INFO-FLOW: Workspace D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol opened at Fri Nov 15 11:01:55 +0800 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.117 sec.
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: D:/program/Xilinx2023/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/program/Xilinx2023/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 3.73 sec.
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.944 sec.
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc_config.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc_config.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc_config.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_video.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_video.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_opencv.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_opencv.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h' to the project
Command     add_files done; 1.42 sec.
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_types.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_types.h' to the project
Execute     add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h' to the project
Execute     create_clock -period 5.334 -name ap_clk 
INFO: [HLS 200-1510] Running: create_clock -period 5.334 -name ap_clk 
Execute       ap_set_clock -name ap_clk -period 5.334 -default=false 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5.334ns.
Execute     config_rtl -module_prefix bd_85a6_csc_0_ 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix bd_85a6_csc_0_ 
Execute     config_export -vendor xilinx.com -library ip -version 1.1 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 1.1 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.043 GB.
Execute         set_directive_top v_csc -name=v_csc 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp -foptimization-record-file=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/program/Xilinx2023/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/all.directive.json -E -Id:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -Id:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/autopilot -I D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp {-hls-platform-db-name=D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp.clang.out.log 2> D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 5.9 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp {-hls-platform-db-name=D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/clang.out.log 2> D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/.systemc_flag -fix-errors D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.914 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/all.directive.json -fix-errors D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.181 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 9.313 sec.
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393:9)
WARNING: [HLS 214-169] There are a total of 32 such instances of non-canonical statements in the dataflow region (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -Id:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -Id:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/autopilot -I D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.bc {-hls-platform-db-name=D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang.out.log 2> D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 32.843 seconds; current allocated memory: 1.063 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -args  "D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.g.bc"  
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.g.bc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc > D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.333 sec.
Execute         run_link_or_opt -opt -out D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc > D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.463 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc > D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.945 sec.
Execute         run_link_or_opt -opt -out D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_csc -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_csc -reflow-float-conversion -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.903 sec.
Execute         run_link_or_opt -out D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc > D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.235 sec.
Execute         run_link_or_opt -opt -out D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_csc 
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_csc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.227 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: D:/program/Xilinx2023/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=v_csc -mllvm -hls-db-dir -mllvm D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -hls-top-function-prefix=bd_85a6_csc_0_ -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5.334 -x ir D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:472:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:528:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:527:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:526:2)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_top_row(ap_uint<8>, int)' into 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_top_row(ap_uint<8>, int)' into 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::LineBuffer()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914:16)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1064:16)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::getval(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1047:29)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::getval(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018:28)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:994:14)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::getval(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:979:28)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:930:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:929:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:923:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:922:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:920:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:919:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:918:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:917:18)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::LineBuffer()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:690:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:37)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:10)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:25)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:692:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:691:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:83:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:570:18)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'dstPix' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'srcPix' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'mpix_y' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'mpix_cb' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'mpix_cr' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'pixbuf_y' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'pixbuf_cb' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'pixbuf_cr' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'inpix' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'linebuf_c' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:625:9)
INFO: [HLS 214-377] Adding 'mpix_c' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'pixbuf_c' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'PixBufVal' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'CBufVal' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'linebuf_y' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:625:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:472:18)
INFO: [HLS 214-210] Disaggregating variable 'CBufVal' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:930:16)
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:929:16)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:923:16)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:922:16)
INFO: [HLS 214-210] Disaggregating variable 'mpix_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:920:16)
INFO: [HLS 214-210] Disaggregating variable 'mpix_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:919:16)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:918:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:917:18)
INFO: [HLS 214-210] Disaggregating variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915:16)
INFO: [HLS 214-210] Disaggregating variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914:16)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cr' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:37)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cb' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:10)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10)
INFO: [HLS 214-210] Disaggregating variable 'mpix_cr' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:25)
INFO: [HLS 214-210] Disaggregating variable 'mpix_cb' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:16)
INFO: [HLS 214-210] Disaggregating variable 'mpix_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:692:16)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:691:18)
INFO: [HLS 214-210] Disaggregating variable 'inpix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:690:18)
INFO: [HLS 214-210] Disaggregating variable 'dstPix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:83:18)
INFO: [HLS 214-210] Disaggregating variable 'srcPix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:82:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:570:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_643_3' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:643:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_645_4' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:645:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_3' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:97:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_736_3' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:736:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_760_4' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:760:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_765_5' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:765:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_781_6' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:781:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_795_7' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:795:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_816_8' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:816:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_824_9' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:824:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_967_3' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:967:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_977_4' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:977:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_980_5' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:980:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_989_6' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:989:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_997_7' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:997:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1004_8' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1004:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1016_9' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1016:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1019_10' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1019:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1048_11' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1048:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1059_12' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1059:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1066_13' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1066:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1073_14' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1073:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1082_15' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1082:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_518_1' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:518:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_520_2' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:520:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_643_3' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:643:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:568:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_645_4' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:645:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:568:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_3' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:97:21) in function 'v_csc_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:59:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_736_3' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:736:23) in function 'v_hcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_760_4' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:760:20) in function 'v_hcresampler_core' completely with a factor of 5 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_765_5' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:765:22) in function 'v_hcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_781_6' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:781:22) in function 'v_hcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_816_8' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:816:24) in function 'v_hcresampler_core' completely with a factor of 4 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_795_7' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:795:24) in function 'v_hcresampler_core' completely with a factor of 3 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_824_9' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:824:22) in function 'v_hcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_967_3' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:967:23) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_977_4' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:977:20) in function 'v_vcresampler_core' completely with a factor of 2 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_980_5' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:980:23) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_989_6' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:989:22) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_997_7' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:997:22) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1004_8' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1004:24) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1016_9' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1016:23) in function 'v_vcresampler_core' completely with a factor of 2 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1019_10' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1019:25) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1048_11' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1048:25) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1059_12' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1059:26) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1066_13' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1066:25) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1073_14' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1073:26) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1082_15' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1082:24) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:518:22) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:469:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_520_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:520:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:469:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf_y': Complete partitioning on dimension 1. (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914:16)
INFO: [HLS 214-248] Applying array_partition to 'linebuf_c': Complete partitioning on dimension 1. (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915:16)
INFO: [HLS 214-248] Applying array_partition to 'pixbuf_y': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_csc' with compact=bit mode in 24-bits (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:389:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_in_hresampled' with compact=bit mode in 24-bits (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:388:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_out_hresampled' with compact=bit mode in 24-bits (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:388:46)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_in_vresampled' with compact=bit mode in 24-bits (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:387:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_out_vresampled' with compact=bit mode in 24-bits (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:387:46)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_in' with compact=bit mode in 24-bits (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:386:24)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.413 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.065 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top v_csc -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.0.bc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.195 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.115 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.076 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc to D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_955_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:906:9) in function 'v_vcresampler_core.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_953_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:906:6) in function 'v_vcresampler_core.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_955_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:906:9) in function 'v_vcresampler_core'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_953_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:906:6) in function 'v_vcresampler_core'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_724_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) in function 'v_hcresampler_core.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_724_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) in function 'v_hcresampler_core.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_722_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) in function 'v_hcresampler_core.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_724_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) in function 'v_hcresampler_core'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_724_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) in function 'v_hcresampler_core'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_722_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) in function 'v_hcresampler_core'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_619_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_619_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_619_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_617_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_617_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_617_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'loop_width' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:471:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'loop_width' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:471:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'loop_width' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:471:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'loop_height' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:471:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'loop_height' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:471:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'loop_height' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:471:32) in function 'AXIvideo2MultiPixStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'v_csc' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:175:1), detected/extracted 8 process function(s): 
	 'Block_entry3_proc'
	 'AXIvideo2MultiPixStream'
	 'v_vcresampler_core.1'
	 'v_hcresampler_core.2'
	 'v_csc_core'
	 'v_hcresampler_core'
	 'v_vcresampler_core'
	 'MultiPixStream2AXIvideo'.
Command           transform done; 0.825 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1106:10) to (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1124:21) in function 'v_vcresampler_core.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:928:19) to (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1124:21) in function 'v_vcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:877:21) in function 'v_hcresampler_core.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:877:21) in function 'v_hcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:94:9) to (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91:20) in function 'v_csc_core'... converting 6 basic blocks.
Command           transform done; 0.227 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.057 seconds; current allocated memory: 1.103 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
Execute             auto_get_db
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2MultiPixStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
Command           transform done; 2.027 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.028 seconds; current allocated memory: 1.283 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.814 sec.
Command       elaborate done; 51.092 sec.
Execute       ap_eval exec zip -j D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.311 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'v_csc' ...
Execute         ap_set_top_model v_csc 
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2' to 'v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_vcresampler_core.1' to 'v_vcresampler_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2' to 'v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_hcresampler_core.2' to 'v_hcresampler_core_2'.
Execute         get_model_list v_csc -filter all-wo-channel -topdown 
Execute         preproc_iomode -model v_csc 
Execute         preproc_iomode -model MultiPixStream2AXIvideo 
Execute         preproc_iomode -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         preproc_iomode -model v_vcresampler_core 
Execute         preproc_iomode -model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
Execute         preproc_iomode -model v_hcresampler_core 
Execute         preproc_iomode -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         preproc_iomode -model v_csc_core 
Execute         preproc_iomode -model v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         preproc_iomode -model v_hcresampler_core.2 
Execute         preproc_iomode -model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 
Execute         preproc_iomode -model v_vcresampler_core.1 
Execute         preproc_iomode -model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 
Execute         preproc_iomode -model AXIvideo2MultiPixStream 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         preproc_iomode -model reg<unsigned short> 
Execute         preproc_iomode -model Block_entry3_proc 
Execute         get_model_list v_csc -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_entry3_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 v_vcresampler_core.1 v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core.2 v_csc_core_Pipeline_VITIS_LOOP_91_2 v_csc_core v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 v_vcresampler_core MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 MultiPixStream2AXIvideo v_csc
INFO-FLOW: Configuring Module : Block_entry3_proc ...
Execute         set_default_model Block_entry3_proc 
Execute         apply_spec_resource_limit Block_entry3_proc 
INFO-FLOW: Configuring Module : reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         apply_spec_resource_limit reg<unsigned short> 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream 
INFO-FLOW: Configuring Module : v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 ...
Execute         set_default_model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 
Execute         apply_spec_resource_limit v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 
INFO-FLOW: Configuring Module : v_vcresampler_core.1 ...
Execute         set_default_model v_vcresampler_core.1 
Execute         apply_spec_resource_limit v_vcresampler_core.1 
INFO-FLOW: Configuring Module : v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 ...
Execute         set_default_model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 
Execute         apply_spec_resource_limit v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 
INFO-FLOW: Configuring Module : v_hcresampler_core.2 ...
Execute         set_default_model v_hcresampler_core.2 
Execute         apply_spec_resource_limit v_hcresampler_core.2 
INFO-FLOW: Configuring Module : v_csc_core_Pipeline_VITIS_LOOP_91_2 ...
Execute         set_default_model v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         apply_spec_resource_limit v_csc_core_Pipeline_VITIS_LOOP_91_2 
INFO-FLOW: Configuring Module : v_csc_core ...
Execute         set_default_model v_csc_core 
Execute         apply_spec_resource_limit v_csc_core 
INFO-FLOW: Configuring Module : v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 ...
Execute         set_default_model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         apply_spec_resource_limit v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
INFO-FLOW: Configuring Module : v_hcresampler_core ...
Execute         set_default_model v_hcresampler_core 
Execute         apply_spec_resource_limit v_hcresampler_core 
INFO-FLOW: Configuring Module : v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 ...
Execute         set_default_model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
Execute         apply_spec_resource_limit v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
INFO-FLOW: Configuring Module : v_vcresampler_core ...
Execute         set_default_model v_vcresampler_core 
Execute         apply_spec_resource_limit v_vcresampler_core 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo 
INFO-FLOW: Configuring Module : v_csc ...
Execute         set_default_model v_csc 
Execute         apply_spec_resource_limit v_csc 
INFO-FLOW: Model list for preprocess: Block_entry3_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 v_vcresampler_core.1 v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core.2 v_csc_core_Pipeline_VITIS_LOOP_91_2 v_csc_core v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 v_vcresampler_core MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 MultiPixStream2AXIvideo v_csc
INFO-FLOW: Preprocessing Module: Block_entry3_proc ...
Execute         set_default_model Block_entry3_proc 
Execute         cdfg_preprocess -model Block_entry3_proc 
Execute         rtl_gen_preprocess Block_entry3_proc 
INFO-FLOW: Preprocessing Module: reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         cdfg_preprocess -model reg<unsigned short> 
Execute         rtl_gen_preprocess reg<unsigned short> 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
INFO-FLOW: Preprocessing Module: v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 ...
Execute         set_default_model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 
Execute         cdfg_preprocess -model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 
Execute         rtl_gen_preprocess v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 
INFO-FLOW: Preprocessing Module: v_vcresampler_core.1 ...
Execute         set_default_model v_vcresampler_core.1 
Execute         cdfg_preprocess -model v_vcresampler_core.1 
Execute         rtl_gen_preprocess v_vcresampler_core.1 
INFO-FLOW: Preprocessing Module: v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 ...
Execute         set_default_model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 
Execute         cdfg_preprocess -model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 
Execute         rtl_gen_preprocess v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 
INFO-FLOW: Preprocessing Module: v_hcresampler_core.2 ...
Execute         set_default_model v_hcresampler_core.2 
Execute         cdfg_preprocess -model v_hcresampler_core.2 
Execute         rtl_gen_preprocess v_hcresampler_core.2 
INFO-FLOW: Preprocessing Module: v_csc_core_Pipeline_VITIS_LOOP_91_2 ...
Execute         set_default_model v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         cdfg_preprocess -model v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         rtl_gen_preprocess v_csc_core_Pipeline_VITIS_LOOP_91_2 
INFO-FLOW: Preprocessing Module: v_csc_core ...
Execute         set_default_model v_csc_core 
Execute         cdfg_preprocess -model v_csc_core 
Execute         rtl_gen_preprocess v_csc_core 
INFO-FLOW: Preprocessing Module: v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 ...
Execute         set_default_model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         cdfg_preprocess -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         rtl_gen_preprocess v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
INFO-FLOW: Preprocessing Module: v_hcresampler_core ...
Execute         set_default_model v_hcresampler_core 
Execute         cdfg_preprocess -model v_hcresampler_core 
Execute         rtl_gen_preprocess v_hcresampler_core 
INFO-FLOW: Preprocessing Module: v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 ...
Execute         set_default_model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
Execute         cdfg_preprocess -model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
Execute         rtl_gen_preprocess v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
INFO-FLOW: Preprocessing Module: v_vcresampler_core ...
Execute         set_default_model v_vcresampler_core 
Execute         cdfg_preprocess -model v_vcresampler_core 
Execute         rtl_gen_preprocess v_vcresampler_core 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
INFO-FLOW: Preprocessing Module: v_csc ...
Execute         set_default_model v_csc 
Execute         cdfg_preprocess -model v_csc 
Execute         rtl_gen_preprocess v_csc 
INFO-FLOW: Model list for synthesis: Block_entry3_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 v_vcresampler_core.1 v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core.2 v_csc_core_Pipeline_VITIS_LOOP_91_2 v_csc_core v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 v_vcresampler_core MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 MultiPixStream2AXIvideo v_csc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry3_proc 
Execute         schedule -model Block_entry3_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.138 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 1.287 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry3_proc.
Execute         set_default_model Block_entry3_proc 
Execute         bind -model Block_entry3_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry3_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<unsigned short> 
Execute         schedule -model reg<unsigned short> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.289 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<unsigned short>.
Execute         set_default_model reg<unsigned short> 
Execute         bind -model reg<unsigned short> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.289 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.bind.adb -f 
INFO-FLOW: Finish binding reg<unsigned short>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.289 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.289 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.290 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_width.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.290 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.290 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.290 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         schedule -model AXIvideo2MultiPixStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.291 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         bind -model AXIvideo2MultiPixStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.291 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 
Execute         schedule -model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_955_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_955_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.292 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2.
Execute         set_default_model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 
Execute         bind -model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.292 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.bind.adb -f 
INFO-FLOW: Finish binding v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_vcresampler_core.1 
Execute         schedule -model v_vcresampler_core.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.292 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1.sched.adb -f 
INFO-FLOW: Finish scheduling v_vcresampler_core.1.
Execute         set_default_model v_vcresampler_core.1 
Execute         bind -model v_vcresampler_core.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.293 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1.bind.adb -f 
INFO-FLOW: Finish binding v_vcresampler_core.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 
Execute         schedule -model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_724_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_724_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.174 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.294 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2.
Execute         set_default_model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 
Execute         bind -model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.294 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2.bind.adb -f 
INFO-FLOW: Finish binding v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_hcresampler_core.2 
Execute         schedule -model v_hcresampler_core.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.294 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_hcresampler_core.2.
Execute         set_default_model v_hcresampler_core.2 
Execute         bind -model v_hcresampler_core.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.294 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2.bind.adb -f 
INFO-FLOW: Finish binding v_hcresampler_core.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         schedule -model v_csc_core_Pipeline_VITIS_LOOP_91_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln151_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln149_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln147_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.393 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.296 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_csc_core_Pipeline_VITIS_LOOP_91_2.
Execute         set_default_model v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         bind -model v_csc_core_Pipeline_VITIS_LOOP_91_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.296 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.bind.adb -f 
INFO-FLOW: Finish binding v_csc_core_Pipeline_VITIS_LOOP_91_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_csc_core 
Execute         schedule -model v_csc_core 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.297 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.sched.adb -f 
INFO-FLOW: Finish scheduling v_csc_core.
Execute         set_default_model v_csc_core 
Execute         bind -model v_csc_core 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.297 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.bind.adb -f 
INFO-FLOW: Finish binding v_csc_core.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         schedule -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_724_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_724_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.142 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.297 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.
Execute         set_default_model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         bind -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.bind.adb -f 
INFO-FLOW: Finish binding v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_hcresampler_core 
Execute         schedule -model v_hcresampler_core 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.sched.adb -f 
INFO-FLOW: Finish scheduling v_hcresampler_core.
Execute         set_default_model v_hcresampler_core 
Execute         bind -model v_hcresampler_core 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.bind.adb -f 
INFO-FLOW: Finish binding v_hcresampler_core.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core_Pipeline_VITIS_LOOP_955_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
Execute         schedule -model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_955_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_955_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.
Execute         set_default_model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
Execute         bind -model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.299 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.bind.adb -f 
INFO-FLOW: Finish binding v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_vcresampler_core 
Execute         schedule -model v_vcresampler_core 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.299 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core.sched.adb -f 
INFO-FLOW: Finish scheduling v_vcresampler_core.
Execute         set_default_model v_vcresampler_core 
Execute         bind -model v_vcresampler_core 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.299 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core.bind.adb -f 
INFO-FLOW: Finish binding v_vcresampler_core.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         schedule -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_619_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_619_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.299 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         bind -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.300 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         schedule -model MultiPixStream2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.300 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo.
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         bind -model MultiPixStream2AXIvideo 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.300 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_csc 
Execute         schedule -model v_csc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_OutVideoFormat_channel (from Block_entry3_proc_U0 to MultiPixStream2AXIvideo_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ColStart_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ColEnd_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_RowStart_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_RowEnd_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K11_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K12_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K13_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K21_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K22_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K23_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K31_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K32_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K33_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ROffset_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_GOffset_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_BOffset_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClampMin_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClipMax_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K11_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K12_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K13_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K21_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K22_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K23_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K31_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K32_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K33_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ROffset_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_GOffset_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_BOffset_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClampMin_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClipMax_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThru_420_In_loc_channel (from Block_entry3_proc_U0 to v_vcresampler_core_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThru_420_Out_loc_channel (from Block_entry3_proc_U0 to v_vcresampler_core_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThru_422_or_420_In_loc_channel (from Block_entry3_proc_U0 to v_hcresampler_core_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThru_422_or_420_Out_loc_channel (from Block_entry3_proc_U0 to v_hcresampler_core_U0) to 6 to improve performance and/or avoid deadlocks.
Command         schedule done; 1.026 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.086 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.sched.adb -f 
INFO-FLOW: Finish scheduling v_csc.
Execute         set_default_model v_csc 
Execute         bind -model v_csc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.bind.adb -f 
INFO-FLOW: Finish binding v_csc.
Execute         get_model_list v_csc -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_entry3_proc 
Execute         rtl_gen_preprocess reg<unsigned short> 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 
Execute         rtl_gen_preprocess v_vcresampler_core.1 
Execute         rtl_gen_preprocess v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 
Execute         rtl_gen_preprocess v_hcresampler_core.2 
Execute         rtl_gen_preprocess v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         rtl_gen_preprocess v_csc_core 
Execute         rtl_gen_preprocess v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         rtl_gen_preprocess v_hcresampler_core 
Execute         rtl_gen_preprocess v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
Execute         rtl_gen_preprocess v_vcresampler_core 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess v_csc 
INFO-FLOW: Model list for RTL generation: Block_entry3_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 v_vcresampler_core.1 v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core.2 v_csc_core_Pipeline_VITIS_LOOP_91_2 v_csc_core v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 v_vcresampler_core MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 MultiPixStream2AXIvideo v_csc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry3_proc -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.310 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry3_proc -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_Block_entry3_proc 
Execute         gen_rtl Block_entry3_proc -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_Block_entry3_proc 
Execute         syn_report -csynth -model Block_entry3_proc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/Block_entry3_proc_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model Block_entry3_proc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/Block_entry3_proc_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model Block_entry3_proc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model Block_entry3_proc -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.adb 
Execute         db_write -model Block_entry3_proc -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry3_proc -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<unsigned short> -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.312 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_reg_unsigned_short_s 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_reg_unsigned_short_s 
Execute         syn_report -csynth -model reg<unsigned short> -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model reg<unsigned short> -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model reg<unsigned short> -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model reg<unsigned short> -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.adb 
Execute         db_write -model reg<unsigned short> -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<unsigned short> -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.312 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_width -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.313 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_width -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_width -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_width -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_width -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.314 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.315 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_AXIvideo2MultiPixStream 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_AXIvideo2MultiPixStream 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model AXIvideo2MultiPixStream -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.adb 
Execute         db_write -model AXIvideo2MultiPixStream -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_955_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2' pipeline 'VITIS_LOOP_955_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.317 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2 
Execute         gen_rtl v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2 
Execute         syn_report -csynth -model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.adb 
Execute         db_write -model v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_vcresampler_core.1 -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core_1'.
INFO: [RTMG 210-278] Implementing memory 'bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.318 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_vcresampler_core.1 -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_v_vcresampler_core_1 
Execute         gen_rtl v_vcresampler_core.1 -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_v_vcresampler_core_1 
Execute         syn_report -csynth -model v_vcresampler_core.1 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_vcresampler_core_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_vcresampler_core.1 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_vcresampler_core_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_vcresampler_core.1 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_vcresampler_core.1 -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1.adb 
Execute         db_write -model v_vcresampler_core.1 -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_vcresampler_core.1 -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2' pipeline 'VITIS_LOOP_724_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.320 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2 
Execute         gen_rtl v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2 
Execute         syn_report -csynth -model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2.adb 
Execute         db_write -model v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_hcresampler_core.2 -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.322 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_hcresampler_core.2 -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_v_hcresampler_core_2 
Execute         gen_rtl v_hcresampler_core.2 -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_v_hcresampler_core_2 
Execute         syn_report -csynth -model v_hcresampler_core.2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_hcresampler_core.2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_hcresampler_core.2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_hcresampler_core.2 -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2.adb 
Execute         db_write -model v_hcresampler_core.2 -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_hcresampler_core.2 -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_csc_core_Pipeline_VITIS_LOOP_91_2 -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_csc_core_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_22s_25_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.325 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_csc_core_Pipeline_VITIS_LOOP_91_2 -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         gen_rtl v_csc_core_Pipeline_VITIS_LOOP_91_2 -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2 
Execute         syn_report -csynth -model v_csc_core_Pipeline_VITIS_LOOP_91_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_csc_core_Pipeline_VITIS_LOOP_91_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_csc_core_Pipeline_VITIS_LOOP_91_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_csc_core_Pipeline_VITIS_LOOP_91_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_csc_core_Pipeline_VITIS_LOOP_91_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_csc_core_Pipeline_VITIS_LOOP_91_2 -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.adb 
Execute         db_write -model v_csc_core_Pipeline_VITIS_LOOP_91_2 -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_csc_core_Pipeline_VITIS_LOOP_91_2 -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_csc_core -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.328 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_csc_core -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_v_csc_core 
Execute         gen_rtl v_csc_core -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_v_csc_core 
Execute         syn_report -csynth -model v_csc_core -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_csc_core_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_csc_core -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_csc_core_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_csc_core -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_csc_core -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.adb 
Execute         db_write -model v_csc_core -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_csc_core -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' pipeline 'VITIS_LOOP_724_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.330 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         gen_rtl v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
Execute         syn_report -csynth -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.adb 
Execute         db_write -model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_hcresampler_core -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.333 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_hcresampler_core -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_v_hcresampler_core 
Execute         gen_rtl v_hcresampler_core -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_v_hcresampler_core 
Execute         syn_report -csynth -model v_hcresampler_core -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_hcresampler_core -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_hcresampler_core_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_hcresampler_core -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_hcresampler_core -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.adb 
Execute         db_write -model v_hcresampler_core -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_hcresampler_core -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core_Pipeline_VITIS_LOOP_955_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_955_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_vcresampler_core_Pipeline_VITIS_LOOP_955_2' pipeline 'VITIS_LOOP_955_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core_Pipeline_VITIS_LOOP_955_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.334 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
Execute         gen_rtl v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
Execute         syn_report -csynth -model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.adb 
Execute         db_write -model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_vcresampler_core -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core'.
INFO: [RTMG 210-278] Implementing memory 'bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.336 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_vcresampler_core -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_v_vcresampler_core 
Execute         gen_rtl v_vcresampler_core -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_v_vcresampler_core 
Execute         syn_report -csynth -model v_vcresampler_core -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_vcresampler_core_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model v_vcresampler_core -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_vcresampler_core_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model v_vcresampler_core -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model v_vcresampler_core -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core.adb 
Execute         db_write -model v_vcresampler_core -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_vcresampler_core -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' pipeline 'VITIS_LOOP_619_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.337 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.adb 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.338 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_MultiPixStream2AXIvideo 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_MultiPixStream2AXIvideo 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         db_write -model MultiPixStream2AXIvideo -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.adb 
Execute         db_write -model MultiPixStream2AXIvideo -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_csc -top_prefix bd_85a6_csc_0_ -sub_prefix bd_85a6_csc_0_ -mg_file D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/InVideoFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/OutVideoFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ColStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ColEnd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/RowStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/RowEnd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ROffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/GOffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/BOffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClampMin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClipMax' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K11_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K12_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K13_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K21_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K22_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K23_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K31_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K32_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K33_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ROffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/GOffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/BOffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClampMin_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClipMax_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_csc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'InVideoFormat', 'OutVideoFormat', 'width', 'height', 'ColStart', 'ColEnd', 'RowStart', 'RowEnd', 'K11', 'K12', 'K13', 'K21', 'K22', 'K23', 'K31', 'K32', 'K33', 'ROffset', 'GOffset', 'BOffset', 'ClampMin', 'ClipMax', 'K11_2', 'K12_2', 'K13_2', 'K21_2', 'K22_2', 'K23_2', 'K31_2', 'K32_2', 'K33_2', 'ROffset_2', 'GOffset_2', 'BOffset_2', 'ClampMin_2', 'ClipMax_2' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc'.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_InVideoFormat_channel_U(bd_85a6_csc_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_OutVideoFormat_channel_U(bd_85a6_csc_0_fifo_w8_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColStart_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColEnd_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_RowStart_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_RowEnd_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K11_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K12_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K13_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K21_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K22_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K23_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K31_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K32_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K33_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ROffset_channel_U(bd_85a6_csc_0_fifo_w10_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_GOffset_channel_U(bd_85a6_csc_0_fifo_w10_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_BOffset_channel_U(bd_85a6_csc_0_fifo_w10_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClampMin_channel_U(bd_85a6_csc_0_fifo_w8_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClipMax_channel_U(bd_85a6_csc_0_fifo_w8_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K11_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K12_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K13_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K21_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K22_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K23_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K31_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K32_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K33_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ROffset_2_channel_U(bd_85a6_csc_0_fifo_w10_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_GOffset_2_channel_U(bd_85a6_csc_0_fifo_w10_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_BOffset_2_channel_U(bd_85a6_csc_0_fifo_w10_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClampMin_2_channel_U(bd_85a6_csc_0_fifo_w8_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClipMax_2_channel_U(bd_85a6_csc_0_fifo_w8_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThru_420_In_loc_channel_U(bd_85a6_csc_0_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThru_420_Out_loc_channel_U(bd_85a6_csc_0_fifo_w1_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThru_422_or_420_In_loc_channel_U(bd_85a6_csc_0_fifo_w1_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThru_422_or_420_Out_loc_channel_U(bd_85a6_csc_0_fifo_w1_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c24_channel_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c30_channel_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_U(bd_85a6_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c23_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c29_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_vresampled_U(bd_85a6_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c22_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c28_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_hresampled_U(bd_85a6_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c21_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c27_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_csc_U(bd_85a6_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c20_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c26_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_hresampled_U(bd_85a6_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c19_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c25_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_vresampled_U(bd_85a6_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
Command         create_rtl_model done; 2.755 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.912 seconds; current allocated memory: 1.343 GB.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_csc -istop -style xilinx -f -lang vhdl -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/vhdl/bd_85a6_csc_0_v_csc 
Command         gen_rtl done; 0.395 sec.
Execute         gen_rtl v_csc -istop -style xilinx -f -lang vlog -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/verilog/bd_85a6_csc_0_v_csc 
Command         gen_rtl done; 0.235 sec.
Execute         syn_report -csynth -model v_csc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_csc_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command         syn_report done; 0.208 sec.
Execute         syn_report -rtlxml -model v_csc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/v_csc_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command         syn_report done; 0.221 sec.
Execute         syn_report -verbosereport -model v_csc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command         syn_report done; 0.349 sec.
Execute         db_write -model v_csc -f -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.adb 
Command         db_write done; 0.216 sec.
Execute         db_write -model v_csc -bindview -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_csc -p D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc 
Execute         export_constraint_db -f -tool general -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
Execute         syn_report -designview -model v_csc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.design.xml 
Command         syn_report done; 0.897 sec.
Execute         syn_report -csynthDesign -model v_csc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/csynth.rpt -MHOut D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -wcfg -model v_csc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model v_csc -o D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.protoinst 
Execute         sc_get_clocks v_csc 
Execute         sc_get_portdomain v_csc 
INFO-FLOW: Model list for RTL component generation: Block_entry3_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2 v_vcresampler_core.1 v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core.2 v_csc_core_Pipeline_VITIS_LOOP_91_2 v_csc_core v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 v_vcresampler_core MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 MultiPixStream2AXIvideo v_csc
INFO-FLOW: Handling components in module [Block_entry3_proc] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.compgen.tcl 
INFO-FLOW: Handling components in module [reg_unsigned_short_s] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_width] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Handling components in module [v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_vcresampler_core_1] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W.
INFO-FLOW: Append model bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W
INFO-FLOW: Found component bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_hcresampler_core_2] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2.compgen.tcl 
INFO-FLOW: Handling components in module [v_csc_core_Pipeline_VITIS_LOOP_91_2] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_mul_16s_8ns_24_1_1.
INFO-FLOW: Append model bd_85a6_csc_0_mul_16s_8ns_24_1_1
INFO-FLOW: Found component bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1.
INFO-FLOW: Append model bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1
INFO-FLOW: Found component bd_85a6_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_csc_core] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.compgen.tcl 
INFO-FLOW: Handling components in module [v_hcresampler_core_Pipeline_VITIS_LOOP_724_2] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_mux_4_2_8_1_1.
INFO-FLOW: Append model bd_85a6_csc_0_mux_4_2_8_1_1
INFO-FLOW: Found component bd_85a6_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_hcresampler_core] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.compgen.tcl 
INFO-FLOW: Handling components in module [v_vcresampler_core_Pipeline_VITIS_LOOP_955_2] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_vcresampler_core] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W.
INFO-FLOW: Append model bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W
INFO-FLOW: Found component bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W.
INFO-FLOW: Append model bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Found component bd_85a6_csc_0_regslice_both.
INFO-FLOW: Append model bd_85a6_csc_0_regslice_both
INFO-FLOW: Handling components in module [v_csc] ... 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.tcl 
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w8_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w8_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w8_d8_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w8_d8_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w10_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w10_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w10_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w10_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w10_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w10_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w8_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w8_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w8_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w8_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w16_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w10_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w10_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w10_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w10_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w10_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w10_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w8_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w8_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w8_d5_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w8_d5_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w1_d3_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w1_d3_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w1_d7_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w1_d7_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w1_d4_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w1_d4_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w1_d6_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w1_d6_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w24_d16_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w24_d16_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w24_d16_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w24_d16_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w24_d16_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w24_d16_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w24_d16_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w24_d16_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w24_d16_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w24_d16_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w24_d16_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w24_d16_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_fifo_w12_d2_S.
INFO-FLOW: Append model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: Found component bd_85a6_csc_0_CTRL_s_axi.
INFO-FLOW: Append model bd_85a6_csc_0_CTRL_s_axi
INFO-FLOW: Append model Block_entry3_proc
INFO-FLOW: Append model reg_unsigned_short_s
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: Append model AXIvideo2MultiPixStream
INFO-FLOW: Append model v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2
INFO-FLOW: Append model v_vcresampler_core_1
INFO-FLOW: Append model v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2
INFO-FLOW: Append model v_hcresampler_core_2
INFO-FLOW: Append model v_csc_core_Pipeline_VITIS_LOOP_91_2
INFO-FLOW: Append model v_csc_core
INFO-FLOW: Append model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
INFO-FLOW: Append model v_hcresampler_core
INFO-FLOW: Append model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2
INFO-FLOW: Append model v_vcresampler_core
INFO-FLOW: Append model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
INFO-FLOW: Append model MultiPixStream2AXIvideo
INFO-FLOW: Append model v_csc
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: bd_85a6_csc_0_flow_control_loop_pipe_sequential_init bd_85a6_csc_0_flow_control_loop_pipe_sequential_init bd_85a6_csc_0_flow_control_loop_pipe_sequential_init bd_85a6_csc_0_regslice_both bd_85a6_csc_0_regslice_both bd_85a6_csc_0_regslice_both bd_85a6_csc_0_regslice_both bd_85a6_csc_0_regslice_both bd_85a6_csc_0_regslice_both bd_85a6_csc_0_regslice_both bd_85a6_csc_0_flow_control_loop_pipe_sequential_init bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W bd_85a6_csc_0_flow_control_loop_pipe_sequential_init bd_85a6_csc_0_mul_16s_8ns_24_1_1 bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1 bd_85a6_csc_0_flow_control_loop_pipe_sequential_init bd_85a6_csc_0_mux_4_2_8_1_1 bd_85a6_csc_0_flow_control_loop_pipe_sequential_init bd_85a6_csc_0_flow_control_loop_pipe_sequential_init bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W bd_85a6_csc_0_flow_control_loop_pipe_sequential_init bd_85a6_csc_0_regslice_both bd_85a6_csc_0_regslice_both bd_85a6_csc_0_regslice_both bd_85a6_csc_0_regslice_both bd_85a6_csc_0_regslice_both bd_85a6_csc_0_regslice_both bd_85a6_csc_0_regslice_both bd_85a6_csc_0_fifo_w8_d2_S bd_85a6_csc_0_fifo_w8_d8_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w10_d5_S bd_85a6_csc_0_fifo_w10_d5_S bd_85a6_csc_0_fifo_w10_d5_S bd_85a6_csc_0_fifo_w8_d5_S bd_85a6_csc_0_fifo_w8_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w16_d5_S bd_85a6_csc_0_fifo_w10_d5_S bd_85a6_csc_0_fifo_w10_d5_S bd_85a6_csc_0_fifo_w10_d5_S bd_85a6_csc_0_fifo_w8_d5_S bd_85a6_csc_0_fifo_w8_d5_S bd_85a6_csc_0_fifo_w1_d3_S bd_85a6_csc_0_fifo_w1_d7_S bd_85a6_csc_0_fifo_w1_d4_S bd_85a6_csc_0_fifo_w1_d6_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_fifo_w24_d16_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_fifo_w24_d16_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_fifo_w24_d16_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_fifo_w24_d16_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_fifo_w24_d16_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_fifo_w24_d16_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_fifo_w12_d2_S bd_85a6_csc_0_CTRL_s_axi Block_entry3_proc reg_unsigned_short_s AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2 v_vcresampler_core_1 v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core_2 v_csc_core_Pipeline_VITIS_LOOP_91_2 v_csc_core v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_hcresampler_core v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 v_vcresampler_core MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 MultiPixStream2AXIvideo v_csc
INFO-FLOW: Generating D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W
INFO-FLOW: To file: write model bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_85a6_csc_0_mul_16s_8ns_24_1_1
INFO-FLOW: To file: write model bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1
INFO-FLOW: To file: write model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_85a6_csc_0_mux_4_2_8_1_1
INFO-FLOW: To file: write model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W
INFO-FLOW: To file: write model bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W
INFO-FLOW: To file: write model bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_regslice_both
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w8_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w8_d8_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w10_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w10_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w10_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w8_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w8_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w16_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w10_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w10_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w10_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w8_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w8_d5_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w1_d3_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w1_d7_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w1_d4_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w1_d6_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w24_d16_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w24_d16_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w24_d16_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w24_d16_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w24_d16_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w24_d16_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_fifo_w12_d2_S
INFO-FLOW: To file: write model bd_85a6_csc_0_CTRL_s_axi
INFO-FLOW: To file: write model Block_entry3_proc
INFO-FLOW: To file: write model reg_unsigned_short_s
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: To file: write model AXIvideo2MultiPixStream
INFO-FLOW: To file: write model v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2
INFO-FLOW: To file: write model v_vcresampler_core_1
INFO-FLOW: To file: write model v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2
INFO-FLOW: To file: write model v_hcresampler_core_2
INFO-FLOW: To file: write model v_csc_core_Pipeline_VITIS_LOOP_91_2
INFO-FLOW: To file: write model v_csc_core
INFO-FLOW: To file: write model v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
INFO-FLOW: To file: write model v_hcresampler_core
INFO-FLOW: To file: write model v_vcresampler_core_Pipeline_VITIS_LOOP_955_2
INFO-FLOW: To file: write model v_vcresampler_core
INFO-FLOW: To file: write model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
INFO-FLOW: To file: write model MultiPixStream2AXIvideo
INFO-FLOW: To file: write model v_csc
INFO-FLOW: Generating D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.334 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/vhdl' dstVlogDir='D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/vlog' tclDir='D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db' modelList='bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W
bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_mul_16s_8ns_24_1_1
bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_mux_4_2_8_1_1
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W
bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_fifo_w8_d2_S
bd_85a6_csc_0_fifo_w8_d8_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w8_d5_S
bd_85a6_csc_0_fifo_w8_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w8_d5_S
bd_85a6_csc_0_fifo_w8_d5_S
bd_85a6_csc_0_fifo_w1_d3_S
bd_85a6_csc_0_fifo_w1_d7_S
bd_85a6_csc_0_fifo_w1_d4_S
bd_85a6_csc_0_fifo_w1_d6_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_CTRL_s_axi
Block_entry3_proc
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2
v_vcresampler_core_1
v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2
v_hcresampler_core_2
v_csc_core_Pipeline_VITIS_LOOP_91_2
v_csc_core
v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
v_hcresampler_core
v_vcresampler_core_Pipeline_VITIS_LOOP_955_2
v_vcresampler_core
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
MultiPixStream2AXIvideo
v_csc
' expOnly='0'
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command         ap_source done; 0.109 sec.
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.tcl 
Execute           source ./bd_85a6_csc_0_CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.568 seconds; current allocated memory: 1.350 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='bd_85a6_csc_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name Block_entry3_proc
INFO-FLOW: No bind nodes found for module_name reg_unsigned_short_s
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W
bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_mul_16s_8ns_24_1_1
bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_mux_4_2_8_1_1
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W
bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_fifo_w8_d2_S
bd_85a6_csc_0_fifo_w8_d8_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w8_d5_S
bd_85a6_csc_0_fifo_w8_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w8_d5_S
bd_85a6_csc_0_fifo_w8_d5_S
bd_85a6_csc_0_fifo_w1_d3_S
bd_85a6_csc_0_fifo_w1_d7_S
bd_85a6_csc_0_fifo_w1_d4_S
bd_85a6_csc_0_fifo_w1_d6_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_CTRL_s_axi
Block_entry3_proc
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2
v_vcresampler_core_1
v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2
v_hcresampler_core_2
v_csc_core_Pipeline_VITIS_LOOP_91_2
v_csc_core
v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
v_hcresampler_core
v_vcresampler_core_Pipeline_VITIS_LOOP_955_2
v_vcresampler_core
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
MultiPixStream2AXIvideo
v_csc
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
Execute         sc_get_clocks v_csc 
Execute         source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} MODULE v_csc LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST v_csc MODULE2INSTS {v_csc v_csc Block_entry3_proc Block_entry3_proc_U0 AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176 reg_unsigned_short_s {grp_reg_unsigned_short_s_fu_257 grp_reg_unsigned_short_s_fu_262 grp_reg_unsigned_short_s_fu_145 grp_reg_unsigned_short_s_fu_151} AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225 v_vcresampler_core_1 v_vcresampler_core_1_U0 v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2 grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148 v_hcresampler_core_2 v_hcresampler_core_2_U0 v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2 grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180 v_csc_core v_csc_core_U0 v_csc_core_Pipeline_VITIS_LOOP_91_2 grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348 v_hcresampler_core v_hcresampler_core_U0 v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186 v_vcresampler_core v_vcresampler_core_U0 v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138 MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120} INST2MODULE {v_csc v_csc Block_entry3_proc_U0 Block_entry3_proc AXIvideo2MultiPixStream_U0 AXIvideo2MultiPixStream grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_reg_unsigned_short_s_fu_257 reg_unsigned_short_s grp_reg_unsigned_short_s_fu_262 reg_unsigned_short_s grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196 AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol v_vcresampler_core_1_U0 v_vcresampler_core_1 grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148 v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2 v_hcresampler_core_2_U0 v_hcresampler_core_2 grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180 v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2 v_csc_core_U0 v_csc_core grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348 v_csc_core_Pipeline_VITIS_LOOP_91_2 v_hcresampler_core_U0 v_hcresampler_core grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186 v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 v_vcresampler_core_U0 v_vcresampler_core grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138 v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo grp_reg_unsigned_short_s_fu_145 reg_unsigned_short_s grp_reg_unsigned_short_s_fu_151 reg_unsigned_short_s grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2} INSTDATA {v_csc {DEPTH 1 CHILDREN {Block_entry3_proc_U0 AXIvideo2MultiPixStream_U0 v_vcresampler_core_1_U0 v_hcresampler_core_2_U0 v_csc_core_U0 v_hcresampler_core_U0 v_vcresampler_core_U0 MultiPixStream2AXIvideo_U0}} Block_entry3_proc_U0 {DEPTH 2 CHILDREN {}} AXIvideo2MultiPixStream_U0 {DEPTH 2 CHILDREN {grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176 grp_reg_unsigned_short_s_fu_257 grp_reg_unsigned_short_s_fu_262 grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196 grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176 {DEPTH 3 CHILDREN {}} grp_reg_unsigned_short_s_fu_257 {DEPTH 3 CHILDREN {}} grp_reg_unsigned_short_s_fu_262 {DEPTH 3 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196 {DEPTH 3 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225 {DEPTH 3 CHILDREN {}} v_vcresampler_core_1_U0 {DEPTH 2 CHILDREN grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148} grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148 {DEPTH 3 CHILDREN {}} v_hcresampler_core_2_U0 {DEPTH 2 CHILDREN grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180} grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180 {DEPTH 3 CHILDREN {}} v_csc_core_U0 {DEPTH 2 CHILDREN grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348} grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348 {DEPTH 3 CHILDREN {}} v_hcresampler_core_U0 {DEPTH 2 CHILDREN grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186} grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186 {DEPTH 3 CHILDREN {}} v_vcresampler_core_U0 {DEPTH 2 CHILDREN grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138} grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138 {DEPTH 3 CHILDREN {}} MultiPixStream2AXIvideo_U0 {DEPTH 2 CHILDREN {grp_reg_unsigned_short_s_fu_145 grp_reg_unsigned_short_s_fu_151 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120}} grp_reg_unsigned_short_s_fu_145 {DEPTH 3 CHILDREN {}} grp_reg_unsigned_short_s_fu_151 {DEPTH 3 CHILDREN {}} grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120 {DEPTH 3 CHILDREN {}}} MODULEDATA {AXIvideo2MultiPixStream_Pipeline_loop_width {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_223_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500 VARIABLE j_4 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_278_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:496 VARIABLE i_4 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln955_fu_235_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955 VARIABLE add_ln955 LOOP VITIS_LOOP_955_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_vcresampler_core_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_y_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914 VARIABLE linebuf_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME linebuf_y_1_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914 VARIABLE linebuf_y_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_c_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915 VARIABLE linebuf_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_c_1_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915 VARIABLE linebuf_c_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln953_fu_192_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953 VARIABLE add_ln953 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln953_1_fu_211_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953 VARIABLE add_ln953_1 LOOP VITIS_LOOP_953_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME out_y_fu_226_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:951 VARIABLE out_y LOOP VITIS_LOOP_953_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 8 URAM 0}} v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln724_fu_263_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724 VARIABLE add_ln724 LOOP VITIS_LOOP_724_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME out_x_fu_277_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:730 VARIABLE out_x LOOP VITIS_LOOP_724_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} v_hcresampler_core_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loopWidth_fu_233_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720 VARIABLE loopWidth LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_3_fu_258_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722 VARIABLE y_3 LOOP VITIS_LOOP_722_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_csc_core_Pipeline_VITIS_LOOP_91_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U153 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE mul_ln147 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U154 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE mul_ln147_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_22s_25_4_1_U159 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE mul_ln147_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_4_fu_634_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE add_ln147_4 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_640_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE add_ln147 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_22s_25_4_1_U159 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE add_ln147_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_3_fu_769_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE add_ln147_3 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_2_fu_774_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147 VARIABLE add_ln147_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U155 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE mul_ln149 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U156 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE mul_ln149_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_22s_25_4_1_U160 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE mul_ln149_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_4_fu_680_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE add_ln149_4 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_686_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_22s_25_4_1_U160 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE add_ln149_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_3_fu_799_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE add_ln149_3 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_2_fu_804_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149 VARIABLE add_ln149_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U157 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE mul_ln151 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U158 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE mul_ln151_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_16s_22s_25_4_1_U161 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE mul_ln151_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_4_fu_726_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE add_ln151_4 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_732_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE add_ln151 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_16s_22s_25_4_1_U161 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE add_ln151_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_3_fu_829_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE add_ln151_3 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_2_fu_834_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151 VARIABLE add_ln151_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_5_fu_439_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91 VARIABLE x_5 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} v_csc_core {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_393_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89 VARIABLE add_ln89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_403_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89 VARIABLE add_ln89_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_7_fu_438_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89 VARIABLE y_7 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln724_fu_297_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724 VARIABLE add_ln724 LOOP VITIS_LOOP_724_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME out_x_fu_307_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:730 VARIABLE out_x LOOP VITIS_LOOP_724_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln846_fu_511_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:846 VARIABLE add_ln846 LOOP VITIS_LOOP_724_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln849_fu_563_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:849 VARIABLE add_ln849 LOOP VITIS_LOOP_724_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_hcresampler_core {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loopWidth_fu_241_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720 VARIABLE loopWidth LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_5_fu_272_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722 VARIABLE y_5 LOOP VITIS_LOOP_722_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln955_fu_209_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955 VARIABLE add_ln955 LOOP VITIS_LOOP_955_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1098_fu_325_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1098 VARIABLE add_ln1098 LOOP VITIS_LOOP_955_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_vcresampler_core {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME linebuf_y_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914 VARIABLE linebuf_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_c_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915 VARIABLE linebuf_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_c_2_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915 VARIABLE linebuf_c_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln953_fu_174_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953 VARIABLE add_ln953 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln953_2_fu_193_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953 VARIABLE add_ln953_2 LOOP VITIS_LOOP_953_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME out_y_fu_199_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953 VARIABLE out_y LOOP VITIS_LOOP_953_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 6 URAM 0}} MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_223_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619 VARIABLE j_2 LOOP VITIS_LOOP_619_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_162_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:578 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_176_p2 SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617 VARIABLE i_2 LOOP VITIS_LOOP_617_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} v_csc {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c29_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_height_c29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c28_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_height_c28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c27_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_height_c27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c26_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_height_c26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c25_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_height_c25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_height_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c23_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_width_c23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c22_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_width_c22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c21_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_width_c21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c20_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_width_c20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c19_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_width_c19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c_U SOURCE D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393 VARIABLE HwReg_width_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_in_U SOURCE {} VARIABLE stream_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_in_vresampled_U SOURCE {} VARIABLE stream_in_vresampled LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_out_vresampled_U SOURCE {} VARIABLE stream_out_vresampled LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_in_hresampled_U SOURCE {} VARIABLE stream_in_hresampled LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_out_hresampled_U SOURCE {} VARIABLE stream_out_hresampled LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_csc_U SOURCE {} VARIABLE stream_csc LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_InVideoFormat_channel_U SOURCE {} VARIABLE HwReg_InVideoFormat_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_OutVideoFormat_channel_U SOURCE {} VARIABLE HwReg_OutVideoFormat_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ColStart_channel_U SOURCE {} VARIABLE HwReg_ColStart_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ColEnd_channel_U SOURCE {} VARIABLE HwReg_ColEnd_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_RowStart_channel_U SOURCE {} VARIABLE HwReg_RowStart_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_RowEnd_channel_U SOURCE {} VARIABLE HwReg_RowEnd_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K11_channel_U SOURCE {} VARIABLE HwReg_K11_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K12_channel_U SOURCE {} VARIABLE HwReg_K12_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K13_channel_U SOURCE {} VARIABLE HwReg_K13_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K21_channel_U SOURCE {} VARIABLE HwReg_K21_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K22_channel_U SOURCE {} VARIABLE HwReg_K22_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K23_channel_U SOURCE {} VARIABLE HwReg_K23_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K31_channel_U SOURCE {} VARIABLE HwReg_K31_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K32_channel_U SOURCE {} VARIABLE HwReg_K32_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K33_channel_U SOURCE {} VARIABLE HwReg_K33_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ROffset_channel_U SOURCE {} VARIABLE HwReg_ROffset_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_GOffset_channel_U SOURCE {} VARIABLE HwReg_GOffset_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_BOffset_channel_U SOURCE {} VARIABLE HwReg_BOffset_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ClampMin_channel_U SOURCE {} VARIABLE HwReg_ClampMin_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ClipMax_channel_U SOURCE {} VARIABLE HwReg_ClipMax_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K11_2_channel_U SOURCE {} VARIABLE HwReg_K11_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K12_2_channel_U SOURCE {} VARIABLE HwReg_K12_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K13_2_channel_U SOURCE {} VARIABLE HwReg_K13_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K21_2_channel_U SOURCE {} VARIABLE HwReg_K21_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K22_2_channel_U SOURCE {} VARIABLE HwReg_K22_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K23_2_channel_U SOURCE {} VARIABLE HwReg_K23_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K31_2_channel_U SOURCE {} VARIABLE HwReg_K31_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K32_2_channel_U SOURCE {} VARIABLE HwReg_K32_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_K33_2_channel_U SOURCE {} VARIABLE HwReg_K33_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ROffset_2_channel_U SOURCE {} VARIABLE HwReg_ROffset_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_GOffset_2_channel_U SOURCE {} VARIABLE HwReg_GOffset_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_BOffset_2_channel_U SOURCE {} VARIABLE HwReg_BOffset_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ClampMin_2_channel_U SOURCE {} VARIABLE HwReg_ClampMin_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_ClipMax_2_channel_U SOURCE {} VARIABLE HwReg_ClipMax_2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPassThru_420_In_loc_channel_U SOURCE {} VARIABLE bPassThru_420_In_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPassThru_420_Out_loc_channel_U SOURCE {} VARIABLE bPassThru_420_Out_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPassThru_422_or_420_In_loc_channel_U SOURCE {} VARIABLE bPassThru_422_or_420_In_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bPassThru_422_or_420_Out_loc_channel_U SOURCE {} VARIABLE bPassThru_422_or_420_Out_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_width_c24_channel_U SOURCE {} VARIABLE HwReg_width_c24_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_height_c30_channel_U SOURCE {} VARIABLE HwReg_height_c30_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 9 BRAM 14 URAM 0}} Block_entry3_proc {AREA {DSP 0 BRAM 0 URAM 0}} reg_unsigned_short_s {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.3 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.867 seconds; current allocated memory: 1.359 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_csc with prefix bd_85a6_csc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_csc with prefix bd_85a6_csc_0_.
Execute         syn_report -model v_csc -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 266.81 MHz
Command       autosyn done; 22.242 sec.
Command     csynth_design done; 73.744 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 73.744 seconds; current allocated memory: 325.406 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor xilinx.com -library ip -version 1.1
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=v_csc xml_exists=0
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to bd_85a6_csc_0_v_csc
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=50
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=108 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W
bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_mul_16s_8ns_24_1_1
bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_mux_4_2_8_1_1
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W
bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W
bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_regslice_both
bd_85a6_csc_0_fifo_w8_d2_S
bd_85a6_csc_0_fifo_w8_d8_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w8_d5_S
bd_85a6_csc_0_fifo_w8_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w16_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w10_d5_S
bd_85a6_csc_0_fifo_w8_d5_S
bd_85a6_csc_0_fifo_w8_d5_S
bd_85a6_csc_0_fifo_w1_d3_S
bd_85a6_csc_0_fifo_w1_d7_S
bd_85a6_csc_0_fifo_w1_d4_S
bd_85a6_csc_0_fifo_w1_d6_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w24_d16_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_fifo_w12_d2_S
bd_85a6_csc_0_CTRL_s_axi
Block_entry3_proc
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2
v_vcresampler_core_1
v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2
v_hcresampler_core_2
v_csc_core_Pipeline_VITIS_LOOP_91_2
v_csc_core
v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
v_hcresampler_core
v_vcresampler_core_Pipeline_VITIS_LOOP_955_2
v_vcresampler_core
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
MultiPixStream2AXIvideo
v_csc
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/Block_entry3_proc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_1.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_2.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core_Pipeline_VITIS_LOOP_91_2.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc_core.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_hcresampler_core.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_vcresampler_core.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
Execute       sc_get_clocks v_csc 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to bd_85a6_csc_0_v_csc
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_1 D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.compgen.dataonly.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=v_csc
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.rtl_wrap.cfg.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.constraint.tcl 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/program/Xilinx2023/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/impl/ip/pack.bat
Execute       send_msg_by_id INFO @200-802@%s prj/sol/impl/export.zip 
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
Command     export_design done; 16.39 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.39 seconds; current allocated memory: 7.402 MB.
Execute     cleanup_all 
