{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732136726301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732136726301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 23:05:26 2024 " "Processing started: Wed Nov 20 23:05:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732136726301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136726301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WiMax_PHY_QPSKv3 -c WiMax_PHY_QPSKv3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off WiMax_PHY_QPSKv3 -c WiMax_PHY_QPSKv3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136726302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732136726634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732136726634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpsk_mod_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file qpsk_mod_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qpsk_MOD_tb " "Found entity 1: qpsk_MOD_tb" {  } { { "qpsk_MOD_tb.sv" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/qpsk_MOD_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732136733099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136733099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpsk_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file qpsk_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qpsk_MOD " "Found entity 1: qpsk_MOD" {  } { { "qpsk_MOD.sv" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/qpsk_MOD.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732136733101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136733101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fec_dpr.v 1 1 " "Found 1 design units, including 1 entities, in source file fec_dpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 FEC_DPR " "Found entity 1: FEC_DPR" {  } { { "FEC_DPR.v" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/FEC_DPR.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732136733102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136733102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fec_encoder_wimax_phy.sv 1 1 " "Found 1 design units, including 1 entities, in source file fec_encoder_wimax_phy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fec_encoder_wimax_phy " "Found entity 1: fec_encoder_wimax_phy" {  } { { "fec_encoder_wimax_phy.sv" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/fec_encoder_wimax_phy.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732136733103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136733103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fec_encoder_wimax_phy_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fec_encoder_wimax_phy_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fec_encoder_wimax_phy_tb " "Found entity 1: fec_encoder_wimax_phy_tb" {  } { { "fec_encoder_wimax_phy_tb.sv" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/fec_encoder_wimax_phy_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732136733104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136733104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_wimax.sv 1 0 " "Found 1 design units, including 0 entities, in source file package_wimax.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Package_wimax (SystemVerilog) " "Found design unit 1: Package_wimax (SystemVerilog)" {  } { { "Package_wimax.sv" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/Package_wimax.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732136733114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136733114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_50_100 " "Found entity 1: PLL_50_100" {  } { { "PLL_50_100.v" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/PLL_50_100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732136733115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136733115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_100/pll_50_100_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_100/pll_50_100_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_50_100_0002 " "Found entity 1: PLL_50_100_0002" {  } { { "PLL_50_100/PLL_50_100_0002.v" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/PLL_50_100/PLL_50_100_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732136733117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136733117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_100_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_100_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_50_100_tb " "Found entity 1: PLL_50_100_tb" {  } { { "PLL_50_100_tb.sv" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/PLL_50_100_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732136733118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136733118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prbs_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file prbs_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prbs_top " "Found entity 1: prbs_top" {  } { { "prbs_top.sv" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/prbs_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732136733119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136733119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prbs.sv 1 1 " "Found 1 design units, including 1 entities, in source file prbs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prbs " "Found entity 1: prbs" {  } { { "prbs.sv" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/prbs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732136733120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136733120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prbs_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file prbs_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prbs_tb " "Found entity 1: prbs_tb" {  } { { "prbs_tb.sv" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/prbs_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732136733121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136733121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fec_encoder_wimax_phy " "Elaborating entity \"fec_encoder_wimax_phy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732136733156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fec_encoder_wimax_phy.sv(74) " "Verilog HDL assignment warning at fec_encoder_wimax_phy.sv(74): truncated value with size 32 to match size of target (8)" {  } { { "fec_encoder_wimax_phy.sv" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/fec_encoder_wimax_phy.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732136733158 "|fec_encoder_wimax_phy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FEC_DPR FEC_DPR:fec_encoder_DPR " "Elaborating entity \"FEC_DPR\" for hierarchy \"FEC_DPR:fec_encoder_DPR\"" {  } { { "fec_encoder_wimax_phy.sv" "fec_encoder_DPR" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/fec_encoder_wimax_phy.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732136733188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FEC_DPR:fec_encoder_DPR\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FEC_DPR:fec_encoder_DPR\|altsyncram:altsyncram_component\"" {  } { { "FEC_DPR.v" "altsyncram_component" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/FEC_DPR.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732136733217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FEC_DPR:fec_encoder_DPR\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FEC_DPR:fec_encoder_DPR\|altsyncram:altsyncram_component\"" {  } { { "FEC_DPR.v" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/FEC_DPR.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732136733218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FEC_DPR:fec_encoder_DPR\|altsyncram:altsyncram_component " "Instantiated megafunction \"FEC_DPR:fec_encoder_DPR\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 192 " "Parameter \"numwords_a\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 192 " "Parameter \"numwords_b\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732136733218 ""}  } { { "FEC_DPR.v" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/FEC_DPR.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732136733218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6in2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6in2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6in2 " "Found entity 1: altsyncram_6in2" {  } { { "db/altsyncram_6in2.tdf" "" { Text "C:/Users/iT/Desktop/ASIC/WiMaxPHYQPSK/db/altsyncram_6in2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732136733251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136733251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6in2 FEC_DPR:fec_encoder_DPR\|altsyncram:altsyncram_component\|altsyncram_6in2:auto_generated " "Elaborating entity \"altsyncram_6in2\" for hierarchy \"FEC_DPR:fec_encoder_DPR\|altsyncram:altsyncram_component\|altsyncram_6in2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732136733251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732136733797 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_50_100 16 " "Ignored 16 assignments for entity \"PLL_50_100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_50_100 -sip PLL_50_100.sip -library lib_PLL_50_100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_50_100 -sip PLL_50_100.sip -library lib_PLL_50_100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1732136734030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity PLL_50_100 -sip PLL_50_100.sip -library lib_PLL_50_100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity PLL_50_100 -sip PLL_50_100.sip -library lib_PLL_50_100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1732136734030 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_50_100 -sip PLL_50_100.sip -library lib_PLL_50_100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_50_100 -sip PLL_50_100.sip -library lib_PLL_50_100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1732136734030 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1732136734030 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_50_100_0002 317 " "Ignored 317 assignments for entity \"PLL_50_100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1732136734030 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732136734279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732136734279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732136734317 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732136734317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732136734317 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1732136734317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732136734317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732136734335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 23:05:34 2024 " "Processing ended: Wed Nov 20 23:05:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732136734335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732136734335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732136734335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732136734335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732138326022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732138326022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 23:32:05 2024 " "Processing started: Wed Nov 20 23:32:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732138326022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1732138326022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp WiMax_PHY_QPSKv3 -c WiMax_PHY_QPSKv3 --netlist_type=sgate " "Command: quartus_npp WiMax_PHY_QPSKv3 -c WiMax_PHY_QPSKv3 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1732138326022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1732138326190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732138326224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 23:32:06 2024 " "Processing ended: Wed Nov 20 23:32:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732138326224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732138326224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732138326224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1732138326224 ""}
