library IEEE;
use IEEE.std_logic_1164.all;

entity Or is
	 port(
		 a, b : in bit;
		 x : buffer bit;
		 saida : out bit
	     );
end Or;

architecture Or of E is
begin

	x <= a OR b;
	
	saida <= NOT x;

end Or;
