read -sv run_verilog_mid/adder_32b_9_93_3abc0b1b5b8ccf1fed907054595496b8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_93_3abc0b1b5b8ccf1fed907054595496b8_yosys.v
