
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem sel_sext_constants_thm.extracted_1._1 : ∀ (x : BitVec 1), x = 1#1 → signExtend 16 (-1#8) = -1#16 :=
sorry