 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k6_frac_N10_mem32K_40nm.xml	  multiclock_output_and_latch.v	  common	  0.57	  vpr	  312.98 MiB	  	  0.02	  6912	  -1	  -1	  1	  0.06	  -1	  -1	  35440	  -1	  -1	  2	  6	  0	  0	  success	  v8.0.0-12164-g463dd1c36-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-20T15:42:53	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  67600	  6	  1	  13	  14	  2	  8	  9	  4	  4	  16	  clb	  auto	  27.5 MiB	  0.01	  18	  27	  14	  11	  2	  66.0 MiB	  0.00	  0.00	  1.02737	  -3.59667	  -1.02737	  0.545	  0.01	  3.4043e-05	  2.5718e-05	  0.000271866	  0.000227618	  -1	  -1	  -1	  -1	  20	  15	  7	  107788	  107788	  10441.3	  652.579	  0.01	  0.00206301	  0.00184865	  742	  1670	  -1	  17	  14	  34	  34	  409	  236	  1.40641	  0.545	  -4.27839	  -1.40641	  0	  0	  13748.8	  859.301	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00242469	  0.00220093	 
 k6_frac_N10_mem32K_40nm.xml	  multiclock_reader_writer.v	  common	  0.72	  vpr	  318.86 MiB	  	  0.02	  6912	  -1	  -1	  1	  0.04	  -1	  -1	  35612	  -1	  -1	  2	  3	  0	  0	  success	  v8.0.0-12164-g463dd1c36-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-20T15:42:53	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  67728	  3	  1	  25	  26	  2	  8	  6	  4	  4	  16	  clb	  auto	  27.9 MiB	  0.02	  20	  15	  4	  1	  10	  66.1 MiB	  0.00	  0.00	  0.620042	  -8.9502	  -0.620042	  0.557849	  0.01	  0.000120056	  0.000103013	  0.000857399	  0.000767288	  -1	  -1	  -1	  -1	  20	  22	  1	  107788	  107788	  10441.3	  652.579	  0.02	  0.00433515	  0.00402846	  742	  1670	  -1	  27	  6	  18	  18	  703	  470	  0.865467	  0.557849	  -9.14332	  -0.865467	  0	  0	  13748.8	  859.301	  0.00	  0.01	  0.00	  -1	  -1	  0.00	  0.00372731	  0.00344635	 
 k6_frac_N10_mem32K_40nm.xml	  multiclock_separate_and_latch.v	  common	  0.56	  vpr	  312.31 MiB	  	  0.02	  7040	  -1	  -1	  1	  0.02	  -1	  -1	  33620	  -1	  -1	  2	  6	  0	  0	  success	  v8.0.0-12164-g463dd1c36-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-20T15:42:53	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  67600	  6	  2	  10	  12	  2	  8	  10	  4	  4	  16	  clb	  auto	  27.5 MiB	  0.01	  19	  30	  14	  9	  7	  66.0 MiB	  0.00	  0.00	  0.620297	  -2.13808	  -0.620297	  nan	  0.01	  4.617e-05	  3.297e-05	  0.000253839	  0.000201921	  -1	  -1	  -1	  -1	  20	  27	  14	  107788	  107788	  10441.3	  652.579	  0.02	  0.00240146	  0.00207815	  742	  1670	  -1	  19	  15	  33	  33	  727	  463	  0.716884	  nan	  -2.60018	  -0.716884	  0	  0	  13748.8	  859.301	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00158932	  0.00144348	 
