<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="top_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="top_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="959.150 ns"></ZoomStartTime>
      <ZoomEndTime time="1,008.170 ns"></ZoomEndTime>
      <Cursor1Time time="965.237 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="244"></NameColumnWidth>
      <ValueColumnWidth column_width="75"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="22" />
   <wvobject type="logic" fp_name="/top_tb/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/addressOut">
      <obj_property name="ElementShortName">addressOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">addressOut[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_tb/uut/CPU_Core_inst/memWriteReq">
      <obj_property name="ElementShortName">memWriteReq</obj_property>
      <obj_property name="ObjectShortName">memWriteReq</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/ALU_inst/opCode">
      <obj_property name="ElementShortName">opCode[3:0]</obj_property>
      <obj_property name="ObjectShortName">opCode[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/ALU_inst/operand1">
      <obj_property name="ElementShortName">operand1[31:0]</obj_property>
      <obj_property name="ObjectShortName">operand1[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/ALU_inst/operand2">
      <obj_property name="ElementShortName">operand2[31:0]</obj_property>
      <obj_property name="ObjectShortName">operand2[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/top_tb/uut/CPU_Core_inst/CU/procState">
      <obj_property name="ElementShortName">procState</obj_property>
      <obj_property name="ObjectShortName">procState</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/operand1Sel">
      <obj_property name="ElementShortName">operand1Sel[4:0]</obj_property>
      <obj_property name="ObjectShortName">operand1Sel[4:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/operand2Sel">
      <obj_property name="ElementShortName">operand2Sel[4:0]</obj_property>
      <obj_property name="ObjectShortName">operand2Sel[4:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/CU/dataOut">
      <obj_property name="ElementShortName">dataOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataOut[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/busManagement_inst/dataFromCU">
      <obj_property name="ElementShortName">dataFromCU[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataFromCU[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/CPU_Core_inst/CU/dataIn">
      <obj_property name="ElementShortName">dataIn[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataIn[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/ram_inst/dataOut">
      <obj_property name="ElementShortName">dataOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataOut[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/addressDecoder_inst/dataFromMem">
      <obj_property name="ElementShortName">dataFromMem[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataFromMem[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/top_tb/uut/addressDecoder_inst/dataOut">
      <obj_property name="ElementShortName">dataOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataOut[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_tb/uut/addressDecoder_inst/invalidAddressInterruptReg">
      <obj_property name="ElementShortName">invalidAddressInterruptReg</obj_property>
      <obj_property name="ObjectShortName">invalidAddressInterruptReg</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_tb/uut/addressDecoder_inst/addressAlignmentInterruptReg">
      <obj_property name="ElementShortName">addressAlignmentInterruptReg</obj_property>
      <obj_property name="ObjectShortName">addressAlignmentInterruptReg</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_tb/uut/addressDecoder_inst/memReadReq">
      <obj_property name="ElementShortName">memReadReq</obj_property>
      <obj_property name="ObjectShortName">memReadReq</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_tb/uut/addressDecoder_inst/memWriteReq">
      <obj_property name="ElementShortName">memWriteReq</obj_property>
      <obj_property name="ObjectShortName">memWriteReq</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_tb/uut/CPU_Core_inst/CU/memOpFinished">
      <obj_property name="ElementShortName">memOpFinished</obj_property>
      <obj_property name="ObjectShortName">memOpFinished</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_tb/uut/addressDecoder_inst/memOpFinished">
      <obj_property name="ElementShortName">memOpFinished</obj_property>
      <obj_property name="ObjectShortName">memOpFinished</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/top_tb/uut/ram_inst/memOpFinished">
      <obj_property name="ElementShortName">memOpFinished</obj_property>
      <obj_property name="ObjectShortName">memOpFinished</obj_property>
   </wvobject>
</wave_config>
