# yosys_synthesis
Week 1 RTL lab exercises: Verilog designs, simulations with Icarus Verilog &amp; GTKWave, and synthesis with Yosys.
