// Seed: 3928658151
module module_0 (
    output uwire id_0,
    output wor id_1,
    output uwire id_2,
    input wor id_3,
    output supply1 id_4
);
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4
);
  id_6(
      .id_0(-1), .id_1(id_3 - 1), .id_2(-1), .id_3(id_3)
  );
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2,
      id_0
  );
  wire id_8;
endmodule
