{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493448886999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493448886999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 02:54:46 2017 " "Processing started: Sat Apr 29 02:54:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493448886999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1493448886999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rnn -c rnn --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off rnn -c rnn --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1493448887000 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1493448887484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnn.v 1 1 " "Found 1 design units, including 1 entities, in source file rnn.v" { { "Info" "ISGN_ENTITY_NAME" "1 rnn " "Found entity 1: rnn" {  } { { "rnn.v" "" { Text "W:/CS8803ACT_Project/ACTproject/rnn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493448900345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493448900345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnn_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file rnn_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 rnn_cell " "Found entity 1: rnn_cell" {  } { { "rnn_cell.v" "" { Text "W:/CS8803ACT_Project/ACTproject/rnn_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493448900354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493448900354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanh_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file tanh_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tanh_layer " "Found entity 1: tanh_layer" {  } { { "tanh_layer.v" "" { Text "W:/CS8803ACT_Project/ACTproject/tanh_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493448900356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493448900356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanh.v 1 1 " "Found 1 design units, including 1 entities, in source file tanh.v" { { "Info" "ISGN_ENTITY_NAME" "1 tanh " "Found entity 1: tanh" {  } { { "tanh.v" "" { Text "W:/CS8803ACT_Project/ACTproject/tanh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493448900357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493448900357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.v 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.v" "" { Text "W:/CS8803ACT_Project/ACTproject/sigmoid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493448900358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493448900358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lstm_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file lstm_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 lstm_cell " "Found entity 1: lstm_cell" {  } { { "lstm_cell.v" "" { Text "W:/CS8803ACT_Project/ACTproject/lstm_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493448900359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493448900359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weightandbiasinputs.v 1 1 " "Found 1 design units, including 1 entities, in source file weightandbiasinputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 WeightAndBiasInputs " "Found entity 1: WeightAndBiasInputs" {  } { { "WeightAndBiasInputs.v" "" { Text "W:/CS8803ACT_Project/ACTproject/WeightAndBiasInputs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493448900361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493448900361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variableinputadd.v 1 1 " "Found 1 design units, including 1 entities, in source file variableinputadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 VariableInputAdd " "Found entity 1: VariableInputAdd" {  } { { "VariableInputAdd.v" "" { Text "W:/CS8803ACT_Project/ACTproject/VariableInputAdd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493448900362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493448900362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variableinputadd_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file variableinputadd_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 VariableInputAdd_Tester " "Found entity 1: VariableInputAdd_Tester" {  } { { "VariableInputAdd_Tester.v" "" { Text "W:/CS8803ACT_Project/ACTproject/VariableInputAdd_Tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493448900363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493448900363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rnn_cell " "Elaborating entity \"rnn_cell\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1493448900472 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rnn_cell.v(43) " "Verilog HDL warning at rnn_cell.v(43): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "rnn_cell.v" "" { Text "W:/CS8803ACT_Project/ACTproject/rnn_cell.v" 43 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Design Software" 0 -1 1493448900553 "|rnn_cell"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tanh_layer tanh_layer:inst1 " "Elaborating entity \"tanh_layer\" for hierarchy \"tanh_layer:inst1\"" {  } { { "rnn_cell.v" "inst1" { Text "W:/CS8803ACT_Project/ACTproject/rnn_cell.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493448900568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WeightAndBiasInputs tanh_layer:inst1\|WeightAndBiasInputs:inst1 " "Elaborating entity \"WeightAndBiasInputs\" for hierarchy \"tanh_layer:inst1\|WeightAndBiasInputs:inst1\"" {  } { { "tanh_layer.v" "inst1" { Text "W:/CS8803ACT_Project/ACTproject/tanh_layer.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493448900578 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 11 WeightAndBiasInputs.v(44) " "Verilog HDL warning at WeightAndBiasInputs.v(44): number of words (8) in memory file does not match the number of elements in the address range \[0:11\]" {  } { { "WeightAndBiasInputs.v" "" { Text "W:/CS8803ACT_Project/ACTproject/WeightAndBiasInputs.v" 44 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1493448900603 "|rnn_cell|tanh_layer:inst1|WeightAndBiasInputs:inst1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem WeightAndBiasInputs.v(43) " "Verilog HDL warning at WeightAndBiasInputs.v(43): initial value for variable mem should be constant" {  } { { "WeightAndBiasInputs.v" "" { Text "W:/CS8803ACT_Project/ACTproject/WeightAndBiasInputs.v" 43 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1493448900603 "|rnn_cell|tanh_layer:inst1|WeightAndBiasInputs:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 WeightAndBiasInputs.v(56) " "Verilog HDL assignment warning at WeightAndBiasInputs.v(56): truncated value with size 24 to match size of target (16)" {  } { { "WeightAndBiasInputs.v" "" { Text "W:/CS8803ACT_Project/ACTproject/WeightAndBiasInputs.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1493448900603 "|rnn_cell|tanh_layer:inst1|WeightAndBiasInputs:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 WeightAndBiasInputs.v(42) " "Net \"mem\" at WeightAndBiasInputs.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "WeightAndBiasInputs.v" "" { Text "W:/CS8803ACT_Project/ACTproject/WeightAndBiasInputs.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1493448900603 "|rnn_cell|tanh_layer:inst1|WeightAndBiasInputs:inst1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1493448900603 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "products " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"products\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1493448900603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VariableInputAdd tanh_layer:inst1\|WeightAndBiasInputs:inst1\|VariableInputAdd:GEN1\[0\].final_answer " "Elaborating entity \"VariableInputAdd\" for hierarchy \"tanh_layer:inst1\|WeightAndBiasInputs:inst1\|VariableInputAdd:GEN1\[0\].final_answer\"" {  } { { "WeightAndBiasInputs.v" "GEN1\[0\].final_answer" { Text "W:/CS8803ACT_Project/ACTproject/WeightAndBiasInputs.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493448900604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VariableInputAdd tanh_layer:inst1\|WeightAndBiasInputs:inst1\|VariableInputAdd:GEN1\[0\].final_answer\|VariableInputAdd:left " "Elaborating entity \"VariableInputAdd\" for hierarchy \"tanh_layer:inst1\|WeightAndBiasInputs:inst1\|VariableInputAdd:GEN1\[0\].final_answer\|VariableInputAdd:left\"" {  } { { "VariableInputAdd.v" "left" { Text "W:/CS8803ACT_Project/ACTproject/VariableInputAdd.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493448900609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VariableInputAdd tanh_layer:inst1\|WeightAndBiasInputs:inst1\|VariableInputAdd:GEN1\[0\].final_answer\|VariableInputAdd:right " "Elaborating entity \"VariableInputAdd\" for hierarchy \"tanh_layer:inst1\|WeightAndBiasInputs:inst1\|VariableInputAdd:GEN1\[0\].final_answer\|VariableInputAdd:right\"" {  } { { "VariableInputAdd.v" "right" { Text "W:/CS8803ACT_Project/ACTproject/VariableInputAdd.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493448900616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VariableInputAdd tanh_layer:inst1\|WeightAndBiasInputs:inst1\|VariableInputAdd:GEN1\[0\].final_answer\|VariableInputAdd:right\|VariableInputAdd:left " "Elaborating entity \"VariableInputAdd\" for hierarchy \"tanh_layer:inst1\|WeightAndBiasInputs:inst1\|VariableInputAdd:GEN1\[0\].final_answer\|VariableInputAdd:right\|VariableInputAdd:left\"" {  } { { "VariableInputAdd.v" "left" { Text "W:/CS8803ACT_Project/ACTproject/VariableInputAdd.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493448900621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tanh tanh_layer:inst1\|tanh:GEN\[0\].tanh " "Elaborating entity \"tanh\" for hierarchy \"tanh_layer:inst1\|tanh:GEN\[0\].tanh\"" {  } { { "tanh_layer.v" "GEN\[0\].tanh" { Text "W:/CS8803ACT_Project/ACTproject/tanh_layer.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493448900628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "674 " "Peak virtual memory: 674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493448901160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 02:55:01 2017 " "Processing ended: Sat Apr 29 02:55:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493448901160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493448901160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493448901160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1493448901160 ""}
