{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477270607008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477270607041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 23 22:56:46 2016 " "Processing started: Sun Oct 23 22:56:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477270607041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270607041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QuartusProject -c topModuleDevice " "Command: quartus_map --read_settings_files=on --write_settings_files=off QuartusProject -c topModuleDevice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270607041 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ProcessorAntares/src/memory/memory.qip " "Tcl Script File ../ProcessorAntares/src/memory/memory.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ProcessorAntares/src/memory/memory.qip " "set_global_assignment -name QIP_FILE ../ProcessorAntares/src/memory/memory.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1477270607330 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1477270607330 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1477270607689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/device/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../ProcessorAntares/src/device/PLL.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/device/monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "../ProcessorAntares/src/device/monitor.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/monitor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/device/memory_monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/memory_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_monitor " "Found entity 1: memory_monitor" {  } { { "../ProcessorAntares/src/device/memory_monitor.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/memory_monitor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/device/full_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/full_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_transmitter " "Found entity 1: full_transmitter" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/device/device_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/device/device_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 device_manager " "Found entity 1: device_manager" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../ProcessorAntares/src/cpu/sign_extend.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/sign_extend.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/shift_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/shift_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_2 " "Found entity 1: shift_2" {  } { { "../ProcessorAntares/src/cpu/shift_2.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/shift_2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/ripple_adder.v 2 2 " "Found 2 design units, including 2 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/ripple_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../ProcessorAntares/src/cpu/full_adder.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/full_adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635564 ""} { "Info" "ISGN_ENTITY_NAME" "2 ripple_adder " "Found entity 2: ripple_adder" {  } { { "../ProcessorAntares/src/cpu/ripple_adder.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/ripple_adder.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/register_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/register_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_memory " "Found entity 1: register_memory" {  } { { "../ProcessorAntares/src/cpu/register_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/register_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/pc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/pc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_control " "Found entity 1: pc_control" {  } { { "../ProcessorAntares/src/cpu/pc_control.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/pc_control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_4_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_4_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_32 " "Found entity 1: mux_4_32" {  } { { "../ProcessorAntares/src/cpu/mux_4_32.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/mux_4_32.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_32 " "Found entity 1: mux_2_32" {  } { { "../ProcessorAntares/src/cpu/mux_2_32.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/mux_2_32.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_2_5.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/mux_2_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_5 " "Found entity 1: mux_2_5" {  } { { "../ProcessorAntares/src/cpu/mux_2_5.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/mux_2_5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "../ProcessorAntares/src/cpu/hazard.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/hazard.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/full_adder.v 0 0 " "Found 0 design units, including 0 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/full_adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../ProcessorAntares/src/cpu/forwarding_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/forwarding_unit.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/branch_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/branch_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_compare " "Found entity 1: branch_compare" {  } { { "../ProcessorAntares/src/cpu/branch_compare.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/branch_compare.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/behavioral_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/behavioral_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 behavioral_adder " "Found entity 1: behavioral_adder" {  } { { "../ProcessorAntares/src/cpu/behavioral_adder.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/behavioral_adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/alu_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/alu_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dec " "Found entity 1: alu_dec" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(34) " "Verilog HDL information at alu.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1477270635648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635649 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mem_wb.v(15) " "Verilog HDL information at mem_wb.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/mem_wb.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/mem_wb.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1477270635655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/mem_wb.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/mem_wb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635660 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "id_ex.v(21) " "Verilog HDL information at id_ex.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1477270635664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635665 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ex_mem.v(16) " "Verilog HDL information at ex_mem.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1477270635668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/cpu/interstageregisters/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/memory/true_dual_port_ram_single_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/memory/true_dual_port_ram_single_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 true_dual_port_ram_single_clock " "Found entity 1: true_dual_port_ram_single_clock" {  } { { "../ProcessorAntares/src/memory/true_dual_port_ram_single_clock.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/true_dual_port_ram_single_clock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/memory/pll4.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/memory/pll4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL4 " "Found entity 1: PLL4" {  } { { "../ProcessorAntares/src/memory/PLL4.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/PLL4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/memory/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/memory/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635687 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "topModuleDevice.v(30) " "Verilog HDL Module Instantiation warning at topModuleDevice.v(30): ignored dangling comma in List of Port Connections" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1477270635703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/topmoduledevice.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/topmoduledevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 topModuleDevice " "Found entity 1: topModuleDevice" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 topModule " "Found entity 1: topModule" {  } { { "../ProcessorAntares/src/topModule.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/tec499-t03-antares-r2-master/processorantares/src/memory/memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/tec499-t03-antares-r2-master/processorantares/src/memory/memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ram " "Found entity 1: memory_ram" {  } { { "../ProcessorAntares/src/memory/memory_ram.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/memory_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270635719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270635719 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset topModule.v(16) " "Verilog HDL Implicit Net warning at topModule.v(16): created implicit net for \"Reset\"" {  } { { "../ProcessorAntares/src/topModule.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModule.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270635722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topModuleDevice " "Elaborating entity \"topModuleDevice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477270635860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "pll" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270635865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "../ProcessorAntares/src/device/PLL.v" "altpll_component" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/PLL.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270635940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "../ProcessorAntares/src/device/PLL.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/PLL.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270635943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270635944 ""}  } { { "../ProcessorAntares/src/device/PLL.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/PLL.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477270635944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270636041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "cpu" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_control cpu:cpu\|pc_control:pcControl " "Elaborating entity \"pc_control\" for hierarchy \"cpu:cpu\|pc_control:pcControl\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "pcControl" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id cpu:cpu\|if_id:IFID " "Elaborating entity \"if_id\" for hierarchy \"cpu:cpu\|if_id:IFID\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "IFID" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:cpu\|control_unit:ControlUnit " "Elaborating entity \"control_unit\" for hierarchy \"cpu:cpu\|control_unit:ControlUnit\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "ControlUnit" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636065 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636067 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636067 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636067 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636067 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636068 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636068 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memToReg control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"memToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636068 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636068 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite control_unit.v(28) " "Inferred latch for \"regWrite\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636068 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToReg control_unit.v(28) " "Inferred latch for \"memToReg\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636068 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite control_unit.v(28) " "Inferred latch for \"memWrite\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636068 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead control_unit.v(28) " "Inferred latch for \"memRead\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636068 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc control_unit.v(28) " "Inferred latch for \"aluSrc\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636068 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst control_unit.v(28) " "Inferred latch for \"regDst\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636068 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump control_unit.v(28) " "Inferred latch for \"jump\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636068 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[0\] control_unit.v(28) " "Inferred latch for \"branch\[0\]\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636068 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[1\] control_unit.v(28) " "Inferred latch for \"branch\[1\]\" at control_unit.v(28)" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636068 "|topModuleDevice|cpu:cpu|control_unit:ControlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_dec cpu:cpu\|alu_dec:DecodeALU " "Elaborating entity \"alu_dec\" for hierarchy \"cpu:cpu\|alu_dec:DecodeALU\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "DecodeALU" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636071 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_dec.v(29) " "Verilog HDL Case Statement warning at alu_dec.v(29): incomplete case statement has no default case item" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1477270636072 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop alu_dec.v(27) " "Verilog HDL Always Construct warning at alu_dec.v(27): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636073 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] alu_dec.v(27) " "Inferred latch for \"ALUop\[0\]\" at alu_dec.v(27)" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636073 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] alu_dec.v(27) " "Inferred latch for \"ALUop\[1\]\" at alu_dec.v(27)" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636073 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[2\] alu_dec.v(27) " "Inferred latch for \"ALUop\[2\]\" at alu_dec.v(27)" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636073 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[3\] alu_dec.v(27) " "Inferred latch for \"ALUop\[3\]\" at alu_dec.v(27)" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636073 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[4\] alu_dec.v(27) " "Inferred latch for \"ALUop\[4\]\" at alu_dec.v(27)" {  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636073 "|topModuleDevice|cpu:cpu|alu_dec:DecodeALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_memory cpu:cpu\|register_memory:Registers " "Elaborating entity \"register_memory\" for hierarchy \"cpu:cpu\|register_memory:Registers\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "Registers" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_compare cpu:cpu\|branch_compare:BranchCompare " "Elaborating entity \"branch_compare\" for hierarchy \"cpu:cpu\|branch_compare:BranchCompare\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "BranchCompare" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636096 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "branch_compare.v(32) " "Verilog HDL Case Statement information at branch_compare.v(32): all case item expressions in this case statement are onehot" {  } { { "../ProcessorAntares/src/cpu/branch_compare.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/branch_compare.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1477270636098 "|topModuleDevice|cpu:cpu|branch_compare:BranchCompare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend cpu:cpu\|sign_extend:ImmediateExtend " "Elaborating entity \"sign_extend\" for hierarchy \"cpu:cpu\|sign_extend:ImmediateExtend\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "ImmediateExtend" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_2 cpu:cpu\|shift_2:BranchShift2 " "Elaborating entity \"shift_2\" for hierarchy \"cpu:cpu\|shift_2:BranchShift2\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "BranchShift2" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "behavioral_adder cpu:cpu\|behavioral_adder:BranchPlusPC " "Elaborating entity \"behavioral_adder\" for hierarchy \"cpu:cpu\|behavioral_adder:BranchPlusPC\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "BranchPlusPC" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex cpu:cpu\|id_ex:IDEX " "Elaborating entity \"id_ex\" for hierarchy \"cpu:cpu\|id_ex:IDEX\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "IDEX" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard cpu:cpu\|hazard:HazardUnit " "Elaborating entity \"hazard\" for hierarchy \"cpu:cpu\|hazard:HazardUnit\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "HazardUnit" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636120 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ifIdFlush hazard.v(31) " "Verilog HDL Always Construct warning at hazard.v(31): inferring latch(es) for variable \"ifIdFlush\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/hazard.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/hazard.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636130 "|topModuleDevice|cpu:cpu|hazard:HazardUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ifIdFlush hazard.v(31) " "Inferred latch for \"ifIdFlush\" at hazard.v(31)" {  } { { "../ProcessorAntares/src/cpu/hazard.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/hazard.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636130 "|topModuleDevice|cpu:cpu|hazard:HazardUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_5 cpu:cpu\|mux_2_5:MuxDestineRegister " "Elaborating entity \"mux_2_5\" for hierarchy \"cpu:cpu\|mux_2_5:MuxDestineRegister\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "MuxDestineRegister" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit cpu:cpu\|forwarding_unit:FowardingUnit " "Elaborating entity \"forwarding_unit\" for hierarchy \"cpu:cpu\|forwarding_unit:FowardingUnit\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "FowardingUnit" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_32 cpu:cpu\|mux_4_32:MultiplexReadDataOutRS " "Elaborating entity \"mux_4_32\" for hierarchy \"cpu:cpu\|mux_4_32:MultiplexReadDataOutRS\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "MultiplexReadDataOutRS" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_32 cpu:cpu\|mux_2_32:MultiplexImmediateRS " "Elaborating entity \"mux_2_32\" for hierarchy \"cpu:cpu\|mux_2_32:MultiplexImmediateRS\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "MultiplexImmediateRS" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|alu:ALU\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "ALU" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636156 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out alu.v(34) " "Verilog HDL Always Construct warning at alu.v(34): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636161 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HI alu.v(34) " "Verilog HDL Always Construct warning at alu.v(34): inferring latch(es) for variable \"HI\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636162 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LO alu.v(34) " "Verilog HDL Always Construct warning at alu.v(34): inferring latch(es) for variable \"LO\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636162 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[0\] alu.v(34) " "Inferred latch for \"LO\[0\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636162 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[1\] alu.v(34) " "Inferred latch for \"LO\[1\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636162 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[2\] alu.v(34) " "Inferred latch for \"LO\[2\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636162 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[3\] alu.v(34) " "Inferred latch for \"LO\[3\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636162 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[4\] alu.v(34) " "Inferred latch for \"LO\[4\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636162 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[5\] alu.v(34) " "Inferred latch for \"LO\[5\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636162 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[6\] alu.v(34) " "Inferred latch for \"LO\[6\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636162 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[7\] alu.v(34) " "Inferred latch for \"LO\[7\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636162 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[8\] alu.v(34) " "Inferred latch for \"LO\[8\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636162 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[9\] alu.v(34) " "Inferred latch for \"LO\[9\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636162 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[10\] alu.v(34) " "Inferred latch for \"LO\[10\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636162 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[11\] alu.v(34) " "Inferred latch for \"LO\[11\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[12\] alu.v(34) " "Inferred latch for \"LO\[12\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[13\] alu.v(34) " "Inferred latch for \"LO\[13\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[14\] alu.v(34) " "Inferred latch for \"LO\[14\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[15\] alu.v(34) " "Inferred latch for \"LO\[15\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[16\] alu.v(34) " "Inferred latch for \"LO\[16\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[17\] alu.v(34) " "Inferred latch for \"LO\[17\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[18\] alu.v(34) " "Inferred latch for \"LO\[18\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[19\] alu.v(34) " "Inferred latch for \"LO\[19\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[20\] alu.v(34) " "Inferred latch for \"LO\[20\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[21\] alu.v(34) " "Inferred latch for \"LO\[21\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[22\] alu.v(34) " "Inferred latch for \"LO\[22\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[23\] alu.v(34) " "Inferred latch for \"LO\[23\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[24\] alu.v(34) " "Inferred latch for \"LO\[24\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[25\] alu.v(34) " "Inferred latch for \"LO\[25\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[26\] alu.v(34) " "Inferred latch for \"LO\[26\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[27\] alu.v(34) " "Inferred latch for \"LO\[27\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636163 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[28\] alu.v(34) " "Inferred latch for \"LO\[28\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[29\] alu.v(34) " "Inferred latch for \"LO\[29\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[30\] alu.v(34) " "Inferred latch for \"LO\[30\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[31\] alu.v(34) " "Inferred latch for \"LO\[31\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[0\] alu.v(34) " "Inferred latch for \"HI\[0\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[1\] alu.v(34) " "Inferred latch for \"HI\[1\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[2\] alu.v(34) " "Inferred latch for \"HI\[2\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[3\] alu.v(34) " "Inferred latch for \"HI\[3\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[4\] alu.v(34) " "Inferred latch for \"HI\[4\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[5\] alu.v(34) " "Inferred latch for \"HI\[5\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[6\] alu.v(34) " "Inferred latch for \"HI\[6\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[7\] alu.v(34) " "Inferred latch for \"HI\[7\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[8\] alu.v(34) " "Inferred latch for \"HI\[8\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[9\] alu.v(34) " "Inferred latch for \"HI\[9\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[10\] alu.v(34) " "Inferred latch for \"HI\[10\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[11\] alu.v(34) " "Inferred latch for \"HI\[11\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[12\] alu.v(34) " "Inferred latch for \"HI\[12\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636164 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[13\] alu.v(34) " "Inferred latch for \"HI\[13\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[14\] alu.v(34) " "Inferred latch for \"HI\[14\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[15\] alu.v(34) " "Inferred latch for \"HI\[15\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[16\] alu.v(34) " "Inferred latch for \"HI\[16\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[17\] alu.v(34) " "Inferred latch for \"HI\[17\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[18\] alu.v(34) " "Inferred latch for \"HI\[18\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[19\] alu.v(34) " "Inferred latch for \"HI\[19\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[20\] alu.v(34) " "Inferred latch for \"HI\[20\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[21\] alu.v(34) " "Inferred latch for \"HI\[21\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[22\] alu.v(34) " "Inferred latch for \"HI\[22\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[23\] alu.v(34) " "Inferred latch for \"HI\[23\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[24\] alu.v(34) " "Inferred latch for \"HI\[24\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[25\] alu.v(34) " "Inferred latch for \"HI\[25\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[26\] alu.v(34) " "Inferred latch for \"HI\[26\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[27\] alu.v(34) " "Inferred latch for \"HI\[27\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[28\] alu.v(34) " "Inferred latch for \"HI\[28\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636165 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[29\] alu.v(34) " "Inferred latch for \"HI\[29\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[30\] alu.v(34) " "Inferred latch for \"HI\[30\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HI\[31\] alu.v(34) " "Inferred latch for \"HI\[31\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] alu.v(34) " "Inferred latch for \"Out\[0\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] alu.v(34) " "Inferred latch for \"Out\[1\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] alu.v(34) " "Inferred latch for \"Out\[2\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] alu.v(34) " "Inferred latch for \"Out\[3\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] alu.v(34) " "Inferred latch for \"Out\[4\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] alu.v(34) " "Inferred latch for \"Out\[5\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] alu.v(34) " "Inferred latch for \"Out\[6\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] alu.v(34) " "Inferred latch for \"Out\[7\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] alu.v(34) " "Inferred latch for \"Out\[8\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] alu.v(34) " "Inferred latch for \"Out\[9\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] alu.v(34) " "Inferred latch for \"Out\[10\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] alu.v(34) " "Inferred latch for \"Out\[11\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] alu.v(34) " "Inferred latch for \"Out\[12\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] alu.v(34) " "Inferred latch for \"Out\[13\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] alu.v(34) " "Inferred latch for \"Out\[14\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] alu.v(34) " "Inferred latch for \"Out\[15\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] alu.v(34) " "Inferred latch for \"Out\[16\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] alu.v(34) " "Inferred latch for \"Out\[17\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] alu.v(34) " "Inferred latch for \"Out\[18\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636166 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] alu.v(34) " "Inferred latch for \"Out\[19\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636167 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] alu.v(34) " "Inferred latch for \"Out\[20\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636167 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] alu.v(34) " "Inferred latch for \"Out\[21\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636167 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[22\] alu.v(34) " "Inferred latch for \"Out\[22\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636167 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[23\] alu.v(34) " "Inferred latch for \"Out\[23\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636167 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[24\] alu.v(34) " "Inferred latch for \"Out\[24\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636167 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[25\] alu.v(34) " "Inferred latch for \"Out\[25\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636167 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[26\] alu.v(34) " "Inferred latch for \"Out\[26\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636167 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[27\] alu.v(34) " "Inferred latch for \"Out\[27\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636167 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[28\] alu.v(34) " "Inferred latch for \"Out\[28\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636168 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[29\] alu.v(34) " "Inferred latch for \"Out\[29\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636168 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[30\] alu.v(34) " "Inferred latch for \"Out\[30\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636168 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[31\] alu.v(34) " "Inferred latch for \"Out\[31\]\" at alu.v(34)" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636168 "|topModuleDevice|cpu:cpu|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem cpu:cpu\|ex_mem:EXMEN " "Elaborating entity \"ex_mem\" for hierarchy \"cpu:cpu\|ex_mem:EXMEN\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "EXMEN" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb cpu:cpu\|mem_wb:MEMWB " "Elaborating entity \"mem_wb\" for hierarchy \"cpu:cpu\|mem_wb:MEMWB\"" {  } { { "../ProcessorAntares/src/cpu/cpu.v" "MEMWB" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "device_manager device_manager:monitor " "Elaborating entity \"device_manager\" for hierarchy \"device_manager:monitor\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "monitor" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636181 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "statusReg device_manager.v(18) " "Verilog HDL Always Construct warning at device_manager.v(18): inferring latch(es) for variable \"statusReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636185 "|topModuleDevice|device_manager:monitor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data device_manager.v(18) " "Verilog HDL Always Construct warning at device_manager.v(18): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636185 "|topModuleDevice|device_manager:monitor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memOutOut device_manager.v(18) " "Verilog HDL Always Construct warning at device_manager.v(18): inferring latch(es) for variable \"memOutOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636185 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[0\] device_manager.v(28) " "Inferred latch for \"memOutOut\[0\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636185 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[1\] device_manager.v(28) " "Inferred latch for \"memOutOut\[1\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636185 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[2\] device_manager.v(28) " "Inferred latch for \"memOutOut\[2\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636185 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[3\] device_manager.v(28) " "Inferred latch for \"memOutOut\[3\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636185 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[4\] device_manager.v(28) " "Inferred latch for \"memOutOut\[4\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636185 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[5\] device_manager.v(28) " "Inferred latch for \"memOutOut\[5\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636185 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[6\] device_manager.v(28) " "Inferred latch for \"memOutOut\[6\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636185 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[7\] device_manager.v(28) " "Inferred latch for \"memOutOut\[7\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636186 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[8\] device_manager.v(28) " "Inferred latch for \"memOutOut\[8\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636186 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[9\] device_manager.v(28) " "Inferred latch for \"memOutOut\[9\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636186 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[10\] device_manager.v(28) " "Inferred latch for \"memOutOut\[10\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636186 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[11\] device_manager.v(28) " "Inferred latch for \"memOutOut\[11\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636186 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[12\] device_manager.v(28) " "Inferred latch for \"memOutOut\[12\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636186 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[13\] device_manager.v(28) " "Inferred latch for \"memOutOut\[13\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636186 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[14\] device_manager.v(28) " "Inferred latch for \"memOutOut\[14\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636186 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[15\] device_manager.v(28) " "Inferred latch for \"memOutOut\[15\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636188 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[16\] device_manager.v(28) " "Inferred latch for \"memOutOut\[16\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636188 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[17\] device_manager.v(28) " "Inferred latch for \"memOutOut\[17\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636188 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[18\] device_manager.v(28) " "Inferred latch for \"memOutOut\[18\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636188 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[19\] device_manager.v(28) " "Inferred latch for \"memOutOut\[19\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636188 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[20\] device_manager.v(28) " "Inferred latch for \"memOutOut\[20\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636188 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[21\] device_manager.v(28) " "Inferred latch for \"memOutOut\[21\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636190 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[22\] device_manager.v(28) " "Inferred latch for \"memOutOut\[22\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636190 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[23\] device_manager.v(28) " "Inferred latch for \"memOutOut\[23\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636190 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[24\] device_manager.v(28) " "Inferred latch for \"memOutOut\[24\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636190 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[25\] device_manager.v(28) " "Inferred latch for \"memOutOut\[25\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636190 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[26\] device_manager.v(28) " "Inferred latch for \"memOutOut\[26\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636190 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[27\] device_manager.v(28) " "Inferred latch for \"memOutOut\[27\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636190 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[28\] device_manager.v(28) " "Inferred latch for \"memOutOut\[28\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636190 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[29\] device_manager.v(28) " "Inferred latch for \"memOutOut\[29\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636190 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[30\] device_manager.v(28) " "Inferred latch for \"memOutOut\[30\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636190 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memOutOut\[31\] device_manager.v(28) " "Inferred latch for \"memOutOut\[31\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636191 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusReg device_manager.v(28) " "Inferred latch for \"statusReg\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636191 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] device_manager.v(28) " "Inferred latch for \"data\[0\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636191 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] device_manager.v(28) " "Inferred latch for \"data\[1\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636191 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] device_manager.v(28) " "Inferred latch for \"data\[2\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636191 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] device_manager.v(28) " "Inferred latch for \"data\[3\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636191 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] device_manager.v(28) " "Inferred latch for \"data\[4\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636191 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] device_manager.v(28) " "Inferred latch for \"data\[5\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636191 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] device_manager.v(28) " "Inferred latch for \"data\[6\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636191 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] device_manager.v(28) " "Inferred latch for \"data\[7\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636191 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] device_manager.v(28) " "Inferred latch for \"data\[8\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636192 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] device_manager.v(28) " "Inferred latch for \"data\[9\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636192 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] device_manager.v(28) " "Inferred latch for \"data\[10\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636192 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] device_manager.v(28) " "Inferred latch for \"data\[11\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636192 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] device_manager.v(28) " "Inferred latch for \"data\[12\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636192 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] device_manager.v(28) " "Inferred latch for \"data\[13\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636192 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] device_manager.v(28) " "Inferred latch for \"data\[14\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636192 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] device_manager.v(28) " "Inferred latch for \"data\[15\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636192 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] device_manager.v(28) " "Inferred latch for \"data\[16\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636192 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] device_manager.v(28) " "Inferred latch for \"data\[17\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636192 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] device_manager.v(28) " "Inferred latch for \"data\[18\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636192 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] device_manager.v(28) " "Inferred latch for \"data\[19\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636193 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] device_manager.v(28) " "Inferred latch for \"data\[20\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636193 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] device_manager.v(28) " "Inferred latch for \"data\[21\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636193 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] device_manager.v(28) " "Inferred latch for \"data\[22\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636193 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] device_manager.v(28) " "Inferred latch for \"data\[23\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636193 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] device_manager.v(28) " "Inferred latch for \"data\[24\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636193 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] device_manager.v(28) " "Inferred latch for \"data\[25\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636193 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] device_manager.v(28) " "Inferred latch for \"data\[26\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636193 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] device_manager.v(28) " "Inferred latch for \"data\[27\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636193 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] device_manager.v(28) " "Inferred latch for \"data\[28\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636193 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] device_manager.v(28) " "Inferred latch for \"data\[29\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636193 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] device_manager.v(28) " "Inferred latch for \"data\[30\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636193 "|topModuleDevice|device_manager:monitor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] device_manager.v(28) " "Inferred latch for \"data\[31\]\" at device_manager.v(28)" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636194 "|topModuleDevice|device_manager:monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_transmitter full_transmitter:Transmitter " "Elaborating entity \"full_transmitter\" for hierarchy \"full_transmitter:Transmitter\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "Transmitter" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:mem\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "mem" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636199 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData data_memory.v(63) " "Verilog HDL Always Construct warning at data_memory.v(63): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636202 "|topModuleDevice|data_memory:mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData2 data_memory.v(88) " "Verilog HDL Always Construct warning at data_memory.v(88): inferring latch(es) for variable \"readData2\", which holds its previous value in one or more paths through the always construct" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1477270636204 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[0\] data_memory.v(88) " "Inferred latch for \"readData2\[0\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636206 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[1\] data_memory.v(88) " "Inferred latch for \"readData2\[1\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636207 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[2\] data_memory.v(88) " "Inferred latch for \"readData2\[2\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636207 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[3\] data_memory.v(88) " "Inferred latch for \"readData2\[3\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636207 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[4\] data_memory.v(88) " "Inferred latch for \"readData2\[4\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636207 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[5\] data_memory.v(88) " "Inferred latch for \"readData2\[5\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636207 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[6\] data_memory.v(88) " "Inferred latch for \"readData2\[6\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636207 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[7\] data_memory.v(88) " "Inferred latch for \"readData2\[7\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636208 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[8\] data_memory.v(88) " "Inferred latch for \"readData2\[8\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636208 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[9\] data_memory.v(88) " "Inferred latch for \"readData2\[9\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636208 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[10\] data_memory.v(88) " "Inferred latch for \"readData2\[10\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636208 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[11\] data_memory.v(88) " "Inferred latch for \"readData2\[11\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636208 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[12\] data_memory.v(88) " "Inferred latch for \"readData2\[12\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636208 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[13\] data_memory.v(88) " "Inferred latch for \"readData2\[13\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636208 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[14\] data_memory.v(88) " "Inferred latch for \"readData2\[14\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636208 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[15\] data_memory.v(88) " "Inferred latch for \"readData2\[15\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636208 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[16\] data_memory.v(88) " "Inferred latch for \"readData2\[16\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636208 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[17\] data_memory.v(88) " "Inferred latch for \"readData2\[17\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636208 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[18\] data_memory.v(88) " "Inferred latch for \"readData2\[18\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636209 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[19\] data_memory.v(88) " "Inferred latch for \"readData2\[19\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636209 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[20\] data_memory.v(88) " "Inferred latch for \"readData2\[20\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636209 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[21\] data_memory.v(88) " "Inferred latch for \"readData2\[21\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636209 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[22\] data_memory.v(88) " "Inferred latch for \"readData2\[22\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636209 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[23\] data_memory.v(88) " "Inferred latch for \"readData2\[23\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636209 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[24\] data_memory.v(88) " "Inferred latch for \"readData2\[24\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636210 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[25\] data_memory.v(88) " "Inferred latch for \"readData2\[25\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636210 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[26\] data_memory.v(88) " "Inferred latch for \"readData2\[26\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636210 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[27\] data_memory.v(88) " "Inferred latch for \"readData2\[27\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636210 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[28\] data_memory.v(88) " "Inferred latch for \"readData2\[28\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636210 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[29\] data_memory.v(88) " "Inferred latch for \"readData2\[29\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636210 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[30\] data_memory.v(88) " "Inferred latch for \"readData2\[30\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636210 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData2\[31\] data_memory.v(88) " "Inferred latch for \"readData2\[31\]\" at data_memory.v(88)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636211 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] data_memory.v(63) " "Inferred latch for \"readData\[0\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636211 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] data_memory.v(63) " "Inferred latch for \"readData\[1\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636211 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] data_memory.v(63) " "Inferred latch for \"readData\[2\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636211 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] data_memory.v(63) " "Inferred latch for \"readData\[3\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636211 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] data_memory.v(63) " "Inferred latch for \"readData\[4\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636211 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] data_memory.v(63) " "Inferred latch for \"readData\[5\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636211 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] data_memory.v(63) " "Inferred latch for \"readData\[6\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636211 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] data_memory.v(63) " "Inferred latch for \"readData\[7\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636212 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] data_memory.v(63) " "Inferred latch for \"readData\[8\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636212 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] data_memory.v(63) " "Inferred latch for \"readData\[9\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636212 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] data_memory.v(63) " "Inferred latch for \"readData\[10\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636212 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] data_memory.v(63) " "Inferred latch for \"readData\[11\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636212 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] data_memory.v(63) " "Inferred latch for \"readData\[12\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636212 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] data_memory.v(63) " "Inferred latch for \"readData\[13\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636212 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] data_memory.v(63) " "Inferred latch for \"readData\[14\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636213 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] data_memory.v(63) " "Inferred latch for \"readData\[15\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636213 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] data_memory.v(63) " "Inferred latch for \"readData\[16\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636213 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] data_memory.v(63) " "Inferred latch for \"readData\[17\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636213 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] data_memory.v(63) " "Inferred latch for \"readData\[18\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636213 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] data_memory.v(63) " "Inferred latch for \"readData\[19\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636213 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] data_memory.v(63) " "Inferred latch for \"readData\[20\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636213 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] data_memory.v(63) " "Inferred latch for \"readData\[21\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636214 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] data_memory.v(63) " "Inferred latch for \"readData\[22\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636214 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] data_memory.v(63) " "Inferred latch for \"readData\[23\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636214 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] data_memory.v(63) " "Inferred latch for \"readData\[24\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636214 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] data_memory.v(63) " "Inferred latch for \"readData\[25\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636214 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] data_memory.v(63) " "Inferred latch for \"readData\[26\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636214 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] data_memory.v(63) " "Inferred latch for \"readData\[27\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636214 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] data_memory.v(63) " "Inferred latch for \"readData\[28\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636214 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] data_memory.v(63) " "Inferred latch for \"readData\[29\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636214 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] data_memory.v(63) " "Inferred latch for \"readData\[30\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636216 "|topModuleDevice|data_memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] data_memory.v(63) " "Inferred latch for \"readData\[31\]\" at data_memory.v(63)" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636216 "|topModuleDevice|data_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL4 data_memory:mem\|PLL4:pll " "Elaborating entity \"PLL4\" for hierarchy \"data_memory:mem\|PLL4:pll\"" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "pll" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll data_memory:mem\|PLL4:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"data_memory:mem\|PLL4:pll\|altpll:altpll_component\"" {  } { { "../ProcessorAntares/src/memory/PLL4.v" "altpll_component" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/PLL4.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:mem\|PLL4:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"data_memory:mem\|PLL4:pll\|altpll:altpll_component\"" {  } { { "../ProcessorAntares/src/memory/PLL4.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/PLL4.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:mem\|PLL4:pll\|altpll:altpll_component " "Instantiated megafunction \"data_memory:mem\|PLL4:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636258 ""}  } { { "../ProcessorAntares/src/memory/PLL4.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/PLL4.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477270636258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll1 " "Found entity 1: PLL_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270636380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll1 data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated " "Elaborating entity \"PLL_altpll1\" for hierarchy \"data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ram data_memory:mem\|memory_ram:Memory " "Elaborating entity \"memory_ram\" for hierarchy \"data_memory:mem\|memory_ram:Memory\"" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "Memory" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\"" {  } { { "../ProcessorAntares/src/memory/memory_ram.v" "altsyncram_component" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/memory_ram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\"" {  } { { "../ProcessorAntares/src/memory/memory_ram.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/memory_ram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ProcessorAntares/src/memory/teste1mif8bits.mif " "Parameter \"init_file\" = \"../ProcessorAntares/src/memory/teste1mif8bits.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270636481 ""}  } { { "../ProcessorAntares/src/memory/memory_ram.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/memory_ram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477270636481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hem2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hem2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hem2 " "Found entity 1: altsyncram_hem2" {  } { { "db/altsyncram_hem2.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/altsyncram_hem2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270636608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hem2 data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated " "Elaborating entity \"altsyncram_hem2\" for hierarchy \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270636714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_hem2.tdf" "decode2" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/altsyncram_hem2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270636816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_hem2.tdf" "rden_decode_a" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/altsyncram_hem2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270636917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270636917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|mux_bnb:mux4 " "Elaborating entity \"mux_bnb\" for hierarchy \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|mux_bnb:mux4\"" {  } { { "db/altsyncram_hem2.tdf" "mux4" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/altsyncram_hem2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270636918 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:cpu\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:cpu\|alu:ALU\|Mult0\"" {  } { { "../ProcessorAntares/src/cpu/alu.v" "Mult0" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270644541 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:cpu\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:cpu\|alu:ALU\|Mod0\"" {  } { { "../ProcessorAntares/src/cpu/alu.v" "Mod0" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270644541 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cpu:cpu\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cpu:cpu\|alu:ALU\|Div0\"" {  } { { "../ProcessorAntares/src/cpu/alu.v" "Div0" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270644541 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1477270644541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|alu:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:cpu\|alu:ALU\|lpm_mult:Mult0\"" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270644679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|alu:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:cpu\|alu:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644679 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477270644679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270644792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270644792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|alu:ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"cpu:cpu\|alu:ALU\|lpm_divide:Mod0\"" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270644902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|alu:ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"cpu:cpu\|alu:ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270644902 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477270644902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270645009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270645009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270645034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270645034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270645222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270645222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270645389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270645389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270645495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270645495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270645536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270645536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|alu:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"cpu:cpu\|alu:ALU\|lpm_divide:Div0\"" {  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270645599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|alu:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"cpu:cpu\|alu:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270645599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270645599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270645599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270645599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270645599 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477270645599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477270645694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270645694 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|alu:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"cpu:cpu\|alu:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 47 -1 0 } } { "../ProcessorAntares/src/cpu/cpu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 157 0 0 } } { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270646357 "|topModuleDevice|cpu:cpu|alu:ALU|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|alu:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"cpu:cpu\|alu:ALU\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 47 -1 0 } } { "../ProcessorAntares/src/cpu/cpu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/cpu.v" 157 0 0 } } { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270646357 "|topModuleDevice|cpu:cpu|alu:ALU|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1477270646357 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1477270646357 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1477270648085 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "208 " "Ignored 208 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1477270648303 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1477270648303 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1477270648303 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:cpu\|control_unit:ControlUnit\|memToReg cpu:cpu\|control_unit:ControlUnit\|memRead " "Duplicate LATCH primitive \"cpu:cpu\|control_unit:ControlUnit\|memToReg\" merged with LATCH primitive \"cpu:cpu\|control_unit:ControlUnit\|memRead\"" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1477270648364 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1477270648364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|statusReg " "Latch device_manager:monitor\|statusReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE full_transmitter:Transmitter\|buffer\[0\] " "Ports ENA and PRE on the latch are fed by the same signal full_transmitter:Transmitter\|buffer\[0\]" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648386 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[0\] " "Latch cpu:cpu\|alu:ALU\|Out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648387 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[1\] " "Latch cpu:cpu\|alu:ALU\|Out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648387 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[2\] " "Latch cpu:cpu\|alu:ALU\|Out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648387 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[3\] " "Latch cpu:cpu\|alu:ALU\|Out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648387 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[4\] " "Latch cpu:cpu\|alu:ALU\|Out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648388 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[5\] " "Latch cpu:cpu\|alu:ALU\|Out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648388 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[6\] " "Latch cpu:cpu\|alu:ALU\|Out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648388 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[7\] " "Latch cpu:cpu\|alu:ALU\|Out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648388 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[8\] " "Latch cpu:cpu\|alu:ALU\|Out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648388 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[9\] " "Latch cpu:cpu\|alu:ALU\|Out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648389 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[10\] " "Latch cpu:cpu\|alu:ALU\|Out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648389 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[11\] " "Latch cpu:cpu\|alu:ALU\|Out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648389 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[12\] " "Latch cpu:cpu\|alu:ALU\|Out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648389 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[13\] " "Latch cpu:cpu\|alu:ALU\|Out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648390 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[14\] " "Latch cpu:cpu\|alu:ALU\|Out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648390 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[15\] " "Latch cpu:cpu\|alu:ALU\|Out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648390 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[16\] " "Latch cpu:cpu\|alu:ALU\|Out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648390 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[17\] " "Latch cpu:cpu\|alu:ALU\|Out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648391 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[18\] " "Latch cpu:cpu\|alu:ALU\|Out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648391 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[19\] " "Latch cpu:cpu\|alu:ALU\|Out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648391 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[20\] " "Latch cpu:cpu\|alu:ALU\|Out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648391 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[21\] " "Latch cpu:cpu\|alu:ALU\|Out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648391 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[22\] " "Latch cpu:cpu\|alu:ALU\|Out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648392 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[23\] " "Latch cpu:cpu\|alu:ALU\|Out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648392 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[24\] " "Latch cpu:cpu\|alu:ALU\|Out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648392 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[25\] " "Latch cpu:cpu\|alu:ALU\|Out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648392 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[26\] " "Latch cpu:cpu\|alu:ALU\|Out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648393 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[27\] " "Latch cpu:cpu\|alu:ALU\|Out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648393 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[28\] " "Latch cpu:cpu\|alu:ALU\|Out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648393 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[29\] " "Latch cpu:cpu\|alu:ALU\|Out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648393 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[30\] " "Latch cpu:cpu\|alu:ALU\|Out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648393 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu:ALU\|Out\[31\] " "Latch cpu:cpu\|alu:ALU\|Out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|id_ex:IDEX\|aluOpRegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/id_ex.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648394 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_dec:DecodeALU\|ALUop\[4\] " "Latch cpu:cpu\|alu_dec:DecodeALU\|ALUop\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648396 ""}  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|control_unit:ControlUnit\|memRead " "Latch cpu:cpu\|control_unit:ControlUnit\|memRead has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[29\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[29\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648396 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[0\] " "Latch device_manager:monitor\|memOutOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA device_manager:monitor\|statusReg " "Ports D and ENA on the latch are fed by the same signal device_manager:monitor\|statusReg" {  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648396 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|control_unit:ControlUnit\|aluSrc " "Latch cpu:cpu\|control_unit:ControlUnit\|aluSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[26\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648396 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[1\] " "Latch device_manager:monitor\|memOutOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648397 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[2\] " "Latch device_manager:monitor\|memOutOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648397 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[3\] " "Latch device_manager:monitor\|memOutOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648397 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[4\] " "Latch device_manager:monitor\|memOutOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648397 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_dec:DecodeALU\|ALUop\[1\] " "Latch cpu:cpu\|alu_dec:DecodeALU\|ALUop\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[27\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648398 ""}  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[5\] " "Latch device_manager:monitor\|memOutOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648398 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[6\] " "Latch device_manager:monitor\|memOutOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648398 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[7\] " "Latch device_manager:monitor\|memOutOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648398 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[8\] " "Latch device_manager:monitor\|memOutOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648399 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[9\] " "Latch device_manager:monitor\|memOutOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648399 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[10\] " "Latch device_manager:monitor\|memOutOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648399 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[11\] " "Latch device_manager:monitor\|memOutOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648400 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[12\] " "Latch device_manager:monitor\|memOutOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648400 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[13\] " "Latch device_manager:monitor\|memOutOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648400 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[14\] " "Latch device_manager:monitor\|memOutOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648400 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[15\] " "Latch device_manager:monitor\|memOutOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648400 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[16\] " "Latch device_manager:monitor\|memOutOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648401 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[17\] " "Latch device_manager:monitor\|memOutOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648401 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[18\] " "Latch device_manager:monitor\|memOutOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648401 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[19\] " "Latch device_manager:monitor\|memOutOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648401 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[20\] " "Latch device_manager:monitor\|memOutOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648402 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[21\] " "Latch device_manager:monitor\|memOutOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648402 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[22\] " "Latch device_manager:monitor\|memOutOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648402 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[23\] " "Latch device_manager:monitor\|memOutOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648403 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[24\] " "Latch device_manager:monitor\|memOutOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648403 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[25\] " "Latch device_manager:monitor\|memOutOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648403 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[26\] " "Latch device_manager:monitor\|memOutOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648403 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[27\] " "Latch device_manager:monitor\|memOutOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648403 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[28\] " "Latch device_manager:monitor\|memOutOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648404 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[29\] " "Latch device_manager:monitor\|memOutOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648404 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[30\] " "Latch device_manager:monitor\|memOutOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648404 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_manager:monitor\|memOutOut\[31\] " "Latch device_manager:monitor\|memOutOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648404 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_dec:DecodeALU\|ALUop\[0\] " "Latch cpu:cpu\|alu_dec:DecodeALU\|ALUop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[3\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648412 ""}  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_dec:DecodeALU\|ALUop\[3\] " "Latch cpu:cpu\|alu_dec:DecodeALU\|ALUop\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[31\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[31\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648413 ""}  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|alu_dec:DecodeALU\|ALUop\[2\] " "Latch cpu:cpu\|alu_dec:DecodeALU\|ALUop\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[3\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648413 ""}  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|hazard:HazardUnit\|ifIdFlush " "Latch cpu:cpu\|hazard:HazardUnit\|ifIdFlush has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[27\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648413 ""}  } { { "../ProcessorAntares/src/cpu/hazard.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/hazard.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|control_unit:ControlUnit\|regWrite " "Latch cpu:cpu\|control_unit:ControlUnit\|regWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[29\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[29\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648414 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|control_unit:ControlUnit\|regDst " "Latch cpu:cpu\|control_unit:ControlUnit\|regDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[27\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[27\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648414 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " "Latch cpu:cpu\|control_unit:ControlUnit\|branch\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[26\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648416 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|control_unit:ControlUnit\|branch\[1\] " "Latch cpu:cpu\|control_unit:ControlUnit\|branch\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|if_id:IFID\|instructionRegister\[26\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/if_id.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/if_id.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477270648416 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477270648416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1477270657122 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1477270669933 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/output_files/topModuleDevice.map.smsg " "Generated suppressed messages file D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/output_files/topModuleDevice.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270670777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477270672056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477270672056 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270673765 "|topModuleDevice|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270673765 "|topModuleDevice|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270673765 "|topModuleDevice|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270673765 "|topModuleDevice|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270673765 "|topModuleDevice|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270673765 "|topModuleDevice|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270673765 "|topModuleDevice|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270673765 "|topModuleDevice|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270673765 "|topModuleDevice|KEY[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[9\] " "No output dependent on input pin \"KEY\[9\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270673765 "|topModuleDevice|KEY[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[10\] " "No output dependent on input pin \"KEY\[10\]\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477270673765 "|topModuleDevice|KEY[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1477270673765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7077 " "Implemented 7077 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477270673767 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477270673767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6991 " "Implemented 6991 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1477270673767 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1477270673767 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1477270673767 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1477270673767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477270673767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 194 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 194 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "876 " "Peak virtual memory: 876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477270673883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 22:57:53 2016 " "Processing ended: Sun Oct 23 22:57:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477270673883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477270673883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477270673883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477270673883 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ProcessorAntares/src/memory/memory.qip " "Tcl Script File ../ProcessorAntares/src/memory/memory.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ProcessorAntares/src/memory/memory.qip " "set_global_assignment -name QIP_FILE ../ProcessorAntares/src/memory/memory.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1477270678852 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1477270678852 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1477270678883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477270678883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 23 22:57:57 2016 " "Processing started: Sun Oct 23 22:57:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477270678883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1477270678883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off QuartusProject -c topModuleDevice " "Command: quartus_fit --read_settings_files=off --write_settings_files=off QuartusProject -c topModuleDevice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1477270678883 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1477270680560 ""}
{ "Info" "0" "" "Project  = QuartusProject" {  } {  } 0 0 "Project  = QuartusProject" 0 0 "Fitter" 0 0 1477270680582 ""}
{ "Info" "0" "" "Revision = topModuleDevice" {  } {  } 0 0 "Revision = topModuleDevice" 0 0 "Fitter" 0 0 1477270680582 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1477270680960 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "topModuleDevice EP4CE30F29C7 " "Selected device EP4CE30F29C7 for design \"topModuleDevice\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1477270681080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477270681387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477270681387 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3 15625 0 0 " "Implementing clock multiplication of 3, clock division of 15625, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 2148 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1477270681742 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 2148 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1477270681742 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 238 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1477270681743 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 238 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1477270681743 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|ram_block1a49 " "Atom \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1477270681761 "|topModuleDevice|data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated|ram_block1a49"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1477270681761 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1477270682538 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1477270682609 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477270683750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477270683750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477270683750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477270683750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477270683750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477270683750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477270683750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C7 " "Device EP4CE115F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477270683750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477270683750 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1477270683750 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 14154 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477270683866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 14156 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477270683866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 14158 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477270683866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 14160 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477270683866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 14162 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477270683866 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1477270683866 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1477270683928 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1477270684992 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1477270687002 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 " "The parameters of the PLL data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 and the PLL PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1477270687209 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 8 " "The value of the parameter \"M\" for the PLL atom data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1477270687209 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1477270687209 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1477270687209 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 12304 " "The value of the parameter \"Min Lock Period\" for the PLL atom data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 is 12304" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1477270687209 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1477270687209 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1477270687209 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 26664 " "The value of the parameter \"Max Lock Period\" for the PLL atom data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 is 26664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1477270687209 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1477270687209 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 238 14046 14942 0 0 ""} { 0 { 0 ""} 0 2148 14046 14942 0 0 ""}  }  } } { "db/pll_altpll.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1477270687209 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 0 Pin_J1 " "PLL \"data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_J1\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 41 0 0 } } { "db/pll_altpll1.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 238 14046 14942 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1477270687382 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "237 " "TimeQuest Timing Analyzer is analyzing 237 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1477270689441 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "topModuleDevice.sdc " "Synopsys Design Constraints File file not found: 'topModuleDevice.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1477270689461 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1477270689463 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1477270689527 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|BranchCompare\|Selector0~0  from: datac  to: combout " "Cell: cpu\|BranchCompare\|Selector0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1477270689649 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1477270689649 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1477270689750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1477270689759 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1477270689782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50MHz~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock_50MHz~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[1\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[1\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 602 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[2\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[2\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 603 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[3\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[3\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 604 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[4\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 605 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[5\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[5\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 606 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[6\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[6\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 607 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[7\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[7\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 608 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[8\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[8\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 609 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[9\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[9\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 610 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[10\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[10\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 611 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1477270691064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477270691064 ""}  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 14147 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691066 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 238 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691066 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 2148 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu\|alu:ALU\|Mux64~1  " "Automatically promoted node cpu:cpu\|alu:ALU\|Mux64~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691066 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 5123 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "device_manager:monitor\|start  " "Automatically promoted node device_manager:monitor\|start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer\[0\] " "Destination node full_transmitter:Transmitter\|buffer\[0\]" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 376 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~0 " "Destination node full_transmitter:Transmitter\|buffer~0" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4848 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~1 " "Destination node full_transmitter:Transmitter\|buffer~1" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4849 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~2 " "Destination node full_transmitter:Transmitter\|buffer~2" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4850 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~3 " "Destination node full_transmitter:Transmitter\|buffer~3" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4851 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~4 " "Destination node full_transmitter:Transmitter\|buffer~4" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4852 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~5 " "Destination node full_transmitter:Transmitter\|buffer~5" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4853 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~6 " "Destination node full_transmitter:Transmitter\|buffer~6" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4854 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~7 " "Destination node full_transmitter:Transmitter\|buffer~7" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4855 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~8 " "Destination node full_transmitter:Transmitter\|buffer~8" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4856 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1477270691066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477270691066 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 486 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|readData2\[15\]~3  " "Automatically promoted node data_memory:mem\|readData2\[15\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691069 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11472 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|readData2\[23\]~2  " "Automatically promoted node data_memory:mem\|readData2\[23\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691069 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11456 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|readData2\[31\]~1  " "Automatically promoted node data_memory:mem\|readData2\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691069 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11445 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|readData2\[7\]~0  " "Automatically promoted node data_memory:mem\|readData2\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691070 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11428 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|state1.00  " "Automatically promoted node data_memory:mem\|state1.00 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691070 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|readData2\[7\]~0 " "Destination node data_memory:mem\|readData2\[7\]~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11428 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691070 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector15~0 " "Destination node data_memory:mem\|Selector15~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11641 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691070 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector14~0 " "Destination node data_memory:mem\|Selector14~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11642 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691070 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector30~1 " "Destination node data_memory:mem\|Selector30~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11671 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691070 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|state1.01~0 " "Destination node data_memory:mem\|state1.01~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11955 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691070 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477270691070 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 372 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|state1.01  " "Automatically promoted node data_memory:mem\|state1.01 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|state1.10 " "Destination node data_memory:mem\|state1.10" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 370 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|readData2\[31\]~1 " "Destination node data_memory:mem\|readData2\[31\]~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11445 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector8~1 " "Destination node data_memory:mem\|Selector8~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11532 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector31~0 " "Destination node data_memory:mem\|Selector31~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11668 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector30~0 " "Destination node data_memory:mem\|Selector30~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11670 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691071 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477270691071 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 371 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691071 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|state1.10  " "Automatically promoted node data_memory:mem\|state1.10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|state1.11 " "Destination node data_memory:mem\|state1.11" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 369 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|readData2\[23\]~2 " "Destination node data_memory:mem\|readData2\[23\]~2" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11456 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector8~0 " "Destination node data_memory:mem\|Selector8~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11503 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector8~1 " "Destination node data_memory:mem\|Selector8~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11532 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector15~0 " "Destination node data_memory:mem\|Selector15~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11641 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector14~1 " "Destination node data_memory:mem\|Selector14~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11643 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector30~0 " "Destination node data_memory:mem\|Selector30~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11670 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691071 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477270691071 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 370 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691071 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|state1.11  " "Automatically promoted node data_memory:mem\|state1.11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|readData2\[15\]~3 " "Destination node data_memory:mem\|readData2\[15\]~3" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11472 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector8~0 " "Destination node data_memory:mem\|Selector8~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11503 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector8~1 " "Destination node data_memory:mem\|Selector8~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11532 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector14~1 " "Destination node data_memory:mem\|Selector14~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11643 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector31~0 " "Destination node data_memory:mem\|Selector31~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11668 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector31~1 " "Destination node data_memory:mem\|Selector31~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11669 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|state1.00~0 " "Destination node data_memory:mem\|state1.00~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11956 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691072 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477270691072 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 369 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691072 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu\|alu_dec:DecodeALU\|Selector3~3  " "Automatically promoted node cpu:cpu\|alu_dec:DecodeALU\|Selector3~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691073 ""}  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11071 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu\|control_unit:ControlUnit\|WideOr10~1  " "Automatically promoted node cpu:cpu\|control_unit:ControlUnit\|WideOr10~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477270691073 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|control_unit:ControlUnit\|branch\[1\] " "Destination node cpu:cpu\|control_unit:ControlUnit\|branch\[1\]" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 2070 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477270691073 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477270691073 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11075 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477270691073 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1477270693083 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477270693097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477270693099 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477270693117 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477270693141 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1477270693169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1477270693174 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1477270693189 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1477270693189 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 12 1 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 12 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1477270693249 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1477270693249 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1477270693249 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 54 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477270693254 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 73 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477270693254 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 65 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477270693254 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477270693254 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477270693254 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477270693254 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477270693254 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 66 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477270693254 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1477270693254 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1477270693254 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477270694458 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1477270694677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1477270699508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477270708723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1477270709026 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1477270840341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:12 " "Fitter placement operations ending: elapsed time is 00:02:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477270840341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1477270843318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 2.6% " "2e+03 ns of routing delay (approximately 2.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1477270878807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X22_Y22 X33_Y32 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32" {  } { { "loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} { { 12 { 0 ""} 22 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1477270890622 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1477270890622 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1477271039972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1477271183102 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1477271183102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:37 " "Fitter routing operations ending: elapsed time is 00:05:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477271183108 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 49.30 " "Total time spent on timing analysis during the Fitter is 49.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1477271183821 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477271183996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477271188008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477271188016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477271192171 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477271195007 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/output_files/topModuleDevice.fit.smsg " "Generated suppressed messages file D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/output_files/topModuleDevice.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1477271198379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477271201974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 23:06:41 2016 " "Processing ended: Sun Oct 23 23:06:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477271201974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:44 " "Elapsed time: 00:08:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477271201974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:27 " "Total CPU time (on all processors): 00:07:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477271201974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1477271201974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1477271207730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477271207739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 23 23:06:47 2016 " "Processing started: Sun Oct 23 23:06:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477271207739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1477271207739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off QuartusProject -c topModuleDevice " "Command: quartus_asm --read_settings_files=off --write_settings_files=off QuartusProject -c topModuleDevice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1477271207740 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ProcessorAntares/src/memory/memory.qip " "Tcl Script File ../ProcessorAntares/src/memory/memory.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ProcessorAntares/src/memory/memory.qip " "set_global_assignment -name QIP_FILE ../ProcessorAntares/src/memory/memory.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1477271208084 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1477271208084 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1477271212206 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1477271212384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "768 " "Peak virtual memory: 768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477271213175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 23:06:53 2016 " "Processing ended: Sun Oct 23 23:06:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477271213175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477271213175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477271213175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1477271213175 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1477271214605 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ProcessorAntares/src/memory/memory.qip " "Tcl Script File ../ProcessorAntares/src/memory/memory.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ProcessorAntares/src/memory/memory.qip " "set_global_assignment -name QIP_FILE ../ProcessorAntares/src/memory/memory.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1477271216761 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1477271216761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1477271216787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477271216788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 23 23:06:56 2016 " "Processing started: Sun Oct 23 23:06:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477271216788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271216788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta QuartusProject -c topModuleDevice " "Command: quartus_sta QuartusProject -c topModuleDevice" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271216789 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1477271217271 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271217810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271218051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271218052 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "237 " "TimeQuest Timing Analyzer is analyzing 237 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271219073 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "topModuleDevice.sdc " "Synopsys Design Constraints File file not found: 'topModuleDevice.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271219380 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271219381 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50MHz clock_50MHz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50MHz clock_50MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1477271219428 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15625 -multiply_by 3 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15625 -multiply_by 3 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1477271219428 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mem\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mem\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1477271219428 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271219428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271219429 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_memory:mem\|state1.10 data_memory:mem\|state1.10 " "create_clock -period 1.000 -name data_memory:mem\|state1.10 data_memory:mem\|state1.10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1477271219469 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_memory:mem\|state1.01 data_memory:mem\|state1.01 " "create_clock -period 1.000 -name data_memory:mem\|state1.01 data_memory:mem\|state1.01" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1477271219469 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "create_clock -period 1.000 -name cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1477271219469 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|if_id:IFID\|instructionRegister\[26\] cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " "create_clock -period 1.000 -name cpu:cpu\|if_id:IFID\|instructionRegister\[26\] cpu:cpu\|if_id:IFID\|instructionRegister\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1477271219469 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " "create_clock -period 1.000 -name cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1477271219469 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_memory:mem\|state1.11 data_memory:mem\|state1.11 " "create_clock -period 1.000 -name data_memory:mem\|state1.11 data_memory:mem\|state1.11" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1477271219469 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|control_unit:ControlUnit\|branch\[0\] cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " "create_clock -period 1.000 -name cpu:cpu\|control_unit:ControlUnit\|branch\[0\] cpu:cpu\|control_unit:ControlUnit\|branch\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1477271219469 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_memory:mem\|state1.00 data_memory:mem\|state1.00 " "create_clock -period 1.000 -name data_memory:mem\|state1.00 data_memory:mem\|state1.00" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1477271219469 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271219469 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|BranchCompare\|Selector0~0  from: datad  to: combout " "Cell: cpu\|BranchCompare\|Selector0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1477271219523 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271219523 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271219592 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271219605 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1477271219613 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1477271219709 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1477271223052 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271223052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -138.365 " "Worst-case setup slack is -138.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -138.365           -9236.707 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " " -138.365           -9236.707 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.645             -94.701 data_memory:mem\|state1.11  " "   -9.645             -94.701 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.613             -98.719 data_memory:mem\|state1.10  " "   -9.613             -98.719 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.597             -99.361 data_memory:mem\|state1.01  " "   -9.597             -99.361 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.855           -1960.505 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.855           -1960.505 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.630             -93.335 data_memory:mem\|state1.00  " "   -7.630             -93.335 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.799            -324.364 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -6.799            -324.364 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.462             -53.904 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -6.462             -53.904 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.940            -188.972 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.940            -188.972 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.033            -814.386 clock_50MHz  " "   -5.033            -814.386 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.684              -3.684 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "   -3.684              -3.684 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271223055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.928 " "Worst-case hold slack is -4.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.928            -106.191 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -4.928            -106.191 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.680              -4.232 data_memory:mem\|state1.01  " "   -1.680              -4.232 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.637              -2.296 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "   -1.637              -2.296 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.497              -4.036 data_memory:mem\|state1.00  " "   -1.497              -4.036 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.269              -2.517 data_memory:mem\|state1.10  " "   -1.269              -2.517 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.064              -2.219 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -1.064              -2.219 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.758              -1.284 data_memory:mem\|state1.11  " "   -0.758              -1.284 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 clock_50MHz  " "    0.084               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.342               0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.550               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.524               0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "    2.524               0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271223602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271223606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271223609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.193 " "Worst-case minimum pulse width slack is -1.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193            -458.112 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.193            -458.112 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221              -4.206 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -0.221              -4.206 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "    0.018               0.000 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 data_memory:mem\|state1.11  " "    0.371               0.000 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 data_memory:mem\|state1.00  " "    0.379               0.000 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 data_memory:mem\|state1.01  " "    0.381               0.000 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 data_memory:mem\|state1.10  " "    0.412               0.000 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "    0.449               0.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "    0.452               0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.637               0.000 clock_50MHz  " "    9.637               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "52083.054               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "52083.054               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271223617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271223617 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 134 synchronizer chains. " "Report Metastability: Found 134 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1477271227808 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271227808 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1477271227846 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271227971 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271232858 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|BranchCompare\|Selector0~0  from: datad  to: combout " "Cell: cpu\|BranchCompare\|Selector0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1477271233713 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271233713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271233723 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1477271234971 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271234971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -125.073 " "Worst-case setup slack is -125.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271234986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271234986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -125.073           -8354.316 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " " -125.073           -8354.316 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271234986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.175             -90.346 data_memory:mem\|state1.11  " "   -9.175             -90.346 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271234986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.130             -94.348 data_memory:mem\|state1.01  " "   -9.130             -94.348 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271234986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.114             -93.703 data_memory:mem\|state1.10  " "   -9.114             -93.703 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271234986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.191             -87.983 data_memory:mem\|state1.00  " "   -7.191             -87.983 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271234986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.857           -1674.525 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.857           -1674.525 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271234986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.520            -301.385 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -6.520            -301.385 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271234986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.042             -50.203 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -6.042             -50.203 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271234986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.140            -161.152 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.140            -161.152 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271234986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.547            -715.339 clock_50MHz  " "   -4.547            -715.339 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271234986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.356              -3.356 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "   -3.356              -3.356 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271234986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271234986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.390 " "Worst-case hold slack is -4.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.390             -93.889 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -4.390             -93.889 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.381              -1.624 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "   -1.381              -1.624 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.363              -3.378 data_memory:mem\|state1.01  " "   -1.363              -3.378 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.220              -3.275 data_memory:mem\|state1.00  " "   -1.220              -3.275 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987              -1.952 data_memory:mem\|state1.10  " "   -0.987              -1.952 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.851              -1.800 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -0.851              -1.800 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.501              -0.847 data_memory:mem\|state1.11  " "   -0.501              -0.847 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 clock_50MHz  " "    0.014               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.282               0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.504               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.415               0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "    2.415               0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271235858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271235876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271235890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.149 " "Worst-case minimum pulse width slack is -1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149            -441.216 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.149            -441.216 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -2.335 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -0.175              -2.335 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -0.027              -0.027 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 data_memory:mem\|state1.00  " "    0.333               0.000 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 data_memory:mem\|state1.11  " "    0.379               0.000 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "    0.400               0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 data_memory:mem\|state1.10  " "    0.418               0.000 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 data_memory:mem\|state1.01  " "    0.420               0.000 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "    0.436               0.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.611               0.000 clock_50MHz  " "    9.611               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "52083.036               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "52083.036               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271235930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271235930 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 134 synchronizer chains. " "Report Metastability: Found 134 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1477271241529 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271241529 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1477271241574 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|BranchCompare\|Selector0~0  from: datad  to: combout " "Cell: cpu\|BranchCompare\|Selector0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1477271242212 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271242212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271242222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1477271242785 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271242785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -68.221 " "Worst-case setup slack is -68.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271242805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271242805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -68.221           -4541.359 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "  -68.221           -4541.359 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271242805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.973             -46.757 data_memory:mem\|state1.11  " "   -4.973             -46.757 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271242805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.928             -49.293 data_memory:mem\|state1.01  " "   -4.928             -49.293 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271242805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.897             -48.788 data_memory:mem\|state1.10  " "   -4.897             -48.788 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271242805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.032             -47.282 data_memory:mem\|state1.00  " "   -4.032             -47.282 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271242805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.666            -157.589 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -3.666            -157.589 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271242805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.232             -23.867 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -3.232             -23.867 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271242805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.929            -644.378 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.929            -644.378 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271242805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.689             -81.847 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.689             -81.847 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271242805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.068            -320.493 clock_50MHz  " "   -2.068            -320.493 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271242805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.612              -1.612 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "   -1.612              -1.612 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271242805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271242805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.621 " "Worst-case hold slack is -2.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.621             -59.244 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -2.621             -59.244 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.116              -2.976 data_memory:mem\|state1.01  " "   -1.116              -2.976 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.048              -3.298 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "   -1.048              -3.298 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.986              -2.870 data_memory:mem\|state1.00  " "   -0.986              -2.870 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.909              -1.971 data_memory:mem\|state1.10  " "   -0.909              -1.971 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.718              -1.498 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -0.718              -1.498 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665              -1.787 data_memory:mem\|state1.11  " "   -0.665              -1.787 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.338 clock_50MHz  " "   -0.113              -0.338 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.131               0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.247               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "    1.500               0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271243460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271243487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271243507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.095 " "Worst-case minimum pulse width slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "    0.095               0.000 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "    0.175               0.000 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 data_memory:mem\|state1.11  " "    0.274               0.000 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 data_memory:mem\|state1.01  " "    0.294               0.000 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 data_memory:mem\|state1.10  " "    0.309               0.000 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 data_memory:mem\|state1.00  " "    0.328               0.000 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "    0.401               0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "    0.407               0.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.500               0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.415               0.000 clock_50MHz  " "    9.415               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "52083.115               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "52083.115               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1477271243536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271243536 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 134 synchronizer chains. " "Report Metastability: Found 134 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1477271248234 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271248234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271249211 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271249221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "922 " "Peak virtual memory: 922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477271249672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 23:07:29 2016 " "Processing ended: Sun Oct 23 23:07:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477271249672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477271249672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477271249672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271249672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477271252386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477271252394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 23 23:07:32 2016 " "Processing started: Sun Oct 23 23:07:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477271252394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1477271252394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off QuartusProject -c topModuleDevice " "Command: quartus_eda --read_settings_files=off --write_settings_files=off QuartusProject -c topModuleDevice" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1477271252394 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ProcessorAntares/src/memory/memory.qip " "Tcl Script File ../ProcessorAntares/src/memory/memory.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ProcessorAntares/src/memory/memory.qip " "set_global_assignment -name QIP_FILE ../ProcessorAntares/src/memory/memory.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1477271252751 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1477271252751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topModuleDevice_7_1200mv_85c_slow.vo D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/ simulation " "Generated file topModuleDevice_7_1200mv_85c_slow.vo in folder \"D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477271256859 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topModuleDevice_7_1200mv_0c_slow.vo D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/ simulation " "Generated file topModuleDevice_7_1200mv_0c_slow.vo in folder \"D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477271258972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topModuleDevice_min_1200mv_0c_fast.vo D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/ simulation " "Generated file topModuleDevice_min_1200mv_0c_fast.vo in folder \"D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477271260932 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topModuleDevice.vo D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/ simulation " "Generated file topModuleDevice.vo in folder \"D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477271262928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topModuleDevice_7_1200mv_85c_v_slow.sdo D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/ simulation " "Generated file topModuleDevice_7_1200mv_85c_v_slow.sdo in folder \"D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477271264403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topModuleDevice_7_1200mv_0c_v_slow.sdo D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/ simulation " "Generated file topModuleDevice_7_1200mv_0c_v_slow.sdo in folder \"D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477271265696 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topModuleDevice_min_1200mv_0c_v_fast.sdo D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/ simulation " "Generated file topModuleDevice_min_1200mv_0c_v_fast.sdo in folder \"D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477271267016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "topModuleDevice_v.sdo D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/ simulation " "Generated file topModuleDevice_v.sdo in folder \"D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477271268302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477271268564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 23:07:48 2016 " "Processing ended: Sun Oct 23 23:07:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477271268564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477271268564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477271268564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1477271268564 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 213 s " "Quartus Prime Full Compilation was successful. 0 errors, 213 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1477271269507 ""}
