






create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list gfe_subsystem/ddr4_0/inst/u_ddr4_infrastructure/addn_ui_clkout1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 42 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[0]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[1]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[2]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[3]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[4]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[5]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[6]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[7]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[8]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[9]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[10]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[11]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[12]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[13]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[14]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[15]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[16]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[17]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[18]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[19]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[20]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[21]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[22]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[23]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[24]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[25]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[26]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[27]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[28]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[29]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[30]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[31]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[32]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[33]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[34]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[35]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[36]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[37]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[38]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[39]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[40]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/fetchStage$redirect_pc[41]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[5]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[6]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[7]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[8]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[9]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[10]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[11]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[12]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[13]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[14]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[15]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[16]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[17]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[18]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[19]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[20]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[21]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[22]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[23]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[24]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[25]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[26]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[27]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[28]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[29]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[30]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[31]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[32]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[33]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[34]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[35]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[36]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[37]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[38]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[39]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[40]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[41]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[42]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[43]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[44]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[45]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[46]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[47]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[48]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[49]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[50]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[51]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[52]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[53]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[54]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[55]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[56]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[57]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[58]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[59]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[60]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[61]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[62]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[63]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[64]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[65]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[66]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[67]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/iTlb$to_proc_response_get[68]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 63 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[1]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[2]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[3]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[4]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[5]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[6]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[7]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[8]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[9]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[10]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[11]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[12]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[13]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[14]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[15]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[16]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[17]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[18]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[19]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[20]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[21]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[22]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[23]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[24]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[25]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[26]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[27]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[28]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[29]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[30]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[31]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[32]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[33]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[34]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[35]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[36]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[37]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[38]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[39]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[40]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[41]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[42]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[43]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[44]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[45]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[46]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[47]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[48]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[49]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[50]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[51]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[52]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[53]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[54]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[55]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[56]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[57]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[58]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[59]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[60]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[61]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[62]} {ssith_processor_0/inst/corew/proc/core_1/fetchStage/nextPc__h251296[63]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
