// Seed: 35217317
module module_0 (
    id_1,
    module_0,
    id_2
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_4(
      .id_0(1), .id_1(1 - id_3), .id_2(id_1)
  );
  initial begin
    if (~id_1) $display;
  end
  id_5(
      .id_0(1), .id_1(1), .id_2(id_2)
  );
  tri1 id_6 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1 id_6,
    output tri0 id_2,
    output tri0 id_3,
    input tri1 id_4
);
  wire id_7;
  wire id_8;
  module_0(
      id_8, id_7, id_7
  );
endmodule
