Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date              : Thu May 11 14:47:09 2017
| Host              : lx19 running 64-bit SUSE Linux Enterprise Desktop 11 (x86_64)
| Command           : report_clock_utilization -file Audio_wrapper_clock_utilization_routed.rpt
| Design            : Audio_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X0Y0
8. Cell Type Counts per Global Clock: Region X1Y0
9. Cell Type Counts per Global Clock: Region X0Y1
10. Cell Type Counts per Global Clock: Region X1Y1
11. Cell Type Counts per Global Clock: Region X0Y2
12. Cell Type Counts per Global Clock: Region X1Y2
13. Load Cell Placement Summary for Global Clock g0
14. Load Cell Placement Summary for Global Clock g1
15. Load Cell Placement Summary for Global Clock g2
16. Load Cell Placement Summary for Global Clock g3
17. Load Cell Placement Summary for Global Clock g4
18. Load Cell Placement Summary for Global Clock g5
19. Load Cell Placement Summary for Global Clock g6
20. Load Cell Placement Summary for Global Clock g7
21. Load Cell Placement Summary for Global Clock g8
22. Load Cell Placement Summary for Global Clock g9
23. Load Cell Placement Summary for Global Clock g10
24. Load Cell Placement Summary for Global Clock g11
25. Load Cell Placement Summary for Global Clock g12
26. Load Cell Placement Summary for Global Clock g13

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |   14 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        16 |   0 |            0 |      0 |
| BUFMR    |    0 |         8 |   0 |            0 |      0 |
| BUFR     |    0 |        16 |   0 |            0 |      0 |
| MMCM     |    1 |         4 |   0 |            0 |      0 |
| PLL      |    0 |         4 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock             | Driver Pin                                                            | Net                                                                                        |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |             6 |           1 |           12544 |       10.000 | clk_fpga_0        | Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O | Audio_i/processing_system7_0/inst/FCLK_CLK0                                                |
| g1    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y4  | n/a          | n/a  | n/a               |             2 |           0 |              32 |          n/a | n/a               | Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__2/O                          | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready |
| g2    | src2  | BUFG/O          | None       | BUFGCTRL_X0Y3  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__1/O                          | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready |
| g3    | src3  | BUFG/O          | None       | BUFGCTRL_X0Y6  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__4/O                          | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready |
| g4    | src4  | BUFG/O          | None       | BUFGCTRL_X0Y5  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__3/O                          | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready |
| g5    | src5  | BUFG/O          | None       | BUFGCTRL_X0Y2  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__0/O                          | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready |
| g6    | src6  | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | Audio_i/FILTER_IIR_0/counter_reg[0]_i_3/O                             | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready |
| g7    | src7  | BUFG/O          | None       | BUFGCTRL_X0Y10 | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__2/O                          | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready |
| g8    | src8  | BUFG/O          | None       | BUFGCTRL_X0Y9  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__1/O                          | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready |
| g9    | src9  | BUFG/O          | None       | BUFGCTRL_X0Y12 | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__4/O                          | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready |
| g10   | src10 | BUFG/O          | None       | BUFGCTRL_X0Y11 | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__3/O                          | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready |
| g11   | src11 | BUFG/O          | None       | BUFGCTRL_X0Y8  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__0/O                          | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready |
| g12   | src12 | BUFG/O          | None       | BUFGCTRL_X0Y7  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | Audio_i/FILTER_IIR_1/counter_reg[0]_i_3/O                             | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready |
| g13   | src13 | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          | n/a  | n/a               |             4 |           0 |             236 |       20.833 | zed_audio_clk_48M | Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf/O                       | Audio_i/audio_zed_0/U0/i_clocking/clk_48                                                   |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+--------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin    | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock      | Driver Pin                                                                                                      | Net                                                                                                           |
+-------+--------+--------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| src0  | g0     | PS7/FCLKCLK[0]     | PS7_X0Y0   | PS7_X0Y0        | X0Y2         |           1 |               0 |              10.000 | clk_fpga_0        | Audio_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]                                                              | Audio_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                      |
| src1  | g1     | FDCE/Q             | None       | SLICE_X51Y106   | X1Y2         |           1 |               0 |                     |                   | Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg/Q | Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/pgZFF_X1_quad_reg[30] |
| src2  | g2     | FDCE/Q             | None       | SLICE_X86Y36    | X1Y0         |           1 |               0 |                     |                   | Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/Q | Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/pgZFF_X1_quad_reg[30] |
| src3  | g3     | FDCE/Q             | None       | SLICE_X44Y90    | X0Y1         |           1 |               0 |                     |                   | Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg/Q | Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/pgZFF_X1_quad_reg[30] |
| src4  | g4     | FDCE/Q             | None       | SLICE_X67Y23    | X1Y0         |           1 |               0 |                     |                   | Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.sr_READY_reg/Q | Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/pgZFF_X1_quad_reg[30] |
| src5  | g5     | FDCE/Q             | None       | SLICE_X64Y96    | X1Y1         |           1 |               0 |                     |                   | Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg/Q | Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/pgZFF_X1_quad_reg[30] |
| src6  | g6     | FDCE/Q             | None       | SLICE_X77Y34    | X1Y0         |           1 |               0 |                     |                   | Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg/Q | Audio_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/pgZFF_X1_quad_reg[30] |
| src7  | g7     | FDCE/Q             | None       | SLICE_X84Y46    | X1Y0         |           1 |               0 |                     |                   | Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg/Q | Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/pgZFF_X1_quad_reg[30] |
| src8  | g8     | FDCE/Q             | None       | SLICE_X37Y37    | X0Y0         |           1 |               0 |                     |                   | Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/Q | Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/pgZFF_X1_quad_reg[30] |
| src9  | g9     | FDCE/Q             | None       | SLICE_X81Y56    | X1Y1         |           1 |               0 |                     |                   | Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg/Q | Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/pgZFF_X1_quad_reg[30] |
| src10 | g10    | FDCE/Q             | None       | SLICE_X51Y26    | X1Y0         |           1 |               0 |                     |                   | Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.sr_READY_reg/Q | Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/pgZFF_X1_quad_reg[30] |
| src11 | g11    | FDCE/Q             | None       | SLICE_X61Y47    | X1Y0         |           1 |               0 |                     |                   | Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg/Q | Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/pgZFF_X1_quad_reg[30] |
| src12 | g12    | FDCE/Q             | None       | SLICE_X24Y37    | X0Y0         |           1 |               0 |                     |                   | Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg/Q | Audio_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/pgZFF_X1_quad_reg[30] |
| src13 | g13    | MMCME2_ADV/CLKOUT0 | None       | MMCME2_ADV_X1Y0 | X1Y0         |           1 |               0 |              20.833 | zed_audio_clk_48M | Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0                                                         | Audio_i/audio_zed_0/U0/i_clocking/zed_audio_clk_48M                                                           |
+-------+--------+--------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


4. Local Clock Details
----------------------

+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+
| LocId | Driver Type/Pin | Constraint | Site/BEL | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 2348 | 20000 |  689 |  4000 |    0 |     0 |    0 |    30 |    0 |    60 |
| X1Y0              |    8 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 3554 | 25600 |  823 |  3400 |    0 |     0 |    0 |    30 |    0 |    40 |
| X0Y1              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 3425 |  9600 | 1101 |  1600 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y1              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 2749 | 20800 |  814 |  3400 |    0 |     0 |    0 |    30 |    0 |    40 |
| X0Y2              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  370 |  9600 |  127 |  1600 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  716 | 20800 |  217 |  3400 |    0 |     0 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  1 |  2 |
| Y1 |  3 |  5 |
| Y0 |  4 |  8 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X0Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                        |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            2215 | 2215 |    659 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/processing_system7_0/inst/FCLK_CLK0                                                |
| g8    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready |
| g12   | n/a   | BUFG/O          | None       |           0 |              32 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready |
| g13   | n/a   | BUFG/O          | None       |           0 |              70 |   69 |     30 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/audio_zed_0/U0/i_clocking/clk_48                                                   |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+


8. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                        |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           1 |            3337 | 3337 |    759 |    0 |   0 |  0 |    1 |   0 |       0 | Audio_i/processing_system7_0/inst/FCLK_CLK0                                                |
| g2    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |     32 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready |
| g4    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |     32 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready |
| g6    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready |
| g7    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready |
| g10   | n/a   | BUFG/O          | None       |           0 |              32 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready |
| g11   | n/a   | BUFG/O          | None       |           0 |              32 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready |
| g13   | n/a   | BUFG/O          | None       |           0 |              25 |   25 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/audio_zed_0/U0/i_clocking/clk_48                                                   |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+


9. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                        |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            3286 | 3286 |   1052 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/processing_system7_0/inst/FCLK_CLK0                                                |
| g3    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready |
| g13   | n/a   | BUFG/O          | None       |           0 |             107 |  107 |     49 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/audio_zed_0/U0/i_clocking/clk_48                                                   |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+


10. Cell Type Counts per Global Clock: Region X1Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                        |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            2623 | 2623 |    781 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/processing_system7_0/inst/FCLK_CLK0                                                |
| g1    | n/a   | BUFG/O          | None       |           0 |              28 |   28 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready |
| g5    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready |
| g9    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |     32 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready |
| g13   | n/a   | BUFG/O          | None       |           0 |              34 |   34 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/audio_zed_0/U0/i_clocking/clk_48                                                   |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+


11. Cell Type Counts per Global Clock: Region X0Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                         |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             371 | 370 |    127 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/processing_system7_0/inst/FCLK_CLK0 |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------+


12. Cell Type Counts per Global Clock: Region X1Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                        |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             712 | 712 |    217 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/processing_system7_0/inst/FCLK_CLK0                                                |
| g1    | n/a   | BUFG/O          | None       |           0 |               4 |   4 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------+


13. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                         |
+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------+
| g0    | BUFG/O          | n/a               | clk_fpga_0 |      10.000 | {0.000 5.000} |          |       12544 |        0 |           1 |  0 | Audio_i/processing_system7_0/inst/FCLK_CLK0 |
+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------+


+----+-------+-------+
|    | X0    | X1    |
+----+-------+-------+
| Y2 |   371 |   712 |
| Y1 |  3286 |  2623 |
| Y0 |  2215 |  3338 |
+----+-------+-------+


14. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| g1    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   4 |
| Y1 |  0 |  28 |
| Y0 |  0 |   0 |
+----+----+-----+


15. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| g2    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |  32 |
+----+----+-----+


16. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| g3    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |   0 |  0 |
| Y1 |  32 |  0 |
| Y0 |   0 |  0 |
+----+-----+----+


17. Load Cell Placement Summary for Global Clock g4
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| g4    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |  32 |
+----+----+-----+


18. Load Cell Placement Summary for Global Clock g5
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| g5    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |  32 |
| Y0 |  0 |   0 |
+----+----+-----+


19. Load Cell Placement Summary for Global Clock g6
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| g6    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |  32 |
+----+----+-----+


20. Load Cell Placement Summary for Global Clock g7
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| g7    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |  32 |
+----+----+-----+


21. Load Cell Placement Summary for Global Clock g8
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| g8    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |   0 |  0 |
| Y1 |   0 |  0 |
| Y0 |  32 |  0 |
+----+-----+----+


22. Load Cell Placement Summary for Global Clock g9
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| g9    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |  32 |
| Y0 |  0 |   0 |
+----+----+-----+


23. Load Cell Placement Summary for Global Clock g10
----------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| g10   | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |  32 |
+----+----+-----+


24. Load Cell Placement Summary for Global Clock g11
----------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| g11   | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |  32 |
+----+----+-----+


25. Load Cell Placement Summary for Global Clock g12
----------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                        |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+
| g12   | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |   0 |  0 |
| Y1 |   0 |  0 |
| Y0 |  32 |  0 |
+----+-----+----+


26. Load Cell Placement Summary for Global Clock g13
----------------------------------------------------

+-------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+-------------+----+------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                      |
+-------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+-------------+----+------------------------------------------+
| g13   | BUFG/O          | n/a               | zed_audio_clk_48M |      20.833 | {0.000 10.417} |          |         236 |        0 |           0 |  0 | Audio_i/audio_zed_0/U0/i_clocking/clk_48 |
+-------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+-------------+----+------------------------------------------+


+----+------+-----+
|    | X0   | X1  |
+----+------+-----+
| Y2 |    0 |   0 |
| Y1 |  107 |  34 |
| Y0 |   70 |  25 |
+----+------+-----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]
set_property LOC BUFGCTRL_X0Y0 [get_cells Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf]
set_property LOC BUFGCTRL_X0Y7 [get_cells Audio_i/FILTER_IIR_1/counter_reg[0]_i_3]
set_property LOC BUFGCTRL_X0Y8 [get_cells Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__0]
set_property LOC BUFGCTRL_X0Y11 [get_cells Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__3]
set_property LOC BUFGCTRL_X0Y12 [get_cells Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__4]
set_property LOC BUFGCTRL_X0Y9 [get_cells Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__1]
set_property LOC BUFGCTRL_X0Y10 [get_cells Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__2]
set_property LOC BUFGCTRL_X0Y1 [get_cells Audio_i/FILTER_IIR_0/counter_reg[0]_i_3]
set_property LOC BUFGCTRL_X0Y2 [get_cells Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__0]
set_property LOC BUFGCTRL_X0Y5 [get_cells Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__3]
set_property LOC BUFGCTRL_X0Y6 [get_cells Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__4]
set_property LOC BUFGCTRL_X0Y3 [get_cells Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__1]
set_property LOC BUFGCTRL_X0Y4 [get_cells Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__2]

# Location of IO Primitives which is load of clock spine

# Location of clock ports

# Clock net "Audio_i/processing_system7_0/inst/FCLK_CLK0" driven by instance "Audio_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_Audio_i/processing_system7_0/inst/FCLK_CLK0}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/processing_system7_0/inst/FCLK_CLK0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=Audio_i/audio_zed_0/U0/i_clocking/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/processing_system7_0/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/processing_system7_0/inst/FCLK_CLK0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "Audio_i/audio_zed_0/U0/i_clocking/clk_48" driven by instance "Audio_i/audio_zed_0/U0/i_clocking/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_Audio_i/audio_zed_0/U0/i_clocking/clk_48}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/audio_zed_0/U0/i_clocking/clk_48}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/audio_zed_0/U0/i_clocking/clk_48"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/audio_zed_0/U0/i_clocking/clk_48}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready" driven by instance "Audio_i/FILTER_IIR_1/counter_reg[0]_i_3" located at site "BUFGCTRL_X0Y7"
#startgroup
create_pblock {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready" driven by instance "Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__0" located at site "BUFGCTRL_X0Y8"
#startgroup
create_pblock {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready" driven by instance "Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__3" located at site "BUFGCTRL_X0Y11"
#startgroup
create_pblock {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready" driven by instance "Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__4" located at site "BUFGCTRL_X0Y12"
#startgroup
create_pblock {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready" driven by instance "Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__1" located at site "BUFGCTRL_X0Y9"
#startgroup
create_pblock {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready" driven by instance "Audio_i/FILTER_IIR_1/counter_reg[0]_i_3__2" located at site "BUFGCTRL_X0Y10"
#startgroup
create_pblock {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready" driven by instance "Audio_i/FILTER_IIR_0/counter_reg[0]_i_3" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready" driven by instance "Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__0" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready" driven by instance "Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__3" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready" driven by instance "Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__4" located at site "BUFGCTRL_X0Y6"
#startgroup
create_pblock {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready" driven by instance "Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__1" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready" driven by instance "Audio_i/FILTER_IIR_0/counter_reg[0]_i_3__2" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_Audio_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
