@W: CL118 :"C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\hdl\lzy_comb.v":95:8:95:9|Latch generated from always block for signal S[7:0]; possible missing assignment in an if or case statement.

