===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.1241 seconds

  ----Wall Time----  ----Name----
    4.3671 ( 12.8%)  FIR Parser
   15.8501 ( 46.4%)  'firrtl.circuit' Pipeline
    1.5052 (  4.4%)    'firrtl.module' Pipeline
    1.3611 (  4.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1440 (  0.4%)      LowerCHIRRTL
    0.0954 (  0.3%)    InferWidths
    0.7358 (  2.2%)    InferResets
    0.0197 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0186 (  0.1%)    PrefixModules
    0.7630 (  2.2%)    LowerFIRRTLTypes
    6.5040 ( 19.1%)    'firrtl.module' Pipeline
    0.8596 (  2.5%)      ExpandWhens
    5.6444 ( 16.5%)      Canonicalizer
    0.4130 (  1.2%)    Inliner
    1.0921 (  3.2%)    IMConstProp
    0.0302 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.2368 ( 12.4%)    'firrtl.module' Pipeline
    4.2368 ( 12.4%)      Canonicalizer
    0.3601 (  1.1%)    CreateSiFiveMetadata
    0.1260 (  0.4%)    EmitOMIR
    0.0291 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.7233 (  8.0%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.3651 ( 24.5%)  'hw.module' Pipeline
    0.0905 (  0.3%)    HWCleanup
    1.0594 (  3.1%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.2296 ( 18.3%)    Canonicalizer
    0.0866 (  0.3%)    HWLegalizeModules
    0.8989 (  2.6%)    PrettifyVerilog
    2.8160 (  8.3%)  ExportVerilog
    0.0024 (  0.0%)  Rest
   34.1241 (100.0%)  Total

{
  totalTime: 34.15,
  maxMemory: 620224512
}
