:12-03 14:00:12.259358:    event-log build
:12-03 14:00:12.259476:    Setting logging fn
:12-03 14:00:12.259496:    Registering handler for tx
:12-03 14:00:12.605084:    :-:-:<0,0,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-03 14:00:12.605235:    :-:-:<0,0,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-03 14:00:12.610216:    :-:-:<0,1,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-03 14:00:12.610317:    :-:-:<0,1,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-03 14:00:12.615287:    :-:-:<0,2,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-03 14:00:12.615381:    :-:-:<0,2,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-03 14:00:12.620552:    :-:-:<0,3,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-03 14:00:12.620652:    :-:-:<0,3,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-03 14:01:46.712519:    :-:-:<0,0,0>:Begin packet processing
:12-03 14:01:46.712640:    :0x1:-:<0,0,0>:========== Ingress Pkt from port 0 (104 bytes)  ==========
:12-03 14:01:46.712654:    :0x1:-:<0,0,0>:Packet :
:12-03 14:01:46.712668:        :0x1:-:<0,0,0>:00 11 11 11 11 11 00 55 55 55 55 55 08 00 45 00 
:12-03 14:01:46.712684:        :0x1:-:<0,0,0>:00 56 00 65 00 00 40 06 af 93 c0 a8 00 01 0a 00 
:12-03 14:01:46.712700:        :0x1:-:<0,0,0>:00 01 04 d2 00 50 00 00 00 00 00 00 00 00 50 02 
:12-03 14:01:46.712713:        :0x1:-:<0,0,0>:20 00 c3 d5 00 00 00 01 02 03 04 05 06 07 08 09 
:12-03 14:01:46.712748:    :0x1:-:<0,0,->:========== Packet to input parser: from port 0 (120 bytes)  ==========
:12-03 14:01:46.712759:    :0x1:-:<0,0,->:Packet :
:12-03 14:01:46.712771:        :0x1:-:<0,0,->:00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 
:12-03 14:01:46.712787:        :0x1:-:<0,0,->:00 11 11 11 11 11 00 55 55 55 55 55 08 00 45 00 
:12-03 14:01:46.712804:        :0x1:-:<0,0,->:00 56 00 65 00 00 40 06 af 93 c0 a8 00 01 0a 00 
:12-03 14:01:46.712817:        :0x1:-:<0,0,->:00 01 04 d2 00 50 00 00 00 00 00 00 00 00 50 02 
:12-03 14:01:46.712913:        :0x1:-:<0,0,0>:Ingress Parser State <Shim start state>
:12-03 14:01:46.713042:        :0x1:-:<0,0,0>:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-03 14:01:46.713112:        :0x1:-:<0,0,0>:Ingress Parser State <Phase 0>
:12-03 14:01:46.713238:        :0x1:-:<0,0,0>:Ingress Parser State start_parse_ethernet
:12-03 14:01:46.713729:        :0x1:-:<0,0,->:Ingress Headers:
:12-03 14:01:46.713785:        :0x1:-:<0,0,->:Header ethernet is valid
:12-03 14:01:46.713900:    :0x1:-:<0,0,->:------------ Stage 0 ------------
:12-03 14:01:46.762845:    :0x1:-:<0,0,0>:Ingress : Gateway table condition ((ethernet.etherType == 2049)) not matched.
:12-03 14:01:46.762906:    :0x1:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-03 14:01:46.762927:        :0x1:-:<0,0,0>:Next Table = recirc_tbl
:12-03 14:01:46.763018:    :0x1:-:<0,0,0>:Ingress : Table recirc_tbl is miss
:12-03 14:01:46.763036:        :0x1:-:<0,0,0>:Key:
:12-03 14:01:46.763190:        :0x1:-:<0,0,0>:Execute Default Action: do_recirc
:12-03 14:01:46.763347:        :0x1:-:<0,0,0>:Action Results:
:12-03 14:01:46.763367:        :0x1:-:<0,0,0>:	----- RecirculatePrimitive -----
:12-03 14:01:46.763389:        :0x1:-:<0,0,0>:	Destination:
:12-03 14:01:46.763410:        :0x1:-:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x44
:12-03 14:01:46.763433:        :0x1:-:<0,0,0>:	Source 1:
:12-03 14:01:46.763455:        :0x1:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x0
:12-03 14:01:46.763476:        :0x1:-:<0,0,0>:	Source 2:
:12-03 14:01:46.763497:        :0x1:-:<0,0,0>:	Val=0x44
:12-03 14:01:46.763521:        :0x1:-:<0,0,0>:Next Table = update_cntr_t
:12-03 14:01:46.763618:    :0x1:-:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-03 14:01:46.763655:    :0x1:-:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-03 14:01:46.763673:    :0x1:-:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-03 14:01:46.763700:    :0x1:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-03 14:01:46.763720:        :0x1:-:<0,0,0>:Executed StatefulALU 1 with instruction 0
:12-03 14:01:46.763763:        :0x1:-:<0,0,0>:Execute Action: update_cntr_action
:12-03 14:01:46.763826:        :0x1:-:<0,0,0>:Action Results:
:12-03 14:01:46.763844:        :0x1:-:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-03 14:01:46.763867:        :0x1:-:<0,0,0>:	----- BlackBox: update_cntr -----
:12-03 14:01:46.763888:        :0x1:-:<0,0,0>:	----- register: cntr -----
:12-03 14:01:46.764229:        :0x1:-:<0,0,0>:	--- SALU Condition ---
:12-03 14:01:46.764254:        :0x1:-:<0,0,0>:	  Not supplied by program.
:12-03 14:01:46.764274:        :0x1:-:<0,0,0>:	    SALU ConditionLo: FALSE
:12-03 14:01:46.764296:        :0x1:-:<0,0,0>:	    SALU ConditionHi: FALSE
:12-03 14:01:46.764317:        :0x1:-:<0,0,0>:	--- SALU Update ---
:12-03 14:01:46.764338:        :0x1:-:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-03 14:01:46.764360:        :0x1:-:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-03 14:01:46.764382:        :0x1:-:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-03 14:01:46.764403:        :0x1:-:<0,0,0>:	    Update Lo 1 expression result: 0x00000001
:12-03 14:01:46.764425:        :0x1:-:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-03 14:01:46.764447:        :0x1:-:<0,0,0>:	        Constant Input Value
:12-03 14:01:46.764469:        :0x1:-:<0,0,0>:	        0x1: 0x00000000
:12-03 14:01:46.764492:        :0x1:-:<0,0,0>:	--- SALU Output ---
:12-03 14:01:46.764512:        :0x1:-:<0,0,0>:	    Output predicate not supplied by program
:12-03 14:01:46.764535:        :0x1:-:<0,0,0>:	    Output PredicateResult: TRUE
:12-03 14:01:46.764558:        :0x1:-:<0,0,0>:	    Output Destination Field: measurement_meta.cnt = 0x1
:12-03 14:01:46.764579:        :0x1:-:<0,0,0>:	---  SALU Register ---
:12-03 14:01:46.764601:        :0x1:-:<0,0,0>:	   Register Index: 0
:12-03 14:01:46.764621:        :0x1:-:<0,0,0>:	     Before stateful alu execution: 0x00000000
:12-03 14:01:46.764643:        :0x1:-:<0,0,0>:	     After stateful alu execution: 0x00000001
:12-03 14:01:46.764670:        :0x1:-:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-03 14:01:46.766771:    :0x1:-:<0,0,->:------------ Stage 1 ------------
:12-03 14:01:46.771979:    :0x1:-:<0,0,->:------------ Stage 2 ------------
:12-03 14:01:46.777141:    :0x1:-:<0,0,->:------------ Stage 3 ------------
:12-03 14:01:46.782305:    :0x1:-:<0,0,->:------------ Stage 4 ------------
:12-03 14:01:46.787474:    :0x1:-:<0,0,->:------------ Stage 5 ------------
:12-03 14:01:46.792641:    :0x1:-:<0,0,->:------------ Stage 6 ------------
:12-03 14:01:46.797795:    :0x1:-:<0,0,->:------------ Stage 7 ------------
:12-03 14:01:46.802955:    :0x1:-:<0,0,->:------------ Stage 8 ------------
:12-03 14:01:46.808154:    :0x1:-:<0,0,->:------------ Stage 9 ------------
:12-03 14:01:46.813335:    :0x1:-:<0,0,->:------------ Stage 10 ------------
:12-03 14:01:46.818502:    :0x1:-:<0,0,->:------------ Stage 11 ------------
:12-03 14:01:46.826564:        :0x1:-:<0,0,->:Ingress Deparser Headers:
:12-03 14:01:46.826643:        :0x1:-:<0,0,->:Header ethernet is valid
:12-03 14:01:46.831861:    :0x1:-:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-03 14:01:46.831893:        :0x1:-:<0,0,->:Mirroring session 0 is not enabled
:12-03 14:01:46.831984:    :-:0x1:<0,0,0>:========== Egress Pkt from TM to port 68 (tm 107, real 110 bytes) ==========
:12-03 14:01:46.832006:    :-:0x1:<0,0,0>:Packet :
:12-03 14:01:46.832026:        :-:0x1:<0,0,0>:00 44 00 00 00 01 00 11 11 11 11 11 00 55 55 55 
:12-03 14:01:46.832046:        :-:0x1:<0,0,0>:55 55 08 00 45 00 00 56 00 65 00 00 40 06 af 93 
:12-03 14:01:46.832065:        :-:0x1:<0,0,0>:c0 a8 00 01 0a 00 00 01 04 d2 00 50 00 00 00 00 
:12-03 14:01:46.832083:        :-:0x1:<0,0,0>:00 00 00 00 50 02 20 00 c3 d5 00 00 00 01 02 03 
:12-03 14:01:46.832163:        :-:0x1:<0,0,->:Egress Parser State <Shim start state>
:12-03 14:01:46.832351:        :-:0x1:<0,0,->:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_<Metadata bridge>_start_parse_ethernet
:12-03 14:01:46.832809:        :-:0x1:<0,0,->:Egress Headers:
:12-03 14:01:46.832868:        :-:0x1:<0,0,->:Header ethernet is valid
:12-03 14:01:46.832983:    :-:0x1:<0,0,->:------------ Stage 0 ------------
:12-03 14:01:46.835308:    :-:0x1:<0,0,0>:Egress : Table drop_pkt_t is miss
:12-03 14:01:46.835347:        :-:0x1:<0,0,0>:Key:
:12-03 14:01:46.835475:        :-:0x1:<0,0,0>:	measurement_meta.cnt[15:0] = 0x1
:12-03 14:01:46.835500:        :-:0x1:<0,0,0>:Executed StatefulALU 2 with instruction 0
:12-03 14:01:46.835562:        :-:0x1:<0,0,0>:Execute Default Action: noop
:12-03 14:01:46.835815:        :-:0x1:<0,0,0>:Action Results:
:12-03 14:01:46.835834:        :-:0x1:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-03 14:01:46.835855:        :-:0x1:<0,0,0>:	Destination:
:12-03 14:01:46.835875:        :-:0x1:<0,0,0>:	my_header.cnt[15:0] = 0x64
:12-03 14:01:46.835896:        :-:0x1:<0,0,0>:	mask=0xFFFF
:12-03 14:01:46.835917:        :-:0x1:<0,0,0>:	Source 1:
:12-03 14:01:46.835939:        :-:0x1:<0,0,0>:	Val=0x64
:12-03 14:01:46.835960:        :-:0x1:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-03 14:01:46.835982:        :-:0x1:<0,0,0>:	Destination:
:12-03 14:01:46.836004:        :-:0x1:<0,0,0>:	my_header.idx[15:0] = 0x64
:12-03 14:01:46.836025:        :-:0x1:<0,0,0>:	mask=0xFFFF
:12-03 14:01:46.836046:        :-:0x1:<0,0,0>:	Source 1:
:12-03 14:01:46.836068:        :-:0x1:<0,0,0>:	Val=0x64
:12-03 14:01:46.836090:        :-:0x1:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-03 14:01:46.836112:        :-:0x1:<0,0,0>:	Destination:
:12-03 14:01:46.836134:        :-:0x1:<0,0,0>:	my_header.etherType[15:0] = 0x8100
:12-03 14:01:46.836155:        :-:0x1:<0,0,0>:	mask=0xFFFF
:12-03 14:01:46.836177:        :-:0x1:<0,0,0>:	Source 1:
:12-03 14:01:46.836198:        :-:0x1:<0,0,0>:	Val=0x8100
:12-03 14:01:46.836218:        :-:0x1:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-03 14:01:46.836239:        :-:0x1:<0,0,0>:	Destination:
:12-03 14:01:46.836260:        :-:0x1:<0,0,0>:	ethernet.etherType[15:0] = 0x801
:12-03 14:01:46.836282:        :-:0x1:<0,0,0>:	mask=0xFFFF
:12-03 14:01:46.836302:        :-:0x1:<0,0,0>:	Source 1:
:12-03 14:01:46.836323:        :-:0x1:<0,0,0>:	Val=0x801
:12-03 14:01:46.836345:        :-:0x1:<0,0,0>:	----- AddHeaderPrimitive -----
:12-03 14:01:46.836366:        :-:0x1:<0,0,0>:	Destination:
:12-03 14:01:46.836388:        :-:0x1:<0,0,0>:	my_header=header
:12-03 14:01:46.836410:        :-:0x1:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-03 14:01:46.836431:        :-:0x1:<0,0,0>:	----- BlackBox: update_cntr_noop -----
:12-03 14:01:46.836453:        :-:0x1:<0,0,0>:	----- register: cntr_noop -----
:12-03 14:01:46.837359:        :-:0x1:<0,0,0>:	--- SALU Condition ---
:12-03 14:01:46.837386:        :-:0x1:<0,0,0>:	  Not supplied by program.
:12-03 14:01:46.837408:        :-:0x1:<0,0,0>:	    SALU ConditionLo: FALSE
:12-03 14:01:46.837429:        :-:0x1:<0,0,0>:	    SALU ConditionHi: FALSE
:12-03 14:01:46.837450:        :-:0x1:<0,0,0>:	--- SALU Update ---
:12-03 14:01:46.837471:        :-:0x1:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-03 14:01:46.837493:        :-:0x1:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-03 14:01:46.837515:        :-:0x1:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-03 14:01:46.837537:        :-:0x1:<0,0,0>:	    Update Lo 1 expression result: 0x00000001
:12-03 14:01:46.837559:        :-:0x1:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-03 14:01:46.837581:        :-:0x1:<0,0,0>:	        Constant Input Value
:12-03 14:01:46.837603:        :-:0x1:<0,0,0>:	        0x1: 0x00000000
:12-03 14:01:46.837624:        :-:0x1:<0,0,0>:	--- SALU Output ---
:12-03 14:01:46.837643:        :-:0x1:<0,0,0>:	    Output destination supplied by program
:12-03 14:01:46.837665:        :-:0x1:<0,0,0>:	---  SALU Register ---
:12-03 14:01:46.837686:        :-:0x1:<0,0,0>:	   Register Index: 0
:12-03 14:01:46.837709:        :-:0x1:<0,0,0>:	     Before stateful alu execution: 0x00000000
:12-03 14:01:46.837740:        :-:0x1:<0,0,0>:	     After stateful alu execution: 0x00000001
:12-03 14:01:46.837772:        :-:0x1:<0,0,0>:Next Table = dump_meta_cnt_t
:12-03 14:01:46.837889:    :-:0x1:<0,0,0>:Egress : Gateway table condition (True) matched.
:12-03 14:01:46.837931:    :-:0x1:<0,0,0>:Egress : Gateway attached to dump_meta_cnt_t
:12-03 14:01:46.837948:    :-:0x1:<0,0,0>:Egress : Associated table dump_meta_cnt_t is executed
:12-03 14:01:46.837963:    :-:0x1:<0,0,0>:Egress : Gateway did provide payload.
:12-03 14:01:46.837979:        :-:0x1:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-03 14:01:46.838039:        :-:0x1:<0,0,0>:Execute Action: dump_meta_cnt
:12-03 14:01:46.838138:        :-:0x1:<0,0,0>:Action Results:
:12-03 14:01:46.838155:        :-:0x1:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-03 14:01:46.838178:        :-:0x1:<0,0,0>:	----- BlackBox: update_cntr_meta -----
:12-03 14:01:46.838199:        :-:0x1:<0,0,0>:	----- register: cntr_meta -----
:12-03 14:01:46.838885:        :-:0x1:<0,0,0>:	--- SALU Condition ---
:12-03 14:01:46.838910:        :-:0x1:<0,0,0>:	  Not supplied by program.
:12-03 14:01:46.838931:        :-:0x1:<0,0,0>:	    SALU ConditionLo: FALSE
:12-03 14:01:46.838953:        :-:0x1:<0,0,0>:	    SALU ConditionHi: FALSE
:12-03 14:01:46.838975:        :-:0x1:<0,0,0>:	--- SALU Update ---
:12-03 14:01:46.838996:        :-:0x1:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-03 14:01:46.839018:        :-:0x1:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-03 14:01:46.839037:        :-:0x1:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-03 14:01:46.839056:        :-:0x1:<0,0,0>:	    Update Lo 1 expression result: 0x00000001
:12-03 14:01:46.839088:        :-:0x1:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-03 14:01:46.839110:        :-:0x1:<0,0,0>:	        measurement_meta.cnt: 0x00000001
:12-03 14:01:46.839132:        :-:0x1:<0,0,0>:	--- SALU Output ---
:12-03 14:01:46.839151:        :-:0x1:<0,0,0>:	    Output destination supplied by program
:12-03 14:01:46.839173:        :-:0x1:<0,0,0>:	---  SALU Register ---
:12-03 14:01:46.839192:        :-:0x1:<0,0,0>:	   Register Index: 0
:12-03 14:01:46.839212:        :-:0x1:<0,0,0>:	     Before stateful alu execution: 0x00000000
:12-03 14:01:46.839234:        :-:0x1:<0,0,0>:	     After stateful alu execution: 0x00000001
:12-03 14:01:46.839260:        :-:0x1:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-03 14:01:46.841363:    :-:0x1:<0,0,->:------------ Stage 1 ------------
:12-03 14:01:46.845911:    :-:0x1:<0,0,->:------------ Stage 2 ------------
:12-03 14:01:46.850436:    :-:0x1:<0,0,->:------------ Stage 3 ------------
:12-03 14:01:46.854955:    :-:0x1:<0,0,->:------------ Stage 4 ------------
:12-03 14:01:46.859472:    :-:0x1:<0,0,->:------------ Stage 5 ------------
:12-03 14:01:46.864007:    :-:0x1:<0,0,->:------------ Stage 6 ------------
:12-03 14:01:46.868514:    :-:0x1:<0,0,->:------------ Stage 7 ------------
:12-03 14:01:46.873031:    :-:0x1:<0,0,->:------------ Stage 8 ------------
:12-03 14:01:46.877556:    :-:0x1:<0,0,->:------------ Stage 9 ------------
:12-03 14:01:46.882076:    :-:0x1:<0,0,->:------------ Stage 10 ------------
:12-03 14:01:46.886594:    :-:0x1:<0,0,->:------------ Stage 11 ------------
:12-03 14:01:46.893897:        :-:0x1:<0,0,->:Egress Deparser Headers:
:12-03 14:01:46.893972:        :-:0x1:<0,0,->:Header ethernet is valid
:12-03 14:01:46.893991:        :-:0x1:<0,0,->:Header my_header is valid
:12-03 14:01:46.899176:    :-:0x1:<0,0,0>:========== Tx Pkt to port 68 (110 bytes) ==========
:12-03 14:01:46.899207:    :-:0x1:<0,0,0>:Packet :
:12-03 14:01:46.899229:        :-:0x1:<0,0,0>:00 11 11 11 11 11 00 55 55 55 55 55 08 01 00 64 
:12-03 14:01:46.899248:        :-:0x1:<0,0,0>:00 64 81 00 45 00 00 56 00 65 00 00 40 06 af 93 
:12-03 14:01:46.899267:        :-:0x1:<0,0,0>:c0 a8 00 01 0a 00 00 01 04 d2 00 50 00 00 00 00 
:12-03 14:01:46.899285:        :-:0x1:<0,0,0>:00 00 00 00 50 02 20 00 c3 d5 00 00 00 01 02 03 
:12-03 14:01:46.899641:    :-:-:<0,0,0>:Waiting for packets to process
:12-03 14:01:46.908919:    :-:-:<0,0,0>:Begin packet processing
:12-03 14:01:46.909042:    :0x2:-:<0,0,0>:========== Ingress Pkt from port 68 (110 bytes)  ==========
:12-03 14:01:46.909061:    :0x2:-:<0,0,0>:Packet :
:12-03 14:01:46.909078:        :0x2:-:<0,0,0>:00 11 11 11 11 11 00 55 55 55 55 55 08 01 00 64 
:12-03 14:01:46.909095:        :0x2:-:<0,0,0>:00 64 81 00 45 00 00 56 00 65 00 00 40 06 af 93 
:12-03 14:01:46.909115:        :0x2:-:<0,0,0>:c0 a8 00 01 0a 00 00 01 04 d2 00 50 00 00 00 00 
:12-03 14:01:46.909133:        :0x2:-:<0,0,0>:00 00 00 00 50 02 20 00 c3 d5 00 00 00 01 02 03 
:12-03 14:01:46.909166:    :0x2:-:<0,0,->:========== Packet to input parser: from port 68 (126 bytes)  ==========
:12-03 14:01:46.909184:    :0x2:-:<0,0,->:Packet :
:12-03 14:01:46.909203:        :0x2:-:<0,0,->:00 44 00 00 00 00 00 04 00 00 00 00 00 00 00 00 
:12-03 14:01:46.909222:        :0x2:-:<0,0,->:00 11 11 11 11 11 00 55 55 55 55 55 08 01 00 64 
:12-03 14:01:46.909241:        :0x2:-:<0,0,->:00 64 81 00 45 00 00 56 00 65 00 00 40 06 af 93 
:12-03 14:01:46.909259:        :0x2:-:<0,0,->:c0 a8 00 01 0a 00 00 01 04 d2 00 50 00 00 00 00 
:12-03 14:01:46.909333:        :0x2:-:<0,0,->:Ingress Parser State <Shim start state>
:12-03 14:01:46.909424:        :0x2:-:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-03 14:01:46.909494:        :0x2:-:<0,0,->:Ingress Parser State <Phase 0>
:12-03 14:01:46.909627:        :0x2:-:<0,0,->:Ingress Parser State start_parse_ethernet
:12-03 14:01:46.909727:        :0x2:-:<0,0,->:Ingress Parser State parse_my_header
:12-03 14:01:46.910342:        :0x2:-:<0,0,->:Ingress Headers:
:12-03 14:01:46.910407:        :0x2:-:<0,0,->:Header ethernet is valid
:12-03 14:01:46.910424:        :0x2:-:<0,0,->:Header vlan is valid
:12-03 14:01:46.910441:        :0x2:-:<0,0,->:Header my_header is valid
:12-03 14:01:46.910557:    :0x2:-:<0,0,->:------------ Stage 0 ------------
:12-03 14:01:46.912766:    :0x2:-:<0,0,0>:Ingress : Gateway table condition ((ethernet.etherType == 2049)) matched.
:12-03 14:01:46.912812:    :0x2:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-03 14:01:46.912832:        :0x2:-:<0,0,0>:Next Table = promote_t
:12-03 14:01:46.912909:    :0x2:-:<0,0,0>:Ingress : Table recirc_tbl is not active(inhibited/skipped)
:12-03 14:01:46.912973:    :0x2:-:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-03 14:01:46.913011:    :0x2:-:<0,0,0>:Ingress : Gateway attached to promote_t
:12-03 14:01:46.913027:    :0x2:-:<0,0,0>:Ingress : Associated table promote_t is executed
:12-03 14:01:46.913043:    :0x2:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-03 14:01:46.913059:        :0x2:-:<0,0,0>:Executed StatefulALU 1 with instruction 1
:12-03 14:01:46.913106:        :0x2:-:<0,0,0>:Execute Action: promote_action
:12-03 14:01:46.913230:        :0x2:-:<0,0,0>:Action Results:
:12-03 14:01:46.913250:        :0x2:-:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-03 14:01:46.913272:        :0x2:-:<0,0,0>:	----- BlackBox: promote_bb -----
:12-03 14:01:46.913292:        :0x2:-:<0,0,0>:	----- register: cntr -----
:12-03 14:01:46.913313:        :0x2:-:<0,0,0>:	----- BypassEgressPrimitive -----
:12-03 14:01:46.913332:        :0x2:-:<0,0,0>:	Destination:
:12-03 14:01:46.913353:        :0x2:-:<0,0,0>:	ig_intr_md_for_tm.bypass_egress[0:0] = 0x1
:12-03 14:01:46.913373:        :0x2:-:<0,0,0>:	Source 1:
:12-03 14:01:46.913392:        :0x2:-:<0,0,0>:	Val=0x1
:12-03 14:01:46.913415:        :0x2:-:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-03 14:01:46.915543:    :0x2:-:<0,0,->:------------ Stage 1 ------------
:12-03 14:01:46.920072:    :0x2:-:<0,0,->:------------ Stage 2 ------------
:12-03 14:01:46.924592:    :0x2:-:<0,0,->:------------ Stage 3 ------------
:12-03 14:01:46.929110:    :0x2:-:<0,0,->:------------ Stage 4 ------------
:12-03 14:01:46.933624:    :0x2:-:<0,0,->:------------ Stage 5 ------------
:12-03 14:01:46.938136:    :0x2:-:<0,0,->:------------ Stage 6 ------------
:12-03 14:01:46.942649:    :0x2:-:<0,0,->:------------ Stage 7 ------------
:12-03 14:01:46.947171:    :0x2:-:<0,0,->:------------ Stage 8 ------------
:12-03 14:01:46.951692:    :0x2:-:<0,0,->:------------ Stage 9 ------------
:12-03 14:01:46.956215:    :0x2:-:<0,0,->:------------ Stage 10 ------------
:12-03 14:01:46.960734:    :0x2:-:<0,0,->:------------ Stage 11 ------------
:12-03 14:01:46.968092:        :0x2:-:<0,0,->:Ingress Deparser Headers:
:12-03 14:01:46.968171:        :0x2:-:<0,0,->:Header ethernet is valid
:12-03 14:01:46.968189:        :0x2:-:<0,0,->:Header vlan is valid
:12-03 14:01:46.968204:        :0x2:-:<0,0,->:Header my_header is valid
:12-03 14:01:46.973641:    :-:-:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-03 14:01:46.973672:        :-:-:<0,0,->:Mirroring session 0 is not enabled
:12-03 14:01:46.974049:    :-:-:<0,0,0>:Waiting for packets to process
