// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module __rs_Knn_aux_split_aux_22 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 10,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    input wire  [65:0] L1_out_id_13_if_dout,
    input wire         L1_out_id_13_if_empty_n,
    output wire        L1_out_id_13_if_read,
    output wire [65:0] krnl_globalSort_L1_L2_22_in_id1_peek_dout,
    output wire        krnl_globalSort_L1_L2_22_in_id1_peek_empty_n,
    input wire         krnl_globalSort_L1_L2_22_in_id1_peek_read,
    output wire [65:0] krnl_globalSort_L1_L2_22_in_id1_s_dout,
    output wire        krnl_globalSort_L1_L2_22_in_id1_s_empty_n,
    input wire         krnl_globalSort_L1_L2_22_in_id1_s_read
);
assign L1_out_id_13_if_read = krnl_globalSort_L1_L2_22_in_id1_s_read;
assign krnl_globalSort_L1_L2_22_in_id1_peek_dout = L1_out_id_13_if_dout;
assign krnl_globalSort_L1_L2_22_in_id1_peek_empty_n = L1_out_id_13_if_empty_n;
assign krnl_globalSort_L1_L2_22_in_id1_s_dout = L1_out_id_13_if_dout;
assign krnl_globalSort_L1_L2_22_in_id1_s_empty_n = L1_out_id_13_if_empty_n;
endmodule
