Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu May  3 09:34:10 2018
| Host         : udagawa-Lenovo-G500 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file COUNT4_timing_summary_routed.rpt -pb COUNT4_timing_summary_routed.pb -rpx COUNT4_timing_summary_routed.rpx -warn_on_violation
| Design       : COUNT4
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.032        0.000                      0                    4        0.253        0.000                      0                    4       41.160        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        81.032        0.000                      0                    4        0.253        0.000                      0                    4       41.160        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       81.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.032ns  (required time - arrival time)
  Source:                 COUNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.580ns (25.304%)  route 1.712ns (74.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 87.609 - 83.330 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.606     4.635    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.091 f  COUNT_reg[0]/Q
                         net (fo=5, routed)           1.712     6.803    COUNT_OBUF[0]
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.124     6.927 r  COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000     6.927    p_0_in[0]
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    N15                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.828    84.158 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.026    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.117 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.492    87.609    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[0]/C
                         clock pessimism              0.356    87.965    
                         clock uncertainty           -0.035    87.930    
    SLICE_X0Y75          FDCE (Setup_fdce_C_D)        0.029    87.959    COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         87.959    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 81.032    

Slack (MET) :             81.052ns  (required time - arrival time)
  Source:                 COUNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.606ns (26.142%)  route 1.712ns (73.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 87.609 - 83.330 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.606     4.635    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.091 r  COUNT_reg[0]/Q
                         net (fo=5, routed)           1.712     6.803    COUNT_OBUF[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.150     6.953 r  COUNT[1]_i_1/O
                         net (fo=1, routed)           0.000     6.953    p_0_in[1]
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    N15                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.828    84.158 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.026    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.117 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.492    87.609    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[1]/C
                         clock pessimism              0.356    87.965    
                         clock uncertainty           -0.035    87.930    
    SLICE_X0Y75          FDCE (Setup_fdce_C_D)        0.075    88.005    COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         88.005    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                 81.052    

Slack (MET) :             81.933ns  (required time - arrival time)
  Source:                 COUNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.743ns (51.709%)  route 0.694ns (48.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 87.609 - 83.330 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.606     4.635    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.419     5.054 r  COUNT_reg[3]/Q
                         net (fo=2, routed)           0.694     5.748    COUNT_OBUF[3]
    SLICE_X0Y75          LUT4 (Prop_lut4_I3_O)        0.324     6.072 r  COUNT[3]_i_1/O
                         net (fo=1, routed)           0.000     6.072    p_0_in[3]
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    N15                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.828    84.158 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.026    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.117 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.492    87.609    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[3]/C
                         clock pessimism              0.356    87.965    
                         clock uncertainty           -0.035    87.930    
    SLICE_X0Y75          FDCE (Setup_fdce_C_D)        0.075    88.005    COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         88.005    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                 81.933    

Slack (MET) :             82.071ns  (required time - arrival time)
  Source:                 COUNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.580ns (46.216%)  route 0.675ns (53.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 87.609 - 83.330 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.606     4.635    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.091 r  COUNT_reg[2]/Q
                         net (fo=3, routed)           0.675     5.766    COUNT_OBUF[2]
    SLICE_X0Y75          LUT3 (Prop_lut3_I2_O)        0.124     5.890 r  COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     5.890    p_0_in[2]
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    N15                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.828    84.158 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.026    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.117 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.492    87.609    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[2]/C
                         clock pessimism              0.356    87.965    
                         clock uncertainty           -0.035    87.930    
    SLICE_X0Y75          FDCE (Setup_fdce_C_D)        0.031    87.961    COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         87.961    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 82.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 COUNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.184ns (51.105%)  route 0.176ns (48.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.580     1.430    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     1.571 r  COUNT_reg[0]/Q
                         net (fo=5, routed)           0.176     1.748    COUNT_OBUF[0]
    SLICE_X0Y75          LUT4 (Prop_lut4_I1_O)        0.043     1.791 r  COUNT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.791    p_0_in[3]
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.847     1.945    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[3]/C
                         clock pessimism             -0.514     1.430    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.107     1.537    COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 COUNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.375%)  route 0.176ns (48.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.580     1.430    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     1.571 r  COUNT_reg[0]/Q
                         net (fo=5, routed)           0.176     1.748    COUNT_OBUF[0]
    SLICE_X0Y75          LUT3 (Prop_lut3_I0_O)        0.045     1.793 r  COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    p_0_in[2]
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.847     1.945    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[2]/C
                         clock pessimism             -0.514     1.430    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.092     1.522    COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 COUNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.226ns (41.949%)  route 0.313ns (58.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.580     1.430    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.128     1.558 r  COUNT_reg[1]/Q
                         net (fo=4, routed)           0.313     1.871    COUNT_OBUF[1]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.098     1.969 r  COUNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.969    p_0_in[1]
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.847     1.945    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[1]/C
                         clock pessimism             -0.514     1.430    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.107     1.537    COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 COUNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            COUNT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.186ns (20.084%)  route 0.740ns (79.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.580     1.430    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     1.571 f  COUNT_reg[0]/Q
                         net (fo=5, routed)           0.740     2.312    COUNT_OBUF[0]
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.045     2.357 r  COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000     2.357    p_0_in[0]
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.847     1.945    CLK_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  COUNT_reg[0]/C
                         clock pessimism             -0.514     1.430    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.091     1.521    COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.835    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y75    COUNT_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y75    COUNT_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y75    COUNT_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y75    COUNT_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y75    COUNT_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y75    COUNT_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y75    COUNT_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y75    COUNT_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y75    COUNT_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y75    COUNT_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y75    COUNT_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y75    COUNT_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y75    COUNT_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y75    COUNT_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y75    COUNT_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y75    COUNT_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y75    COUNT_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y75    COUNT_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y75    COUNT_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y75    COUNT_reg[3]/C



