// Seed: 679386615
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output wor id_2,
    output wor id_3,
    output uwire id_4,
    input tri id_5
);
  `define pp_7 0
  assign id_3 = id_5;
  logic id_8;
  ;
  assign `pp_7 = 1;
  assign id_1  = `pp_7;
  parameter id_9 = 1'b0;
  assign id_4 = id_0;
  always @(posedge id_9);
endmodule
module module_1 #(
    parameter id_2 = 32'd10
) (
    input  wor  id_0,
    output wire id_1
    , id_4,
    input  tri  _id_2
);
  for (id_5 = -1; id_4; id_4[-1][id_2] = id_4 - (1)) begin : LABEL_0
    wire id_6;
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
