Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 00:58:16 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_476_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 Delay1No19_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 1.020ns (29.677%)  route 2.417ns (70.323%))
  Logic Levels:           10  (CARRY8=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 6.660 - 4.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.167ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.000ns (routing 1.060ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=35161, routed)       2.239     3.190    Delay1No19_instance/clk_IBUF_BUFG
    SLICE_X108Y290       FDCE                                         r  Delay1No19_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y290       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.269 r  Delay1No19_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.866     4.135    Delay1No18_instance/Delay1No19_out[1]
    SLICE_X90Y331        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     4.225 r  Delay1No18_instance/geqOp_carry_i_16__2/O
                         net (fo=1, routed)           0.009     4.234    Sum10_3_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X90Y331        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.424 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.450    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X90Y332        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.465 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.491    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X90Y333        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.543 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.259     4.802    Delay1No19_instance/CO[0]
    SLICE_X92Y332        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     4.943 r  Delay1No19_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.136     5.079    Delay1No18_instance/Y_reg[23]_0[0]
    SLICE_X91Y332        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.228 r  Delay1No18_instance/shiftedFracY_d1[49]_i_8__2/O
                         net (fo=1, routed)           0.236     5.464    Delay1No18_instance/shiftedFracY_d1[49]_i_8__2_n_0
    SLICE_X89Y332        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.514 r  Delay1No18_instance/shiftedFracY_d1[49]_i_3__2/O
                         net (fo=3, routed)           0.239     5.753    Delay1No18_instance/Sum10_3_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X91Y331        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.806 r  Delay1No18_instance/shiftedFracY_d1[33]_i_3__2/O
                         net (fo=48, routed)          0.401     6.207    Delay1No19_instance/shiftVal__5[1]
    SLICE_X88Y335        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     6.357 r  Delay1No19_instance/shiftedFracY_d1[33]_i_4__2/O
                         net (fo=2, routed)           0.147     6.504    Delay1No18_instance/Y_reg[26]_0[10]
    SLICE_X87Y335        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     6.555 r  Delay1No18_instance/shiftedFracY_d1[33]_i_1__2/O
                         net (fo=1, routed)           0.072     6.627    Sum10_3_impl_instance/FPAddSubOp_instance/D[22]
    SLICE_X87Y335        FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=35161, routed)       2.000     6.660    Sum10_3_impl_instance/FPAddSubOp_instance/clk
    SLICE_X87Y335        FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/C
                         clock pessimism              0.402     7.062    
                         clock uncertainty           -0.035     7.027    
    SLICE_X87Y335        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.052    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]
  -------------------------------------------------------------------
                         required time                          7.052    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  0.425    




