
==========================================================================
03_timer_unit.dpl check_setup
--------------------------------------------------------------------------
1

==========================================================================
03_timer_unit.dpl report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
03_timer_unit.dpl report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
03_timer_unit.dpl report_worst_slack
--------------------------------------------------------------------------
worst slack 4.60

==========================================================================
03_timer_unit.dpl report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: s_ref_clk0_reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: s_ref_clk1_reg (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ s_ref_clk0_reg/CLK (sg13g2_dfrbp_1)
     1    0.00    0.02    0.18    0.18 v s_ref_clk0_reg/Q (sg13g2_dfrbp_1)
                                         s_ref_clk0 (net)
                  0.02    0.00    0.18 v s_ref_clk1_reg/D (sg13g2_dfrbp_1)
                                  0.18   data arrival time

                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                                  0.10 ^ s_ref_clk1_reg/CLK (sg13g2_dfrbp_1)
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
03_timer_unit.dpl report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_valid_o_reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: r_rdata_o[13] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00 ^ r_valid_o_reg/CLK (sg13g2_dfrbp_2)
     2    0.52    1.06    0.99    0.99 ^ r_valid_o_reg/Q (sg13g2_dfrbp_2)
                                         r_valid_o (net)
                  1.06    0.00    0.99 ^ _2552_/A (sg13g2_nand3_1)
     1    0.00    0.19    0.21    1.21 v _2552_/Y (sg13g2_nand3_1)
                                         _0727_ (net)
                  0.19    0.00    1.21 v _2553_/B (sg13g2_nor2_1)
     1    0.00    0.08    0.10    1.30 ^ _2553_/Y (sg13g2_nor2_1)
                                         _0728_ (net)
                  0.08    0.00    1.30 ^ _2554_/B1 (sg13g2_o21ai_1)
     1    0.00    0.05    0.08    1.38 v _2554_/Y (sg13g2_o21ai_1)
                                         _0729_ (net)
                  0.05    0.00    1.38 v fanout25/A (sg13g2_buf_2)
     5    0.03    0.06    0.12    1.50 v fanout25/X (sg13g2_buf_2)
                                         net25 (net)
                  0.06    0.00    1.50 v fanout24/A (sg13g2_buf_4)
     8    0.06    0.06    0.13    1.63 v fanout24/X (sg13g2_buf_4)
                                         net24 (net)
                  0.06    0.00    1.63 v fanout23/A (sg13g2_buf_4)
     8    0.06    0.06    0.12    1.75 v fanout23/X (sg13g2_buf_4)
                                         net23 (net)
                  0.06    0.00    1.75 v _2639_/A (sg13g2_nor2b_2)
     1    0.52    2.09    1.50    3.25 ^ _2639_/Y (sg13g2_nor2b_2)
                                         r_rdata_o[13] (net)
                  2.09    0.04    3.30 ^ r_rdata_o[13] (out)
                                  3.30   data arrival time

                         10.00   10.00   max_delay
                         -0.10    9.90   clock uncertainty
                          0.00    9.90   clock reconvergence pessimism
                         -2.00    7.90   output external delay
                                  7.90   data required time
-----------------------------------------------------------------------------
                                  7.90   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                  4.60   slack (MET)



==========================================================================
03_timer_unit.dpl report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_valid_o_reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: r_rdata_o[13] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00 ^ r_valid_o_reg/CLK (sg13g2_dfrbp_2)
     2    0.52    1.06    0.99    0.99 ^ r_valid_o_reg/Q (sg13g2_dfrbp_2)
                                         r_valid_o (net)
                  1.06    0.00    0.99 ^ _2552_/A (sg13g2_nand3_1)
     1    0.00    0.19    0.21    1.21 v _2552_/Y (sg13g2_nand3_1)
                                         _0727_ (net)
                  0.19    0.00    1.21 v _2553_/B (sg13g2_nor2_1)
     1    0.00    0.08    0.10    1.30 ^ _2553_/Y (sg13g2_nor2_1)
                                         _0728_ (net)
                  0.08    0.00    1.30 ^ _2554_/B1 (sg13g2_o21ai_1)
     1    0.00    0.05    0.08    1.38 v _2554_/Y (sg13g2_o21ai_1)
                                         _0729_ (net)
                  0.05    0.00    1.38 v fanout25/A (sg13g2_buf_2)
     5    0.03    0.06    0.12    1.50 v fanout25/X (sg13g2_buf_2)
                                         net25 (net)
                  0.06    0.00    1.50 v fanout24/A (sg13g2_buf_4)
     8    0.06    0.06    0.13    1.63 v fanout24/X (sg13g2_buf_4)
                                         net24 (net)
                  0.06    0.00    1.63 v fanout23/A (sg13g2_buf_4)
     8    0.06    0.06    0.12    1.75 v fanout23/X (sg13g2_buf_4)
                                         net23 (net)
                  0.06    0.00    1.75 v _2639_/A (sg13g2_nor2b_2)
     1    0.52    2.09    1.50    3.25 ^ _2639_/Y (sg13g2_nor2b_2)
                                         r_rdata_o[13] (net)
                  2.09    0.04    3.30 ^ r_rdata_o[13] (out)
                                  3.30   data arrival time

                         10.00   10.00   max_delay
                         -0.10    9.90   clock uncertainty
                          0.00    9.90   clock reconvergence pessimism
                         -2.00    7.90   output external delay
                                  7.90   data required time
-----------------------------------------------------------------------------
                                  7.90   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                  4.60   slack (MET)



==========================================================================
03_timer_unit.dpl report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
03_timer_unit.dpl max_slew_check_slack
--------------------------------------------------------------------------
0.3846205770969391

==========================================================================
03_timer_unit.dpl max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
03_timer_unit.dpl max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1534

==========================================================================
03_timer_unit.dpl max_fanout_check_slack
--------------------------------------------------------------------------
0.0

==========================================================================
03_timer_unit.dpl max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
03_timer_unit.dpl max_fanout_check_slack_limit
--------------------------------------------------------------------------
0.0000

==========================================================================
03_timer_unit.dpl max_capacitance_check_slack
--------------------------------------------------------------------------
-0.21375103294849396

==========================================================================
03_timer_unit.dpl max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
03_timer_unit.dpl max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7125

==========================================================================
03_timer_unit.dpl max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
03_timer_unit.dpl max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
03_timer_unit.dpl max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
03_timer_unit.dpl setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
03_timer_unit.dpl hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
03_timer_unit.dpl critical path delay
--------------------------------------------------------------------------
3.2960

==========================================================================
03_timer_unit.dpl critical path slack
--------------------------------------------------------------------------
4.6040

==========================================================================
03_timer_unit.dpl slack div critical path delay
--------------------------------------------------------------------------
139.684466

==========================================================================
03_timer_unit.dpl report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.64e-03   1.11e-04   1.50e-07   1.75e-03  84.6%
Combinational          1.98e-04   1.19e-04   2.04e-07   3.18e-04  15.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.84e-03   2.30e-04   3.54e-07   2.07e-03 100.0%
                          88.8%      11.1%       0.0%

==========================================================================
03_timer_unit.dpl report_design_area
--------------------------------------------------------------------------

==========================================================================
03_timer_unit.dpl area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              44100.0 um2
Core Area:             39249.1008 um2
Total Area:            29006.8128 um2
Total Active Area:     29006.8128 um2

Core Utilization:      0.7390440088757396
Std Cell Utilization:  0.7390440088757396

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           29006.813       29006.813       0.000           0.000           0.000           1690            1690            0               0               0               29006.813       29006.813       0.000           0.000           0.000           1690            1690            0               0               0               
