TRACE::2020-07-10.19:02:19::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:19::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:19::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:23::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-10.19:02:23::SCWPlatform::Opened new HwDB with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:23::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-07-10.19:02:23::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_design_wrapper",
	"systems":	[{
			"systemName":	"mb_design_wrapper",
			"systemDesc":	"mb_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_design_wrapper"
		}]
}
TRACE::2020-07-10.19:02:23::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-07-10.19:02:23::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2020-07-10.19:02:23::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_design_wrapper",
	"systems":	[{
			"systemName":	"mb_design_wrapper",
			"systemDesc":	"mb_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_design_wrapper"
		}]
}
TRACE::2020-07-10.19:02:23::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_design_wrapper",
	"systems":	[{
			"systemName":	"mb_design_wrapper",
			"systemDesc":	"mb_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_design_wrapper"
		}]
}
TRACE::2020-07-10.19:02:23::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:23::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:23::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:23::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:23::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-10.19:02:23::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:23::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:23::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:23::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:23::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:23::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:23::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:23::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:23::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-10.19:02:23::SCWMssOS::No sw design opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:23::SCWMssOS::mss does not exists at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:23::SCWMssOS::Creating sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:23::SCWMssOS::Adding the swdes entry, created swdb C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:23::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:23::SCWMssOS::Writing mss at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:23::SCWMssOS::Completed writing the mss file at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-07-10.19:02:23::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-07-10.19:02:23::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-07-10.19:02:23::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:23::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:23::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:23::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:23::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-07-10.19:02:23::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:23::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:23::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:23::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:23::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:23::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-07-10.19:02:23::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:23::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:23::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:24::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:24::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:24::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:24::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:24::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-07-10.19:02:24::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:24::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_design_wrapper",
	"systems":	[{
			"systemName":	"mb_design_wrapper",
			"systemDesc":	"mb_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-10.19:02:24::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:24::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:24::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:24::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:24::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:24::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:24::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:24::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:24::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-07-10.19:02:24::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:24::SCWMssOS::Completed writing the mss file at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-07-10.19:02:24::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-07-10.19:02:29::SCWPlatform::Started generating the artifacts platform mb_design_wrapper
TRACE::2020-07-10.19:02:29::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-10.19:02:29::SCWPlatform::Started generating the artifacts for system configuration mb_design_wrapper
LOG::2020-07-10.19:02:29::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-10.19:02:29::SCWSystem::Not a boot domain 
LOG::2020-07-10.19:02:29::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-10.19:02:29::SCWDomain::Generating domain artifcats
TRACE::2020-07-10.19:02:29::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-10.19:02:29::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-10.19:02:29::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:29::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:29::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:29::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:29::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:29::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:29::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:29::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

KEYINFO::2020-07-10.19:02:29::SCWMssOS::Could not open the swdb for C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2020-07-10.19:02:29::SCWMssOS::Could not open the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-07-10.19:02:29::SCWMssOS::Cleared the swdb table entry
TRACE::2020-07-10.19:02:29::SCWMssOS::No sw design opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:29::SCWMssOS::mss exists loading the mss file  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:29::SCWMssOS::Opened the sw design from mss  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:29::SCWMssOS::Adding the swdes entry C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-07-10.19:02:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-10.19:02:29::SCWMssOS::Opened the sw design.  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:29::SCWMssOS::Completed writing the mss file at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-07-10.19:02:29::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-10.19:02:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-10.19:02:29::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-07-10.19:02:29::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-10.19:02:29::SCWMssOS::Copying to export directory.
TRACE::2020-07-10.19:02:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-10.19:02:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-10.19:02:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-10.19:02:29::SCWSystem::Completed Processing the sysconfig mb_design_wrapper
LOG::2020-07-10.19:02:29::SCWPlatform::Completed generating the artifacts for system configuration mb_design_wrapper
TRACE::2020-07-10.19:02:29::SCWPlatform::Started preparing the platform 
TRACE::2020-07-10.19:02:29::SCWSystem::Writing the bif file for system config mb_design_wrapper
TRACE::2020-07-10.19:02:29::SCWSystem::dir created 
TRACE::2020-07-10.19:02:29::SCWSystem::Writing the bif 
TRACE::2020-07-10.19:02:29::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-10.19:02:29::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-10.19:02:29::SCWPlatform::Completed generating the platform
TRACE::2020-07-10.19:02:29::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:29::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:29::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:29::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:29::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:29::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:29::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:29::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:29::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:30::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:30::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:30::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:30::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:30::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:30::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:30::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_design_wrapper",
	"systems":	[{
			"systemName":	"mb_design_wrapper",
			"systemDesc":	"mb_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5972e2f8af6b501131b9206a3a9a4ccf",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-10.19:02:30::SCWPlatform::updated the xpfm file.
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:30::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:30::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:30::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:30::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:30::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:30::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:30::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:30::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:30::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:30::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:30::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:30::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_design_wrapper",
	"systems":	[{
			"systemName":	"mb_design_wrapper",
			"systemDesc":	"mb_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5972e2f8af6b501131b9206a3a9a4ccf",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:30::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:30::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:30::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:30::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:30::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:30::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:30::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:30::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:30::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:30::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:30::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:30::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:30::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:30::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:30::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:31::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:31::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:31::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:31::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:31::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_design_wrapper",
	"systems":	[{
			"systemName":	"mb_design_wrapper",
			"systemDesc":	"mb_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5972e2f8af6b501131b9206a3a9a4ccf",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-07-10.19:02:31::SCWPlatform::Started generating the artifacts platform mb_design_wrapper
TRACE::2020-07-10.19:02:31::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-10.19:02:31::SCWPlatform::Started generating the artifacts for system configuration mb_design_wrapper
LOG::2020-07-10.19:02:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-10.19:02:31::SCWDomain::Generating domain artifcats
TRACE::2020-07-10.19:02:31::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-10.19:02:31::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-10.19:02:31::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:31::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:31::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:31::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:31::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:31::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:31::SCWMssOS::Completed writing the mss file at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-07-10.19:02:31::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-10.19:02:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-10.19:02:31::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-07-10.19:02:31::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-10.19:02:31::SCWMssOS::Copying to export directory.
TRACE::2020-07-10.19:02:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-10.19:02:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-10.19:02:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-10.19:02:31::SCWSystem::Completed Processing the sysconfig mb_design_wrapper
LOG::2020-07-10.19:02:31::SCWPlatform::Completed generating the artifacts for system configuration mb_design_wrapper
TRACE::2020-07-10.19:02:31::SCWPlatform::Started preparing the platform 
TRACE::2020-07-10.19:02:31::SCWSystem::Writing the bif file for system config mb_design_wrapper
TRACE::2020-07-10.19:02:31::SCWSystem::dir created 
TRACE::2020-07-10.19:02:31::SCWSystem::Writing the bif 
TRACE::2020-07-10.19:02:31::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-10.19:02:31::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-10.19:02:31::SCWPlatform::Completed generating the platform
TRACE::2020-07-10.19:02:31::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:31::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:31::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:31::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:31::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:31::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:31::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:31::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:31::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:31::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:31::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:31::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:31::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:02:31::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:02:31::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:02:31::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:02:31::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:02:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:02:31::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:02:31::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:02:31::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_design_wrapper",
	"systems":	[{
			"systemName":	"mb_design_wrapper",
			"systemDesc":	"mb_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5972e2f8af6b501131b9206a3a9a4ccf",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-10.19:02:31::SCWPlatform::updated the xpfm file.
LOG::2020-07-10.19:03:10::SCWPlatform::Started generating the artifacts platform mb_design_wrapper
TRACE::2020-07-10.19:03:10::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-10.19:03:10::SCWPlatform::Started generating the artifacts for system configuration mb_design_wrapper
LOG::2020-07-10.19:03:10::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-10.19:03:10::SCWSystem::Not a boot domain 
LOG::2020-07-10.19:03:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-10.19:03:10::SCWDomain::Generating domain artifcats
TRACE::2020-07-10.19:03:10::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-10.19:03:10::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-10.19:03:10::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:10::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:10::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:10::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:03:10::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:03:10::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:03:10::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:03:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:03:10::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:03:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:03:10::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:03:10::SCWMssOS::Completed writing the mss file at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-07-10.19:03:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:03:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-10.19:03:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-10.19:03:10::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-07-10.19:03:10::SCWMssOS::doing bsp build ... 
TRACE::2020-07-10.19:03:10::SCWMssOS::System Command Ran  C: & cd  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-07-10.19:03:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-07-10.19:03:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-07-10.19:03:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-07-10.19:03:10::SCWMssOS::nction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-07-10.19:03:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-07-10.19:03:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-07-10.19:03:11::SCWMssOS::nction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/DistanciaEuclidianaV3_v1_0/src"

TRACE::2020-07-10.19:03:11::SCWMssOS::make -C microblaze_0/libsrc/DistanciaEuclidianaV3_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-07-10.19:03:11::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPI
TRACE::2020-07-10.19:03:11::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2020-07-10.19:03:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-07-10.19:03:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-07-10.19:03:11::SCWMssOS::nction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2020-07-10.19:03:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-07-10.19:03:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-07-10.19:03:11::SCWMssOS::unction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-07-10.19:03:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-07-10.19:03:11::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-07-10.19:03:11::SCWMssOS::g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-07-10.19:03:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-07-10.19:03:11::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-07-10.19:03:11::SCWMssOS::function-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-07-10.19:03:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-07-10.19:03:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-07-10.19:03:11::SCWMssOS::-ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2020-07-10.19:03:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.19:03:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.19:03:11::SCWMssOS::ion-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:11::SCWMssOS::"Compiling bram"

TRACE::2020-07-10.19:03:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2020-07-10.19:03:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.19:03:12::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.19:03:12::SCWMssOS::ion-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:13::SCWMssOS::"Compiling cpu"

TRACE::2020-07-10.19:03:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/DistanciaEuclidianaV3_v1_0/src"

TRACE::2020-07-10.19:03:13::SCWMssOS::make -C microblaze_0/libsrc/DistanciaEuclidianaV3_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-07-10.19:03:13::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER
TRACE::2020-07-10.19:03:13::SCWMssOS::_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:13::SCWMssOS::"Compiling DistanciaEuclidianaV3..."

TRACE::2020-07-10.19:03:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2020-07-10.19:03:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-07-10.19:03:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-07-10.19:03:13::SCWMssOS::ion-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:13::SCWMssOS::"Compiling gpio"

TRACE::2020-07-10.19:03:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_10/src"

TRACE::2020-07-10.19:03:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-07-10.19:03:14::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-07-10.19:03:14::SCWMssOS::tion-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:14::SCWMssOS::"Compiling intc"

TRACE::2020-07-10.19:03:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2020-07-10.19:03:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-07-10.19:03:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-07-10.19:03:15::SCWMssOS::ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:15::SCWMssOS::"Compiling standalone";

TRACE::2020-07-10.19:03:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_5/src"

TRACE::2020-07-10.19:03:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-07-10.19:03:18::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-07-10.19:03:18::SCWMssOS::ction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:18::SCWMssOS::"Compiling tmrctr"

TRACE::2020-07-10.19:03:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2020-07-10.19:03:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-07-10.19:03:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-07-10.19:03:20::SCWMssOS::unction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-07-10.19:03:20::SCWMssOS::"Compiling uartlite"

TRACE::2020-07-10.19:03:20::SCWMssOS::'Finished building libraries'

TRACE::2020-07-10.19:03:21::SCWMssOS::Copying to export directory.
TRACE::2020-07-10.19:03:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-10.19:03:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-10.19:03:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-10.19:03:21::SCWSystem::Completed Processing the sysconfig mb_design_wrapper
LOG::2020-07-10.19:03:21::SCWPlatform::Completed generating the artifacts for system configuration mb_design_wrapper
TRACE::2020-07-10.19:03:21::SCWPlatform::Started preparing the platform 
TRACE::2020-07-10.19:03:21::SCWSystem::Writing the bif file for system config mb_design_wrapper
TRACE::2020-07-10.19:03:21::SCWSystem::dir created 
TRACE::2020-07-10.19:03:21::SCWSystem::Writing the bif 
TRACE::2020-07-10.19:03:21::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-10.19:03:21::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-10.19:03:21::SCWPlatform::Completed generating the platform
TRACE::2020-07-10.19:03:21::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:03:21::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:03:21::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:03:21::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:03:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:03:21::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:03:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:03:21::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:03:21::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:03:21::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:03:21::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:03:21::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:03:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:03:21::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:03:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:03:21::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:03:21::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:03:21::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:03:21::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:03:21::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:03:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:03:21::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:03:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:03:21::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:03:21::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_design_wrapper",
	"systems":	[{
			"systemName":	"mb_design_wrapper",
			"systemDesc":	"mb_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5972e2f8af6b501131b9206a3a9a4ccf",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-10.19:03:21::SCWPlatform::updated the xpfm file.
TRACE::2020-07-10.19:03:21::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-10.19:03:21::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-10.19:03:21::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-10.19:03:21::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_0
TRACE::2020-07-10.19:03:21::SCWPlatform::Opened existing hwdb mb_design_wrapper_0
TRACE::2020-07-10.19:03:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-10.19:03:21::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-10.19:03:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-10.19:03:21::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:06::SCWPlatform::Clearing the existing platform
TRACE::2020-07-11.10:35:06::SCWSystem::Clearing the existing sysconfig
TRACE::2020-07-11.10:35:06::SCWMssOS::Removing the swdes entry for  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:06::SCWSystem::Clearing the domains completed.
TRACE::2020-07-11.10:35:06::SCWPlatform::Clearing the opened hw db.
TRACE::2020-07-11.10:35:06::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:06::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:06::SCWPlatform:: Platform location is C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.10:35:06::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:06::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:06::SCWPlatform::Removing the HwDB with name C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:06::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:06::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:06::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:06::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.10:35:06::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:06::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-11.10:35:06::SCWPlatform::Opened new HwDB with name mb_design_wrapper_2
TRACE::2020-07-11.10:35:06::SCWReader::Active system found as  mb_design_wrapper
TRACE::2020-07-11.10:35:06::SCWReader::Handling sysconfig mb_design_wrapper
TRACE::2020-07-11.10:35:07::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-11.10:35:07::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.10:35:07::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:07::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_2
TRACE::2020-07-11.10:35:07::SCWPlatform::Opened existing hwdb mb_design_wrapper_2
TRACE::2020-07-11.10:35:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.10:35:07::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.10:35:07::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:07::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_2
TRACE::2020-07-11.10:35:07::SCWPlatform::Opened existing hwdb mb_design_wrapper_2
TRACE::2020-07-11.10:35:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.10:35:07::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.10:35:07::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:07::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_2
TRACE::2020-07-11.10:35:07::SCWPlatform::Opened existing hwdb mb_design_wrapper_2
TRACE::2020-07-11.10:35:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.10:35:07::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-11.10:35:07::SCWMssOS::No sw design opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:07::SCWMssOS::mss exists loading the mss file  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:07::SCWMssOS::Opened the sw design from mss  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:07::SCWMssOS::Adding the swdes entry C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-07-11.10:35:07::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-11.10:35:07::SCWMssOS::Opened the sw design.  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-11.10:35:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-11.10:35:07::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.10:35:07::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:07::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_2
TRACE::2020-07-11.10:35:07::SCWPlatform::Opened existing hwdb mb_design_wrapper_2
TRACE::2020-07-11.10:35:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.10:35:07::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-11.10:35:07::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:07::SCWReader::No isolation master present  
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform:: Platform location is C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa
TRACE::2020-07-11.10:35:14::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.10:35:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-07-11.10:35:14::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.10:35:14::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:14::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_2
TRACE::2020-07-11.10:35:14::SCWPlatform::Opened existing hwdb mb_design_wrapper_2
TRACE::2020-07-11.10:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.10:35:14::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.10:35:14::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:14::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_2
TRACE::2020-07-11.10:35:14::SCWPlatform::Opened existing hwdb mb_design_wrapper_2
TRACE::2020-07-11.10:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.10:35:14::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-11.10:35:14::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:14::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa
TRACE::2020-07-11.10:35:14::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:14::SCWPlatform::update - Opened existing hwdb mb_design_wrapper_3
TRACE::2020-07-11.10:35:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.10:35:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-07-11.10:35:14::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.10:35:14::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:14::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-11.10:35:15::SCWPlatform::Opened new HwDB with name mb_design_wrapper_4
TRACE::2020-07-11.10:35:15::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:15::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:15::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:15::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.10:35:15::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:15::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:15::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_4
TRACE::2020-07-11.10:35:15::SCWPlatform::Opened existing hwdb mb_design_wrapper_4
TRACE::2020-07-11.10:35:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.10:35:15::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-11.10:35:15::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:15::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_design_wrapper",
	"systems":	[{
			"systemName":	"mb_design_wrapper",
			"systemDesc":	"mb_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5972e2f8af6b501131b9206a3a9a4ccf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-07-11.10:35:22::SCWPlatform::Started generating the artifacts platform mb_design_wrapper
TRACE::2020-07-11.10:35:22::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-11.10:35:22::SCWPlatform::Started generating the artifacts for system configuration mb_design_wrapper
LOG::2020-07-11.10:35:22::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-11.10:35:22::SCWSystem::Not a boot domain 
LOG::2020-07-11.10:35:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-11.10:35:22::SCWDomain::Generating domain artifcats
TRACE::2020-07-11.10:35:22::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-11.10:35:22::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-11.10:35:22::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:22::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:22::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:22::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.10:35:22::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:22::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:22::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_4
TRACE::2020-07-11.10:35:22::SCWPlatform::Opened existing hwdb mb_design_wrapper_4
TRACE::2020-07-11.10:35:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.10:35:23::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-11.10:35:23::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:23::SCWMssOS::Completed writing the mss file at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-07-11.10:35:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-11.10:35:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-11.10:35:23::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-07-11.10:35:23::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-11.10:35:23::SCWMssOS::Copying to export directory.
TRACE::2020-07-11.10:35:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-11.10:35:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-11.10:35:23::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-11.10:35:23::SCWSystem::Completed Processing the sysconfig mb_design_wrapper
LOG::2020-07-11.10:35:23::SCWPlatform::Completed generating the artifacts for system configuration mb_design_wrapper
TRACE::2020-07-11.10:35:23::SCWPlatform::Started preparing the platform 
TRACE::2020-07-11.10:35:23::SCWSystem::Writing the bif file for system config mb_design_wrapper
TRACE::2020-07-11.10:35:23::SCWSystem::dir created 
TRACE::2020-07-11.10:35:23::SCWSystem::Writing the bif 
TRACE::2020-07-11.10:35:23::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-11.10:35:23::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-11.10:35:23::SCWPlatform::Completed generating the platform
TRACE::2020-07-11.10:35:23::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:23::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:23::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:23::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.10:35:23::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:23::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_4
TRACE::2020-07-11.10:35:23::SCWPlatform::Opened existing hwdb mb_design_wrapper_4
TRACE::2020-07-11.10:35:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.10:35:23::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-11.10:35:23::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:23::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_design_wrapper",
	"systems":	[{
			"systemName":	"mb_design_wrapper",
			"systemDesc":	"mb_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5972e2f8af6b501131b9206a3a9a4ccf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-11.10:35:23::SCWPlatform::updated the xpfm file.
TRACE::2020-07-11.10:35:23::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:23::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:23::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:23::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.10:35:23::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.10:35:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.10:35:23::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_4
TRACE::2020-07-11.10:35:23::SCWPlatform::Opened existing hwdb mb_design_wrapper_4
TRACE::2020-07-11.10:35:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.10:35:23::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.10:35:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-11.10:35:23::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:50:53::SCWPlatform::Clearing the existing platform
TRACE::2020-07-11.19:50:53::SCWSystem::Clearing the existing sysconfig
TRACE::2020-07-11.19:50:53::SCWMssOS::Removing the swdes entry for  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:50:53::SCWSystem::Clearing the domains completed.
TRACE::2020-07-11.19:50:53::SCWPlatform::Clearing the opened hw db.
TRACE::2020-07-11.19:50:53::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:53::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:53::SCWPlatform:: Platform location is C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.19:50:53::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:53::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:50:53::SCWPlatform::Removing the HwDB with name C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.19:50:54::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:50:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-11.19:50:54::SCWPlatform::Opened new HwDB with name mb_design_wrapper_6
TRACE::2020-07-11.19:50:54::SCWReader::Active system found as  mb_design_wrapper
TRACE::2020-07-11.19:50:54::SCWReader::Handling sysconfig mb_design_wrapper
TRACE::2020-07-11.19:50:54::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-11.19:50:54::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.19:50:54::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:50:54::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_6
TRACE::2020-07-11.19:50:54::SCWPlatform::Opened existing hwdb mb_design_wrapper_6
TRACE::2020-07-11.19:50:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.19:50:54::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.19:50:54::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:50:54::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_6
TRACE::2020-07-11.19:50:54::SCWPlatform::Opened existing hwdb mb_design_wrapper_6
TRACE::2020-07-11.19:50:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.19:50:54::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.19:50:54::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:50:54::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_6
TRACE::2020-07-11.19:50:54::SCWPlatform::Opened existing hwdb mb_design_wrapper_6
TRACE::2020-07-11.19:50:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.19:50:54::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:50:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-11.19:50:54::SCWMssOS::No sw design opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:50:54::SCWMssOS::mss exists loading the mss file  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:50:54::SCWMssOS::Opened the sw design from mss  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:50:54::SCWMssOS::Adding the swdes entry C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-07-11.19:50:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-07-11.19:50:54::SCWMssOS::Opened the sw design.  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:50:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-07-11.19:50:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-07-11.19:50:54::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.19:50:54::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:54::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:50:54::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_6
TRACE::2020-07-11.19:50:54::SCWPlatform::Opened existing hwdb mb_design_wrapper_6
TRACE::2020-07-11.19:50:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.19:50:54::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:50:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-11.19:50:54::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:50:54::SCWReader::No isolation master present  
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform:: Platform location is C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa
TRACE::2020-07-11.19:50:57::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.19:50:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-07-11.19:50:57::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.19:50:57::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:50:57::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_6
TRACE::2020-07-11.19:50:57::SCWPlatform::Opened existing hwdb mb_design_wrapper_6
TRACE::2020-07-11.19:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.19:50:57::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.19:50:57::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:50:57::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_6
TRACE::2020-07-11.19:50:57::SCWPlatform::Opened existing hwdb mb_design_wrapper_6
TRACE::2020-07-11.19:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.19:50:57::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:50:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-11.19:50:57::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:50:57::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa
TRACE::2020-07-11.19:50:57::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/tempdsa/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:50:57::SCWPlatform::update - Opened existing hwdb mb_design_wrapper_7
TRACE::2020-07-11.19:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.19:50:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-07-11.19:50:57::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.19:50:57::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:57::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:50:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-11.19:50:58::SCWPlatform::Opened new HwDB with name mb_design_wrapper_8
TRACE::2020-07-11.19:50:58::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:58::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:58::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:58::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.19:50:58::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:50:58::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:50:58::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_8
TRACE::2020-07-11.19:50:58::SCWPlatform::Opened existing hwdb mb_design_wrapper_8
TRACE::2020-07-11.19:50:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.19:50:58::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:50:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-11.19:50:58::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:50:58::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_design_wrapper",
	"systems":	[{
			"systemName":	"mb_design_wrapper",
			"systemDesc":	"mb_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5972e2f8af6b501131b9206a3a9a4ccf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-07-11.19:51:07::SCWPlatform::Started generating the artifacts platform mb_design_wrapper
TRACE::2020-07-11.19:51:07::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-11.19:51:07::SCWPlatform::Started generating the artifacts for system configuration mb_design_wrapper
LOG::2020-07-11.19:51:07::SCWSystem::Checking the domain standalone_domain
LOG::2020-07-11.19:51:07::SCWSystem::Not a boot domain 
LOG::2020-07-11.19:51:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-07-11.19:51:07::SCWDomain::Generating domain artifcats
TRACE::2020-07-11.19:51:07::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-11.19:51:07::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-11.19:51:07::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:51:07::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:51:07::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:51:07::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.19:51:07::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:51:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:51:07::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_8
TRACE::2020-07-11.19:51:07::SCWPlatform::Opened existing hwdb mb_design_wrapper_8
TRACE::2020-07-11.19:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.19:51:07::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:51:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-11.19:51:07::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:51:07::SCWMssOS::Completed writing the mss file at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-07-11.19:51:07::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:51:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-11.19:51:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-11.19:51:07::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-07-11.19:51:07::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-11.19:51:07::SCWMssOS::Copying to export directory.
TRACE::2020-07-11.19:51:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-11.19:51:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-11.19:51:07::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-07-11.19:51:07::SCWSystem::Completed Processing the sysconfig mb_design_wrapper
LOG::2020-07-11.19:51:07::SCWPlatform::Completed generating the artifacts for system configuration mb_design_wrapper
TRACE::2020-07-11.19:51:07::SCWPlatform::Started preparing the platform 
TRACE::2020-07-11.19:51:07::SCWSystem::Writing the bif file for system config mb_design_wrapper
TRACE::2020-07-11.19:51:07::SCWSystem::dir created 
TRACE::2020-07-11.19:51:07::SCWSystem::Writing the bif 
TRACE::2020-07-11.19:51:07::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-11.19:51:07::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-11.19:51:07::SCWPlatform::Completed generating the platform
TRACE::2020-07-11.19:51:07::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:51:07::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:51:07::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:51:07::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.19:51:07::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:51:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:51:07::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_8
TRACE::2020-07-11.19:51:07::SCWPlatform::Opened existing hwdb mb_design_wrapper_8
TRACE::2020-07-11.19:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.19:51:07::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:51:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-11.19:51:07::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:51:07::SCWWriter::formatted JSON is {
	"platformName":	"mb_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mb_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mb_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mb_design_wrapper",
	"systems":	[{
			"systemName":	"mb_design_wrapper",
			"systemDesc":	"mb_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mb_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"5972e2f8af6b501131b9206a3a9a4ccf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-11.19:51:07::SCWPlatform::updated the xpfm file.
TRACE::2020-07-11.19:51:07::SCWPlatform::Trying to open the hw design at C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:51:07::SCWPlatform::DSA given C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:51:07::SCWPlatform::DSA absoulate path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:51:07::SCWPlatform::DSA directory C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw
TRACE::2020-07-11.19:51:07::SCWPlatform:: Platform Path C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/hw/mb_design_wrapper.xsa
TRACE::2020-07-11.19:51:07::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2020-07-11.19:51:07::SCWPlatform::Trying to set the existing hwdb with name mb_design_wrapper_8
TRACE::2020-07-11.19:51:07::SCWPlatform::Opened existing hwdb mb_design_wrapper_8
TRACE::2020-07-11.19:51:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.19:51:08::SCWMssOS::Checking the sw design at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-07-11.19:51:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-07-11.19:51:08::SCWMssOS::Sw design exists and opened at  C:/Users/jcoel/Desktop/CR/ProjetoFinalV3/mb_design_wrapper/microblaze_0/standalone_domain/bsp/system.mss
