// Seed: 1017499510
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_13 = id_5;
  wire id_17;
  ;
  wire id_18;
endmodule
module module_1 #(
    parameter id_13 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wand id_10;
  inout wire id_9;
  output reg id_8;
  input wire id_7;
  output reg id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_5,
      id_9,
      id_5,
      id_3,
      id_7,
      id_10,
      id_10,
      id_10,
      id_10,
      id_3,
      id_3,
      id_10,
      id_9,
      id_4
  );
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_8 = -1;
  bit id_11;
  logic id_12 = 1;
  logic [-1  ==  -1 'b0 : 1] _id_13;
  assign id_10 = -1;
  assign id_11 = 1;
  always id_6 <= #1 -1;
  initial begin : LABEL_0
    id_8 <= #1 id_2[id_13 :-1==1'b0] ==? 1;
    id_11 = id_1;
  end
endmodule
