---
content_type: resource
description: This file contains information about the lab assignment, for which student
  is supposed to write an RTL model of a two-stage pipelined MIPS processor using
  Verilog.
file: /courses/6-884-complex-digital-systems-spring-2005/aef8b6e400e1108a87c1b3bb131d86dc_lab1.pdf
file_type: application/pdf
learning_resource_types:
- Labs
license: https://creativecommons.org/licenses/by-nc-sa/4.0/
ocw_type: OCWFile
parent_title: Labs
parent_type: CourseSection
parent_uid: 60d7ef1f-e2ac-7a31-acca-64948b8b2321
resourcetype: Document
title: lab1.pdf
uid: aef8b6e4-00e1-108a-87c1-b3bb131d86dc
---
This file contains information about the lab assignment, for which student is supposed to write an RTL model of a two-stage pipelined MIPS processor using Verilog.