Benchmark: c3540

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
date
Fri May 14 00:07:57 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
c3540
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set_dont_use [get_lib_cells NangateOpenCellLibrary/*]
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
1
set_attribute [get_lib_cells NangateOpenCellLibrary/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/OR2_X1 NangateOpenCellLibrary/OR2_X2 NangateOpenCellLibrary/OR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XOR2_X1 NangateOpenCellLibrary/XOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XNOR2_X1 NangateOpenCellLibrary/XNOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 6 objects. (UID-186)
NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32
analyze -library WORK -format sverilog ../Results/$design/${design}_lock.v
Running PRESTO HDLC
Compiling source file ../Results/c3540/c3540_lock.v
Presto compilation completed successfully.
1
elaborate ${design}_lock
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c3540_lock'.
1
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{G1 G13 G20 G33 G41 G45 G50 G58 G68 G77 G87 G97 G107 G116 G124 G125 G128 G132 G137 G143 G150 G159 G169 G179 G190 G200 G213 G222 G223 G226 G232 G238 G244 G250 G257 G264 G270 G274 G283 G294 G303 G311 G317 G322 G326 G329 G330 G343 G1698 G2897}
set output_ports [all_outputs]
{G405}
set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
1
set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
1
set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
1
ungroup -flatten -all
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'c3540_lock'

Loaded alib file './alib-52/Nangate_Library_slow_ccs.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'c3540_lock'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     683.1      0.00       0.0      47.1                           10308.1729
    0:00:02     683.1      0.00       0.0      47.1                           10308.1729
    0:00:02     683.1      0.00       0.0      47.1                           10308.1729
    0:00:02     683.1      0.00       0.0      47.1                           10308.1729

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     683.1      0.00       0.0      47.1                           10308.1729
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
    0:00:03     685.7      0.00       0.0       0.0                           10372.3145
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145

  Beginning Delay Optimization
  ----------------------------
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145

  Beginning Delay Optimization
  ----------------------------
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:00     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
    0:00:01     685.7      0.00       0.0       0.0                           10372.3145
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set bus_naming_style "%s_%d"
%s_%d
define_name_rules verilog -target_bus_naming_style "%s_%d"
1
change_names -rules verilog -hier
1
write -format verilog -hierarchy -output ../Results/$design/${design}_lock_synth_2ip.v 
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c3540/c3540_lock_synth_2ip.v'.
Warning: Bus naming style currently specified as %s_%d, verilog syntax requires bus naming style to be "[]".  (VO-13)
1
exit

Thank you...

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set start [clock seconds]
1620936491
date
Fri May 14 00:08:11 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
c3540
set keysize  [getenv "KEYSIZE"]
32
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
read_verilog -netlist ../Results/$design/${design}_lock_synth_2ip.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c3540/c3540_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c3540/c3540_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c3540/c3540_lock.db:c3540_lock'
Loaded 1 design.
Current design is 'c3540_lock'.
c3540_lock
set netList [get_attribute [get_nets] full_name]
G1 G13 G20 G33 G41 G45 G50 G58 G68 G77 G87 G97 G107 G116 G124 G125 G128 G132 G137 G143 G150 G159 G169 G179 G190 G200 G213 G222 G223 G226 G232 G238 G244 G250 G257 G264 G270 G274 G283 G294 G303 G311 G317 G322 G326 G329 G330 G343 G1698 G2897 G405 n858 n859 n860 n861 n862 n863 n864 n865 n866 n867 n868 n869 n870 n871 n872 n873 n874 n875 n876 n877 n878 n879 n880 n881 n882 n883 n884 n885 n886 n887 n888 n889 n890 n891 n892 n893 n894 n895 n896 n897 n898 n899 n900 n901 n902 n903 n904 n905 n906 n907 n908 n909 n910 n911 n912 n913 n914 n915 n916 n917 n918 n919 n920 n921 n922 n923 n924 n925 n926 n927 n928 n929 n930 n931 n932 n933 n934 n935 n936 n937 n938 n939 n940 n941 n942 n943 n944 n945 n946 n947 n948 n949 n950 n951 n952 n953 n954 n955 n956 n957 n958 n959 n960 n961 n962 n963 n964 n965 n966 n967 n968 n969 n970 n971 n972 n973 n974 n975 n976 n977 n978 n979 n980 n981 n982 n983 n984 n985 n986 n987 n988 n989 n990 n991 n992 n993 n994 n995 n996 n997 n998 n999 n1000 n1001 n1002 n1003 n1004 n1005 n1006 n1007 n1008 n1009 n1010 n1011 n1012 n1013 n1014 n1015 n1016 n1017 n1018 n1019 n1020 n1021 n1022 n1023 n1024 n1025 n1026 n1027 n1028 n1029 n1030 n1031 n1032 n1033 n1034 n1035 n1036 n1037 n1038 n1039 n1040 n1041 n1042 n1043 n1044 n1045 n1046 n1047 n1048 n1049 n1050 n1051 n1052 n1053 n1054 n1055 n1056 n1057 n1058 n1059 n1060 n1061 n1062 n1063 n1064 n1065 n1066 n1067 n1068 n1069 n1070 n1071 n1072 n1073 n1074 n1075 n1076 n1077 n1078 n1079 n1080 n1081 n1082 n1083 n1084 n1085 n1086 n1087 n1088 n1089 n1090 n1091 n1092 n1093 n1094 n1095 n1096 n1097 n1098 n1099 n1100 n1101 n1102 n1103 n1104 n1105 n1106 n1107 n1108 n1109 n1110 n1111 n1112 n1113 n1114 n1115 n1116 n1117 n1118 n1119 n1120 n1121 n1122 n1123 n1124 n1125 n1126 n1127 n1128 n1129 n1130 n1131 n1132 n1133 n1134 n1135 n1136 n1137 n1138 n1139 n1140 n1141 n1142 n1143 n1144 n1145 n1146 n1147 n1148 n1149 n1150 n1151 n1152 n1153 n1154 n1155 n1156 n1157 n1158 n1159 n1160 n1161 n1162 n1163 n1164 n1165 n1166 n1167 n1168 n1169 n1170 n1171 n1172 n1173 n1174 n1175 n1176 n1177 n1178 n1179 n1180 n1181 n1182 n1183 n1184 n1185 n1186 n1187 n1188 n1189 n1190 n1191 n1192 n1193 n1194 n1195 n1196 n1197 n1198 n1199 n1200 n1201 n1202 n1203 n1204 n1205 n1206 n1207 n1208 n1209 n1210 n1211 n1212 n1213 n1214 n1215 n1216 n1217 n1218 n1219 n1220 n1221 n1222 n1223 n1224 n1225 n1226 n1227 n1228 n1229 n1230 n1231 n1232 n1233 n1234 n1235 n1236 n1237 n1238 n1239 n1240 n1241 n1242 n1243 n1244 n1245 n1246 n1247 n1248 n1249 n1250 n1251 n1252 n1253 n1254 n1255 n1256 n1257 n1258 n1259 n1260 n1261 n1262 n1263 n1264 n1265 n1266 n1267 n1268 n1269 n1270 n1271 n1272 n1273 n1274 n1275 n1276 n1277 n1278 n1279 n1280 n1281 n1282 n1283 n1284 n1285 n1286 n1287 n1288 n1289 n1290 n1291 n1292 n1293 n1294 n1295 n1296 n1297 n1298 n1299 n1300 n1301 n1302 n1303 n1304 n1305 n1306 n1307 n1308 n1309 n1310 n1311 n1312 n1313 n1314 n1315 n1316 n1317 n1318 n1319 n1320 n1321 n1322 n1323 n1324 n1325 n1326 n1327 n1328 n1329 n1330 n1331 n1332 n1333 n1334 n1335 n1336 n1337 n1338 n1339 n1340 n1341 n1342 n1343 n1344 n1345 n1346 n1347 n1348 n1349 n1350 n1351 n1352 n1353 n1354 n1355 n1356 n1357 n1358 n1359 n1360 n1361 n1362 n1363 n1364 n1365 n1366 n1367 n1368 n1369 n1370 n1371 n1372 n1373 n1374 n1375 n1376 n1377 n1378 n1379 n1380 n1381 n1382 n1383 n1384 n1385 n1386 n1387 n1388 n1389 n1390 n1391 n1392 n1393 n1394 n1395 n1396 n1397 n1398 n1399 n1400 n1401 n1402 n1403 n1404 n1405 n1406 n1407 n1408 n1409 n1410 n1411 n1412 n1413 n1414 n1415 n1416 n1417 n1418 n1419 n1420 n1421 n1422 n1423 n1424 n1425 n1426 n1427 n1428 n1429 n1430 n1431 n1432 n1433 n1434 n1435 n1436 n1437 n1438 n1439 n1440 n1441 n1442 n1443 n1444 n1445 n1446 n1447 n1448 n1449 n1450 n1451 n1452 n1453 n1454 n1455 n1456 n1457 n1458 n1459 n1460 n1461 n1462 n1463 n1464 n1465 n1466 n1467 n1468 n1469 n1470 n1471 n1472 n1473 n1474 n1475 n1476 n1477 n1478 n1479 n1480 n1481 n1482 n1483 n1484 n1485 n1486 n1487 n1488 n1489 n1490 n1491 n1492 n1493 n1494 n1495 n1496 n1497 n1498 n1499 n1500 n1501 n1502 n1503 n1504 n1505 n1506 n1507 n1508 n1509 n1510 n1511 n1512 n1513 n1514 n1515 n1516 n1517 n1518 n1519 n1520 n1521 n1522 n1523 n1524 n1525 n1526 n1527 n1528 n1529 n1530 n1531 n1532 n1533 n1534 n1535 n1536 n1537 n1538 n1539 n1540 n1541 n1542 n1543 n1544 n1545 n1546 n1547 n1548 n1549 n1550 n1551 n1552 n1553 n1554 n1555 n1556 n1557 n1558 n1559 n1560 n1561 n1562 n1563 n1564 n1565 n1566 n1567 n1568 n1569 n1570 n1571 n1572 n1573 n1574 n1575 n1576 n1577 n1578 n1579 n1580 n1581 n1582 n1583 n1584 n1585 n1586 n1587 n1588 n1589 n1590 n1591 n1592 n1593 n1594 n1595 n1596 n1597 n1598 n1599 n1600 n1601 n1602 n1603 n1604 n1605 n1606 n1607 n1608 n1609 n1610 n1611 n1612 n1613 n1614 n1615 n1616 n1617 n1618 n1619 n1620 n1621 n1622 n1623 n1624 n1625 n1626 n1627 n1628 n1629 n1630 n1631 n1632 n1633 n1634 n1635 n1636 n1637 n1638 n1639 n1640 n1641 n1642 n1643 n1644 n1645 n1646 n1647 n1648 n1649 n1650 n1651 n1652 n1653 n1654 n1655 n1656 n1657 n1658 n1659 n1660 n1661 n1662 n1663 n1664 n1665 n1666 n1667 n1668 n1669 n1670 n1671 n1672 n1673 n1674 n1675 n1676 n1677 n1678 n1679 n1680 n1681 n1682 n1683 n1684 n1685 n1686 n1687 n1688 n1689
echo -n "" > ../Results/$design/mcas_nets.txt
foreach n $netList {
    set cellSize [sizeof_collection [all_fanin -to $n -only_cells]]
    set inSize [sizeof_collection [all_fanin -to $n -startpoints_only]]

    if { $keysize == $inSize  && $cellSize < [expr $keysize*2]} {
        echo "net: $n, size: $cellSize"
	echo $n >> ../Results/$design/mcas_nets.txt
    }
}
net: n1685, size: 38
set end [clock seconds]
1620936492
puts "Time: [expr ($end - $start)]"
Time: 1
exit

Thank you...
Flipsignal is: n1685

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#!/usr/bin/tclsh
set design [getenv "DESIGN"]
c3540
set flipsignal [getenv "FLIPSIGNAL"]
n1685
set lib [getenv LIB]
2ip
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
sh mkdir -p ../Results
sh mkdir -p ../Results/$design
#read_verilog -netlist ../Results/${design}/CASlock_${design}_lock_synth_${lib}.v
read_verilog -netlist ../Results/${design}/${design}_lock_synth_${lib}.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c3540/c3540_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c3540/c3540_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c3540/c3540_lock.db:c3540_lock'
Loaded 1 design.
Current design is 'c3540_lock'.
c3540_lock
create_port CASOP -direction "out"
Creating port 'CASOP' in design 'c3540_lock'.
1
connect_net $flipsignal CASOP
Connecting net 'n1685' to port 'CASOP'.
1
proc listdiff {a b} {
    set diff {}
    foreach i $a {
        if { [lsearch -exact $b $i]==-1} {
            lappend diff $i
        }
    }
    return $diff
}
set all_ports [get_attribute [get_ports * -filter "direction == out"] full_name]
G405 CASOP
set rem_ports [listdiff $all_ports CASOP]
G405
foreach f $rem_ports {
    remove_port $f
}
Removing port 'G405' in design 'c3540_lock'.
set all_cells [get_attribute [get_cells] full_name]
U861 U862 U863 U864 U865 U866 U867 U868 U869 U870 U871 U872 U873 U874 U875 U876 U877 U878 U879 U880 U881 U882 U883 U884 U885 U886 U887 U888 U889 U890 U891 U892 U893 U894 U895 U896 U897 U898 U899 U900 U901 U902 U903 U904 U905 U906 U907 U908 U909 U910 U911 U912 U913 U914 U915 U916 U917 U918 U919 U920 U921 U922 U923 U924 U925 U926 U927 U928 U929 U930 U931 U932 U933 U934 U935 U936 U937 U938 U939 U940 U941 U942 U943 U944 U945 U946 U947 U948 U949 U950 U951 U952 U953 U954 U955 U956 U957 U958 U959 U960 U961 U962 U963 U964 U965 U966 U967 U968 U969 U970 U971 U972 U973 U974 U975 U976 U977 U978 U979 U980 U981 U982 U983 U984 U985 U986 U987 U988 U989 U990 U991 U992 U993 U994 U995 U996 U997 U998 U999 U1000 U1001 U1002 U1003 U1004 U1005 U1006 U1007 U1008 U1009 U1010 U1011 U1012 U1013 U1014 U1015 U1016 U1017 U1018 U1019 U1020 U1021 U1022 U1023 U1024 U1025 U1026 U1027 U1028 U1029 U1030 U1031 U1032 U1033 U1034 U1035 U1036 U1037 U1038 U1039 U1040 U1041 U1042 U1043 U1044 U1045 U1046 U1047 U1048 U1049 U1050 U1051 U1052 U1053 U1054 U1055 U1056 U1057 U1058 U1059 U1060 U1061 U1062 U1063 U1064 U1065 U1066 U1067 U1068 U1069 U1070 U1071 U1072 U1073 U1074 U1075 U1076 U1077 U1078 U1079 U1080 U1081 U1082 U1083 U1084 U1085 U1086 U1087 U1088 U1089 U1090 U1091 U1092 U1093 U1094 U1095 U1096 U1097 U1098 U1099 U1100 U1101 U1102 U1103 U1104 U1105 U1106 U1107 U1108 U1109 U1110 U1111 U1112 U1113 U1114 U1115 U1116 U1117 U1118 U1119 U1120 U1121 U1122 U1123 U1124 U1125 U1126 U1127 U1128 U1129 U1130 U1131 U1132 U1133 U1134 U1135 U1136 U1137 U1138 U1139 U1140 U1141 U1142 U1143 U1144 U1145 U1146 U1147 U1148 U1149 U1150 U1151 U1152 U1153 U1154 U1155 U1156 U1157 U1158 U1159 U1160 U1161 U1162 U1163 U1164 U1165 U1166 U1167 U1168 U1169 U1170 U1171 U1172 U1173 U1174 U1175 U1176 U1177 U1178 U1179 U1180 U1181 U1182 U1183 U1184 U1185 U1186 U1187 U1188 U1189 U1190 U1191 U1192 U1193 U1194 U1195 U1196 U1197 U1198 U1199 U1200 U1201 U1202 U1203 U1204 U1205 U1206 U1207 U1208 U1209 U1210 U1211 U1212 U1213 U1214 U1215 U1216 U1217 U1218 U1219 U1220 U1221 U1222 U1223 U1224 U1225 U1226 U1227 U1228 U1229 U1230 U1231 U1232 U1233 U1234 U1235 U1236 U1237 U1238 U1239 U1240 U1241 U1242 U1243 U1244 U1245 U1246 U1247 U1248 U1249 U1250 U1251 U1252 U1253 U1254 U1255 U1256 U1257 U1258 U1259 U1260 U1261 U1262 U1263 U1264 U1265 U1266 U1267 U1268 U1269 U1270 U1271 U1272 U1273 U1274 U1275 U1276 U1277 U1278 U1279 U1280 U1281 U1282 U1283 U1284 U1285 U1286 U1287 U1288 U1289 U1290 U1291 U1292 U1293 U1294 U1295 U1296 U1297 U1298 U1299 U1300 U1301 U1302 U1303 U1304 U1305 U1306 U1307 U1308 U1309 U1310 U1311 U1312 U1313 U1314 U1315 U1316 U1317 U1318 U1319 U1320 U1321 U1322 U1323 U1324 U1325 U1326 U1327 U1328 U1329 U1330 U1331 U1332 U1333 U1334 U1335 U1336 U1337 U1338 U1339 U1340 U1341 U1342 U1343 U1344 U1345 U1346 U1347 U1348 U1349 U1350 U1351 U1352 U1353 U1354 U1355 U1356 U1357 U1358 U1359 U1360 U1361 U1362 U1363 U1364 U1365 U1366 U1367 U1368 U1369 U1370 U1371 U1372 U1373 U1374 U1375 U1376 U1377 U1378 U1379 U1380 U1381 U1382 U1383 U1384 U1385 U1386 U1387 U1388 U1389 U1390 U1391 U1392 U1393 U1394 U1395 U1396 U1397 U1398 U1399 U1400 U1401 U1402 U1403 U1404 U1405 U1406 U1407 U1408 U1409 U1410 U1411 U1412 U1413 U1414 U1415 U1416 U1417 U1418 U1419 U1420 U1421 U1422 U1423 U1424 U1425 U1426 U1427 U1428 U1429 U1430 U1431 U1432 U1433 U1434 U1435 U1436 U1437 U1438 U1439 U1440 U1441 U1442 U1443 U1444 U1445 U1446 U1447 U1448 U1449 U1450 U1451 U1452 U1453 U1454 U1455 U1456 U1457 U1458 U1459 U1460 U1461 U1462 U1463 U1464 U1465 U1466 U1467 U1468 U1469 U1470 U1471 U1472 U1473 U1474 U1475 U1476 U1477 U1478 U1479 U1480 U1481 U1482 U1483 U1484 U1485 U1486 U1487 U1488 U1489 U1490 U1491 U1492 U1493 U1494 U1495 U1496 U1497 U1498 U1499 U1500 U1501 U1502 U1503 U1504 U1505 U1506 U1507 U1508 U1509 U1510 U1511 U1512 U1513 U1514 U1515 U1516 U1517 U1518 U1519 U1520 U1521 U1522 U1523 U1524 U1525 U1526 U1527 U1528 U1529 U1530 U1531 U1532 U1533 U1534 U1535 U1536 U1537 U1538 U1539 U1540 U1541 U1542 U1543 U1544 U1545 U1546 U1547 U1548 U1549 U1550 U1551 U1552 U1553 U1554 U1555 U1556 U1557 U1558 U1559 U1560 U1561 U1562 U1563 U1564 U1565 U1566 U1567 U1568 U1569 U1570 U1571 U1572 U1573 U1574 U1575 U1576 U1577 U1578 U1579 U1580 U1581 U1582 U1583 U1584 U1585 U1586 U1587 U1588 U1589 U1590 U1591 U1592 U1593 U1594 U1595 U1596 U1597 U1598 U1599 U1600 U1601 U1602 U1603 U1604 U1605 U1606 U1607 U1608 U1609 U1610 U1611 U1612 U1613 U1614 U1615 U1616 U1617 U1618 U1619 U1620 U1621 U1622 U1623 U1624 U1625 U1626 U1627 U1628 U1629 U1630 U1631 U1632 U1633 U1634 U1635 U1636 U1637 U1638 U1639 U1640 U1641 U1642 U1643 U1644 U1645 U1646 U1647 U1648 U1649 U1650 U1651 U1652 U1653 U1654 U1655 U1656 U1657 U1658 U1659 U1660 U1661 U1662 U1663 U1664 U1665 U1666 U1667 U1668 U1669 U1670 U1671 U1672 U1673 U1674 U1675 U1676 U1677 U1678 U1679 U1680 U1681 U1682 U1683 U1684 U1685 U1686 U1687 U1688 U1689 U1690 U1691 U1692 U1693
set cur_cells [get_attribute [all_fanin -to CASOP -only_cells] full_name]
U897 U1512 U1513 U1514 U1515 U1516 U1517 U1130 U1518 U1519 U1520 U1521 U1522 U1523 U1524 U1467 U1525 U1526 U1527 U1528 U1529 U1530 U1531 U923 U1532 U934 U1242 U1533 U1534 U866 U1535 U1537 U1536 U1538 U1510 U1539 U1511 U1540
echo $cur_cells
U897 U1512 U1513 U1514 U1515 U1516 U1517 U1130 U1518 U1519 U1520 U1521 U1522 U1523 U1524 U1467 U1525 U1526 U1527 U1528 U1529 U1530 U1531 U923 U1532 U934 U1242 U1533 U1534 U866 U1535 U1537 U1536 U1538 U1510 U1539 U1511 U1540
set rem_cells [listdiff $all_cells $cur_cells]
U861 U862 U863 U864 U865 U867 U868 U869 U870 U871 U872 U873 U874 U875 U876 U877 U878 U879 U880 U881 U882 U883 U884 U885 U886 U887 U888 U889 U890 U891 U892 U893 U894 U895 U896 U898 U899 U900 U901 U902 U903 U904 U905 U906 U907 U908 U909 U910 U911 U912 U913 U914 U915 U916 U917 U918 U919 U920 U921 U922 U924 U925 U926 U927 U928 U929 U930 U931 U932 U933 U935 U936 U937 U938 U939 U940 U941 U942 U943 U944 U945 U946 U947 U948 U949 U950 U951 U952 U953 U954 U955 U956 U957 U958 U959 U960 U961 U962 U963 U964 U965 U966 U967 U968 U969 U970 U971 U972 U973 U974 U975 U976 U977 U978 U979 U980 U981 U982 U983 U984 U985 U986 U987 U988 U989 U990 U991 U992 U993 U994 U995 U996 U997 U998 U999 U1000 U1001 U1002 U1003 U1004 U1005 U1006 U1007 U1008 U1009 U1010 U1011 U1012 U1013 U1014 U1015 U1016 U1017 U1018 U1019 U1020 U1021 U1022 U1023 U1024 U1025 U1026 U1027 U1028 U1029 U1030 U1031 U1032 U1033 U1034 U1035 U1036 U1037 U1038 U1039 U1040 U1041 U1042 U1043 U1044 U1045 U1046 U1047 U1048 U1049 U1050 U1051 U1052 U1053 U1054 U1055 U1056 U1057 U1058 U1059 U1060 U1061 U1062 U1063 U1064 U1065 U1066 U1067 U1068 U1069 U1070 U1071 U1072 U1073 U1074 U1075 U1076 U1077 U1078 U1079 U1080 U1081 U1082 U1083 U1084 U1085 U1086 U1087 U1088 U1089 U1090 U1091 U1092 U1093 U1094 U1095 U1096 U1097 U1098 U1099 U1100 U1101 U1102 U1103 U1104 U1105 U1106 U1107 U1108 U1109 U1110 U1111 U1112 U1113 U1114 U1115 U1116 U1117 U1118 U1119 U1120 U1121 U1122 U1123 U1124 U1125 U1126 U1127 U1128 U1129 U1131 U1132 U1133 U1134 U1135 U1136 U1137 U1138 U1139 U1140 U1141 U1142 U1143 U1144 U1145 U1146 U1147 U1148 U1149 U1150 U1151 U1152 U1153 U1154 U1155 U1156 U1157 U1158 U1159 U1160 U1161 U1162 U1163 U1164 U1165 U1166 U1167 U1168 U1169 U1170 U1171 U1172 U1173 U1174 U1175 U1176 U1177 U1178 U1179 U1180 U1181 U1182 U1183 U1184 U1185 U1186 U1187 U1188 U1189 U1190 U1191 U1192 U1193 U1194 U1195 U1196 U1197 U1198 U1199 U1200 U1201 U1202 U1203 U1204 U1205 U1206 U1207 U1208 U1209 U1210 U1211 U1212 U1213 U1214 U1215 U1216 U1217 U1218 U1219 U1220 U1221 U1222 U1223 U1224 U1225 U1226 U1227 U1228 U1229 U1230 U1231 U1232 U1233 U1234 U1235 U1236 U1237 U1238 U1239 U1240 U1241 U1243 U1244 U1245 U1246 U1247 U1248 U1249 U1250 U1251 U1252 U1253 U1254 U1255 U1256 U1257 U1258 U1259 U1260 U1261 U1262 U1263 U1264 U1265 U1266 U1267 U1268 U1269 U1270 U1271 U1272 U1273 U1274 U1275 U1276 U1277 U1278 U1279 U1280 U1281 U1282 U1283 U1284 U1285 U1286 U1287 U1288 U1289 U1290 U1291 U1292 U1293 U1294 U1295 U1296 U1297 U1298 U1299 U1300 U1301 U1302 U1303 U1304 U1305 U1306 U1307 U1308 U1309 U1310 U1311 U1312 U1313 U1314 U1315 U1316 U1317 U1318 U1319 U1320 U1321 U1322 U1323 U1324 U1325 U1326 U1327 U1328 U1329 U1330 U1331 U1332 U1333 U1334 U1335 U1336 U1337 U1338 U1339 U1340 U1341 U1342 U1343 U1344 U1345 U1346 U1347 U1348 U1349 U1350 U1351 U1352 U1353 U1354 U1355 U1356 U1357 U1358 U1359 U1360 U1361 U1362 U1363 U1364 U1365 U1366 U1367 U1368 U1369 U1370 U1371 U1372 U1373 U1374 U1375 U1376 U1377 U1378 U1379 U1380 U1381 U1382 U1383 U1384 U1385 U1386 U1387 U1388 U1389 U1390 U1391 U1392 U1393 U1394 U1395 U1396 U1397 U1398 U1399 U1400 U1401 U1402 U1403 U1404 U1405 U1406 U1407 U1408 U1409 U1410 U1411 U1412 U1413 U1414 U1415 U1416 U1417 U1418 U1419 U1420 U1421 U1422 U1423 U1424 U1425 U1426 U1427 U1428 U1429 U1430 U1431 U1432 U1433 U1434 U1435 U1436 U1437 U1438 U1439 U1440 U1441 U1442 U1443 U1444 U1445 U1446 U1447 U1448 U1449 U1450 U1451 U1452 U1453 U1454 U1455 U1456 U1457 U1458 U1459 U1460 U1461 U1462 U1463 U1464 U1465 U1466 U1468 U1469 U1470 U1471 U1472 U1473 U1474 U1475 U1476 U1477 U1478 U1479 U1480 U1481 U1482 U1483 U1484 U1485 U1486 U1487 U1488 U1489 U1490 U1491 U1492 U1493 U1494 U1495 U1496 U1497 U1498 U1499 U1500 U1501 U1502 U1503 U1504 U1505 U1506 U1507 U1508 U1509 U1541 U1542 U1543 U1544 U1545 U1546 U1547 U1548 U1549 U1550 U1551 U1552 U1553 U1554 U1555 U1556 U1557 U1558 U1559 U1560 U1561 U1562 U1563 U1564 U1565 U1566 U1567 U1568 U1569 U1570 U1571 U1572 U1573 U1574 U1575 U1576 U1577 U1578 U1579 U1580 U1581 U1582 U1583 U1584 U1585 U1586 U1587 U1588 U1589 U1590 U1591 U1592 U1593 U1594 U1595 U1596 U1597 U1598 U1599 U1600 U1601 U1602 U1603 U1604 U1605 U1606 U1607 U1608 U1609 U1610 U1611 U1612 U1613 U1614 U1615 U1616 U1617 U1618 U1619 U1620 U1621 U1622 U1623 U1624 U1625 U1626 U1627 U1628 U1629 U1630 U1631 U1632 U1633 U1634 U1635 U1636 U1637 U1638 U1639 U1640 U1641 U1642 U1643 U1644 U1645 U1646 U1647 U1648 U1649 U1650 U1651 U1652 U1653 U1654 U1655 U1656 U1657 U1658 U1659 U1660 U1661 U1662 U1663 U1664 U1665 U1666 U1667 U1668 U1669 U1670 U1671 U1672 U1673 U1674 U1675 U1676 U1677 U1678 U1679 U1680 U1681 U1682 U1683 U1684 U1685 U1686 U1687 U1688 U1689 U1690 U1691 U1692 U1693
echo $rem_cells
U861 U862 U863 U864 U865 U867 U868 U869 U870 U871 U872 U873 U874 U875 U876 U877 U878 U879 U880 U881 U882 U883 U884 U885 U886 U887 U888 U889 U890 U891 U892 U893 U894 U895 U896 U898 U899 U900 U901 U902 U903 U904 U905 U906 U907 U908 U909 U910 U911 U912 U913 U914 U915 U916 U917 U918 U919 U920 U921 U922 U924 U925 U926 U927 U928 U929 U930 U931 U932 U933 U935 U936 U937 U938 U939 U940 U941 U942 U943 U944 U945 U946 U947 U948 U949 U950 U951 U952 U953 U954 U955 U956 U957 U958 U959 U960 U961 U962 U963 U964 U965 U966 U967 U968 U969 U970 U971 U972 U973 U974 U975 U976 U977 U978 U979 U980 U981 U982 U983 U984 U985 U986 U987 U988 U989 U990 U991 U992 U993 U994 U995 U996 U997 U998 U999 U1000 U1001 U1002 U1003 U1004 U1005 U1006 U1007 U1008 U1009 U1010 U1011 U1012 U1013 U1014 U1015 U1016 U1017 U1018 U1019 U1020 U1021 U1022 U1023 U1024 U1025 U1026 U1027 U1028 U1029 U1030 U1031 U1032 U1033 U1034 U1035 U1036 U1037 U1038 U1039 U1040 U1041 U1042 U1043 U1044 U1045 U1046 U1047 U1048 U1049 U1050 U1051 U1052 U1053 U1054 U1055 U1056 U1057 U1058 U1059 U1060 U1061 U1062 U1063 U1064 U1065 U1066 U1067 U1068 U1069 U1070 U1071 U1072 U1073 U1074 U1075 U1076 U1077 U1078 U1079 U1080 U1081 U1082 U1083 U1084 U1085 U1086 U1087 U1088 U1089 U1090 U1091 U1092 U1093 U1094 U1095 U1096 U1097 U1098 U1099 U1100 U1101 U1102 U1103 U1104 U1105 U1106 U1107 U1108 U1109 U1110 U1111 U1112 U1113 U1114 U1115 U1116 U1117 U1118 U1119 U1120 U1121 U1122 U1123 U1124 U1125 U1126 U1127 U1128 U1129 U1131 U1132 U1133 U1134 U1135 U1136 U1137 U1138 U1139 U1140 U1141 U1142 U1143 U1144 U1145 U1146 U1147 U1148 U1149 U1150 U1151 U1152 U1153 U1154 U1155 U1156 U1157 U1158 U1159 U1160 U1161 U1162 U1163 U1164 U1165 U1166 U1167 U1168 U1169 U1170 U1171 U1172 U1173 U1174 U1175 U1176 U1177 U1178 U1179 U1180 U1181 U1182 U1183 U1184 U1185 U1186 U1187 U1188 U1189 U1190 U1191 U1192 U1193 U1194 U1195 U1196 U1197 U1198 U1199 U1200 U1201 U1202 U1203 U1204 U1205 U1206 U1207 U1208 U1209 U1210 U1211 U1212 U1213 U1214 U1215 U1216 U1217 U1218 U1219 U1220 U1221 U1222 U1223 U1224 U1225 U1226 U1227 U1228 U1229 U1230 U1231 U1232 U1233 U1234 U1235 U1236 U1237 U1238 U1239 U1240 U1241 U1243 U1244 U1245 U1246 U1247 U1248 U1249 U1250 U1251 U1252 U1253 U1254 U1255 U1256 U1257 U1258 U1259 U1260 U1261 U1262 U1263 U1264 U1265 U1266 U1267 U1268 U1269 U1270 U1271 U1272 U1273 U1274 U1275 U1276 U1277 U1278 U1279 U1280 U1281 U1282 U1283 U1284 U1285 U1286 U1287 U1288 U1289 U1290 U1291 U1292 U1293 U1294 U1295 U1296 U1297 U1298 U1299 U1300 U1301 U1302 U1303 U1304 U1305 U1306 U1307 U1308 U1309 U1310 U1311 U1312 U1313 U1314 U1315 U1316 U1317 U1318 U1319 U1320 U1321 U1322 U1323 U1324 U1325 U1326 U1327 U1328 U1329 U1330 U1331 U1332 U1333 U1334 U1335 U1336 U1337 U1338 U1339 U1340 U1341 U1342 U1343 U1344 U1345 U1346 U1347 U1348 U1349 U1350 U1351 U1352 U1353 U1354 U1355 U1356 U1357 U1358 U1359 U1360 U1361 U1362 U1363 U1364 U1365 U1366 U1367 U1368 U1369 U1370 U1371 U1372 U1373 U1374 U1375 U1376 U1377 U1378 U1379 U1380 U1381 U1382 U1383 U1384 U1385 U1386 U1387 U1388 U1389 U1390 U1391 U1392 U1393 U1394 U1395 U1396 U1397 U1398 U1399 U1400 U1401 U1402 U1403 U1404 U1405 U1406 U1407 U1408 U1409 U1410 U1411 U1412 U1413 U1414 U1415 U1416 U1417 U1418 U1419 U1420 U1421 U1422 U1423 U1424 U1425 U1426 U1427 U1428 U1429 U1430 U1431 U1432 U1433 U1434 U1435 U1436 U1437 U1438 U1439 U1440 U1441 U1442 U1443 U1444 U1445 U1446 U1447 U1448 U1449 U1450 U1451 U1452 U1453 U1454 U1455 U1456 U1457 U1458 U1459 U1460 U1461 U1462 U1463 U1464 U1465 U1466 U1468 U1469 U1470 U1471 U1472 U1473 U1474 U1475 U1476 U1477 U1478 U1479 U1480 U1481 U1482 U1483 U1484 U1485 U1486 U1487 U1488 U1489 U1490 U1491 U1492 U1493 U1494 U1495 U1496 U1497 U1498 U1499 U1500 U1501 U1502 U1503 U1504 U1505 U1506 U1507 U1508 U1509 U1541 U1542 U1543 U1544 U1545 U1546 U1547 U1548 U1549 U1550 U1551 U1552 U1553 U1554 U1555 U1556 U1557 U1558 U1559 U1560 U1561 U1562 U1563 U1564 U1565 U1566 U1567 U1568 U1569 U1570 U1571 U1572 U1573 U1574 U1575 U1576 U1577 U1578 U1579 U1580 U1581 U1582 U1583 U1584 U1585 U1586 U1587 U1588 U1589 U1590 U1591 U1592 U1593 U1594 U1595 U1596 U1597 U1598 U1599 U1600 U1601 U1602 U1603 U1604 U1605 U1606 U1607 U1608 U1609 U1610 U1611 U1612 U1613 U1614 U1615 U1616 U1617 U1618 U1619 U1620 U1621 U1622 U1623 U1624 U1625 U1626 U1627 U1628 U1629 U1630 U1631 U1632 U1633 U1634 U1635 U1636 U1637 U1638 U1639 U1640 U1641 U1642 U1643 U1644 U1645 U1646 U1647 U1648 U1649 U1650 U1651 U1652 U1653 U1654 U1655 U1656 U1657 U1658 U1659 U1660 U1661 U1662 U1663 U1664 U1665 U1666 U1667 U1668 U1669 U1670 U1671 U1672 U1673 U1674 U1675 U1676 U1677 U1678 U1679 U1680 U1681 U1682 U1683 U1684 U1685 U1686 U1687 U1688 U1689 U1690 U1691 U1692 U1693
foreach c $rem_cells {
    remove_cell $c
}
Removing cell 'U861' in design 'c3540_lock'.
Removing cell 'U862' in design 'c3540_lock'.
Removing cell 'U863' in design 'c3540_lock'.
Removing cell 'U864' in design 'c3540_lock'.
Removing cell 'U865' in design 'c3540_lock'.
Removing cell 'U867' in design 'c3540_lock'.
Removing cell 'U868' in design 'c3540_lock'.
Removing cell 'U869' in design 'c3540_lock'.
Removing cell 'U870' in design 'c3540_lock'.
Removing cell 'U871' in design 'c3540_lock'.
Removing cell 'U872' in design 'c3540_lock'.
Removing cell 'U873' in design 'c3540_lock'.
Removing cell 'U874' in design 'c3540_lock'.
Removing cell 'U875' in design 'c3540_lock'.
Removing cell 'U876' in design 'c3540_lock'.
Removing cell 'U877' in design 'c3540_lock'.
Removing cell 'U878' in design 'c3540_lock'.
Removing cell 'U879' in design 'c3540_lock'.
Removing cell 'U880' in design 'c3540_lock'.
Removing cell 'U881' in design 'c3540_lock'.
Removing cell 'U882' in design 'c3540_lock'.
Removing cell 'U883' in design 'c3540_lock'.
Removing cell 'U884' in design 'c3540_lock'.
Removing cell 'U885' in design 'c3540_lock'.
Removing cell 'U886' in design 'c3540_lock'.
Removing cell 'U887' in design 'c3540_lock'.
Removing cell 'U888' in design 'c3540_lock'.
Removing cell 'U889' in design 'c3540_lock'.
Removing cell 'U890' in design 'c3540_lock'.
Removing cell 'U891' in design 'c3540_lock'.
Removing cell 'U892' in design 'c3540_lock'.
Removing cell 'U893' in design 'c3540_lock'.
Removing cell 'U894' in design 'c3540_lock'.
Removing cell 'U895' in design 'c3540_lock'.
Removing cell 'U896' in design 'c3540_lock'.
Removing cell 'U898' in design 'c3540_lock'.
Removing cell 'U899' in design 'c3540_lock'.
Removing cell 'U900' in design 'c3540_lock'.
Removing cell 'U901' in design 'c3540_lock'.
Removing cell 'U902' in design 'c3540_lock'.
Removing cell 'U903' in design 'c3540_lock'.
Removing cell 'U904' in design 'c3540_lock'.
Removing cell 'U905' in design 'c3540_lock'.
Removing cell 'U906' in design 'c3540_lock'.
Removing cell 'U907' in design 'c3540_lock'.
Removing cell 'U908' in design 'c3540_lock'.
Removing cell 'U909' in design 'c3540_lock'.
Removing cell 'U910' in design 'c3540_lock'.
Removing cell 'U911' in design 'c3540_lock'.
Removing cell 'U912' in design 'c3540_lock'.
Removing cell 'U913' in design 'c3540_lock'.
Removing cell 'U914' in design 'c3540_lock'.
Removing cell 'U915' in design 'c3540_lock'.
Removing cell 'U916' in design 'c3540_lock'.
Removing cell 'U917' in design 'c3540_lock'.
Removing cell 'U918' in design 'c3540_lock'.
Removing cell 'U919' in design 'c3540_lock'.
Removing cell 'U920' in design 'c3540_lock'.
Removing cell 'U921' in design 'c3540_lock'.
Removing cell 'U922' in design 'c3540_lock'.
Removing cell 'U924' in design 'c3540_lock'.
Removing cell 'U925' in design 'c3540_lock'.
Removing cell 'U926' in design 'c3540_lock'.
Removing cell 'U927' in design 'c3540_lock'.
Removing cell 'U928' in design 'c3540_lock'.
Removing cell 'U929' in design 'c3540_lock'.
Removing cell 'U930' in design 'c3540_lock'.
Removing cell 'U931' in design 'c3540_lock'.
Removing cell 'U932' in design 'c3540_lock'.
Removing cell 'U933' in design 'c3540_lock'.
Removing cell 'U935' in design 'c3540_lock'.
Removing cell 'U936' in design 'c3540_lock'.
Removing cell 'U937' in design 'c3540_lock'.
Removing cell 'U938' in design 'c3540_lock'.
Removing cell 'U939' in design 'c3540_lock'.
Removing cell 'U940' in design 'c3540_lock'.
Removing cell 'U941' in design 'c3540_lock'.
Removing cell 'U942' in design 'c3540_lock'.
Removing cell 'U943' in design 'c3540_lock'.
Removing cell 'U944' in design 'c3540_lock'.
Removing cell 'U945' in design 'c3540_lock'.
Removing cell 'U946' in design 'c3540_lock'.
Removing cell 'U947' in design 'c3540_lock'.
Removing cell 'U948' in design 'c3540_lock'.
Removing cell 'U949' in design 'c3540_lock'.
Removing cell 'U950' in design 'c3540_lock'.
Removing cell 'U951' in design 'c3540_lock'.
Removing cell 'U952' in design 'c3540_lock'.
Removing cell 'U953' in design 'c3540_lock'.
Removing cell 'U954' in design 'c3540_lock'.
Removing cell 'U955' in design 'c3540_lock'.
Removing cell 'U956' in design 'c3540_lock'.
Removing cell 'U957' in design 'c3540_lock'.
Removing cell 'U958' in design 'c3540_lock'.
Removing cell 'U959' in design 'c3540_lock'.
Removing cell 'U960' in design 'c3540_lock'.
Removing cell 'U961' in design 'c3540_lock'.
Removing cell 'U962' in design 'c3540_lock'.
Removing cell 'U963' in design 'c3540_lock'.
Removing cell 'U964' in design 'c3540_lock'.
Removing cell 'U965' in design 'c3540_lock'.
Removing cell 'U966' in design 'c3540_lock'.
Removing cell 'U967' in design 'c3540_lock'.
Removing cell 'U968' in design 'c3540_lock'.
Removing cell 'U969' in design 'c3540_lock'.
Removing cell 'U970' in design 'c3540_lock'.
Removing cell 'U971' in design 'c3540_lock'.
Removing cell 'U972' in design 'c3540_lock'.
Removing cell 'U973' in design 'c3540_lock'.
Removing cell 'U974' in design 'c3540_lock'.
Removing cell 'U975' in design 'c3540_lock'.
Removing cell 'U976' in design 'c3540_lock'.
Removing cell 'U977' in design 'c3540_lock'.
Removing cell 'U978' in design 'c3540_lock'.
Removing cell 'U979' in design 'c3540_lock'.
Removing cell 'U980' in design 'c3540_lock'.
Removing cell 'U981' in design 'c3540_lock'.
Removing cell 'U982' in design 'c3540_lock'.
Removing cell 'U983' in design 'c3540_lock'.
Removing cell 'U984' in design 'c3540_lock'.
Removing cell 'U985' in design 'c3540_lock'.
Removing cell 'U986' in design 'c3540_lock'.
Removing cell 'U987' in design 'c3540_lock'.
Removing cell 'U988' in design 'c3540_lock'.
Removing cell 'U989' in design 'c3540_lock'.
Removing cell 'U990' in design 'c3540_lock'.
Removing cell 'U991' in design 'c3540_lock'.
Removing cell 'U992' in design 'c3540_lock'.
Removing cell 'U993' in design 'c3540_lock'.
Removing cell 'U994' in design 'c3540_lock'.
Removing cell 'U995' in design 'c3540_lock'.
Removing cell 'U996' in design 'c3540_lock'.
Removing cell 'U997' in design 'c3540_lock'.
Removing cell 'U998' in design 'c3540_lock'.
Removing cell 'U999' in design 'c3540_lock'.
Removing cell 'U1000' in design 'c3540_lock'.
Removing cell 'U1001' in design 'c3540_lock'.
Removing cell 'U1002' in design 'c3540_lock'.
Removing cell 'U1003' in design 'c3540_lock'.
Removing cell 'U1004' in design 'c3540_lock'.
Removing cell 'U1005' in design 'c3540_lock'.
Removing cell 'U1006' in design 'c3540_lock'.
Removing cell 'U1007' in design 'c3540_lock'.
Removing cell 'U1008' in design 'c3540_lock'.
Removing cell 'U1009' in design 'c3540_lock'.
Removing cell 'U1010' in design 'c3540_lock'.
Removing cell 'U1011' in design 'c3540_lock'.
Removing cell 'U1012' in design 'c3540_lock'.
Removing cell 'U1013' in design 'c3540_lock'.
Removing cell 'U1014' in design 'c3540_lock'.
Removing cell 'U1015' in design 'c3540_lock'.
Removing cell 'U1016' in design 'c3540_lock'.
Removing cell 'U1017' in design 'c3540_lock'.
Removing cell 'U1018' in design 'c3540_lock'.
Removing cell 'U1019' in design 'c3540_lock'.
Removing cell 'U1020' in design 'c3540_lock'.
Removing cell 'U1021' in design 'c3540_lock'.
Removing cell 'U1022' in design 'c3540_lock'.
Removing cell 'U1023' in design 'c3540_lock'.
Removing cell 'U1024' in design 'c3540_lock'.
Removing cell 'U1025' in design 'c3540_lock'.
Removing cell 'U1026' in design 'c3540_lock'.
Removing cell 'U1027' in design 'c3540_lock'.
Removing cell 'U1028' in design 'c3540_lock'.
Removing cell 'U1029' in design 'c3540_lock'.
Removing cell 'U1030' in design 'c3540_lock'.
Removing cell 'U1031' in design 'c3540_lock'.
Removing cell 'U1032' in design 'c3540_lock'.
Removing cell 'U1033' in design 'c3540_lock'.
Removing cell 'U1034' in design 'c3540_lock'.
Removing cell 'U1035' in design 'c3540_lock'.
Removing cell 'U1036' in design 'c3540_lock'.
Removing cell 'U1037' in design 'c3540_lock'.
Removing cell 'U1038' in design 'c3540_lock'.
Removing cell 'U1039' in design 'c3540_lock'.
Removing cell 'U1040' in design 'c3540_lock'.
Removing cell 'U1041' in design 'c3540_lock'.
Removing cell 'U1042' in design 'c3540_lock'.
Removing cell 'U1043' in design 'c3540_lock'.
Removing cell 'U1044' in design 'c3540_lock'.
Removing cell 'U1045' in design 'c3540_lock'.
Removing cell 'U1046' in design 'c3540_lock'.
Removing cell 'U1047' in design 'c3540_lock'.
Removing cell 'U1048' in design 'c3540_lock'.
Removing cell 'U1049' in design 'c3540_lock'.
Removing cell 'U1050' in design 'c3540_lock'.
Removing cell 'U1051' in design 'c3540_lock'.
Removing cell 'U1052' in design 'c3540_lock'.
Removing cell 'U1053' in design 'c3540_lock'.
Removing cell 'U1054' in design 'c3540_lock'.
Removing cell 'U1055' in design 'c3540_lock'.
Removing cell 'U1056' in design 'c3540_lock'.
Removing cell 'U1057' in design 'c3540_lock'.
Removing cell 'U1058' in design 'c3540_lock'.
Removing cell 'U1059' in design 'c3540_lock'.
Removing cell 'U1060' in design 'c3540_lock'.
Removing cell 'U1061' in design 'c3540_lock'.
Removing cell 'U1062' in design 'c3540_lock'.
Removing cell 'U1063' in design 'c3540_lock'.
Removing cell 'U1064' in design 'c3540_lock'.
Removing cell 'U1065' in design 'c3540_lock'.
Removing cell 'U1066' in design 'c3540_lock'.
Removing cell 'U1067' in design 'c3540_lock'.
Removing cell 'U1068' in design 'c3540_lock'.
Removing cell 'U1069' in design 'c3540_lock'.
Removing cell 'U1070' in design 'c3540_lock'.
Removing cell 'U1071' in design 'c3540_lock'.
Removing cell 'U1072' in design 'c3540_lock'.
Removing cell 'U1073' in design 'c3540_lock'.
Removing cell 'U1074' in design 'c3540_lock'.
Removing cell 'U1075' in design 'c3540_lock'.
Removing cell 'U1076' in design 'c3540_lock'.
Removing cell 'U1077' in design 'c3540_lock'.
Removing cell 'U1078' in design 'c3540_lock'.
Removing cell 'U1079' in design 'c3540_lock'.
Removing cell 'U1080' in design 'c3540_lock'.
Removing cell 'U1081' in design 'c3540_lock'.
Removing cell 'U1082' in design 'c3540_lock'.
Removing cell 'U1083' in design 'c3540_lock'.
Removing cell 'U1084' in design 'c3540_lock'.
Removing cell 'U1085' in design 'c3540_lock'.
Removing cell 'U1086' in design 'c3540_lock'.
Removing cell 'U1087' in design 'c3540_lock'.
Removing cell 'U1088' in design 'c3540_lock'.
Removing cell 'U1089' in design 'c3540_lock'.
Removing cell 'U1090' in design 'c3540_lock'.
Removing cell 'U1091' in design 'c3540_lock'.
Removing cell 'U1092' in design 'c3540_lock'.
Removing cell 'U1093' in design 'c3540_lock'.
Removing cell 'U1094' in design 'c3540_lock'.
Removing cell 'U1095' in design 'c3540_lock'.
Removing cell 'U1096' in design 'c3540_lock'.
Removing cell 'U1097' in design 'c3540_lock'.
Removing cell 'U1098' in design 'c3540_lock'.
Removing cell 'U1099' in design 'c3540_lock'.
Removing cell 'U1100' in design 'c3540_lock'.
Removing cell 'U1101' in design 'c3540_lock'.
Removing cell 'U1102' in design 'c3540_lock'.
Removing cell 'U1103' in design 'c3540_lock'.
Removing cell 'U1104' in design 'c3540_lock'.
Removing cell 'U1105' in design 'c3540_lock'.
Removing cell 'U1106' in design 'c3540_lock'.
Removing cell 'U1107' in design 'c3540_lock'.
Removing cell 'U1108' in design 'c3540_lock'.
Removing cell 'U1109' in design 'c3540_lock'.
Removing cell 'U1110' in design 'c3540_lock'.
Removing cell 'U1111' in design 'c3540_lock'.
Removing cell 'U1112' in design 'c3540_lock'.
Removing cell 'U1113' in design 'c3540_lock'.
Removing cell 'U1114' in design 'c3540_lock'.
Removing cell 'U1115' in design 'c3540_lock'.
Removing cell 'U1116' in design 'c3540_lock'.
Removing cell 'U1117' in design 'c3540_lock'.
Removing cell 'U1118' in design 'c3540_lock'.
Removing cell 'U1119' in design 'c3540_lock'.
Removing cell 'U1120' in design 'c3540_lock'.
Removing cell 'U1121' in design 'c3540_lock'.
Removing cell 'U1122' in design 'c3540_lock'.
Removing cell 'U1123' in design 'c3540_lock'.
Removing cell 'U1124' in design 'c3540_lock'.
Removing cell 'U1125' in design 'c3540_lock'.
Removing cell 'U1126' in design 'c3540_lock'.
Removing cell 'U1127' in design 'c3540_lock'.
Removing cell 'U1128' in design 'c3540_lock'.
Removing cell 'U1129' in design 'c3540_lock'.
Removing cell 'U1131' in design 'c3540_lock'.
Removing cell 'U1132' in design 'c3540_lock'.
Removing cell 'U1133' in design 'c3540_lock'.
Removing cell 'U1134' in design 'c3540_lock'.
Removing cell 'U1135' in design 'c3540_lock'.
Removing cell 'U1136' in design 'c3540_lock'.
Removing cell 'U1137' in design 'c3540_lock'.
Removing cell 'U1138' in design 'c3540_lock'.
Removing cell 'U1139' in design 'c3540_lock'.
Removing cell 'U1140' in design 'c3540_lock'.
Removing cell 'U1141' in design 'c3540_lock'.
Removing cell 'U1142' in design 'c3540_lock'.
Removing cell 'U1143' in design 'c3540_lock'.
Removing cell 'U1144' in design 'c3540_lock'.
Removing cell 'U1145' in design 'c3540_lock'.
Removing cell 'U1146' in design 'c3540_lock'.
Removing cell 'U1147' in design 'c3540_lock'.
Removing cell 'U1148' in design 'c3540_lock'.
Removing cell 'U1149' in design 'c3540_lock'.
Removing cell 'U1150' in design 'c3540_lock'.
Removing cell 'U1151' in design 'c3540_lock'.
Removing cell 'U1152' in design 'c3540_lock'.
Removing cell 'U1153' in design 'c3540_lock'.
Removing cell 'U1154' in design 'c3540_lock'.
Removing cell 'U1155' in design 'c3540_lock'.
Removing cell 'U1156' in design 'c3540_lock'.
Removing cell 'U1157' in design 'c3540_lock'.
Removing cell 'U1158' in design 'c3540_lock'.
Removing cell 'U1159' in design 'c3540_lock'.
Removing cell 'U1160' in design 'c3540_lock'.
Removing cell 'U1161' in design 'c3540_lock'.
Removing cell 'U1162' in design 'c3540_lock'.
Removing cell 'U1163' in design 'c3540_lock'.
Removing cell 'U1164' in design 'c3540_lock'.
Removing cell 'U1165' in design 'c3540_lock'.
Removing cell 'U1166' in design 'c3540_lock'.
Removing cell 'U1167' in design 'c3540_lock'.
Removing cell 'U1168' in design 'c3540_lock'.
Removing cell 'U1169' in design 'c3540_lock'.
Removing cell 'U1170' in design 'c3540_lock'.
Removing cell 'U1171' in design 'c3540_lock'.
Removing cell 'U1172' in design 'c3540_lock'.
Removing cell 'U1173' in design 'c3540_lock'.
Removing cell 'U1174' in design 'c3540_lock'.
Removing cell 'U1175' in design 'c3540_lock'.
Removing cell 'U1176' in design 'c3540_lock'.
Removing cell 'U1177' in design 'c3540_lock'.
Removing cell 'U1178' in design 'c3540_lock'.
Removing cell 'U1179' in design 'c3540_lock'.
Removing cell 'U1180' in design 'c3540_lock'.
Removing cell 'U1181' in design 'c3540_lock'.
Removing cell 'U1182' in design 'c3540_lock'.
Removing cell 'U1183' in design 'c3540_lock'.
Removing cell 'U1184' in design 'c3540_lock'.
Removing cell 'U1185' in design 'c3540_lock'.
Removing cell 'U1186' in design 'c3540_lock'.
Removing cell 'U1187' in design 'c3540_lock'.
Removing cell 'U1188' in design 'c3540_lock'.
Removing cell 'U1189' in design 'c3540_lock'.
Removing cell 'U1190' in design 'c3540_lock'.
Removing cell 'U1191' in design 'c3540_lock'.
Removing cell 'U1192' in design 'c3540_lock'.
Removing cell 'U1193' in design 'c3540_lock'.
Removing cell 'U1194' in design 'c3540_lock'.
Removing cell 'U1195' in design 'c3540_lock'.
Removing cell 'U1196' in design 'c3540_lock'.
Removing cell 'U1197' in design 'c3540_lock'.
Removing cell 'U1198' in design 'c3540_lock'.
Removing cell 'U1199' in design 'c3540_lock'.
Removing cell 'U1200' in design 'c3540_lock'.
Removing cell 'U1201' in design 'c3540_lock'.
Removing cell 'U1202' in design 'c3540_lock'.
Removing cell 'U1203' in design 'c3540_lock'.
Removing cell 'U1204' in design 'c3540_lock'.
Removing cell 'U1205' in design 'c3540_lock'.
Removing cell 'U1206' in design 'c3540_lock'.
Removing cell 'U1207' in design 'c3540_lock'.
Removing cell 'U1208' in design 'c3540_lock'.
Removing cell 'U1209' in design 'c3540_lock'.
Removing cell 'U1210' in design 'c3540_lock'.
Removing cell 'U1211' in design 'c3540_lock'.
Removing cell 'U1212' in design 'c3540_lock'.
Removing cell 'U1213' in design 'c3540_lock'.
Removing cell 'U1214' in design 'c3540_lock'.
Removing cell 'U1215' in design 'c3540_lock'.
Removing cell 'U1216' in design 'c3540_lock'.
Removing cell 'U1217' in design 'c3540_lock'.
Removing cell 'U1218' in design 'c3540_lock'.
Removing cell 'U1219' in design 'c3540_lock'.
Removing cell 'U1220' in design 'c3540_lock'.
Removing cell 'U1221' in design 'c3540_lock'.
Removing cell 'U1222' in design 'c3540_lock'.
Removing cell 'U1223' in design 'c3540_lock'.
Removing cell 'U1224' in design 'c3540_lock'.
Removing cell 'U1225' in design 'c3540_lock'.
Removing cell 'U1226' in design 'c3540_lock'.
Removing cell 'U1227' in design 'c3540_lock'.
Removing cell 'U1228' in design 'c3540_lock'.
Removing cell 'U1229' in design 'c3540_lock'.
Removing cell 'U1230' in design 'c3540_lock'.
Removing cell 'U1231' in design 'c3540_lock'.
Removing cell 'U1232' in design 'c3540_lock'.
Removing cell 'U1233' in design 'c3540_lock'.
Removing cell 'U1234' in design 'c3540_lock'.
Removing cell 'U1235' in design 'c3540_lock'.
Removing cell 'U1236' in design 'c3540_lock'.
Removing cell 'U1237' in design 'c3540_lock'.
Removing cell 'U1238' in design 'c3540_lock'.
Removing cell 'U1239' in design 'c3540_lock'.
Removing cell 'U1240' in design 'c3540_lock'.
Removing cell 'U1241' in design 'c3540_lock'.
Removing cell 'U1243' in design 'c3540_lock'.
Removing cell 'U1244' in design 'c3540_lock'.
Removing cell 'U1245' in design 'c3540_lock'.
Removing cell 'U1246' in design 'c3540_lock'.
Removing cell 'U1247' in design 'c3540_lock'.
Removing cell 'U1248' in design 'c3540_lock'.
Removing cell 'U1249' in design 'c3540_lock'.
Removing cell 'U1250' in design 'c3540_lock'.
Removing cell 'U1251' in design 'c3540_lock'.
Removing cell 'U1252' in design 'c3540_lock'.
Removing cell 'U1253' in design 'c3540_lock'.
Removing cell 'U1254' in design 'c3540_lock'.
Removing cell 'U1255' in design 'c3540_lock'.
Removing cell 'U1256' in design 'c3540_lock'.
Removing cell 'U1257' in design 'c3540_lock'.
Removing cell 'U1258' in design 'c3540_lock'.
Removing cell 'U1259' in design 'c3540_lock'.
Removing cell 'U1260' in design 'c3540_lock'.
Removing cell 'U1261' in design 'c3540_lock'.
Removing cell 'U1262' in design 'c3540_lock'.
Removing cell 'U1263' in design 'c3540_lock'.
Removing cell 'U1264' in design 'c3540_lock'.
Removing cell 'U1265' in design 'c3540_lock'.
Removing cell 'U1266' in design 'c3540_lock'.
Removing cell 'U1267' in design 'c3540_lock'.
Removing cell 'U1268' in design 'c3540_lock'.
Removing cell 'U1269' in design 'c3540_lock'.
Removing cell 'U1270' in design 'c3540_lock'.
Removing cell 'U1271' in design 'c3540_lock'.
Removing cell 'U1272' in design 'c3540_lock'.
Removing cell 'U1273' in design 'c3540_lock'.
Removing cell 'U1274' in design 'c3540_lock'.
Removing cell 'U1275' in design 'c3540_lock'.
Removing cell 'U1276' in design 'c3540_lock'.
Removing cell 'U1277' in design 'c3540_lock'.
Removing cell 'U1278' in design 'c3540_lock'.
Removing cell 'U1279' in design 'c3540_lock'.
Removing cell 'U1280' in design 'c3540_lock'.
Removing cell 'U1281' in design 'c3540_lock'.
Removing cell 'U1282' in design 'c3540_lock'.
Removing cell 'U1283' in design 'c3540_lock'.
Removing cell 'U1284' in design 'c3540_lock'.
Removing cell 'U1285' in design 'c3540_lock'.
Removing cell 'U1286' in design 'c3540_lock'.
Removing cell 'U1287' in design 'c3540_lock'.
Removing cell 'U1288' in design 'c3540_lock'.
Removing cell 'U1289' in design 'c3540_lock'.
Removing cell 'U1290' in design 'c3540_lock'.
Removing cell 'U1291' in design 'c3540_lock'.
Removing cell 'U1292' in design 'c3540_lock'.
Removing cell 'U1293' in design 'c3540_lock'.
Removing cell 'U1294' in design 'c3540_lock'.
Removing cell 'U1295' in design 'c3540_lock'.
Removing cell 'U1296' in design 'c3540_lock'.
Removing cell 'U1297' in design 'c3540_lock'.
Removing cell 'U1298' in design 'c3540_lock'.
Removing cell 'U1299' in design 'c3540_lock'.
Removing cell 'U1300' in design 'c3540_lock'.
Removing cell 'U1301' in design 'c3540_lock'.
Removing cell 'U1302' in design 'c3540_lock'.
Removing cell 'U1303' in design 'c3540_lock'.
Removing cell 'U1304' in design 'c3540_lock'.
Removing cell 'U1305' in design 'c3540_lock'.
Removing cell 'U1306' in design 'c3540_lock'.
Removing cell 'U1307' in design 'c3540_lock'.
Removing cell 'U1308' in design 'c3540_lock'.
Removing cell 'U1309' in design 'c3540_lock'.
Removing cell 'U1310' in design 'c3540_lock'.
Removing cell 'U1311' in design 'c3540_lock'.
Removing cell 'U1312' in design 'c3540_lock'.
Removing cell 'U1313' in design 'c3540_lock'.
Removing cell 'U1314' in design 'c3540_lock'.
Removing cell 'U1315' in design 'c3540_lock'.
Removing cell 'U1316' in design 'c3540_lock'.
Removing cell 'U1317' in design 'c3540_lock'.
Removing cell 'U1318' in design 'c3540_lock'.
Removing cell 'U1319' in design 'c3540_lock'.
Removing cell 'U1320' in design 'c3540_lock'.
Removing cell 'U1321' in design 'c3540_lock'.
Removing cell 'U1322' in design 'c3540_lock'.
Removing cell 'U1323' in design 'c3540_lock'.
Removing cell 'U1324' in design 'c3540_lock'.
Removing cell 'U1325' in design 'c3540_lock'.
Removing cell 'U1326' in design 'c3540_lock'.
Removing cell 'U1327' in design 'c3540_lock'.
Removing cell 'U1328' in design 'c3540_lock'.
Removing cell 'U1329' in design 'c3540_lock'.
Removing cell 'U1330' in design 'c3540_lock'.
Removing cell 'U1331' in design 'c3540_lock'.
Removing cell 'U1332' in design 'c3540_lock'.
Removing cell 'U1333' in design 'c3540_lock'.
Removing cell 'U1334' in design 'c3540_lock'.
Removing cell 'U1335' in design 'c3540_lock'.
Removing cell 'U1336' in design 'c3540_lock'.
Removing cell 'U1337' in design 'c3540_lock'.
Removing cell 'U1338' in design 'c3540_lock'.
Removing cell 'U1339' in design 'c3540_lock'.
Removing cell 'U1340' in design 'c3540_lock'.
Removing cell 'U1341' in design 'c3540_lock'.
Removing cell 'U1342' in design 'c3540_lock'.
Removing cell 'U1343' in design 'c3540_lock'.
Removing cell 'U1344' in design 'c3540_lock'.
Removing cell 'U1345' in design 'c3540_lock'.
Removing cell 'U1346' in design 'c3540_lock'.
Removing cell 'U1347' in design 'c3540_lock'.
Removing cell 'U1348' in design 'c3540_lock'.
Removing cell 'U1349' in design 'c3540_lock'.
Removing cell 'U1350' in design 'c3540_lock'.
Removing cell 'U1351' in design 'c3540_lock'.
Removing cell 'U1352' in design 'c3540_lock'.
Removing cell 'U1353' in design 'c3540_lock'.
Removing cell 'U1354' in design 'c3540_lock'.
Removing cell 'U1355' in design 'c3540_lock'.
Removing cell 'U1356' in design 'c3540_lock'.
Removing cell 'U1357' in design 'c3540_lock'.
Removing cell 'U1358' in design 'c3540_lock'.
Removing cell 'U1359' in design 'c3540_lock'.
Removing cell 'U1360' in design 'c3540_lock'.
Removing cell 'U1361' in design 'c3540_lock'.
Removing cell 'U1362' in design 'c3540_lock'.
Removing cell 'U1363' in design 'c3540_lock'.
Removing cell 'U1364' in design 'c3540_lock'.
Removing cell 'U1365' in design 'c3540_lock'.
Removing cell 'U1366' in design 'c3540_lock'.
Removing cell 'U1367' in design 'c3540_lock'.
Removing cell 'U1368' in design 'c3540_lock'.
Removing cell 'U1369' in design 'c3540_lock'.
Removing cell 'U1370' in design 'c3540_lock'.
Removing cell 'U1371' in design 'c3540_lock'.
Removing cell 'U1372' in design 'c3540_lock'.
Removing cell 'U1373' in design 'c3540_lock'.
Removing cell 'U1374' in design 'c3540_lock'.
Removing cell 'U1375' in design 'c3540_lock'.
Removing cell 'U1376' in design 'c3540_lock'.
Removing cell 'U1377' in design 'c3540_lock'.
Removing cell 'U1378' in design 'c3540_lock'.
Removing cell 'U1379' in design 'c3540_lock'.
Removing cell 'U1380' in design 'c3540_lock'.
Removing cell 'U1381' in design 'c3540_lock'.
Removing cell 'U1382' in design 'c3540_lock'.
Removing cell 'U1383' in design 'c3540_lock'.
Removing cell 'U1384' in design 'c3540_lock'.
Removing cell 'U1385' in design 'c3540_lock'.
Removing cell 'U1386' in design 'c3540_lock'.
Removing cell 'U1387' in design 'c3540_lock'.
Removing cell 'U1388' in design 'c3540_lock'.
Removing cell 'U1389' in design 'c3540_lock'.
Removing cell 'U1390' in design 'c3540_lock'.
Removing cell 'U1391' in design 'c3540_lock'.
Removing cell 'U1392' in design 'c3540_lock'.
Removing cell 'U1393' in design 'c3540_lock'.
Removing cell 'U1394' in design 'c3540_lock'.
Removing cell 'U1395' in design 'c3540_lock'.
Removing cell 'U1396' in design 'c3540_lock'.
Removing cell 'U1397' in design 'c3540_lock'.
Removing cell 'U1398' in design 'c3540_lock'.
Removing cell 'U1399' in design 'c3540_lock'.
Removing cell 'U1400' in design 'c3540_lock'.
Removing cell 'U1401' in design 'c3540_lock'.
Removing cell 'U1402' in design 'c3540_lock'.
Removing cell 'U1403' in design 'c3540_lock'.
Removing cell 'U1404' in design 'c3540_lock'.
Removing cell 'U1405' in design 'c3540_lock'.
Removing cell 'U1406' in design 'c3540_lock'.
Removing cell 'U1407' in design 'c3540_lock'.
Removing cell 'U1408' in design 'c3540_lock'.
Removing cell 'U1409' in design 'c3540_lock'.
Removing cell 'U1410' in design 'c3540_lock'.
Removing cell 'U1411' in design 'c3540_lock'.
Removing cell 'U1412' in design 'c3540_lock'.
Removing cell 'U1413' in design 'c3540_lock'.
Removing cell 'U1414' in design 'c3540_lock'.
Removing cell 'U1415' in design 'c3540_lock'.
Removing cell 'U1416' in design 'c3540_lock'.
Removing cell 'U1417' in design 'c3540_lock'.
Removing cell 'U1418' in design 'c3540_lock'.
Removing cell 'U1419' in design 'c3540_lock'.
Removing cell 'U1420' in design 'c3540_lock'.
Removing cell 'U1421' in design 'c3540_lock'.
Removing cell 'U1422' in design 'c3540_lock'.
Removing cell 'U1423' in design 'c3540_lock'.
Removing cell 'U1424' in design 'c3540_lock'.
Removing cell 'U1425' in design 'c3540_lock'.
Removing cell 'U1426' in design 'c3540_lock'.
Removing cell 'U1427' in design 'c3540_lock'.
Removing cell 'U1428' in design 'c3540_lock'.
Removing cell 'U1429' in design 'c3540_lock'.
Removing cell 'U1430' in design 'c3540_lock'.
Removing cell 'U1431' in design 'c3540_lock'.
Removing cell 'U1432' in design 'c3540_lock'.
Removing cell 'U1433' in design 'c3540_lock'.
Removing cell 'U1434' in design 'c3540_lock'.
Removing cell 'U1435' in design 'c3540_lock'.
Removing cell 'U1436' in design 'c3540_lock'.
Removing cell 'U1437' in design 'c3540_lock'.
Removing cell 'U1438' in design 'c3540_lock'.
Removing cell 'U1439' in design 'c3540_lock'.
Removing cell 'U1440' in design 'c3540_lock'.
Removing cell 'U1441' in design 'c3540_lock'.
Removing cell 'U1442' in design 'c3540_lock'.
Removing cell 'U1443' in design 'c3540_lock'.
Removing cell 'U1444' in design 'c3540_lock'.
Removing cell 'U1445' in design 'c3540_lock'.
Removing cell 'U1446' in design 'c3540_lock'.
Removing cell 'U1447' in design 'c3540_lock'.
Removing cell 'U1448' in design 'c3540_lock'.
Removing cell 'U1449' in design 'c3540_lock'.
Removing cell 'U1450' in design 'c3540_lock'.
Removing cell 'U1451' in design 'c3540_lock'.
Removing cell 'U1452' in design 'c3540_lock'.
Removing cell 'U1453' in design 'c3540_lock'.
Removing cell 'U1454' in design 'c3540_lock'.
Removing cell 'U1455' in design 'c3540_lock'.
Removing cell 'U1456' in design 'c3540_lock'.
Removing cell 'U1457' in design 'c3540_lock'.
Removing cell 'U1458' in design 'c3540_lock'.
Removing cell 'U1459' in design 'c3540_lock'.
Removing cell 'U1460' in design 'c3540_lock'.
Removing cell 'U1461' in design 'c3540_lock'.
Removing cell 'U1462' in design 'c3540_lock'.
Removing cell 'U1463' in design 'c3540_lock'.
Removing cell 'U1464' in design 'c3540_lock'.
Removing cell 'U1465' in design 'c3540_lock'.
Removing cell 'U1466' in design 'c3540_lock'.
Removing cell 'U1468' in design 'c3540_lock'.
Removing cell 'U1469' in design 'c3540_lock'.
Removing cell 'U1470' in design 'c3540_lock'.
Removing cell 'U1471' in design 'c3540_lock'.
Removing cell 'U1472' in design 'c3540_lock'.
Removing cell 'U1473' in design 'c3540_lock'.
Removing cell 'U1474' in design 'c3540_lock'.
Removing cell 'U1475' in design 'c3540_lock'.
Removing cell 'U1476' in design 'c3540_lock'.
Removing cell 'U1477' in design 'c3540_lock'.
Removing cell 'U1478' in design 'c3540_lock'.
Removing cell 'U1479' in design 'c3540_lock'.
Removing cell 'U1480' in design 'c3540_lock'.
Removing cell 'U1481' in design 'c3540_lock'.
Removing cell 'U1482' in design 'c3540_lock'.
Removing cell 'U1483' in design 'c3540_lock'.
Removing cell 'U1484' in design 'c3540_lock'.
Removing cell 'U1485' in design 'c3540_lock'.
Removing cell 'U1486' in design 'c3540_lock'.
Removing cell 'U1487' in design 'c3540_lock'.
Removing cell 'U1488' in design 'c3540_lock'.
Removing cell 'U1489' in design 'c3540_lock'.
Removing cell 'U1490' in design 'c3540_lock'.
Removing cell 'U1491' in design 'c3540_lock'.
Removing cell 'U1492' in design 'c3540_lock'.
Removing cell 'U1493' in design 'c3540_lock'.
Removing cell 'U1494' in design 'c3540_lock'.
Removing cell 'U1495' in design 'c3540_lock'.
Removing cell 'U1496' in design 'c3540_lock'.
Removing cell 'U1497' in design 'c3540_lock'.
Removing cell 'U1498' in design 'c3540_lock'.
Removing cell 'U1499' in design 'c3540_lock'.
Removing cell 'U1500' in design 'c3540_lock'.
Removing cell 'U1501' in design 'c3540_lock'.
Removing cell 'U1502' in design 'c3540_lock'.
Removing cell 'U1503' in design 'c3540_lock'.
Removing cell 'U1504' in design 'c3540_lock'.
Removing cell 'U1505' in design 'c3540_lock'.
Removing cell 'U1506' in design 'c3540_lock'.
Removing cell 'U1507' in design 'c3540_lock'.
Removing cell 'U1508' in design 'c3540_lock'.
Removing cell 'U1509' in design 'c3540_lock'.
Removing cell 'U1541' in design 'c3540_lock'.
Removing cell 'U1542' in design 'c3540_lock'.
Removing cell 'U1543' in design 'c3540_lock'.
Removing cell 'U1544' in design 'c3540_lock'.
Removing cell 'U1545' in design 'c3540_lock'.
Removing cell 'U1546' in design 'c3540_lock'.
Removing cell 'U1547' in design 'c3540_lock'.
Removing cell 'U1548' in design 'c3540_lock'.
Removing cell 'U1549' in design 'c3540_lock'.
Removing cell 'U1550' in design 'c3540_lock'.
Removing cell 'U1551' in design 'c3540_lock'.
Removing cell 'U1552' in design 'c3540_lock'.
Removing cell 'U1553' in design 'c3540_lock'.
Removing cell 'U1554' in design 'c3540_lock'.
Removing cell 'U1555' in design 'c3540_lock'.
Removing cell 'U1556' in design 'c3540_lock'.
Removing cell 'U1557' in design 'c3540_lock'.
Removing cell 'U1558' in design 'c3540_lock'.
Removing cell 'U1559' in design 'c3540_lock'.
Removing cell 'U1560' in design 'c3540_lock'.
Removing cell 'U1561' in design 'c3540_lock'.
Removing cell 'U1562' in design 'c3540_lock'.
Removing cell 'U1563' in design 'c3540_lock'.
Removing cell 'U1564' in design 'c3540_lock'.
Removing cell 'U1565' in design 'c3540_lock'.
Removing cell 'U1566' in design 'c3540_lock'.
Removing cell 'U1567' in design 'c3540_lock'.
Removing cell 'U1568' in design 'c3540_lock'.
Removing cell 'U1569' in design 'c3540_lock'.
Removing cell 'U1570' in design 'c3540_lock'.
Removing cell 'U1571' in design 'c3540_lock'.
Removing cell 'U1572' in design 'c3540_lock'.
Removing cell 'U1573' in design 'c3540_lock'.
Removing cell 'U1574' in design 'c3540_lock'.
Removing cell 'U1575' in design 'c3540_lock'.
Removing cell 'U1576' in design 'c3540_lock'.
Removing cell 'U1577' in design 'c3540_lock'.
Removing cell 'U1578' in design 'c3540_lock'.
Removing cell 'U1579' in design 'c3540_lock'.
Removing cell 'U1580' in design 'c3540_lock'.
Removing cell 'U1581' in design 'c3540_lock'.
Removing cell 'U1582' in design 'c3540_lock'.
Removing cell 'U1583' in design 'c3540_lock'.
Removing cell 'U1584' in design 'c3540_lock'.
Removing cell 'U1585' in design 'c3540_lock'.
Removing cell 'U1586' in design 'c3540_lock'.
Removing cell 'U1587' in design 'c3540_lock'.
Removing cell 'U1588' in design 'c3540_lock'.
Removing cell 'U1589' in design 'c3540_lock'.
Removing cell 'U1590' in design 'c3540_lock'.
Removing cell 'U1591' in design 'c3540_lock'.
Removing cell 'U1592' in design 'c3540_lock'.
Removing cell 'U1593' in design 'c3540_lock'.
Removing cell 'U1594' in design 'c3540_lock'.
Removing cell 'U1595' in design 'c3540_lock'.
Removing cell 'U1596' in design 'c3540_lock'.
Removing cell 'U1597' in design 'c3540_lock'.
Removing cell 'U1598' in design 'c3540_lock'.
Removing cell 'U1599' in design 'c3540_lock'.
Removing cell 'U1600' in design 'c3540_lock'.
Removing cell 'U1601' in design 'c3540_lock'.
Removing cell 'U1602' in design 'c3540_lock'.
Removing cell 'U1603' in design 'c3540_lock'.
Removing cell 'U1604' in design 'c3540_lock'.
Removing cell 'U1605' in design 'c3540_lock'.
Removing cell 'U1606' in design 'c3540_lock'.
Removing cell 'U1607' in design 'c3540_lock'.
Removing cell 'U1608' in design 'c3540_lock'.
Removing cell 'U1609' in design 'c3540_lock'.
Removing cell 'U1610' in design 'c3540_lock'.
Removing cell 'U1611' in design 'c3540_lock'.
Removing cell 'U1612' in design 'c3540_lock'.
Removing cell 'U1613' in design 'c3540_lock'.
Removing cell 'U1614' in design 'c3540_lock'.
Removing cell 'U1615' in design 'c3540_lock'.
Removing cell 'U1616' in design 'c3540_lock'.
Removing cell 'U1617' in design 'c3540_lock'.
Removing cell 'U1618' in design 'c3540_lock'.
Removing cell 'U1619' in design 'c3540_lock'.
Removing cell 'U1620' in design 'c3540_lock'.
Removing cell 'U1621' in design 'c3540_lock'.
Removing cell 'U1622' in design 'c3540_lock'.
Removing cell 'U1623' in design 'c3540_lock'.
Removing cell 'U1624' in design 'c3540_lock'.
Removing cell 'U1625' in design 'c3540_lock'.
Removing cell 'U1626' in design 'c3540_lock'.
Removing cell 'U1627' in design 'c3540_lock'.
Removing cell 'U1628' in design 'c3540_lock'.
Removing cell 'U1629' in design 'c3540_lock'.
Removing cell 'U1630' in design 'c3540_lock'.
Removing cell 'U1631' in design 'c3540_lock'.
Removing cell 'U1632' in design 'c3540_lock'.
Removing cell 'U1633' in design 'c3540_lock'.
Removing cell 'U1634' in design 'c3540_lock'.
Removing cell 'U1635' in design 'c3540_lock'.
Removing cell 'U1636' in design 'c3540_lock'.
Removing cell 'U1637' in design 'c3540_lock'.
Removing cell 'U1638' in design 'c3540_lock'.
Removing cell 'U1639' in design 'c3540_lock'.
Removing cell 'U1640' in design 'c3540_lock'.
Removing cell 'U1641' in design 'c3540_lock'.
Removing cell 'U1642' in design 'c3540_lock'.
Removing cell 'U1643' in design 'c3540_lock'.
Removing cell 'U1644' in design 'c3540_lock'.
Removing cell 'U1645' in design 'c3540_lock'.
Removing cell 'U1646' in design 'c3540_lock'.
Removing cell 'U1647' in design 'c3540_lock'.
Removing cell 'U1648' in design 'c3540_lock'.
Removing cell 'U1649' in design 'c3540_lock'.
Removing cell 'U1650' in design 'c3540_lock'.
Removing cell 'U1651' in design 'c3540_lock'.
Removing cell 'U1652' in design 'c3540_lock'.
Removing cell 'U1653' in design 'c3540_lock'.
Removing cell 'U1654' in design 'c3540_lock'.
Removing cell 'U1655' in design 'c3540_lock'.
Removing cell 'U1656' in design 'c3540_lock'.
Removing cell 'U1657' in design 'c3540_lock'.
Removing cell 'U1658' in design 'c3540_lock'.
Removing cell 'U1659' in design 'c3540_lock'.
Removing cell 'U1660' in design 'c3540_lock'.
Removing cell 'U1661' in design 'c3540_lock'.
Removing cell 'U1662' in design 'c3540_lock'.
Removing cell 'U1663' in design 'c3540_lock'.
Removing cell 'U1664' in design 'c3540_lock'.
Removing cell 'U1665' in design 'c3540_lock'.
Removing cell 'U1666' in design 'c3540_lock'.
Removing cell 'U1667' in design 'c3540_lock'.
Removing cell 'U1668' in design 'c3540_lock'.
Removing cell 'U1669' in design 'c3540_lock'.
Removing cell 'U1670' in design 'c3540_lock'.
Removing cell 'U1671' in design 'c3540_lock'.
Removing cell 'U1672' in design 'c3540_lock'.
Removing cell 'U1673' in design 'c3540_lock'.
Removing cell 'U1674' in design 'c3540_lock'.
Removing cell 'U1675' in design 'c3540_lock'.
Removing cell 'U1676' in design 'c3540_lock'.
Removing cell 'U1677' in design 'c3540_lock'.
Removing cell 'U1678' in design 'c3540_lock'.
Removing cell 'U1679' in design 'c3540_lock'.
Removing cell 'U1680' in design 'c3540_lock'.
Removing cell 'U1681' in design 'c3540_lock'.
Removing cell 'U1682' in design 'c3540_lock'.
Removing cell 'U1683' in design 'c3540_lock'.
Removing cell 'U1684' in design 'c3540_lock'.
Removing cell 'U1685' in design 'c3540_lock'.
Removing cell 'U1686' in design 'c3540_lock'.
Removing cell 'U1687' in design 'c3540_lock'.
Removing cell 'U1688' in design 'c3540_lock'.
Removing cell 'U1689' in design 'c3540_lock'.
Removing cell 'U1690' in design 'c3540_lock'.
Removing cell 'U1691' in design 'c3540_lock'.
Removing cell 'U1692' in design 'c3540_lock'.
Removing cell 'U1693' in design 'c3540_lock'.
set PI [get_attribute  [get_ports * -filter "direction == in"] full_name]
G1 G13 G20 G33 G41 G45 G50 G58 G68 G77 G87 G97 G107 G116 G124 G125 G128 G132 G137 G143 G150 G159 G169 G179 G190 G200 G213 G222 G223 G226 G232 G238 G244 G250 G257 G264 G270 G274 G283 G294 G303 G311 G317 G322 G326 G329 G330 G343 G1698 G2897
foreach p $PI {
    set len [sizeof_collection  [all_connected $p]]
    echo $len
    if {$len < 2} {
        echo $p
        remove_port $p
    }
}
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
G244
Removing port 'G244' in design 'c3540_lock'.
1
G250
Removing port 'G250' in design 'c3540_lock'.
1
G257
Removing port 'G257' in design 'c3540_lock'.
1
G264
Removing port 'G264' in design 'c3540_lock'.
1
G270
Removing port 'G270' in design 'c3540_lock'.
1
G274
Removing port 'G274' in design 'c3540_lock'.
1
G283
Removing port 'G283' in design 'c3540_lock'.
1
G294
Removing port 'G294' in design 'c3540_lock'.
1
G303
Removing port 'G303' in design 'c3540_lock'.
1
G311
Removing port 'G311' in design 'c3540_lock'.
1
G317
Removing port 'G317' in design 'c3540_lock'.
1
G322
Removing port 'G322' in design 'c3540_lock'.
1
G326
Removing port 'G326' in design 'c3540_lock'.
1
G329
Removing port 'G329' in design 'c3540_lock'.
1
G330
Removing port 'G330' in design 'c3540_lock'.
1
G343
Removing port 'G343' in design 'c3540_lock'.
1
G1698
Removing port 'G1698' in design 'c3540_lock'.
1
G2897
Removing port 'G2897' in design 'c3540_lock'.
write -format verilog -hierarchy -output ../Results/$design/CASlock_${design}_${flipsignal}_${lib}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c3540/CASlock_c3540_n1685_2ip.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit

Thank you...
  INV_X1 U866 ( .A(G213), .ZN(n1487) );
  INV_X1 U897 ( .A(G1), .ZN(n1460) );
  INV_X1 U923 ( .A(G190), .ZN(n1172) );
  INV_X1 U934 ( .A(G169), .ZN(n1483) );
  INV_X1 U1130 ( .A(G58), .ZN(n1467) );
  NOR2_X1 U1242 ( .A1(n1172), .A2(G179), .ZN(n1484) );
  INV_X1 U1467 ( .A(G116), .ZN(n1596) );
  INV_X1 U1510 ( .A(G238), .ZN(n1591) );
  NAND2_X1 U1511 ( .A1(G226), .A2(n1591), .ZN(n1493) );
  NOR2_X1 U1512 ( .A1(n1460), .A2(G13), .ZN(n1461) );
  NOR2_X1 U1513 ( .A1(G20), .A2(n1461), .ZN(n1462) );
  NOR2_X1 U1514 ( .A1(G33), .A2(n1462), .ZN(n1463) );
  NOR2_X1 U1515 ( .A1(G50), .A2(n1463), .ZN(n1464) );
  NAND2_X1 U1516 ( .A1(n1464), .A2(G45), .ZN(n1465) );
  NOR2_X1 U1517 ( .A1(G41), .A2(n1465), .ZN(n1466) );
  NOR2_X1 U1518 ( .A1(n1467), .A2(n1466), .ZN(n1468) );
  NOR2_X1 U1519 ( .A1(G77), .A2(n1468), .ZN(n1469) );
  NAND2_X1 U1520 ( .A1(G68), .A2(n1469), .ZN(n1470) );
  NAND2_X1 U1521 ( .A1(G97), .A2(n1470), .ZN(n1471) );
  NOR2_X1 U1522 ( .A1(G107), .A2(n1471), .ZN(n1472) );
  NAND2_X1 U1523 ( .A1(G87), .A2(n1472), .ZN(n1473) );
  NAND2_X1 U1524 ( .A1(G124), .A2(n1473), .ZN(n1474) );
  NOR2_X1 U1525 ( .A1(n1596), .A2(n1474), .ZN(n1475) );
  NOR2_X1 U1526 ( .A1(G125), .A2(n1475), .ZN(n1476) );
  NAND2_X1 U1527 ( .A1(G128), .A2(n1476), .ZN(n1477) );
  NAND2_X1 U1528 ( .A1(G143), .A2(n1477), .ZN(n1478) );
  NOR2_X1 U1529 ( .A1(G132), .A2(n1478), .ZN(n1479) );
  NAND2_X1 U1530 ( .A1(G150), .A2(n1479), .ZN(n1480) );
  NOR2_X1 U1531 ( .A1(G137), .A2(n1480), .ZN(n1481) );
  NOR2_X1 U1532 ( .A1(G159), .A2(n1481), .ZN(n1482) );
  NAND2_X1 U1533 ( .A1(n1483), .A2(n1482), .ZN(n1485) );
  NAND2_X1 U1534 ( .A1(n1485), .A2(n1484), .ZN(n1486) );
  NAND2_X1 U1535 ( .A1(n1486), .A2(G200), .ZN(n1488) );
  NAND2_X1 U1536 ( .A1(n1488), .A2(n1487), .ZN(n1490) );
  NOR2_X1 U1537 ( .A1(G222), .A2(G223), .ZN(n1489) );
  NAND2_X1 U1538 ( .A1(n1490), .A2(n1489), .ZN(n1491) );
  NAND2_X1 U1539 ( .A1(n1491), .A2(G232), .ZN(n1492) );
  NOR2_X1 U1540 ( .A1(n1493), .A2(n1492), .ZN(n1685) );
inputs=32 keys=64 outputs=1 gates=128
iteration: 1; vars: 928; clauses: 830; decisions: 158
iteration: 2; vars: 1182; clauses: 1464; decisions: 353
iteration: 3; vars: 1436; clauses: 980; decisions: 631
iteration: 4; vars: 1690; clauses: 1614; decisions: 998
iteration: 5; vars: 1944; clauses: 1170; decisions: 1237
iteration: 6; vars: 2198; clauses: 1804; decisions: 1638
iteration: 7; vars: 2452; clauses: 702; decisions: 1926
iteration: 8; vars: 2706; clauses: 1318; decisions: 2073
iteration: 9; vars: 2960; clauses: 780; decisions: 2288
iteration: 10; vars: 3214; clauses: 1394; decisions: 2504
iteration: 11; vars: 3468; clauses: 770; decisions: 2650
iteration: 12; vars: 3722; clauses: 1366; decisions: 2810
iteration: 13; vars: 3976; clauses: 558; decisions: 2945
iteration: 14; vars: 4230; clauses: 1118; decisions: 3078
iteration: 15; vars: 4484; clauses: 449; decisions: 3233
iteration: 16; vars: 4738; clauses: 426; decisions: 3387
iteration: 17; vars: 4992; clauses: 409; decisions: 3515
iteration: 18; vars: 5246; clauses: 406; decisions: 3675
iteration: 19; vars: 5500; clauses: 944; decisions: 3793
iteration: 20; vars: 5754; clauses: 393; decisions: 3913
iteration: 21; vars: 6008; clauses: 411; decisions: 4031
iteration: 22; vars: 6262; clauses: 429; decisions: 4148
iteration: 23; vars: 6516; clauses: 429; decisions: 4265
iteration: 24; vars: 6770; clauses: 447; decisions: 4382
iteration: 25; vars: 7024; clauses: 983; decisions: 4494
iteration: 26; vars: 7278; clauses: 342; decisions: 4597
iteration: 27; vars: 7532; clauses: 342; decisions: 4697
iteration: 28; vars: 7786; clauses: 356; decisions: 4812
iteration: 29; vars: 8040; clauses: 856; decisions: 4910
iteration: 30; vars: 8294; clauses: 326; decisions: 5007
iteration: 31; vars: 8548; clauses: 814; decisions: 5128
iteration: 32; vars: 8802; clauses: 339; decisions: 5223
iteration: 33; vars: 9056; clauses: 827; decisions: 5319
iteration: 34; vars: 9310; clauses: 296; decisions: 5412
iteration: 35; vars: 9564; clauses: 766; decisions: 5495
iteration: 36; vars: 9818; clauses: 302; decisions: 5578
iteration: 37; vars: 10072; clauses: 772; decisions: 5663
iteration: 38; vars: 10326; clauses: 308; decisions: 5751
iteration: 39; vars: 10580; clauses: 778; decisions: 5838
iteration: 40; vars: 10834; clauses: 308; decisions: 5925
iteration: 41; vars: 11088; clauses: 778; decisions: 6006
iteration: 42; vars: 11342; clauses: 322; decisions: 6094
iteration: 43; vars: 11596; clauses: 792; decisions: 6181
iteration: 44; vars: 11850; clauses: 276; decisions: 6256
iteration: 45; vars: 12104; clauses: 728; decisions: 6326
iteration: 46; vars: 12358; clauses: 224; decisions: 6393
iteration: 47; vars: 12612; clauses: 646; decisions: 6458
iteration: 48; vars: 12866; clauses: 214; decisions: 6460
finished solver loop. fail_count = 0
key=0000000000000000000000000000000001010100100011110001111010011100
iteration=48; backbones_count=0; cube_count=31094; cpu_time=0.247961; maxrss=3.21484
equivalent
