# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \dynports 1
attribute \src "dut.sv:10.1-30.10"
attribute \cells_not_processed 1
module \mul_unsigned
  parameter \WIDTHA 6
  parameter \WIDTHB 9
  wire width 15 $0\M[0][14:0]
  wire width 15 $0\M[1][14:0]
  wire width 15 $0\M[2][14:0]
  wire width 15 $0\M[3][14:0]
  wire width 6 $0\rA[5:0]
  wire width 9 $0\rB[8:0]
  wire width 15 $auto$expression.cpp:613:import_operation$1
  attribute \src "dut.sv:10.27-10.28"
  wire width 6 input 2 \A
  attribute \src "dut.sv:10.30-10.31"
  wire width 9 input 3 \B
  attribute \src "/home/alain/uhdm2rtlil/test/mul_unsigned/dut.sv:19.25-19.26"
  wire width 15 \M[0]
  attribute \src "/home/alain/uhdm2rtlil/test/mul_unsigned/dut.sv:19.25-19.26"
  wire width 15 \M[1]
  attribute \src "/home/alain/uhdm2rtlil/test/mul_unsigned/dut.sv:19.25-19.26"
  wire width 15 \M[2]
  attribute \src "/home/alain/uhdm2rtlil/test/mul_unsigned/dut.sv:19.25-19.26"
  wire width 15 \M[3]
  attribute \src "dut.sv:10.33-10.36"
  wire width 15 output 4 \RES
  attribute \src "dut.sv:10.22-10.25"
  wire input 1 \clk
  attribute \src "dut.sv:20.9-20.10"
  wire width 32 \i
  attribute \reg 1
  attribute \src "dut.sv:17.18-17.20"
  wire width 6 \rA
  attribute \reg 1
  attribute \src "dut.sv:18.18-18.20"
  wire width 9 \rB
  cell $mul $auto$expression.cpp:630:import_operation$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 15
    connect \A \rA
    connect \B \rB
    connect \Y $auto$expression.cpp:613:import_operation$1
  end
  attribute \always_ff 1
  attribute \src "dut.sv:21.1-28.5"
  process $proc$dut.sv:21$1
    assign $0\M[0][14:0] \M[0]
    assign $0\M[1][14:0] \M[1]
    assign $0\M[2][14:0] \M[2]
    assign $0\M[3][14:0] \M[3]
    assign $0\rA[5:0] \rA
    assign $0\rB[8:0] \rB
    assign $0\rA[5:0] \A
    assign $0\rB[8:0] \B
    assign $0\M[0][14:0] $auto$expression.cpp:613:import_operation$1
    assign $0\M[1][14:0] $0\M[0][14:0]
    assign $0\M[2][14:0] $0\M[1][14:0]
    assign $0\M[3][14:0] $0\M[2][14:0]
    sync posedge \clk
      update \M[0] $0\M[0][14:0]
      update \M[1] $0\M[1][14:0]
      update \M[2] $0\M[2][14:0]
      update \M[3] $0\M[3][14:0]
      update \rA $0\rA[5:0]
      update \rB $0\rB[8:0]
  end
  connect \RES \M[3]
end
