|Exp03
reset => LCD_Display:lcd.reset
reset => Ifetch:IFT.reset
reset => Idecode:IDEC.reset
reset => Dmemory:DMEM.reset
clock48MHz => LCD_Display:lcd.clk_48Mhz
LCD_RS <= LCD_Display:lcd.LCD_RS
LCD_E <= LCD_Display:lcd.LCD_E
LCD_RW <= LCD_Display:lcd.LCD_RW
LCD_ON <= <VCC>
DATA[0] <> LCD_Display:lcd.DATA_BUS[0]
DATA[1] <> LCD_Display:lcd.DATA_BUS[1]
DATA[2] <> LCD_Display:lcd.DATA_BUS[2]
DATA[3] <> LCD_Display:lcd.DATA_BUS[3]
DATA[4] <> LCD_Display:lcd.DATA_BUS[4]
DATA[5] <> LCD_Display:lcd.DATA_BUS[5]
DATA[6] <> LCD_Display:lcd.DATA_BUS[6]
DATA[7] <> LCD_Display:lcd.DATA_BUS[7]
clock => Ifetch:IFT.clock
clock => Idecode:IDEC.clock
clock => Dmemory:DMEM.clock
InstrALU => ~NO_FANOUT~


|Exp03|LCD_Display:lcd
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_COUNT_400HZ.OUTPUTSELECT
reset => CLK_400HZ_Enable.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => DATA_BUS_VALUE.OUTPUTSELECT
reset => DATA_BUS_VALUE.OUTPUTSELECT
reset => DATA_BUS_VALUE.OUTPUTSELECT
reset => DATA_BUS_VALUE.OUTPUTSELECT
reset => DATA_BUS_VALUE.OUTPUTSELECT
reset => DATA_BUS_VALUE.OUTPUTSELECT
reset => DATA_BUS_VALUE.OUTPUTSELECT
reset => DATA_BUS_VALUE.OUTPUTSELECT
reset => next_command.OUTPUTSELECT
reset => next_command.OUTPUTSELECT
reset => next_command.OUTPUTSELECT
reset => next_command.OUTPUTSELECT
reset => next_command.OUTPUTSELECT
reset => next_command.OUTPUTSELECT
reset => next_command.OUTPUTSELECT
reset => next_command.OUTPUTSELECT
reset => next_command.OUTPUTSELECT
reset => next_command.OUTPUTSELECT
reset => next_command.OUTPUTSELECT
reset => next_command.OUTPUTSELECT
reset => next_command.OUTPUTSELECT
reset => LCD_E.OUTPUTSELECT
reset => LCD_RS.OUTPUTSELECT
reset => LCD_RW_INT.OUTPUTSELECT
reset => CHAR_COUNT[4].ENA
reset => CHAR_COUNT[3].ENA
reset => CHAR_COUNT[2].ENA
reset => CHAR_COUNT[1].ENA
reset => CHAR_COUNT[0].ENA
clk_48Mhz => CHAR_COUNT[0].CLK
clk_48Mhz => CHAR_COUNT[1].CLK
clk_48Mhz => CHAR_COUNT[2].CLK
clk_48Mhz => CHAR_COUNT[3].CLK
clk_48Mhz => CHAR_COUNT[4].CLK
clk_48Mhz => LCD_RW_INT.CLK
clk_48Mhz => LCD_RS~reg0.CLK
clk_48Mhz => LCD_E~reg0.CLK
clk_48Mhz => DATA_BUS_VALUE[0].CLK
clk_48Mhz => DATA_BUS_VALUE[1].CLK
clk_48Mhz => DATA_BUS_VALUE[2].CLK
clk_48Mhz => DATA_BUS_VALUE[3].CLK
clk_48Mhz => DATA_BUS_VALUE[4].CLK
clk_48Mhz => DATA_BUS_VALUE[5].CLK
clk_48Mhz => DATA_BUS_VALUE[6].CLK
clk_48Mhz => DATA_BUS_VALUE[7].CLK
clk_48Mhz => CLK_400HZ_Enable.CLK
clk_48Mhz => CLK_COUNT_400HZ[0].CLK
clk_48Mhz => CLK_COUNT_400HZ[1].CLK
clk_48Mhz => CLK_COUNT_400HZ[2].CLK
clk_48Mhz => CLK_COUNT_400HZ[3].CLK
clk_48Mhz => CLK_COUNT_400HZ[4].CLK
clk_48Mhz => CLK_COUNT_400HZ[5].CLK
clk_48Mhz => CLK_COUNT_400HZ[6].CLK
clk_48Mhz => CLK_COUNT_400HZ[7].CLK
clk_48Mhz => CLK_COUNT_400HZ[8].CLK
clk_48Mhz => CLK_COUNT_400HZ[9].CLK
clk_48Mhz => CLK_COUNT_400HZ[10].CLK
clk_48Mhz => CLK_COUNT_400HZ[11].CLK
clk_48Mhz => CLK_COUNT_400HZ[12].CLK
clk_48Mhz => CLK_COUNT_400HZ[13].CLK
clk_48Mhz => CLK_COUNT_400HZ[14].CLK
clk_48Mhz => CLK_COUNT_400HZ[15].CLK
clk_48Mhz => CLK_COUNT_400HZ[16].CLK
clk_48Mhz => CLK_COUNT_400HZ[17].CLK
clk_48Mhz => CLK_COUNT_400HZ[18].CLK
clk_48Mhz => CLK_COUNT_400HZ[19].CLK
clk_48Mhz => next_command~1.DATAIN
clk_48Mhz => state~12.DATAIN
HexDisplayData[0] => Mux6.IN31
HexDisplayData[1] => Mux5.IN31
HexDisplayData[2] => Mux4.IN31
HexDisplayData[3] => Mux3.IN31
HexDisplayData[4] => Mux6.IN30
HexDisplayData[5] => Mux5.IN30
HexDisplayData[6] => Mux4.IN30
HexDisplayData[7] => Mux3.IN30
HexDisplayData[8] => Mux6.IN29
HexDisplayData[9] => Mux5.IN29
HexDisplayData[10] => Mux4.IN29
HexDisplayData[11] => Mux3.IN29
HexDisplayData[12] => Mux6.IN28
HexDisplayData[13] => Mux5.IN28
HexDisplayData[14] => Mux4.IN28
HexDisplayData[15] => Mux3.IN28
HexDisplayData[16] => Mux6.IN27
HexDisplayData[17] => Mux5.IN27
HexDisplayData[18] => Mux4.IN27
HexDisplayData[19] => Mux3.IN27
HexDisplayData[20] => Mux6.IN26
HexDisplayData[21] => Mux5.IN26
HexDisplayData[22] => Mux4.IN26
HexDisplayData[23] => Mux3.IN26
HexDisplayData[24] => Mux6.IN25
HexDisplayData[25] => Mux5.IN25
HexDisplayData[26] => Mux4.IN25
HexDisplayData[27] => Mux3.IN25
HexDisplayData[28] => Mux6.IN24
HexDisplayData[29] => Mux5.IN24
HexDisplayData[30] => Mux4.IN24
HexDisplayData[31] => Mux3.IN24
HexDisplayData[32] => Mux6.IN23
HexDisplayData[33] => Mux5.IN23
HexDisplayData[34] => Mux4.IN23
HexDisplayData[35] => Mux3.IN23
HexDisplayData[36] => Mux6.IN22
HexDisplayData[37] => Mux5.IN22
HexDisplayData[38] => Mux4.IN22
HexDisplayData[39] => Mux3.IN22
HexDisplayData[40] => Mux6.IN21
HexDisplayData[41] => Mux5.IN21
HexDisplayData[42] => ~NO_FANOUT~
HexDisplayData[43] => ~NO_FANOUT~
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_E <= LCD_E~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW_INT.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[0] <> DATA_BUS[0]
DATA_BUS[1] <> DATA_BUS[1]
DATA_BUS[2] <> DATA_BUS[2]
DATA_BUS[3] <> DATA_BUS[3]
DATA_BUS[4] <> DATA_BUS[4]
DATA_BUS[5] <> DATA_BUS[5]
DATA_BUS[6] <> DATA_BUS[6]
DATA_BUS[7] <> DATA_BUS[7]


|Exp03|Ifetch:IFT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => Mem_Addr[7].OUTPUTSELECT
reset => Mem_Addr[6].OUTPUTSELECT
reset => Mem_Addr[5].OUTPUTSELECT
reset => Mem_Addr[4].OUTPUTSELECT
reset => Mem_Addr[3].OUTPUTSELECT
reset => Mem_Addr[2].OUTPUTSELECT
reset => Mem_Addr[1].OUTPUTSELECT
reset => Mem_Addr[0].OUTPUTSELECT
clock => altsyncram:data_memory.clock0
clock => PC[0].CLK
clock => PC[1].CLK
clock => PC[2].CLK
clock => PC[3].CLK
clock => PC[4].CLK
clock => PC[5].CLK
clock => PC[6].CLK
clock => PC[7].CLK
Branch => Next_PC.IN0
Zero => Next_PC.IN1
ADDResult[0] => Next_PC.DATAB
ADDResult[1] => Next_PC.DATAB
ADDResult[2] => Next_PC.DATAB
ADDResult[3] => Next_PC.DATAB
ADDResult[4] => Next_PC.DATAB
ADDResult[5] => Next_PC.DATAB
ADDResult[6] => Next_PC.DATAB
ADDResult[7] => Next_PC.DATAB
PC_out[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
Instruction[0] <= altsyncram:data_memory.q_a[0]
Instruction[1] <= altsyncram:data_memory.q_a[1]
Instruction[2] <= altsyncram:data_memory.q_a[2]
Instruction[3] <= altsyncram:data_memory.q_a[3]
Instruction[4] <= altsyncram:data_memory.q_a[4]
Instruction[5] <= altsyncram:data_memory.q_a[5]
Instruction[6] <= altsyncram:data_memory.q_a[6]
Instruction[7] <= altsyncram:data_memory.q_a[7]
Instruction[8] <= altsyncram:data_memory.q_a[8]
Instruction[9] <= altsyncram:data_memory.q_a[9]
Instruction[10] <= altsyncram:data_memory.q_a[10]
Instruction[11] <= altsyncram:data_memory.q_a[11]
Instruction[12] <= altsyncram:data_memory.q_a[12]
Instruction[13] <= altsyncram:data_memory.q_a[13]
Instruction[14] <= altsyncram:data_memory.q_a[14]
Instruction[15] <= altsyncram:data_memory.q_a[15]
Instruction[16] <= altsyncram:data_memory.q_a[16]
Instruction[17] <= altsyncram:data_memory.q_a[17]
Instruction[18] <= altsyncram:data_memory.q_a[18]
Instruction[19] <= altsyncram:data_memory.q_a[19]
Instruction[20] <= altsyncram:data_memory.q_a[20]
Instruction[21] <= altsyncram:data_memory.q_a[21]
Instruction[22] <= altsyncram:data_memory.q_a[22]
Instruction[23] <= altsyncram:data_memory.q_a[23]
Instruction[24] <= altsyncram:data_memory.q_a[24]
Instruction[25] <= altsyncram:data_memory.q_a[25]
Instruction[26] <= altsyncram:data_memory.q_a[26]
Instruction[27] <= altsyncram:data_memory.q_a[27]
Instruction[28] <= altsyncram:data_memory.q_a[28]
Instruction[29] <= altsyncram:data_memory.q_a[29]
Instruction[30] <= altsyncram:data_memory.q_a[30]
Instruction[31] <= altsyncram:data_memory.q_a[31]


|Exp03|Ifetch:IFT|altsyncram:data_memory
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tin3:auto_generated.address_a[0]
address_a[1] => altsyncram_tin3:auto_generated.address_a[1]
address_a[2] => altsyncram_tin3:auto_generated.address_a[2]
address_a[3] => altsyncram_tin3:auto_generated.address_a[3]
address_a[4] => altsyncram_tin3:auto_generated.address_a[4]
address_a[5] => altsyncram_tin3:auto_generated.address_a[5]
address_a[6] => altsyncram_tin3:auto_generated.address_a[6]
address_a[7] => altsyncram_tin3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tin3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tin3:auto_generated.q_a[0]
q_a[1] <= altsyncram_tin3:auto_generated.q_a[1]
q_a[2] <= altsyncram_tin3:auto_generated.q_a[2]
q_a[3] <= altsyncram_tin3:auto_generated.q_a[3]
q_a[4] <= altsyncram_tin3:auto_generated.q_a[4]
q_a[5] <= altsyncram_tin3:auto_generated.q_a[5]
q_a[6] <= altsyncram_tin3:auto_generated.q_a[6]
q_a[7] <= altsyncram_tin3:auto_generated.q_a[7]
q_a[8] <= altsyncram_tin3:auto_generated.q_a[8]
q_a[9] <= altsyncram_tin3:auto_generated.q_a[9]
q_a[10] <= altsyncram_tin3:auto_generated.q_a[10]
q_a[11] <= altsyncram_tin3:auto_generated.q_a[11]
q_a[12] <= altsyncram_tin3:auto_generated.q_a[12]
q_a[13] <= altsyncram_tin3:auto_generated.q_a[13]
q_a[14] <= altsyncram_tin3:auto_generated.q_a[14]
q_a[15] <= altsyncram_tin3:auto_generated.q_a[15]
q_a[16] <= altsyncram_tin3:auto_generated.q_a[16]
q_a[17] <= altsyncram_tin3:auto_generated.q_a[17]
q_a[18] <= altsyncram_tin3:auto_generated.q_a[18]
q_a[19] <= altsyncram_tin3:auto_generated.q_a[19]
q_a[20] <= altsyncram_tin3:auto_generated.q_a[20]
q_a[21] <= altsyncram_tin3:auto_generated.q_a[21]
q_a[22] <= altsyncram_tin3:auto_generated.q_a[22]
q_a[23] <= altsyncram_tin3:auto_generated.q_a[23]
q_a[24] <= altsyncram_tin3:auto_generated.q_a[24]
q_a[25] <= altsyncram_tin3:auto_generated.q_a[25]
q_a[26] <= altsyncram_tin3:auto_generated.q_a[26]
q_a[27] <= altsyncram_tin3:auto_generated.q_a[27]
q_a[28] <= altsyncram_tin3:auto_generated.q_a[28]
q_a[29] <= altsyncram_tin3:auto_generated.q_a[29]
q_a[30] <= altsyncram_tin3:auto_generated.q_a[30]
q_a[31] <= altsyncram_tin3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Exp03|Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|Exp03|control:CTR
Opcode[0] => Equal0.IN5
Opcode[0] => Equal1.IN5
Opcode[0] => Equal2.IN5
Opcode[0] => Equal3.IN4
Opcode[1] => Equal0.IN4
Opcode[1] => Equal1.IN4
Opcode[1] => Equal2.IN4
Opcode[1] => Equal3.IN3
Opcode[2] => Equal0.IN3
Opcode[2] => Equal1.IN2
Opcode[2] => Equal2.IN1
Opcode[2] => Equal3.IN5
Opcode[3] => Equal0.IN2
Opcode[3] => Equal1.IN1
Opcode[3] => Equal2.IN3
Opcode[3] => Equal3.IN2
Opcode[4] => Equal0.IN1
Opcode[4] => Equal1.IN0
Opcode[4] => Equal2.IN0
Opcode[4] => Equal3.IN1
Opcode[5] => Equal0.IN0
Opcode[5] => Equal1.IN3
Opcode[5] => Equal2.IN2
Opcode[5] => Equal3.IN0
RegDst <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
AluSrc <= I_format.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Equal3.DB_MAX_OUTPUT_PORT_TYPE


|Exp03|Idecode:IDEC
read_data_1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Instruction[0] => Add0.IN8
Instruction[0] => Sign_extend[0].DATAIN
Instruction[1] => Add0.IN7
Instruction[1] => Sign_extend[1].DATAIN
Instruction[2] => Add0.IN6
Instruction[2] => Sign_extend[2].DATAIN
Instruction[3] => Add0.IN5
Instruction[3] => Sign_extend[3].DATAIN
Instruction[4] => Add0.IN4
Instruction[4] => Sign_extend[4].DATAIN
Instruction[5] => Add0.IN3
Instruction[5] => Sign_extend[5].DATAIN
Instruction[6] => Add0.IN2
Instruction[6] => Sign_extend[6].DATAIN
Instruction[7] => Add0.IN1
Instruction[7] => Sign_extend[7].DATAIN
Instruction[8] => Sign_extend[8].DATAIN
Instruction[9] => Sign_extend[9].DATAIN
Instruction[10] => Sign_extend[10].DATAIN
Instruction[11] => write_reg_ID[0].DATAB
Instruction[11] => Sign_extend[11].DATAIN
Instruction[12] => write_reg_ID[1].DATAB
Instruction[12] => Sign_extend[12].DATAIN
Instruction[13] => write_reg_ID[2].DATAB
Instruction[13] => Sign_extend[13].DATAIN
Instruction[14] => write_reg_ID[3].DATAB
Instruction[14] => Sign_extend[14].DATAIN
Instruction[15] => write_reg_ID[4].DATAB
Instruction[15] => Sign_extend[31].DATAIN
Instruction[15] => Sign_extend[30].DATAIN
Instruction[15] => Sign_extend[29].DATAIN
Instruction[15] => Sign_extend[28].DATAIN
Instruction[15] => Sign_extend[27].DATAIN
Instruction[15] => Sign_extend[26].DATAIN
Instruction[15] => Sign_extend[25].DATAIN
Instruction[15] => Sign_extend[24].DATAIN
Instruction[15] => Sign_extend[23].DATAIN
Instruction[15] => Sign_extend[22].DATAIN
Instruction[15] => Sign_extend[21].DATAIN
Instruction[15] => Sign_extend[20].DATAIN
Instruction[15] => Sign_extend[19].DATAIN
Instruction[15] => Sign_extend[18].DATAIN
Instruction[15] => Sign_extend[17].DATAIN
Instruction[15] => Sign_extend[16].DATAIN
Instruction[15] => Sign_extend[15].DATAIN
Instruction[16] => Mux32.IN36
Instruction[16] => Mux33.IN36
Instruction[16] => Mux34.IN36
Instruction[16] => Mux35.IN36
Instruction[16] => Mux36.IN36
Instruction[16] => Mux37.IN36
Instruction[16] => Mux38.IN36
Instruction[16] => Mux39.IN36
Instruction[16] => Mux40.IN36
Instruction[16] => Mux41.IN36
Instruction[16] => Mux42.IN36
Instruction[16] => Mux43.IN36
Instruction[16] => Mux44.IN36
Instruction[16] => Mux45.IN36
Instruction[16] => Mux46.IN36
Instruction[16] => Mux47.IN36
Instruction[16] => Mux48.IN36
Instruction[16] => Mux49.IN36
Instruction[16] => Mux50.IN36
Instruction[16] => Mux51.IN36
Instruction[16] => Mux52.IN36
Instruction[16] => Mux53.IN36
Instruction[16] => Mux54.IN36
Instruction[16] => Mux55.IN36
Instruction[16] => Mux56.IN36
Instruction[16] => Mux57.IN36
Instruction[16] => Mux58.IN36
Instruction[16] => Mux59.IN36
Instruction[16] => Mux60.IN36
Instruction[16] => Mux61.IN36
Instruction[16] => Mux62.IN36
Instruction[16] => Mux63.IN36
Instruction[16] => write_reg_ID[0].DATAA
Instruction[17] => Mux32.IN35
Instruction[17] => Mux33.IN35
Instruction[17] => Mux34.IN35
Instruction[17] => Mux35.IN35
Instruction[17] => Mux36.IN35
Instruction[17] => Mux37.IN35
Instruction[17] => Mux38.IN35
Instruction[17] => Mux39.IN35
Instruction[17] => Mux40.IN35
Instruction[17] => Mux41.IN35
Instruction[17] => Mux42.IN35
Instruction[17] => Mux43.IN35
Instruction[17] => Mux44.IN35
Instruction[17] => Mux45.IN35
Instruction[17] => Mux46.IN35
Instruction[17] => Mux47.IN35
Instruction[17] => Mux48.IN35
Instruction[17] => Mux49.IN35
Instruction[17] => Mux50.IN35
Instruction[17] => Mux51.IN35
Instruction[17] => Mux52.IN35
Instruction[17] => Mux53.IN35
Instruction[17] => Mux54.IN35
Instruction[17] => Mux55.IN35
Instruction[17] => Mux56.IN35
Instruction[17] => Mux57.IN35
Instruction[17] => Mux58.IN35
Instruction[17] => Mux59.IN35
Instruction[17] => Mux60.IN35
Instruction[17] => Mux61.IN35
Instruction[17] => Mux62.IN35
Instruction[17] => Mux63.IN35
Instruction[17] => write_reg_ID[1].DATAA
Instruction[18] => Mux32.IN34
Instruction[18] => Mux33.IN34
Instruction[18] => Mux34.IN34
Instruction[18] => Mux35.IN34
Instruction[18] => Mux36.IN34
Instruction[18] => Mux37.IN34
Instruction[18] => Mux38.IN34
Instruction[18] => Mux39.IN34
Instruction[18] => Mux40.IN34
Instruction[18] => Mux41.IN34
Instruction[18] => Mux42.IN34
Instruction[18] => Mux43.IN34
Instruction[18] => Mux44.IN34
Instruction[18] => Mux45.IN34
Instruction[18] => Mux46.IN34
Instruction[18] => Mux47.IN34
Instruction[18] => Mux48.IN34
Instruction[18] => Mux49.IN34
Instruction[18] => Mux50.IN34
Instruction[18] => Mux51.IN34
Instruction[18] => Mux52.IN34
Instruction[18] => Mux53.IN34
Instruction[18] => Mux54.IN34
Instruction[18] => Mux55.IN34
Instruction[18] => Mux56.IN34
Instruction[18] => Mux57.IN34
Instruction[18] => Mux58.IN34
Instruction[18] => Mux59.IN34
Instruction[18] => Mux60.IN34
Instruction[18] => Mux61.IN34
Instruction[18] => Mux62.IN34
Instruction[18] => Mux63.IN34
Instruction[18] => write_reg_ID[2].DATAA
Instruction[19] => Mux32.IN33
Instruction[19] => Mux33.IN33
Instruction[19] => Mux34.IN33
Instruction[19] => Mux35.IN33
Instruction[19] => Mux36.IN33
Instruction[19] => Mux37.IN33
Instruction[19] => Mux38.IN33
Instruction[19] => Mux39.IN33
Instruction[19] => Mux40.IN33
Instruction[19] => Mux41.IN33
Instruction[19] => Mux42.IN33
Instruction[19] => Mux43.IN33
Instruction[19] => Mux44.IN33
Instruction[19] => Mux45.IN33
Instruction[19] => Mux46.IN33
Instruction[19] => Mux47.IN33
Instruction[19] => Mux48.IN33
Instruction[19] => Mux49.IN33
Instruction[19] => Mux50.IN33
Instruction[19] => Mux51.IN33
Instruction[19] => Mux52.IN33
Instruction[19] => Mux53.IN33
Instruction[19] => Mux54.IN33
Instruction[19] => Mux55.IN33
Instruction[19] => Mux56.IN33
Instruction[19] => Mux57.IN33
Instruction[19] => Mux58.IN33
Instruction[19] => Mux59.IN33
Instruction[19] => Mux60.IN33
Instruction[19] => Mux61.IN33
Instruction[19] => Mux62.IN33
Instruction[19] => Mux63.IN33
Instruction[19] => write_reg_ID[3].DATAA
Instruction[20] => Mux32.IN32
Instruction[20] => Mux33.IN32
Instruction[20] => Mux34.IN32
Instruction[20] => Mux35.IN32
Instruction[20] => Mux36.IN32
Instruction[20] => Mux37.IN32
Instruction[20] => Mux38.IN32
Instruction[20] => Mux39.IN32
Instruction[20] => Mux40.IN32
Instruction[20] => Mux41.IN32
Instruction[20] => Mux42.IN32
Instruction[20] => Mux43.IN32
Instruction[20] => Mux44.IN32
Instruction[20] => Mux45.IN32
Instruction[20] => Mux46.IN32
Instruction[20] => Mux47.IN32
Instruction[20] => Mux48.IN32
Instruction[20] => Mux49.IN32
Instruction[20] => Mux50.IN32
Instruction[20] => Mux51.IN32
Instruction[20] => Mux52.IN32
Instruction[20] => Mux53.IN32
Instruction[20] => Mux54.IN32
Instruction[20] => Mux55.IN32
Instruction[20] => Mux56.IN32
Instruction[20] => Mux57.IN32
Instruction[20] => Mux58.IN32
Instruction[20] => Mux59.IN32
Instruction[20] => Mux60.IN32
Instruction[20] => Mux61.IN32
Instruction[20] => Mux62.IN32
Instruction[20] => Mux63.IN32
Instruction[20] => write_reg_ID[4].DATAA
Instruction[21] => Mux0.IN36
Instruction[21] => Mux1.IN36
Instruction[21] => Mux2.IN36
Instruction[21] => Mux3.IN36
Instruction[21] => Mux4.IN36
Instruction[21] => Mux5.IN36
Instruction[21] => Mux6.IN36
Instruction[21] => Mux7.IN36
Instruction[21] => Mux8.IN36
Instruction[21] => Mux9.IN36
Instruction[21] => Mux10.IN36
Instruction[21] => Mux11.IN36
Instruction[21] => Mux12.IN36
Instruction[21] => Mux13.IN36
Instruction[21] => Mux14.IN36
Instruction[21] => Mux15.IN36
Instruction[21] => Mux16.IN36
Instruction[21] => Mux17.IN36
Instruction[21] => Mux18.IN36
Instruction[21] => Mux19.IN36
Instruction[21] => Mux20.IN36
Instruction[21] => Mux21.IN36
Instruction[21] => Mux22.IN36
Instruction[21] => Mux23.IN36
Instruction[21] => Mux24.IN36
Instruction[21] => Mux25.IN36
Instruction[21] => Mux26.IN36
Instruction[21] => Mux27.IN36
Instruction[21] => Mux28.IN36
Instruction[21] => Mux29.IN36
Instruction[21] => Mux30.IN36
Instruction[21] => Mux31.IN36
Instruction[22] => Mux0.IN35
Instruction[22] => Mux1.IN35
Instruction[22] => Mux2.IN35
Instruction[22] => Mux3.IN35
Instruction[22] => Mux4.IN35
Instruction[22] => Mux5.IN35
Instruction[22] => Mux6.IN35
Instruction[22] => Mux7.IN35
Instruction[22] => Mux8.IN35
Instruction[22] => Mux9.IN35
Instruction[22] => Mux10.IN35
Instruction[22] => Mux11.IN35
Instruction[22] => Mux12.IN35
Instruction[22] => Mux13.IN35
Instruction[22] => Mux14.IN35
Instruction[22] => Mux15.IN35
Instruction[22] => Mux16.IN35
Instruction[22] => Mux17.IN35
Instruction[22] => Mux18.IN35
Instruction[22] => Mux19.IN35
Instruction[22] => Mux20.IN35
Instruction[22] => Mux21.IN35
Instruction[22] => Mux22.IN35
Instruction[22] => Mux23.IN35
Instruction[22] => Mux24.IN35
Instruction[22] => Mux25.IN35
Instruction[22] => Mux26.IN35
Instruction[22] => Mux27.IN35
Instruction[22] => Mux28.IN35
Instruction[22] => Mux29.IN35
Instruction[22] => Mux30.IN35
Instruction[22] => Mux31.IN35
Instruction[23] => Mux0.IN34
Instruction[23] => Mux1.IN34
Instruction[23] => Mux2.IN34
Instruction[23] => Mux3.IN34
Instruction[23] => Mux4.IN34
Instruction[23] => Mux5.IN34
Instruction[23] => Mux6.IN34
Instruction[23] => Mux7.IN34
Instruction[23] => Mux8.IN34
Instruction[23] => Mux9.IN34
Instruction[23] => Mux10.IN34
Instruction[23] => Mux11.IN34
Instruction[23] => Mux12.IN34
Instruction[23] => Mux13.IN34
Instruction[23] => Mux14.IN34
Instruction[23] => Mux15.IN34
Instruction[23] => Mux16.IN34
Instruction[23] => Mux17.IN34
Instruction[23] => Mux18.IN34
Instruction[23] => Mux19.IN34
Instruction[23] => Mux20.IN34
Instruction[23] => Mux21.IN34
Instruction[23] => Mux22.IN34
Instruction[23] => Mux23.IN34
Instruction[23] => Mux24.IN34
Instruction[23] => Mux25.IN34
Instruction[23] => Mux26.IN34
Instruction[23] => Mux27.IN34
Instruction[23] => Mux28.IN34
Instruction[23] => Mux29.IN34
Instruction[23] => Mux30.IN34
Instruction[23] => Mux31.IN34
Instruction[24] => Mux0.IN33
Instruction[24] => Mux1.IN33
Instruction[24] => Mux2.IN33
Instruction[24] => Mux3.IN33
Instruction[24] => Mux4.IN33
Instruction[24] => Mux5.IN33
Instruction[24] => Mux6.IN33
Instruction[24] => Mux7.IN33
Instruction[24] => Mux8.IN33
Instruction[24] => Mux9.IN33
Instruction[24] => Mux10.IN33
Instruction[24] => Mux11.IN33
Instruction[24] => Mux12.IN33
Instruction[24] => Mux13.IN33
Instruction[24] => Mux14.IN33
Instruction[24] => Mux15.IN33
Instruction[24] => Mux16.IN33
Instruction[24] => Mux17.IN33
Instruction[24] => Mux18.IN33
Instruction[24] => Mux19.IN33
Instruction[24] => Mux20.IN33
Instruction[24] => Mux21.IN33
Instruction[24] => Mux22.IN33
Instruction[24] => Mux23.IN33
Instruction[24] => Mux24.IN33
Instruction[24] => Mux25.IN33
Instruction[24] => Mux26.IN33
Instruction[24] => Mux27.IN33
Instruction[24] => Mux28.IN33
Instruction[24] => Mux29.IN33
Instruction[24] => Mux30.IN33
Instruction[24] => Mux31.IN33
Instruction[25] => Mux0.IN32
Instruction[25] => Mux1.IN32
Instruction[25] => Mux2.IN32
Instruction[25] => Mux3.IN32
Instruction[25] => Mux4.IN32
Instruction[25] => Mux5.IN32
Instruction[25] => Mux6.IN32
Instruction[25] => Mux7.IN32
Instruction[25] => Mux8.IN32
Instruction[25] => Mux9.IN32
Instruction[25] => Mux10.IN32
Instruction[25] => Mux11.IN32
Instruction[25] => Mux12.IN32
Instruction[25] => Mux13.IN32
Instruction[25] => Mux14.IN32
Instruction[25] => Mux15.IN32
Instruction[25] => Mux16.IN32
Instruction[25] => Mux17.IN32
Instruction[25] => Mux18.IN32
Instruction[25] => Mux19.IN32
Instruction[25] => Mux20.IN32
Instruction[25] => Mux21.IN32
Instruction[25] => Mux22.IN32
Instruction[25] => Mux23.IN32
Instruction[25] => Mux24.IN32
Instruction[25] => Mux25.IN32
Instruction[25] => Mux26.IN32
Instruction[25] => Mux27.IN32
Instruction[25] => Mux28.IN32
Instruction[25] => Mux29.IN32
Instruction[25] => Mux30.IN32
Instruction[25] => Mux31.IN32
Instruction[26] => ~NO_FANOUT~
Instruction[27] => ~NO_FANOUT~
Instruction[28] => ~NO_FANOUT~
Instruction[29] => ~NO_FANOUT~
Instruction[30] => ~NO_FANOUT~
Instruction[31] => ~NO_FANOUT~
ALU_Result[0] => write_data[0].DATAB
ALU_Result[1] => write_data[1].DATAB
ALU_Result[2] => write_data[2].DATAB
ALU_Result[3] => write_data[3].DATAB
ALU_Result[4] => write_data[4].DATAB
ALU_Result[5] => write_data[5].DATAB
ALU_Result[6] => write_data[6].DATAB
ALU_Result[7] => write_data[7].DATAB
ALU_Result[8] => write_data[8].DATAB
ALU_Result[9] => write_data[9].DATAB
ALU_Result[10] => write_data[10].DATAB
ALU_Result[11] => write_data[11].DATAB
ALU_Result[12] => write_data[12].DATAB
ALU_Result[13] => write_data[13].DATAB
ALU_Result[14] => write_data[14].DATAB
ALU_Result[15] => write_data[15].DATAB
ALU_Result[16] => write_data[16].DATAB
ALU_Result[17] => write_data[17].DATAB
ALU_Result[18] => write_data[18].DATAB
ALU_Result[19] => write_data[19].DATAB
ALU_Result[20] => write_data[20].DATAB
ALU_Result[21] => write_data[21].DATAB
ALU_Result[22] => write_data[22].DATAB
ALU_Result[23] => write_data[23].DATAB
ALU_Result[24] => write_data[24].DATAB
ALU_Result[25] => write_data[25].DATAB
ALU_Result[26] => write_data[26].DATAB
ALU_Result[27] => write_data[27].DATAB
ALU_Result[28] => write_data[28].DATAB
ALU_Result[29] => write_data[29].DATAB
ALU_Result[30] => write_data[30].DATAB
ALU_Result[31] => write_data[31].DATAB
Data_Mem[0] => write_data[0].DATAA
Data_Mem[1] => write_data[1].DATAA
Data_Mem[2] => write_data[2].DATAA
Data_Mem[3] => write_data[3].DATAA
Data_Mem[4] => write_data[4].DATAA
Data_Mem[5] => write_data[5].DATAA
Data_Mem[6] => write_data[6].DATAA
Data_Mem[7] => write_data[7].DATAA
Data_Mem[8] => write_data[8].DATAA
Data_Mem[9] => write_data[9].DATAA
Data_Mem[10] => write_data[10].DATAA
Data_Mem[11] => write_data[11].DATAA
Data_Mem[12] => write_data[12].DATAA
Data_Mem[13] => write_data[13].DATAA
Data_Mem[14] => write_data[14].DATAA
Data_Mem[15] => write_data[15].DATAA
Data_Mem[16] => write_data[16].DATAA
Data_Mem[17] => write_data[17].DATAA
Data_Mem[18] => write_data[18].DATAA
Data_Mem[19] => write_data[19].DATAA
Data_Mem[20] => write_data[20].DATAA
Data_Mem[21] => write_data[21].DATAA
Data_Mem[22] => write_data[22].DATAA
Data_Mem[23] => write_data[23].DATAA
Data_Mem[24] => write_data[24].DATAA
Data_Mem[25] => write_data[25].DATAA
Data_Mem[26] => write_data[26].DATAA
Data_Mem[27] => write_data[27].DATAA
Data_Mem[28] => write_data[28].DATAA
Data_Mem[29] => write_data[29].DATAA
Data_Mem[30] => write_data[30].DATAA
Data_Mem[31] => write_data[31].DATAA
RegWrite => process_0.IN0
RegDst => write_reg_ID[4].OUTPUTSELECT
RegDst => write_reg_ID[3].OUTPUTSELECT
RegDst => write_reg_ID[2].OUTPUTSELECT
RegDst => write_reg_ID[1].OUTPUTSELECT
RegDst => write_reg_ID[0].OUTPUTSELECT
Sign_extend[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[12] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[13] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[14] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[15] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[16] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[17] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[18] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[19] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[20] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[21] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[22] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[23] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[24] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[25] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[26] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[27] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[28] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[29] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[30] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[31] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
clock => reg_bank[31][0].CLK
clock => reg_bank[31][1].CLK
clock => reg_bank[31][2].CLK
clock => reg_bank[31][3].CLK
clock => reg_bank[31][4].CLK
clock => reg_bank[31][5].CLK
clock => reg_bank[31][6].CLK
clock => reg_bank[31][7].CLK
clock => reg_bank[31][8].CLK
clock => reg_bank[31][9].CLK
clock => reg_bank[31][10].CLK
clock => reg_bank[31][11].CLK
clock => reg_bank[31][12].CLK
clock => reg_bank[31][13].CLK
clock => reg_bank[31][14].CLK
clock => reg_bank[31][15].CLK
clock => reg_bank[31][16].CLK
clock => reg_bank[31][17].CLK
clock => reg_bank[31][18].CLK
clock => reg_bank[31][19].CLK
clock => reg_bank[31][20].CLK
clock => reg_bank[31][21].CLK
clock => reg_bank[31][22].CLK
clock => reg_bank[31][23].CLK
clock => reg_bank[31][24].CLK
clock => reg_bank[31][25].CLK
clock => reg_bank[31][26].CLK
clock => reg_bank[31][27].CLK
clock => reg_bank[31][28].CLK
clock => reg_bank[31][29].CLK
clock => reg_bank[31][30].CLK
clock => reg_bank[31][31].CLK
clock => reg_bank[30][0].CLK
clock => reg_bank[30][1].CLK
clock => reg_bank[30][2].CLK
clock => reg_bank[30][3].CLK
clock => reg_bank[30][4].CLK
clock => reg_bank[30][5].CLK
clock => reg_bank[30][6].CLK
clock => reg_bank[30][7].CLK
clock => reg_bank[30][8].CLK
clock => reg_bank[30][9].CLK
clock => reg_bank[30][10].CLK
clock => reg_bank[30][11].CLK
clock => reg_bank[30][12].CLK
clock => reg_bank[30][13].CLK
clock => reg_bank[30][14].CLK
clock => reg_bank[30][15].CLK
clock => reg_bank[30][16].CLK
clock => reg_bank[30][17].CLK
clock => reg_bank[30][18].CLK
clock => reg_bank[30][19].CLK
clock => reg_bank[30][20].CLK
clock => reg_bank[30][21].CLK
clock => reg_bank[30][22].CLK
clock => reg_bank[30][23].CLK
clock => reg_bank[30][24].CLK
clock => reg_bank[30][25].CLK
clock => reg_bank[30][26].CLK
clock => reg_bank[30][27].CLK
clock => reg_bank[30][28].CLK
clock => reg_bank[30][29].CLK
clock => reg_bank[30][30].CLK
clock => reg_bank[30][31].CLK
clock => reg_bank[29][0].CLK
clock => reg_bank[29][1].CLK
clock => reg_bank[29][2].CLK
clock => reg_bank[29][3].CLK
clock => reg_bank[29][4].CLK
clock => reg_bank[29][5].CLK
clock => reg_bank[29][6].CLK
clock => reg_bank[29][7].CLK
clock => reg_bank[29][8].CLK
clock => reg_bank[29][9].CLK
clock => reg_bank[29][10].CLK
clock => reg_bank[29][11].CLK
clock => reg_bank[29][12].CLK
clock => reg_bank[29][13].CLK
clock => reg_bank[29][14].CLK
clock => reg_bank[29][15].CLK
clock => reg_bank[29][16].CLK
clock => reg_bank[29][17].CLK
clock => reg_bank[29][18].CLK
clock => reg_bank[29][19].CLK
clock => reg_bank[29][20].CLK
clock => reg_bank[29][21].CLK
clock => reg_bank[29][22].CLK
clock => reg_bank[29][23].CLK
clock => reg_bank[29][24].CLK
clock => reg_bank[29][25].CLK
clock => reg_bank[29][26].CLK
clock => reg_bank[29][27].CLK
clock => reg_bank[29][28].CLK
clock => reg_bank[29][29].CLK
clock => reg_bank[29][30].CLK
clock => reg_bank[29][31].CLK
clock => reg_bank[28][0].CLK
clock => reg_bank[28][1].CLK
clock => reg_bank[28][2].CLK
clock => reg_bank[28][3].CLK
clock => reg_bank[28][4].CLK
clock => reg_bank[28][5].CLK
clock => reg_bank[28][6].CLK
clock => reg_bank[28][7].CLK
clock => reg_bank[28][8].CLK
clock => reg_bank[28][9].CLK
clock => reg_bank[28][10].CLK
clock => reg_bank[28][11].CLK
clock => reg_bank[28][12].CLK
clock => reg_bank[28][13].CLK
clock => reg_bank[28][14].CLK
clock => reg_bank[28][15].CLK
clock => reg_bank[28][16].CLK
clock => reg_bank[28][17].CLK
clock => reg_bank[28][18].CLK
clock => reg_bank[28][19].CLK
clock => reg_bank[28][20].CLK
clock => reg_bank[28][21].CLK
clock => reg_bank[28][22].CLK
clock => reg_bank[28][23].CLK
clock => reg_bank[28][24].CLK
clock => reg_bank[28][25].CLK
clock => reg_bank[28][26].CLK
clock => reg_bank[28][27].CLK
clock => reg_bank[28][28].CLK
clock => reg_bank[28][29].CLK
clock => reg_bank[28][30].CLK
clock => reg_bank[28][31].CLK
clock => reg_bank[27][0].CLK
clock => reg_bank[27][1].CLK
clock => reg_bank[27][2].CLK
clock => reg_bank[27][3].CLK
clock => reg_bank[27][4].CLK
clock => reg_bank[27][5].CLK
clock => reg_bank[27][6].CLK
clock => reg_bank[27][7].CLK
clock => reg_bank[27][8].CLK
clock => reg_bank[27][9].CLK
clock => reg_bank[27][10].CLK
clock => reg_bank[27][11].CLK
clock => reg_bank[27][12].CLK
clock => reg_bank[27][13].CLK
clock => reg_bank[27][14].CLK
clock => reg_bank[27][15].CLK
clock => reg_bank[27][16].CLK
clock => reg_bank[27][17].CLK
clock => reg_bank[27][18].CLK
clock => reg_bank[27][19].CLK
clock => reg_bank[27][20].CLK
clock => reg_bank[27][21].CLK
clock => reg_bank[27][22].CLK
clock => reg_bank[27][23].CLK
clock => reg_bank[27][24].CLK
clock => reg_bank[27][25].CLK
clock => reg_bank[27][26].CLK
clock => reg_bank[27][27].CLK
clock => reg_bank[27][28].CLK
clock => reg_bank[27][29].CLK
clock => reg_bank[27][30].CLK
clock => reg_bank[27][31].CLK
clock => reg_bank[26][0].CLK
clock => reg_bank[26][1].CLK
clock => reg_bank[26][2].CLK
clock => reg_bank[26][3].CLK
clock => reg_bank[26][4].CLK
clock => reg_bank[26][5].CLK
clock => reg_bank[26][6].CLK
clock => reg_bank[26][7].CLK
clock => reg_bank[26][8].CLK
clock => reg_bank[26][9].CLK
clock => reg_bank[26][10].CLK
clock => reg_bank[26][11].CLK
clock => reg_bank[26][12].CLK
clock => reg_bank[26][13].CLK
clock => reg_bank[26][14].CLK
clock => reg_bank[26][15].CLK
clock => reg_bank[26][16].CLK
clock => reg_bank[26][17].CLK
clock => reg_bank[26][18].CLK
clock => reg_bank[26][19].CLK
clock => reg_bank[26][20].CLK
clock => reg_bank[26][21].CLK
clock => reg_bank[26][22].CLK
clock => reg_bank[26][23].CLK
clock => reg_bank[26][24].CLK
clock => reg_bank[26][25].CLK
clock => reg_bank[26][26].CLK
clock => reg_bank[26][27].CLK
clock => reg_bank[26][28].CLK
clock => reg_bank[26][29].CLK
clock => reg_bank[26][30].CLK
clock => reg_bank[26][31].CLK
clock => reg_bank[25][0].CLK
clock => reg_bank[25][1].CLK
clock => reg_bank[25][2].CLK
clock => reg_bank[25][3].CLK
clock => reg_bank[25][4].CLK
clock => reg_bank[25][5].CLK
clock => reg_bank[25][6].CLK
clock => reg_bank[25][7].CLK
clock => reg_bank[25][8].CLK
clock => reg_bank[25][9].CLK
clock => reg_bank[25][10].CLK
clock => reg_bank[25][11].CLK
clock => reg_bank[25][12].CLK
clock => reg_bank[25][13].CLK
clock => reg_bank[25][14].CLK
clock => reg_bank[25][15].CLK
clock => reg_bank[25][16].CLK
clock => reg_bank[25][17].CLK
clock => reg_bank[25][18].CLK
clock => reg_bank[25][19].CLK
clock => reg_bank[25][20].CLK
clock => reg_bank[25][21].CLK
clock => reg_bank[25][22].CLK
clock => reg_bank[25][23].CLK
clock => reg_bank[25][24].CLK
clock => reg_bank[25][25].CLK
clock => reg_bank[25][26].CLK
clock => reg_bank[25][27].CLK
clock => reg_bank[25][28].CLK
clock => reg_bank[25][29].CLK
clock => reg_bank[25][30].CLK
clock => reg_bank[25][31].CLK
clock => reg_bank[24][0].CLK
clock => reg_bank[24][1].CLK
clock => reg_bank[24][2].CLK
clock => reg_bank[24][3].CLK
clock => reg_bank[24][4].CLK
clock => reg_bank[24][5].CLK
clock => reg_bank[24][6].CLK
clock => reg_bank[24][7].CLK
clock => reg_bank[24][8].CLK
clock => reg_bank[24][9].CLK
clock => reg_bank[24][10].CLK
clock => reg_bank[24][11].CLK
clock => reg_bank[24][12].CLK
clock => reg_bank[24][13].CLK
clock => reg_bank[24][14].CLK
clock => reg_bank[24][15].CLK
clock => reg_bank[24][16].CLK
clock => reg_bank[24][17].CLK
clock => reg_bank[24][18].CLK
clock => reg_bank[24][19].CLK
clock => reg_bank[24][20].CLK
clock => reg_bank[24][21].CLK
clock => reg_bank[24][22].CLK
clock => reg_bank[24][23].CLK
clock => reg_bank[24][24].CLK
clock => reg_bank[24][25].CLK
clock => reg_bank[24][26].CLK
clock => reg_bank[24][27].CLK
clock => reg_bank[24][28].CLK
clock => reg_bank[24][29].CLK
clock => reg_bank[24][30].CLK
clock => reg_bank[24][31].CLK
clock => reg_bank[23][0].CLK
clock => reg_bank[23][1].CLK
clock => reg_bank[23][2].CLK
clock => reg_bank[23][3].CLK
clock => reg_bank[23][4].CLK
clock => reg_bank[23][5].CLK
clock => reg_bank[23][6].CLK
clock => reg_bank[23][7].CLK
clock => reg_bank[23][8].CLK
clock => reg_bank[23][9].CLK
clock => reg_bank[23][10].CLK
clock => reg_bank[23][11].CLK
clock => reg_bank[23][12].CLK
clock => reg_bank[23][13].CLK
clock => reg_bank[23][14].CLK
clock => reg_bank[23][15].CLK
clock => reg_bank[23][16].CLK
clock => reg_bank[23][17].CLK
clock => reg_bank[23][18].CLK
clock => reg_bank[23][19].CLK
clock => reg_bank[23][20].CLK
clock => reg_bank[23][21].CLK
clock => reg_bank[23][22].CLK
clock => reg_bank[23][23].CLK
clock => reg_bank[23][24].CLK
clock => reg_bank[23][25].CLK
clock => reg_bank[23][26].CLK
clock => reg_bank[23][27].CLK
clock => reg_bank[23][28].CLK
clock => reg_bank[23][29].CLK
clock => reg_bank[23][30].CLK
clock => reg_bank[23][31].CLK
clock => reg_bank[22][0].CLK
clock => reg_bank[22][1].CLK
clock => reg_bank[22][2].CLK
clock => reg_bank[22][3].CLK
clock => reg_bank[22][4].CLK
clock => reg_bank[22][5].CLK
clock => reg_bank[22][6].CLK
clock => reg_bank[22][7].CLK
clock => reg_bank[22][8].CLK
clock => reg_bank[22][9].CLK
clock => reg_bank[22][10].CLK
clock => reg_bank[22][11].CLK
clock => reg_bank[22][12].CLK
clock => reg_bank[22][13].CLK
clock => reg_bank[22][14].CLK
clock => reg_bank[22][15].CLK
clock => reg_bank[22][16].CLK
clock => reg_bank[22][17].CLK
clock => reg_bank[22][18].CLK
clock => reg_bank[22][19].CLK
clock => reg_bank[22][20].CLK
clock => reg_bank[22][21].CLK
clock => reg_bank[22][22].CLK
clock => reg_bank[22][23].CLK
clock => reg_bank[22][24].CLK
clock => reg_bank[22][25].CLK
clock => reg_bank[22][26].CLK
clock => reg_bank[22][27].CLK
clock => reg_bank[22][28].CLK
clock => reg_bank[22][29].CLK
clock => reg_bank[22][30].CLK
clock => reg_bank[22][31].CLK
clock => reg_bank[21][0].CLK
clock => reg_bank[21][1].CLK
clock => reg_bank[21][2].CLK
clock => reg_bank[21][3].CLK
clock => reg_bank[21][4].CLK
clock => reg_bank[21][5].CLK
clock => reg_bank[21][6].CLK
clock => reg_bank[21][7].CLK
clock => reg_bank[21][8].CLK
clock => reg_bank[21][9].CLK
clock => reg_bank[21][10].CLK
clock => reg_bank[21][11].CLK
clock => reg_bank[21][12].CLK
clock => reg_bank[21][13].CLK
clock => reg_bank[21][14].CLK
clock => reg_bank[21][15].CLK
clock => reg_bank[21][16].CLK
clock => reg_bank[21][17].CLK
clock => reg_bank[21][18].CLK
clock => reg_bank[21][19].CLK
clock => reg_bank[21][20].CLK
clock => reg_bank[21][21].CLK
clock => reg_bank[21][22].CLK
clock => reg_bank[21][23].CLK
clock => reg_bank[21][24].CLK
clock => reg_bank[21][25].CLK
clock => reg_bank[21][26].CLK
clock => reg_bank[21][27].CLK
clock => reg_bank[21][28].CLK
clock => reg_bank[21][29].CLK
clock => reg_bank[21][30].CLK
clock => reg_bank[21][31].CLK
clock => reg_bank[20][0].CLK
clock => reg_bank[20][1].CLK
clock => reg_bank[20][2].CLK
clock => reg_bank[20][3].CLK
clock => reg_bank[20][4].CLK
clock => reg_bank[20][5].CLK
clock => reg_bank[20][6].CLK
clock => reg_bank[20][7].CLK
clock => reg_bank[20][8].CLK
clock => reg_bank[20][9].CLK
clock => reg_bank[20][10].CLK
clock => reg_bank[20][11].CLK
clock => reg_bank[20][12].CLK
clock => reg_bank[20][13].CLK
clock => reg_bank[20][14].CLK
clock => reg_bank[20][15].CLK
clock => reg_bank[20][16].CLK
clock => reg_bank[20][17].CLK
clock => reg_bank[20][18].CLK
clock => reg_bank[20][19].CLK
clock => reg_bank[20][20].CLK
clock => reg_bank[20][21].CLK
clock => reg_bank[20][22].CLK
clock => reg_bank[20][23].CLK
clock => reg_bank[20][24].CLK
clock => reg_bank[20][25].CLK
clock => reg_bank[20][26].CLK
clock => reg_bank[20][27].CLK
clock => reg_bank[20][28].CLK
clock => reg_bank[20][29].CLK
clock => reg_bank[20][30].CLK
clock => reg_bank[20][31].CLK
clock => reg_bank[19][0].CLK
clock => reg_bank[19][1].CLK
clock => reg_bank[19][2].CLK
clock => reg_bank[19][3].CLK
clock => reg_bank[19][4].CLK
clock => reg_bank[19][5].CLK
clock => reg_bank[19][6].CLK
clock => reg_bank[19][7].CLK
clock => reg_bank[19][8].CLK
clock => reg_bank[19][9].CLK
clock => reg_bank[19][10].CLK
clock => reg_bank[19][11].CLK
clock => reg_bank[19][12].CLK
clock => reg_bank[19][13].CLK
clock => reg_bank[19][14].CLK
clock => reg_bank[19][15].CLK
clock => reg_bank[19][16].CLK
clock => reg_bank[19][17].CLK
clock => reg_bank[19][18].CLK
clock => reg_bank[19][19].CLK
clock => reg_bank[19][20].CLK
clock => reg_bank[19][21].CLK
clock => reg_bank[19][22].CLK
clock => reg_bank[19][23].CLK
clock => reg_bank[19][24].CLK
clock => reg_bank[19][25].CLK
clock => reg_bank[19][26].CLK
clock => reg_bank[19][27].CLK
clock => reg_bank[19][28].CLK
clock => reg_bank[19][29].CLK
clock => reg_bank[19][30].CLK
clock => reg_bank[19][31].CLK
clock => reg_bank[18][0].CLK
clock => reg_bank[18][1].CLK
clock => reg_bank[18][2].CLK
clock => reg_bank[18][3].CLK
clock => reg_bank[18][4].CLK
clock => reg_bank[18][5].CLK
clock => reg_bank[18][6].CLK
clock => reg_bank[18][7].CLK
clock => reg_bank[18][8].CLK
clock => reg_bank[18][9].CLK
clock => reg_bank[18][10].CLK
clock => reg_bank[18][11].CLK
clock => reg_bank[18][12].CLK
clock => reg_bank[18][13].CLK
clock => reg_bank[18][14].CLK
clock => reg_bank[18][15].CLK
clock => reg_bank[18][16].CLK
clock => reg_bank[18][17].CLK
clock => reg_bank[18][18].CLK
clock => reg_bank[18][19].CLK
clock => reg_bank[18][20].CLK
clock => reg_bank[18][21].CLK
clock => reg_bank[18][22].CLK
clock => reg_bank[18][23].CLK
clock => reg_bank[18][24].CLK
clock => reg_bank[18][25].CLK
clock => reg_bank[18][26].CLK
clock => reg_bank[18][27].CLK
clock => reg_bank[18][28].CLK
clock => reg_bank[18][29].CLK
clock => reg_bank[18][30].CLK
clock => reg_bank[18][31].CLK
clock => reg_bank[17][0].CLK
clock => reg_bank[17][1].CLK
clock => reg_bank[17][2].CLK
clock => reg_bank[17][3].CLK
clock => reg_bank[17][4].CLK
clock => reg_bank[17][5].CLK
clock => reg_bank[17][6].CLK
clock => reg_bank[17][7].CLK
clock => reg_bank[17][8].CLK
clock => reg_bank[17][9].CLK
clock => reg_bank[17][10].CLK
clock => reg_bank[17][11].CLK
clock => reg_bank[17][12].CLK
clock => reg_bank[17][13].CLK
clock => reg_bank[17][14].CLK
clock => reg_bank[17][15].CLK
clock => reg_bank[17][16].CLK
clock => reg_bank[17][17].CLK
clock => reg_bank[17][18].CLK
clock => reg_bank[17][19].CLK
clock => reg_bank[17][20].CLK
clock => reg_bank[17][21].CLK
clock => reg_bank[17][22].CLK
clock => reg_bank[17][23].CLK
clock => reg_bank[17][24].CLK
clock => reg_bank[17][25].CLK
clock => reg_bank[17][26].CLK
clock => reg_bank[17][27].CLK
clock => reg_bank[17][28].CLK
clock => reg_bank[17][29].CLK
clock => reg_bank[17][30].CLK
clock => reg_bank[17][31].CLK
clock => reg_bank[16][0].CLK
clock => reg_bank[16][1].CLK
clock => reg_bank[16][2].CLK
clock => reg_bank[16][3].CLK
clock => reg_bank[16][4].CLK
clock => reg_bank[16][5].CLK
clock => reg_bank[16][6].CLK
clock => reg_bank[16][7].CLK
clock => reg_bank[16][8].CLK
clock => reg_bank[16][9].CLK
clock => reg_bank[16][10].CLK
clock => reg_bank[16][11].CLK
clock => reg_bank[16][12].CLK
clock => reg_bank[16][13].CLK
clock => reg_bank[16][14].CLK
clock => reg_bank[16][15].CLK
clock => reg_bank[16][16].CLK
clock => reg_bank[16][17].CLK
clock => reg_bank[16][18].CLK
clock => reg_bank[16][19].CLK
clock => reg_bank[16][20].CLK
clock => reg_bank[16][21].CLK
clock => reg_bank[16][22].CLK
clock => reg_bank[16][23].CLK
clock => reg_bank[16][24].CLK
clock => reg_bank[16][25].CLK
clock => reg_bank[16][26].CLK
clock => reg_bank[16][27].CLK
clock => reg_bank[16][28].CLK
clock => reg_bank[16][29].CLK
clock => reg_bank[16][30].CLK
clock => reg_bank[16][31].CLK
clock => reg_bank[15][0].CLK
clock => reg_bank[15][1].CLK
clock => reg_bank[15][2].CLK
clock => reg_bank[15][3].CLK
clock => reg_bank[15][4].CLK
clock => reg_bank[15][5].CLK
clock => reg_bank[15][6].CLK
clock => reg_bank[15][7].CLK
clock => reg_bank[15][8].CLK
clock => reg_bank[15][9].CLK
clock => reg_bank[15][10].CLK
clock => reg_bank[15][11].CLK
clock => reg_bank[15][12].CLK
clock => reg_bank[15][13].CLK
clock => reg_bank[15][14].CLK
clock => reg_bank[15][15].CLK
clock => reg_bank[15][16].CLK
clock => reg_bank[15][17].CLK
clock => reg_bank[15][18].CLK
clock => reg_bank[15][19].CLK
clock => reg_bank[15][20].CLK
clock => reg_bank[15][21].CLK
clock => reg_bank[15][22].CLK
clock => reg_bank[15][23].CLK
clock => reg_bank[15][24].CLK
clock => reg_bank[15][25].CLK
clock => reg_bank[15][26].CLK
clock => reg_bank[15][27].CLK
clock => reg_bank[15][28].CLK
clock => reg_bank[15][29].CLK
clock => reg_bank[15][30].CLK
clock => reg_bank[15][31].CLK
clock => reg_bank[14][0].CLK
clock => reg_bank[14][1].CLK
clock => reg_bank[14][2].CLK
clock => reg_bank[14][3].CLK
clock => reg_bank[14][4].CLK
clock => reg_bank[14][5].CLK
clock => reg_bank[14][6].CLK
clock => reg_bank[14][7].CLK
clock => reg_bank[14][8].CLK
clock => reg_bank[14][9].CLK
clock => reg_bank[14][10].CLK
clock => reg_bank[14][11].CLK
clock => reg_bank[14][12].CLK
clock => reg_bank[14][13].CLK
clock => reg_bank[14][14].CLK
clock => reg_bank[14][15].CLK
clock => reg_bank[14][16].CLK
clock => reg_bank[14][17].CLK
clock => reg_bank[14][18].CLK
clock => reg_bank[14][19].CLK
clock => reg_bank[14][20].CLK
clock => reg_bank[14][21].CLK
clock => reg_bank[14][22].CLK
clock => reg_bank[14][23].CLK
clock => reg_bank[14][24].CLK
clock => reg_bank[14][25].CLK
clock => reg_bank[14][26].CLK
clock => reg_bank[14][27].CLK
clock => reg_bank[14][28].CLK
clock => reg_bank[14][29].CLK
clock => reg_bank[14][30].CLK
clock => reg_bank[14][31].CLK
clock => reg_bank[13][0].CLK
clock => reg_bank[13][1].CLK
clock => reg_bank[13][2].CLK
clock => reg_bank[13][3].CLK
clock => reg_bank[13][4].CLK
clock => reg_bank[13][5].CLK
clock => reg_bank[13][6].CLK
clock => reg_bank[13][7].CLK
clock => reg_bank[13][8].CLK
clock => reg_bank[13][9].CLK
clock => reg_bank[13][10].CLK
clock => reg_bank[13][11].CLK
clock => reg_bank[13][12].CLK
clock => reg_bank[13][13].CLK
clock => reg_bank[13][14].CLK
clock => reg_bank[13][15].CLK
clock => reg_bank[13][16].CLK
clock => reg_bank[13][17].CLK
clock => reg_bank[13][18].CLK
clock => reg_bank[13][19].CLK
clock => reg_bank[13][20].CLK
clock => reg_bank[13][21].CLK
clock => reg_bank[13][22].CLK
clock => reg_bank[13][23].CLK
clock => reg_bank[13][24].CLK
clock => reg_bank[13][25].CLK
clock => reg_bank[13][26].CLK
clock => reg_bank[13][27].CLK
clock => reg_bank[13][28].CLK
clock => reg_bank[13][29].CLK
clock => reg_bank[13][30].CLK
clock => reg_bank[13][31].CLK
clock => reg_bank[12][0].CLK
clock => reg_bank[12][1].CLK
clock => reg_bank[12][2].CLK
clock => reg_bank[12][3].CLK
clock => reg_bank[12][4].CLK
clock => reg_bank[12][5].CLK
clock => reg_bank[12][6].CLK
clock => reg_bank[12][7].CLK
clock => reg_bank[12][8].CLK
clock => reg_bank[12][9].CLK
clock => reg_bank[12][10].CLK
clock => reg_bank[12][11].CLK
clock => reg_bank[12][12].CLK
clock => reg_bank[12][13].CLK
clock => reg_bank[12][14].CLK
clock => reg_bank[12][15].CLK
clock => reg_bank[12][16].CLK
clock => reg_bank[12][17].CLK
clock => reg_bank[12][18].CLK
clock => reg_bank[12][19].CLK
clock => reg_bank[12][20].CLK
clock => reg_bank[12][21].CLK
clock => reg_bank[12][22].CLK
clock => reg_bank[12][23].CLK
clock => reg_bank[12][24].CLK
clock => reg_bank[12][25].CLK
clock => reg_bank[12][26].CLK
clock => reg_bank[12][27].CLK
clock => reg_bank[12][28].CLK
clock => reg_bank[12][29].CLK
clock => reg_bank[12][30].CLK
clock => reg_bank[12][31].CLK
clock => reg_bank[11][0].CLK
clock => reg_bank[11][1].CLK
clock => reg_bank[11][2].CLK
clock => reg_bank[11][3].CLK
clock => reg_bank[11][4].CLK
clock => reg_bank[11][5].CLK
clock => reg_bank[11][6].CLK
clock => reg_bank[11][7].CLK
clock => reg_bank[11][8].CLK
clock => reg_bank[11][9].CLK
clock => reg_bank[11][10].CLK
clock => reg_bank[11][11].CLK
clock => reg_bank[11][12].CLK
clock => reg_bank[11][13].CLK
clock => reg_bank[11][14].CLK
clock => reg_bank[11][15].CLK
clock => reg_bank[11][16].CLK
clock => reg_bank[11][17].CLK
clock => reg_bank[11][18].CLK
clock => reg_bank[11][19].CLK
clock => reg_bank[11][20].CLK
clock => reg_bank[11][21].CLK
clock => reg_bank[11][22].CLK
clock => reg_bank[11][23].CLK
clock => reg_bank[11][24].CLK
clock => reg_bank[11][25].CLK
clock => reg_bank[11][26].CLK
clock => reg_bank[11][27].CLK
clock => reg_bank[11][28].CLK
clock => reg_bank[11][29].CLK
clock => reg_bank[11][30].CLK
clock => reg_bank[11][31].CLK
clock => reg_bank[10][0].CLK
clock => reg_bank[10][1].CLK
clock => reg_bank[10][2].CLK
clock => reg_bank[10][3].CLK
clock => reg_bank[10][4].CLK
clock => reg_bank[10][5].CLK
clock => reg_bank[10][6].CLK
clock => reg_bank[10][7].CLK
clock => reg_bank[10][8].CLK
clock => reg_bank[10][9].CLK
clock => reg_bank[10][10].CLK
clock => reg_bank[10][11].CLK
clock => reg_bank[10][12].CLK
clock => reg_bank[10][13].CLK
clock => reg_bank[10][14].CLK
clock => reg_bank[10][15].CLK
clock => reg_bank[10][16].CLK
clock => reg_bank[10][17].CLK
clock => reg_bank[10][18].CLK
clock => reg_bank[10][19].CLK
clock => reg_bank[10][20].CLK
clock => reg_bank[10][21].CLK
clock => reg_bank[10][22].CLK
clock => reg_bank[10][23].CLK
clock => reg_bank[10][24].CLK
clock => reg_bank[10][25].CLK
clock => reg_bank[10][26].CLK
clock => reg_bank[10][27].CLK
clock => reg_bank[10][28].CLK
clock => reg_bank[10][29].CLK
clock => reg_bank[10][30].CLK
clock => reg_bank[10][31].CLK
clock => reg_bank[9][0].CLK
clock => reg_bank[9][1].CLK
clock => reg_bank[9][2].CLK
clock => reg_bank[9][3].CLK
clock => reg_bank[9][4].CLK
clock => reg_bank[9][5].CLK
clock => reg_bank[9][6].CLK
clock => reg_bank[9][7].CLK
clock => reg_bank[9][8].CLK
clock => reg_bank[9][9].CLK
clock => reg_bank[9][10].CLK
clock => reg_bank[9][11].CLK
clock => reg_bank[9][12].CLK
clock => reg_bank[9][13].CLK
clock => reg_bank[9][14].CLK
clock => reg_bank[9][15].CLK
clock => reg_bank[9][16].CLK
clock => reg_bank[9][17].CLK
clock => reg_bank[9][18].CLK
clock => reg_bank[9][19].CLK
clock => reg_bank[9][20].CLK
clock => reg_bank[9][21].CLK
clock => reg_bank[9][22].CLK
clock => reg_bank[9][23].CLK
clock => reg_bank[9][24].CLK
clock => reg_bank[9][25].CLK
clock => reg_bank[9][26].CLK
clock => reg_bank[9][27].CLK
clock => reg_bank[9][28].CLK
clock => reg_bank[9][29].CLK
clock => reg_bank[9][30].CLK
clock => reg_bank[9][31].CLK
clock => reg_bank[8][0].CLK
clock => reg_bank[8][1].CLK
clock => reg_bank[8][2].CLK
clock => reg_bank[8][3].CLK
clock => reg_bank[8][4].CLK
clock => reg_bank[8][5].CLK
clock => reg_bank[8][6].CLK
clock => reg_bank[8][7].CLK
clock => reg_bank[8][8].CLK
clock => reg_bank[8][9].CLK
clock => reg_bank[8][10].CLK
clock => reg_bank[8][11].CLK
clock => reg_bank[8][12].CLK
clock => reg_bank[8][13].CLK
clock => reg_bank[8][14].CLK
clock => reg_bank[8][15].CLK
clock => reg_bank[8][16].CLK
clock => reg_bank[8][17].CLK
clock => reg_bank[8][18].CLK
clock => reg_bank[8][19].CLK
clock => reg_bank[8][20].CLK
clock => reg_bank[8][21].CLK
clock => reg_bank[8][22].CLK
clock => reg_bank[8][23].CLK
clock => reg_bank[8][24].CLK
clock => reg_bank[8][25].CLK
clock => reg_bank[8][26].CLK
clock => reg_bank[8][27].CLK
clock => reg_bank[8][28].CLK
clock => reg_bank[8][29].CLK
clock => reg_bank[8][30].CLK
clock => reg_bank[8][31].CLK
clock => reg_bank[7][0].CLK
clock => reg_bank[7][1].CLK
clock => reg_bank[7][2].CLK
clock => reg_bank[7][3].CLK
clock => reg_bank[7][4].CLK
clock => reg_bank[7][5].CLK
clock => reg_bank[7][6].CLK
clock => reg_bank[7][7].CLK
clock => reg_bank[7][8].CLK
clock => reg_bank[7][9].CLK
clock => reg_bank[7][10].CLK
clock => reg_bank[7][11].CLK
clock => reg_bank[7][12].CLK
clock => reg_bank[7][13].CLK
clock => reg_bank[7][14].CLK
clock => reg_bank[7][15].CLK
clock => reg_bank[7][16].CLK
clock => reg_bank[7][17].CLK
clock => reg_bank[7][18].CLK
clock => reg_bank[7][19].CLK
clock => reg_bank[7][20].CLK
clock => reg_bank[7][21].CLK
clock => reg_bank[7][22].CLK
clock => reg_bank[7][23].CLK
clock => reg_bank[7][24].CLK
clock => reg_bank[7][25].CLK
clock => reg_bank[7][26].CLK
clock => reg_bank[7][27].CLK
clock => reg_bank[7][28].CLK
clock => reg_bank[7][29].CLK
clock => reg_bank[7][30].CLK
clock => reg_bank[7][31].CLK
clock => reg_bank[6][0].CLK
clock => reg_bank[6][1].CLK
clock => reg_bank[6][2].CLK
clock => reg_bank[6][3].CLK
clock => reg_bank[6][4].CLK
clock => reg_bank[6][5].CLK
clock => reg_bank[6][6].CLK
clock => reg_bank[6][7].CLK
clock => reg_bank[6][8].CLK
clock => reg_bank[6][9].CLK
clock => reg_bank[6][10].CLK
clock => reg_bank[6][11].CLK
clock => reg_bank[6][12].CLK
clock => reg_bank[6][13].CLK
clock => reg_bank[6][14].CLK
clock => reg_bank[6][15].CLK
clock => reg_bank[6][16].CLK
clock => reg_bank[6][17].CLK
clock => reg_bank[6][18].CLK
clock => reg_bank[6][19].CLK
clock => reg_bank[6][20].CLK
clock => reg_bank[6][21].CLK
clock => reg_bank[6][22].CLK
clock => reg_bank[6][23].CLK
clock => reg_bank[6][24].CLK
clock => reg_bank[6][25].CLK
clock => reg_bank[6][26].CLK
clock => reg_bank[6][27].CLK
clock => reg_bank[6][28].CLK
clock => reg_bank[6][29].CLK
clock => reg_bank[6][30].CLK
clock => reg_bank[6][31].CLK
clock => reg_bank[5][0].CLK
clock => reg_bank[5][1].CLK
clock => reg_bank[5][2].CLK
clock => reg_bank[5][3].CLK
clock => reg_bank[5][4].CLK
clock => reg_bank[5][5].CLK
clock => reg_bank[5][6].CLK
clock => reg_bank[5][7].CLK
clock => reg_bank[5][8].CLK
clock => reg_bank[5][9].CLK
clock => reg_bank[5][10].CLK
clock => reg_bank[5][11].CLK
clock => reg_bank[5][12].CLK
clock => reg_bank[5][13].CLK
clock => reg_bank[5][14].CLK
clock => reg_bank[5][15].CLK
clock => reg_bank[5][16].CLK
clock => reg_bank[5][17].CLK
clock => reg_bank[5][18].CLK
clock => reg_bank[5][19].CLK
clock => reg_bank[5][20].CLK
clock => reg_bank[5][21].CLK
clock => reg_bank[5][22].CLK
clock => reg_bank[5][23].CLK
clock => reg_bank[5][24].CLK
clock => reg_bank[5][25].CLK
clock => reg_bank[5][26].CLK
clock => reg_bank[5][27].CLK
clock => reg_bank[5][28].CLK
clock => reg_bank[5][29].CLK
clock => reg_bank[5][30].CLK
clock => reg_bank[5][31].CLK
clock => reg_bank[4][0].CLK
clock => reg_bank[4][1].CLK
clock => reg_bank[4][2].CLK
clock => reg_bank[4][3].CLK
clock => reg_bank[4][4].CLK
clock => reg_bank[4][5].CLK
clock => reg_bank[4][6].CLK
clock => reg_bank[4][7].CLK
clock => reg_bank[4][8].CLK
clock => reg_bank[4][9].CLK
clock => reg_bank[4][10].CLK
clock => reg_bank[4][11].CLK
clock => reg_bank[4][12].CLK
clock => reg_bank[4][13].CLK
clock => reg_bank[4][14].CLK
clock => reg_bank[4][15].CLK
clock => reg_bank[4][16].CLK
clock => reg_bank[4][17].CLK
clock => reg_bank[4][18].CLK
clock => reg_bank[4][19].CLK
clock => reg_bank[4][20].CLK
clock => reg_bank[4][21].CLK
clock => reg_bank[4][22].CLK
clock => reg_bank[4][23].CLK
clock => reg_bank[4][24].CLK
clock => reg_bank[4][25].CLK
clock => reg_bank[4][26].CLK
clock => reg_bank[4][27].CLK
clock => reg_bank[4][28].CLK
clock => reg_bank[4][29].CLK
clock => reg_bank[4][30].CLK
clock => reg_bank[4][31].CLK
clock => reg_bank[3][0].CLK
clock => reg_bank[3][1].CLK
clock => reg_bank[3][2].CLK
clock => reg_bank[3][3].CLK
clock => reg_bank[3][4].CLK
clock => reg_bank[3][5].CLK
clock => reg_bank[3][6].CLK
clock => reg_bank[3][7].CLK
clock => reg_bank[3][8].CLK
clock => reg_bank[3][9].CLK
clock => reg_bank[3][10].CLK
clock => reg_bank[3][11].CLK
clock => reg_bank[3][12].CLK
clock => reg_bank[3][13].CLK
clock => reg_bank[3][14].CLK
clock => reg_bank[3][15].CLK
clock => reg_bank[3][16].CLK
clock => reg_bank[3][17].CLK
clock => reg_bank[3][18].CLK
clock => reg_bank[3][19].CLK
clock => reg_bank[3][20].CLK
clock => reg_bank[3][21].CLK
clock => reg_bank[3][22].CLK
clock => reg_bank[3][23].CLK
clock => reg_bank[3][24].CLK
clock => reg_bank[3][25].CLK
clock => reg_bank[3][26].CLK
clock => reg_bank[3][27].CLK
clock => reg_bank[3][28].CLK
clock => reg_bank[3][29].CLK
clock => reg_bank[3][30].CLK
clock => reg_bank[3][31].CLK
clock => reg_bank[2][0].CLK
clock => reg_bank[2][1].CLK
clock => reg_bank[2][2].CLK
clock => reg_bank[2][3].CLK
clock => reg_bank[2][4].CLK
clock => reg_bank[2][5].CLK
clock => reg_bank[2][6].CLK
clock => reg_bank[2][7].CLK
clock => reg_bank[2][8].CLK
clock => reg_bank[2][9].CLK
clock => reg_bank[2][10].CLK
clock => reg_bank[2][11].CLK
clock => reg_bank[2][12].CLK
clock => reg_bank[2][13].CLK
clock => reg_bank[2][14].CLK
clock => reg_bank[2][15].CLK
clock => reg_bank[2][16].CLK
clock => reg_bank[2][17].CLK
clock => reg_bank[2][18].CLK
clock => reg_bank[2][19].CLK
clock => reg_bank[2][20].CLK
clock => reg_bank[2][21].CLK
clock => reg_bank[2][22].CLK
clock => reg_bank[2][23].CLK
clock => reg_bank[2][24].CLK
clock => reg_bank[2][25].CLK
clock => reg_bank[2][26].CLK
clock => reg_bank[2][27].CLK
clock => reg_bank[2][28].CLK
clock => reg_bank[2][29].CLK
clock => reg_bank[2][30].CLK
clock => reg_bank[2][31].CLK
clock => reg_bank[1][0].CLK
clock => reg_bank[1][1].CLK
clock => reg_bank[1][2].CLK
clock => reg_bank[1][3].CLK
clock => reg_bank[1][4].CLK
clock => reg_bank[1][5].CLK
clock => reg_bank[1][6].CLK
clock => reg_bank[1][7].CLK
clock => reg_bank[1][8].CLK
clock => reg_bank[1][9].CLK
clock => reg_bank[1][10].CLK
clock => reg_bank[1][11].CLK
clock => reg_bank[1][12].CLK
clock => reg_bank[1][13].CLK
clock => reg_bank[1][14].CLK
clock => reg_bank[1][15].CLK
clock => reg_bank[1][16].CLK
clock => reg_bank[1][17].CLK
clock => reg_bank[1][18].CLK
clock => reg_bank[1][19].CLK
clock => reg_bank[1][20].CLK
clock => reg_bank[1][21].CLK
clock => reg_bank[1][22].CLK
clock => reg_bank[1][23].CLK
clock => reg_bank[1][24].CLK
clock => reg_bank[1][25].CLK
clock => reg_bank[1][26].CLK
clock => reg_bank[1][27].CLK
clock => reg_bank[1][28].CLK
clock => reg_bank[1][29].CLK
clock => reg_bank[1][30].CLK
clock => reg_bank[1][31].CLK
clock => reg_bank[0][0].CLK
clock => reg_bank[0][1].CLK
clock => reg_bank[0][2].CLK
clock => reg_bank[0][3].CLK
clock => reg_bank[0][4].CLK
clock => reg_bank[0][5].CLK
clock => reg_bank[0][6].CLK
clock => reg_bank[0][7].CLK
clock => reg_bank[0][8].CLK
clock => reg_bank[0][9].CLK
clock => reg_bank[0][10].CLK
clock => reg_bank[0][11].CLK
clock => reg_bank[0][12].CLK
clock => reg_bank[0][13].CLK
clock => reg_bank[0][14].CLK
clock => reg_bank[0][15].CLK
clock => reg_bank[0][16].CLK
clock => reg_bank[0][17].CLK
clock => reg_bank[0][18].CLK
clock => reg_bank[0][19].CLK
clock => reg_bank[0][20].CLK
clock => reg_bank[0][21].CLK
clock => reg_bank[0][22].CLK
clock => reg_bank[0][23].CLK
clock => reg_bank[0][24].CLK
clock => reg_bank[0][25].CLK
clock => reg_bank[0][26].CLK
clock => reg_bank[0][27].CLK
clock => reg_bank[0][28].CLK
clock => reg_bank[0][29].CLK
clock => reg_bank[0][30].CLK
clock => reg_bank[0][31].CLK
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
reset => reg_bank.OUTPUTSELECT
MemToReg => process_0.IN1
MemToReg => write_data[31].OUTPUTSELECT
MemToReg => write_data[30].OUTPUTSELECT
MemToReg => write_data[29].OUTPUTSELECT
MemToReg => write_data[28].OUTPUTSELECT
MemToReg => write_data[27].OUTPUTSELECT
MemToReg => write_data[26].OUTPUTSELECT
MemToReg => write_data[25].OUTPUTSELECT
MemToReg => write_data[24].OUTPUTSELECT
MemToReg => write_data[23].OUTPUTSELECT
MemToReg => write_data[22].OUTPUTSELECT
MemToReg => write_data[21].OUTPUTSELECT
MemToReg => write_data[20].OUTPUTSELECT
MemToReg => write_data[19].OUTPUTSELECT
MemToReg => write_data[18].OUTPUTSELECT
MemToReg => write_data[17].OUTPUTSELECT
MemToReg => write_data[16].OUTPUTSELECT
MemToReg => write_data[15].OUTPUTSELECT
MemToReg => write_data[14].OUTPUTSELECT
MemToReg => write_data[13].OUTPUTSELECT
MemToReg => write_data[12].OUTPUTSELECT
MemToReg => write_data[11].OUTPUTSELECT
MemToReg => write_data[10].OUTPUTSELECT
MemToReg => write_data[9].OUTPUTSELECT
MemToReg => write_data[8].OUTPUTSELECT
MemToReg => write_data[7].OUTPUTSELECT
MemToReg => write_data[6].OUTPUTSELECT
MemToReg => write_data[5].OUTPUTSELECT
MemToReg => write_data[4].OUTPUTSELECT
MemToReg => write_data[3].OUTPUTSELECT
MemToReg => write_data[2].OUTPUTSELECT
MemToReg => write_data[1].OUTPUTSELECT
MemToReg => write_data[0].OUTPUTSELECT
MemAddr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MemAddr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MemAddr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MemAddr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MemAddr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MemAddr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MemAddr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
MemAddr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Exp03|Execute:EXE
Read_data1[0] => Add0.IN32
Read_data1[0] => Equal0.IN31
Read_data1[1] => Add0.IN31
Read_data1[1] => Equal0.IN30
Read_data1[2] => Add0.IN30
Read_data1[2] => Equal0.IN29
Read_data1[3] => Add0.IN29
Read_data1[3] => Equal0.IN28
Read_data1[4] => Add0.IN28
Read_data1[4] => Equal0.IN27
Read_data1[5] => Add0.IN27
Read_data1[5] => Equal0.IN26
Read_data1[6] => Add0.IN26
Read_data1[6] => Equal0.IN25
Read_data1[7] => Add0.IN25
Read_data1[7] => Equal0.IN24
Read_data1[8] => Add0.IN24
Read_data1[8] => Equal0.IN23
Read_data1[9] => Add0.IN23
Read_data1[9] => Equal0.IN22
Read_data1[10] => Add0.IN22
Read_data1[10] => Equal0.IN21
Read_data1[11] => Add0.IN21
Read_data1[11] => Equal0.IN20
Read_data1[12] => Add0.IN20
Read_data1[12] => Equal0.IN19
Read_data1[13] => Add0.IN19
Read_data1[13] => Equal0.IN18
Read_data1[14] => Add0.IN18
Read_data1[14] => Equal0.IN17
Read_data1[15] => Add0.IN17
Read_data1[15] => Equal0.IN16
Read_data1[16] => Add0.IN16
Read_data1[16] => Equal0.IN15
Read_data1[17] => Add0.IN15
Read_data1[17] => Equal0.IN14
Read_data1[18] => Add0.IN14
Read_data1[18] => Equal0.IN13
Read_data1[19] => Add0.IN13
Read_data1[19] => Equal0.IN12
Read_data1[20] => Add0.IN12
Read_data1[20] => Equal0.IN11
Read_data1[21] => Add0.IN11
Read_data1[21] => Equal0.IN10
Read_data1[22] => Add0.IN10
Read_data1[22] => Equal0.IN9
Read_data1[23] => Add0.IN9
Read_data1[23] => Equal0.IN8
Read_data1[24] => Add0.IN8
Read_data1[24] => Equal0.IN7
Read_data1[25] => Add0.IN7
Read_data1[25] => Equal0.IN6
Read_data1[26] => Add0.IN6
Read_data1[26] => Equal0.IN5
Read_data1[27] => Add0.IN5
Read_data1[27] => Equal0.IN4
Read_data1[28] => Add0.IN4
Read_data1[28] => Equal0.IN3
Read_data1[29] => Add0.IN3
Read_data1[29] => Equal0.IN2
Read_data1[30] => Add0.IN2
Read_data1[30] => Equal0.IN1
Read_data1[31] => Add0.IN1
Read_data1[31] => Equal0.IN0
Read_data2[0] => iAux[0].DATAB
Read_data2[0] => Equal0.IN63
Read_data2[1] => iAux[1].DATAB
Read_data2[1] => Equal0.IN62
Read_data2[2] => iAux[2].DATAB
Read_data2[2] => Equal0.IN61
Read_data2[3] => iAux[3].DATAB
Read_data2[3] => Equal0.IN60
Read_data2[4] => iAux[4].DATAB
Read_data2[4] => Equal0.IN59
Read_data2[5] => iAux[5].DATAB
Read_data2[5] => Equal0.IN58
Read_data2[6] => iAux[6].DATAB
Read_data2[6] => Equal0.IN57
Read_data2[7] => iAux[7].DATAB
Read_data2[7] => Equal0.IN56
Read_data2[8] => iAux[8].DATAB
Read_data2[8] => Equal0.IN55
Read_data2[9] => iAux[9].DATAB
Read_data2[9] => Equal0.IN54
Read_data2[10] => iAux[10].DATAB
Read_data2[10] => Equal0.IN53
Read_data2[11] => iAux[11].DATAB
Read_data2[11] => Equal0.IN52
Read_data2[12] => iAux[12].DATAB
Read_data2[12] => Equal0.IN51
Read_data2[13] => iAux[13].DATAB
Read_data2[13] => Equal0.IN50
Read_data2[14] => iAux[14].DATAB
Read_data2[14] => Equal0.IN49
Read_data2[15] => iAux[15].DATAB
Read_data2[15] => Equal0.IN48
Read_data2[16] => iAux[16].DATAB
Read_data2[16] => Equal0.IN47
Read_data2[17] => iAux[17].DATAB
Read_data2[17] => Equal0.IN46
Read_data2[18] => iAux[18].DATAB
Read_data2[18] => Equal0.IN45
Read_data2[19] => iAux[19].DATAB
Read_data2[19] => Equal0.IN44
Read_data2[20] => iAux[20].DATAB
Read_data2[20] => Equal0.IN43
Read_data2[21] => iAux[21].DATAB
Read_data2[21] => Equal0.IN42
Read_data2[22] => iAux[22].DATAB
Read_data2[22] => Equal0.IN41
Read_data2[23] => iAux[23].DATAB
Read_data2[23] => Equal0.IN40
Read_data2[24] => iAux[24].DATAB
Read_data2[24] => Equal0.IN39
Read_data2[25] => iAux[25].DATAB
Read_data2[25] => Equal0.IN38
Read_data2[26] => iAux[26].DATAB
Read_data2[26] => Equal0.IN37
Read_data2[27] => iAux[27].DATAB
Read_data2[27] => Equal0.IN36
Read_data2[28] => iAux[28].DATAB
Read_data2[28] => Equal0.IN35
Read_data2[29] => iAux[29].DATAB
Read_data2[29] => Equal0.IN34
Read_data2[30] => iAux[30].DATAB
Read_data2[30] => Equal0.IN33
Read_data2[31] => iAux[31].DATAB
Read_data2[31] => Equal0.IN32
PC[0] => Add1.IN16
PC[1] => Add1.IN15
PC[2] => Add1.IN14
PC[3] => Add1.IN13
PC[4] => Add1.IN12
PC[5] => Add1.IN11
PC[6] => Add1.IN10
PC[7] => Add1.IN9
ALU_Result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Signal_Ext[0] => iAux[0].DATAA
Signal_Ext[0] => Add2.IN16
Signal_Ext[1] => iAux[1].DATAA
Signal_Ext[1] => Add2.IN15
Signal_Ext[2] => iAux[2].DATAA
Signal_Ext[2] => Add2.IN14
Signal_Ext[3] => iAux[3].DATAA
Signal_Ext[3] => Add2.IN13
Signal_Ext[4] => iAux[4].DATAA
Signal_Ext[4] => Add2.IN12
Signal_Ext[5] => iAux[5].DATAA
Signal_Ext[5] => Add2.IN11
Signal_Ext[6] => iAux[6].DATAA
Signal_Ext[6] => Add2.IN10
Signal_Ext[7] => iAux[7].DATAA
Signal_Ext[7] => Add2.IN9
Signal_Ext[8] => iAux[8].DATAA
Signal_Ext[9] => iAux[9].DATAA
Signal_Ext[10] => iAux[10].DATAA
Signal_Ext[11] => iAux[11].DATAA
Signal_Ext[12] => iAux[12].DATAA
Signal_Ext[13] => iAux[13].DATAA
Signal_Ext[14] => iAux[14].DATAA
Signal_Ext[15] => iAux[15].DATAA
Signal_Ext[16] => iAux[16].DATAA
Signal_Ext[17] => iAux[17].DATAA
Signal_Ext[18] => iAux[18].DATAA
Signal_Ext[19] => iAux[19].DATAA
Signal_Ext[20] => iAux[20].DATAA
Signal_Ext[21] => iAux[21].DATAA
Signal_Ext[22] => iAux[22].DATAA
Signal_Ext[23] => iAux[23].DATAA
Signal_Ext[24] => iAux[24].DATAA
Signal_Ext[25] => iAux[25].DATAA
Signal_Ext[26] => iAux[26].DATAA
Signal_Ext[27] => iAux[27].DATAA
Signal_Ext[28] => iAux[28].DATAA
Signal_Ext[29] => iAux[29].DATAA
Signal_Ext[30] => iAux[30].DATAA
Signal_Ext[31] => iAux[31].DATAA
Alu_Src => iAux[31].OUTPUTSELECT
Alu_Src => iAux[30].OUTPUTSELECT
Alu_Src => iAux[29].OUTPUTSELECT
Alu_Src => iAux[28].OUTPUTSELECT
Alu_Src => iAux[27].OUTPUTSELECT
Alu_Src => iAux[26].OUTPUTSELECT
Alu_Src => iAux[25].OUTPUTSELECT
Alu_Src => iAux[24].OUTPUTSELECT
Alu_Src => iAux[23].OUTPUTSELECT
Alu_Src => iAux[22].OUTPUTSELECT
Alu_Src => iAux[21].OUTPUTSELECT
Alu_Src => iAux[20].OUTPUTSELECT
Alu_Src => iAux[19].OUTPUTSELECT
Alu_Src => iAux[18].OUTPUTSELECT
Alu_Src => iAux[17].OUTPUTSELECT
Alu_Src => iAux[16].OUTPUTSELECT
Alu_Src => iAux[15].OUTPUTSELECT
Alu_Src => iAux[14].OUTPUTSELECT
Alu_Src => iAux[13].OUTPUTSELECT
Alu_Src => iAux[12].OUTPUTSELECT
Alu_Src => iAux[11].OUTPUTSELECT
Alu_Src => iAux[10].OUTPUTSELECT
Alu_Src => iAux[9].OUTPUTSELECT
Alu_Src => iAux[8].OUTPUTSELECT
Alu_Src => iAux[7].OUTPUTSELECT
Alu_Src => iAux[6].OUTPUTSELECT
Alu_Src => iAux[5].OUTPUTSELECT
Alu_Src => iAux[4].OUTPUTSELECT
Alu_Src => iAux[3].OUTPUTSELECT
Alu_Src => iAux[2].OUTPUTSELECT
Alu_Src => iAux[1].OUTPUTSELECT
Alu_Src => iAux[0].OUTPUTSELECT
Zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ADDResult[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ADDResult[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ADDResult[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ADDResult[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ADDResult[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ADDResult[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ADDResult[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
ADDResult[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|Exp03|dmemory:DMEM
read_data[0] <= altsyncram:data_memory.q_a[0]
read_data[1] <= altsyncram:data_memory.q_a[1]
read_data[2] <= altsyncram:data_memory.q_a[2]
read_data[3] <= altsyncram:data_memory.q_a[3]
read_data[4] <= altsyncram:data_memory.q_a[4]
read_data[5] <= altsyncram:data_memory.q_a[5]
read_data[6] <= altsyncram:data_memory.q_a[6]
read_data[7] <= altsyncram:data_memory.q_a[7]
read_data[8] <= altsyncram:data_memory.q_a[8]
read_data[9] <= altsyncram:data_memory.q_a[9]
read_data[10] <= altsyncram:data_memory.q_a[10]
read_data[11] <= altsyncram:data_memory.q_a[11]
read_data[12] <= altsyncram:data_memory.q_a[12]
read_data[13] <= altsyncram:data_memory.q_a[13]
read_data[14] <= altsyncram:data_memory.q_a[14]
read_data[15] <= altsyncram:data_memory.q_a[15]
read_data[16] <= altsyncram:data_memory.q_a[16]
read_data[17] <= altsyncram:data_memory.q_a[17]
read_data[18] <= altsyncram:data_memory.q_a[18]
read_data[19] <= altsyncram:data_memory.q_a[19]
read_data[20] <= altsyncram:data_memory.q_a[20]
read_data[21] <= altsyncram:data_memory.q_a[21]
read_data[22] <= altsyncram:data_memory.q_a[22]
read_data[23] <= altsyncram:data_memory.q_a[23]
read_data[24] <= altsyncram:data_memory.q_a[24]
read_data[25] <= altsyncram:data_memory.q_a[25]
read_data[26] <= altsyncram:data_memory.q_a[26]
read_data[27] <= altsyncram:data_memory.q_a[27]
read_data[28] <= altsyncram:data_memory.q_a[28]
read_data[29] <= altsyncram:data_memory.q_a[29]
read_data[30] <= altsyncram:data_memory.q_a[30]
read_data[31] <= altsyncram:data_memory.q_a[31]
address[0] => altsyncram:data_memory.address_a[0]
address[1] => altsyncram:data_memory.address_a[1]
address[2] => altsyncram:data_memory.address_a[2]
address[3] => altsyncram:data_memory.address_a[3]
address[4] => altsyncram:data_memory.address_a[4]
address[5] => altsyncram:data_memory.address_a[5]
address[6] => altsyncram:data_memory.address_a[6]
address[7] => altsyncram:data_memory.address_a[7]
write_data[0] => altsyncram:data_memory.data_a[0]
write_data[1] => altsyncram:data_memory.data_a[1]
write_data[2] => altsyncram:data_memory.data_a[2]
write_data[3] => altsyncram:data_memory.data_a[3]
write_data[4] => altsyncram:data_memory.data_a[4]
write_data[5] => altsyncram:data_memory.data_a[5]
write_data[6] => altsyncram:data_memory.data_a[6]
write_data[7] => altsyncram:data_memory.data_a[7]
write_data[8] => altsyncram:data_memory.data_a[8]
write_data[9] => altsyncram:data_memory.data_a[9]
write_data[10] => altsyncram:data_memory.data_a[10]
write_data[11] => altsyncram:data_memory.data_a[11]
write_data[12] => altsyncram:data_memory.data_a[12]
write_data[13] => altsyncram:data_memory.data_a[13]
write_data[14] => altsyncram:data_memory.data_a[14]
write_data[15] => altsyncram:data_memory.data_a[15]
write_data[16] => altsyncram:data_memory.data_a[16]
write_data[17] => altsyncram:data_memory.data_a[17]
write_data[18] => altsyncram:data_memory.data_a[18]
write_data[19] => altsyncram:data_memory.data_a[19]
write_data[20] => altsyncram:data_memory.data_a[20]
write_data[21] => altsyncram:data_memory.data_a[21]
write_data[22] => altsyncram:data_memory.data_a[22]
write_data[23] => altsyncram:data_memory.data_a[23]
write_data[24] => altsyncram:data_memory.data_a[24]
write_data[25] => altsyncram:data_memory.data_a[25]
write_data[26] => altsyncram:data_memory.data_a[26]
write_data[27] => altsyncram:data_memory.data_a[27]
write_data[28] => altsyncram:data_memory.data_a[28]
write_data[29] => altsyncram:data_memory.data_a[29]
write_data[30] => altsyncram:data_memory.data_a[30]
write_data[31] => altsyncram:data_memory.data_a[31]
MemRead => ~NO_FANOUT~
Memwrite => altsyncram:data_memory.wren_a
clock => altsyncram:data_memory.clock0
reset => ~NO_FANOUT~


|Exp03|dmemory:DMEM|altsyncram:data_memory
wren_a => altsyncram_gmp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gmp3:auto_generated.data_a[0]
data_a[1] => altsyncram_gmp3:auto_generated.data_a[1]
data_a[2] => altsyncram_gmp3:auto_generated.data_a[2]
data_a[3] => altsyncram_gmp3:auto_generated.data_a[3]
data_a[4] => altsyncram_gmp3:auto_generated.data_a[4]
data_a[5] => altsyncram_gmp3:auto_generated.data_a[5]
data_a[6] => altsyncram_gmp3:auto_generated.data_a[6]
data_a[7] => altsyncram_gmp3:auto_generated.data_a[7]
data_a[8] => altsyncram_gmp3:auto_generated.data_a[8]
data_a[9] => altsyncram_gmp3:auto_generated.data_a[9]
data_a[10] => altsyncram_gmp3:auto_generated.data_a[10]
data_a[11] => altsyncram_gmp3:auto_generated.data_a[11]
data_a[12] => altsyncram_gmp3:auto_generated.data_a[12]
data_a[13] => altsyncram_gmp3:auto_generated.data_a[13]
data_a[14] => altsyncram_gmp3:auto_generated.data_a[14]
data_a[15] => altsyncram_gmp3:auto_generated.data_a[15]
data_a[16] => altsyncram_gmp3:auto_generated.data_a[16]
data_a[17] => altsyncram_gmp3:auto_generated.data_a[17]
data_a[18] => altsyncram_gmp3:auto_generated.data_a[18]
data_a[19] => altsyncram_gmp3:auto_generated.data_a[19]
data_a[20] => altsyncram_gmp3:auto_generated.data_a[20]
data_a[21] => altsyncram_gmp3:auto_generated.data_a[21]
data_a[22] => altsyncram_gmp3:auto_generated.data_a[22]
data_a[23] => altsyncram_gmp3:auto_generated.data_a[23]
data_a[24] => altsyncram_gmp3:auto_generated.data_a[24]
data_a[25] => altsyncram_gmp3:auto_generated.data_a[25]
data_a[26] => altsyncram_gmp3:auto_generated.data_a[26]
data_a[27] => altsyncram_gmp3:auto_generated.data_a[27]
data_a[28] => altsyncram_gmp3:auto_generated.data_a[28]
data_a[29] => altsyncram_gmp3:auto_generated.data_a[29]
data_a[30] => altsyncram_gmp3:auto_generated.data_a[30]
data_a[31] => altsyncram_gmp3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gmp3:auto_generated.address_a[0]
address_a[1] => altsyncram_gmp3:auto_generated.address_a[1]
address_a[2] => altsyncram_gmp3:auto_generated.address_a[2]
address_a[3] => altsyncram_gmp3:auto_generated.address_a[3]
address_a[4] => altsyncram_gmp3:auto_generated.address_a[4]
address_a[5] => altsyncram_gmp3:auto_generated.address_a[5]
address_a[6] => altsyncram_gmp3:auto_generated.address_a[6]
address_a[7] => altsyncram_gmp3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gmp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gmp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_gmp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_gmp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_gmp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_gmp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_gmp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_gmp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_gmp3:auto_generated.q_a[7]
q_a[8] <= altsyncram_gmp3:auto_generated.q_a[8]
q_a[9] <= altsyncram_gmp3:auto_generated.q_a[9]
q_a[10] <= altsyncram_gmp3:auto_generated.q_a[10]
q_a[11] <= altsyncram_gmp3:auto_generated.q_a[11]
q_a[12] <= altsyncram_gmp3:auto_generated.q_a[12]
q_a[13] <= altsyncram_gmp3:auto_generated.q_a[13]
q_a[14] <= altsyncram_gmp3:auto_generated.q_a[14]
q_a[15] <= altsyncram_gmp3:auto_generated.q_a[15]
q_a[16] <= altsyncram_gmp3:auto_generated.q_a[16]
q_a[17] <= altsyncram_gmp3:auto_generated.q_a[17]
q_a[18] <= altsyncram_gmp3:auto_generated.q_a[18]
q_a[19] <= altsyncram_gmp3:auto_generated.q_a[19]
q_a[20] <= altsyncram_gmp3:auto_generated.q_a[20]
q_a[21] <= altsyncram_gmp3:auto_generated.q_a[21]
q_a[22] <= altsyncram_gmp3:auto_generated.q_a[22]
q_a[23] <= altsyncram_gmp3:auto_generated.q_a[23]
q_a[24] <= altsyncram_gmp3:auto_generated.q_a[24]
q_a[25] <= altsyncram_gmp3:auto_generated.q_a[25]
q_a[26] <= altsyncram_gmp3:auto_generated.q_a[26]
q_a[27] <= altsyncram_gmp3:auto_generated.q_a[27]
q_a[28] <= altsyncram_gmp3:auto_generated.q_a[28]
q_a[29] <= altsyncram_gmp3:auto_generated.q_a[29]
q_a[30] <= altsyncram_gmp3:auto_generated.q_a[30]
q_a[31] <= altsyncram_gmp3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Exp03|dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


