{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732069830781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732069830789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 10:30:30 2024 " "Processing started: Wed Nov 20 10:30:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732069830789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069830789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069830789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732069831607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732069831607 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "EtherCAT.qsys " "Elaborating Platform Designer system entity \"EtherCAT.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069840803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:44 Progress: Loading SPI/EtherCAT.qsys " "2024.11.20.10:30:44 Progress: Loading SPI/EtherCAT.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069844635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:45 Progress: Reading input file " "2024.11.20.10:30:45 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069845221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:45 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.11.20.10:30:45 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069845293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:46 Progress: Parameterizing module clk_0 " "2024.11.20.10:30:46 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069846059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:46 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2024.11.20.10:30:46 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069846061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:46 Progress: Parameterizing module nios2_gen2_0 " "2024.11.20.10:30:46 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069846326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:46 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2024.11.20.10:30:46 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069846331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:46 Progress: Parameterizing module onchip_memory2_0 " "2024.11.20.10:30:46 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069846362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:46 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2024.11.20.10:30:46 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069846363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:46 Progress: Parameterizing module pio_0 " "2024.11.20.10:30:46 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069846385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:46 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.11.20.10:30:46 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069846386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:46 Progress: Parameterizing module timer_0 " "2024.11.20.10:30:46 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069846431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:46 Progress: Building connections " "2024.11.20.10:30:46 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069846433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:46 Progress: Parameterizing connections " "2024.11.20.10:30:46 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069846474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:46 Progress: Validating " "2024.11.20.10:30:46 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069846475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.10:30:47 Progress: Done reading input file " "2024.11.20.10:30:47 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069847436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EtherCAT: Generating EtherCAT \"EtherCAT\" for QUARTUS_SYNTH " "EtherCAT: Generating EtherCAT \"EtherCAT\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069848930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"EtherCAT\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"EtherCAT\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069853372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'EtherCAT_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'EtherCAT_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069853382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=EtherCAT_onchip_memory2_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0002_onchip_memory2_0_gen//EtherCAT_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=EtherCAT_onchip_memory2_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0002_onchip_memory2_0_gen//EtherCAT_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069853382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'EtherCAT_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'EtherCAT_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069853726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"EtherCAT\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"EtherCAT\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069853734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'EtherCAT_pio_0' " "Pio_0: Starting RTL generation for module 'EtherCAT_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069853742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=EtherCAT_pio_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0003_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0003_pio_0_gen//EtherCAT_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=EtherCAT_pio_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0003_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0003_pio_0_gen//EtherCAT_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069853742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'EtherCAT_pio_0' " "Pio_0: Done RTL generation for module 'EtherCAT_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069854091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"EtherCAT\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"EtherCAT\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069854095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'EtherCAT_timer_0' " "Timer_0: Starting RTL generation for module 'EtherCAT_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069854100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=EtherCAT_timer_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0004_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0004_timer_0_gen//EtherCAT_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=EtherCAT_timer_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0004_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0004_timer_0_gen//EtherCAT_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069854100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'EtherCAT_timer_0' " "Timer_0: Done RTL generation for module 'EtherCAT_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069854495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"EtherCAT\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"EtherCAT\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069854499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069857443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069857799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069858146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069858513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"EtherCAT\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"EtherCAT\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069860389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"EtherCAT\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"EtherCAT\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069860396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"EtherCAT\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"EtherCAT\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069860402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'EtherCAT_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'EtherCAT_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069860417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=EtherCAT_nios2_gen2_0_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0007_cpu_gen//EtherCAT_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=EtherCAT_nios2_gen2_0_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_6019273758233800837.dir/0007_cpu_gen//EtherCAT_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069860417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:01 (*) Starting Nios II generation " "Cpu: # 2024.11.20 10:31:01 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:01 (*)   Checking for plaintext license. " "Cpu: # 2024.11.20 10:31:01 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:01 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.11.20 10:31:01 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.11.20 10:31:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:01 (*)   Plaintext license not found. " "Cpu: # 2024.11.20 10:31:01 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:01 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2024.11.20 10:31:01 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.11.20 10:31:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.11.20 10:31:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2024.11.20 10:31:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:02 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.11.20 10:31:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:02 (*)   Creating all objects for CPU " "Cpu: # 2024.11.20 10:31:02 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:02 (*)     Testbench " "Cpu: # 2024.11.20 10:31:02 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:02 (*)     Instruction decoding " "Cpu: # 2024.11.20 10:31:02 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:02 (*)       Instruction fields " "Cpu: # 2024.11.20 10:31:02 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:02 (*)       Instruction decodes " "Cpu: # 2024.11.20 10:31:02 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:03 (*)       Signals for RTL simulation waveforms " "Cpu: # 2024.11.20 10:31:03 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:03 (*)       Instruction controls " "Cpu: # 2024.11.20 10:31:03 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:03 (*)     Pipeline frontend " "Cpu: # 2024.11.20 10:31:03 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:03 (*)     Pipeline backend " "Cpu: # 2024.11.20 10:31:03 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:04 (*)   Generating RTL from CPU objects " "Cpu: # 2024.11.20 10:31:04 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:06 (*)   Creating encrypted RTL " "Cpu: # 2024.11.20 10:31:06 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 10:31:06 (*) Done Nios II generation " "Cpu: # 2024.11.20 10:31:06 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'EtherCAT_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'EtherCAT_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\" " "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\" " "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\" " "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/EtherCAT/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/EtherCAT/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/EtherCAT/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/EtherCAT/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/EtherCAT/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/EtherCAT/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/EtherCAT/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/EtherCAT/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069866893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069867506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069867513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EtherCAT: Done \"EtherCAT\" with 29 modules, 49 files " "EtherCAT: Done \"EtherCAT\" with 29 modules, 49 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069867514 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "EtherCAT.qsys " "Finished elaborating Platform Designer system entity \"EtherCAT.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069868338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethercat/synthesis/ethercat.v 1 1 " "Found 1 design units, including 1 entities, in source file ethercat/synthesis/ethercat.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT " "Found entity 1: EtherCAT" {  } { { "EtherCAT/synthesis/EtherCAT.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/EtherCAT/synthesis/EtherCAT.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vicat_lsc_ml_proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vicat_lsc_ml_proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ViCAT_LSC_ML_Proj " "Found entity 1: ViCAT_LSC_ML_Proj" {  } { { "ViCAT_LSC_ML_Proj.bdf" "" { Schematic "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/ViCAT_LSC_ML_Proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/ethercat.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/ethercat.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT " "Found entity 1: EtherCAT" {  } { { "db/ip/ethercat/ethercat.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/ethercat.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_irq_mapper " "Found entity 1: EtherCAT_irq_mapper" {  } { { "db/ip/ethercat/submodules/ethercat_irq_mapper.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0 " "Found entity 1: EtherCAT_mm_interconnect_0" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_avalon_st_adapter " "Found entity 1: EtherCAT_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: EtherCAT_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_cmd_demux " "Found entity 1: EtherCAT_mm_interconnect_0_cmd_demux" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_cmd_demux_001 " "Found entity 1: EtherCAT_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_cmd_mux " "Found entity 1: EtherCAT_mm_interconnect_0_cmd_mux" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_cmd_mux_002 " "Found entity 1: EtherCAT_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ethercat_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ethercat_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732069868635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ethercat_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ethercat_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732069868636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_router_default_decode " "Found entity 1: EtherCAT_mm_interconnect_0_router_default_decode" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868639 ""} { "Info" "ISGN_ENTITY_NAME" "2 EtherCAT_mm_interconnect_0_router " "Found entity 2: EtherCAT_mm_interconnect_0_router" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ethercat_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ethercat_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732069868643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ethercat_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ethercat_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732069868644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_router_001_default_decode " "Found entity 1: EtherCAT_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868647 ""} { "Info" "ISGN_ENTITY_NAME" "2 EtherCAT_mm_interconnect_0_router_001 " "Found entity 2: EtherCAT_mm_interconnect_0_router_001" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ethercat_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ethercat_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732069868651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ethercat_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ethercat_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732069868652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_router_002_default_decode " "Found entity 1: EtherCAT_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868657 ""} { "Info" "ISGN_ENTITY_NAME" "2 EtherCAT_mm_interconnect_0_router_002 " "Found entity 2: EtherCAT_mm_interconnect_0_router_002" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ethercat_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ethercat_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732069868661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ethercat_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ethercat_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732069868662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_router_004_default_decode " "Found entity 1: EtherCAT_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868667 ""} { "Info" "ISGN_ENTITY_NAME" "2 EtherCAT_mm_interconnect_0_router_004 " "Found entity 2: EtherCAT_mm_interconnect_0_router_004" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_rsp_demux " "Found entity 1: EtherCAT_mm_interconnect_0_rsp_demux" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_rsp_demux_002 " "Found entity 1: EtherCAT_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_rsp_mux " "Found entity 1: EtherCAT_mm_interconnect_0_rsp_mux" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_mm_interconnect_0_rsp_mux_001 " "Found entity 1: EtherCAT_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_nios2_gen2_0 " "Found entity 1: EtherCAT_nios2_gen2_0" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069868704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069868704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: EtherCAT_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "2 EtherCAT_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: EtherCAT_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "3 EtherCAT_nios2_gen2_0_cpu_bht_module " "Found entity 3: EtherCAT_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "4 EtherCAT_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: EtherCAT_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "5 EtherCAT_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: EtherCAT_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "6 EtherCAT_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: EtherCAT_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "7 EtherCAT_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: EtherCAT_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "8 EtherCAT_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: EtherCAT_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "9 EtherCAT_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: EtherCAT_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "10 EtherCAT_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: EtherCAT_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "11 EtherCAT_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: EtherCAT_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "12 EtherCAT_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: EtherCAT_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "13 EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "14 EtherCAT_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: EtherCAT_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "15 EtherCAT_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: EtherCAT_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "16 EtherCAT_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: EtherCAT_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "17 EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "18 EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "19 EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "20 EtherCAT_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: EtherCAT_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "21 EtherCAT_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: EtherCAT_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "22 EtherCAT_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: EtherCAT_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "23 EtherCAT_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: EtherCAT_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "24 EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "25 EtherCAT_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: EtherCAT_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "26 EtherCAT_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: EtherCAT_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""} { "Info" "ISGN_ENTITY_NAME" "27 EtherCAT_nios2_gen2_0_cpu " "Found entity 27: EtherCAT_nios2_gen2_0_cpu" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: EtherCAT_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: EtherCAT_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_nios2_gen2_0_cpu_mult_cell " "Found entity 1: EtherCAT_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_nios2_gen2_0_cpu_test_bench " "Found entity 1: EtherCAT_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_onchip_memory2_0 " "Found entity 1: EtherCAT_onchip_memory2_0" {  } { { "db/ip/ethercat/submodules/ethercat_onchip_memory2_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_pio_0 " "Found entity 1: EtherCAT_pio_0" {  } { { "db/ip/ethercat/submodules/ethercat_pio_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/ethercat_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/ethercat_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 EtherCAT_timer_0 " "Found entity 1: EtherCAT_timer_0" {  } { { "db/ip/ethercat/submodules/ethercat_timer_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/ethercat/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/ethercat/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ethercat/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/ethercat/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869479 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/ethercat/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/ethercat/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/ethercat/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/ethercat/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ethercat/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/ethercat/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869516 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/ethercat/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/ethercat/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/ethercat/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/ethercat/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ethercat/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ethercat/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ethercat/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ethercat/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069869561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069869561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ViCAT_LSC_ML_Proj " "Elaborating entity \"ViCAT_LSC_ML_Proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732069869791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT EtherCAT:inst " "Elaborating entity \"EtherCAT\" for hierarchy \"EtherCAT:inst\"" {  } { { "ViCAT_LSC_ML_Proj.bdf" "inst" { Schematic "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/ViCAT_LSC_ML_Proj.bdf" { { 328 448 656 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069869804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0 EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"EtherCAT_nios2_gen2_0\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\"" {  } { { "EtherCAT/synthesis/EtherCAT.v" "nios2_gen2_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/EtherCAT/synthesis/EtherCAT.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069869825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0.v" "cpu" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069869877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_test_bench EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_test_bench:the_EtherCAT_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_test_bench\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_test_bench:the_EtherCAT_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069870256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_ic_data_module EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_ic_data_module:EtherCAT_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_ic_data_module:EtherCAT_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "EtherCAT_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069870316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_ic_data_module:EtherCAT_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_ic_data_module:EtherCAT_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069870541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jd1 " "Found entity 1: altsyncram_5jd1" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/altsyncram_5jd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069870645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069870645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jd1 EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_ic_data_module:EtherCAT_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated " "Elaborating entity \"altsyncram_5jd1\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_ic_data_module:EtherCAT_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069870651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_ic_tag_module EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_ic_tag_module:EtherCAT_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_ic_tag_module:EtherCAT_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "EtherCAT_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069870736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_ic_tag_module:EtherCAT_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_ic_tag_module:EtherCAT_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069870778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q9d1 " "Found entity 1: altsyncram_q9d1" {  } { { "db/altsyncram_q9d1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/altsyncram_q9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069870869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069870869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q9d1 EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_ic_tag_module:EtherCAT_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q9d1:auto_generated " "Elaborating entity \"altsyncram_q9d1\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_ic_tag_module:EtherCAT_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069870874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_bht_module EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_bht_module:EtherCAT_nios2_gen2_0_cpu_bht " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_bht_module\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_bht_module:EtherCAT_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "EtherCAT_nios2_gen2_0_cpu_bht" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069870944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_bht_module:EtherCAT_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_bht_module:EtherCAT_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069870971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/altsyncram_27d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069871073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069871073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27d1 EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_bht_module:EtherCAT_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated " "Elaborating entity \"altsyncram_27d1\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_bht_module:EtherCAT_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069871079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_register_bank_a_module EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_register_bank_a_module:EtherCAT_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_register_bank_a_module:EtherCAT_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "EtherCAT_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069871146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_register_bank_a_module:EtherCAT_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_register_bank_a_module:EtherCAT_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069871189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ic1 " "Found entity 1: altsyncram_8ic1" {  } { { "db/altsyncram_8ic1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/altsyncram_8ic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069871288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069871288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ic1 EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_register_bank_a_module:EtherCAT_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated " "Elaborating entity \"altsyncram_8ic1\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_register_bank_a_module:EtherCAT_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069871292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_register_bank_b_module EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_register_bank_b_module:EtherCAT_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_register_bank_b_module:EtherCAT_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "EtherCAT_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069871364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_mult_cell EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069871419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069871497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hkp2 " "Found entity 1: altera_mult_add_hkp2" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/altera_mult_add_hkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069871587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069871587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hkp2 EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated " "Elaborating entity \"altera_mult_add_hkp2\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069871593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069871768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069871842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069871889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069871927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069872027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069872294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069872330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069872427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069872521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069872559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069872600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069872716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069873634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069873888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069873929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069874011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069874048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069874150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069874279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_dc_tag_module EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_tag_module:EtherCAT_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_tag_module:EtherCAT_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "EtherCAT_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069878199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_tag_module:EtherCAT_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_tag_module:EtherCAT_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069878228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kfc1 " "Found entity 1: altsyncram_kfc1" {  } { { "db/altsyncram_kfc1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/altsyncram_kfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069878321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069878321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kfc1 EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_tag_module:EtherCAT_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_kfc1:auto_generated " "Elaborating entity \"altsyncram_kfc1\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_tag_module:EtherCAT_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_kfc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069878326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_dc_data_module EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_data_module:EtherCAT_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_data_module:EtherCAT_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "EtherCAT_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069878394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_data_module:EtherCAT_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_data_module:EtherCAT_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069878434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddf1 " "Found entity 1: altsyncram_ddf1" {  } { { "db/altsyncram_ddf1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/altsyncram_ddf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069878526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069878526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddf1 EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_data_module:EtherCAT_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated " "Elaborating entity \"altsyncram_ddf1\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_data_module:EtherCAT_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069878531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_dc_victim_module EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_victim_module:EtherCAT_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_victim_module:EtherCAT_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "EtherCAT_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069878608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_victim_module:EtherCAT_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_victim_module:EtherCAT_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069878648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3d1 " "Found entity 1: altsyncram_k3d1" {  } { { "db/altsyncram_k3d1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/altsyncram_k3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069878746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069878746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3d1 EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_victim_module:EtherCAT_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated " "Elaborating entity \"altsyncram_k3d1\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_dc_victim_module:EtherCAT_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069878752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069878828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_debug EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_debug:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_debug:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069878884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_debug:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_debug:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069878952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_break EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_break:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_break:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_xbrk EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_xbrk:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_xbrk:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_dbrk EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_dbrk:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_dbrk:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_dtrace EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_dtrace:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_dtrace:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_td_mode EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_dtrace:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_dtrace\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_td_mode:EtherCAT_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_dtrace:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_dtrace\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_td_mode:EtherCAT_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_pib EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_pib:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_pib:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_oci_im EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_im:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_oci_im:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_avalon_reg EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_avalon_reg:the_EtherCAT_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_avalon_reg:the_EtherCAT_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_nios2_ocimem EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_ocimem:the_EtherCAT_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_ocimem:the_EtherCAT_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram_module EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_ocimem:the_EtherCAT_nios2_gen2_0_cpu_nios2_ocimem\|EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram_module:EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_ocimem:the_EtherCAT_nios2_gen2_0_cpu_nios2_ocimem\|EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram_module:EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_ocimem:the_EtherCAT_nios2_gen2_0_cpu_nios2_ocimem\|EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram_module:EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_ocimem:the_EtherCAT_nios2_gen2_0_cpu_nios2_ocimem\|EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram_module:EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/altsyncram_3c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069879878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069879878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_ocimem:the_EtherCAT_nios2_gen2_0_cpu_nios2_ocimem\|EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram_module:EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_nios2_ocimem:the_EtherCAT_nios2_gen2_0_cpu_nios2_ocimem\|EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram_module:EtherCAT_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_debug_slave_tck EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\|EtherCAT_nios2_gen2_0_cpu_debug_slave_tck:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\|EtherCAT_nios2_gen2_0_cpu_debug_slave_tck:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_EtherCAT_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069879948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_nios2_gen2_0_cpu_debug_slave_sysclk EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\|EtherCAT_nios2_gen2_0_cpu_debug_slave_sysclk:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"EtherCAT_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\|EtherCAT_nios2_gen2_0_cpu_debug_slave_sysclk:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_EtherCAT_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069880009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:EtherCAT_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:EtherCAT_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_wrapper.v" "EtherCAT_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069880137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:EtherCAT_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:EtherCAT_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069880159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:EtherCAT_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:EtherCAT_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069880764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:EtherCAT_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci\|EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper:the_EtherCAT_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:EtherCAT_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069880945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_onchip_memory2_0 EtherCAT:inst\|EtherCAT_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"EtherCAT_onchip_memory2_0\" for hierarchy \"EtherCAT:inst\|EtherCAT_onchip_memory2_0:onchip_memory2_0\"" {  } { { "EtherCAT/synthesis/EtherCAT.v" "onchip_memory2_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/EtherCAT/synthesis/EtherCAT.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram EtherCAT:inst\|EtherCAT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"EtherCAT:inst\|EtherCAT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ethercat/submodules/ethercat_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EtherCAT:inst\|EtherCAT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"EtherCAT:inst\|EtherCAT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ethercat/submodules/ethercat_onchip_memory2_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EtherCAT:inst\|EtherCAT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"EtherCAT:inst\|EtherCAT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069881064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file EtherCAT_onchip_memory2_0.hex " "Parameter \"init_file\" = \"EtherCAT_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069881064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069881064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069881064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069881064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069881064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069881064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069881064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069881064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069881064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069881064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069881064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069881064 ""}  } { { "db/ip/ethercat/submodules/ethercat_onchip_memory2_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732069881064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7h1 " "Found entity 1: altsyncram_f7h1" {  } { { "db/altsyncram_f7h1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/altsyncram_f7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069881155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069881155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f7h1 EtherCAT:inst\|EtherCAT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_f7h1:auto_generated " "Elaborating entity \"altsyncram_f7h1\" for hierarchy \"EtherCAT:inst\|EtherCAT_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_f7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_pio_0 EtherCAT:inst\|EtherCAT_pio_0:pio_0 " "Elaborating entity \"EtherCAT_pio_0\" for hierarchy \"EtherCAT:inst\|EtherCAT_pio_0:pio_0\"" {  } { { "EtherCAT/synthesis/EtherCAT.v" "pio_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/EtherCAT/synthesis/EtherCAT.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_timer_0 EtherCAT:inst\|EtherCAT_timer_0:timer_0 " "Elaborating entity \"EtherCAT_timer_0\" for hierarchy \"EtherCAT:inst\|EtherCAT_timer_0:timer_0\"" {  } { { "EtherCAT/synthesis/EtherCAT.v" "timer_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/EtherCAT/synthesis/EtherCAT.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0 EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"EtherCAT_mm_interconnect_0\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\"" {  } { { "EtherCAT/synthesis/EtherCAT.v" "mm_interconnect_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/EtherCAT/synthesis/EtherCAT.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ethercat/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069881978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_router EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router:router " "Elaborating entity \"EtherCAT_mm_interconnect_0_router\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router:router\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "router" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_router_default_decode EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router:router\|EtherCAT_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"EtherCAT_mm_interconnect_0_router_default_decode\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router:router\|EtherCAT_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_router_001 EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"EtherCAT_mm_interconnect_0_router_001\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "router_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_router_001_default_decode EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router_001:router_001\|EtherCAT_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"EtherCAT_mm_interconnect_0_router_001_default_decode\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router_001:router_001\|EtherCAT_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_router_002 EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"EtherCAT_mm_interconnect_0_router_002\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "router_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_router_002_default_decode EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router_002:router_002\|EtherCAT_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"EtherCAT_mm_interconnect_0_router_002_default_decode\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router_002:router_002\|EtherCAT_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_router_004 EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"EtherCAT_mm_interconnect_0_router_004\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "router_004" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_router_004_default_decode EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router_004:router_004\|EtherCAT_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"EtherCAT_mm_interconnect_0_router_004_default_decode\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_router_004:router_004\|EtherCAT_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_cmd_demux EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"EtherCAT_mm_interconnect_0_cmd_demux\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_cmd_demux_001 EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"EtherCAT_mm_interconnect_0_cmd_demux_001\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_cmd_mux EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"EtherCAT_mm_interconnect_0_cmd_mux\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ethercat/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_cmd_mux_002 EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"EtherCAT_mm_interconnect_0_cmd_mux_002\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_rsp_demux EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"EtherCAT_mm_interconnect_0_rsp_demux\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_rsp_demux_002 EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"EtherCAT_mm_interconnect_0_rsp_demux_002\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_rsp_mux EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"EtherCAT_mm_interconnect_0_rsp_mux\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ethercat/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_rsp_mux_001 EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"EtherCAT_mm_interconnect_0_rsp_mux_001\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_avalon_st_adapter EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"EtherCAT_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_mm_interconnect_0_avalon_st_adapter_error_adapter_0 EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|EtherCAT_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"EtherCAT_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"EtherCAT:inst\|EtherCAT_mm_interconnect_0:mm_interconnect_0\|EtherCAT_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|EtherCAT_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ethercat/submodules/ethercat_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EtherCAT_irq_mapper EtherCAT:inst\|EtherCAT_irq_mapper:irq_mapper " "Elaborating entity \"EtherCAT_irq_mapper\" for hierarchy \"EtherCAT:inst\|EtherCAT_irq_mapper:irq_mapper\"" {  } { { "EtherCAT/synthesis/EtherCAT.v" "irq_mapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/EtherCAT/synthesis/EtherCAT.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller EtherCAT:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"EtherCAT:inst\|altera_reset_controller:rst_controller\"" {  } { { "EtherCAT/synthesis/EtherCAT.v" "rst_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/EtherCAT/synthesis/EtherCAT.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer EtherCAT:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"EtherCAT:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/ethercat/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer EtherCAT:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"EtherCAT:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/ethercat/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069882613 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1732069883198 "|ViCAT_LSC_ML_Proj|EtherCAT:inst|EtherCAT_nios2_gen2_0:nios2_gen2_0|EtherCAT_nios2_gen2_0_cpu:cpu|EtherCAT_nios2_gen2_0_cpu_nios2_oci:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci|EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace:the_EtherCAT_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1732069883921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.20.10:31:27 Progress: Loading sld859c8456/alt_sld_fab_wrapper_hw.tcl " "2024.11.20.10:31:27 Progress: Loading sld859c8456/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069887947 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069890429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069890554 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069893029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069893136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069893250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069893377 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069893385 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069893386 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1732069894053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld859c8456/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld859c8456/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld859c8456/alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/sld859c8456/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069894307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069894307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069894404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069894404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069894420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069894420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069894494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069894494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069894588 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069894588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069894588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/sld859c8456/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069894673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069894673 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732069898042 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732069898042 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732069898042 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1732069898042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069898229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898229 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732069898229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cp01 " "Found entity 1: mult_cp01" {  } { { "db/mult_cp01.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/mult_cp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069898317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069898317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069898398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"EtherCAT:inst\|EtherCAT_nios2_gen2_0:nios2_gen2_0\|EtherCAT_nios2_gen2_0_cpu:cpu\|EtherCAT_nios2_gen2_0_cpu_mult_cell:the_EtherCAT_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732069898398 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732069898398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c011 " "Found entity 1: mult_c011" {  } { { "db/mult_c011.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/mult_c011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732069898485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069898485 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1732069899576 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1732069899576 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1732069899608 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1732069899608 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1732069899608 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1732069899608 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1732069899608 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/ethercat/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/ethercat/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 7644 -1 0 } } { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 7653 -1 0 } } { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 5896 -1 0 } } { "db/ip/ethercat/submodules/ethercat_timer_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_timer_0.v" 179 -1 0 } } { "db/ip/ethercat/submodules/ethercat_timer_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_timer_0.v" 188 -1 0 } } { "db/ip/ethercat/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/db/ip/ethercat/submodules/ethercat_nios2_gen2_0_cpu.v" 5815 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1732069899750 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1732069899751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069900972 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732069902673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069902866 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1732069903211 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1732069903211 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069903343 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/output_files/Top.map.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/SPI/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069904157 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732069906283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732069906283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3856 " "Implemented 3856 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732069906632 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732069906632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3601 " "Implemented 3601 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732069906632 ""} { "Info" "ICUT_CUT_TM_RAMS" "241 " "Implemented 241 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1732069906632 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1732069906632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732069906632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732069906674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 10:31:46 2024 " "Processing ended: Wed Nov 20 10:31:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732069906674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732069906674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732069906674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732069906674 ""}
