Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Thu Aug 13 01:50:23 2020
| Host         : LAPTOP-269KMLDC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file nidhogg_timing_summary_routed.rpt -warn_on_violation -rpx nidhogg_timing_summary_routed.rpx
| Design       : nidhogg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/db_clk/O_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hblnk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vblnk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.746      -55.344                     12                  298        0.050        0.000                      0                  298        3.000        0.000                       0                   213  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
clk              {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk  {0.000 10.000}     20.000          50.000          
  clk_65MHz_clk  {0.000 7.692}      15.385          65.000          
  clkfbout_clk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                3.000        0.000                       0                     1  
  clk_50MHz_clk       16.603        0.000                      0                   40        0.122        0.000                      0                   40        9.500        0.000                       0                    58  
  clk_65MHz_clk        7.515        0.000                      0                  258        0.050        0.000                      0                  258        7.192        0.000                       0                   151  
  clkfbout_clk                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk  clk_65MHz_clk       -4.746      -55.344                     12                   12        0.148        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk
  To Clock:  clk_50MHz_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.603ns  (required time - arrival time)
  Source:                 my_keyboard/my_PS2Receiver/db_data/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/my_PS2Receiver/db_data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk rise@20.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.078ns (35.042%)  route 1.998ns (64.958%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.631    -0.881    my_keyboard/my_PS2Receiver/db_data/CLK
    SLICE_X0Y34          FDRE                                         r  my_keyboard/my_PS2Receiver/db_data/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  my_keyboard/my_PS2Receiver/db_data/count_reg[1]/Q
                         net (fo=6, routed)           1.086     0.625    my_keyboard/my_PS2Receiver/db_data/count_reg__0[1]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.327     0.952 f  my_keyboard/my_PS2Receiver/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.581     1.533    my_keyboard/my_PS2Receiver/db_data/O_i_2__0_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I4_O)        0.332     1.865 r  my_keyboard/my_PS2Receiver/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.331     2.196    my_keyboard/my_PS2Receiver/db_data/O_i_1__0_n_0
    SLICE_X1Y33          FDRE                                         r  my_keyboard/my_PS2Receiver/db_data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    16.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.512    18.517    my_keyboard/my_PS2Receiver/db_data/CLK
    SLICE_X1Y33          FDRE                                         r  my_keyboard/my_PS2Receiver/db_data/O_reg/C
                         clock pessimism              0.578    19.094    
                         clock uncertainty           -0.091    19.003    
    SLICE_X1Y33          FDRE (Setup_fdre_C_CE)      -0.205    18.798    my_keyboard/my_PS2Receiver/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                 16.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk/inst/clk_50MHz_clk
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.037    my_clk/inst/clk_50MHz_clk_en_clk
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.896 r  my_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.840    my_clk/inst/seq_reg2[0]
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk/inst/clk_50MHz_clk
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.303    my_clk/inst/clk_50MHz_clk_en_clk
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.037    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.075    -0.962    my_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.962    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    my_clk/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y34      my_keyboard/my_PS2Receiver/db_data/Iv_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y32     my_keyboard/my_PS2Receiver/keycode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_65MHz_clk
  To Clock:  clk_65MHz_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 my_image_playerR_legs/rgb_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_players/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk rise@15.385ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 2.950ns (37.914%)  route 4.831ns (62.086%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 13.898 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout3_buf/O
                         net (fo=140, routed)         1.599    -0.913    my_image_playerR_legs/clk_65MHz
    RAMB18_X1Y10         RAMB18E1                                     r  my_image_playerR_legs/rgb_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.541 r  my_image_playerR_legs/rgb_reg_1/DOADO[1]
                         net (fo=2, routed)           2.862     4.403    my_image_playerR_legs/rgb_pixel_playerR_legs[10]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.124     4.527 r  my_image_playerR_legs/rgb_out[11]_i_12/O
                         net (fo=1, routed)           0.708     5.235    my_image_playerR_legs/rgb_out[11]_i_12_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124     5.359 r  my_image_playerR_legs/rgb_out[11]_i_6/O
                         net (fo=12, routed)          0.665     6.024    my_image_playerR_legs/rgb_out[11]_i_6_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.148 f  my_image_playerR_legs/rgb_out[11]_i_2/O
                         net (fo=1, routed)           0.596     6.744    my_background/rgb_out_reg[11]_14
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     6.868 r  my_background/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000     6.868    my_players/rgb_reg_1_1[11]
    SLICE_X2Y29          FDCE                                         r  my_players/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    10.717 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    12.298    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk/inst/clkout3_buf/O
                         net (fo=140, routed)         1.508    13.898    my_players/clk_65MHz
    SLICE_X2Y29          FDCE                                         r  my_players/rgb_out_reg[11]/C
                         clock pessimism              0.492    14.389    
                         clock uncertainty           -0.087    14.302    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.081    14.383    my_players/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  7.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 my_players/pixel_addr_playerL_head_reg_rep[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_playerL_legs/rgb_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.844%)  route 0.148ns (51.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=140, routed)         0.554    -0.627    my_players/clk_65MHz
    SLICE_X9Y23          FDRE                                         r  my_players/pixel_addr_playerL_head_reg_rep[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  my_players/pixel_addr_playerL_head_reg_rep[11]/Q
                         net (fo=2, routed)           0.148    -0.339    my_image_playerL_legs/Q[11]
    RAMB18_X0Y9          RAMB18E1                                     r  my_image_playerL_legs/rgb_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=140, routed)         0.863    -0.826    my_image_playerL_legs/clk_65MHz
    RAMB18_X0Y9          RAMB18E1                                     r  my_image_playerL_legs/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.389    my_image_playerL_legs/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65MHz_clk
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { my_clk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y8      my_image_playerL_head/rgb_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X4Y30      my_background/hblnk_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X4Y30      my_background/hblnk_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk
  To Clock:  clkfbout_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk
  To Clock:  clk_65MHz_clk

Setup :           12  Failing Endpoints,  Worst Slack       -4.746ns,  Total Violation      -55.344ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.746ns  (required time - arrival time)
  Source:                 my_keyboard/RP_x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_players/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_65MHz_clk rise@61.538ns - clk_50MHz_clk rise@60.000ns)
  Data Path Delay:        5.959ns  (logic 2.730ns (45.815%)  route 3.229ns (54.185%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 60.051 - 61.538 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 59.106 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    55.731 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    57.392    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    57.488 r  my_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          1.618    59.106    my_keyboard/CLK
    SLICE_X5Y27          FDRE                                         r  my_keyboard/RP_x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456    59.562 r  my_keyboard/RP_x_pos_reg[5]/Q
                         net (fo=4, routed)           0.604    60.166    my_players/Q[5]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    60.822 r  my_players/rgb_out_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.822    my_players/rgb_out_nxt5_carry__0_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    61.044 r  my_players/rgb_out_nxt5_carry__1/O[0]
                         net (fo=2, routed)           0.808    61.852    my_background/rgb_out_nxt5[8]
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.299    62.151 r  my_background/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    62.151    my_players/RP_x_pos_reg[11][0]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    62.687 r  my_players/rgb_out_nxt4_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.556    63.243    my_image_playerR_legs/RP_x_pos_reg[11][0]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.313    63.556 r  my_image_playerR_legs/rgb_out[11]_i_6/O
                         net (fo=12, routed)          0.665    64.221    my_image_playerR_legs/rgb_out[11]_i_6_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.124    64.345 f  my_image_playerR_legs/rgb_out[11]_i_2/O
                         net (fo=1, routed)           0.596    64.941    my_background/rgb_out_reg[11]_14
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    65.065 r  my_background/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000    65.065    my_players/rgb_reg_1_1[11]
    SLICE_X2Y29          FDCE                                         r  my_players/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     61.538    61.538 r  
    W5                                                0.000    61.538 r  clk (IN)
                         net (fo=0)                   0.000    61.538    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.926 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.088    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    56.871 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    58.452    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    58.543 r  my_clk/inst/clkout3_buf/O
                         net (fo=140, routed)         1.508    60.051    my_players/clk_65MHz
    SLICE_X2Y29          FDCE                                         r  my_players/rgb_out_reg[11]/C
                         clock pessimism              0.398    60.450    
                         clock uncertainty           -0.211    60.239    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.081    60.320    my_players/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         60.320    
                         arrival time                         -65.065    
  -------------------------------------------------------------------
                         slack                                 -4.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_keyboard/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_players/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.070%)  route 0.564ns (70.930%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout2_buf/O
                         net (fo=47, routed)          0.588    -0.593    my_keyboard/CLK
    SLICE_X1Y31          FDCE                                         r  my_keyboard/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  my_keyboard/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.408    -0.045    my_image_playerR_legs/Q[3]
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.045     0.000 f  my_image_playerR_legs/rgb_out[3]_i_2/O
                         net (fo=1, routed)           0.156     0.156    my_background/rgb_out_reg[3]_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.201 r  my_background/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.201    my_players/rgb_reg_1_1[3]
    SLICE_X2Y30          FDCE                                         r  my_players/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=140, routed)         0.856    -0.834    my_players/clk_65MHz
    SLICE_X2Y30          FDCE                                         r  my_players/rgb_out_reg[3]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.211    -0.068    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.121     0.053    my_players/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.148    





