

================================================================
== Vitis HLS Report for 'cl_box'
================================================================
* Date:           Fri Oct 18 05:34:59 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cl_box
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.404 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cmd_array = alloca i64 1" [./cl_box.cpp:15]   --->   Operation 9 'alloca' 'cmd_array' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cl_box_Pipeline_1, i32 %cmd_array"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cl_box_Pipeline_1, i32 %cmd_array"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (1.46ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ctl_cmd_stream" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 13 [1/1] (1.14ns)   --->   "%add_ln22 = add i32 %tmp, i32 4294967295" [./cl_box.cpp:22]   --->   Operation 13 'add' 'add_ln22' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (1.26ns)   --->   "%call_ln22 = call void @cl_box_Pipeline_VITIS_LOOP_22_1, i32 %add_ln22, i32 %ctl_cmd_stream, i32 %cmd_array" [./cl_box.cpp:22]   --->   Operation 15 'call' 'call_ln22' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln22 = call void @cl_box_Pipeline_VITIS_LOOP_22_1, i32 %add_ln22, i32 %ctl_cmd_stream, i32 %cmd_array" [./cl_box.cpp:22]   --->   Operation 16 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%cmd_array_addr = getelementptr i32 %cmd_array, i64 0, i64 0" [./cl_box.cpp:27]   --->   Operation 17 'getelementptr' 'cmd_array_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (0.73ns)   --->   "%cmd_array_load = load i3 %cmd_array_addr" [./cl_box.cpp:27]   --->   Operation 18 'load' 'cmd_array_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%cmd_array_addr_1 = getelementptr i32 %cmd_array, i64 0, i64 1" [./cl_box.cpp:28]   --->   Operation 19 'getelementptr' 'cmd_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [2/2] (0.73ns)   --->   "%cmd_array_load_1 = load i3 %cmd_array_addr_1" [./cl_box.cpp:28]   --->   Operation 20 'load' 'cmd_array_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 0.73>
ST_6 : Operation 21 [1/2] (0.73ns)   --->   "%cmd_array_load = load i3 %cmd_array_addr" [./cl_box.cpp:27]   --->   Operation 21 'load' 'cmd_array_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %a_baseaddr, i32 %cmd_array_load" [./cl_box.cpp:27]   --->   Operation 22 'write' 'write_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/2] (0.73ns)   --->   "%cmd_array_load_1 = load i3 %cmd_array_addr_1" [./cl_box.cpp:28]   --->   Operation 23 'load' 'cmd_array_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_baseaddr, i32 %cmd_array_load_1" [./cl_box.cpp:28]   --->   Operation 24 'write' 'write_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%cmd_array_addr_2 = getelementptr i32 %cmd_array, i64 0, i64 2" [./cl_box.cpp:29]   --->   Operation 25 'getelementptr' 'cmd_array_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [2/2] (0.73ns)   --->   "%cmd_array_load_2 = load i3 %cmd_array_addr_2" [./cl_box.cpp:29]   --->   Operation 26 'load' 'cmd_array_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%cmd_array_addr_3 = getelementptr i32 %cmd_array, i64 0, i64 3" [./cl_box.cpp:30]   --->   Operation 27 'getelementptr' 'cmd_array_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [2/2] (0.73ns)   --->   "%cmd_array_load_3 = load i3 %cmd_array_addr_3" [./cl_box.cpp:30]   --->   Operation 28 'load' 'cmd_array_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 7 <SV = 6> <Delay = 0.73>
ST_7 : Operation 29 [1/2] (0.73ns)   --->   "%cmd_array_load_2 = load i3 %cmd_array_addr_2" [./cl_box.cpp:29]   --->   Operation 29 'load' 'cmd_array_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %c_baseaddr, i32 %cmd_array_load_2" [./cl_box.cpp:29]   --->   Operation 30 'write' 'write_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/2] (0.73ns)   --->   "%cmd_array_load_3 = load i3 %cmd_array_addr_3" [./cl_box.cpp:30]   --->   Operation 31 'load' 'cmd_array_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %cmd_array_load_3" [./cl_box.cpp:30]   --->   Operation 32 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %cmd_array_load_3, i32 16, i32 31" [./cl_box.cpp:30]   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i16 %lshr_ln" [./cl_box.cpp:30]   --->   Operation 34 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %a_row, i32 %zext_ln30" [./cl_box.cpp:30]   --->   Operation 35 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i16 %trunc_ln30" [./cl_box.cpp:31]   --->   Operation 36 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %a_col, i32 %zext_ln31" [./cl_box.cpp:31]   --->   Operation 37 'write' 'write_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%cmd_array_addr_4 = getelementptr i32 %cmd_array, i64 0, i64 4" [./cl_box.cpp:32]   --->   Operation 38 'getelementptr' 'cmd_array_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [2/2] (0.73ns)   --->   "%cmd_array_load_4 = load i3 %cmd_array_addr_4" [./cl_box.cpp:32]   --->   Operation 39 'load' 'cmd_array_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 8 <SV = 7> <Delay = 0.73>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 40 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctl_cmd_stream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ctl_cmd_stream"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_baseaddr"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_baseaddr, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_baseaddr"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_baseaddr, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c_baseaddr"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_baseaddr, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_row"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_row, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_col"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_col, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_col"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_col, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %work_id"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %work_id, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/2] (0.73ns)   --->   "%cmd_array_load_4 = load i3 %cmd_array_addr_4" [./cl_box.cpp:32]   --->   Operation 58 'load' 'cmd_array_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %cmd_array_load_4" [./cl_box.cpp:32]   --->   Operation 59 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %cmd_array_load_4, i32 16, i32 31" [./cl_box.cpp:32]   --->   Operation 60 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i16 %lshr_ln1" [./cl_box.cpp:32]   --->   Operation 61 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_col, i32 %zext_ln32" [./cl_box.cpp:32]   --->   Operation 62 'write' 'write_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i16 %trunc_ln32" [./cl_box.cpp:33]   --->   Operation 63 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %work_id, i32 %zext_ln33" [./cl_box.cpp:33]   --->   Operation 64 'write' 'write_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [./cl_box.cpp:56]   --->   Operation 65 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.46ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'ctl_cmd_stream' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [29]  (1.46 ns)

 <State 3>: 2.4ns
The critical path consists of the following:
	'add' operation ('add_ln22', ./cl_box.cpp:22) [30]  (1.14 ns)
	'call' operation ('call_ln22', ./cl_box.cpp:22) to 'cl_box_Pipeline_VITIS_LOOP_22_1' [32]  (1.26 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('cmd_array_addr', ./cl_box.cpp:27) [33]  (0 ns)
	'load' operation ('cmd_array_load', ./cl_box.cpp:27) on array 'cmd_array', ./cl_box.cpp:15 [34]  (0.73 ns)

 <State 6>: 0.73ns
The critical path consists of the following:
	'load' operation ('cmd_array_load', ./cl_box.cpp:27) on array 'cmd_array', ./cl_box.cpp:15 [34]  (0.73 ns)

 <State 7>: 0.73ns
The critical path consists of the following:
	'load' operation ('cmd_array_load_2', ./cl_box.cpp:29) on array 'cmd_array', ./cl_box.cpp:15 [40]  (0.73 ns)

 <State 8>: 0.73ns
The critical path consists of the following:
	'load' operation ('cmd_array_load_4', ./cl_box.cpp:32) on array 'cmd_array', ./cl_box.cpp:15 [51]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
