-sv
-timescale "1ns/1ps"
-l compile.log
-incr

-v ../lib/cycloneiv_atoms.v
-v ../lib/altera_mf.v
-v ../lib/220model.v

+define+SIM

dv/clk_gen.v
dv/rst_gen.v
dv/cmd_gen.v
dv/arm_spi.v
dv/smcu.v
dv/tx_ctrl/sim_ctrl_top.v
dv/tx_ctrl/sim_ctrl_mac.v
dv/tx_ctrl/sim_ctrl_phy.v
dv/arm_ctrl/arm_ctrl_top.v
dv/arm_ctrl/arm_ctrl_phy.v
dv/arm_ctrl/arm_ctrl_mac.v
dv/gps_source.v

tb.v

//------------------------------------------------
../../fpga_s/src/top_s.v
../../fpga_s/src/fx_bus.v
../../fpga_s/src/clk_rst_top/clk_rst_top.v
../../fpga_s/src/clk_rst_top/pluse_us_gen.v
../../fpga_s/src/control_top/control_top.v
../../fpga_s/src/control_top/devid_gen.v
../../fpga_s/src/control_top/rx_ctrl/rx_ctrl_top.v
../../fpga_s/src/control_top/rx_ctrl/rx_ctrl_phy.v
../../fpga_s/src/control_top/rx_ctrl/rx_ctrl_dec.v
../../fpga_s/src/control_top/factory_ctrl.v
../../fpga_s/src/control_top/tx_ctrl/tx_ctrl_top.v
../../fpga_s/src/control_top/tx_ctrl/tx_ctrl_phy.v
../../fpga_s/src/control_top/tx_ctrl/tx_ctrl_enc.v
../../fpga_s/src/control_top/fx_bc.v
../../fpga_s/src/control_top/fx_bm.v
../../fpga_s/src/control_top/cfg_reg.v
../../fpga_s/src/syn_top/syn_top.v
../../fpga_s/src/syn_top/rx_syn_phy.v
../../fpga_s/src/syn_top/syn_dec.v
../../fpga_s/src/syn_top/syn_reg.v
../../fpga_s/src/ad_top/ad_top.v
../../fpga_s/src/ad_top/ad_clk_gen.v
../../fpga_s/src/ad_top/ad_reg.v
../../fpga_s/src/ad_top/ad_sample.v
../../fpga_s/src/ad_top/ad_tp.v
../../fpga_s/src/ad_top/ad_mux.v
../../fpga_s/src/ex_top/ex_top.v
../../fpga_s/src/ex_top/mcuspi_inf.v
../../fpga_s/src/dsp_top/dsp_top.v
../../fpga_s/src/dsp_top/dsp_reg.v
../../fpga_s/src/dsp_top/dsp_p1.v
../../fpga_s/src/pack_top/pack_top.v
../../fpga_s/src/pack_top/pack_reg.v
../../fpga_s/src/pack_top/pack_buf.v
../../fpga_s/src/pack_top/pack_base.v
../../fpga_s/src/pack_top/bm_buf.v
../../fpga_s/src/pack_top/pack_main.v
../../fpga_s/src/pack_top/pack_head.v
../../fpga_s/src/pack_top/pack_load.v
../../fpga_s/src/pack_top/pack_tail.v
../../fpga_s/src/pack_top/pack_crc.v
../../fpga_s/src/pack_top/pack_mux.v
../../fpga_s/src/commu_top/commu_top.v
../../fpga_s/src/commu_top/commu_reg.v
../../fpga_s/src/commu_top/commu_base.v
../../fpga_s/src/commu_top/commu_buf.v
../../fpga_s/src/commu_top/commu_main.v
../../fpga_s/src/commu_top/commu_slot.v
../../fpga_s/src/commu_top/commu_head.v
../../fpga_s/src/commu_top/commu_push.v
../../fpga_s/src/commu_top/commu_tail.v
../../fpga_s/src/commu_top/commu_mux.v
../../fpga_s/src/commu_top/commu_tx_inf.v

../../fpga_s/ip/ram/ram32x4k.v
../../fpga_s/ip/ram/ram8x32k.v

//------------------------------------------------
../../fpga_m/src/top_m.v
../../fpga_m/src/fx_bus_m.v
../../fpga_m/src/base_ip/io_filter.v
../../fpga_m/src/base_ip/edge_det.v
//../../fpga_m/src/clk_rst_top/clk_rst_top.v
//../../fpga_m/src/clk_rst_top/pluse_us_gen.v
../../fpga_m/src/master_top/master_top.v
../../fpga_m/src/master_top/cspi_inf.v
../../fpga_m/src/master_top/cspi_codec.v
../../fpga_m/src/master_top/cmd_factory.v
../../fpga_m/src/master_top/fx_bc_m.v
//../../fpga_m/src/master_top/tx_ctrl/tx_ctrl_top.v
//../../fpga_m/src/master_top/tx_ctrl/tx_ctrl_phy.v
//../../fpga_m/src/master_top/tx_ctrl/tx_ctrl_enc.v
../../fpga_m/src/syn_m_top/syn_m_top.v
../../fpga_m/src/syn_m_top/syn_m_main.v
../../fpga_m/src/syn_m_top/syn_m_sync.v
../../fpga_m/src/syn_m_top/syn_m_info.v
../../fpga_m/src/syn_m_top/tx_info_phy.v
../../fpga_m/src/fetch_top/fetch_top.v
../../fpga_m/src/fetch_top/fetch_reg.v
../../fpga_m/src/fetch_top/fetch_base.v
../../fpga_m/src/fetch_top/fetch_rx_inf.v
../../fpga_m/src/fetch_top/fetch_pkg.v
../../fpga_m/src/repkg_top/repkg_top.v
../../fpga_m/src/repkg_top/repkg_reg.v
../../fpga_m/src/commu_m_top/commu_m_top.v
../../fpga_m/src/commu_m_top/commu_m_reg.v
../../fpga_m/src/commu_m_top/commu_m_main.v
../../fpga_m/src/commu_m_top/commu_m_buf.v
../../fpga_m/src/commu_m_top/commu_m_push.v
../../fpga_m/src/commu_m_top/commu_m_tp.v
../../fpga_m/src/commu_m_top/commu_m_mux.v
../../fpga_m/src/commu_m_top/spi_inf.v



