{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607443373744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607443373745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 08:02:53 2020 " "Processing started: Tue Dec 08 08:02:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607443373745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443373745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE_178_Full_System -c ECE_178_Full_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE_178_Full_System -c ECE_178_Full_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443373745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607443374144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607443374145 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ECE178_nios_20_1.qsys " "Elaborating Platform Designer system entity \"ECE178_nios_20_1.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443379960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Loading ECE178_nios_system_20_1/ECE178_nios_20_1.qsys " "2020.12.08.08:03:02 Progress: Loading ECE178_nios_system_20_1/ECE178_nios_20_1.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Reading input file " "2020.12.08.08:03:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Adding GPIO \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:02 Progress: Adding GPIO \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Parameterizing module GPIO " "2020.12.08.08:03:02 Progress: Parameterizing module GPIO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Adding High_Res_Timer \[altera_avalon_timer 20.1\] " "2020.12.08.08:03:02 Progress: Adding High_Res_Timer \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Parameterizing module High_Res_Timer " "2020.12.08.08:03:02 Progress: Parameterizing module High_Res_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Adding KEYS \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:02 Progress: Adding KEYS \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Parameterizing module KEYS " "2020.12.08.08:03:02 Progress: Parameterizing module KEYS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Adding LEDG \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:02 Progress: Adding LEDG \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Parameterizing module LEDG " "2020.12.08.08:03:02 Progress: Parameterizing module LEDG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Adding System_Timer \[altera_avalon_timer 20.1\] " "2020.12.08.08:03:02 Progress: Adding System_Timer \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Parameterizing module System_Timer " "2020.12.08.08:03:02 Progress: Parameterizing module System_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Adding hex0_3 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:02 Progress: Adding hex0_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Parameterizing module hex0_3 " "2020.12.08.08:03:02 Progress: Parameterizing module hex0_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Adding hex4_7 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:02 Progress: Adding hex4_7 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Parameterizing module hex4_7 " "2020.12.08.08:03:02 Progress: Parameterizing module hex4_7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\] " "2020.12.08.08:03:02 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Parameterizing module jtag_uart_0 " "2020.12.08.08:03:02 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Adding ledr \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:02 Progress: Adding ledr \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Parameterizing module ledr " "2020.12.08.08:03:02 Progress: Parameterizing module ledr" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:02 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\] " "2020.12.08.08:03:02 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443382698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module nios2_gen2_0 " "2020.12.08.08:03:03 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\] " "2020.12.08.08:03:03 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module onchip_memory2_0 " "2020.12.08.08:03:03 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_0 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_0 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_1 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_1 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_10 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_10 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_10 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_11 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_11 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_11 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_11" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_12 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_12 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_12 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_12" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_13 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_13 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_13 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_13" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_14 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_14 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_14 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_14" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_15 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_15 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_15 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_15" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_2 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_2 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_3 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_3 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_4 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_4 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_5 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_5 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_6 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_6 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_6 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_7 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_7 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_7 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_8 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_8 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_8 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_8" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_9 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_channel_9 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_9 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_channel_9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_0 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_0 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_1 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_1 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_10 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_10 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_10 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_2 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_2 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_3 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_3 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_4 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_4 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_5 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_5 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_6 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_6 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_6 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_7 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_7 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_7 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_8 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_8 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_8 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_8" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_9 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding sbus_decoder_reg_9 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_9 " "2020.12.08.08:03:03 Progress: Parameterizing module sbus_decoder_reg_9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sdram_0 \[altera_avalon_new_sdram_controller 20.1\] " "2020.12.08.08:03:03 Progress: Adding sdram_0 \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sdram_0 " "2020.12.08.08:03:03 Progress: Parameterizing module sdram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding slave_template_0 \[slave_template 2.0\] " "2020.12.08.08:03:03 Progress: Adding slave_template_0 \[slave_template 2.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module slave_template_0 " "2020.12.08.08:03:03 Progress: Parameterizing module slave_template_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding switches0_17 \[altera_avalon_pio 20.1\] " "2020.12.08.08:03:03 Progress: Adding switches0_17 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module switches0_17 " "2020.12.08.08:03:03 Progress: Parameterizing module switches0_17" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2020.12.08.08:03:03 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module sys_sdram_pll_0 " "2020.12.08.08:03:03 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Adding uart_0 \[altera_avalon_uart 20.1\] " "2020.12.08.08:03:03 Progress: Adding uart_0 \[altera_avalon_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing module uart_0 " "2020.12.08.08:03:03 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Building connections " "2020.12.08.08:03:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Parameterizing connections " "2020.12.08.08:03:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:03 Progress: Validating " "2020.12.08.08:03:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443383460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.08.08:03:04 Progress: Done reading input file " "2020.12.08.08:03:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "ECE178_nios_20_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_10: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_10: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_11: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_11: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_12: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_12: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_13: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_13: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_14: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_14: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_15: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_15: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_8: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_8: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_9: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_9: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "ECE178_nios_20_1.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.switches0_17: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.switches0_17: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sys_sdram_pll_0: Refclk Freq: 50.0 " "ECE178_nios_20_1.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443384749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1: Generating ECE178_nios_20_1 \"ECE178_nios_20_1\" for QUARTUS_SYNTH " "ECE178_nios_20_1: Generating ECE178_nios_20_1 \"ECE178_nios_20_1\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443385551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO: Starting RTL generation for module 'ECE178_nios_20_1_GPIO' " "GPIO: Starting RTL generation for module 'ECE178_nios_20_1_GPIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_GPIO --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0002_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0002_GPIO_gen//ECE178_nios_20_1_GPIO_component_configuration.pl  --do_build_sim=0  \] " "GPIO:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_GPIO --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0002_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0002_GPIO_gen//ECE178_nios_20_1_GPIO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO: Done RTL generation for module 'ECE178_nios_20_1_GPIO' " "GPIO: Done RTL generation for module 'ECE178_nios_20_1_GPIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"GPIO\" " "GPIO: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"GPIO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_Res_Timer: Starting RTL generation for module 'ECE178_nios_20_1_High_Res_Timer' " "High_Res_Timer: Starting RTL generation for module 'ECE178_nios_20_1_High_Res_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_Res_Timer:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_High_Res_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0003_High_Res_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0003_High_Res_Timer_gen//ECE178_nios_20_1_High_Res_Timer_component_configuration.pl  --do_build_sim=0  \] " "High_Res_Timer:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_High_Res_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0003_High_Res_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0003_High_Res_Timer_gen//ECE178_nios_20_1_High_Res_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_Res_Timer: Done RTL generation for module 'ECE178_nios_20_1_High_Res_Timer' " "High_Res_Timer: Done RTL generation for module 'ECE178_nios_20_1_High_Res_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_Res_Timer: \"ECE178_nios_20_1\" instantiated altera_avalon_timer \"High_Res_Timer\" " "High_Res_Timer: \"ECE178_nios_20_1\" instantiated altera_avalon_timer \"High_Res_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: Starting RTL generation for module 'ECE178_nios_20_1_KEYS' " "KEYS: Starting RTL generation for module 'ECE178_nios_20_1_KEYS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_KEYS --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0004_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0004_KEYS_gen//ECE178_nios_20_1_KEYS_component_configuration.pl  --do_build_sim=0  \] " "KEYS:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_KEYS --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0004_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0004_KEYS_gen//ECE178_nios_20_1_KEYS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: Done RTL generation for module 'ECE178_nios_20_1_KEYS' " "KEYS: Done RTL generation for module 'ECE178_nios_20_1_KEYS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"KEYS\" " "KEYS: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"KEYS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDG: Starting RTL generation for module 'ECE178_nios_20_1_LEDG' " "LEDG: Starting RTL generation for module 'ECE178_nios_20_1_LEDG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDG:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_LEDG --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0005_LEDG_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0005_LEDG_gen//ECE178_nios_20_1_LEDG_component_configuration.pl  --do_build_sim=0  \] " "LEDG:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_LEDG --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0005_LEDG_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0005_LEDG_gen//ECE178_nios_20_1_LEDG_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDG: Done RTL generation for module 'ECE178_nios_20_1_LEDG' " "LEDG: Done RTL generation for module 'ECE178_nios_20_1_LEDG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDG: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"LEDG\" " "LEDG: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"LEDG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_Timer: Starting RTL generation for module 'ECE178_nios_20_1_System_Timer' " "System_Timer: Starting RTL generation for module 'ECE178_nios_20_1_System_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_Timer:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_System_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0006_System_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0006_System_Timer_gen//ECE178_nios_20_1_System_Timer_component_configuration.pl  --do_build_sim=0  \] " "System_Timer:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_System_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0006_System_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0006_System_Timer_gen//ECE178_nios_20_1_System_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443396988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_Timer: Done RTL generation for module 'ECE178_nios_20_1_System_Timer' " "System_Timer: Done RTL generation for module 'ECE178_nios_20_1_System_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_Timer: \"ECE178_nios_20_1\" instantiated altera_avalon_timer \"System_Timer\" " "System_Timer: \"ECE178_nios_20_1\" instantiated altera_avalon_timer \"System_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_3: Starting RTL generation for module 'ECE178_nios_20_1_hex0_3' " "Hex0_3: Starting RTL generation for module 'ECE178_nios_20_1_hex0_3'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_3:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_hex0_3 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0007_hex0_3_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0007_hex0_3_gen//ECE178_nios_20_1_hex0_3_component_configuration.pl  --do_build_sim=0  \] " "Hex0_3:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_hex0_3 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0007_hex0_3_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0007_hex0_3_gen//ECE178_nios_20_1_hex0_3_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_3: Done RTL generation for module 'ECE178_nios_20_1_hex0_3' " "Hex0_3: Done RTL generation for module 'ECE178_nios_20_1_hex0_3'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_3: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"hex0_3\" " "Hex0_3: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"hex0_3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'ECE178_nios_20_1_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'ECE178_nios_20_1_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ECE178_nios_20_1_jtag_uart_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0008_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0008_jtag_uart_0_gen//ECE178_nios_20_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ECE178_nios_20_1_jtag_uart_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0008_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0008_jtag_uart_0_gen//ECE178_nios_20_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'ECE178_nios_20_1_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'ECE178_nios_20_1_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"ECE178_nios_20_1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"ECE178_nios_20_1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: Starting RTL generation for module 'ECE178_nios_20_1_ledr' " "Ledr: Starting RTL generation for module 'ECE178_nios_20_1_ledr'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_ledr --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0009_ledr_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0009_ledr_gen//ECE178_nios_20_1_ledr_component_configuration.pl  --do_build_sim=0  \] " "Ledr:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_ledr --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0009_ledr_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0009_ledr_gen//ECE178_nios_20_1_ledr_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: Done RTL generation for module 'ECE178_nios_20_1_ledr' " "Ledr: Done RTL generation for module 'ECE178_nios_20_1_ledr'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"ledr\" " "Ledr: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"ledr\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"ECE178_nios_20_1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"ECE178_nios_20_1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE178_nios_20_1_onchip_memory2_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0010_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0010_onchip_memory2_0_gen//ECE178_nios_20_1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE178_nios_20_1_onchip_memory2_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0010_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0010_onchip_memory2_0_gen//ECE178_nios_20_1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443397907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"ECE178_nios_20_1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"ECE178_nios_20_1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_channel_0: Starting RTL generation for module 'ECE178_nios_20_1_sbus_decoder_channel_0' " "Sbus_decoder_channel_0: Starting RTL generation for module 'ECE178_nios_20_1_sbus_decoder_channel_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_channel_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_sbus_decoder_channel_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0011_sbus_decoder_channel_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0011_sbus_decoder_channel_0_gen//ECE178_nios_20_1_sbus_decoder_channel_0_component_configuration.pl  --do_build_sim=0  \] " "Sbus_decoder_channel_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_sbus_decoder_channel_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0011_sbus_decoder_channel_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0011_sbus_decoder_channel_0_gen//ECE178_nios_20_1_sbus_decoder_channel_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_channel_0: Done RTL generation for module 'ECE178_nios_20_1_sbus_decoder_channel_0' " "Sbus_decoder_channel_0: Done RTL generation for module 'ECE178_nios_20_1_sbus_decoder_channel_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_channel_0: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"sbus_decoder_channel_0\" " "Sbus_decoder_channel_0: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"sbus_decoder_channel_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_reg_0: Starting RTL generation for module 'ECE178_nios_20_1_sbus_decoder_reg_0' " "Sbus_decoder_reg_0: Starting RTL generation for module 'ECE178_nios_20_1_sbus_decoder_reg_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_reg_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_sbus_decoder_reg_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0012_sbus_decoder_reg_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0012_sbus_decoder_reg_0_gen//ECE178_nios_20_1_sbus_decoder_reg_0_component_configuration.pl  --do_build_sim=0  \] " "Sbus_decoder_reg_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_sbus_decoder_reg_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0012_sbus_decoder_reg_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0012_sbus_decoder_reg_0_gen//ECE178_nios_20_1_sbus_decoder_reg_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_reg_0: Done RTL generation for module 'ECE178_nios_20_1_sbus_decoder_reg_0' " "Sbus_decoder_reg_0: Done RTL generation for module 'ECE178_nios_20_1_sbus_decoder_reg_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_reg_0: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"sbus_decoder_reg_0\" " "Sbus_decoder_reg_0: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"sbus_decoder_reg_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: Starting RTL generation for module 'ECE178_nios_20_1_sdram_0' " "Sdram_0: Starting RTL generation for module 'ECE178_nios_20_1_sdram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ECE178_nios_20_1_sdram_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0013_sdram_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0013_sdram_0_gen//ECE178_nios_20_1_sdram_0_component_configuration.pl  --do_build_sim=0  \] " "Sdram_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ECE178_nios_20_1_sdram_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0013_sdram_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0013_sdram_0_gen//ECE178_nios_20_1_sdram_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: Done RTL generation for module 'ECE178_nios_20_1_sdram_0' " "Sdram_0: Done RTL generation for module 'ECE178_nios_20_1_sdram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: \"ECE178_nios_20_1\" instantiated altera_avalon_new_sdram_controller \"sdram_0\" " "Sdram_0: \"ECE178_nios_20_1\" instantiated altera_avalon_new_sdram_controller \"sdram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches0_17: Starting RTL generation for module 'ECE178_nios_20_1_switches0_17' " "Switches0_17: Starting RTL generation for module 'ECE178_nios_20_1_switches0_17'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches0_17:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_switches0_17 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0014_switches0_17_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0014_switches0_17_gen//ECE178_nios_20_1_switches0_17_component_configuration.pl  --do_build_sim=0  \] " "Switches0_17:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_switches0_17 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0014_switches0_17_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0014_switches0_17_gen//ECE178_nios_20_1_switches0_17_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches0_17: Done RTL generation for module 'ECE178_nios_20_1_switches0_17' " "Switches0_17: Done RTL generation for module 'ECE178_nios_20_1_switches0_17'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches0_17: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"switches0_17\" " "Switches0_17: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"switches0_17\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443398919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"ECE178_nios_20_1\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"ECE178_nios_20_1\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443399037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'ECE178_nios_20_1_uart_0' " "Uart_0: Starting RTL generation for module 'ECE178_nios_20_1_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443399042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=ECE178_nios_20_1_uart_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0015_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0015_uart_0_gen//ECE178_nios_20_1_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=ECE178_nios_20_1_uart_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0015_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0015_uart_0_gen//ECE178_nios_20_1_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443399042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'ECE178_nios_20_1_uart_0' " "Uart_0: Done RTL generation for module 'ECE178_nios_20_1_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443399325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"ECE178_nios_20_1\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"ECE178_nios_20_1\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443399331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443404563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443404667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443404756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443404848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443404943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443405033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443405123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443405222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443405312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443405397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443405484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443405576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443405672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443405755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443405838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443405929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443406014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443406098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443406203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443406292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443406386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443406467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443406554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443406637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443406721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443406823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443406917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443406997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443407080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443407168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443407248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443407340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_032: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_032: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443407431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_033: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_033: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443407511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_034: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_034: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443407592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_035: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_035: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443407672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_036: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_036: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443407757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_037: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_037: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443407837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_038: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_038: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443407918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_039: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_039: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443408006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_040: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_040: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443408105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"ECE178_nios_20_1\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"ECE178_nios_20_1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443412155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"ECE178_nios_20_1\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"ECE178_nios_20_1\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443412159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"ECE178_nios_20_1\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"ECE178_nios_20_1\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443412162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443412179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ECE178_nios_20_1_nios2_gen2_0_cpu --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0018_cpu_gen//ECE178_nios_20_1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ECE178_nios_20_1_nios2_gen2_0_cpu --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_7236830790130203731.dir/0018_cpu_gen//ECE178_nios_20_1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443412179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.08 08:03:32 (*) Starting Nios II generation " "Cpu: # 2020.12.08 08:03:32 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.08 08:03:32 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.12.08 08:03:32 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.08 08:03:32 (*)   Creating all objects for CPU " "Cpu: # 2020.12.08 08:03:32 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.08 08:03:33 (*)   Generating RTL from CPU objects " "Cpu: # 2020.12.08 08:03:33 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.08 08:03:33 (*)   Creating plain-text RTL " "Cpu: # 2020.12.08 08:03:33 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.08 08:03:33 (*) Done Nios II generation " "Cpu: # 2020.12.08 08:03:33 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1: Done \"ECE178_nios_20_1\" with 42 modules, 55 files " "ECE178_nios_20_1: Done \"ECE178_nios_20_1\" with 42 modules, 55 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443413919 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ECE178_nios_20_1.qsys " "Finished elaborating Platform Designer system entity \"ECE178_nios_20_1.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443415251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415382 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sbus_decoder.sv " "Can't analyze file -- file sbus_decoder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607443415384 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ECE_178_Full_System.v(102) " "Verilog HDL Module Instantiation warning at ECE_178_Full_System.v(102): ignored dangling comma in List of Port Connections" {  } { { "ECE_178_Full_System.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 102 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1607443415385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece_178_full_system.v 1 1 " "Found 1 design units, including 1 entities, in source file ece_178_full_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE_178_Full_System " "Found entity 1: ECE_178_Full_System" {  } { { "ECE_178_Full_System.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/ece178_nios_20_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/ece178_nios_20_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1 " "Found entity 1: ECE178_nios_20_1" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_GPIO " "Found entity 1: ECE178_nios_20_1_GPIO" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_gpio.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_gpio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_high_res_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_high_res_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_High_Res_Timer " "Found entity 1: ECE178_nios_20_1_High_Res_Timer" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_high_res_timer.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_high_res_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_KEYS " "Found entity 1: ECE178_nios_20_1_KEYS" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_keys.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_LEDG " "Found entity 1: ECE178_nios_20_1_LEDG" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledg.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_System_Timer " "Found entity 1: ECE178_nios_20_1_System_Timer" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_system_timer.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_hex0_3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_hex0_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_hex0_3 " "Found entity 1: ECE178_nios_20_1_hex0_3" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_hex0_3.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_hex0_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_irq_mapper " "Found entity 1: ECE178_nios_20_1_irq_mapper" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_irq_mapper.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_jtag_uart_0_sim_scfifo_w " "Found entity 1: ECE178_nios_20_1_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415421 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_jtag_uart_0_scfifo_w " "Found entity 2: ECE178_nios_20_1_jtag_uart_0_scfifo_w" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415421 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE178_nios_20_1_jtag_uart_0_sim_scfifo_r " "Found entity 3: ECE178_nios_20_1_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415421 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE178_nios_20_1_jtag_uart_0_scfifo_r " "Found entity 4: ECE178_nios_20_1_jtag_uart_0_scfifo_r" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415421 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE178_nios_20_1_jtag_uart_0 " "Found entity 5: ECE178_nios_20_1_jtag_uart_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_ledr " "Found entity 1: ECE178_nios_20_1_ledr" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledr.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_cmd_demux " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_cmd_demux" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_cmd_mux " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_cmd_mux" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece178_nios_20_1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607443415536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece178_nios_20_1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607443415536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_router_default_decode " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_router_default_decode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415537 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_mm_interconnect_0_router " "Found entity 2: ECE178_nios_20_1_mm_interconnect_0_router" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece178_nios_20_1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607443415543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece178_nios_20_1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607443415543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415544 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_mm_interconnect_0_router_001 " "Found entity 2: ECE178_nios_20_1_mm_interconnect_0_router_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece178_nios_20_1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607443415545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece178_nios_20_1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607443415545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415546 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_mm_interconnect_0_router_002 " "Found entity 2: ECE178_nios_20_1_mm_interconnect_0_router_002" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece178_nios_20_1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607443415547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece178_nios_20_1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607443415547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415547 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_mm_interconnect_0_router_003 " "Found entity 2: ECE178_nios_20_1_mm_interconnect_0_router_003" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_rsp_demux " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_rsp_demux" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_rsp_mux " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_rsp_mux" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0 " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "6 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "7 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "8 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "9 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "10 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "11 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "12 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "13 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "14 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "15 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "16 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "17 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "18 ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "19 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "20 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""} { "Info" "ISGN_ENTITY_NAME" "21 ECE178_nios_20_1_nios2_gen2_0_cpu " "Found entity 21: ECE178_nios_20_1_nios2_gen2_0_cpu" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_onchip_memory2_0 " "Found entity 1: ECE178_nios_20_1_onchip_memory2_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_channel_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_channel_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_sbus_decoder_channel_0 " "Found entity 1: ECE178_nios_20_1_sbus_decoder_channel_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_channel_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_channel_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_reg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_reg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_sbus_decoder_reg_0 " "Found entity 1: ECE178_nios_20_1_sbus_decoder_reg_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_reg_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_reg_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_sdram_0_input_efifo_module " "Found entity 1: ECE178_nios_20_1_sdram_0_input_efifo_module" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415633 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_sdram_0 " "Found entity 2: ECE178_nios_20_1_sdram_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_switches0_17.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_switches0_17.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_switches0_17 " "Found entity 1: ECE178_nios_20_1_switches0_17" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_switches0_17.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_switches0_17.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_sys_sdram_pll_0 " "Found entity 1: ECE178_nios_20_1_sys_sdram_pll_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_uart_0_tx " "Found entity 1: ECE178_nios_20_1_uart_0_tx" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415643 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_uart_0_rx_stimulus_source " "Found entity 2: ECE178_nios_20_1_uart_0_rx_stimulus_source" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415643 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE178_nios_20_1_uart_0_rx " "Found entity 3: ECE178_nios_20_1_uart_0_rx" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415643 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE178_nios_20_1_uart_0_regs " "Found entity 4: ECE178_nios_20_1_uart_0_regs" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415643 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE178_nios_20_1_uart_0 " "Found entity 5: ECE178_nios_20_1_uart_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415659 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443415715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443415715 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(28) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(28): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1607443415715 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(29) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(29): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1607443415715 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(30) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(30): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1607443415715 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(31) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(31): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1607443415715 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(32) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(32): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1607443415715 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(33) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(33): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1607443415715 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(34) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(34): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1607443415715 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece178_nios_20_1_sdram_0.v(318) " "Verilog HDL or VHDL warning at ece178_nios_20_1_sdram_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1607443415734 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece178_nios_20_1_sdram_0.v(328) " "Verilog HDL or VHDL warning at ece178_nios_20_1_sdram_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1607443415734 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece178_nios_20_1_sdram_0.v(338) " "Verilog HDL or VHDL warning at ece178_nios_20_1_sdram_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1607443415734 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece178_nios_20_1_sdram_0.v(682) " "Verilog HDL or VHDL warning at ece178_nios_20_1_sdram_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1607443415735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE_178_Full_System " "Elaborating entity \"ECE_178_Full_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607443415830 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[32..18\] ECE_178_Full_System.v(43) " "Output port \"GPIO\[32..18\]\" at ECE_178_Full_System.v(43) has no driver" {  } { { "ECE_178_Full_System.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607443415832 "|ECE_178_Full_System"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[9..2\] ECE_178_Full_System.v(43) " "Output port \"GPIO\[9..2\]\" at ECE_178_Full_System.v(43) has no driver" {  } { { "ECE_178_Full_System.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607443415832 "|ECE_178_Full_System"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[0\] ECE_178_Full_System.v(43) " "Output port \"GPIO\[0\]\" at ECE_178_Full_System.v(43) has no driver" {  } { { "ECE_178_Full_System.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607443415833 "|ECE_178_Full_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:u1 " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:u1\"" {  } { { "ECE_178_Full_System.v" "u1" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443415852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_Receiver.sv(75) " "Verilog HDL assignment warning at UART_Receiver.sv(75): truncated value with size 32 to match size of target (8)" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607443415853 "|ECE_178_Full_System|UART_RX:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_Receiver.sv(86) " "Verilog HDL assignment warning at UART_Receiver.sv(86): truncated value with size 32 to match size of target (8)" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607443415853 "|ECE_178_Full_System|UART_RX:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_Receiver.sv(115) " "Verilog HDL assignment warning at UART_Receiver.sv(115): truncated value with size 32 to match size of target (8)" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607443415853 "|ECE_178_Full_System|UART_RX:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_Receiver.sv(132) " "Verilog HDL assignment warning at UART_Receiver.sv(132): truncated value with size 32 to match size of target (8)" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607443415853 "|ECE_178_Full_System|UART_RX:u1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "UART_Receiver.sv(47) " "Verilog HDL Case Statement information at UART_Receiver.sv(47): all case item expressions in this case statement are onehot" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1607443415853 "|ECE_178_Full_System|UART_RX:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 UART_Receiver.sv(158) " "Verilog HDL assignment warning at UART_Receiver.sv(158): truncated value with size 9 to match size of target (8)" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607443415853 "|ECE_178_Full_System|UART_RX:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1 ECE178_nios_20_1:u0 " "Elaborating entity \"ECE178_nios_20_1\" for hierarchy \"ECE178_nios_20_1:u0\"" {  } { { "ECE_178_Full_System.v" "u0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443415876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_GPIO ECE178_nios_20_1:u0\|ECE178_nios_20_1_GPIO:gpio " "Elaborating entity \"ECE178_nios_20_1_GPIO\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_GPIO:gpio\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "gpio" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443415960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_High_Res_Timer ECE178_nios_20_1:u0\|ECE178_nios_20_1_High_Res_Timer:high_res_timer " "Elaborating entity \"ECE178_nios_20_1_High_Res_Timer\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_High_Res_Timer:high_res_timer\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "high_res_timer" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443415972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_KEYS ECE178_nios_20_1:u0\|ECE178_nios_20_1_KEYS:keys " "Elaborating entity \"ECE178_nios_20_1_KEYS\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_KEYS:keys\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "keys" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443415995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_LEDG ECE178_nios_20_1:u0\|ECE178_nios_20_1_LEDG:ledg " "Elaborating entity \"ECE178_nios_20_1_LEDG\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_LEDG:ledg\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "ledg" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_System_Timer ECE178_nios_20_1:u0\|ECE178_nios_20_1_System_Timer:system_timer " "Elaborating entity \"ECE178_nios_20_1_System_Timer\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_System_Timer:system_timer\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "system_timer" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_hex0_3 ECE178_nios_20_1:u0\|ECE178_nios_20_1_hex0_3:hex0_3 " "Elaborating entity \"ECE178_nios_20_1_hex0_3\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_hex0_3:hex0_3\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "hex0_3" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_jtag_uart_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"ECE178_nios_20_1_jtag_uart_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "jtag_uart_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_jtag_uart_0_scfifo_w ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w " "Elaborating entity \"ECE178_nios_20_1_jtag_uart_0_scfifo_w\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "the_ECE178_nios_20_1_jtag_uart_0_scfifo_w" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "wfifo" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443416263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443416263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443416263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443416263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443416263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443416263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443416263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443416263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443416263 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607443416263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443416300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443416300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443416317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443416317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443416335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443416335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443416380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443416380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443416432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443416432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443416481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443416481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_jtag_uart_0_scfifo_r ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_r:the_ECE178_nios_20_1_jtag_uart_0_scfifo_r " "Elaborating entity \"ECE178_nios_20_1_jtag_uart_0_scfifo_r\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_r:the_ECE178_nios_20_1_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "the_ECE178_nios_20_1_jtag_uart_0_scfifo_r" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443416765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443416765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443416765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443416765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443416765 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607443416765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_ledr ECE178_nios_20_1:u0\|ECE178_nios_20_1_ledr:ledr " "Elaborating entity \"ECE178_nios_20_1_ledr\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_ledr:ledr\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "ledr" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "nios2_gen2_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v" "cpu" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench:the_ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench:the_ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417587 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607443417587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443417629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443417629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443417735 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607443417735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode:ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode:ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443417987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418059 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607443418059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443418101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443418101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418210 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607443418210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418211 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_onchip_memory2_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"ECE178_nios_20_1_onchip_memory2_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "onchip_memory2_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ECE178_nios_20_1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"ECE178_nios_20_1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418319 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607443418319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_smh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smh1 " "Found entity 1: altsyncram_smh1" {  } { { "db/altsyncram_smh1.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/altsyncram_smh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443418361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443418361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smh1 ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_smh1:auto_generated " "Elaborating entity \"altsyncram_smh1\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_smh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_sbus_decoder_channel_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_sbus_decoder_channel_0:sbus_decoder_channel_0 " "Elaborating entity \"ECE178_nios_20_1_sbus_decoder_channel_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sbus_decoder_channel_0:sbus_decoder_channel_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "sbus_decoder_channel_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_sbus_decoder_reg_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_sbus_decoder_reg_0:sbus_decoder_reg_0 " "Elaborating entity \"ECE178_nios_20_1_sbus_decoder_reg_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sbus_decoder_reg_0:sbus_decoder_reg_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "sbus_decoder_reg_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_sdram_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_sdram_0:sdram_0 " "Elaborating entity \"ECE178_nios_20_1_sdram_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sdram_0:sdram_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "sdram_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_sdram_0_input_efifo_module ECE178_nios_20_1:u0\|ECE178_nios_20_1_sdram_0:sdram_0\|ECE178_nios_20_1_sdram_0_input_efifo_module:the_ECE178_nios_20_1_sdram_0_input_efifo_module " "Elaborating entity \"ECE178_nios_20_1_sdram_0_input_efifo_module\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sdram_0:sdram_0\|ECE178_nios_20_1_sdram_0_input_efifo_module:the_ECE178_nios_20_1_sdram_0_input_efifo_module\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "the_ECE178_nios_20_1_sdram_0_input_efifo_module" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_switches0_17 ECE178_nios_20_1:u0\|ECE178_nios_20_1_switches0_17:switches0_17 " "Elaborating entity \"ECE178_nios_20_1_switches0_17\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_switches0_17:switches0_17\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "switches0_17" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_sys_sdram_pll_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"ECE178_nios_20_1_sys_sdram_pll_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "sys_sdram_pll_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" "sys_pll" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607443418718 ""}  } { { "db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607443418718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607443418759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443418759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" "reset_from_locked" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_uart_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0 " "Elaborating entity \"ECE178_nios_20_1_uart_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "uart_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_uart_0_tx ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_tx:the_ECE178_nios_20_1_uart_0_tx " "Elaborating entity \"ECE178_nios_20_1_uart_0_tx\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_tx:the_ECE178_nios_20_1_uart_0_tx\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "the_ECE178_nios_20_1_uart_0_tx" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_uart_0_rx ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_rx:the_ECE178_nios_20_1_uart_0_rx " "Elaborating entity \"ECE178_nios_20_1_uart_0_rx\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_rx:the_ECE178_nios_20_1_uart_0_rx\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "the_ECE178_nios_20_1_uart_0_rx" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_uart_0_rx_stimulus_source ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_rx:the_ECE178_nios_20_1_uart_0_rx\|ECE178_nios_20_1_uart_0_rx_stimulus_source:the_ECE178_nios_20_1_uart_0_rx_stimulus_source " "Elaborating entity \"ECE178_nios_20_1_uart_0_rx_stimulus_source\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_rx:the_ECE178_nios_20_1_uart_0_rx\|ECE178_nios_20_1_uart_0_rx_stimulus_source:the_ECE178_nios_20_1_uart_0_rx_stimulus_source\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "the_ECE178_nios_20_1_uart_0_rx_stimulus_source" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_uart_0_regs ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_regs:the_ECE178_nios_20_1_uart_0_regs " "Elaborating entity \"ECE178_nios_20_1_uart_0_regs\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_regs:the_ECE178_nios_20_1_uart_0_regs\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "the_ECE178_nios_20_1_uart_0_regs" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "mm_interconnect_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443418874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 2683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 2743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 2807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 2935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex0_3_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex0_3_s1_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "hex0_3_s1_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 2999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:high_res_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:high_res_timer_s1_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "high_res_timer_s1_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 3255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "sdram_0_s1_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 3383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 3575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 5448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 5529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 5613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 5654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "sdram_0_s1_agent_rsp_fifo" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 6779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router:router " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router:router\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "router" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 10670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_default_decode ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router:router\|ECE178_nios_20_1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_default_decode\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router:router\|ECE178_nios_20_1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_001 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_001\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "router_001" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 10686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_001:router_001\|ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_001:router_001\|ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_002 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_002\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "router_002" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 10702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_002:router_002\|ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_002:router_002\|ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_003 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_003\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "router_003" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 10718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_003:router_003\|ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_003:router_003\|ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_cmd_demux ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_cmd_demux\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 11599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443420981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 11628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_cmd_mux ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_cmd_mux\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 11645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 11668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_rsp_demux ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_rsp_demux\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 12360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 12383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_rsp_mux ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_rsp_mux\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 13315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 13344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 13373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_irq_mapper ECE178_nios_20_1:u0\|ECE178_nios_20_1_irq_mapper:irq_mapper " "Elaborating entity \"ECE178_nios_20_1_irq_mapper\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_irq_mapper:irq_mapper\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "irq_mapper" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "rst_controller" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "rst_controller_001" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607443421690 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u2 decode " "Node instance \"u2\" instantiates undefined entity \"decode\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ECE_178_Full_System.v" "u2" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 102 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1607443421708 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tasker/Projects/ECE_178_Full_System/output_files/ECE_178_Full_System.map.smsg " "Generated suppressed messages file C:/Users/tasker/Projects/ECE_178_Full_System/output_files/ECE_178_Full_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443422489 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607443422935 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 08 08:03:42 2020 " "Processing ended: Tue Dec 08 08:03:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607443422935 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607443422935 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607443422935 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443422935 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607443423536 ""}
