;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @127, 106
	SLT 12, @10
	SPL -100, @0
	SLT 12, @10
	JMZ -20, @-0
	MOV -20, <-0
	MOV -7, <-20
	SLT @0, @412
	SLT @0, @412
	SPL 0, -202
	ADD #270, <0
	JMN @12, #200
	SUB @-127, 100
	ADD #210, 61
	SUB 120, <106
	DJN -1, @-20
	DJN -1, @-20
	SUB 121, 100
	ADD #270, <0
	MOV -7, <-20
	MOV -7, <-20
	ADD -1, <-20
	SPL 0, -202
	SUB @127, 106
	MOV -1, <-120
	SUB @127, 106
	SUB 0, @0
	MOV -1, <-120
	SUB 0, @0
	CMP -1, <-1
	ADD #270, <0
	JMP @-0, <632
	SPL -121, 173
	MOV @-121, 106
	JMP -1, @-120
	SPL -121, 173
	JMZ @14, #690
	SUB 10, 200
	ADD 0, @20
	SUB 20, @12
	SUB 20, @12
	SPL -7, @-325
	SPL -7, @-325
	ADD #210, 61
	SPL -7, @-325
	ADD #210, 61
