Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jul  9 20:18:22 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (31)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.264        0.000                      0                  514        0.139        0.000                      0                  514        3.000        0.000                       0                   245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_i                 {0.000 5.000}      10.000          100.000         
  clk_o_clk_wiz_0     {5.000 10.000}     10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_o_clk_wiz_0           5.264        0.000                      0                  514        0.139        0.000                      0                  514        4.500        0.000                       0                   241  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_clk_wiz_0
  To Clock:  clk_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.948ns  (logic 0.743ns (18.821%)  route 3.205ns (81.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 13.730 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 4.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.624     4.268    rst_driver_inst/clk_o
    SLICE_X29Y43         FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     4.687 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=23, routed)          1.249     5.936    rst_driver_inst/rst_power_on_reg_0
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.324     6.260 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         1.956     8.216    adc_driver_inst/rst
    SLICE_X34Y39         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.577    13.730    adc_driver_inst/clk_o
    SLICE_X34Y39         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
                         clock pessimism              0.571    14.301    
                         clock uncertainty           -0.074    14.228    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.748    13.480    adc_driver_inst/adc_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.948ns  (logic 0.743ns (18.821%)  route 3.205ns (81.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 13.730 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 4.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.624     4.268    rst_driver_inst/clk_o
    SLICE_X29Y43         FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     4.687 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=23, routed)          1.249     5.936    rst_driver_inst/rst_power_on_reg_0
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.324     6.260 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         1.956     8.216    adc_driver_inst/rst
    SLICE_X34Y39         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.577    13.730    adc_driver_inst/clk_o
    SLICE_X34Y39         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
                         clock pessimism              0.571    14.301    
                         clock uncertainty           -0.074    14.228    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.748    13.480    adc_driver_inst/adc_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.948ns  (logic 0.743ns (18.821%)  route 3.205ns (81.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 13.730 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 4.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.624     4.268    rst_driver_inst/clk_o
    SLICE_X29Y43         FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     4.687 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=23, routed)          1.249     5.936    rst_driver_inst/rst_power_on_reg_0
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.324     6.260 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         1.956     8.216    adc_driver_inst/rst
    SLICE_X34Y39         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.577    13.730    adc_driver_inst/clk_o
    SLICE_X34Y39         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
                         clock pessimism              0.571    14.301    
                         clock uncertainty           -0.074    14.228    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.748    13.480    adc_driver_inst/adc_data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.948ns  (logic 0.743ns (18.821%)  route 3.205ns (81.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 13.730 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 4.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.624     4.268    rst_driver_inst/clk_o
    SLICE_X29Y43         FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     4.687 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=23, routed)          1.249     5.936    rst_driver_inst/rst_power_on_reg_0
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.324     6.260 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         1.956     8.216    adc_driver_inst/rst
    SLICE_X34Y39         FDRE                                         r  adc_driver_inst/adc_data_o_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.577    13.730    adc_driver_inst/clk_o
    SLICE_X34Y39         FDRE                                         r  adc_driver_inst/adc_data_o_reg[8]/C
                         clock pessimism              0.571    14.301    
                         clock uncertainty           -0.074    14.228    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.748    13.480    adc_driver_inst/adc_data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_power_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.948ns  (logic 0.743ns (18.821%)  route 3.205ns (81.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 13.730 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 4.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.624     4.268    rst_driver_inst/clk_o
    SLICE_X29Y43         FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419     4.687 r  rst_driver_inst/rst_power_on_reg/Q
                         net (fo=23, routed)          1.249     5.936    rst_driver_inst/rst_power_on_reg_0
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.324     6.260 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=109, routed)         1.956     8.216    adc_driver_inst/rst
    SLICE_X35Y39         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.577    13.730    adc_driver_inst/clk_o
    SLICE_X35Y39         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
                         clock pessimism              0.571    14.301    
                         clock uncertainty           -0.074    14.228    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.653    13.575    adc_driver_inst/adc_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.575    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 brain_inst/sram_address_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.665%)  route 3.218ns (78.335%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 13.730 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.658ns = ( 4.342 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.698     4.342    brain_inst/clk_o
    SLICE_X34Y44         FDRE                                         r  brain_inst/sram_address_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     4.860 f  brain_inst/sram_address_cnt_reg[9]/Q
                         net (fo=3, routed)           1.421     6.281    brain_inst/sram_address_cnt[9]
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.405 r  brain_inst/sram_address_o[16]_i_2/O
                         net (fo=2, routed)           0.575     6.980    brain_inst/sram_address_o[16]_i_2_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.104 r  brain_inst/sram_address_cnt[16]_i_3/O
                         net (fo=3, routed)           0.476     7.580    brain_inst/sram_address_cnt[16]_i_3_n_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I0_O)        0.124     7.704 r  brain_inst/sram_data_o[15]_i_1/O
                         net (fo=11, routed)          0.747     8.450    brain_inst/sram_data_o[15]_i_1_n_0
    SLICE_X37Y38         FDRE                                         r  brain_inst/sram_data_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.577    13.730    brain_inst/clk_o
    SLICE_X37Y38         FDRE                                         r  brain_inst/sram_data_o_reg[15]/C
                         clock pessimism              0.571    14.301    
                         clock uncertainty           -0.074    14.228    
    SLICE_X37Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.023    brain_inst/sram_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 brain_inst/sram_address_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.665%)  route 3.218ns (78.335%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 13.730 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.658ns = ( 4.342 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.698     4.342    brain_inst/clk_o
    SLICE_X34Y44         FDRE                                         r  brain_inst/sram_address_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     4.860 f  brain_inst/sram_address_cnt_reg[9]/Q
                         net (fo=3, routed)           1.421     6.281    brain_inst/sram_address_cnt[9]
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.405 r  brain_inst/sram_address_o[16]_i_2/O
                         net (fo=2, routed)           0.575     6.980    brain_inst/sram_address_o[16]_i_2_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.104 r  brain_inst/sram_address_cnt[16]_i_3/O
                         net (fo=3, routed)           0.476     7.580    brain_inst/sram_address_cnt[16]_i_3_n_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I0_O)        0.124     7.704 r  brain_inst/sram_data_o[15]_i_1/O
                         net (fo=11, routed)          0.747     8.450    brain_inst/sram_data_o[15]_i_1_n_0
    SLICE_X37Y38         FDRE                                         r  brain_inst/sram_data_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.577    13.730    brain_inst/clk_o
    SLICE_X37Y38         FDRE                                         r  brain_inst/sram_data_o_reg[1]/C
                         clock pessimism              0.571    14.301    
                         clock uncertainty           -0.074    14.228    
    SLICE_X37Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.023    brain_inst/sram_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 brain_inst/sram_address_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.665%)  route 3.218ns (78.335%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 13.730 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.658ns = ( 4.342 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.698     4.342    brain_inst/clk_o
    SLICE_X34Y44         FDRE                                         r  brain_inst/sram_address_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     4.860 f  brain_inst/sram_address_cnt_reg[9]/Q
                         net (fo=3, routed)           1.421     6.281    brain_inst/sram_address_cnt[9]
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.405 r  brain_inst/sram_address_o[16]_i_2/O
                         net (fo=2, routed)           0.575     6.980    brain_inst/sram_address_o[16]_i_2_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.104 r  brain_inst/sram_address_cnt[16]_i_3/O
                         net (fo=3, routed)           0.476     7.580    brain_inst/sram_address_cnt[16]_i_3_n_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I0_O)        0.124     7.704 r  brain_inst/sram_data_o[15]_i_1/O
                         net (fo=11, routed)          0.747     8.450    brain_inst/sram_data_o[15]_i_1_n_0
    SLICE_X37Y38         FDRE                                         r  brain_inst/sram_data_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.577    13.730    brain_inst/clk_o
    SLICE_X37Y38         FDRE                                         r  brain_inst/sram_data_o_reg[2]/C
                         clock pessimism              0.571    14.301    
                         clock uncertainty           -0.074    14.228    
    SLICE_X37Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.023    brain_inst/sram_data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 brain_inst/sram_address_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_o_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.665%)  route 3.218ns (78.335%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 13.730 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.658ns = ( 4.342 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.698     4.342    brain_inst/clk_o
    SLICE_X34Y44         FDRE                                         r  brain_inst/sram_address_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     4.860 f  brain_inst/sram_address_cnt_reg[9]/Q
                         net (fo=3, routed)           1.421     6.281    brain_inst/sram_address_cnt[9]
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.405 r  brain_inst/sram_address_o[16]_i_2/O
                         net (fo=2, routed)           0.575     6.980    brain_inst/sram_address_o[16]_i_2_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.104 r  brain_inst/sram_address_cnt[16]_i_3/O
                         net (fo=3, routed)           0.476     7.580    brain_inst/sram_address_cnt[16]_i_3_n_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I0_O)        0.124     7.704 r  brain_inst/sram_data_o[15]_i_1/O
                         net (fo=11, routed)          0.747     8.450    brain_inst/sram_data_o[15]_i_1_n_0
    SLICE_X37Y38         FDRE                                         r  brain_inst/sram_data_o_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.577    13.730    brain_inst/clk_o
    SLICE_X37Y38         FDRE                                         r  brain_inst/sram_data_o_reg[9]/C
                         clock pessimism              0.571    14.301    
                         clock uncertainty           -0.074    14.228    
    SLICE_X37Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.023    brain_inst/sram_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 brain_inst/sram_address_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_data_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.083ns  (logic 0.890ns (21.796%)  route 3.193ns (78.204%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 13.731 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.658ns = ( 4.342 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.665    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740     0.925 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     2.548    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.644 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.698     4.342    brain_inst/clk_o
    SLICE_X34Y44         FDRE                                         r  brain_inst/sram_address_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     4.860 f  brain_inst/sram_address_cnt_reg[9]/Q
                         net (fo=3, routed)           1.421     6.281    brain_inst/sram_address_cnt[9]
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.405 r  brain_inst/sram_address_o[16]_i_2/O
                         net (fo=2, routed)           0.575     6.980    brain_inst/sram_address_o[16]_i_2_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.104 r  brain_inst/sram_address_cnt[16]_i_3/O
                         net (fo=3, routed)           0.476     7.580    brain_inst/sram_address_cnt[16]_i_3_n_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I0_O)        0.124     7.704 r  brain_inst/sram_data_o[15]_i_1/O
                         net (fo=11, routed)          0.722     8.426    brain_inst/sram_data_o[15]_i_1_n_0
    SLICE_X36Y39         FDRE                                         r  brain_inst/sram_data_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                                               0.000    15.000 r  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    16.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.524    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    10.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    12.062    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         1.578    13.731    brain_inst/clk_o
    SLICE_X36Y39         FDRE                                         r  brain_inst/sram_data_o_reg[0]/C
                         clock pessimism              0.571    14.302    
                         clock uncertainty           -0.074    14.229    
    SLICE_X36Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.024    brain_inst/sram_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.024    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  5.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 brain_inst/sram_write_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/FSM_onehot_opcode_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.254%)  route 0.087ns (31.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns = ( 4.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 4.492 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.593     4.492    brain_inst/clk_o
    SLICE_X39Y44         FDRE                                         r  brain_inst/sram_write_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     4.633 f  brain_inst/sram_write_o_reg/Q
                         net (fo=5, routed)           0.087     4.719    sram_driver_inst/sram_write
    SLICE_X38Y44         LUT5 (Prop_lut5_I3_O)        0.045     4.764 r  sram_driver_inst/FSM_onehot_opcode[0]_i_1/O
                         net (fo=1, routed)           0.000     4.764    sram_driver_inst/FSM_onehot_opcode[0]_i_1_n_0
    SLICE_X38Y44         FDSE                                         r  sram_driver_inst/FSM_onehot_opcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.864     4.261    sram_driver_inst/clk_o
    SLICE_X38Y44         FDSE                                         r  sram_driver_inst/FSM_onehot_opcode_reg[0]/C
                         clock pessimism              0.244     4.505    
    SLICE_X38Y44         FDSE (Hold_fdse_C_D)         0.121     4.626    sram_driver_inst/FSM_onehot_opcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.626    
                         arrival time                           4.764    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 brain_inst/sram_write_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/FSM_onehot_opcode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns = ( 4.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 4.492 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.593     4.492    brain_inst/clk_o
    SLICE_X39Y44         FDRE                                         r  brain_inst/sram_write_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     4.633 f  brain_inst/sram_write_o_reg/Q
                         net (fo=5, routed)           0.089     4.721    sram_driver_inst/sram_write
    SLICE_X38Y44         LUT5 (Prop_lut5_I3_O)        0.045     4.766 r  sram_driver_inst/FSM_onehot_opcode[2]_i_2/O
                         net (fo=1, routed)           0.000     4.766    sram_driver_inst/FSM_onehot_opcode[2]_i_2_n_0
    SLICE_X38Y44         FDRE                                         r  sram_driver_inst/FSM_onehot_opcode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.864     4.261    sram_driver_inst/clk_o
    SLICE_X38Y44         FDRE                                         r  sram_driver_inst/FSM_onehot_opcode_reg[2]/C
                         clock pessimism              0.244     4.505    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.121     4.626    sram_driver_inst/FSM_onehot_opcode_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.626    
                         arrival time                           4.766    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 brain_inst/sram_address_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_address_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.641%)  route 0.095ns (40.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns = ( 4.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 4.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.592     4.491    brain_inst/clk_o
    SLICE_X37Y42         FDRE                                         r  brain_inst/sram_address_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     4.632 r  brain_inst/sram_address_o_reg[2]/Q
                         net (fo=1, routed)           0.095     4.727    sram_driver_inst/sram_address_o_reg[16]_1[2]
    SLICE_X38Y41         FDRE                                         r  sram_driver_inst/sram_address_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.863     4.260    sram_driver_inst/clk_o
    SLICE_X38Y41         FDRE                                         r  sram_driver_inst/sram_address_o_reg[2]/C
                         clock pessimism              0.247     4.507    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.076     4.583    sram_driver_inst/sram_address_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.583    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 brain_inst/spi_byte_second_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_start_read_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.143%)  route 0.106ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 4.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.592     4.491    brain_inst/clk_o
    SLICE_X32Y42         FDRE                                         r  brain_inst/spi_byte_second_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141     4.632 r  brain_inst/spi_byte_second_reg[0]/Q
                         net (fo=1, routed)           0.106     4.737    brain_inst/spi_byte_second__0[0]
    SLICE_X34Y42         FDRE                                         r  brain_inst/sram_start_read_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.862     4.259    brain_inst/clk_o
    SLICE_X34Y42         FDRE                                         r  brain_inst/sram_start_read_address_reg[0]/C
                         clock pessimism              0.248     4.507    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.075     4.582    brain_inst/sram_start_read_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.582    
                         arrival time                           4.737    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 brain_inst/sram_start_read_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 4.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.592     4.491    brain_inst/clk_o
    SLICE_X34Y42         FDRE                                         r  brain_inst/sram_start_read_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     4.655 r  brain_inst/sram_start_read_address_reg[2]/Q
                         net (fo=1, routed)           0.051     4.706    brain_inst/sram_start_read_address[2]
    SLICE_X35Y42         LUT4 (Prop_lut4_I3_O)        0.045     4.751 r  brain_inst/sram_address_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.751    brain_inst/sram_address_cnt[2]_i_1_n_0
    SLICE_X35Y42         FDRE                                         r  brain_inst/sram_address_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.862     4.259    brain_inst/clk_o
    SLICE_X35Y42         FDRE                                         r  brain_inst/sram_address_cnt_reg[2]/C
                         clock pessimism              0.245     4.504    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.091     4.595    brain_inst/sram_address_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.595    
                         arrival time                           4.751    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 brain_inst/sram_data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns = ( 4.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 4.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.591     4.490    brain_inst/clk_o
    SLICE_X36Y39         FDRE                                         r  brain_inst/sram_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     4.631 r  brain_inst/sram_data_o_reg[3]/Q
                         net (fo=1, routed)           0.103     4.734    sram_driver_inst/D[3]
    SLICE_X39Y40         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.863     4.260    sram_driver_inst/clk_o
    SLICE_X39Y40         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[3]/C
                         clock pessimism              0.247     4.507    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.070     4.577    sram_driver_inst/sram_data_io_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.577    
                         arrival time                           4.734    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_first_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.612%)  route 0.077ns (35.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns = ( 4.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 4.492 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.593     4.492    spi_driver_inst/clk_o
    SLICE_X32Y43         FDRE                                         r  spi_driver_inst/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     4.633 r  spi_driver_inst/data_o_reg[2]/Q
                         net (fo=3, routed)           0.077     4.710    brain_inst/spi_byte_second_reg[7]_0[2]
    SLICE_X33Y43         FDRE                                         r  brain_inst/spi_byte_first_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.863     4.260    brain_inst/clk_o
    SLICE_X33Y43         FDRE                                         r  brain_inst/spi_byte_first_reg[2]/C
                         clock pessimism              0.245     4.505    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.047     4.552    brain_inst/spi_byte_first_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.552    
                         arrival time                           4.710    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 brain_inst/sram_address_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_address_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns = ( 4.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 4.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.592     4.491    brain_inst/clk_o
    SLICE_X37Y42         FDRE                                         r  brain_inst/sram_address_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     4.632 r  brain_inst/sram_address_o_reg[8]/Q
                         net (fo=1, routed)           0.100     4.732    sram_driver_inst/sram_address_o_reg[16]_1[8]
    SLICE_X38Y41         FDRE                                         r  sram_driver_inst/sram_address_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.863     4.260    sram_driver_inst/clk_o
    SLICE_X38Y41         FDRE                                         r  sram_driver_inst/sram_address_o_reg[8]/C
                         clock pessimism              0.247     4.507    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.064     4.571    sram_driver_inst/sram_address_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.732    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 brain_inst/sram_address_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_address_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns = ( 4.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 4.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.592     4.491    brain_inst/clk_o
    SLICE_X37Y42         FDRE                                         r  brain_inst/sram_address_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     4.632 r  brain_inst/sram_address_o_reg[9]/Q
                         net (fo=1, routed)           0.100     4.732    sram_driver_inst/sram_address_o_reg[16]_1[9]
    SLICE_X38Y41         FDRE                                         r  sram_driver_inst/sram_address_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.863     4.260    sram_driver_inst/clk_o
    SLICE_X38Y41         FDRE                                         r  sram_driver_inst/sram_address_o_reg[9]/C
                         clock pessimism              0.247     4.507    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.064     4.571    sram_driver_inst/sram_address_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.732    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 brain_inst/sram_address_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.481%)  route 0.128ns (47.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns = ( 4.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 4.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.592     4.491    brain_inst/clk_o
    SLICE_X35Y42         FDRE                                         r  brain_inst/sram_address_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     4.632 r  brain_inst/sram_address_cnt_reg[3]/Q
                         net (fo=3, routed)           0.128     4.759    brain_inst/sram_address_cnt[3]
    SLICE_X36Y42         FDRE                                         r  brain_inst/sram_address_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_i_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=239, routed)         0.863     4.260    brain_inst/clk_o
    SLICE_X36Y42         FDRE                                         r  brain_inst/sram_address_o_reg[3]/C
                         clock pessimism              0.268     4.528    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.070     4.598    brain_inst/sram_address_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.598    
                         arrival time                           4.759    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y39     adc_driver_inst/adc_data_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y38     adc_driver_inst/adc_data_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y38     adc_driver_inst/adc_data_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y38     adc_driver_inst/adc_data_o_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y39     adc_driver_inst/adc_data_o_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y39     adc_driver_inst/adc_data_o_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y38     adc_driver_inst/adc_data_o_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y39     adc_driver_inst/adc_data_o_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y39     adc_driver_inst/adc_data_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y38     adc_driver_inst/adc_data_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y38     adc_driver_inst/adc_data_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y38     adc_driver_inst/adc_data_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     adc_driver_inst/adc_data_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     adc_driver_inst/adc_data_o_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y38     adc_driver_inst/adc_data_o_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     adc_driver_inst/adc_data_o_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     adc_driver_inst/adc_data_o_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y38     adc_driver_inst/adc_data_o_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y43     brain_inst/spi_byte_first_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y43     brain_inst/spi_byte_first_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y43     brain_inst/spi_byte_first_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y43     brain_inst/spi_byte_first_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y43     brain_inst/spi_byte_first_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y43     brain_inst/spi_byte_first_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     brain_inst/spi_data_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     brain_inst/spi_data_o_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y46     brain_inst/spi_data_o_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y46     brain_inst/spi_data_o_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



