<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>AlcapDAQ: _DMA_CHANNEL_DESC Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>_DMA_CHANNEL_DESC Struct Reference</h1><!-- doxytag: class="_DMA_CHANNEL_DESC" -->
<p><code>#include &lt;<a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a0afd3b1101f1b5ed024bf7a601212e0e">EnableReadyInput</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#aff781a89eea1bfa55e552e86f52df25b">EnableBTERMInput</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#ab6bebbae55da1b09f372072e27691adc">EnableIopBurst</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a90b1d3fe6bccbecd0fb0e80e657b33a2">EnableWriteInvalidMode</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#afd8e1ce8a6f391a875b30f1ed353f4cb">EnableDmaEOTPin</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#adf1c45405bf4798ba8c97a26a9f0fdf7">DmaStopTransferMode</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a5055d809abdf7870fb30ed3482f94a9e">HoldIopAddrConst</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a442db5367f53c0490568a5b4ccafa96c">HoldIopSourceAddrConst</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a7dcea486217a24917c1c95972a96bbcc">HoldIopDestAddrConst</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a4380c356e9de135f519566387986821c">DemandMode</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a2f774bbe705303a31f1cfc60e821cc7f">SrcDemandMode</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a0c041edbc9c5ef7e1d69eaabf82083f6">DestDemandMode</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#ad14ec1690bf4030d4c63bd9332b38bac">EnableTransferCountClear</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#ac3a6834bd1480aa549325375b1a46052">WaitStates</a>:4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a131c517385cd862bc8a9a3746e9c21cd">IopBusWidth</a>:2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a01ceb5342d3c321f370bc2e4c38ae9c0">EOTEndLink</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#af04776cb68e946e783f31b8a97510031">ValidStopControl</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a388029da8917c52e60aa599dfa5aaf4e">ValidModeEnable</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a964f6bd8dd47b70829cc367ddb6a5083">EnableDualAddressCycles</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a5eb5d66fb3f8404f42d52d2d668e7ae7">Reserved1</a>:9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#ac4939bda1bdaa8247dadc4a17525124c">TholdForIopWrites</a>:4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a5808c3196a00e8ca7e552036a3af76ac">TholdForIopReads</a>:4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#aee916be64bfd8d4ee21f2c6039c324c6">TholdForPciWrites</a>:4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a2695bf7b9dd2de2e5c7124ffd249b061">TholdForPciReads</a>:4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a15f15828585eb1e31f3c8943ff28a560">EnableFlybyMode</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a48aafd882e9dca3b11131d673f482825">FlybyDirection</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a02d93c2d3b04b0053d5957306bd85b55">EnableDoneInt</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#ac7fe030b0064f7fdc61f9e56f23f76d1">Reserved2</a>:13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PlxTypes_8h.html#ae39d34dac3eec46522832b065787fde1">DMA_CHANNEL_PRIORITY</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__DMA__CHANNEL__DESC.html#a03566706a9b3b31cf7f01a36d8f30044">DmaChannelPriority</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00290">290</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a4380c356e9de135f519566387986821c"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::DemandMode" ref="a4380c356e9de135f519566387986821c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a4380c356e9de135f519566387986821c">_DMA_CHANNEL_DESC::DemandMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00301">301</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c041edbc9c5ef7e1d69eaabf82083f6"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::DestDemandMode" ref="a0c041edbc9c5ef7e1d69eaabf82083f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a0c041edbc9c5ef7e1d69eaabf82083f6">_DMA_CHANNEL_DESC::DestDemandMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00303">303</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a03566706a9b3b31cf7f01a36d8f30044"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::DmaChannelPriority" ref="a03566706a9b3b31cf7f01a36d8f30044" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PlxTypes_8h.html#ae39d34dac3eec46522832b065787fde1">DMA_CHANNEL_PRIORITY</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a03566706a9b3b31cf7f01a36d8f30044">_DMA_CHANNEL_DESC::DmaChannelPriority</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00320">320</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="adf1c45405bf4798ba8c97a26a9f0fdf7"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::DmaStopTransferMode" ref="adf1c45405bf4798ba8c97a26a9f0fdf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#adf1c45405bf4798ba8c97a26a9f0fdf7">_DMA_CHANNEL_DESC::DmaStopTransferMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00297">297</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff781a89eea1bfa55e552e86f52df25b"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::EnableBTERMInput" ref="aff781a89eea1bfa55e552e86f52df25b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#aff781a89eea1bfa55e552e86f52df25b">_DMA_CHANNEL_DESC::EnableBTERMInput</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00293">293</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd8e1ce8a6f391a875b30f1ed353f4cb"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::EnableDmaEOTPin" ref="afd8e1ce8a6f391a875b30f1ed353f4cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#afd8e1ce8a6f391a875b30f1ed353f4cb">_DMA_CHANNEL_DESC::EnableDmaEOTPin</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00296">296</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02d93c2d3b04b0053d5957306bd85b55"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::EnableDoneInt" ref="a02d93c2d3b04b0053d5957306bd85b55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a02d93c2d3b04b0053d5957306bd85b55">_DMA_CHANNEL_DESC::EnableDoneInt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00318">318</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a964f6bd8dd47b70829cc367ddb6a5083"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::EnableDualAddressCycles" ref="a964f6bd8dd47b70829cc367ddb6a5083" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a964f6bd8dd47b70829cc367ddb6a5083">_DMA_CHANNEL_DESC::EnableDualAddressCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00310">310</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a15f15828585eb1e31f3c8943ff28a560"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::EnableFlybyMode" ref="a15f15828585eb1e31f3c8943ff28a560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a15f15828585eb1e31f3c8943ff28a560">_DMA_CHANNEL_DESC::EnableFlybyMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00316">316</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6bebbae55da1b09f372072e27691adc"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::EnableIopBurst" ref="ab6bebbae55da1b09f372072e27691adc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#ab6bebbae55da1b09f372072e27691adc">_DMA_CHANNEL_DESC::EnableIopBurst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00294">294</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0afd3b1101f1b5ed024bf7a601212e0e"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::EnableReadyInput" ref="a0afd3b1101f1b5ed024bf7a601212e0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a0afd3b1101f1b5ed024bf7a601212e0e">_DMA_CHANNEL_DESC::EnableReadyInput</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00292">292</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad14ec1690bf4030d4c63bd9332b38bac"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::EnableTransferCountClear" ref="ad14ec1690bf4030d4c63bd9332b38bac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#ad14ec1690bf4030d4c63bd9332b38bac">_DMA_CHANNEL_DESC::EnableTransferCountClear</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00304">304</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90b1d3fe6bccbecd0fb0e80e657b33a2"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::EnableWriteInvalidMode" ref="a90b1d3fe6bccbecd0fb0e80e657b33a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a90b1d3fe6bccbecd0fb0e80e657b33a2">_DMA_CHANNEL_DESC::EnableWriteInvalidMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00295">295</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a01ceb5342d3c321f370bc2e4c38ae9c0"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::EOTEndLink" ref="a01ceb5342d3c321f370bc2e4c38ae9c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a01ceb5342d3c321f370bc2e4c38ae9c0">_DMA_CHANNEL_DESC::EOTEndLink</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00307">307</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a48aafd882e9dca3b11131d673f482825"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::FlybyDirection" ref="a48aafd882e9dca3b11131d673f482825" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a48aafd882e9dca3b11131d673f482825">_DMA_CHANNEL_DESC::FlybyDirection</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00317">317</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5055d809abdf7870fb30ed3482f94a9e"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::HoldIopAddrConst" ref="a5055d809abdf7870fb30ed3482f94a9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a5055d809abdf7870fb30ed3482f94a9e">_DMA_CHANNEL_DESC::HoldIopAddrConst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00298">298</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7dcea486217a24917c1c95972a96bbcc"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::HoldIopDestAddrConst" ref="a7dcea486217a24917c1c95972a96bbcc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a7dcea486217a24917c1c95972a96bbcc">_DMA_CHANNEL_DESC::HoldIopDestAddrConst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00300">300</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a442db5367f53c0490568a5b4ccafa96c"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::HoldIopSourceAddrConst" ref="a442db5367f53c0490568a5b4ccafa96c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a442db5367f53c0490568a5b4ccafa96c">_DMA_CHANNEL_DESC::HoldIopSourceAddrConst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00299">299</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a131c517385cd862bc8a9a3746e9c21cd"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::IopBusWidth" ref="a131c517385cd862bc8a9a3746e9c21cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a131c517385cd862bc8a9a3746e9c21cd">_DMA_CHANNEL_DESC::IopBusWidth</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00306">306</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5eb5d66fb3f8404f42d52d2d668e7ae7"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::Reserved1" ref="a5eb5d66fb3f8404f42d52d2d668e7ae7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a5eb5d66fb3f8404f42d52d2d668e7ae7">_DMA_CHANNEL_DESC::Reserved1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00311">311</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac7fe030b0064f7fdc61f9e56f23f76d1"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::Reserved2" ref="ac7fe030b0064f7fdc61f9e56f23f76d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#ac7fe030b0064f7fdc61f9e56f23f76d1">_DMA_CHANNEL_DESC::Reserved2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00319">319</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f774bbe705303a31f1cfc60e821cc7f"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::SrcDemandMode" ref="a2f774bbe705303a31f1cfc60e821cc7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a2f774bbe705303a31f1cfc60e821cc7f">_DMA_CHANNEL_DESC::SrcDemandMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00302">302</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5808c3196a00e8ca7e552036a3af76ac"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::TholdForIopReads" ref="a5808c3196a00e8ca7e552036a3af76ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a5808c3196a00e8ca7e552036a3af76ac">_DMA_CHANNEL_DESC::TholdForIopReads</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00313">313</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac4939bda1bdaa8247dadc4a17525124c"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::TholdForIopWrites" ref="ac4939bda1bdaa8247dadc4a17525124c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#ac4939bda1bdaa8247dadc4a17525124c">_DMA_CHANNEL_DESC::TholdForIopWrites</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00312">312</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2695bf7b9dd2de2e5c7124ffd249b061"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::TholdForPciReads" ref="a2695bf7b9dd2de2e5c7124ffd249b061" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a2695bf7b9dd2de2e5c7124ffd249b061">_DMA_CHANNEL_DESC::TholdForPciReads</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00315">315</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="aee916be64bfd8d4ee21f2c6039c324c6"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::TholdForPciWrites" ref="aee916be64bfd8d4ee21f2c6039c324c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#aee916be64bfd8d4ee21f2c6039c324c6">_DMA_CHANNEL_DESC::TholdForPciWrites</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00314">314</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a388029da8917c52e60aa599dfa5aaf4e"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::ValidModeEnable" ref="a388029da8917c52e60aa599dfa5aaf4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#a388029da8917c52e60aa599dfa5aaf4e">_DMA_CHANNEL_DESC::ValidModeEnable</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00309">309</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="af04776cb68e946e783f31b8a97510031"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::ValidStopControl" ref="af04776cb68e946e783f31b8a97510031" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#af04776cb68e946e783f31b8a97510031">_DMA_CHANNEL_DESC::ValidStopControl</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00308">308</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3a6834bd1480aa549325375b1a46052"></a><!-- doxytag: member="_DMA_CHANNEL_DESC::WaitStates" ref="ac3a6834bd1480aa549325375b1a46052" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__DMA__CHANNEL__DESC.html#ac3a6834bd1480aa549325375b1a46052">_DMA_CHANNEL_DESC::WaitStates</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00305">305</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>midas/drivers/bus/sis3100/<a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 6 Jun 2014 for AlcapDAQ by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
