# Wed Nov 20 22:51:12 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-KENK8J7

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1429R, Built Aug 27 2019 09:36:45


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 121MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 218MB peak: 218MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 222MB peak: 222MB)


Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 226MB peak: 226MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 230MB peak: 230MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 231MB peak: 231MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 232MB peak: 232MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 232MB peak: 232MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 232MB peak: 233MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 232MB peak: 233MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 244MB peak: 244MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -2.42ns		 825 /       444
   2		0h:00m:04s		    -2.42ns		 823 /       444
   3		0h:00m:04s		    -2.55ns		 822 /       444
   4		0h:00m:04s		    -2.42ns		 822 /       444
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   5		0h:00m:05s		    -2.42ns		 825 /       447
   6		0h:00m:05s		    -2.16ns		 826 /       447
   7		0h:00m:05s		    -1.43ns		 828 /       447
   8		0h:00m:05s		    -1.43ns		 829 /       447
   9		0h:00m:05s		    -1.70ns		 831 /       447
  10		0h:00m:05s		    -1.35ns		 832 /       447
  11		0h:00m:05s		    -1.56ns		 832 /       447
  12		0h:00m:05s		    -1.56ns		 832 /       447
  13		0h:00m:05s		    -1.70ns		 832 /       447
  14		0h:00m:05s		    -1.56ns		 833 /       447
Timing driven replication report
Added 19 Registers via timing driven replication
Added 16 LUTs via timing driven replication


  15		0h:00m:05s		    -1.35ns		 847 /       466
  16		0h:00m:05s		    -1.56ns		 847 /       466
  17		0h:00m:05s		    -1.56ns		 847 /       466
  18		0h:00m:05s		    -1.70ns		 847 /       466
  19		0h:00m:05s		    -2.37ns		 848 /       466

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 245MB peak: 246MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MT453 |clock period is too long for clock _~psram_wd_PSRAM_Memory_Interface_Top_|step_derived_clock[0], changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0], changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock _~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[1]_VALUE_derived_clock[1], changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 245MB peak: 246MB)


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 171MB peak: 246MB)

Writing Analyst data base C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\psram_memory_interface\temp\PSRAM\rev_1\synwork\psram_memory_interface_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 246MB peak: 246MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 246MB peak: 246MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 247MB peak: 247MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 243MB peak: 247MB)

@W: MT246 :"d:\gowin\gowin_v1.9.2beta\ide\ipcore\psram\data\psram_code.v":2395:8:2395:13|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\gowin\gowin_v1.9.2beta\ide\ipcore\psram\data\psram_code.v":2387:7:2387:20|Blackbox DHCEN is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\gowin\gowin_v1.9.2beta\ide\ipcore\psram\data\psram_code.v":2375:2:2375:6|Blackbox DLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock with period 4.85ns. Please declare a user-defined clock on net u_psram_top.clk_outz.
@W: MT420 |Found inferred clock PSRAM_Memory_Interface_Top|clk with period 3.30ns. Please declare a user-defined clock on port clk.
@W: MT420 |Found inferred clock _~psram_top_PSRAM_Memory_Interface_Top_|clk_x2p_inferred_clock with period 6.67ns. Please declare a user-defined clock on net u_psram_top.clk_x2p.
@N: MT615 |Found clock _~psram_wd_PSRAM_Memory_Interface_Top_|step_derived_clock[0] with period 20000.00ns 
@N: MT615 |Found clock _~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0] with period 20000.00ns 
@N: MT615 |Found clock _~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[1]_VALUE_derived_clock[1] with period 20000.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Wed Nov 20 22:51:23 2019
#


Top view:               PSRAM_Memory_Interface_Top
Requested Frequency:    0.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.856

                                                                                        Requested      Estimated      Requested     Estimated                Clock                                                                             Clock                
Starting Clock                                                                          Frequency      Frequency      Period        Period        Slack      Type                                                                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PSRAM_Memory_Interface_Top|clk                                                          302.6 MHz      257.2 MHz      3.305         3.888         -0.583     inferred                                                                          Autoconstr_clkgroup_1
_~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0]     0.1 MHz        0.2 MHz        20000.000     5546.735      3.505      derived (from _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock)     Autoconstr_clkgroup_0
_~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[1]_VALUE_derived_clock[1]     0.1 MHz        0.2 MHz        20000.000     5546.735      3.505      derived (from _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock)     Autoconstr_clkgroup_0
_~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock                          206.2 MHz      175.3 MHz      4.849         5.705         -0.856     inferred                                                                          Autoconstr_clkgroup_0
_~psram_top_PSRAM_Memory_Interface_Top_|clk_x2p_inferred_clock                          150.0 MHz      NA             6.667         NA            NA         inferred                                                                          Autoconstr_clkgroup_2
_~psram_wd_PSRAM_Memory_Interface_Top_|step_derived_clock[0]                            0.1 MHz        NA             20000.000     NA            NA         derived (from _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock)     Autoconstr_clkgroup_0
System                                                                                  1638.5 MHz     1392.8 MHz     0.610         0.718         -0.108     system                                                                            system_clkgroup      
====================================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                               |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                             Ending                                                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                               System                                                          |  0.610       -0.108  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                               _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock  |  4.849       1.346   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                               PSRAM_Memory_Interface_Top|clk                                  |  3.305       2.160   |  No paths    -      |  No paths    -      |  No paths    -    
_~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock                       System                                                          |  4.849       4.071   |  No paths    -      |  No paths    -      |  No paths    -    
_~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock                       _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock  |  4.849       -0.856  |  No paths    -      |  No paths    -      |  No paths    -    
_~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock                       PSRAM_Memory_Interface_Top|clk                                  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
_~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock                       _~psram_top_PSRAM_Memory_Interface_Top_|clk_x2p_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PSRAM_Memory_Interface_Top|clk                                                       System                                                          |  3.305       1.422   |  No paths    -      |  No paths    -      |  No paths    -    
PSRAM_Memory_Interface_Top|clk                                                       PSRAM_Memory_Interface_Top|clk                                  |  3.305       -0.583  |  No paths    -      |  No paths    -      |  No paths    -    
_~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0]  _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock  |  4.850       3.505   |  No paths    -      |  No paths    -      |  No paths    -    
_~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[1]_VALUE_derived_clock[1]  _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock  |  4.850       3.505   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PSRAM_Memory_Interface_Top|clk
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                             Arrival           
Instance                                 Reference                          Type      Pin     Net             Time        Slack 
                                         Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_sync.lock_syn[1]     PSRAM_Memory_Interface_Top|clk     DFFC      Q       lock_cnt        0.243       -0.583
u_psram_top.u_psram_sync.lock_cnt[0]     PSRAM_Memory_Interface_Top|clk     DFFCE     Q       lock_cnt[0]     0.243       -0.543
u_psram_top.u_psram_sync.lock_cnt[1]     PSRAM_Memory_Interface_Top|clk     DFFCE     Q       lock_cnt[1]     0.243       -0.508
u_psram_top.u_psram_sync.lock_cnt[2]     PSRAM_Memory_Interface_Top|clk     DFFCE     Q       lock_cnt[2]     0.243       -0.473
u_psram_top.u_psram_sync.lock_cnt[3]     PSRAM_Memory_Interface_Top|clk     DFFCE     Q       lock_cnt[3]     0.243       -0.438
u_psram_top.u_psram_sync.lock_cnt[4]     PSRAM_Memory_Interface_Top|clk     DFFCE     Q       lock_cnt[4]     0.243       -0.403
u_psram_top.u_psram_sync.lock_cnt[5]     PSRAM_Memory_Interface_Top|clk     DFFCE     Q       lock_cnt[5]     0.243       -0.368
u_psram_top.u_psram_sync.lock_cnt[6]     PSRAM_Memory_Interface_Top|clk     DFFCE     Q       lock_cnt[6]     0.243       -0.333
u_psram_top.u_psram_sync.lock_cnt[7]     PSRAM_Memory_Interface_Top|clk     DFFCE     Q       lock_cnt[7]     0.243       -0.298
u_psram_top.u_psram_sync.count[1]        PSRAM_Memory_Interface_Top|clk     DFFC      Q       count[1]        0.243       -0.293
================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                Required           
Instance                                  Reference                          Type      Pin     Net                Time         Slack 
                                          Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_sync.lock_cnt[11]     PSRAM_Memory_Interface_Top|clk     DFFCE     D       lock_cnt_s[11]     3.244        -0.583
u_psram_top.u_psram_sync.lock_cnt[10]     PSRAM_Memory_Interface_Top|clk     DFFCE     D       lock_cnt_s[10]     3.244        -0.548
u_psram_top.u_psram_sync.lock_cnt[9]      PSRAM_Memory_Interface_Top|clk     DFFCE     D       lock_cnt_s[9]      3.244        -0.513
u_psram_top.u_psram_sync.lock_cnt[8]      PSRAM_Memory_Interface_Top|clk     DFFCE     D       lock_cnt_s[8]      3.244        -0.478
u_psram_top.u_psram_sync.lock_cnt[7]      PSRAM_Memory_Interface_Top|clk     DFFCE     D       lock_cnt_s[7]      3.244        -0.443
u_psram_top.u_psram_sync.lock_cnt[6]      PSRAM_Memory_Interface_Top|clk     DFFCE     D       lock_cnt_s[6]      3.244        -0.408
u_psram_top.u_psram_sync.lock_cnt[5]      PSRAM_Memory_Interface_Top|clk     DFFCE     D       lock_cnt_s[5]      3.244        -0.373
u_psram_top.u_psram_sync.lock_cnt[4]      PSRAM_Memory_Interface_Top|clk     DFFCE     D       lock_cnt_s[4]      3.244        -0.338
u_psram_top.u_psram_sync.lock_cnt[3]      PSRAM_Memory_Interface_Top|clk     DFFCE     D       lock_cnt_s[3]      3.244        -0.303
u_psram_top.u_psram_sync.count[0]         PSRAM_Memory_Interface_Top|clk     DFFC      D       N_4_i              3.244        -0.293
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.305
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.583

    Number of logic level(s):                13
    Starting point:                          u_psram_top.u_psram_sync.lock_syn[1] / Q
    Ending point:                            u_psram_top.u_psram_sync.lock_cnt[11] / D
    The start point is clocked by            PSRAM_Memory_Interface_Top|clk [rising] on pin CLK
    The end   point is clocked by            PSRAM_Memory_Interface_Top|clk [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_sync.lock_syn[1]               DFFC      Q        Out     0.243     0.243       -         
lock_cnt                                           Net       -        -       0.596     -           14        
u_psram_top.u_psram_sync.lock_cnt_cry_0_RNO[0]     LUT2      I0       In      -         0.839       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0_RNO[0]     LUT2      F        Out     0.549     1.388       -         
lock_cnt_cry_0_RNO[0]                              Net       -        -       0.535     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[0]         ALU       I0       In      -         1.923       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[0]         ALU       COUT     Out     0.549     2.472       -         
lock_cnt_cry[0]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[1]         ALU       CIN      In      -         2.472       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[1]         ALU       COUT     Out     0.035     2.507       -         
lock_cnt_cry[1]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[2]         ALU       CIN      In      -         2.507       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[2]         ALU       COUT     Out     0.035     2.542       -         
lock_cnt_cry[2]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[3]         ALU       CIN      In      -         2.542       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[3]         ALU       COUT     Out     0.035     2.577       -         
lock_cnt_cry[3]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[4]         ALU       CIN      In      -         2.577       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[4]         ALU       COUT     Out     0.035     2.612       -         
lock_cnt_cry[4]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[5]         ALU       CIN      In      -         2.612       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[5]         ALU       COUT     Out     0.035     2.647       -         
lock_cnt_cry[5]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[6]         ALU       CIN      In      -         2.647       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[6]         ALU       COUT     Out     0.035     2.682       -         
lock_cnt_cry[6]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[7]         ALU       CIN      In      -         2.682       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[7]         ALU       COUT     Out     0.035     2.717       -         
lock_cnt_cry[7]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[8]         ALU       CIN      In      -         2.717       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[8]         ALU       COUT     Out     0.035     2.752       -         
lock_cnt_cry[8]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[9]         ALU       CIN      In      -         2.752       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[9]         ALU       COUT     Out     0.035     2.787       -         
lock_cnt_cry[9]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[10]        ALU       CIN      In      -         2.787       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[10]        ALU       COUT     Out     0.035     2.822       -         
lock_cnt_cry[10]                                   Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_s_0[11]          ALU       CIN      In      -         2.822       -         
u_psram_top.u_psram_sync.lock_cnt_s_0[11]          ALU       SUM      Out     0.470     3.292       -         
lock_cnt_s[11]                                     Net       -        -       0.535     -           1         
u_psram_top.u_psram_sync.lock_cnt[11]              DFFCE     D        In      -         3.827       -         
==============================================================================================================
Total path delay (propagation time + setup) of 3.888 is 2.222(57.2%) logic and 1.666(42.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.305
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.792
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.548

    Number of logic level(s):                12
    Starting point:                          u_psram_top.u_psram_sync.lock_syn[1] / Q
    Ending point:                            u_psram_top.u_psram_sync.lock_cnt[11] / D
    The start point is clocked by            PSRAM_Memory_Interface_Top|clk [rising] on pin CLK
    The end   point is clocked by            PSRAM_Memory_Interface_Top|clk [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_sync.lock_syn[1]               DFFC      Q        Out     0.243     0.243       -         
lock_cnt                                           Net       -        -       0.596     -           14        
u_psram_top.u_psram_sync.lock_cnt_cry_0_RNO[1]     LUT2      I0       In      -         0.839       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0_RNO[1]     LUT2      F        Out     0.549     1.388       -         
lock_cnt_cry_0_RNO[1]                              Net       -        -       0.535     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[1]         ALU       I0       In      -         1.923       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[1]         ALU       COUT     Out     0.549     2.472       -         
lock_cnt_cry[1]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[2]         ALU       CIN      In      -         2.472       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[2]         ALU       COUT     Out     0.035     2.507       -         
lock_cnt_cry[2]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[3]         ALU       CIN      In      -         2.507       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[3]         ALU       COUT     Out     0.035     2.542       -         
lock_cnt_cry[3]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[4]         ALU       CIN      In      -         2.542       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[4]         ALU       COUT     Out     0.035     2.577       -         
lock_cnt_cry[4]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[5]         ALU       CIN      In      -         2.577       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[5]         ALU       COUT     Out     0.035     2.612       -         
lock_cnt_cry[5]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[6]         ALU       CIN      In      -         2.612       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[6]         ALU       COUT     Out     0.035     2.647       -         
lock_cnt_cry[6]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[7]         ALU       CIN      In      -         2.647       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[7]         ALU       COUT     Out     0.035     2.682       -         
lock_cnt_cry[7]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[8]         ALU       CIN      In      -         2.682       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[8]         ALU       COUT     Out     0.035     2.717       -         
lock_cnt_cry[8]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[9]         ALU       CIN      In      -         2.717       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[9]         ALU       COUT     Out     0.035     2.752       -         
lock_cnt_cry[9]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[10]        ALU       CIN      In      -         2.752       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[10]        ALU       COUT     Out     0.035     2.787       -         
lock_cnt_cry[10]                                   Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_s_0[11]          ALU       CIN      In      -         2.787       -         
u_psram_top.u_psram_sync.lock_cnt_s_0[11]          ALU       SUM      Out     0.470     3.257       -         
lock_cnt_s[11]                                     Net       -        -       0.535     -           1         
u_psram_top.u_psram_sync.lock_cnt[11]              DFFCE     D        In      -         3.792       -         
==============================================================================================================
Total path delay (propagation time + setup) of 3.853 is 2.187(56.8%) logic and 1.666(43.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.305
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.792
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.548

    Number of logic level(s):                12
    Starting point:                          u_psram_top.u_psram_sync.lock_syn[1] / Q
    Ending point:                            u_psram_top.u_psram_sync.lock_cnt[10] / D
    The start point is clocked by            PSRAM_Memory_Interface_Top|clk [rising] on pin CLK
    The end   point is clocked by            PSRAM_Memory_Interface_Top|clk [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_sync.lock_syn[1]               DFFC      Q        Out     0.243     0.243       -         
lock_cnt                                           Net       -        -       0.596     -           14        
u_psram_top.u_psram_sync.lock_cnt_cry_0_RNO[0]     LUT2      I0       In      -         0.839       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0_RNO[0]     LUT2      F        Out     0.549     1.388       -         
lock_cnt_cry_0_RNO[0]                              Net       -        -       0.535     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[0]         ALU       I0       In      -         1.923       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[0]         ALU       COUT     Out     0.549     2.472       -         
lock_cnt_cry[0]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[1]         ALU       CIN      In      -         2.472       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[1]         ALU       COUT     Out     0.035     2.507       -         
lock_cnt_cry[1]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[2]         ALU       CIN      In      -         2.507       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[2]         ALU       COUT     Out     0.035     2.542       -         
lock_cnt_cry[2]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[3]         ALU       CIN      In      -         2.542       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[3]         ALU       COUT     Out     0.035     2.577       -         
lock_cnt_cry[3]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[4]         ALU       CIN      In      -         2.577       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[4]         ALU       COUT     Out     0.035     2.612       -         
lock_cnt_cry[4]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[5]         ALU       CIN      In      -         2.612       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[5]         ALU       COUT     Out     0.035     2.647       -         
lock_cnt_cry[5]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[6]         ALU       CIN      In      -         2.647       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[6]         ALU       COUT     Out     0.035     2.682       -         
lock_cnt_cry[6]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[7]         ALU       CIN      In      -         2.682       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[7]         ALU       COUT     Out     0.035     2.717       -         
lock_cnt_cry[7]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[8]         ALU       CIN      In      -         2.717       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[8]         ALU       COUT     Out     0.035     2.752       -         
lock_cnt_cry[8]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[9]         ALU       CIN      In      -         2.752       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[9]         ALU       COUT     Out     0.035     2.787       -         
lock_cnt_cry[9]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[10]        ALU       CIN      In      -         2.787       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[10]        ALU       SUM      Out     0.470     3.257       -         
lock_cnt_s[10]                                     Net       -        -       0.535     -           1         
u_psram_top.u_psram_sync.lock_cnt[10]              DFFCE     D        In      -         3.792       -         
==============================================================================================================
Total path delay (propagation time + setup) of 3.853 is 2.187(56.8%) logic and 1.666(43.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.305
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.787
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.543

    Number of logic level(s):                13
    Starting point:                          u_psram_top.u_psram_sync.lock_cnt[0] / Q
    Ending point:                            u_psram_top.u_psram_sync.lock_cnt[11] / D
    The start point is clocked by            PSRAM_Memory_Interface_Top|clk [rising] on pin CLK
    The end   point is clocked by            PSRAM_Memory_Interface_Top|clk [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_sync.lock_cnt[0]               DFFCE     Q        Out     0.243     0.243       -         
lock_cnt[0]                                        Net       -        -       0.535     -           2         
u_psram_top.u_psram_sync.lock_cnt_cry_0_RNO[0]     LUT2      I1       In      -         0.778       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0_RNO[0]     LUT2      F        Out     0.570     1.348       -         
lock_cnt_cry_0_RNO[0]                              Net       -        -       0.535     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[0]         ALU       I0       In      -         1.883       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[0]         ALU       COUT     Out     0.549     2.432       -         
lock_cnt_cry[0]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[1]         ALU       CIN      In      -         2.432       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[1]         ALU       COUT     Out     0.035     2.467       -         
lock_cnt_cry[1]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[2]         ALU       CIN      In      -         2.467       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[2]         ALU       COUT     Out     0.035     2.502       -         
lock_cnt_cry[2]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[3]         ALU       CIN      In      -         2.502       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[3]         ALU       COUT     Out     0.035     2.537       -         
lock_cnt_cry[3]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[4]         ALU       CIN      In      -         2.537       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[4]         ALU       COUT     Out     0.035     2.572       -         
lock_cnt_cry[4]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[5]         ALU       CIN      In      -         2.572       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[5]         ALU       COUT     Out     0.035     2.607       -         
lock_cnt_cry[5]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[6]         ALU       CIN      In      -         2.607       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[6]         ALU       COUT     Out     0.035     2.642       -         
lock_cnt_cry[6]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[7]         ALU       CIN      In      -         2.642       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[7]         ALU       COUT     Out     0.035     2.677       -         
lock_cnt_cry[7]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[8]         ALU       CIN      In      -         2.677       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[8]         ALU       COUT     Out     0.035     2.712       -         
lock_cnt_cry[8]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[9]         ALU       CIN      In      -         2.712       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[9]         ALU       COUT     Out     0.035     2.747       -         
lock_cnt_cry[9]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[10]        ALU       CIN      In      -         2.747       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[10]        ALU       COUT     Out     0.035     2.782       -         
lock_cnt_cry[10]                                   Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_s_0[11]          ALU       CIN      In      -         2.782       -         
u_psram_top.u_psram_sync.lock_cnt_s_0[11]          ALU       SUM      Out     0.470     3.252       -         
lock_cnt_s[11]                                     Net       -        -       0.535     -           1         
u_psram_top.u_psram_sync.lock_cnt[11]              DFFCE     D        In      -         3.787       -         
==============================================================================================================
Total path delay (propagation time + setup) of 3.848 is 2.243(58.3%) logic and 1.605(41.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.305
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.757
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.513

    Number of logic level(s):                11
    Starting point:                          u_psram_top.u_psram_sync.lock_syn[1] / Q
    Ending point:                            u_psram_top.u_psram_sync.lock_cnt[11] / D
    The start point is clocked by            PSRAM_Memory_Interface_Top|clk [rising] on pin CLK
    The end   point is clocked by            PSRAM_Memory_Interface_Top|clk [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_sync.lock_syn[1]               DFFC      Q        Out     0.243     0.243       -         
lock_cnt                                           Net       -        -       0.596     -           14        
u_psram_top.u_psram_sync.lock_cnt_cry_0_RNO[2]     LUT2      I0       In      -         0.839       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0_RNO[2]     LUT2      F        Out     0.549     1.388       -         
lock_cnt_cry_0_RNO[2]                              Net       -        -       0.535     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[2]         ALU       I0       In      -         1.923       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[2]         ALU       COUT     Out     0.549     2.472       -         
lock_cnt_cry[2]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[3]         ALU       CIN      In      -         2.472       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[3]         ALU       COUT     Out     0.035     2.507       -         
lock_cnt_cry[3]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[4]         ALU       CIN      In      -         2.507       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[4]         ALU       COUT     Out     0.035     2.542       -         
lock_cnt_cry[4]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[5]         ALU       CIN      In      -         2.542       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[5]         ALU       COUT     Out     0.035     2.577       -         
lock_cnt_cry[5]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[6]         ALU       CIN      In      -         2.577       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[6]         ALU       COUT     Out     0.035     2.612       -         
lock_cnt_cry[6]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[7]         ALU       CIN      In      -         2.612       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[7]         ALU       COUT     Out     0.035     2.647       -         
lock_cnt_cry[7]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[8]         ALU       CIN      In      -         2.647       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[8]         ALU       COUT     Out     0.035     2.682       -         
lock_cnt_cry[8]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[9]         ALU       CIN      In      -         2.682       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[9]         ALU       COUT     Out     0.035     2.717       -         
lock_cnt_cry[9]                                    Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_cry_0[10]        ALU       CIN      In      -         2.717       -         
u_psram_top.u_psram_sync.lock_cnt_cry_0[10]        ALU       COUT     Out     0.035     2.752       -         
lock_cnt_cry[10]                                   Net       -        -       0.000     -           1         
u_psram_top.u_psram_sync.lock_cnt_s_0[11]          ALU       CIN      In      -         2.752       -         
u_psram_top.u_psram_sync.lock_cnt_s_0[11]          ALU       SUM      Out     0.470     3.222       -         
lock_cnt_s[11]                                     Net       -        -       0.535     -           1         
u_psram_top.u_psram_sync.lock_cnt[11]              DFFCE     D        In      -         3.757       -         
==============================================================================================================
Total path delay (propagation time + setup) of 3.818 is 2.152(56.4%) logic and 1.666(43.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: _~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0]
====================================



Ending Points with Worst Slack
******************************

                                                             Starting                                                                                                                Required          
Instance                                                     Reference                                                                               Type     Pin     Net            Time         Slack
                                                             Clock                                                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_init.read_calibration\[0\]\.calib[0]     _~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0]     DFFC     D       calib_6[0]     4.789        3.505
=======================================================================================================================================================================================================



Worst Path Information
***********************

    No path found starting from clock: _~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0].



====================================
Detailed Report for Clock: _~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[1]_VALUE_derived_clock[1]
====================================



Ending Points with Worst Slack
******************************

                                                             Starting                                                                                                                 Required          
Instance                                                     Reference                                                                               Type     Pin     Net             Time         Slack
                                                             Clock                                                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_init.read_calibration\[1\]\.calib[1]     _~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[1]_VALUE_derived_clock[1]     DFFC     D       calib_16[1]     4.789        3.505
========================================================================================================================================================================================================



Worst Path Information
***********************

    No path found starting from clock: _~psram_init_PSRAM_Memory_Interface_Top_|read_calibration[1]_VALUE_derived_clock[1].



====================================
Detailed Report for Clock: _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                         Starting                                                                                                      Arrival           
Instance                                                                 Reference                                                          Type      Pin     Net                      Time        Slack 
                                                                         Clock                                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_init.burst128_init\.cmd_en_fast                      _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       cmd_en_fast              0.243       -0.856
u_psram_top.u_psram_init.read_calibration\[0\]\.wr_ptr_fast[1]           _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       wr_ptr_fast[1]           0.243       -0.764
u_psram_top.u_psram_init.read_calibration\[0\]\.init_calib_d_fast[0]     _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     Q       init_calib_d_fast[0]     0.243       -0.748
u_psram_top.rd_data_d_fast[52]                                           _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       rd_data_d_fast[52]       0.243       -0.743
u_psram_top.u_psram_init.timer_cnt[3]                                    _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     Q       timer_cnt[3]             0.243       -0.734
u_psram_top.u_psram_init.timer_cnt[2]                                    _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     Q       timer_cnt[2]             0.243       -0.713
u_psram_top.rd_data_d_fast[4]                                            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       rd_data_d_fast[4]        0.243       -0.673
u_psram_top.rd_data_d_fast[36]                                           _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       rd_data_d_fast[36]       0.243       -0.673
u_psram_top.u_psram_init.read_calibration\[1\]\.init_calib_d_fast[1]     _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     Q       init_calib_d_fast[1]     0.243       -0.657
u_psram_top.rd_data_d_fast[2]                                            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      Q       rd_data_d_fast[2]        0.243       -0.652
=========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                       Starting                                                                                                  Required           
Instance                                                                               Reference                                                          Type      Pin     Net                  Time         Slack 
                                                                                       Clock                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.byte128cnt\.byte128_cnt[3]     _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      D       byte128_cnt_5[3]     4.788        -0.856
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.byte128cnt\.byte128_cnt[5]     _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFC      D       byte128_cnt_5[5]     4.788        -0.835
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[0]                           _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     CE      check_cnte           4.788        -0.764
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[1]                           _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     CE      check_cnte           4.788        -0.764
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[2]                           _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     CE      check_cnte           4.788        -0.764
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[3]                           _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     CE      check_cnte           4.788        -0.764
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[4]                           _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     CE      check_cnte           4.788        -0.764
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[5]                           _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     CE      check_cnte           4.788        -0.764
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[6]                           _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     CE      check_cnte           4.788        -0.764
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[7]                           _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock     DFFCE     CE      check_cnte           4.788        -0.764
====================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.849
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.788

    - Propagation time:                      5.644
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.856

    Number of logic level(s):                5
    Starting point:                          u_psram_top.u_psram_init.burst128_init\.cmd_en_fast / Q
    Ending point:                            u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.byte128cnt\.byte128_cnt[3] / D
    The start point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_init.burst128_init\.cmd_en_fast                                    DFFC     Q        Out     0.243     0.243       -         
cmd_en_fast                                                                            Net      -        -       0.535     -           2         
u_psram_top.u_psram_init.cmd_en_d                                                      LUT4     I1       In      -         0.778       -         
u_psram_top.u_psram_init.cmd_en_d                                                      LUT4     F        Out     0.570     1.348       -         
cmd_en_d                                                                               Net      -        -       0.657     -           25        
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.m3                             LUT4     I2       In      -         2.005       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.m3                             LUT4     F        Out     0.462     2.467       -         
wr_en                                                                                  Net      -        -       0.596     -           20        
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.m7                             LUT4     I3       In      -         3.063       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.m7                             LUT4     F        Out     0.371     3.434       -         
N_27_mux                                                                               Net      -        -       0.535     -           2         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.m14                            LUT4     I1       In      -         3.969       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.m14                            LUT4     F        Out     0.570     4.539       -         
N_15                                                                                   Net      -        -       0.535     -           2         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.byte128_cnt_5[3]               LUT2     I1       In      -         5.074       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.byte128_cnt_5[3]               LUT2     F        Out     0.570     5.644       -         
byte128_cnt_5[3]                                                                       Net      -        -       0.000     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.byte128cnt\.byte128_cnt[3]     DFFC     D        In      -         5.644       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 5.705 is 2.847(49.9%) logic and 2.858(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.849
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.788

    - Propagation time:                      5.623
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.835

    Number of logic level(s):                5
    Starting point:                          u_psram_top.u_psram_init.burst128_init\.cmd_en_fast / Q
    Ending point:                            u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.byte128cnt\.byte128_cnt[5] / D
    The start point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_init.burst128_init\.cmd_en_fast                                    DFFC     Q        Out     0.243     0.243       -         
cmd_en_fast                                                                            Net      -        -       0.535     -           2         
u_psram_top.u_psram_init.cmd_en_d                                                      LUT4     I1       In      -         0.778       -         
u_psram_top.u_psram_init.cmd_en_d                                                      LUT4     F        Out     0.570     1.348       -         
cmd_en_d                                                                               Net      -        -       0.657     -           25        
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.m3                             LUT4     I2       In      -         2.005       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.m3                             LUT4     F        Out     0.462     2.467       -         
wr_en                                                                                  Net      -        -       0.596     -           20        
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.m7                             LUT4     I3       In      -         3.063       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.m7                             LUT4     F        Out     0.371     3.434       -         
N_27_mux                                                                               Net      -        -       0.535     -           2         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.m14                            LUT4     I1       In      -         3.969       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.m14                            LUT4     F        Out     0.570     4.539       -         
N_15                                                                                   Net      -        -       0.535     -           2         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.byte128_cnt_5[5]               LUT4     I0       In      -         5.074       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.byte128_cnt_5[5]               LUT4     F        Out     0.549     5.623       -         
byte128_cnt_5[5]                                                                       Net      -        -       0.000     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.byte128cnt\.byte128_cnt[5]     DFFC     D        In      -         5.623       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 5.684 is 2.826(49.7%) logic and 2.858(50.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.849
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.788

    - Propagation time:                      5.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.764

    Number of logic level(s):                5
    Starting point:                          u_psram_top.u_psram_init.read_calibration\[0\]\.wr_ptr_fast[1] / Q
    Ending point:                            u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[0] / CE
    The start point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                           Pin      Pin               Arrival     No. of    
Name                                                                           Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_init.read_calibration\[0\]\.wr_ptr_fast[1]                 DFFC      Q        Out     0.243     0.243       -         
wr_ptr_fast[1]                                                                 Net       -        -       0.535     -           2         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_a5_0_19_RNO     LUT2      I1       In      -         0.778       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_a5_0_19_RNO     LUT2      F        Out     0.570     1.348       -         
check_cntlde_0_a5_0_5                                                          Net       -        -       0.401     -           1         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_a5_0_19         LUT4      I2       In      -         1.749       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_a5_0_19         LUT4      F        Out     0.462     2.211       -         
check_cntlde_0_a5_0_19                                                         Net       -        -       0.401     -           1         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_0_N_6L10        LUT4      I2       In      -         2.612       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_0_N_6L10        LUT4      F        Out     0.462     3.074       -         
check_cntlde_0_0_N_6L10                                                        Net       -        -       0.401     -           1         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_1               LUT4      I1       In      -         3.476       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_1               LUT4      F        Out     0.570     4.046       -         
check_cntlde_0_1                                                               Net       -        -       0.401     -           1         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0                 LUT4      I1       In      -         4.447       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0                 LUT4      F        Out     0.570     5.017       -         
check_cnte                                                                     Net       -        -       0.535     -           9         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[0]                   DFFCE     CE       In      -         5.552       -         
==========================================================================================================================================
Total path delay (propagation time + setup) of 5.613 is 2.938(52.3%) logic and 2.675(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.849
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.788

    - Propagation time:                      5.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.764

    Number of logic level(s):                5
    Starting point:                          u_psram_top.u_psram_init.read_calibration\[0\]\.wr_ptr_fast[1] / Q
    Ending point:                            u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[1] / CE
    The start point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                           Pin      Pin               Arrival     No. of    
Name                                                                           Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_init.read_calibration\[0\]\.wr_ptr_fast[1]                 DFFC      Q        Out     0.243     0.243       -         
wr_ptr_fast[1]                                                                 Net       -        -       0.535     -           2         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_a5_0_19_RNO     LUT2      I1       In      -         0.778       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_a5_0_19_RNO     LUT2      F        Out     0.570     1.348       -         
check_cntlde_0_a5_0_5                                                          Net       -        -       0.401     -           1         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_a5_0_19         LUT4      I2       In      -         1.749       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_a5_0_19         LUT4      F        Out     0.462     2.211       -         
check_cntlde_0_a5_0_19                                                         Net       -        -       0.401     -           1         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_0_N_6L10        LUT4      I2       In      -         2.612       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_0_N_6L10        LUT4      F        Out     0.462     3.074       -         
check_cntlde_0_0_N_6L10                                                        Net       -        -       0.401     -           1         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_1               LUT4      I1       In      -         3.476       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_1               LUT4      F        Out     0.570     4.046       -         
check_cntlde_0_1                                                               Net       -        -       0.401     -           1         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0                 LUT4      I1       In      -         4.447       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0                 LUT4      F        Out     0.570     5.017       -         
check_cnte                                                                     Net       -        -       0.535     -           9         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[1]                   DFFCE     CE       In      -         5.552       -         
==========================================================================================================================================
Total path delay (propagation time + setup) of 5.613 is 2.938(52.3%) logic and 2.675(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.849
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.788

    - Propagation time:                      5.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.764

    Number of logic level(s):                5
    Starting point:                          u_psram_top.u_psram_init.read_calibration\[0\]\.wr_ptr_fast[1] / Q
    Ending point:                            u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[2] / CE
    The start point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                           Pin      Pin               Arrival     No. of    
Name                                                                           Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_init.read_calibration\[0\]\.wr_ptr_fast[1]                 DFFC      Q        Out     0.243     0.243       -         
wr_ptr_fast[1]                                                                 Net       -        -       0.535     -           2         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_a5_0_19_RNO     LUT2      I1       In      -         0.778       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_a5_0_19_RNO     LUT2      F        Out     0.570     1.348       -         
check_cntlde_0_a5_0_5                                                          Net       -        -       0.401     -           1         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_a5_0_19         LUT4      I2       In      -         1.749       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_a5_0_19         LUT4      F        Out     0.462     2.211       -         
check_cntlde_0_a5_0_19                                                         Net       -        -       0.401     -           1         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_0_N_6L10        LUT4      I2       In      -         2.612       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_0_N_6L10        LUT4      F        Out     0.462     3.074       -         
check_cntlde_0_0_N_6L10                                                        Net       -        -       0.401     -           1         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_1               LUT4      I1       In      -         3.476       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0_1               LUT4      F        Out     0.570     4.046       -         
check_cntlde_0_1                                                               Net       -        -       0.401     -           1         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0                 LUT4      I1       In      -         4.447       -         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cntlde_0                 LUT4      F        Out     0.570     5.017       -         
check_cnte                                                                     Net       -        -       0.535     -           9         
u_psram_top.u_psram_init.read_calibration\[0\]\.check_cnt[2]                   DFFCE     CE       In      -         5.552       -         
==========================================================================================================================================
Total path delay (propagation time + setup) of 5.613 is 2.938(52.3%) logic and 2.675(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                      Starting                                                    Arrival           
Instance                                                                              Reference     Type       Pin         Net                    Time        Slack 
                                                                                      Clock                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_dqce_clk_x2p                                                            System        DHCEN      CLKOUT      clk_x2p_i              0.000       -0.108
u_psram_top.u_dll_RNO                                                                 System        INV        O           pll_lock_i             0.000       0.075 
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0_RNO     System        INV        O           rd_data_ctrl_reg_i     0.000       1.346 
u_psram_top.clkdiv                                                                    System        CLKDIV     CLKOUT      clk_out                0.000       1.373 
u_psram_top.u_psram_wd.data_lane_gen\[1\]\.u_psram_lane.mem_mask_mem_mask_0_0_RNO     System        INV        O           rd_data_ctrl_reg_i     0.000       1.524 
u_psram_top.u_dll                                                                     System        DLL        LOCK        dll_lock               0.000       2.160 
u_psram_top.u_dll                                                                     System        DLL        STEP[0]     dll_step[0]            0.000       2.174 
u_psram_top.u_dll                                                                     System        DLL        STEP[1]     dll_step[1]            0.000       2.209 
u_psram_top.u_dll                                                                     System        DLL        STEP[2]     dll_step[2]            0.000       2.244 
u_psram_top.u_dll                                                                     System        DLL        STEP[3]     dll_step[3]            0.000       2.279 
====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                            Starting                                                  Required           
Instance                                                                                    Reference     Type      Pin        Net                    Time         Slack 
                                                                                            Clock                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_dll                                                                           System        DLL       CLKIN      clk_x2p_i              0.610        -0.108
u_psram_top.u_dll                                                                           System        DLL       STOP       pll_lock_i             0.610        0.075 
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0               System        SDPX9     RESETB     rd_data_ctrl_reg_i     1.881        1.346 
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.oserdes_data_gen\[0\]\.dq_oser4     System        OSER4     D0         wr_dq_1[3]             4.788        1.346 
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.oserdes_data_gen\[0\]\.dq_oser4     System        OSER4     D1         wr_dq_1[2]             4.788        1.346 
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.oserdes_data_gen\[0\]\.dq_oser4     System        OSER4     D2         wr_dq_1[1]             4.788        1.346 
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.oserdes_data_gen\[0\]\.dq_oser4     System        OSER4     D3         wr_dq_1[0]             4.788        1.346 
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.oserdes_data_gen\[1\]\.dq_oser4     System        OSER4     D0         wr_dq_1[7]             4.788        1.346 
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.oserdes_data_gen\[1\]\.dq_oser4     System        OSER4     D2         wr_dq_1[5]             4.788        1.346 
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.oserdes_data_gen\[1\]\.dq_oser4     System        OSER4     D3         wr_dq_1[4]             4.788        1.346 
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.610
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.610

    - Propagation time:                      0.718
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.108

    Number of logic level(s):                0
    Starting point:                          u_psram_top.u_dqce_clk_x2p / CLKOUT
    Ending point:                            u_psram_top.u_dll / CLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                           Pin        Pin               Arrival     No. of    
Name                           Type      Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
u_psram_top.u_dqce_clk_x2p     DHCEN     CLKOUT     Out     0.000     0.000       -         
clk_x2p_i                      Net       -          -       0.718     -           40        
u_psram_top.u_dll              DLL       CLKIN      In      -         0.718       -         
============================================================================================
Total path delay (propagation time + setup) of 0.718 is 0.000(0.0%) logic and 0.718(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.610
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.610

    - Propagation time:                      0.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.075

    Number of logic level(s):                0
    Starting point:                          u_psram_top.u_dll_RNO / O
    Ending point:                            u_psram_top.u_dll / STOP
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
u_psram_top.u_dll_RNO     INV      O        Out     0.000     0.000       -         
pll_lock_i                Net      -        -       0.535     -           1         
u_psram_top.u_dll         DLL      STOP     In      -         0.535       -         
====================================================================================
Total path delay (propagation time + setup) of 0.535 is 0.000(0.0%) logic and 0.535(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.849
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.788

    - Propagation time:                      3.442
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.346

    Number of logic level(s):                3
    Starting point:                          u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0_RNO / O
    Ending point:                            u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.oserdes_data_gen\[7\]\.dq_oser4 / D0
    The start point is clocked by            System [rising]
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                        Type      Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0_RNO           INV       O          Out     0.000     0.000       -         
rd_data_ctrl_reg_i                                                                          Net       -          -       0.535     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0               SDPX9     RESETB     In      -         0.535       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0               SDPX9     DO[35]     Out     0.317     0.852       -         
mem_mask_mem_mask_0_0_DO_0[35]                                                              Net       -          -       0.535     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.wr_dq_1_0[31]                       LUT4      I0         In      -         1.387       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.wr_dq_1_0[31]                       LUT4      F          Out     0.549     1.936       -         
N_302                                                                                       Net       -          -       0.401     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.wr_dq_1[31]                         LUT2      I1         In      -         2.337       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.wr_dq_1[31]                         LUT2      F          Out     0.570     2.907       -         
wr_dq_1[31]                                                                                 Net       -          -       0.535     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.oserdes_data_gen\[7\]\.dq_oser4     OSER4     D0         In      -         3.442       -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 3.503 is 1.497(42.7%) logic and 2.006(57.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.849
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.788

    - Propagation time:                      3.442
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.346

    Number of logic level(s):                3
    Starting point:                          u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0_RNO / O
    Ending point:                            u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.oserdes_data_gen\[0\]\.dq_oser4 / D3
    The start point is clocked by            System [rising]
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                        Type      Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0_RNO           INV       O          Out     0.000     0.000       -         
rd_data_ctrl_reg_i                                                                          Net       -          -       0.535     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0               SDPX9     RESETB     In      -         0.535       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0               SDPX9     DO[4]      Out     0.317     0.852       -         
mem_mask_mem_mask_0_0_DO_0[4]                                                               Net       -          -       0.535     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.wr_dq_1_RNO[0]                      LUT2      I0         In      -         1.387       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.wr_dq_1_RNO[0]                      LUT2      F          Out     0.549     1.936       -         
wr_data_d[0]                                                                                Net       -          -       0.401     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.wr_dq_1[0]                          LUT4      I1         In      -         2.337       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.wr_dq_1[0]                          LUT4      F          Out     0.570     2.907       -         
wr_dq_1[0]                                                                                  Net       -          -       0.535     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.oserdes_data_gen\[0\]\.dq_oser4     OSER4     D3         In      -         3.442       -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 3.503 is 1.497(42.7%) logic and 2.006(57.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.849
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.788

    - Propagation time:                      3.442
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.346

    Number of logic level(s):                3
    Starting point:                          u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0_RNO / O
    Ending point:                            u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.oserdes_data_gen\[0\]\.dq_oser4 / D2
    The start point is clocked by            System [rising]
    The end   point is clocked by            _~psram_top_PSRAM_Memory_Interface_Top_|clk_out_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                        Type      Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0_RNO           INV       O          Out     0.000     0.000       -         
rd_data_ctrl_reg_i                                                                          Net       -          -       0.535     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0               SDPX9     RESETB     In      -         0.535       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.mem_mask_mem_mask_0_0               SDPX9     DO[5]      Out     0.317     0.852       -         
mem_mask_mem_mask_0_0_DO_0[5]                                                               Net       -          -       0.535     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.wr_dq_1_0[1]                        LUT4      I0         In      -         1.387       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.wr_dq_1_0[1]                        LUT4      F          Out     0.549     1.936       -         
N_272                                                                                       Net       -          -       0.401     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.wr_dq_1[1]                          LUT3      I1         In      -         2.337       -         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.wr_dq_1[1]                          LUT3      F          Out     0.570     2.907       -         
wr_dq_1[1]                                                                                  Net       -          -       0.535     -           1         
u_psram_top.u_psram_wd.data_lane_gen\[0\]\.u_psram_lane.oserdes_data_gen\[0\]\.dq_oser4     OSER4     D2         In      -         3.442       -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 3.503 is 1.497(42.7%) logic and 2.006(57.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 244MB peak: 247MB)


Finished timing report (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 244MB peak: 247MB)

---------------------------------------
Resource Usage Report for PSRAM_Memory_Interface_Top 

Mapping to part: gw2ar_18elqfp144-8
Cell usage:
ALU             143 uses
CLKDIV          1 use
DFFC            296 uses
DFFCE           168 uses
DFFP            1 use
DFFPE           1 use
DHCEN           1 use
DLL             1 use
GSR             1 use
IDES4           16 uses
INV             10 uses
IODELAY         18 uses
MUX2_LUT5       2 uses
MUX2_LUT6       1 use
OSER4           22 uses
SDPX9           2 uses
LUT2            331 uses
LUT3            152 uses
LUT4            248 uses

I/O ports: 192
I/O primitives: 22
ELVDS_OBUF     2 uses
IOBUF          18 uses
OBUF           2 uses

I/O Register bits:                  0
Register bits not including I/Os:   466 of 15552 (2%)

RAM/ROM usage summary
Block Rams : 2 of 46 (4%)

Total load per clock:
   PSRAM_Memory_Interface_Top|clk: 27

@S |Mapping Summary:
Total  LUTs: 731 (3%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 79MB peak: 247MB)

Process took 0h:00m:12s realtime, 0h:00m:11s cputime
# Wed Nov 20 22:51:24 2019

###########################################################]
