$date
	Mon Mar 14 22:05:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module main $end
$var wire 1 ! q3bar $end
$var wire 1 " q3 $end
$var wire 1 # q2bar $end
$var wire 1 $ q2 $end
$var wire 1 % q1bar $end
$var wire 1 & q1 $end
$var wire 1 ' q0bar $end
$var wire 1 ( q0 $end
$var reg 1 ) clk $end
$scope module ff0 $end
$var wire 1 ) clock $end
$var wire 1 * preset $end
$var wire 1 & D $end
$var reg 1 ( Q $end
$var reg 1 ' Qbar $end
$upscope $end
$scope module ff1 $end
$var wire 1 ) clock $end
$var wire 1 + preset $end
$var wire 1 $ D $end
$var reg 1 & Q $end
$var reg 1 % Qbar $end
$upscope $end
$scope module ff2 $end
$var wire 1 ) clock $end
$var wire 1 , preset $end
$var wire 1 " D $end
$var reg 1 $ Q $end
$var reg 1 # Qbar $end
$upscope $end
$scope module ff3 $end
$var wire 1 - D $end
$var wire 1 ) clock $end
$var wire 1 . preset $end
$var reg 1 " Q $end
$var reg 1 ! Qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
1,
1+
1*
0)
0(
1'
0&
1%
0$
1#
1"
0!
$end
#50
1!
0"
0#
1$
1)
#100
0)
#150
1-
0%
1&
1#
0$
1)
#200
0)
#250
0!
1"
1%
0&
0'
1(
1)
#300
0)
#350
0-
1'
0(
0#
1$
1)
#400
0)
#450
1-
1!
0"
0%
1&
1)
#500
0)
#550
0-
0'
1(
1#
0$
0!
1"
1)
#600
0)
#650
1-
1!
0"
0#
1$
1%
0&
1)
#700
0)
#750
1'
0(
0%
1&
1#
0$
0!
1"
1)
#800
0)
#850
0#
1$
1%
0&
0'
1(
1)
#900
0)
#950
1'
0(
0%
1&
1)
#1000
0)
#1050
0-
0'
1(
1)
#1100
0)
#1150
1!
0"
1)
#1200
0)
#1250
1#
0$
1)
#1300
0)
#1350
1-
1%
0&
1)
#1400
0)
#1450
0-
0!
1"
1'
0(
1)
#1500
0)
