Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/vlab/vivado/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot q3_debug_behav xil_defaultlib.q3_debug xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/lab3/lab3.srcs/sources_1/new/q3.v" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/lab3/lab3.srcs/sources_1/new/segment.v" Line 1. Module Segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/lab3/lab3.srcs/sources_1/new/counter.v" Line 1. Module Counter(MAX_VALUE=250000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/lab3/lab3.srcs/sources_1/new/q3.v" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/lab3/lab3.srcs/sources_1/new/segment.v" Line 1. Module Segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/labs/lab3/lab3.srcs/sources_1/new/counter.v" Line 1. Module Counter(MAX_VALUE=250000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Counter(MAX_VALUE=250000)
Compiling module xil_defaultlib.Segment
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.q3_debug
Compiling module xil_defaultlib.glbl
Built simulation snapshot q3_debug_behav
