# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:26:13 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 18:26:13 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.mips_processor
# vsim -voptargs="+acc" work.mips_processor 
# Start time: 18:27:13 on Dec 10,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(727): (vopt-1272) Length of op is 3; length of component port is 4.
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(727): (vopt-1272) Length of o_op is 3; length of component port is 4.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 18:27:13 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -work work /home/rjlawson/Downloads/project-2/src/register_IDEX.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:28:53 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/register_IDEX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_IDEX
# -- Compiling architecture structural of register_IDEX
# End time: 18:28:53 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memforwardingunit
# vsim work.memforwardingunit 
# Start time: 18:29:22 on Dec 10,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.memforwardingunit(behavorial)#1
quit -sim
# End time: 18:29:28 on Dec 10,2021, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
vcom -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:29:32 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(745): (vcom-1272) Length of formal "op" is 5; length of actual is 4.
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(771): (vcom-1272) Length of formal "o_op" is 5; length of actual is 4.
# ** Note: /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(1014): VHDL Compiler exiting
# End time: 18:29:33 on Dec 10,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:29:52 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(745): (vcom-1272) Length of formal "op" is 5; length of actual is 4.
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(771): (vcom-1272) Length of formal "o_op" is 5; length of actual is 4.
# ** Note: /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(1014): VHDL Compiler exiting
# End time: 18:29:52 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:29:58 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(745): (vcom-1272) Length of formal "op" is 5; length of actual is 4.
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(771): (vcom-1272) Length of formal "o_op" is 5; length of actual is 4.
# ** Note: /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(1014): VHDL Compiler exiting
# End time: 18:29:58 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:30:14 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(745): (vcom-1272) Length of formal "op" is 5; length of actual is 4.
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(771): (vcom-1272) Length of formal "o_op" is 5; length of actual is 4.
# ** Note: /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(1014): VHDL Compiler exiting
# End time: 18:30:14 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:30:27 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(745): (vcom-1272) Length of formal "op" is 5; length of actual is 4.
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(771): (vcom-1272) Length of formal "o_op" is 5; length of actual is 4.
# ** Note: /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(1014): VHDL Compiler exiting
# End time: 18:30:27 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vsim -voptargs=+acc work.mips_processor
# vsim -voptargs="+acc" work.mips_processor 
# Start time: 18:31:17 on Dec 10,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(727): (vopt-1272) Length of op is 5; length of component port is 4.
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(727): (vopt-1272) Length of o_op is 5; length of component port is 4.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 18:31:17 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:31:18 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(745): (vcom-1272) Length of formal "op" is 5; length of actual is 4.
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(771): (vcom-1272) Length of formal "o_op" is 5; length of actual is 4.
# ** Note: /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(1014): VHDL Compiler exiting
# End time: 18:31:19 on Dec 10,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:31:35 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 18:31:35 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.mips_processor
# vsim -voptargs="+acc" work.mips_processor 
# Start time: 18:31:38 on Dec 10,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(727): (vopt-1272) Length of op is 5; length of component port is 4.
# ** Error (suppressible): /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd(727): (vopt-1272) Length of o_op is 5; length of component port is 4.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 18:31:38 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -work work /home/rjlawson/Downloads/project-2/src/register_IDEX.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:32:07 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/register_IDEX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_IDEX
# -- Compiling architecture structural of register_IDEX
# End time: 18:32:07 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:32:11 on Dec 10,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 18:32:11 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.mips_processor
# vsim -voptargs="+acc" work.mips_processor 
# Start time: 18:32:12 on Dec 10,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.fulladder_n(pizza_n)#1
# Loading work.fulladder(pizza)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.mux_32bit_dataflow(dataflow)#1
# Loading work.register_ifid(structural)#1
# Loading work.reg_array_type
# Loading work.register32bit(bigboy)#1
# Loading work.register_file(structural)#1
# Loading work.decoder5t32(dataflow)#1
# Loading work.reg_n(abc)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1_array(dataflow)#1
# Loading work.mux4to1(structural)#1
# Loading work.mux_32bit_dataflow(dataflow)#2
# Loading work.controlunit(behavioral)#1
# Loading work.extender_n(behavior)#1
# Loading work.barrel_shifter(bsh)#1
# Loading work.forwarding_dataflow(behavioral)#1
# Loading work.register_idex(structural)#1
# Loading work.register32bit(bigboy)#2
# Loading work.register32bit(bigboy)#3
# Loading work.barrel_shifter(bsh)#2
# Loading work.register_exmem(structural)#1
# Loading work.register_memwb(structural)#1
