// Seed: 1972780107
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  parameter id_3 = 1;
  assign id_1 = (1);
  generate
    wand id_4;
    begin : LABEL_0
      assign id_2 = id_3;
      assign id_1 = id_4;
    end
    wire id_5;
  endgenerate
  wire id_6;
  assign module_1.type_22 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wire id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wire id_8,
    input wor id_9,
    input wire id_10,
    input tri id_11,
    input supply1 id_12,
    input wand id_13,
    output tri0 id_14,
    output tri1 id_15
);
  assign id_0 = 1'b0;
  tri1 id_17, id_18;
  assign id_17 = id_3;
  assign id_0  = ~^id_10;
  assign id_17 = 1;
  wire id_19;
  assign id_5 = -1 & -1'd0;
  module_0 modCall_1 (
      id_19,
      id_19
  );
  generate
    wire id_20;
  endgenerate
endmodule
