
usb2spi_f4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003660  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000728  08003800  08003800  00013800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003f28  08003f28  00013f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003f30  08003f30  00013f30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003f34  08003f34  00013f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  08003f38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000ee4  200001dc  08004114  000201dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200010c0  08004114  000210c0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000dcf6  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000238d  00000000  00000000  0002df02  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005387  00000000  00000000  0003028f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000008e8  00000000  00000000  00035618  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000b90  00000000  00000000  00035f00  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000045c1  00000000  00000000  00036a90  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000318b  00000000  00000000  0003b051  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003e1dc  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002358  00000000  00000000  0003e258  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080037e8 	.word	0x080037e8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	080037e8 	.word	0x080037e8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b97a 	b.w	800059c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	468c      	mov	ip, r1
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	9e08      	ldr	r6, [sp, #32]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d151      	bne.n	8000374 <__udivmoddi4+0xb4>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d96d      	bls.n	80003b2 <__udivmoddi4+0xf2>
 80002d6:	fab2 fe82 	clz	lr, r2
 80002da:	f1be 0f00 	cmp.w	lr, #0
 80002de:	d00b      	beq.n	80002f8 <__udivmoddi4+0x38>
 80002e0:	f1ce 0c20 	rsb	ip, lr, #32
 80002e4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80002f0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002f4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002f8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002fc:	0c25      	lsrs	r5, r4, #16
 80002fe:	fbbc f8fa 	udiv	r8, ip, sl
 8000302:	fa1f f987 	uxth.w	r9, r7
 8000306:	fb0a cc18 	mls	ip, sl, r8, ip
 800030a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800030e:	fb08 f309 	mul.w	r3, r8, r9
 8000312:	42ab      	cmp	r3, r5
 8000314:	d90a      	bls.n	800032c <__udivmoddi4+0x6c>
 8000316:	19ed      	adds	r5, r5, r7
 8000318:	f108 32ff 	add.w	r2, r8, #4294967295
 800031c:	f080 8123 	bcs.w	8000566 <__udivmoddi4+0x2a6>
 8000320:	42ab      	cmp	r3, r5
 8000322:	f240 8120 	bls.w	8000566 <__udivmoddi4+0x2a6>
 8000326:	f1a8 0802 	sub.w	r8, r8, #2
 800032a:	443d      	add	r5, r7
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb5 f0fa 	udiv	r0, r5, sl
 8000334:	fb0a 5510 	mls	r5, sl, r0, r5
 8000338:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800033c:	fb00 f909 	mul.w	r9, r0, r9
 8000340:	45a1      	cmp	r9, r4
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x98>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	f080 810a 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800034e:	45a1      	cmp	r9, r4
 8000350:	f240 8107 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 0409 	sub.w	r4, r4, r9
 800035c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000360:	2100      	movs	r1, #0
 8000362:	2e00      	cmp	r6, #0
 8000364:	d061      	beq.n	800042a <__udivmoddi4+0x16a>
 8000366:	fa24 f40e 	lsr.w	r4, r4, lr
 800036a:	2300      	movs	r3, #0
 800036c:	6034      	str	r4, [r6, #0]
 800036e:	6073      	str	r3, [r6, #4]
 8000370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000374:	428b      	cmp	r3, r1
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0xc8>
 8000378:	2e00      	cmp	r6, #0
 800037a:	d054      	beq.n	8000426 <__udivmoddi4+0x166>
 800037c:	2100      	movs	r1, #0
 800037e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000382:	4608      	mov	r0, r1
 8000384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000388:	fab3 f183 	clz	r1, r3
 800038c:	2900      	cmp	r1, #0
 800038e:	f040 808e 	bne.w	80004ae <__udivmoddi4+0x1ee>
 8000392:	42ab      	cmp	r3, r5
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xdc>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 80fa 	bhi.w	8000590 <__udivmoddi4+0x2d0>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb65 0503 	sbc.w	r5, r5, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	46ac      	mov	ip, r5
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d03f      	beq.n	800042a <__udivmoddi4+0x16a>
 80003aa:	e886 1010 	stmia.w	r6, {r4, ip}
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	b912      	cbnz	r2, 80003ba <__udivmoddi4+0xfa>
 80003b4:	2701      	movs	r7, #1
 80003b6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003ba:	fab7 fe87 	clz	lr, r7
 80003be:	f1be 0f00 	cmp.w	lr, #0
 80003c2:	d134      	bne.n	800042e <__udivmoddi4+0x16e>
 80003c4:	1beb      	subs	r3, r5, r7
 80003c6:	0c3a      	lsrs	r2, r7, #16
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb3 f8f2 	udiv	r8, r3, r2
 80003d2:	0c25      	lsrs	r5, r4, #16
 80003d4:	fb02 3318 	mls	r3, r2, r8, r3
 80003d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003dc:	fb0c f308 	mul.w	r3, ip, r8
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x134>
 80003e4:	19ed      	adds	r5, r5, r7
 80003e6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x132>
 80003ec:	42ab      	cmp	r3, r5
 80003ee:	f200 80d1 	bhi.w	8000594 <__udivmoddi4+0x2d4>
 80003f2:	4680      	mov	r8, r0
 80003f4:	1aed      	subs	r5, r5, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003fc:	fb02 5510 	mls	r5, r2, r0, r5
 8000400:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000404:	fb0c fc00 	mul.w	ip, ip, r0
 8000408:	45a4      	cmp	ip, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x15c>
 800040c:	19e4      	adds	r4, r4, r7
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x15a>
 8000414:	45a4      	cmp	ip, r4
 8000416:	f200 80b8 	bhi.w	800058a <__udivmoddi4+0x2ca>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 040c 	sub.w	r4, r4, ip
 8000420:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000424:	e79d      	b.n	8000362 <__udivmoddi4+0xa2>
 8000426:	4631      	mov	r1, r6
 8000428:	4630      	mov	r0, r6
 800042a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042e:	f1ce 0420 	rsb	r4, lr, #32
 8000432:	fa05 f30e 	lsl.w	r3, r5, lr
 8000436:	fa07 f70e 	lsl.w	r7, r7, lr
 800043a:	fa20 f804 	lsr.w	r8, r0, r4
 800043e:	0c3a      	lsrs	r2, r7, #16
 8000440:	fa25 f404 	lsr.w	r4, r5, r4
 8000444:	ea48 0803 	orr.w	r8, r8, r3
 8000448:	fbb4 f1f2 	udiv	r1, r4, r2
 800044c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000450:	fb02 4411 	mls	r4, r2, r1, r4
 8000454:	fa1f fc87 	uxth.w	ip, r7
 8000458:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800045c:	fb01 f30c 	mul.w	r3, r1, ip
 8000460:	42ab      	cmp	r3, r5
 8000462:	fa00 f40e 	lsl.w	r4, r0, lr
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x1bc>
 8000468:	19ed      	adds	r5, r5, r7
 800046a:	f101 30ff 	add.w	r0, r1, #4294967295
 800046e:	f080 808a 	bcs.w	8000586 <__udivmoddi4+0x2c6>
 8000472:	42ab      	cmp	r3, r5
 8000474:	f240 8087 	bls.w	8000586 <__udivmoddi4+0x2c6>
 8000478:	3902      	subs	r1, #2
 800047a:	443d      	add	r5, r7
 800047c:	1aeb      	subs	r3, r5, r3
 800047e:	fa1f f588 	uxth.w	r5, r8
 8000482:	fbb3 f0f2 	udiv	r0, r3, r2
 8000486:	fb02 3310 	mls	r3, r2, r0, r3
 800048a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800048e:	fb00 f30c 	mul.w	r3, r0, ip
 8000492:	42ab      	cmp	r3, r5
 8000494:	d907      	bls.n	80004a6 <__udivmoddi4+0x1e6>
 8000496:	19ed      	adds	r5, r5, r7
 8000498:	f100 38ff 	add.w	r8, r0, #4294967295
 800049c:	d26f      	bcs.n	800057e <__udivmoddi4+0x2be>
 800049e:	42ab      	cmp	r3, r5
 80004a0:	d96d      	bls.n	800057e <__udivmoddi4+0x2be>
 80004a2:	3802      	subs	r0, #2
 80004a4:	443d      	add	r5, r7
 80004a6:	1aeb      	subs	r3, r5, r3
 80004a8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004ac:	e78f      	b.n	80003ce <__udivmoddi4+0x10e>
 80004ae:	f1c1 0720 	rsb	r7, r1, #32
 80004b2:	fa22 f807 	lsr.w	r8, r2, r7
 80004b6:	408b      	lsls	r3, r1
 80004b8:	fa05 f401 	lsl.w	r4, r5, r1
 80004bc:	ea48 0303 	orr.w	r3, r8, r3
 80004c0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004c4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004c8:	40fd      	lsrs	r5, r7
 80004ca:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ce:	fbb5 f9fc 	udiv	r9, r5, ip
 80004d2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004d6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004da:	fa1f f883 	uxth.w	r8, r3
 80004de:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004e2:	fb09 f408 	mul.w	r4, r9, r8
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	fa02 f201 	lsl.w	r2, r2, r1
 80004ec:	fa00 fa01 	lsl.w	sl, r0, r1
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x244>
 80004f2:	18ed      	adds	r5, r5, r3
 80004f4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f8:	d243      	bcs.n	8000582 <__udivmoddi4+0x2c2>
 80004fa:	42ac      	cmp	r4, r5
 80004fc:	d941      	bls.n	8000582 <__udivmoddi4+0x2c2>
 80004fe:	f1a9 0902 	sub.w	r9, r9, #2
 8000502:	441d      	add	r5, r3
 8000504:	1b2d      	subs	r5, r5, r4
 8000506:	fa1f fe8e 	uxth.w	lr, lr
 800050a:	fbb5 f0fc 	udiv	r0, r5, ip
 800050e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000512:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000516:	fb00 f808 	mul.w	r8, r0, r8
 800051a:	45a0      	cmp	r8, r4
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x26e>
 800051e:	18e4      	adds	r4, r4, r3
 8000520:	f100 35ff 	add.w	r5, r0, #4294967295
 8000524:	d229      	bcs.n	800057a <__udivmoddi4+0x2ba>
 8000526:	45a0      	cmp	r8, r4
 8000528:	d927      	bls.n	800057a <__udivmoddi4+0x2ba>
 800052a:	3802      	subs	r0, #2
 800052c:	441c      	add	r4, r3
 800052e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000532:	eba4 0408 	sub.w	r4, r4, r8
 8000536:	fba0 8902 	umull	r8, r9, r0, r2
 800053a:	454c      	cmp	r4, r9
 800053c:	46c6      	mov	lr, r8
 800053e:	464d      	mov	r5, r9
 8000540:	d315      	bcc.n	800056e <__udivmoddi4+0x2ae>
 8000542:	d012      	beq.n	800056a <__udivmoddi4+0x2aa>
 8000544:	b156      	cbz	r6, 800055c <__udivmoddi4+0x29c>
 8000546:	ebba 030e 	subs.w	r3, sl, lr
 800054a:	eb64 0405 	sbc.w	r4, r4, r5
 800054e:	fa04 f707 	lsl.w	r7, r4, r7
 8000552:	40cb      	lsrs	r3, r1
 8000554:	431f      	orrs	r7, r3
 8000556:	40cc      	lsrs	r4, r1
 8000558:	6037      	str	r7, [r6, #0]
 800055a:	6074      	str	r4, [r6, #4]
 800055c:	2100      	movs	r1, #0
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	4618      	mov	r0, r3
 8000564:	e6f8      	b.n	8000358 <__udivmoddi4+0x98>
 8000566:	4690      	mov	r8, r2
 8000568:	e6e0      	b.n	800032c <__udivmoddi4+0x6c>
 800056a:	45c2      	cmp	sl, r8
 800056c:	d2ea      	bcs.n	8000544 <__udivmoddi4+0x284>
 800056e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000572:	eb69 0503 	sbc.w	r5, r9, r3
 8000576:	3801      	subs	r0, #1
 8000578:	e7e4      	b.n	8000544 <__udivmoddi4+0x284>
 800057a:	4628      	mov	r0, r5
 800057c:	e7d7      	b.n	800052e <__udivmoddi4+0x26e>
 800057e:	4640      	mov	r0, r8
 8000580:	e791      	b.n	80004a6 <__udivmoddi4+0x1e6>
 8000582:	4681      	mov	r9, r0
 8000584:	e7be      	b.n	8000504 <__udivmoddi4+0x244>
 8000586:	4601      	mov	r1, r0
 8000588:	e778      	b.n	800047c <__udivmoddi4+0x1bc>
 800058a:	3802      	subs	r0, #2
 800058c:	443c      	add	r4, r7
 800058e:	e745      	b.n	800041c <__udivmoddi4+0x15c>
 8000590:	4608      	mov	r0, r1
 8000592:	e708      	b.n	80003a6 <__udivmoddi4+0xe6>
 8000594:	f1a8 0802 	sub.w	r8, r8, #2
 8000598:	443d      	add	r5, r7
 800059a:	e72b      	b.n	80003f4 <__udivmoddi4+0x134>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a2:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <HAL_InitTick+0x3c>)
 80005a4:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <HAL_InitTick+0x40>)
{
 80005a6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a8:	7818      	ldrb	r0, [r3, #0]
 80005aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ae:	fbb3 f3f0 	udiv	r3, r3, r0
 80005b2:	6810      	ldr	r0, [r2, #0]
 80005b4:	fbb0 f0f3 	udiv	r0, r0, r3
 80005b8:	f000 f896 	bl	80006e8 <HAL_SYSTICK_Config>
 80005bc:	4604      	mov	r4, r0
 80005be:	b958      	cbnz	r0, 80005d8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005c0:	2d0f      	cmp	r5, #15
 80005c2:	d809      	bhi.n	80005d8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005c4:	4602      	mov	r2, r0
 80005c6:	4629      	mov	r1, r5
 80005c8:	f04f 30ff 	mov.w	r0, #4294967295
 80005cc:	f000 f84a 	bl	8000664 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005d0:	4b04      	ldr	r3, [pc, #16]	; (80005e4 <HAL_InitTick+0x44>)
 80005d2:	4620      	mov	r0, r4
 80005d4:	601d      	str	r5, [r3, #0]
 80005d6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005d8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005da:	bd38      	pop	{r3, r4, r5, pc}
 80005dc:	20000008 	.word	0x20000008
 80005e0:	20000000 	.word	0x20000000
 80005e4:	20000004 	.word	0x20000004

080005e8 <HAL_Init>:
{
 80005e8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005ea:	4b0b      	ldr	r3, [pc, #44]	; (8000618 <HAL_Init+0x30>)
 80005ec:	681a      	ldr	r2, [r3, #0]
 80005ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005f2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005fa:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000602:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000604:	2003      	movs	r0, #3
 8000606:	f000 f81b 	bl	8000640 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800060a:	2000      	movs	r0, #0
 800060c:	f7ff ffc8 	bl	80005a0 <HAL_InitTick>
  HAL_MspInit();
 8000610:	f001 fe12 	bl	8002238 <HAL_MspInit>
}
 8000614:	2000      	movs	r0, #0
 8000616:	bd08      	pop	{r3, pc}
 8000618:	40023c00 	.word	0x40023c00

0800061c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800061c:	4a03      	ldr	r2, [pc, #12]	; (800062c <HAL_IncTick+0x10>)
 800061e:	4b04      	ldr	r3, [pc, #16]	; (8000630 <HAL_IncTick+0x14>)
 8000620:	6811      	ldr	r1, [r2, #0]
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	440b      	add	r3, r1
 8000626:	6013      	str	r3, [r2, #0]
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	20000214 	.word	0x20000214
 8000630:	20000000 	.word	0x20000000

08000634 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000634:	4b01      	ldr	r3, [pc, #4]	; (800063c <HAL_GetTick+0x8>)
 8000636:	6818      	ldr	r0, [r3, #0]
}
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	20000214 	.word	0x20000214

08000640 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000640:	4a07      	ldr	r2, [pc, #28]	; (8000660 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000642:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000644:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000648:	041b      	lsls	r3, r3, #16
 800064a:	0c1b      	lsrs	r3, r3, #16
 800064c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000650:	0200      	lsls	r0, r0, #8
 8000652:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000656:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800065a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800065c:	60d3      	str	r3, [r2, #12]
 800065e:	4770      	bx	lr
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000664:	4b17      	ldr	r3, [pc, #92]	; (80006c4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000666:	b530      	push	{r4, r5, lr}
 8000668:	68dc      	ldr	r4, [r3, #12]
 800066a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800066e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000672:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000674:	2b04      	cmp	r3, #4
 8000676:	bf28      	it	cs
 8000678:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800067a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800067c:	f04f 0501 	mov.w	r5, #1
 8000680:	fa05 f303 	lsl.w	r3, r5, r3
 8000684:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000688:	bf8c      	ite	hi
 800068a:	3c03      	subhi	r4, #3
 800068c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800068e:	4019      	ands	r1, r3
 8000690:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000692:	fa05 f404 	lsl.w	r4, r5, r4
 8000696:	3c01      	subs	r4, #1
 8000698:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800069a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800069c:	ea42 0201 	orr.w	r2, r2, r1
 80006a0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a4:	bfad      	iteet	ge
 80006a6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006aa:	f000 000f 	andlt.w	r0, r0, #15
 80006ae:	4b06      	ldrlt	r3, [pc, #24]	; (80006c8 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b4:	bfb5      	itete	lt
 80006b6:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b8:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ba:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006bc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	bf00      	nop
 80006c4:	e000ed00 	.word	0xe000ed00
 80006c8:	e000ed14 	.word	0xe000ed14

080006cc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80006cc:	2800      	cmp	r0, #0
 80006ce:	db08      	blt.n	80006e2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006d0:	0942      	lsrs	r2, r0, #5
 80006d2:	2301      	movs	r3, #1
 80006d4:	f000 001f 	and.w	r0, r0, #31
 80006d8:	fa03 f000 	lsl.w	r0, r3, r0
 80006dc:	4b01      	ldr	r3, [pc, #4]	; (80006e4 <HAL_NVIC_EnableIRQ+0x18>)
 80006de:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006e2:	4770      	bx	lr
 80006e4:	e000e100 	.word	0xe000e100

080006e8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e8:	3801      	subs	r0, #1
 80006ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ee:	d20a      	bcs.n	8000706 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006f0:	4b06      	ldr	r3, [pc, #24]	; (800070c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f2:	4a07      	ldr	r2, [pc, #28]	; (8000710 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006f4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f6:	21f0      	movs	r1, #240	; 0xf0
 80006f8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006fc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fe:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000700:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000706:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	e000e010 	.word	0xe000e010
 8000710:	e000ed00 	.word	0xe000ed00

08000714 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000714:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000718:	2b02      	cmp	r3, #2
 800071a:	d003      	beq.n	8000724 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800071c:	2380      	movs	r3, #128	; 0x80
 800071e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000720:	2001      	movs	r0, #1
 8000722:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000724:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000726:	2305      	movs	r3, #5
 8000728:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800072c:	6813      	ldr	r3, [r2, #0]
 800072e:	f023 0301 	bic.w	r3, r3, #1
 8000732:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8000734:	2000      	movs	r0, #0
}
 8000736:	4770      	bx	lr

08000738 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800073c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800073e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000740:	f8df 819c 	ldr.w	r8, [pc, #412]	; 80008e0 <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000744:	4a64      	ldr	r2, [pc, #400]	; (80008d8 <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000746:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 8000748:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 800074c:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800074e:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000750:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000754:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 8000758:	42b7      	cmp	r7, r6
 800075a:	f040 80ad 	bne.w	80008b8 <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800075e:	684c      	ldr	r4, [r1, #4]
 8000760:	f024 0a10 	bic.w	sl, r4, #16
 8000764:	f1ba 0f02 	cmp.w	sl, #2
 8000768:	d116      	bne.n	8000798 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 800076a:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 800076e:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000772:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000776:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800077a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800077e:	f04f 0e0f 	mov.w	lr, #15
 8000782:	fa0e fe0b 	lsl.w	lr, lr, fp
 8000786:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800078a:	690d      	ldr	r5, [r1, #16]
 800078c:	fa05 f50b 	lsl.w	r5, r5, fp
 8000790:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000794:	f8cc 5020 	str.w	r5, [ip, #32]
 8000798:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800079c:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800079e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007a2:	fa05 f50c 	lsl.w	r5, r5, ip
 80007a6:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007a8:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007ac:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007b0:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007b4:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007b8:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007bc:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007c0:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 80007c2:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007c6:	d815      	bhi.n	80007f4 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 80007c8:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80007cc:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007d0:	68cd      	ldr	r5, [r1, #12]
 80007d2:	fa05 fa0c 	lsl.w	sl, r5, ip
 80007d6:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 80007da:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 80007de:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007e2:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80007e6:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 80007ea:	fa0e fe03 	lsl.w	lr, lr, r3
 80007ee:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 80007f2:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80007f4:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80007f6:	9d00      	ldr	r5, [sp, #0]
 80007f8:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80007fa:	688f      	ldr	r7, [r1, #8]
 80007fc:	fa07 f70c 	lsl.w	r7, r7, ip
 8000800:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000802:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000804:	00e5      	lsls	r5, r4, #3
 8000806:	d557      	bpl.n	80008b8 <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000808:	f04f 0b00 	mov.w	fp, #0
 800080c:	f8cd b00c 	str.w	fp, [sp, #12]
 8000810:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000814:	4d31      	ldr	r5, [pc, #196]	; (80008dc <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000816:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 800081a:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 800081e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000822:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000826:	9703      	str	r7, [sp, #12]
 8000828:	9f03      	ldr	r7, [sp, #12]
 800082a:	f023 0703 	bic.w	r7, r3, #3
 800082e:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000832:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000836:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800083a:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800083e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000842:	f04f 0e0f 	mov.w	lr, #15
 8000846:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800084a:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800084c:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000850:	d039      	beq.n	80008c6 <HAL_GPIO_Init+0x18e>
 8000852:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000856:	42a8      	cmp	r0, r5
 8000858:	d037      	beq.n	80008ca <HAL_GPIO_Init+0x192>
 800085a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800085e:	42a8      	cmp	r0, r5
 8000860:	d035      	beq.n	80008ce <HAL_GPIO_Init+0x196>
 8000862:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000866:	42a8      	cmp	r0, r5
 8000868:	d033      	beq.n	80008d2 <HAL_GPIO_Init+0x19a>
 800086a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800086e:	42a8      	cmp	r0, r5
 8000870:	bf14      	ite	ne
 8000872:	2507      	movne	r5, #7
 8000874:	2504      	moveq	r5, #4
 8000876:	fa05 f50c 	lsl.w	r5, r5, ip
 800087a:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800087e:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000880:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000882:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000884:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000888:	bf0c      	ite	eq
 800088a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800088c:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 800088e:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000890:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000892:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000896:	bf0c      	ite	eq
 8000898:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800089a:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800089c:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800089e:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008a0:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80008a4:	bf0c      	ite	eq
 80008a6:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008a8:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80008aa:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80008ac:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008ae:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80008b0:	bf54      	ite	pl
 80008b2:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80008b4:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80008b6:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008b8:	3301      	adds	r3, #1
 80008ba:	2b10      	cmp	r3, #16
 80008bc:	f47f af47 	bne.w	800074e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80008c0:	b005      	add	sp, #20
 80008c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008c6:	465d      	mov	r5, fp
 80008c8:	e7d5      	b.n	8000876 <HAL_GPIO_Init+0x13e>
 80008ca:	2501      	movs	r5, #1
 80008cc:	e7d3      	b.n	8000876 <HAL_GPIO_Init+0x13e>
 80008ce:	2502      	movs	r5, #2
 80008d0:	e7d1      	b.n	8000876 <HAL_GPIO_Init+0x13e>
 80008d2:	2503      	movs	r5, #3
 80008d4:	e7cf      	b.n	8000876 <HAL_GPIO_Init+0x13e>
 80008d6:	bf00      	nop
 80008d8:	40013c00 	.word	0x40013c00
 80008dc:	40020000 	.word	0x40020000
 80008e0:	40023800 	.word	0x40023800

080008e4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80008e4:	b10a      	cbz	r2, 80008ea <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80008e6:	6181      	str	r1, [r0, #24]
 80008e8:	4770      	bx	lr
 80008ea:	0409      	lsls	r1, r1, #16
 80008ec:	e7fb      	b.n	80008e6 <HAL_GPIO_WritePin+0x2>
	...

080008f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80008f0:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80008f2:	4b04      	ldr	r3, [pc, #16]	; (8000904 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80008f4:	6959      	ldr	r1, [r3, #20]
 80008f6:	4201      	tst	r1, r0
 80008f8:	d002      	beq.n	8000900 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80008fa:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80008fc:	f001 f9dc 	bl	8001cb8 <HAL_GPIO_EXTI_Callback>
 8000900:	bd08      	pop	{r3, pc}
 8000902:	bf00      	nop
 8000904:	40013c00 	.word	0x40013c00

08000908 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000908:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800090c:	4604      	mov	r4, r0
 800090e:	b918      	cbnz	r0, 8000918 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000910:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000912:	b002      	add	sp, #8
 8000914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000918:	6803      	ldr	r3, [r0, #0]
 800091a:	07dd      	lsls	r5, r3, #31
 800091c:	d410      	bmi.n	8000940 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800091e:	6823      	ldr	r3, [r4, #0]
 8000920:	0798      	lsls	r0, r3, #30
 8000922:	d458      	bmi.n	80009d6 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000924:	6823      	ldr	r3, [r4, #0]
 8000926:	071a      	lsls	r2, r3, #28
 8000928:	f100 809a 	bmi.w	8000a60 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800092c:	6823      	ldr	r3, [r4, #0]
 800092e:	075b      	lsls	r3, r3, #29
 8000930:	f100 80b8 	bmi.w	8000aa4 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000934:	69a2      	ldr	r2, [r4, #24]
 8000936:	2a00      	cmp	r2, #0
 8000938:	f040 8119 	bne.w	8000b6e <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 800093c:	2000      	movs	r0, #0
 800093e:	e7e8      	b.n	8000912 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000940:	4ba6      	ldr	r3, [pc, #664]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
 8000942:	689a      	ldr	r2, [r3, #8]
 8000944:	f002 020c 	and.w	r2, r2, #12
 8000948:	2a04      	cmp	r2, #4
 800094a:	d007      	beq.n	800095c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800094c:	689a      	ldr	r2, [r3, #8]
 800094e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000952:	2a08      	cmp	r2, #8
 8000954:	d10a      	bne.n	800096c <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000956:	685b      	ldr	r3, [r3, #4]
 8000958:	0259      	lsls	r1, r3, #9
 800095a:	d507      	bpl.n	800096c <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800095c:	4b9f      	ldr	r3, [pc, #636]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	039a      	lsls	r2, r3, #14
 8000962:	d5dc      	bpl.n	800091e <HAL_RCC_OscConfig+0x16>
 8000964:	6863      	ldr	r3, [r4, #4]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d1d9      	bne.n	800091e <HAL_RCC_OscConfig+0x16>
 800096a:	e7d1      	b.n	8000910 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800096c:	6863      	ldr	r3, [r4, #4]
 800096e:	4d9b      	ldr	r5, [pc, #620]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
 8000970:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000974:	d111      	bne.n	800099a <HAL_RCC_OscConfig+0x92>
 8000976:	682b      	ldr	r3, [r5, #0]
 8000978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800097c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800097e:	f7ff fe59 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000982:	4d96      	ldr	r5, [pc, #600]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000984:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000986:	682b      	ldr	r3, [r5, #0]
 8000988:	039b      	lsls	r3, r3, #14
 800098a:	d4c8      	bmi.n	800091e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800098c:	f7ff fe52 	bl	8000634 <HAL_GetTick>
 8000990:	1b80      	subs	r0, r0, r6
 8000992:	2864      	cmp	r0, #100	; 0x64
 8000994:	d9f7      	bls.n	8000986 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000996:	2003      	movs	r0, #3
 8000998:	e7bb      	b.n	8000912 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800099a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800099e:	d104      	bne.n	80009aa <HAL_RCC_OscConfig+0xa2>
 80009a0:	682b      	ldr	r3, [r5, #0]
 80009a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009a6:	602b      	str	r3, [r5, #0]
 80009a8:	e7e5      	b.n	8000976 <HAL_RCC_OscConfig+0x6e>
 80009aa:	682a      	ldr	r2, [r5, #0]
 80009ac:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80009b0:	602a      	str	r2, [r5, #0]
 80009b2:	682a      	ldr	r2, [r5, #0]
 80009b4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80009b8:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d1df      	bne.n	800097e <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 80009be:	f7ff fe39 	bl	8000634 <HAL_GetTick>
 80009c2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009c4:	682b      	ldr	r3, [r5, #0]
 80009c6:	039f      	lsls	r7, r3, #14
 80009c8:	d5a9      	bpl.n	800091e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009ca:	f7ff fe33 	bl	8000634 <HAL_GetTick>
 80009ce:	1b80      	subs	r0, r0, r6
 80009d0:	2864      	cmp	r0, #100	; 0x64
 80009d2:	d9f7      	bls.n	80009c4 <HAL_RCC_OscConfig+0xbc>
 80009d4:	e7df      	b.n	8000996 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009d6:	4b81      	ldr	r3, [pc, #516]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
 80009d8:	689a      	ldr	r2, [r3, #8]
 80009da:	f012 0f0c 	tst.w	r2, #12
 80009de:	d007      	beq.n	80009f0 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009e0:	689a      	ldr	r2, [r3, #8]
 80009e2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009e6:	2a08      	cmp	r2, #8
 80009e8:	d111      	bne.n	8000a0e <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	025e      	lsls	r6, r3, #9
 80009ee:	d40e      	bmi.n	8000a0e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009f0:	4b7a      	ldr	r3, [pc, #488]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	0795      	lsls	r5, r2, #30
 80009f6:	d502      	bpl.n	80009fe <HAL_RCC_OscConfig+0xf6>
 80009f8:	68e2      	ldr	r2, [r4, #12]
 80009fa:	2a01      	cmp	r2, #1
 80009fc:	d188      	bne.n	8000910 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009fe:	681a      	ldr	r2, [r3, #0]
 8000a00:	6921      	ldr	r1, [r4, #16]
 8000a02:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000a06:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000a0a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a0c:	e78a      	b.n	8000924 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000a0e:	68e2      	ldr	r2, [r4, #12]
 8000a10:	4b73      	ldr	r3, [pc, #460]	; (8000be0 <HAL_RCC_OscConfig+0x2d8>)
 8000a12:	b1b2      	cbz	r2, 8000a42 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000a14:	2201      	movs	r2, #1
 8000a16:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a18:	f7ff fe0c 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a1c:	4d6f      	ldr	r5, [pc, #444]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000a1e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a20:	682b      	ldr	r3, [r5, #0]
 8000a22:	0798      	lsls	r0, r3, #30
 8000a24:	d507      	bpl.n	8000a36 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a26:	682b      	ldr	r3, [r5, #0]
 8000a28:	6922      	ldr	r2, [r4, #16]
 8000a2a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000a2e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000a32:	602b      	str	r3, [r5, #0]
 8000a34:	e776      	b.n	8000924 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a36:	f7ff fdfd 	bl	8000634 <HAL_GetTick>
 8000a3a:	1b80      	subs	r0, r0, r6
 8000a3c:	2802      	cmp	r0, #2
 8000a3e:	d9ef      	bls.n	8000a20 <HAL_RCC_OscConfig+0x118>
 8000a40:	e7a9      	b.n	8000996 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000a42:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a44:	f7ff fdf6 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a48:	4d64      	ldr	r5, [pc, #400]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000a4a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a4c:	682b      	ldr	r3, [r5, #0]
 8000a4e:	0799      	lsls	r1, r3, #30
 8000a50:	f57f af68 	bpl.w	8000924 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a54:	f7ff fdee 	bl	8000634 <HAL_GetTick>
 8000a58:	1b80      	subs	r0, r0, r6
 8000a5a:	2802      	cmp	r0, #2
 8000a5c:	d9f6      	bls.n	8000a4c <HAL_RCC_OscConfig+0x144>
 8000a5e:	e79a      	b.n	8000996 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a60:	6962      	ldr	r2, [r4, #20]
 8000a62:	4b60      	ldr	r3, [pc, #384]	; (8000be4 <HAL_RCC_OscConfig+0x2dc>)
 8000a64:	b17a      	cbz	r2, 8000a86 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000a66:	2201      	movs	r2, #1
 8000a68:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a6a:	f7ff fde3 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a6e:	4d5b      	ldr	r5, [pc, #364]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000a70:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a72:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a74:	079f      	lsls	r7, r3, #30
 8000a76:	f53f af59 	bmi.w	800092c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a7a:	f7ff fddb 	bl	8000634 <HAL_GetTick>
 8000a7e:	1b80      	subs	r0, r0, r6
 8000a80:	2802      	cmp	r0, #2
 8000a82:	d9f6      	bls.n	8000a72 <HAL_RCC_OscConfig+0x16a>
 8000a84:	e787      	b.n	8000996 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000a86:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a88:	f7ff fdd4 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a8c:	4d53      	ldr	r5, [pc, #332]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000a8e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a90:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a92:	0798      	lsls	r0, r3, #30
 8000a94:	f57f af4a 	bpl.w	800092c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a98:	f7ff fdcc 	bl	8000634 <HAL_GetTick>
 8000a9c:	1b80      	subs	r0, r0, r6
 8000a9e:	2802      	cmp	r0, #2
 8000aa0:	d9f6      	bls.n	8000a90 <HAL_RCC_OscConfig+0x188>
 8000aa2:	e778      	b.n	8000996 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000aa4:	4b4d      	ldr	r3, [pc, #308]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
 8000aa6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000aa8:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000aac:	d128      	bne.n	8000b00 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000aae:	9201      	str	r2, [sp, #4]
 8000ab0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ab2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ab6:	641a      	str	r2, [r3, #64]	; 0x40
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000abe:	9301      	str	r3, [sp, #4]
 8000ac0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000ac2:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ac4:	4d48      	ldr	r5, [pc, #288]	; (8000be8 <HAL_RCC_OscConfig+0x2e0>)
 8000ac6:	682b      	ldr	r3, [r5, #0]
 8000ac8:	05d9      	lsls	r1, r3, #23
 8000aca:	d51b      	bpl.n	8000b04 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000acc:	68a3      	ldr	r3, [r4, #8]
 8000ace:	4d43      	ldr	r5, [pc, #268]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d127      	bne.n	8000b24 <HAL_RCC_OscConfig+0x21c>
 8000ad4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ad6:	f043 0301 	orr.w	r3, r3, #1
 8000ada:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000adc:	f7ff fdaa 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ae0:	4d3e      	ldr	r5, [pc, #248]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000ae2:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ae4:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ae8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000aea:	079b      	lsls	r3, r3, #30
 8000aec:	d539      	bpl.n	8000b62 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000aee:	2e00      	cmp	r6, #0
 8000af0:	f43f af20 	beq.w	8000934 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000af4:	4a39      	ldr	r2, [pc, #228]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
 8000af6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000af8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000afc:	6413      	str	r3, [r2, #64]	; 0x40
 8000afe:	e719      	b.n	8000934 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000b00:	2600      	movs	r6, #0
 8000b02:	e7df      	b.n	8000ac4 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b04:	682b      	ldr	r3, [r5, #0]
 8000b06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b0a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000b0c:	f7ff fd92 	bl	8000634 <HAL_GetTick>
 8000b10:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b12:	682b      	ldr	r3, [r5, #0]
 8000b14:	05da      	lsls	r2, r3, #23
 8000b16:	d4d9      	bmi.n	8000acc <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b18:	f7ff fd8c 	bl	8000634 <HAL_GetTick>
 8000b1c:	1bc0      	subs	r0, r0, r7
 8000b1e:	2802      	cmp	r0, #2
 8000b20:	d9f7      	bls.n	8000b12 <HAL_RCC_OscConfig+0x20a>
 8000b22:	e738      	b.n	8000996 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b24:	2b05      	cmp	r3, #5
 8000b26:	d104      	bne.n	8000b32 <HAL_RCC_OscConfig+0x22a>
 8000b28:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b2a:	f043 0304 	orr.w	r3, r3, #4
 8000b2e:	672b      	str	r3, [r5, #112]	; 0x70
 8000b30:	e7d0      	b.n	8000ad4 <HAL_RCC_OscConfig+0x1cc>
 8000b32:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000b34:	f022 0201 	bic.w	r2, r2, #1
 8000b38:	672a      	str	r2, [r5, #112]	; 0x70
 8000b3a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000b3c:	f022 0204 	bic.w	r2, r2, #4
 8000b40:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d1ca      	bne.n	8000adc <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000b46:	f7ff fd75 	bl	8000634 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b4a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000b4e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b50:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b52:	0798      	lsls	r0, r3, #30
 8000b54:	d5cb      	bpl.n	8000aee <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b56:	f7ff fd6d 	bl	8000634 <HAL_GetTick>
 8000b5a:	1bc0      	subs	r0, r0, r7
 8000b5c:	4540      	cmp	r0, r8
 8000b5e:	d9f7      	bls.n	8000b50 <HAL_RCC_OscConfig+0x248>
 8000b60:	e719      	b.n	8000996 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b62:	f7ff fd67 	bl	8000634 <HAL_GetTick>
 8000b66:	1bc0      	subs	r0, r0, r7
 8000b68:	4540      	cmp	r0, r8
 8000b6a:	d9bd      	bls.n	8000ae8 <HAL_RCC_OscConfig+0x1e0>
 8000b6c:	e713      	b.n	8000996 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000b6e:	4d1b      	ldr	r5, [pc, #108]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
 8000b70:	68ab      	ldr	r3, [r5, #8]
 8000b72:	f003 030c 	and.w	r3, r3, #12
 8000b76:	2b08      	cmp	r3, #8
 8000b78:	f43f aeca 	beq.w	8000910 <HAL_RCC_OscConfig+0x8>
 8000b7c:	4e1b      	ldr	r6, [pc, #108]	; (8000bec <HAL_RCC_OscConfig+0x2e4>)
 8000b7e:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b80:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000b82:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b84:	d134      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000b86:	f7ff fd55 	bl	8000634 <HAL_GetTick>
 8000b8a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b8c:	682b      	ldr	r3, [r5, #0]
 8000b8e:	0199      	lsls	r1, r3, #6
 8000b90:	d41e      	bmi.n	8000bd0 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b92:	6a22      	ldr	r2, [r4, #32]
 8000b94:	69e3      	ldr	r3, [r4, #28]
 8000b96:	4313      	orrs	r3, r2
 8000b98:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b9a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b9e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000ba0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000ba4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ba6:	4c0d      	ldr	r4, [pc, #52]	; (8000bdc <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000ba8:	0852      	lsrs	r2, r2, #1
 8000baa:	3a01      	subs	r2, #1
 8000bac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bb0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000bb6:	f7ff fd3d 	bl	8000634 <HAL_GetTick>
 8000bba:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bbc:	6823      	ldr	r3, [r4, #0]
 8000bbe:	019a      	lsls	r2, r3, #6
 8000bc0:	f53f aebc 	bmi.w	800093c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bc4:	f7ff fd36 	bl	8000634 <HAL_GetTick>
 8000bc8:	1b40      	subs	r0, r0, r5
 8000bca:	2802      	cmp	r0, #2
 8000bcc:	d9f6      	bls.n	8000bbc <HAL_RCC_OscConfig+0x2b4>
 8000bce:	e6e2      	b.n	8000996 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bd0:	f7ff fd30 	bl	8000634 <HAL_GetTick>
 8000bd4:	1bc0      	subs	r0, r0, r7
 8000bd6:	2802      	cmp	r0, #2
 8000bd8:	d9d8      	bls.n	8000b8c <HAL_RCC_OscConfig+0x284>
 8000bda:	e6dc      	b.n	8000996 <HAL_RCC_OscConfig+0x8e>
 8000bdc:	40023800 	.word	0x40023800
 8000be0:	42470000 	.word	0x42470000
 8000be4:	42470e80 	.word	0x42470e80
 8000be8:	40007000 	.word	0x40007000
 8000bec:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000bf0:	f7ff fd20 	bl	8000634 <HAL_GetTick>
 8000bf4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000bf6:	682b      	ldr	r3, [r5, #0]
 8000bf8:	019b      	lsls	r3, r3, #6
 8000bfa:	f57f ae9f 	bpl.w	800093c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bfe:	f7ff fd19 	bl	8000634 <HAL_GetTick>
 8000c02:	1b00      	subs	r0, r0, r4
 8000c04:	2802      	cmp	r0, #2
 8000c06:	d9f6      	bls.n	8000bf6 <HAL_RCC_OscConfig+0x2ee>
 8000c08:	e6c5      	b.n	8000996 <HAL_RCC_OscConfig+0x8e>
 8000c0a:	bf00      	nop

08000c0c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000c0c:	4913      	ldr	r1, [pc, #76]	; (8000c5c <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000c0e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000c10:	688b      	ldr	r3, [r1, #8]
 8000c12:	f003 030c 	and.w	r3, r3, #12
 8000c16:	2b04      	cmp	r3, #4
 8000c18:	d003      	beq.n	8000c22 <HAL_RCC_GetSysClockFreq+0x16>
 8000c1a:	2b08      	cmp	r3, #8
 8000c1c:	d003      	beq.n	8000c26 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000c1e:	4810      	ldr	r0, [pc, #64]	; (8000c60 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000c20:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000c22:	4810      	ldr	r0, [pc, #64]	; (8000c64 <HAL_RCC_GetSysClockFreq+0x58>)
 8000c24:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c26:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c28:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c2a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c2c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c30:	bf14      	ite	ne
 8000c32:	480c      	ldrne	r0, [pc, #48]	; (8000c64 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c34:	480a      	ldreq	r0, [pc, #40]	; (8000c60 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c36:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000c3a:	bf18      	it	ne
 8000c3c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c3e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c42:	fba1 0100 	umull	r0, r1, r1, r0
 8000c46:	f7ff fb23 	bl	8000290 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000c4a:	4b04      	ldr	r3, [pc, #16]	; (8000c5c <HAL_RCC_GetSysClockFreq+0x50>)
 8000c4c:	685b      	ldr	r3, [r3, #4]
 8000c4e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000c52:	3301      	adds	r3, #1
 8000c54:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000c56:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c5a:	bd08      	pop	{r3, pc}
 8000c5c:	40023800 	.word	0x40023800
 8000c60:	00f42400 	.word	0x00f42400
 8000c64:	007a1200 	.word	0x007a1200

08000c68 <HAL_RCC_ClockConfig>:
{
 8000c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c6c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000c6e:	4604      	mov	r4, r0
 8000c70:	b910      	cbnz	r0, 8000c78 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000c72:	2001      	movs	r0, #1
 8000c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c78:	4b44      	ldr	r3, [pc, #272]	; (8000d8c <HAL_RCC_ClockConfig+0x124>)
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	f002 020f 	and.w	r2, r2, #15
 8000c80:	428a      	cmp	r2, r1
 8000c82:	d328      	bcc.n	8000cd6 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c84:	6821      	ldr	r1, [r4, #0]
 8000c86:	078f      	lsls	r7, r1, #30
 8000c88:	d42d      	bmi.n	8000ce6 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c8a:	07c8      	lsls	r0, r1, #31
 8000c8c:	d440      	bmi.n	8000d10 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000c8e:	4b3f      	ldr	r3, [pc, #252]	; (8000d8c <HAL_RCC_ClockConfig+0x124>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	f002 020f 	and.w	r2, r2, #15
 8000c96:	4295      	cmp	r5, r2
 8000c98:	d366      	bcc.n	8000d68 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c9a:	6822      	ldr	r2, [r4, #0]
 8000c9c:	0751      	lsls	r1, r2, #29
 8000c9e:	d46c      	bmi.n	8000d7a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ca0:	0713      	lsls	r3, r2, #28
 8000ca2:	d507      	bpl.n	8000cb4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000ca4:	4a3a      	ldr	r2, [pc, #232]	; (8000d90 <HAL_RCC_ClockConfig+0x128>)
 8000ca6:	6921      	ldr	r1, [r4, #16]
 8000ca8:	6893      	ldr	r3, [r2, #8]
 8000caa:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000cae:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000cb2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000cb4:	f7ff ffaa 	bl	8000c0c <HAL_RCC_GetSysClockFreq>
 8000cb8:	4b35      	ldr	r3, [pc, #212]	; (8000d90 <HAL_RCC_ClockConfig+0x128>)
 8000cba:	4a36      	ldr	r2, [pc, #216]	; (8000d94 <HAL_RCC_ClockConfig+0x12c>)
 8000cbc:	689b      	ldr	r3, [r3, #8]
 8000cbe:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000cc2:	5cd3      	ldrb	r3, [r2, r3]
 8000cc4:	40d8      	lsrs	r0, r3
 8000cc6:	4b34      	ldr	r3, [pc, #208]	; (8000d98 <HAL_RCC_ClockConfig+0x130>)
 8000cc8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000cca:	2000      	movs	r0, #0
 8000ccc:	f7ff fc68 	bl	80005a0 <HAL_InitTick>
  return HAL_OK;
 8000cd0:	2000      	movs	r0, #0
 8000cd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cd6:	b2ca      	uxtb	r2, r1
 8000cd8:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f003 030f 	and.w	r3, r3, #15
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d1c6      	bne.n	8000c72 <HAL_RCC_ClockConfig+0xa>
 8000ce4:	e7ce      	b.n	8000c84 <HAL_RCC_ClockConfig+0x1c>
 8000ce6:	4b2a      	ldr	r3, [pc, #168]	; (8000d90 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ce8:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000cec:	bf1e      	ittt	ne
 8000cee:	689a      	ldrne	r2, [r3, #8]
 8000cf0:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000cf4:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cf6:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000cf8:	bf42      	ittt	mi
 8000cfa:	689a      	ldrmi	r2, [r3, #8]
 8000cfc:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000d00:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d02:	689a      	ldr	r2, [r3, #8]
 8000d04:	68a0      	ldr	r0, [r4, #8]
 8000d06:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000d0a:	4302      	orrs	r2, r0
 8000d0c:	609a      	str	r2, [r3, #8]
 8000d0e:	e7bc      	b.n	8000c8a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d10:	6862      	ldr	r2, [r4, #4]
 8000d12:	4b1f      	ldr	r3, [pc, #124]	; (8000d90 <HAL_RCC_ClockConfig+0x128>)
 8000d14:	2a01      	cmp	r2, #1
 8000d16:	d11d      	bne.n	8000d54 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d1e:	d0a8      	beq.n	8000c72 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d20:	4e1b      	ldr	r6, [pc, #108]	; (8000d90 <HAL_RCC_ClockConfig+0x128>)
 8000d22:	68b3      	ldr	r3, [r6, #8]
 8000d24:	f023 0303 	bic.w	r3, r3, #3
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000d2c:	f7ff fc82 	bl	8000634 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d30:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000d34:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d36:	68b3      	ldr	r3, [r6, #8]
 8000d38:	6862      	ldr	r2, [r4, #4]
 8000d3a:	f003 030c 	and.w	r3, r3, #12
 8000d3e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000d42:	d0a4      	beq.n	8000c8e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d44:	f7ff fc76 	bl	8000634 <HAL_GetTick>
 8000d48:	1bc0      	subs	r0, r0, r7
 8000d4a:	4540      	cmp	r0, r8
 8000d4c:	d9f3      	bls.n	8000d36 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000d4e:	2003      	movs	r0, #3
}
 8000d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d54:	1e91      	subs	r1, r2, #2
 8000d56:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d58:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d5a:	d802      	bhi.n	8000d62 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d5c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d60:	e7dd      	b.n	8000d1e <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d62:	f013 0f02 	tst.w	r3, #2
 8000d66:	e7da      	b.n	8000d1e <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d68:	b2ea      	uxtb	r2, r5
 8000d6a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 030f 	and.w	r3, r3, #15
 8000d72:	429d      	cmp	r5, r3
 8000d74:	f47f af7d 	bne.w	8000c72 <HAL_RCC_ClockConfig+0xa>
 8000d78:	e78f      	b.n	8000c9a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d7a:	4905      	ldr	r1, [pc, #20]	; (8000d90 <HAL_RCC_ClockConfig+0x128>)
 8000d7c:	68e0      	ldr	r0, [r4, #12]
 8000d7e:	688b      	ldr	r3, [r1, #8]
 8000d80:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000d84:	4303      	orrs	r3, r0
 8000d86:	608b      	str	r3, [r1, #8]
 8000d88:	e78a      	b.n	8000ca0 <HAL_RCC_ClockConfig+0x38>
 8000d8a:	bf00      	nop
 8000d8c:	40023c00 	.word	0x40023c00
 8000d90:	40023800 	.word	0x40023800
 8000d94:	08003d6a 	.word	0x08003d6a
 8000d98:	20000008 	.word	0x20000008

08000d9c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000d9c:	4b04      	ldr	r3, [pc, #16]	; (8000db0 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000d9e:	4a05      	ldr	r2, [pc, #20]	; (8000db4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000da6:	5cd3      	ldrb	r3, [r2, r3]
 8000da8:	4a03      	ldr	r2, [pc, #12]	; (8000db8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000daa:	6810      	ldr	r0, [r2, #0]
}
 8000dac:	40d8      	lsrs	r0, r3
 8000dae:	4770      	bx	lr
 8000db0:	40023800 	.word	0x40023800
 8000db4:	08003d7a 	.word	0x08003d7a
 8000db8:	20000008 	.word	0x20000008

08000dbc <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000dbc:	4b04      	ldr	r3, [pc, #16]	; (8000dd0 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000dbe:	4a05      	ldr	r2, [pc, #20]	; (8000dd4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000dc6:	5cd3      	ldrb	r3, [r2, r3]
 8000dc8:	4a03      	ldr	r2, [pc, #12]	; (8000dd8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000dca:	6810      	ldr	r0, [r2, #0]
}
 8000dcc:	40d8      	lsrs	r0, r3
 8000dce:	4770      	bx	lr
 8000dd0:	40023800 	.word	0x40023800
 8000dd4:	08003d7a 	.word	0x08003d7a
 8000dd8:	20000008 	.word	0x20000008

08000ddc <SPI_WaitFlagStateUntilTimeout.constprop.9>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8000ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dde:	4604      	mov	r4, r0
 8000de0:	460e      	mov	r6, r1
 8000de2:	4615      	mov	r5, r2
 8000de4:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8000de6:	6821      	ldr	r1, [r4, #0]
 8000de8:	688a      	ldr	r2, [r1, #8]
 8000dea:	ea36 0302 	bics.w	r3, r6, r2
 8000dee:	d001      	beq.n	8000df4 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8000df0:	2000      	movs	r0, #0
}
 8000df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000df4:	1c6b      	adds	r3, r5, #1
 8000df6:	d0f7      	beq.n	8000de8 <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8000df8:	f7ff fc1c 	bl	8000634 <HAL_GetTick>
 8000dfc:	1bc0      	subs	r0, r0, r7
 8000dfe:	4285      	cmp	r5, r0
 8000e00:	d8f1      	bhi.n	8000de6 <SPI_WaitFlagStateUntilTimeout.constprop.9+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000e02:	6823      	ldr	r3, [r4, #0]
 8000e04:	685a      	ldr	r2, [r3, #4]
 8000e06:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8000e0a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000e0c:	6862      	ldr	r2, [r4, #4]
 8000e0e:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000e12:	d10a      	bne.n	8000e2a <SPI_WaitFlagStateUntilTimeout.constprop.9+0x4e>
 8000e14:	68a2      	ldr	r2, [r4, #8]
 8000e16:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000e1a:	d002      	beq.n	8000e22 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000e1c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000e20:	d103      	bne.n	8000e2a <SPI_WaitFlagStateUntilTimeout.constprop.9+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000e28:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000e2a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000e2c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000e30:	d107      	bne.n	8000e42 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x66>
          SPI_RESET_CRC(hspi);
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000e40:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8000e42:	2301      	movs	r3, #1
 8000e44:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8000e48:	2300      	movs	r3, #0
 8000e4a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8000e4e:	2003      	movs	r0, #3
 8000e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08000e54 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8000e54:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000e56:	4613      	mov	r3, r2
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8000e58:	4a13      	ldr	r2, [pc, #76]	; (8000ea8 <SPI_EndRxTxTransaction+0x54>)
 8000e5a:	4e14      	ldr	r6, [pc, #80]	; (8000eac <SPI_EndRxTxTransaction+0x58>)
 8000e5c:	6815      	ldr	r5, [r2, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8000e5e:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8000e60:	fbb5 f6f6 	udiv	r6, r5, r6
 8000e64:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8000e68:	4375      	muls	r5, r6
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8000e6a:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8000e6e:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8000e70:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8000e72:	d10d      	bne.n	8000e90 <SPI_EndRxTxTransaction+0x3c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000e74:	460a      	mov	r2, r1
 8000e76:	2180      	movs	r1, #128	; 0x80
 8000e78:	f7ff ffb0 	bl	8000ddc <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8000e7c:	b910      	cbnz	r0, 8000e84 <SPI_EndRxTxTransaction+0x30>
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
 8000e7e:	2000      	movs	r0, #0
}
 8000e80:	b002      	add	sp, #8
 8000e82:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000e84:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000e86:	f043 0320 	orr.w	r3, r3, #32
 8000e8a:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8000e8c:	2003      	movs	r0, #3
 8000e8e:	e7f7      	b.n	8000e80 <SPI_EndRxTxTransaction+0x2c>
      if (count == 0U)
 8000e90:	9b01      	ldr	r3, [sp, #4]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d0f3      	beq.n	8000e7e <SPI_EndRxTxTransaction+0x2a>
      count--;
 8000e96:	9b01      	ldr	r3, [sp, #4]
 8000e98:	3b01      	subs	r3, #1
 8000e9a:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8000e9c:	6823      	ldr	r3, [r4, #0]
 8000e9e:	689b      	ldr	r3, [r3, #8]
 8000ea0:	061b      	lsls	r3, r3, #24
 8000ea2:	d4f5      	bmi.n	8000e90 <SPI_EndRxTxTransaction+0x3c>
 8000ea4:	e7eb      	b.n	8000e7e <SPI_EndRxTxTransaction+0x2a>
 8000ea6:	bf00      	nop
 8000ea8:	20000008 	.word	0x20000008
 8000eac:	016e3600 	.word	0x016e3600

08000eb0 <HAL_SPI_Init>:
{
 8000eb0:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8000eb2:	4604      	mov	r4, r0
 8000eb4:	2800      	cmp	r0, #0
 8000eb6:	d036      	beq.n	8000f26 <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8000ebc:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000ec0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ec4:	b91b      	cbnz	r3, 8000ece <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8000ec6:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8000eca:	f001 f9db 	bl	8002284 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8000ece:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000ed0:	68a0      	ldr	r0, [r4, #8]
 8000ed2:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000eda:	680b      	ldr	r3, [r1, #0]
 8000edc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000ee0:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000ee2:	6863      	ldr	r3, [r4, #4]
 8000ee4:	4303      	orrs	r3, r0
 8000ee6:	68e0      	ldr	r0, [r4, #12]
 8000ee8:	4303      	orrs	r3, r0
 8000eea:	6920      	ldr	r0, [r4, #16]
 8000eec:	4303      	orrs	r3, r0
 8000eee:	6960      	ldr	r0, [r4, #20]
 8000ef0:	4303      	orrs	r3, r0
 8000ef2:	69e0      	ldr	r0, [r4, #28]
 8000ef4:	4303      	orrs	r3, r0
 8000ef6:	6a20      	ldr	r0, [r4, #32]
 8000ef8:	4303      	orrs	r3, r0
 8000efa:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000efc:	4303      	orrs	r3, r0
 8000efe:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8000f02:	4303      	orrs	r3, r0
 8000f04:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8000f06:	0c12      	lsrs	r2, r2, #16
 8000f08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000f0a:	f002 0204 	and.w	r2, r2, #4
 8000f0e:	431a      	orrs	r2, r3
 8000f10:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000f12:	69cb      	ldr	r3, [r1, #28]
 8000f14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f18:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000f1a:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8000f1c:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000f1e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000f20:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8000f24:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f26:	2001      	movs	r0, #1
}
 8000f28:	bd10      	pop	{r4, pc}

08000f2a <HAL_SPI_TransmitReceive>:
{
 8000f2a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8000f2e:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000f30:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8000f34:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8000f36:	2b01      	cmp	r3, #1
{
 8000f38:	4604      	mov	r4, r0
 8000f3a:	460d      	mov	r5, r1
 8000f3c:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8000f3e:	f000 80e2 	beq.w	8001106 <HAL_SPI_TransmitReceive+0x1dc>
 8000f42:	2301      	movs	r3, #1
 8000f44:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000f48:	f7ff fb74 	bl	8000634 <HAL_GetTick>
  tmp_state           = hspi->State;
 8000f4c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8000f50:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8000f52:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8000f54:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8000f56:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8000f58:	d00a      	beq.n	8000f70 <HAL_SPI_TransmitReceive+0x46>
 8000f5a:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8000f5e:	f040 80d0 	bne.w	8001102 <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8000f62:	68a0      	ldr	r0, [r4, #8]
 8000f64:	2800      	cmp	r0, #0
 8000f66:	f040 80cc 	bne.w	8001102 <HAL_SPI_TransmitReceive+0x1d8>
 8000f6a:	2b04      	cmp	r3, #4
 8000f6c:	f040 80c9 	bne.w	8001102 <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8000f70:	2d00      	cmp	r5, #0
 8000f72:	f000 80c4 	beq.w	80010fe <HAL_SPI_TransmitReceive+0x1d4>
 8000f76:	f1b9 0f00 	cmp.w	r9, #0
 8000f7a:	f000 80c0 	beq.w	80010fe <HAL_SPI_TransmitReceive+0x1d4>
 8000f7e:	2e00      	cmp	r6, #0
 8000f80:	f000 80bd 	beq.w	80010fe <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8000f84:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8000f88:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8000f8c:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8000f8e:	bf1c      	itt	ne
 8000f90:	2305      	movne	r3, #5
 8000f92:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000f96:	2300      	movs	r3, #0
 8000f98:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8000f9a:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8000f9c:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000f9e:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8000fa0:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8000fa2:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000fa4:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8000fa6:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000fa8:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8000faa:	bf58      	it	pl
 8000fac:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8000fae:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8000fb0:	bf58      	it	pl
 8000fb2:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8000fb6:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8000fb8:	bf58      	it	pl
 8000fba:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000fbc:	68e2      	ldr	r2, [r4, #12]
 8000fbe:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8000fc2:	d158      	bne.n	8001076 <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000fc4:	b109      	cbz	r1, 8000fca <HAL_SPI_TransmitReceive+0xa0>
 8000fc6:	2e01      	cmp	r6, #1
 8000fc8:	d107      	bne.n	8000fda <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000fca:	f835 2b02 	ldrh.w	r2, [r5], #2
 8000fce:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8000fd0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8000fd2:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8000fd4:	3b01      	subs	r3, #1
 8000fd6:	b29b      	uxth	r3, r3
 8000fd8:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8000fda:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000fdc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	b9ab      	cbnz	r3, 800100e <HAL_SPI_TransmitReceive+0xe4>
 8000fe2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	b993      	cbnz	r3, 800100e <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8000fe8:	4642      	mov	r2, r8
 8000fea:	4639      	mov	r1, r7
 8000fec:	4620      	mov	r0, r4
 8000fee:	f7ff ff31 	bl	8000e54 <SPI_EndRxTxTransaction>
 8000ff2:	2800      	cmp	r0, #0
 8000ff4:	f040 8081 	bne.w	80010fa <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8000ff8:	68a3      	ldr	r3, [r4, #8]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d132      	bne.n	8001064 <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000ffe:	6823      	ldr	r3, [r4, #0]
 8001000:	9001      	str	r0, [sp, #4]
 8001002:	68da      	ldr	r2, [r3, #12]
 8001004:	9201      	str	r2, [sp, #4]
 8001006:	689b      	ldr	r3, [r3, #8]
 8001008:	9301      	str	r3, [sp, #4]
 800100a:	9b01      	ldr	r3, [sp, #4]
 800100c:	e02a      	b.n	8001064 <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800100e:	6822      	ldr	r2, [r4, #0]
 8001010:	6893      	ldr	r3, [r2, #8]
 8001012:	0799      	lsls	r1, r3, #30
 8001014:	d50d      	bpl.n	8001032 <HAL_SPI_TransmitReceive+0x108>
 8001016:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001018:	b29b      	uxth	r3, r3
 800101a:	b153      	cbz	r3, 8001032 <HAL_SPI_TransmitReceive+0x108>
 800101c:	b14d      	cbz	r5, 8001032 <HAL_SPI_TransmitReceive+0x108>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800101e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001020:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001024:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001026:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001028:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800102a:	3b01      	subs	r3, #1
 800102c:	b29b      	uxth	r3, r3
 800102e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8001030:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001032:	6893      	ldr	r3, [r2, #8]
 8001034:	07db      	lsls	r3, r3, #31
 8001036:	d50c      	bpl.n	8001052 <HAL_SPI_TransmitReceive+0x128>
 8001038:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800103a:	b29b      	uxth	r3, r3
 800103c:	b14b      	cbz	r3, 8001052 <HAL_SPI_TransmitReceive+0x128>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800103e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001040:	68d2      	ldr	r2, [r2, #12]
 8001042:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001046:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001048:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800104a:	3b01      	subs	r3, #1
 800104c:	b29b      	uxth	r3, r3
 800104e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001050:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001052:	f7ff faef 	bl	8000634 <HAL_GetTick>
 8001056:	eba0 0008 	sub.w	r0, r0, r8
 800105a:	4287      	cmp	r7, r0
 800105c:	d8be      	bhi.n	8000fdc <HAL_SPI_TransmitReceive+0xb2>
 800105e:	1c7e      	adds	r6, r7, #1
 8001060:	d0bc      	beq.n	8000fdc <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 8001062:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001064:	2301      	movs	r3, #1
 8001066:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800106a:	2300      	movs	r3, #0
 800106c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001070:	b003      	add	sp, #12
 8001072:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001076:	b109      	cbz	r1, 800107c <HAL_SPI_TransmitReceive+0x152>
 8001078:	2e01      	cmp	r6, #1
 800107a:	d108      	bne.n	800108e <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800107c:	782a      	ldrb	r2, [r5, #0]
 800107e:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001080:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001082:	3301      	adds	r3, #1
 8001084:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001086:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001088:	3b01      	subs	r3, #1
 800108a:	b29b      	uxth	r3, r3
 800108c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800108e:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001090:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001092:	b29b      	uxth	r3, r3
 8001094:	b91b      	cbnz	r3, 800109e <HAL_SPI_TransmitReceive+0x174>
 8001096:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001098:	b29b      	uxth	r3, r3
 800109a:	2b00      	cmp	r3, #0
 800109c:	d0a4      	beq.n	8000fe8 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800109e:	6822      	ldr	r2, [r4, #0]
 80010a0:	6893      	ldr	r3, [r2, #8]
 80010a2:	0798      	lsls	r0, r3, #30
 80010a4:	d50e      	bpl.n	80010c4 <HAL_SPI_TransmitReceive+0x19a>
 80010a6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	b15b      	cbz	r3, 80010c4 <HAL_SPI_TransmitReceive+0x19a>
 80010ac:	b155      	cbz	r5, 80010c4 <HAL_SPI_TransmitReceive+0x19a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80010ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 80010b4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80010b6:	3301      	adds	r3, #1
 80010b8:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80010ba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80010bc:	3b01      	subs	r3, #1
 80010be:	b29b      	uxth	r3, r3
 80010c0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80010c2:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80010c4:	6822      	ldr	r2, [r4, #0]
 80010c6:	6893      	ldr	r3, [r2, #8]
 80010c8:	07d9      	lsls	r1, r3, #31
 80010ca:	d50d      	bpl.n	80010e8 <HAL_SPI_TransmitReceive+0x1be>
 80010cc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	b153      	cbz	r3, 80010e8 <HAL_SPI_TransmitReceive+0x1be>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80010d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80010d4:	68d2      	ldr	r2, [r2, #12]
 80010d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80010d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80010da:	3301      	adds	r3, #1
 80010dc:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80010de:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80010e0:	3b01      	subs	r3, #1
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80010e6:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80010e8:	f7ff faa4 	bl	8000634 <HAL_GetTick>
 80010ec:	eba0 0008 	sub.w	r0, r0, r8
 80010f0:	4287      	cmp	r7, r0
 80010f2:	d8cd      	bhi.n	8001090 <HAL_SPI_TransmitReceive+0x166>
 80010f4:	1c7b      	adds	r3, r7, #1
 80010f6:	d0cb      	beq.n	8001090 <HAL_SPI_TransmitReceive+0x166>
 80010f8:	e7b3      	b.n	8001062 <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80010fa:	2320      	movs	r3, #32
 80010fc:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80010fe:	2001      	movs	r0, #1
 8001100:	e7b0      	b.n	8001064 <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 8001102:	2002      	movs	r0, #2
 8001104:	e7ae      	b.n	8001064 <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 8001106:	2002      	movs	r0, #2
 8001108:	e7b2      	b.n	8001070 <HAL_SPI_TransmitReceive+0x146>

0800110a <HAL_SPI_ErrorCallback>:
 800110a:	4770      	bx	lr

0800110c <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->CR2;
 800110c:	6803      	ldr	r3, [r0, #0]
{
 800110e:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8001110:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8001112:	689a      	ldr	r2, [r3, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001114:	f002 0541 	and.w	r5, r2, #65	; 0x41
 8001118:	2d01      	cmp	r5, #1
{
 800111a:	b085      	sub	sp, #20
 800111c:	4604      	mov	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800111e:	d105      	bne.n	800112c <HAL_SPI_IRQHandler+0x20>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001120:	064d      	lsls	r5, r1, #25
 8001122:	d503      	bpl.n	800112c <HAL_SPI_IRQHandler+0x20>
    hspi->RxISR(hspi);
 8001124:	6c03      	ldr	r3, [r0, #64]	; 0x40
    hspi->TxISR(hspi);
 8001126:	4798      	blx	r3
}
 8001128:	b005      	add	sp, #20
 800112a:	bd30      	pop	{r4, r5, pc}
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800112c:	0795      	lsls	r5, r2, #30
 800112e:	d504      	bpl.n	800113a <HAL_SPI_IRQHandler+0x2e>
 8001130:	0608      	lsls	r0, r1, #24
 8001132:	d502      	bpl.n	800113a <HAL_SPI_IRQHandler+0x2e>
    hspi->TxISR(hspi);
 8001134:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001136:	4620      	mov	r0, r4
 8001138:	e7f5      	b.n	8001126 <HAL_SPI_IRQHandler+0x1a>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800113a:	f412 7fb0 	tst.w	r2, #352	; 0x160
 800113e:	d0f3      	beq.n	8001128 <HAL_SPI_IRQHandler+0x1c>
 8001140:	068d      	lsls	r5, r1, #26
 8001142:	d5f1      	bpl.n	8001128 <HAL_SPI_IRQHandler+0x1c>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001144:	0650      	lsls	r0, r2, #25
 8001146:	d50f      	bpl.n	8001168 <HAL_SPI_IRQHandler+0x5c>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001148:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800114c:	2803      	cmp	r0, #3
 800114e:	f04f 0500 	mov.w	r5, #0
 8001152:	d04c      	beq.n	80011ee <HAL_SPI_IRQHandler+0xe2>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001154:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001156:	f040 0004 	orr.w	r0, r0, #4
 800115a:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800115c:	9500      	str	r5, [sp, #0]
 800115e:	68d8      	ldr	r0, [r3, #12]
 8001160:	9000      	str	r0, [sp, #0]
 8001162:	6898      	ldr	r0, [r3, #8]
 8001164:	9000      	str	r0, [sp, #0]
 8001166:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001168:	0695      	lsls	r5, r2, #26
 800116a:	d50c      	bpl.n	8001186 <HAL_SPI_IRQHandler+0x7a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800116c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800116e:	f040 0001 	orr.w	r0, r0, #1
 8001172:	6560      	str	r0, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8001174:	2000      	movs	r0, #0
 8001176:	9002      	str	r0, [sp, #8]
 8001178:	6898      	ldr	r0, [r3, #8]
 800117a:	9002      	str	r0, [sp, #8]
 800117c:	6818      	ldr	r0, [r3, #0]
 800117e:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8001182:	6018      	str	r0, [r3, #0]
 8001184:	9802      	ldr	r0, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8001186:	05d0      	lsls	r0, r2, #23
 8001188:	d508      	bpl.n	800119c <HAL_SPI_IRQHandler+0x90>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800118a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800118c:	f042 0208 	orr.w	r2, r2, #8
 8001190:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8001192:	2200      	movs	r2, #0
 8001194:	9203      	str	r2, [sp, #12]
 8001196:	689a      	ldr	r2, [r3, #8]
 8001198:	9203      	str	r2, [sp, #12]
 800119a:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800119c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800119e:	2a00      	cmp	r2, #0
 80011a0:	d0c2      	beq.n	8001128 <HAL_SPI_IRQHandler+0x1c>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80011a2:	685a      	ldr	r2, [r3, #4]
 80011a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80011a8:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 80011aa:	2201      	movs	r2, #1
 80011ac:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80011b0:	078a      	lsls	r2, r1, #30
 80011b2:	d023      	beq.n	80011fc <HAL_SPI_IRQHandler+0xf0>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80011b4:	685a      	ldr	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 80011b6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80011b8:	f022 0203 	bic.w	r2, r2, #3
 80011bc:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 80011be:	b140      	cbz	r0, 80011d2 <HAL_SPI_IRQHandler+0xc6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80011c0:	4b10      	ldr	r3, [pc, #64]	; (8001204 <HAL_SPI_IRQHandler+0xf8>)
 80011c2:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80011c4:	f7ff faa6 	bl	8000714 <HAL_DMA_Abort_IT>
 80011c8:	b118      	cbz	r0, 80011d2 <HAL_SPI_IRQHandler+0xc6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80011ca:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80011cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011d0:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80011d2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80011d4:	2800      	cmp	r0, #0
 80011d6:	d0a7      	beq.n	8001128 <HAL_SPI_IRQHandler+0x1c>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80011d8:	4b0a      	ldr	r3, [pc, #40]	; (8001204 <HAL_SPI_IRQHandler+0xf8>)
 80011da:	6503      	str	r3, [r0, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80011dc:	f7ff fa9a 	bl	8000714 <HAL_DMA_Abort_IT>
 80011e0:	2800      	cmp	r0, #0
 80011e2:	d0a1      	beq.n	8001128 <HAL_SPI_IRQHandler+0x1c>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80011e4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80011e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ea:	6563      	str	r3, [r4, #84]	; 0x54
 80011ec:	e79c      	b.n	8001128 <HAL_SPI_IRQHandler+0x1c>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80011ee:	9501      	str	r5, [sp, #4]
 80011f0:	68da      	ldr	r2, [r3, #12]
 80011f2:	9201      	str	r2, [sp, #4]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	9301      	str	r3, [sp, #4]
 80011f8:	9b01      	ldr	r3, [sp, #4]
        return;
 80011fa:	e795      	b.n	8001128 <HAL_SPI_IRQHandler+0x1c>
        HAL_SPI_ErrorCallback(hspi);
 80011fc:	4620      	mov	r0, r4
 80011fe:	f7ff ff84 	bl	800110a <HAL_SPI_ErrorCallback>
 8001202:	e791      	b.n	8001128 <HAL_SPI_IRQHandler+0x1c>
 8001204:	08001209 	.word	0x08001209

08001208 <SPI_DMAAbortOnError>:
{
 8001208:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800120a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 800120c:	2300      	movs	r3, #0
 800120e:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8001210:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 8001212:	f7ff ff7a 	bl	800110a <HAL_SPI_ErrorCallback>
 8001216:	bd08      	pop	{r3, pc}

08001218 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001218:	6803      	ldr	r3, [r0, #0]
 800121a:	68da      	ldr	r2, [r3, #12]
 800121c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001220:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001222:	695a      	ldr	r2, [r3, #20]
 8001224:	f022 0201 	bic.w	r2, r2, #1
 8001228:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800122a:	2320      	movs	r3, #32
 800122c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001230:	4770      	bx	lr
	...

08001234 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001238:	6806      	ldr	r6, [r0, #0]
 800123a:	68c2      	ldr	r2, [r0, #12]
 800123c:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800123e:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001240:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001244:	4313      	orrs	r3, r2
 8001246:	6133      	str	r3, [r6, #16]
{
 8001248:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800124a:	6883      	ldr	r3, [r0, #8]
 800124c:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800124e:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001250:	4303      	orrs	r3, r0
 8001252:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001254:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001258:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 800125a:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800125e:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8001260:	4313      	orrs	r3, r2
 8001262:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001264:	6973      	ldr	r3, [r6, #20]
 8001266:	69a2      	ldr	r2, [r4, #24]
 8001268:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800126c:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800126e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001272:	6173      	str	r3, [r6, #20]
 8001274:	4b7a      	ldr	r3, [pc, #488]	; (8001460 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001276:	d17c      	bne.n	8001372 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001278:	429e      	cmp	r6, r3
 800127a:	d003      	beq.n	8001284 <UART_SetConfig+0x50>
 800127c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001280:	429e      	cmp	r6, r3
 8001282:	d144      	bne.n	800130e <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001284:	f7ff fd9a 	bl	8000dbc <HAL_RCC_GetPCLK2Freq>
 8001288:	2519      	movs	r5, #25
 800128a:	fb05 f300 	mul.w	r3, r5, r0
 800128e:	6860      	ldr	r0, [r4, #4]
 8001290:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001294:	0040      	lsls	r0, r0, #1
 8001296:	fbb3 f3f0 	udiv	r3, r3, r0
 800129a:	fbb3 f3f9 	udiv	r3, r3, r9
 800129e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80012a2:	f7ff fd8b 	bl	8000dbc <HAL_RCC_GetPCLK2Freq>
 80012a6:	6863      	ldr	r3, [r4, #4]
 80012a8:	4368      	muls	r0, r5
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	fbb0 f7f3 	udiv	r7, r0, r3
 80012b0:	f7ff fd84 	bl	8000dbc <HAL_RCC_GetPCLK2Freq>
 80012b4:	6863      	ldr	r3, [r4, #4]
 80012b6:	4368      	muls	r0, r5
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80012be:	fbb3 f3f9 	udiv	r3, r3, r9
 80012c2:	fb09 7313 	mls	r3, r9, r3, r7
 80012c6:	00db      	lsls	r3, r3, #3
 80012c8:	3332      	adds	r3, #50	; 0x32
 80012ca:	fbb3 f3f9 	udiv	r3, r3, r9
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80012d4:	f7ff fd72 	bl	8000dbc <HAL_RCC_GetPCLK2Freq>
 80012d8:	6862      	ldr	r2, [r4, #4]
 80012da:	4368      	muls	r0, r5
 80012dc:	0052      	lsls	r2, r2, #1
 80012de:	fbb0 faf2 	udiv	sl, r0, r2
 80012e2:	f7ff fd6b 	bl	8000dbc <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012e6:	6863      	ldr	r3, [r4, #4]
 80012e8:	4368      	muls	r0, r5
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80012f0:	fbb3 f3f9 	udiv	r3, r3, r9
 80012f4:	fb09 a313 	mls	r3, r9, r3, sl
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	3332      	adds	r3, #50	; 0x32
 80012fc:	fbb3 f3f9 	udiv	r3, r3, r9
 8001300:	f003 0307 	and.w	r3, r3, #7
 8001304:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001306:	443b      	add	r3, r7
 8001308:	60b3      	str	r3, [r6, #8]
 800130a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800130e:	f7ff fd45 	bl	8000d9c <HAL_RCC_GetPCLK1Freq>
 8001312:	2519      	movs	r5, #25
 8001314:	fb05 f300 	mul.w	r3, r5, r0
 8001318:	6860      	ldr	r0, [r4, #4]
 800131a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800131e:	0040      	lsls	r0, r0, #1
 8001320:	fbb3 f3f0 	udiv	r3, r3, r0
 8001324:	fbb3 f3f9 	udiv	r3, r3, r9
 8001328:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800132c:	f7ff fd36 	bl	8000d9c <HAL_RCC_GetPCLK1Freq>
 8001330:	6863      	ldr	r3, [r4, #4]
 8001332:	4368      	muls	r0, r5
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	fbb0 f7f3 	udiv	r7, r0, r3
 800133a:	f7ff fd2f 	bl	8000d9c <HAL_RCC_GetPCLK1Freq>
 800133e:	6863      	ldr	r3, [r4, #4]
 8001340:	4368      	muls	r0, r5
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	fbb0 f3f3 	udiv	r3, r0, r3
 8001348:	fbb3 f3f9 	udiv	r3, r3, r9
 800134c:	fb09 7313 	mls	r3, r9, r3, r7
 8001350:	00db      	lsls	r3, r3, #3
 8001352:	3332      	adds	r3, #50	; 0x32
 8001354:	fbb3 f3f9 	udiv	r3, r3, r9
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800135e:	f7ff fd1d 	bl	8000d9c <HAL_RCC_GetPCLK1Freq>
 8001362:	6862      	ldr	r2, [r4, #4]
 8001364:	4368      	muls	r0, r5
 8001366:	0052      	lsls	r2, r2, #1
 8001368:	fbb0 faf2 	udiv	sl, r0, r2
 800136c:	f7ff fd16 	bl	8000d9c <HAL_RCC_GetPCLK1Freq>
 8001370:	e7b9      	b.n	80012e6 <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001372:	429e      	cmp	r6, r3
 8001374:	d002      	beq.n	800137c <UART_SetConfig+0x148>
 8001376:	4b3b      	ldr	r3, [pc, #236]	; (8001464 <UART_SetConfig+0x230>)
 8001378:	429e      	cmp	r6, r3
 800137a:	d140      	bne.n	80013fe <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800137c:	f7ff fd1e 	bl	8000dbc <HAL_RCC_GetPCLK2Freq>
 8001380:	6867      	ldr	r7, [r4, #4]
 8001382:	2519      	movs	r5, #25
 8001384:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001388:	fb05 f300 	mul.w	r3, r5, r0
 800138c:	00bf      	lsls	r7, r7, #2
 800138e:	fbb3 f3f7 	udiv	r3, r3, r7
 8001392:	fbb3 f3f9 	udiv	r3, r3, r9
 8001396:	011f      	lsls	r7, r3, #4
 8001398:	f7ff fd10 	bl	8000dbc <HAL_RCC_GetPCLK2Freq>
 800139c:	6863      	ldr	r3, [r4, #4]
 800139e:	4368      	muls	r0, r5
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	fbb0 f8f3 	udiv	r8, r0, r3
 80013a6:	f7ff fd09 	bl	8000dbc <HAL_RCC_GetPCLK2Freq>
 80013aa:	6863      	ldr	r3, [r4, #4]
 80013ac:	4368      	muls	r0, r5
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80013b4:	fbb3 f3f9 	udiv	r3, r3, r9
 80013b8:	fb09 8313 	mls	r3, r9, r3, r8
 80013bc:	011b      	lsls	r3, r3, #4
 80013be:	3332      	adds	r3, #50	; 0x32
 80013c0:	fbb3 f3f9 	udiv	r3, r3, r9
 80013c4:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80013c8:	f7ff fcf8 	bl	8000dbc <HAL_RCC_GetPCLK2Freq>
 80013cc:	6862      	ldr	r2, [r4, #4]
 80013ce:	4368      	muls	r0, r5
 80013d0:	0092      	lsls	r2, r2, #2
 80013d2:	fbb0 faf2 	udiv	sl, r0, r2
 80013d6:	f7ff fcf1 	bl	8000dbc <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80013da:	6863      	ldr	r3, [r4, #4]
 80013dc:	4368      	muls	r0, r5
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80013e4:	fbb3 f3f9 	udiv	r3, r3, r9
 80013e8:	fb09 a313 	mls	r3, r9, r3, sl
 80013ec:	011b      	lsls	r3, r3, #4
 80013ee:	3332      	adds	r3, #50	; 0x32
 80013f0:	fbb3 f3f9 	udiv	r3, r3, r9
 80013f4:	f003 030f 	and.w	r3, r3, #15
 80013f8:	ea43 0308 	orr.w	r3, r3, r8
 80013fc:	e783      	b.n	8001306 <UART_SetConfig+0xd2>
 80013fe:	f7ff fccd 	bl	8000d9c <HAL_RCC_GetPCLK1Freq>
 8001402:	6867      	ldr	r7, [r4, #4]
 8001404:	2519      	movs	r5, #25
 8001406:	f04f 0964 	mov.w	r9, #100	; 0x64
 800140a:	fb05 f300 	mul.w	r3, r5, r0
 800140e:	00bf      	lsls	r7, r7, #2
 8001410:	fbb3 f3f7 	udiv	r3, r3, r7
 8001414:	fbb3 f3f9 	udiv	r3, r3, r9
 8001418:	011f      	lsls	r7, r3, #4
 800141a:	f7ff fcbf 	bl	8000d9c <HAL_RCC_GetPCLK1Freq>
 800141e:	6863      	ldr	r3, [r4, #4]
 8001420:	4368      	muls	r0, r5
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	fbb0 f8f3 	udiv	r8, r0, r3
 8001428:	f7ff fcb8 	bl	8000d9c <HAL_RCC_GetPCLK1Freq>
 800142c:	6863      	ldr	r3, [r4, #4]
 800142e:	4368      	muls	r0, r5
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	fbb0 f3f3 	udiv	r3, r0, r3
 8001436:	fbb3 f3f9 	udiv	r3, r3, r9
 800143a:	fb09 8313 	mls	r3, r9, r3, r8
 800143e:	011b      	lsls	r3, r3, #4
 8001440:	3332      	adds	r3, #50	; 0x32
 8001442:	fbb3 f3f9 	udiv	r3, r3, r9
 8001446:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800144a:	f7ff fca7 	bl	8000d9c <HAL_RCC_GetPCLK1Freq>
 800144e:	6862      	ldr	r2, [r4, #4]
 8001450:	4368      	muls	r0, r5
 8001452:	0092      	lsls	r2, r2, #2
 8001454:	fbb0 faf2 	udiv	sl, r0, r2
 8001458:	f7ff fca0 	bl	8000d9c <HAL_RCC_GetPCLK1Freq>
 800145c:	e7bd      	b.n	80013da <UART_SetConfig+0x1a6>
 800145e:	bf00      	nop
 8001460:	40011000 	.word	0x40011000
 8001464:	40011400 	.word	0x40011400

08001468 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800146a:	4604      	mov	r4, r0
 800146c:	460e      	mov	r6, r1
 800146e:	4617      	mov	r7, r2
 8001470:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001472:	6821      	ldr	r1, [r4, #0]
 8001474:	680b      	ldr	r3, [r1, #0]
 8001476:	ea36 0303 	bics.w	r3, r6, r3
 800147a:	d101      	bne.n	8001480 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 800147c:	2000      	movs	r0, #0
}
 800147e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001480:	1c6b      	adds	r3, r5, #1
 8001482:	d0f7      	beq.n	8001474 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001484:	b995      	cbnz	r5, 80014ac <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001486:	6823      	ldr	r3, [r4, #0]
 8001488:	68da      	ldr	r2, [r3, #12]
 800148a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800148e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001490:	695a      	ldr	r2, [r3, #20]
 8001492:	f022 0201 	bic.w	r2, r2, #1
 8001496:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001498:	2320      	movs	r3, #32
 800149a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800149e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80014a2:	2300      	movs	r3, #0
 80014a4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80014a8:	2003      	movs	r0, #3
 80014aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80014ac:	f7ff f8c2 	bl	8000634 <HAL_GetTick>
 80014b0:	1bc0      	subs	r0, r0, r7
 80014b2:	4285      	cmp	r5, r0
 80014b4:	d2dd      	bcs.n	8001472 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80014b6:	e7e6      	b.n	8001486 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080014b8 <HAL_UART_Init>:
{
 80014b8:	b510      	push	{r4, lr}
  if (huart == NULL)
 80014ba:	4604      	mov	r4, r0
 80014bc:	b340      	cbz	r0, 8001510 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80014be:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80014c2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80014c6:	b91b      	cbnz	r3, 80014d0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80014c8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80014cc:	f000 ff18 	bl	8002300 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80014d0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80014d2:	2324      	movs	r3, #36	; 0x24
 80014d4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80014d8:	68d3      	ldr	r3, [r2, #12]
 80014da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80014de:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80014e0:	4620      	mov	r0, r4
 80014e2:	f7ff fea7 	bl	8001234 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014e6:	6823      	ldr	r3, [r4, #0]
 80014e8:	691a      	ldr	r2, [r3, #16]
 80014ea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80014ee:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80014f0:	695a      	ldr	r2, [r3, #20]
 80014f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80014f6:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80014f8:	68da      	ldr	r2, [r3, #12]
 80014fa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80014fe:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001500:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001502:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001504:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001506:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800150a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800150e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001510:	2001      	movs	r0, #1
}
 8001512:	bd10      	pop	{r4, pc}

08001514 <HAL_UART_Transmit>:
{
 8001514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001518:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800151a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800151e:	2b20      	cmp	r3, #32
{
 8001520:	4604      	mov	r4, r0
 8001522:	460d      	mov	r5, r1
 8001524:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8001526:	d14f      	bne.n	80015c8 <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 8001528:	2900      	cmp	r1, #0
 800152a:	d04a      	beq.n	80015c2 <HAL_UART_Transmit+0xae>
 800152c:	2a00      	cmp	r2, #0
 800152e:	d048      	beq.n	80015c2 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8001530:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001534:	2b01      	cmp	r3, #1
 8001536:	d047      	beq.n	80015c8 <HAL_UART_Transmit+0xb4>
 8001538:	2301      	movs	r3, #1
 800153a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800153e:	2300      	movs	r3, #0
 8001540:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001542:	2321      	movs	r3, #33	; 0x21
 8001544:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001548:	f7ff f874 	bl	8000634 <HAL_GetTick>
    huart->TxXferSize = Size;
 800154c:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8001550:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8001552:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001556:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001558:	b29b      	uxth	r3, r3
 800155a:	b96b      	cbnz	r3, 8001578 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800155c:	463b      	mov	r3, r7
 800155e:	4632      	mov	r2, r6
 8001560:	2140      	movs	r1, #64	; 0x40
 8001562:	4620      	mov	r0, r4
 8001564:	f7ff ff80 	bl	8001468 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001568:	b9b0      	cbnz	r0, 8001598 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 800156a:	2320      	movs	r3, #32
 800156c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8001570:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001578:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800157a:	3b01      	subs	r3, #1
 800157c:	b29b      	uxth	r3, r3
 800157e:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001580:	68a3      	ldr	r3, [r4, #8]
 8001582:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001586:	4632      	mov	r2, r6
 8001588:	463b      	mov	r3, r7
 800158a:	f04f 0180 	mov.w	r1, #128	; 0x80
 800158e:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001590:	d10e      	bne.n	80015b0 <HAL_UART_Transmit+0x9c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001592:	f7ff ff69 	bl	8001468 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001596:	b110      	cbz	r0, 800159e <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8001598:	2003      	movs	r0, #3
 800159a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800159e:	882b      	ldrh	r3, [r5, #0]
 80015a0:	6822      	ldr	r2, [r4, #0]
 80015a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015a6:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80015a8:	6923      	ldr	r3, [r4, #16]
 80015aa:	b943      	cbnz	r3, 80015be <HAL_UART_Transmit+0xaa>
          pData += 2U;
 80015ac:	3502      	adds	r5, #2
 80015ae:	e7d2      	b.n	8001556 <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015b0:	f7ff ff5a 	bl	8001468 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80015b4:	2800      	cmp	r0, #0
 80015b6:	d1ef      	bne.n	8001598 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80015b8:	6823      	ldr	r3, [r4, #0]
 80015ba:	782a      	ldrb	r2, [r5, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	3501      	adds	r5, #1
 80015c0:	e7c9      	b.n	8001556 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80015c2:	2001      	movs	r0, #1
 80015c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80015c8:	2002      	movs	r0, #2
}
 80015ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080015ce <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80015ce:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80015d2:	2b20      	cmp	r3, #32
 80015d4:	d120      	bne.n	8001618 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 80015d6:	b1e9      	cbz	r1, 8001614 <HAL_UART_Receive_IT+0x46>
 80015d8:	b1e2      	cbz	r2, 8001614 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 80015da:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d01a      	beq.n	8001618 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 80015e2:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 80015e4:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015e6:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80015e8:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015ea:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80015ec:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80015f0:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 80015f2:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80015f4:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 80015f6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80015fa:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80015fe:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001600:	6951      	ldr	r1, [r2, #20]
 8001602:	f041 0101 	orr.w	r1, r1, #1
 8001606:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001608:	68d1      	ldr	r1, [r2, #12]
 800160a:	f041 0120 	orr.w	r1, r1, #32
 800160e:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8001610:	4618      	mov	r0, r3
 8001612:	4770      	bx	lr
      return HAL_ERROR;
 8001614:	2001      	movs	r0, #1
 8001616:	4770      	bx	lr
    return HAL_BUSY;
 8001618:	2002      	movs	r0, #2
}
 800161a:	4770      	bx	lr

0800161c <HAL_UART_TxCpltCallback>:
 800161c:	4770      	bx	lr

0800161e <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800161e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001622:	2b22      	cmp	r3, #34	; 0x22
{
 8001624:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001626:	d136      	bne.n	8001696 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001628:	6883      	ldr	r3, [r0, #8]
 800162a:	6901      	ldr	r1, [r0, #16]
 800162c:	6802      	ldr	r2, [r0, #0]
 800162e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001632:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001634:	d123      	bne.n	800167e <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001636:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001638:	b9e9      	cbnz	r1, 8001676 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800163a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800163e:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001642:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8001644:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001646:	3c01      	subs	r4, #1
 8001648:	b2a4      	uxth	r4, r4
 800164a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800164c:	b98c      	cbnz	r4, 8001672 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800164e:	6803      	ldr	r3, [r0, #0]
 8001650:	68da      	ldr	r2, [r3, #12]
 8001652:	f022 0220 	bic.w	r2, r2, #32
 8001656:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001658:	68da      	ldr	r2, [r3, #12]
 800165a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800165e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001660:	695a      	ldr	r2, [r3, #20]
 8001662:	f022 0201 	bic.w	r2, r2, #1
 8001666:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001668:	2320      	movs	r3, #32
 800166a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 800166e:	f000 fb05 	bl	8001c7c <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8001672:	2000      	movs	r0, #0
}
 8001674:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001676:	b2d2      	uxtb	r2, r2
 8001678:	f823 2b01 	strh.w	r2, [r3], #1
 800167c:	e7e1      	b.n	8001642 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 800167e:	b921      	cbnz	r1, 800168a <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001680:	1c59      	adds	r1, r3, #1
 8001682:	6852      	ldr	r2, [r2, #4]
 8001684:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001686:	701a      	strb	r2, [r3, #0]
 8001688:	e7dc      	b.n	8001644 <UART_Receive_IT+0x26>
 800168a:	6852      	ldr	r2, [r2, #4]
 800168c:	1c59      	adds	r1, r3, #1
 800168e:	6281      	str	r1, [r0, #40]	; 0x28
 8001690:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001694:	e7f7      	b.n	8001686 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8001696:	2002      	movs	r0, #2
 8001698:	bd10      	pop	{r4, pc}

0800169a <HAL_UART_ErrorCallback>:
 800169a:	4770      	bx	lr

0800169c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800169c:	6803      	ldr	r3, [r0, #0]
 800169e:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80016a0:	68d9      	ldr	r1, [r3, #12]
{
 80016a2:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 80016a4:	0716      	lsls	r6, r2, #28
{
 80016a6:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80016a8:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80016aa:	d107      	bne.n	80016bc <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80016ac:	0696      	lsls	r6, r2, #26
 80016ae:	d55a      	bpl.n	8001766 <HAL_UART_IRQHandler+0xca>
 80016b0:	068d      	lsls	r5, r1, #26
 80016b2:	d558      	bpl.n	8001766 <HAL_UART_IRQHandler+0xca>
}
 80016b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80016b8:	f7ff bfb1 	b.w	800161e <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80016bc:	f015 0501 	ands.w	r5, r5, #1
 80016c0:	d102      	bne.n	80016c8 <HAL_UART_IRQHandler+0x2c>
 80016c2:	f411 7f90 	tst.w	r1, #288	; 0x120
 80016c6:	d04e      	beq.n	8001766 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80016c8:	07d3      	lsls	r3, r2, #31
 80016ca:	d505      	bpl.n	80016d8 <HAL_UART_IRQHandler+0x3c>
 80016cc:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80016ce:	bf42      	ittt	mi
 80016d0:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80016d2:	f043 0301 	orrmi.w	r3, r3, #1
 80016d6:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80016d8:	0750      	lsls	r0, r2, #29
 80016da:	d504      	bpl.n	80016e6 <HAL_UART_IRQHandler+0x4a>
 80016dc:	b11d      	cbz	r5, 80016e6 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80016de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80016e0:	f043 0302 	orr.w	r3, r3, #2
 80016e4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80016e6:	0793      	lsls	r3, r2, #30
 80016e8:	d504      	bpl.n	80016f4 <HAL_UART_IRQHandler+0x58>
 80016ea:	b11d      	cbz	r5, 80016f4 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80016ec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80016ee:	f043 0304 	orr.w	r3, r3, #4
 80016f2:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80016f4:	0716      	lsls	r6, r2, #28
 80016f6:	d504      	bpl.n	8001702 <HAL_UART_IRQHandler+0x66>
 80016f8:	b11d      	cbz	r5, 8001702 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80016fa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80016fc:	f043 0308 	orr.w	r3, r3, #8
 8001700:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001702:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001704:	2b00      	cmp	r3, #0
 8001706:	d066      	beq.n	80017d6 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001708:	0695      	lsls	r5, r2, #26
 800170a:	d504      	bpl.n	8001716 <HAL_UART_IRQHandler+0x7a>
 800170c:	0688      	lsls	r0, r1, #26
 800170e:	d502      	bpl.n	8001716 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8001710:	4620      	mov	r0, r4
 8001712:	f7ff ff84 	bl	800161e <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001716:	6823      	ldr	r3, [r4, #0]
 8001718:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800171a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800171c:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 800171e:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001720:	d402      	bmi.n	8001728 <HAL_UART_IRQHandler+0x8c>
 8001722:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001726:	d01a      	beq.n	800175e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8001728:	f7ff fd76 	bl	8001218 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800172c:	6823      	ldr	r3, [r4, #0]
 800172e:	695a      	ldr	r2, [r3, #20]
 8001730:	0652      	lsls	r2, r2, #25
 8001732:	d510      	bpl.n	8001756 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001734:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001736:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001738:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800173c:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800173e:	b150      	cbz	r0, 8001756 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001740:	4b25      	ldr	r3, [pc, #148]	; (80017d8 <HAL_UART_IRQHandler+0x13c>)
 8001742:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001744:	f7fe ffe6 	bl	8000714 <HAL_DMA_Abort_IT>
 8001748:	2800      	cmp	r0, #0
 800174a:	d044      	beq.n	80017d6 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800174c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800174e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001752:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001754:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8001756:	4620      	mov	r0, r4
 8001758:	f7ff ff9f 	bl	800169a <HAL_UART_ErrorCallback>
 800175c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800175e:	f7ff ff9c 	bl	800169a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001762:	63e5      	str	r5, [r4, #60]	; 0x3c
 8001764:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001766:	0616      	lsls	r6, r2, #24
 8001768:	d527      	bpl.n	80017ba <HAL_UART_IRQHandler+0x11e>
 800176a:	060d      	lsls	r5, r1, #24
 800176c:	d525      	bpl.n	80017ba <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800176e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001772:	2a21      	cmp	r2, #33	; 0x21
 8001774:	d12f      	bne.n	80017d6 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001776:	68a2      	ldr	r2, [r4, #8]
 8001778:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800177c:	6a22      	ldr	r2, [r4, #32]
 800177e:	d117      	bne.n	80017b0 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001780:	8811      	ldrh	r1, [r2, #0]
 8001782:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001786:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001788:	6921      	ldr	r1, [r4, #16]
 800178a:	b979      	cbnz	r1, 80017ac <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 800178c:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800178e:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8001790:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001792:	3a01      	subs	r2, #1
 8001794:	b292      	uxth	r2, r2
 8001796:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001798:	b9ea      	cbnz	r2, 80017d6 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800179a:	68da      	ldr	r2, [r3, #12]
 800179c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80017a0:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80017a2:	68da      	ldr	r2, [r3, #12]
 80017a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80017ac:	3201      	adds	r2, #1
 80017ae:	e7ee      	b.n	800178e <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80017b0:	1c51      	adds	r1, r2, #1
 80017b2:	6221      	str	r1, [r4, #32]
 80017b4:	7812      	ldrb	r2, [r2, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	e7ea      	b.n	8001790 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80017ba:	0650      	lsls	r0, r2, #25
 80017bc:	d50b      	bpl.n	80017d6 <HAL_UART_IRQHandler+0x13a>
 80017be:	064a      	lsls	r2, r1, #25
 80017c0:	d509      	bpl.n	80017d6 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80017c2:	68da      	ldr	r2, [r3, #12]
 80017c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80017c8:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80017ca:	2320      	movs	r3, #32
 80017cc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80017d0:	4620      	mov	r0, r4
 80017d2:	f7ff ff23 	bl	800161c <HAL_UART_TxCpltCallback>
 80017d6:	bd70      	pop	{r4, r5, r6, pc}
 80017d8:	080017dd 	.word	0x080017dd

080017dc <UART_DMAAbortOnError>:
{
 80017dc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80017de:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 80017e0:	2300      	movs	r3, #0
 80017e2:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80017e4:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80017e6:	f7ff ff58 	bl	800169a <HAL_UART_ErrorCallback>
 80017ea:	bd08      	pop	{r3, pc}

080017ec <Queue_Full>:
{
	memset(&WizFi_Queue, 0, sizeof(WizFi_Queue));
}
uint8_t Queue_Full(void)
{
	if(WizFi_Queue.head + 1 >= MAX_BUFF)
 80017ec:	4a07      	ldr	r2, [pc, #28]	; (800180c <Queue_Full+0x20>)
 80017ee:	8813      	ldrh	r3, [r2, #0]
 80017f0:	8850      	ldrh	r0, [r2, #2]
 80017f2:	f240 31fe 	movw	r1, #1022	; 0x3fe
 80017f6:	428b      	cmp	r3, r1
 80017f8:	dd03      	ble.n	8001802 <Queue_Full+0x16>
	{
		if(WizFi_Queue.tail == 0)
			return 1;
 80017fa:	fab0 f080 	clz	r0, r0
 80017fe:	0940      	lsrs	r0, r0, #5
 8001800:	4770      	bx	lr
	}
	else
	{
		if((WizFi_Queue.head + 1) == WizFi_Queue.tail)
 8001802:	3301      	adds	r3, #1
			return 1;
 8001804:	1a1b      	subs	r3, r3, r0
 8001806:	4258      	negs	r0, r3
 8001808:	4158      	adcs	r0, r3
			return 1;
	}
	return 0;
}
 800180a:	4770      	bx	lr
 800180c:	20000218 	.word	0x20000218

08001810 <Queue_Empty>:
uint16_t Queue_Empty(void)
{
	if(WizFi_Queue.head >= WizFi_Queue.tail)
 8001810:	4b04      	ldr	r3, [pc, #16]	; (8001824 <Queue_Empty+0x14>)
 8001812:	8818      	ldrh	r0, [r3, #0]
 8001814:	885b      	ldrh	r3, [r3, #2]
 8001816:	4298      	cmp	r0, r3
		return WizFi_Queue.head - WizFi_Queue.tail;
	else
		return MAX_BUFF - WizFi_Queue.tail + WizFi_Queue.head;
 8001818:	bf38      	it	cc
 800181a:	f500 6080 	addcc.w	r0, r0, #1024	; 0x400
 800181e:	1ac0      	subs	r0, r0, r3
 8001820:	b280      	uxth	r0, r0
}
 8001822:	4770      	bx	lr
 8001824:	20000218 	.word	0x20000218

08001828 <EnQueue>:
void EnQueue(uint8_t input)
{
 8001828:	b538      	push	{r3, r4, r5, lr}
	if(WizFi_Queue.head + 1 >= MAX_BUFF)
 800182a:	4c09      	ldr	r4, [pc, #36]	; (8001850 <EnQueue+0x28>)
 800182c:	8822      	ldrh	r2, [r4, #0]
 800182e:	f240 33fe 	movw	r3, #1022	; 0x3fe
 8001832:	429a      	cmp	r2, r3
		WizFi_Queue.head = 0;
 8001834:	bfc4      	itt	gt
 8001836:	2300      	movgt	r3, #0
 8001838:	8023      	strhgt	r3, [r4, #0]
{
 800183a:	4605      	mov	r5, r0

	if(Queue_Full())
 800183c:	f7ff ffd6 	bl	80017ec <Queue_Full>
 8001840:	b920      	cbnz	r0, 800184c <EnQueue+0x24>
		return;

	WizFi_Queue.data[WizFi_Queue.head++] = input;
 8001842:	8823      	ldrh	r3, [r4, #0]
 8001844:	1c5a      	adds	r2, r3, #1
 8001846:	8022      	strh	r2, [r4, #0]
 8001848:	441c      	add	r4, r3
 800184a:	7125      	strb	r5, [r4, #4]
 800184c:	bd38      	pop	{r3, r4, r5, pc}
 800184e:	bf00      	nop
 8001850:	20000218 	.word	0x20000218

08001854 <DeQueue>:
}
uint8_t DeQueue(void)
{
	if(WizFi_Queue.tail + 1 >= MAX_BUFF)
 8001854:	4a09      	ldr	r2, [pc, #36]	; (800187c <DeQueue+0x28>)
 8001856:	8851      	ldrh	r1, [r2, #2]
{
 8001858:	b508      	push	{r3, lr}
	if(WizFi_Queue.tail + 1 >= MAX_BUFF)
 800185a:	f240 33fe 	movw	r3, #1022	; 0x3fe
 800185e:	4299      	cmp	r1, r3
		WizFi_Queue.tail = 0;
 8001860:	bfc4      	itt	gt
 8001862:	2300      	movgt	r3, #0
 8001864:	8053      	strhgt	r3, [r2, #2]

	if(Queue_Empty() == 0)
 8001866:	f7ff ffd3 	bl	8001810 <Queue_Empty>
 800186a:	b128      	cbz	r0, 8001878 <DeQueue+0x24>
		return 0xFF;

	return WizFi_Queue.data[WizFi_Queue.tail++];
 800186c:	8853      	ldrh	r3, [r2, #2]
 800186e:	1c59      	adds	r1, r3, #1
 8001870:	8051      	strh	r1, [r2, #2]
 8001872:	441a      	add	r2, r3
 8001874:	7910      	ldrb	r0, [r2, #4]
 8001876:	bd08      	pop	{r3, pc}
		return 0xFF;
 8001878:	20ff      	movs	r0, #255	; 0xff
}
 800187a:	bd08      	pop	{r3, pc}
 800187c:	20000218 	.word	0x20000218

08001880 <delay_count>:


uint8_t delay_count(uint16_t *time1, uint16_t *time2, uint16_t set_time)
{
	*time1 += 1;
 8001880:	8803      	ldrh	r3, [r0, #0]
 8001882:	3301      	adds	r3, #1
{
 8001884:	b510      	push	{r4, lr}
	*time1 += 1;
 8001886:	b29b      	uxth	r3, r3
	if(*time1 > 60000)
 8001888:	f64e 2460 	movw	r4, #60000	; 0xea60
 800188c:	42a3      	cmp	r3, r4
	*time1 += 1;
 800188e:	8003      	strh	r3, [r0, #0]
	if(*time1 > 60000)
 8001890:	d801      	bhi.n	8001896 <delay_count+0x16>
		{
			*time2 = 0;
			return 1;
		}
	}
	return 0;
 8001892:	2000      	movs	r0, #0
 8001894:	bd10      	pop	{r4, pc}
		*time2 += 1;
 8001896:	880b      	ldrh	r3, [r1, #0]
 8001898:	3301      	adds	r3, #1
 800189a:	800b      	strh	r3, [r1, #0]
		*time1 = 0;
 800189c:	2300      	movs	r3, #0
 800189e:	8003      	strh	r3, [r0, #0]
		if(*time2 > set_time)
 80018a0:	8808      	ldrh	r0, [r1, #0]
 80018a2:	4290      	cmp	r0, r2
 80018a4:	d9f5      	bls.n	8001892 <delay_count+0x12>
			*time2 = 0;
 80018a6:	800b      	strh	r3, [r1, #0]
			return 1;
 80018a8:	2001      	movs	r0, #1
}
 80018aa:	bd10      	pop	{r4, pc}

080018ac <match_str>:
		}
	}
	return 0;
}
uint8_t match_str(uint8_t *data, uint16_t len, uint8_t *M_data)
{
 80018ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018ae:	4615      	mov	r5, r2
 80018b0:	4604      	mov	r4, r0
 80018b2:	1847      	adds	r7, r0, r1
	uint16_t cnt = 0;
	for(cnt=0; cnt < len; cnt++)
 80018b4:	42bc      	cmp	r4, r7
 80018b6:	d101      	bne.n	80018bc <match_str+0x10>
		{
			if(strncmp(data+cnt, M_data, strlen(M_data)) == 0)
				return 1;
		}
	}
	return 0;
 80018b8:	2000      	movs	r0, #0
 80018ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if(data[cnt]==M_data[0])
 80018bc:	4626      	mov	r6, r4
 80018be:	782b      	ldrb	r3, [r5, #0]
 80018c0:	7832      	ldrb	r2, [r6, #0]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	f104 0401 	add.w	r4, r4, #1
 80018c8:	d1f4      	bne.n	80018b4 <match_str+0x8>
			if(strncmp(data+cnt, M_data, strlen(M_data)) == 0)
 80018ca:	4628      	mov	r0, r5
 80018cc:	f7fe fc88 	bl	80001e0 <strlen>
 80018d0:	4629      	mov	r1, r5
 80018d2:	4602      	mov	r2, r0
 80018d4:	4630      	mov	r0, r6
 80018d6:	f000 feed 	bl	80026b4 <strncmp>
 80018da:	2800      	cmp	r0, #0
 80018dc:	d1ea      	bne.n	80018b4 <match_str+0x8>
				return 1;
 80018de:	2001      	movs	r0, #1
}
 80018e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080018e4 <AT_CMD_Proc.part.2>:
	}
	printf("send[%d]%s\r\n", len, cmd_buff);
	send_U_message(cmd_buff, len);
	return len;
}
int AT_CMD_Proc(uint8_t *cmd, enum cmd_send_type type, uint8_t sock, uint16_t val, uint8_t *S_data, uint8_t *re_data, uint16_t time)
 80018e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018e8:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80018ec:	4607      	mov	r7, r0
 80018ee:	460e      	mov	r6, r1
		if(delay_count(&Proc_cnt, &Proc_cnt1, 3))
			req = 2;
	}
	else
	{
		data_len = Queue_Empty();
 80018f0:	f7ff ff8e 	bl	8001810 <Queue_Empty>
 80018f4:	4b22      	ldr	r3, [pc, #136]	; (8001980 <AT_CMD_Proc.part.2+0x9c>)
		if((data_len > 0) &&(data_len == pre_len))
 80018f6:	2800      	cmp	r0, #0
 80018f8:	d03f      	beq.n	800197a <AT_CMD_Proc.part.2+0x96>
 80018fa:	781a      	ldrb	r2, [r3, #0]
 80018fc:	4282      	cmp	r2, r0
 80018fe:	d13c      	bne.n	800197a <AT_CMD_Proc.part.2+0x96>
 8001900:	2400      	movs	r4, #0
		{
			while(Queue_Empty())
 8001902:	f7ff ff85 	bl	8001810 <Queue_Empty>
 8001906:	f104 0801 	add.w	r8, r4, #1
 800190a:	4605      	mov	r5, r0
 800190c:	b2a4      	uxth	r4, r4
 800190e:	b9d0      	cbnz	r0, 8001946 <AT_CMD_Proc.part.2+0x62>
			{
				temp_buf[temp_index++] = DeQueue();
			}
			temp_buf[temp_index] = 0;
			printf("recv[%d]%s \r\n", temp_index, temp_buf);
 8001910:	466a      	mov	r2, sp
 8001912:	4621      	mov	r1, r4
			temp_buf[temp_index] = 0;
 8001914:	f80d 0004 	strb.w	r0, [sp, r4]
			printf("recv[%d]%s \r\n", temp_index, temp_buf);
 8001918:	481a      	ldr	r0, [pc, #104]	; (8001984 <AT_CMD_Proc.part.2+0xa0>)
 800191a:	f000 fe2b 	bl	8002574 <iprintf>
			if(match_str(temp_buf, strlen(temp_buf), re_data))
 800191e:	4668      	mov	r0, sp
 8001920:	f7fe fc5e 	bl	80001e0 <strlen>
 8001924:	463a      	mov	r2, r7
 8001926:	b281      	uxth	r1, r0
 8001928:	4668      	mov	r0, sp
 800192a:	f7ff ffbf 	bl	80018ac <match_str>
 800192e:	b180      	cbz	r0, 8001952 <AT_CMD_Proc.part.2+0x6e>
			{
				req = 0;
 8001930:	4b15      	ldr	r3, [pc, #84]	; (8001988 <AT_CMD_Proc.part.2+0xa4>)
 8001932:	701d      	strb	r5, [r3, #0]
				Proc_cnt = 0;
 8001934:	4b15      	ldr	r3, [pc, #84]	; (800198c <AT_CMD_Proc.part.2+0xa8>)
 8001936:	801d      	strh	r5, [r3, #0]
				Proc_cnt1 = 0;
 8001938:	4b15      	ldr	r3, [pc, #84]	; (8001990 <AT_CMD_Proc.part.2+0xac>)
				return 1;
 800193a:	2001      	movs	r0, #1
				Proc_cnt1 = 0;
 800193c:	801d      	strh	r5, [r3, #0]
			req = 0;
			retry++;
		}
	}
	return 0;
}
 800193e:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
 8001942:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				temp_buf[temp_index++] = DeQueue();
 8001946:	f7ff ff85 	bl	8001854 <DeQueue>
 800194a:	f80d 0004 	strb.w	r0, [sp, r4]
 800194e:	4644      	mov	r4, r8
 8001950:	e7d7      	b.n	8001902 <AT_CMD_Proc.part.2+0x1e>
				retry++;
 8001952:	4a10      	ldr	r2, [pc, #64]	; (8001994 <AT_CMD_Proc.part.2+0xb0>)
 8001954:	7813      	ldrb	r3, [r2, #0]
 8001956:	3301      	adds	r3, #1
 8001958:	7013      	strb	r3, [r2, #0]
		if(delay_count(&Proc_cnt, &Proc_cnt1, time))
 800195a:	4632      	mov	r2, r6
 800195c:	490c      	ldr	r1, [pc, #48]	; (8001990 <AT_CMD_Proc.part.2+0xac>)
 800195e:	480b      	ldr	r0, [pc, #44]	; (800198c <AT_CMD_Proc.part.2+0xa8>)
 8001960:	f7ff ff8e 	bl	8001880 <delay_count>
 8001964:	2200      	movs	r2, #0
 8001966:	2800      	cmp	r0, #0
 8001968:	d0e9      	beq.n	800193e <AT_CMD_Proc.part.2+0x5a>
			req = 0;
 800196a:	4b07      	ldr	r3, [pc, #28]	; (8001988 <AT_CMD_Proc.part.2+0xa4>)
			retry++;
 800196c:	4909      	ldr	r1, [pc, #36]	; (8001994 <AT_CMD_Proc.part.2+0xb0>)
			req = 0;
 800196e:	701a      	strb	r2, [r3, #0]
			retry++;
 8001970:	780b      	ldrb	r3, [r1, #0]
 8001972:	3301      	adds	r3, #1
 8001974:	700b      	strb	r3, [r1, #0]
	return 0;
 8001976:	4610      	mov	r0, r2
 8001978:	e7e1      	b.n	800193e <AT_CMD_Proc.part.2+0x5a>
			pre_len = data_len;
 800197a:	7018      	strb	r0, [r3, #0]
 800197c:	e7ed      	b.n	800195a <AT_CMD_Proc.part.2+0x76>
 800197e:	bf00      	nop
 8001980:	200001fc 	.word	0x200001fc
 8001984:	08003cc3 	.word	0x08003cc3
 8001988:	200001fd 	.word	0x200001fd
 800198c:	200001f8 	.word	0x200001f8
 8001990:	200001fa 	.word	0x200001fa
 8001994:	200001fe 	.word	0x200001fe

08001998 <Check_init>:
{
 8001998:	b570      	push	{r4, r5, r6, lr}
	uint16_t wait_time = 0, cnt = 0;
 800199a:	2500      	movs	r5, #0
{
 800199c:	b09a      	sub	sp, #104	; 0x68
	uint16_t wait_time = 0, cnt = 0;
 800199e:	462c      	mov	r4, r5
		if(wait_time >60000)
 80019a0:	f64e 2660 	movw	r6, #60000	; 0xea60
	while(SPI_RECV_Proc() == 0)
 80019a4:	f000 fa1a 	bl	8001ddc <SPI_RECV_Proc>
 80019a8:	b108      	cbz	r0, 80019ae <Check_init+0x16>
 80019aa:	2400      	movs	r4, #0
 80019ac:	e008      	b.n	80019c0 <Check_init+0x28>
		wait_time++;
 80019ae:	3401      	adds	r4, #1
 80019b0:	b2a4      	uxth	r4, r4
		if(wait_time >60000)
 80019b2:	42b4      	cmp	r4, r6
 80019b4:	d9f6      	bls.n	80019a4 <Check_init+0xc>
			cnt++;
 80019b6:	3501      	adds	r5, #1
 80019b8:	b2ad      	uxth	r5, r5
			if(cnt>30)
 80019ba:	2d1e      	cmp	r5, #30
 80019bc:	4604      	mov	r4, r0
 80019be:	d9f1      	bls.n	80019a4 <Check_init+0xc>
	while(Queue_Empty())
 80019c0:	f7ff ff26 	bl	8001810 <Queue_Empty>
 80019c4:	1c65      	adds	r5, r4, #1
 80019c6:	b2e4      	uxtb	r4, r4
 80019c8:	b9a8      	cbnz	r0, 80019f6 <Check_init+0x5e>
	temp_buf[temp_index] = 0;
 80019ca:	ab1a      	add	r3, sp, #104	; 0x68
 80019cc:	4423      	add	r3, r4
	printf("recv[%d]%s \r\n", temp_index, temp_buf);
 80019ce:	aa01      	add	r2, sp, #4
	temp_buf[temp_index] = 0;
 80019d0:	f803 0c64 	strb.w	r0, [r3, #-100]
	printf("recv[%d]%s \r\n", temp_index, temp_buf);
 80019d4:	4621      	mov	r1, r4
 80019d6:	480d      	ldr	r0, [pc, #52]	; (8001a0c <Check_init+0x74>)
 80019d8:	f000 fdcc 	bl	8002574 <iprintf>
	if(match_str(temp_buf, strlen(temp_buf), "ready\r\n"))
 80019dc:	a801      	add	r0, sp, #4
 80019de:	f7fe fbff 	bl	80001e0 <strlen>
 80019e2:	4a0b      	ldr	r2, [pc, #44]	; (8001a10 <Check_init+0x78>)
 80019e4:	b281      	uxth	r1, r0
 80019e6:	a801      	add	r0, sp, #4
 80019e8:	f7ff ff60 	bl	80018ac <match_str>
}
 80019ec:	3000      	adds	r0, #0
 80019ee:	bf18      	it	ne
 80019f0:	2001      	movne	r0, #1
 80019f2:	b01a      	add	sp, #104	; 0x68
 80019f4:	bd70      	pop	{r4, r5, r6, pc}
		SPI_RECV_Proc();
 80019f6:	f000 f9f1 	bl	8001ddc <SPI_RECV_Proc>
		temp_buf[temp_index++] = DeQueue();
 80019fa:	f7ff ff2b 	bl	8001854 <DeQueue>
 80019fe:	ab1a      	add	r3, sp, #104	; 0x68
 8001a00:	1919      	adds	r1, r3, r4
 8001a02:	462c      	mov	r4, r5
 8001a04:	f801 0c64 	strb.w	r0, [r1, #-100]
 8001a08:	e7da      	b.n	80019c0 <Check_init+0x28>
 8001a0a:	bf00      	nop
 8001a0c:	08003cc3 	.word	0x08003cc3
 8001a10:	08003cbb 	.word	0x08003cbb

08001a14 <AT_CMD_send>:
{
 8001a14:	b510      	push	{r4, lr}
 8001a16:	b0c2      	sub	sp, #264	; 0x108
	if(type == none)
 8001a18:	b929      	cbnz	r1, 8001a26 <AT_CMD_send+0x12>
		len = sprintf((char*)cmd_buff,"AT+%s=%d\r\n", cmd, val);
 8001a1a:	491f      	ldr	r1, [pc, #124]	; (8001a98 <AT_CMD_send+0x84>)
 8001a1c:	4602      	mov	r2, r0
		len = sprintf((char*)cmd_buff,"AT+%s=%s\r\n", cmd, S_data);
 8001a1e:	a802      	add	r0, sp, #8
 8001a20:	f000 fe24 	bl	800266c <siprintf>
 8001a24:	e006      	b.n	8001a34 <AT_CMD_send+0x20>
	else if(type == noneval)
 8001a26:	2901      	cmp	r1, #1
 8001a28:	d111      	bne.n	8001a4e <AT_CMD_send+0x3a>
		len = sprintf((char*)cmd_buff,"AT+%s\r\n", cmd);
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	491b      	ldr	r1, [pc, #108]	; (8001a9c <AT_CMD_send+0x88>)
 8001a2e:	a802      	add	r0, sp, #8
 8001a30:	f000 fe1c 	bl	800266c <siprintf>
		len = sprintf((char*)cmd_buff,"AT+%s=%d,%d\r\n", cmd, sock, val);
 8001a34:	4604      	mov	r4, r0
	printf("send[%d]%s\r\n", len, cmd_buff);
 8001a36:	aa02      	add	r2, sp, #8
 8001a38:	4601      	mov	r1, r0
 8001a3a:	4819      	ldr	r0, [pc, #100]	; (8001aa0 <AT_CMD_send+0x8c>)
 8001a3c:	f000 fd9a 	bl	8002574 <iprintf>
	send_U_message(cmd_buff, len);
 8001a40:	a802      	add	r0, sp, #8
 8001a42:	b2a1      	uxth	r1, r4
 8001a44:	f000 f942 	bl	8001ccc <send_U_message>
}
 8001a48:	4620      	mov	r0, r4
 8001a4a:	b042      	add	sp, #264	; 0x108
 8001a4c:	bd10      	pop	{r4, pc}
	else if(type == CUR_int)
 8001a4e:	2902      	cmp	r1, #2
 8001a50:	d102      	bne.n	8001a58 <AT_CMD_send+0x44>
		len = sprintf((char*)cmd_buff,"AT+%s_CUR=%d\r\n", cmd, val);
 8001a52:	4602      	mov	r2, r0
 8001a54:	4913      	ldr	r1, [pc, #76]	; (8001aa4 <AT_CMD_send+0x90>)
 8001a56:	e7e2      	b.n	8001a1e <AT_CMD_send+0xa>
	else if(type == DEF_int)
 8001a58:	2903      	cmp	r1, #3
 8001a5a:	d102      	bne.n	8001a62 <AT_CMD_send+0x4e>
		len = sprintf((char*)cmd_buff,"AT+%s_DEF=%d\r\n", cmd, val);
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	4912      	ldr	r1, [pc, #72]	; (8001aa8 <AT_CMD_send+0x94>)
 8001a60:	e7dd      	b.n	8001a1e <AT_CMD_send+0xa>
	else if(type == CUR_str)
 8001a62:	2904      	cmp	r1, #4
 8001a64:	d103      	bne.n	8001a6e <AT_CMD_send+0x5a>
		len = sprintf((char*)cmd_buff,"AT+%s_CUR=%s\r\n", cmd, S_data);
 8001a66:	9b44      	ldr	r3, [sp, #272]	; 0x110
 8001a68:	4910      	ldr	r1, [pc, #64]	; (8001aac <AT_CMD_send+0x98>)
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	e7d7      	b.n	8001a1e <AT_CMD_send+0xa>
	else if(type == DEF_str)
 8001a6e:	2905      	cmp	r1, #5
 8001a70:	d103      	bne.n	8001a7a <AT_CMD_send+0x66>
		len = sprintf((char*)cmd_buff,"AT+%s_DEF=%s\r\n", cmd, S_data);
 8001a72:	9b44      	ldr	r3, [sp, #272]	; 0x110
 8001a74:	490e      	ldr	r1, [pc, #56]	; (8001ab0 <AT_CMD_send+0x9c>)
 8001a76:	4602      	mov	r2, r0
 8001a78:	e7d1      	b.n	8001a1e <AT_CMD_send+0xa>
	else if(type == none_str)
 8001a7a:	2906      	cmp	r1, #6
 8001a7c:	d103      	bne.n	8001a86 <AT_CMD_send+0x72>
		len = sprintf((char*)cmd_buff,"AT+%s=%s\r\n", cmd, S_data);
 8001a7e:	9b44      	ldr	r3, [sp, #272]	; 0x110
 8001a80:	490c      	ldr	r1, [pc, #48]	; (8001ab4 <AT_CMD_send+0xa0>)
 8001a82:	4602      	mov	r2, r0
 8001a84:	e7cb      	b.n	8001a1e <AT_CMD_send+0xa>
		len = sprintf((char*)cmd_buff,"AT+%s=%d,%d\r\n", cmd, sock, val);
 8001a86:	9300      	str	r3, [sp, #0]
 8001a88:	490b      	ldr	r1, [pc, #44]	; (8001ab8 <AT_CMD_send+0xa4>)
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	a802      	add	r0, sp, #8
 8001a90:	f000 fdec 	bl	800266c <siprintf>
 8001a94:	e7ce      	b.n	8001a34 <AT_CMD_send+0x20>
 8001a96:	bf00      	nop
 8001a98:	08003be9 	.word	0x08003be9
 8001a9c:	08003bf4 	.word	0x08003bf4
 8001aa0:	08003c51 	.word	0x08003c51
 8001aa4:	08003bfc 	.word	0x08003bfc
 8001aa8:	08003c0b 	.word	0x08003c0b
 8001aac:	08003c1a 	.word	0x08003c1a
 8001ab0:	08003c29 	.word	0x08003c29
 8001ab4:	08003c38 	.word	0x08003c38
 8001ab8:	08003c43 	.word	0x08003c43

08001abc <AT_CMD_Proc>:
{
 8001abc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if(req == 0)
 8001abe:	4d14      	ldr	r5, [pc, #80]	; (8001b10 <AT_CMD_Proc+0x54>)
{
 8001ac0:	f8dd e020 	ldr.w	lr, [sp, #32]
	if(req == 0)
 8001ac4:	782c      	ldrb	r4, [r5, #0]
{
 8001ac6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001ac8:	f8bd 7028 	ldrh.w	r7, [sp, #40]	; 0x28
	if(req == 0)
 8001acc:	b964      	cbnz	r4, 8001ae8 <AT_CMD_Proc+0x2c>
		AT_CMD_send(cmd, type, sock, val, S_data);
 8001ace:	f8cd e000 	str.w	lr, [sp]
 8001ad2:	f7ff ff9f 	bl	8001a14 <AT_CMD_send>
		req = 1;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	702b      	strb	r3, [r5, #0]
		Proc_cnt = 0;
 8001ada:	4b0e      	ldr	r3, [pc, #56]	; (8001b14 <AT_CMD_Proc+0x58>)
 8001adc:	801c      	strh	r4, [r3, #0]
		Proc_cnt1 = 0;
 8001ade:	4b0e      	ldr	r3, [pc, #56]	; (8001b18 <AT_CMD_Proc+0x5c>)
 8001ae0:	801c      	strh	r4, [r3, #0]
}
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	b003      	add	sp, #12
 8001ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	else if(req == 1)
 8001ae8:	2c01      	cmp	r4, #1
 8001aea:	d109      	bne.n	8001b00 <AT_CMD_Proc+0x44>
		if(delay_count(&Proc_cnt, &Proc_cnt1, 3))
 8001aec:	2203      	movs	r2, #3
 8001aee:	490a      	ldr	r1, [pc, #40]	; (8001b18 <AT_CMD_Proc+0x5c>)
 8001af0:	4808      	ldr	r0, [pc, #32]	; (8001b14 <AT_CMD_Proc+0x58>)
 8001af2:	f7ff fec5 	bl	8001880 <delay_count>
 8001af6:	2800      	cmp	r0, #0
 8001af8:	d0f3      	beq.n	8001ae2 <AT_CMD_Proc+0x26>
			req = 2;
 8001afa:	2302      	movs	r3, #2
 8001afc:	702b      	strb	r3, [r5, #0]
 8001afe:	e7f0      	b.n	8001ae2 <AT_CMD_Proc+0x26>
 8001b00:	4639      	mov	r1, r7
 8001b02:	4630      	mov	r0, r6
}
 8001b04:	b003      	add	sp, #12
 8001b06:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8001b0a:	f7ff beeb 	b.w	80018e4 <AT_CMD_Proc.part.2>
 8001b0e:	bf00      	nop
 8001b10:	200001fd 	.word	0x200001fd
 8001b14:	200001f8 	.word	0x200001f8
 8001b18:	200001fa 	.word	0x200001fa

08001b1c <AT_Connect_Proc>:
		}
	}
	return 0;
}
int AT_Connect_Proc(void)
{
 8001b1c:	b530      	push	{r4, r5, lr}
	static uint8_t seq = 0;
	switch(seq)
 8001b1e:	4d24      	ldr	r5, [pc, #144]	; (8001bb0 <AT_Connect_Proc+0x94>)
 8001b20:	782b      	ldrb	r3, [r5, #0]
{
 8001b22:	b085      	sub	sp, #20
	switch(seq)
 8001b24:	2b03      	cmp	r3, #3
 8001b26:	d810      	bhi.n	8001b4a <AT_Connect_Proc+0x2e>
 8001b28:	e8df f003 	tbb	[pc, r3]
 8001b2c:	31251402 	.word	0x31251402
	{
	case 0:		//CWMODE_CUR = 1
		if(AT_CMD_Proc("CWMODE", CUR_int, 0, 1, 0, "OK", 3))
 8001b30:	2303      	movs	r3, #3
 8001b32:	2400      	movs	r4, #0
 8001b34:	9302      	str	r3, [sp, #8]
 8001b36:	4b1f      	ldr	r3, [pc, #124]	; (8001bb4 <AT_Connect_Proc+0x98>)
 8001b38:	9301      	str	r3, [sp, #4]
 8001b3a:	9400      	str	r4, [sp, #0]
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	4622      	mov	r2, r4
 8001b40:	2102      	movs	r1, #2
 8001b42:	481d      	ldr	r0, [pc, #116]	; (8001bb8 <AT_Connect_Proc+0x9c>)
 8001b44:	f7ff ffba 	bl	8001abc <AT_CMD_Proc>
 8001b48:	b908      	cbnz	r0, 8001b4e <AT_Connect_Proc+0x32>
	case 3:
		if(AT_CMD_Proc("CIPSTART", none_str, 0, 0, "\"TCP\",\"192.168.0.2\",5001", "OK", 100))
			return 1;
		break;
	}
	return 0;
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	e02e      	b.n	8001bac <AT_Connect_Proc+0x90>
			seq = 2;
 8001b4e:	2302      	movs	r3, #2
			seq++;
 8001b50:	702b      	strb	r3, [r5, #0]
 8001b52:	e7fa      	b.n	8001b4a <AT_Connect_Proc+0x2e>
		if(AT_CMD_Proc("CWLAP", noneval, 0, 0, 0, "OK", 100))
 8001b54:	2364      	movs	r3, #100	; 0x64
 8001b56:	2400      	movs	r4, #0
 8001b58:	9302      	str	r3, [sp, #8]
 8001b5a:	4818      	ldr	r0, [pc, #96]	; (8001bbc <AT_Connect_Proc+0xa0>)
 8001b5c:	4b15      	ldr	r3, [pc, #84]	; (8001bb4 <AT_Connect_Proc+0x98>)
 8001b5e:	9301      	str	r3, [sp, #4]
 8001b60:	9400      	str	r4, [sp, #0]
 8001b62:	4623      	mov	r3, r4
 8001b64:	4622      	mov	r2, r4
 8001b66:	2101      	movs	r1, #1
		if(AT_CMD_Proc("CWJAP", CUR_str, 0, 0, "\"Teddy_AP\",\"12345678\"", "WIFI GOT IP", 1000))
 8001b68:	f7ff ffa8 	bl	8001abc <AT_CMD_Proc>
 8001b6c:	2800      	cmp	r0, #0
 8001b6e:	d0ec      	beq.n	8001b4a <AT_Connect_Proc+0x2e>
			seq++;
 8001b70:	782b      	ldrb	r3, [r5, #0]
 8001b72:	3301      	adds	r3, #1
 8001b74:	e7ec      	b.n	8001b50 <AT_Connect_Proc+0x34>
		if(AT_CMD_Proc("CWJAP", CUR_str, 0, 0, "\"Teddy_AP\",\"12345678\"", "WIFI GOT IP", 1000))
 8001b76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b7a:	9302      	str	r3, [sp, #8]
 8001b7c:	4b10      	ldr	r3, [pc, #64]	; (8001bc0 <AT_Connect_Proc+0xa4>)
 8001b7e:	9301      	str	r3, [sp, #4]
 8001b80:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <AT_Connect_Proc+0xa8>)
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	2300      	movs	r3, #0
 8001b86:	461a      	mov	r2, r3
 8001b88:	2104      	movs	r1, #4
 8001b8a:	480f      	ldr	r0, [pc, #60]	; (8001bc8 <AT_Connect_Proc+0xac>)
 8001b8c:	e7ec      	b.n	8001b68 <AT_Connect_Proc+0x4c>
		if(AT_CMD_Proc("CIPSTART", none_str, 0, 0, "\"TCP\",\"192.168.0.2\",5001", "OK", 100))
 8001b8e:	2364      	movs	r3, #100	; 0x64
 8001b90:	9302      	str	r3, [sp, #8]
 8001b92:	4b08      	ldr	r3, [pc, #32]	; (8001bb4 <AT_Connect_Proc+0x98>)
 8001b94:	9301      	str	r3, [sp, #4]
 8001b96:	4b0d      	ldr	r3, [pc, #52]	; (8001bcc <AT_Connect_Proc+0xb0>)
 8001b98:	9300      	str	r3, [sp, #0]
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	2106      	movs	r1, #6
 8001ba0:	480b      	ldr	r0, [pc, #44]	; (8001bd0 <AT_Connect_Proc+0xb4>)
 8001ba2:	f7ff ff8b 	bl	8001abc <AT_CMD_Proc>
 8001ba6:	3000      	adds	r0, #0
 8001ba8:	bf18      	it	ne
 8001baa:	2001      	movne	r0, #1
}
 8001bac:	b005      	add	sp, #20
 8001bae:	bd30      	pop	{r4, r5, pc}
 8001bb0:	200001ff 	.word	0x200001ff
 8001bb4:	08003cb8 	.word	0x08003cb8
 8001bb8:	08003c5e 	.word	0x08003c5e
 8001bbc:	08003c65 	.word	0x08003c65
 8001bc0:	08003cd1 	.word	0x08003cd1
 8001bc4:	08003c71 	.word	0x08003c71
 8001bc8:	08003c6b 	.word	0x08003c6b
 8001bcc:	08003c90 	.word	0x08003c90
 8001bd0:	08003c87 	.word	0x08003c87

08001bd4 <AT_SEND_Proc>:
int AT_SEND_Proc(uint8_t *data, uint16_t len)
{
 8001bd4:	b570      	push	{r4, r5, r6, lr}
 8001bd6:	b09e      	sub	sp, #120	; 0x78
	uint16_t wait_time = 60000;
	uint8_t temp_buf[100], temp_index = 0;
	AT_CMD_Proc("CIPSEND", none, 0, len, 0, ">", 10);
 8001bd8:	230a      	movs	r3, #10
 8001bda:	2400      	movs	r4, #0
 8001bdc:	9302      	str	r3, [sp, #8]
 8001bde:	4b19      	ldr	r3, [pc, #100]	; (8001c44 <AT_SEND_Proc+0x70>)
 8001be0:	9301      	str	r3, [sp, #4]
{
 8001be2:	4606      	mov	r6, r0
 8001be4:	460d      	mov	r5, r1
	AT_CMD_Proc("CIPSEND", none, 0, len, 0, ">", 10);
 8001be6:	460b      	mov	r3, r1
 8001be8:	9400      	str	r4, [sp, #0]
 8001bea:	4621      	mov	r1, r4
 8001bec:	4622      	mov	r2, r4
 8001bee:	4816      	ldr	r0, [pc, #88]	; (8001c48 <AT_SEND_Proc+0x74>)
 8001bf0:	f7ff ff64 	bl	8001abc <AT_CMD_Proc>
	send_U_message(data, len);
 8001bf4:	4629      	mov	r1, r5
 8001bf6:	4630      	mov	r0, r6
 8001bf8:	f000 f868 	bl	8001ccc <send_U_message>
	while(--wait_time > 0);
	while(Queue_Empty())
 8001bfc:	f7ff fe08 	bl	8001810 <Queue_Empty>
 8001c00:	1c65      	adds	r5, r4, #1
 8001c02:	b2e4      	uxtb	r4, r4
 8001c04:	b9a8      	cbnz	r0, 8001c32 <AT_SEND_Proc+0x5e>
	{
		temp_buf[temp_index++] = DeQueue();
	}
	temp_buf[temp_index] = 0;
 8001c06:	ab1e      	add	r3, sp, #120	; 0x78
 8001c08:	4423      	add	r3, r4
	printf("recv[%d]%s \r\n", temp_index, temp_buf);
 8001c0a:	aa05      	add	r2, sp, #20
	temp_buf[temp_index] = 0;
 8001c0c:	f803 0c64 	strb.w	r0, [r3, #-100]
	printf("recv[%d]%s \r\n", temp_index, temp_buf);
 8001c10:	4621      	mov	r1, r4
 8001c12:	480e      	ldr	r0, [pc, #56]	; (8001c4c <AT_SEND_Proc+0x78>)
 8001c14:	f000 fcae 	bl	8002574 <iprintf>
	if(match_str(temp_buf, strlen(temp_buf), "SEND OK"))
 8001c18:	a805      	add	r0, sp, #20
 8001c1a:	f7fe fae1 	bl	80001e0 <strlen>
 8001c1e:	4a0c      	ldr	r2, [pc, #48]	; (8001c50 <AT_SEND_Proc+0x7c>)
 8001c20:	b281      	uxth	r1, r0
 8001c22:	a805      	add	r0, sp, #20
 8001c24:	f7ff fe42 	bl	80018ac <match_str>
	{
		return 1;
	}
	return 0;
}
 8001c28:	3000      	adds	r0, #0
 8001c2a:	bf18      	it	ne
 8001c2c:	2001      	movne	r0, #1
 8001c2e:	b01e      	add	sp, #120	; 0x78
 8001c30:	bd70      	pop	{r4, r5, r6, pc}
		temp_buf[temp_index++] = DeQueue();
 8001c32:	f7ff fe0f 	bl	8001854 <DeQueue>
 8001c36:	ab1e      	add	r3, sp, #120	; 0x78
 8001c38:	441c      	add	r4, r3
 8001c3a:	f804 0c64 	strb.w	r0, [r4, #-100]
 8001c3e:	462c      	mov	r4, r5
 8001c40:	e7dc      	b.n	8001bfc <AT_SEND_Proc+0x28>
 8001c42:	bf00      	nop
 8001c44:	08003cb1 	.word	0x08003cb1
 8001c48:	08003ca9 	.word	0x08003ca9
 8001c4c:	08003cc3 	.word	0x08003cc3
 8001c50:	08003cb3 	.word	0x08003cb3

08001c54 <_write>:
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */
uint8_t rxData;

int _write(int fd, char *str, int len)
{
 8001c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for(int i=0; i<len; i++)
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)&str[i], 1, 0xFFFF);
 8001c56:	4f08      	ldr	r7, [pc, #32]	; (8001c78 <_write+0x24>)
{
 8001c58:	460e      	mov	r6, r1
 8001c5a:	4615      	mov	r5, r2
	for(int i=0; i<len; i++)
 8001c5c:	2400      	movs	r4, #0
 8001c5e:	42ac      	cmp	r4, r5
 8001c60:	db01      	blt.n	8001c66 <_write+0x12>
	}
	return len;
}
 8001c62:	4628      	mov	r0, r5
 8001c64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		HAL_UART_Transmit(&huart2, (uint8_t *)&str[i], 1, 0xFFFF);
 8001c66:	1931      	adds	r1, r6, r4
 8001c68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	4638      	mov	r0, r7
 8001c70:	f7ff fc50 	bl	8001514 <HAL_UART_Transmit>
	for(int i=0; i<len; i++)
 8001c74:	3401      	adds	r4, #1
 8001c76:	e7f2      	b.n	8001c5e <_write+0xa>
 8001c78:	20000e7c 	.word	0x20000e7c

08001c7c <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001c7c:	b510      	push	{r4, lr}
    */

     /*
       loop back received data
     */
     HAL_UART_Receive_IT(&huart2, &rxData, 1);
 8001c7e:	4c09      	ldr	r4, [pc, #36]	; (8001ca4 <HAL_UART_RxCpltCallback+0x28>)
 8001c80:	4809      	ldr	r0, [pc, #36]	; (8001ca8 <HAL_UART_RxCpltCallback+0x2c>)
 8001c82:	2201      	movs	r2, #1
 8001c84:	4621      	mov	r1, r4
 8001c86:	f7ff fca2 	bl	80015ce <HAL_UART_Receive_IT>
     //HAL_UART_Transmit(&huart2, &rxData, 1, 1000);
     RX_BUFFER[RX_Index++] = rxData;
 8001c8a:	4b08      	ldr	r3, [pc, #32]	; (8001cac <HAL_UART_RxCpltCallback+0x30>)
 8001c8c:	881a      	ldrh	r2, [r3, #0]
 8001c8e:	1c51      	adds	r1, r2, #1
 8001c90:	8019      	strh	r1, [r3, #0]
 8001c92:	7823      	ldrb	r3, [r4, #0]
 8001c94:	4906      	ldr	r1, [pc, #24]	; (8001cb0 <HAL_UART_RxCpltCallback+0x34>)
     if(rxData == '\n')
 8001c96:	2b0a      	cmp	r3, #10
     RX_BUFFER[RX_Index++] = rxData;
 8001c98:	548b      	strb	r3, [r1, r2]
     {
    	 RX_Flag = 1;
 8001c9a:	bf02      	ittt	eq
 8001c9c:	4b05      	ldreq	r3, [pc, #20]	; (8001cb4 <HAL_UART_RxCpltCallback+0x38>)
 8001c9e:	2201      	moveq	r2, #1
 8001ca0:	701a      	strbeq	r2, [r3, #0]
 8001ca2:	bd10      	pop	{r4, pc}
 8001ca4:	20000a20 	.word	0x20000a20
 8001ca8:	20000e7c 	.word	0x20000e7c
 8001cac:	20000202 	.word	0x20000202
 8001cb0:	20000c21 	.word	0x20000c21
 8001cb4:	20000200 	.word	0x20000200

08001cb8 <HAL_GPIO_EXTI_Callback>:
     }
}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if(GPIO_Pin == GPIO_PIN_8)
 8001cb8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
	{
		Spi_rx_flag = 1;
 8001cbc:	bf02      	ittt	eq
 8001cbe:	4b02      	ldreq	r3, [pc, #8]	; (8001cc8 <HAL_GPIO_EXTI_Callback+0x10>)
 8001cc0:	2201      	moveq	r2, #1
 8001cc2:	701a      	strbeq	r2, [r3, #0]
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	20000204 	.word	0x20000204

08001ccc <send_U_message>:
	}
}
void send_U_message(uint8_t *data, uint16_t len)
{
 8001ccc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001cd0:	b085      	sub	sp, #20
  int i;
  //HAL_UART_Transmit(&huart1, data, len, 0xFFFF);
  //read TX_BUFF_AVAIL
  uint8_t temp_CMD, retry = 0, err = 0, dum = 0xFF, rx_temp[2];
 8001cd2:	23ff      	movs	r3, #255	; 0xff
  uint16_t spi_rx_len = 0, cnt, TX_len;
  memset(TX_BUFFER,0, sizeof(TX_BUFFER));
 8001cd4:	f44f 7200 	mov.w	r2, #512	; 0x200
{
 8001cd8:	4680      	mov	r8, r0
 8001cda:	460f      	mov	r7, r1
  memset(TX_BUFFER,0, sizeof(TX_BUFFER));
 8001cdc:	483a      	ldr	r0, [pc, #232]	; (8001dc8 <send_U_message+0xfc>)
  uint8_t temp_CMD, retry = 0, err = 0, dum = 0xFF, rx_temp[2];
 8001cde:	f88d 300b 	strb.w	r3, [sp, #11]
  memset(TX_BUFFER,0, sizeof(TX_BUFFER));
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	f000 fc3d 	bl	8002562 <memset>
  SPI_CS_OFF;
  temp_CMD = SPI_REG_TX_BUFF_AVAIL;
 8001ce8:	ad04      	add	r5, sp, #16
  SPI_CS_OFF;
 8001cea:	2200      	movs	r2, #0
 8001cec:	2140      	movs	r1, #64	; 0x40
 8001cee:	4837      	ldr	r0, [pc, #220]	; (8001dcc <send_U_message+0x100>)
  cnt = 0;
  while((spi_rx_len != 0xffff) && (0 == (spi_rx_len & 0x02)))
  {
    retry++;
    HAL_SPI_TransmitReceive(&hspi1, &temp_CMD, TX_BUFFER, 1, 10);
 8001cf0:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8001dc8 <send_U_message+0xfc>
 8001cf4:	4c36      	ldr	r4, [pc, #216]	; (8001dd0 <send_U_message+0x104>)
  SPI_CS_OFF;
 8001cf6:	f7fe fdf5 	bl	80008e4 <HAL_GPIO_WritePin>
  temp_CMD = SPI_REG_TX_BUFF_AVAIL;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	f805 3d06 	strb.w	r3, [r5, #-6]!
  uint16_t spi_rx_len = 0, cnt, TX_len;
 8001d00:	2300      	movs	r3, #0
  while((spi_rx_len != 0xffff) && (0 == (spi_rx_len & 0x02)))
 8001d02:	079b      	lsls	r3, r3, #30
 8001d04:	d422      	bmi.n	8001d4c <send_U_message+0x80>
    HAL_SPI_TransmitReceive(&hspi1, &temp_CMD, TX_BUFFER, 1, 10);
 8001d06:	260a      	movs	r6, #10
 8001d08:	2301      	movs	r3, #1
 8001d0a:	464a      	mov	r2, r9
 8001d0c:	4629      	mov	r1, r5
 8001d0e:	9600      	str	r6, [sp, #0]
 8001d10:	4620      	mov	r0, r4
 8001d12:	f7ff f90a 	bl	8000f2a <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1, &dum, &rx_temp[0], 1, 10);
 8001d16:	2301      	movs	r3, #1
 8001d18:	aa03      	add	r2, sp, #12
 8001d1a:	f10d 010b 	add.w	r1, sp, #11
 8001d1e:	9600      	str	r6, [sp, #0]
 8001d20:	4620      	mov	r0, r4
 8001d22:	f7ff f902 	bl	8000f2a <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1, &dum, &rx_temp[1], 1, 10);
 8001d26:	2301      	movs	r3, #1
 8001d28:	f10d 020d 	add.w	r2, sp, #13
 8001d2c:	9600      	str	r6, [sp, #0]
 8001d2e:	f10d 010b 	add.w	r1, sp, #11
 8001d32:	4620      	mov	r0, r4
 8001d34:	f7ff f8f9 	bl	8000f2a <HAL_SPI_TransmitReceive>
    spi_rx_len = rx_temp[0] | (rx_temp[1] << 8);
 8001d38:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8001d3c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8001d40:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  while((spi_rx_len != 0xffff) && (0 == (spi_rx_len & 0x02)))
 8001d44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d1da      	bne.n	8001d02 <send_U_message+0x36>
      err = 1;
      break;
    }
  }
  SPI_CS_ON;
  TX_len = len + 2;
 8001d4c:	1cbc      	adds	r4, r7, #2
  SPI_CS_ON;
 8001d4e:	2201      	movs	r2, #1
 8001d50:	2140      	movs	r1, #64	; 0x40
 8001d52:	481e      	ldr	r0, [pc, #120]	; (8001dcc <send_U_message+0x100>)
  TX_len = len + 2;
 8001d54:	b2a4      	uxth	r4, r4
  SPI_CS_ON;
 8001d56:	f7fe fdc5 	bl	80008e4 <HAL_GPIO_WritePin>
  if(TX_len % 4)
 8001d5a:	07a2      	lsls	r2, r4, #30
 8001d5c:	d12e      	bne.n	8001dbc <send_U_message+0xf0>
  {
    printf("[%d]%0.2X ",i, RX_BUFFER[i]);
  }
  printf("\r\n");
#endif
  printf("trans[%d] : %s\r\n", len, data);
 8001d5e:	4642      	mov	r2, r8
 8001d60:	4639      	mov	r1, r7
 8001d62:	481c      	ldr	r0, [pc, #112]	; (8001dd4 <send_U_message+0x108>)
  if(err==0)
  {
    SPI_CS_OFF;
    temp_CMD = SPI_CMD_TX_CMD;
    HAL_SPI_TransmitReceive(&hspi1, &temp_CMD, TX_BUFFER, 1, 10);
 8001d64:	4e18      	ldr	r6, [pc, #96]	; (8001dc8 <send_U_message+0xfc>)
  printf("trans[%d] : %s\r\n", len, data);
 8001d66:	f000 fc05 	bl	8002574 <iprintf>
    SPI_CS_OFF;
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	2140      	movs	r1, #64	; 0x40
 8001d6e:	4817      	ldr	r0, [pc, #92]	; (8001dcc <send_U_message+0x100>)
 8001d70:	f7fe fdb8 	bl	80008e4 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, &temp_CMD, TX_BUFFER, 1, 10);
 8001d74:	f04f 090a 	mov.w	r9, #10
    temp_CMD = SPI_CMD_TX_CMD;
 8001d78:	2391      	movs	r3, #145	; 0x91
 8001d7a:	f88d 300a 	strb.w	r3, [sp, #10]
    HAL_SPI_TransmitReceive(&hspi1, &temp_CMD, TX_BUFFER, 1, 10);
 8001d7e:	4632      	mov	r2, r6
 8001d80:	2301      	movs	r3, #1
 8001d82:	4629      	mov	r1, r5
 8001d84:	f8cd 9000 	str.w	r9, [sp]
 8001d88:	4811      	ldr	r0, [pc, #68]	; (8001dd0 <send_U_message+0x104>)
 8001d8a:	f7ff f8ce 	bl	8000f2a <HAL_SPI_TransmitReceive>
    memcpy(TX_BUFFER , &len, sizeof(len));
 8001d8e:	4630      	mov	r0, r6
    memcpy(TX_BUFFER + 2, data, TX_len);
 8001d90:	4622      	mov	r2, r4
 8001d92:	4641      	mov	r1, r8
    memcpy(TX_BUFFER , &len, sizeof(len));
 8001d94:	f820 7b02 	strh.w	r7, [r0], #2
    memcpy(TX_BUFFER + 2, data, TX_len);
 8001d98:	f000 fbd8 	bl	800254c <memcpy>
    HAL_SPI_TransmitReceive(&hspi1, TX_BUFFER, RX_BUFFER, TX_len, 10);
 8001d9c:	4623      	mov	r3, r4
 8001d9e:	4631      	mov	r1, r6
 8001da0:	f8cd 9000 	str.w	r9, [sp]
 8001da4:	4a0c      	ldr	r2, [pc, #48]	; (8001dd8 <send_U_message+0x10c>)
 8001da6:	480a      	ldr	r0, [pc, #40]	; (8001dd0 <send_U_message+0x104>)
 8001da8:	f7ff f8bf 	bl	8000f2a <HAL_SPI_TransmitReceive>

    SPI_CS_ON;
 8001dac:	2201      	movs	r2, #1
 8001dae:	2140      	movs	r1, #64	; 0x40
 8001db0:	4806      	ldr	r0, [pc, #24]	; (8001dcc <send_U_message+0x100>)
 8001db2:	f7fe fd97 	bl	80008e4 <HAL_GPIO_WritePin>
      printf("[%d]%0.2X ",i, TX_BUFFER[i]);
    }
    printf("\r\n");
#endif
  }
}
 8001db6:	b005      	add	sp, #20
 8001db8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    TX_len = ((TX_len + 3)/4) << 2;
 8001dbc:	1ce3      	adds	r3, r4, #3
 8001dbe:	f64f 74fc 	movw	r4, #65532	; 0xfffc
 8001dc2:	401c      	ands	r4, r3
 8001dc4:	e7cb      	b.n	8001d5e <send_U_message+0x92>
 8001dc6:	bf00      	nop
 8001dc8:	20000a21 	.word	0x20000a21
 8001dcc:	40020400 	.word	0x40020400
 8001dd0:	20000e24 	.word	0x20000e24
 8001dd4:	08003d59 	.word	0x08003d59
 8001dd8:	20000c21 	.word	0x20000c21

08001ddc <SPI_RECV_Proc>:
int SPI_RECV_Proc(void)
{
 8001ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t temp_CMD, dum = 0xFF, dum2=0x00,rx_temp[2];
 8001dde:	2700      	movs	r7, #0
{
 8001de0:	b085      	sub	sp, #20
  uint8_t temp_CMD, dum = 0xFF, dum2=0x00,rx_temp[2];
 8001de2:	23ff      	movs	r3, #255	; 0xff
  uint16_t i;
  
#if debug1
  printf("SPI Interrupt input\r\n");
#endif
  SPI_CS_OFF;
 8001de4:	463a      	mov	r2, r7
 8001de6:	2140      	movs	r1, #64	; 0x40
 8001de8:	4849      	ldr	r0, [pc, #292]	; (8001f10 <SPI_RECV_Proc+0x134>)
  uint8_t temp_CMD, dum = 0xFF, dum2=0x00,rx_temp[2];
 8001dea:	f88d 300a 	strb.w	r3, [sp, #10]
  temp_CMD = SPI_REG_INT_STTS;
 8001dee:	ae04      	add	r6, sp, #16
  uint8_t temp_CMD, dum = 0xFF, dum2=0x00,rx_temp[2];
 8001df0:	f88d 700b 	strb.w	r7, [sp, #11]
  SPI_CS_OFF;
 8001df4:	f7fe fd76 	bl	80008e4 <HAL_GPIO_WritePin>
  temp_CMD = SPI_REG_INT_STTS;
 8001df8:	2306      	movs	r3, #6
 8001dfa:	f806 3d07 	strb.w	r3, [r6, #-7]!
  HAL_SPI_TransmitReceive(&hspi1, &temp_CMD, TX_BUFFER, 1, 10);
 8001dfe:	250a      	movs	r5, #10
 8001e00:	2301      	movs	r3, #1
 8001e02:	4a44      	ldr	r2, [pc, #272]	; (8001f14 <SPI_RECV_Proc+0x138>)
 8001e04:	9500      	str	r5, [sp, #0]
 8001e06:	4631      	mov	r1, r6
 8001e08:	4843      	ldr	r0, [pc, #268]	; (8001f18 <SPI_RECV_Proc+0x13c>)
 8001e0a:	f7ff f88e 	bl	8000f2a <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, &dum, &rx_temp[0], 1, 10);
 8001e0e:	2301      	movs	r3, #1
 8001e10:	aa03      	add	r2, sp, #12
 8001e12:	eb0d 0105 	add.w	r1, sp, r5
 8001e16:	9500      	str	r5, [sp, #0]
 8001e18:	483f      	ldr	r0, [pc, #252]	; (8001f18 <SPI_RECV_Proc+0x13c>)
 8001e1a:	f7ff f886 	bl	8000f2a <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, &dum, &rx_temp[1], 1, 10);
 8001e1e:	2301      	movs	r3, #1
 8001e20:	f10d 020d 	add.w	r2, sp, #13
 8001e24:	eb0d 0105 	add.w	r1, sp, r5
 8001e28:	9500      	str	r5, [sp, #0]
 8001e2a:	483b      	ldr	r0, [pc, #236]	; (8001f18 <SPI_RECV_Proc+0x13c>)
 8001e2c:	f7ff f87d 	bl	8000f2a <HAL_SPI_TransmitReceive>
  spi_rx_len = rx_temp[0] | (rx_temp[1] << 8);
 8001e30:	f89d 000d 	ldrb.w	r0, [sp, #13]
 8001e34:	f89d 400c 	ldrb.w	r4, [sp, #12]
  SPI_CS_ON;
 8001e38:	2201      	movs	r2, #1
  spi_rx_len = rx_temp[0] | (rx_temp[1] << 8);
 8001e3a:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
  SPI_CS_ON;
 8001e3e:	2140      	movs	r1, #64	; 0x40
 8001e40:	4833      	ldr	r0, [pc, #204]	; (8001f10 <SPI_RECV_Proc+0x134>)
 8001e42:	f7fe fd4f 	bl	80008e4 <HAL_GPIO_WritePin>
#if debug1
  printf("SPI_REG_INT_STTS[%d]\r\n", spi_rx_len);
#endif
  if((spi_rx_len != 0xffff) && (spi_rx_len & 0x01))
 8001e46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e4a:	429c      	cmp	r4, r3
 8001e4c:	d02d      	beq.n	8001eaa <SPI_RECV_Proc+0xce>
 8001e4e:	07e3      	lsls	r3, r4, #31
 8001e50:	d52a      	bpl.n	8001ea8 <SPI_RECV_Proc+0xcc>
  {
    SPI_CS_OFF;
 8001e52:	463a      	mov	r2, r7
 8001e54:	2140      	movs	r1, #64	; 0x40
 8001e56:	482e      	ldr	r0, [pc, #184]	; (8001f10 <SPI_RECV_Proc+0x134>)
 8001e58:	f7fe fd44 	bl	80008e4 <HAL_GPIO_WritePin>
    temp_CMD = SPI_REG_RX_DAT_LEN;
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	f88d 3009 	strb.w	r3, [sp, #9]
    HAL_SPI_TransmitReceive(&hspi1, &temp_CMD, TX_BUFFER, 1, 10);
 8001e62:	4a2c      	ldr	r2, [pc, #176]	; (8001f14 <SPI_RECV_Proc+0x138>)
 8001e64:	9500      	str	r5, [sp, #0]
 8001e66:	2301      	movs	r3, #1
 8001e68:	4631      	mov	r1, r6
 8001e6a:	482b      	ldr	r0, [pc, #172]	; (8001f18 <SPI_RECV_Proc+0x13c>)
 8001e6c:	f7ff f85d 	bl	8000f2a <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1, &dum, &rx_temp[0], 1, 10);
 8001e70:	2301      	movs	r3, #1
 8001e72:	aa03      	add	r2, sp, #12
 8001e74:	eb0d 0105 	add.w	r1, sp, r5
 8001e78:	9500      	str	r5, [sp, #0]
 8001e7a:	4827      	ldr	r0, [pc, #156]	; (8001f18 <SPI_RECV_Proc+0x13c>)
 8001e7c:	f7ff f855 	bl	8000f2a <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1, &dum, &rx_temp[1], 1, 10);
 8001e80:	f10d 020d 	add.w	r2, sp, #13
 8001e84:	eb0d 0105 	add.w	r1, sp, r5
 8001e88:	9500      	str	r5, [sp, #0]
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	4822      	ldr	r0, [pc, #136]	; (8001f18 <SPI_RECV_Proc+0x13c>)
 8001e8e:	f7ff f84c 	bl	8000f2a <HAL_SPI_TransmitReceive>
    spi_rx_len = rx_temp[0] | (rx_temp[1] << 8);
 8001e92:	f89d 000d 	ldrb.w	r0, [sp, #13]
 8001e96:	f89d 400c 	ldrb.w	r4, [sp, #12]
    SPI_CS_ON;
 8001e9a:	2201      	movs	r2, #1
    spi_rx_len = rx_temp[0] | (rx_temp[1] << 8);
 8001e9c:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
    SPI_CS_ON;
 8001ea0:	2140      	movs	r1, #64	; 0x40
 8001ea2:	481b      	ldr	r0, [pc, #108]	; (8001f10 <SPI_RECV_Proc+0x134>)
 8001ea4:	f7fe fd1e 	bl	80008e4 <HAL_GPIO_WritePin>
  }
#if debug1
    printf("SPI_REG_RX_DAT_LEN[%d]\r\n", spi_rx_len);
#endif
  if(spi_rx_len > 0)
 8001ea8:	b384      	cbz	r4, 8001f0c <SPI_RECV_Proc+0x130>
  {
    SPI_CS_OFF;
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2140      	movs	r1, #64	; 0x40
 8001eae:	4818      	ldr	r0, [pc, #96]	; (8001f10 <SPI_RECV_Proc+0x134>)
 8001eb0:	f7fe fd18 	bl	80008e4 <HAL_GPIO_WritePin>
    temp_CMD = SPI_CMD_RX_DATA;
    HAL_SPI_TransmitReceive(&hspi1, &temp_CMD, &dum2, 1, 10);
 8001eb4:	250a      	movs	r5, #10
 8001eb6:	4631      	mov	r1, r6
    temp_CMD = SPI_CMD_RX_DATA;
 8001eb8:	2310      	movs	r3, #16
    //memset(TX_BUFFER1, 0, sizeof(TX_BUFFER1));
#if 1
    HAL_SPI_TransmitReceive(&hspi1, &dum, TX_BUFFER1, spi_rx_len, 10);
 8001eba:	4e18      	ldr	r6, [pc, #96]	; (8001f1c <SPI_RECV_Proc+0x140>)
    temp_CMD = SPI_CMD_RX_DATA;
 8001ebc:	f88d 3009 	strb.w	r3, [sp, #9]
    HAL_SPI_TransmitReceive(&hspi1, &temp_CMD, &dum2, 1, 10);
 8001ec0:	9500      	str	r5, [sp, #0]
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	f10d 020b 	add.w	r2, sp, #11
 8001ec8:	4813      	ldr	r0, [pc, #76]	; (8001f18 <SPI_RECV_Proc+0x13c>)
 8001eca:	f7ff f82e 	bl	8000f2a <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&hspi1, &dum, TX_BUFFER1, spi_rx_len, 10);
 8001ece:	9500      	str	r5, [sp, #0]
 8001ed0:	4623      	mov	r3, r4
 8001ed2:	eb0d 0105 	add.w	r1, sp, r5
 8001ed6:	4632      	mov	r2, r6
 8001ed8:	480f      	ldr	r0, [pc, #60]	; (8001f18 <SPI_RECV_Proc+0x13c>)
 8001eda:	f7ff f826 	bl	8000f2a <HAL_SPI_TransmitReceive>
    TX_BUFFER1[spi_rx_len+1] = 0;
 8001ede:	1933      	adds	r3, r6, r4
 8001ee0:	2500      	movs	r5, #0
 8001ee2:	705d      	strb	r5, [r3, #1]
    for(i=0; i<spi_rx_len; i++)
    {
      EnQueue(TX_BUFFER1[i]);
 8001ee4:	5d70      	ldrb	r0, [r6, r5]
 8001ee6:	3501      	adds	r5, #1
 8001ee8:	f7ff fc9e 	bl	8001828 <EnQueue>
    for(i=0; i<spi_rx_len; i++)
 8001eec:	b2ab      	uxth	r3, r5
 8001eee:	42a3      	cmp	r3, r4
 8001ef0:	d3f8      	bcc.n	8001ee4 <SPI_RECV_Proc+0x108>
        HAL_SPI_TransmitReceive(&hspi1, &dum, &rx_temp[0], 1, 10);
        TX_BUFFER1[i] =rx_temp[0];
      }
      TX_BUFFER1[i++]=0;
#endif
    SPI_CS_ON;
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	2140      	movs	r1, #64	; 0x40
 8001ef6:	4806      	ldr	r0, [pc, #24]	; (8001f10 <SPI_RECV_Proc+0x134>)
 8001ef8:	f7fe fcf4 	bl	80008e4 <HAL_GPIO_WritePin>
    {
      printf("[%d]%0.2X ",i, TX_BUFFER1[i]);
    }
    printf("\r\n");
#endif
    printf("RX data[%d]:%s \r\n", spi_rx_len, TX_BUFFER1);
 8001efc:	4a07      	ldr	r2, [pc, #28]	; (8001f1c <SPI_RECV_Proc+0x140>)
 8001efe:	4808      	ldr	r0, [pc, #32]	; (8001f20 <SPI_RECV_Proc+0x144>)
 8001f00:	4621      	mov	r1, r4
 8001f02:	f000 fb37 	bl	8002574 <iprintf>
    return 1;
 8001f06:	2001      	movs	r0, #1
  }
  return 0;
}
 8001f08:	b005      	add	sp, #20
 8001f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return 0;
 8001f0c:	4620      	mov	r0, r4
 8001f0e:	e7fb      	b.n	8001f08 <SPI_RECV_Proc+0x12c>
 8001f10:	40020400 	.word	0x40020400
 8001f14:	20000a21 	.word	0x20000a21
 8001f18:	20000e24 	.word	0x20000e24
 8001f1c:	20000ebc 	.word	0x20000ebc
 8001f20:	08003cdd 	.word	0x08003cdd

08001f24 <check_US_cmd>:
int check_US_cmd(void)
{
 8001f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f28:	4c13      	ldr	r4, [pc, #76]	; (8001f78 <check_US_cmd+0x54>)
  int cnt;
  for(cnt=0; cnt<RX_Index; cnt++)
 8001f2a:	4e14      	ldr	r6, [pc, #80]	; (8001f7c <check_US_cmd+0x58>)
  {
    if(isalpha(RX_BUFFER[cnt]))
    {
      if(strncmp(RX_BUFFER + cnt, "CONNECT", 6) == 0)
 8001f2c:	4f14      	ldr	r7, [pc, #80]	; (8001f80 <check_US_cmd+0x5c>)
      {
        return 1;
      }
      else if(strncmp(RX_BUFFER + cnt, "SEND DATA", 9) == 0)
 8001f2e:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8001f84 <check_US_cmd+0x60>
  for(cnt=0; cnt<RX_Index; cnt++)
 8001f32:	2500      	movs	r5, #0
 8001f34:	8833      	ldrh	r3, [r6, #0]
 8001f36:	429d      	cmp	r5, r3
 8001f38:	db02      	blt.n	8001f40 <check_US_cmd+0x1c>
        return 2;
      }

    }
  }
  return 0;
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(isalpha(RX_BUFFER[cnt]))
 8001f40:	f000 fae4 	bl	800250c <__locale_ctype_ptr>
 8001f44:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8001f48:	4418      	add	r0, r3
 8001f4a:	7843      	ldrb	r3, [r0, #1]
 8001f4c:	079b      	lsls	r3, r3, #30
 8001f4e:	d00b      	beq.n	8001f68 <check_US_cmd+0x44>
      if(strncmp(RX_BUFFER + cnt, "CONNECT", 6) == 0)
 8001f50:	2206      	movs	r2, #6
 8001f52:	4639      	mov	r1, r7
 8001f54:	4620      	mov	r0, r4
 8001f56:	f000 fbad 	bl	80026b4 <strncmp>
 8001f5a:	b138      	cbz	r0, 8001f6c <check_US_cmd+0x48>
      else if(strncmp(RX_BUFFER + cnt, "SEND DATA", 9) == 0)
 8001f5c:	2209      	movs	r2, #9
 8001f5e:	4641      	mov	r1, r8
 8001f60:	4620      	mov	r0, r4
 8001f62:	f000 fba7 	bl	80026b4 <strncmp>
 8001f66:	b120      	cbz	r0, 8001f72 <check_US_cmd+0x4e>
  for(cnt=0; cnt<RX_Index; cnt++)
 8001f68:	3501      	adds	r5, #1
 8001f6a:	e7e3      	b.n	8001f34 <check_US_cmd+0x10>
        return 1;
 8001f6c:	2001      	movs	r0, #1
 8001f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return 2;
 8001f72:	2002      	movs	r0, #2
}
 8001f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f78:	20000c20 	.word	0x20000c20
 8001f7c:	20000202 	.word	0x20000202
 8001f80:	08003cef 	.word	0x08003cef
 8001f84:	08003cf7 	.word	0x08003cf7

08001f88 <main_proc>:
void main_proc(int *main_seq)
{
 8001f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f8a:	4605      	mov	r5, r0
 8001f8c:	f5ad 7d7b 	sub.w	sp, sp, #1004	; 0x3ec
  uint16_t cnt;
  uint8_t TEST_DATA[1000]="0123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789012345678901234567890123456789";
 8001f90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f94:	491c      	ldr	r1, [pc, #112]	; (8002008 <main_proc+0x80>)
 8001f96:	4668      	mov	r0, sp
 8001f98:	f000 fad8 	bl	800254c <memcpy>
  switch(*main_seq)
 8001f9c:	682b      	ldr	r3, [r5, #0]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d004      	beq.n	8001fac <main_proc+0x24>
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d00c      	beq.n	8001fc0 <main_proc+0x38>
    *main_seq =0;
    break;
    default :
    break;
  }
}
 8001fa6:	f50d 7d7b 	add.w	sp, sp, #1004	; 0x3ec
 8001faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(AT_Connect_Proc() == 1)
 8001fac:	f7ff fdb6 	bl	8001b1c <AT_Connect_Proc>
 8001fb0:	2801      	cmp	r0, #1
 8001fb2:	d1f8      	bne.n	8001fa6 <main_proc+0x1e>
      printf("Connect Success !!\r\n");
 8001fb4:	4815      	ldr	r0, [pc, #84]	; (800200c <main_proc+0x84>)
 8001fb6:	f000 fb51 	bl	800265c <puts>
    *main_seq =0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	602b      	str	r3, [r5, #0]
}
 8001fbe:	e7f2      	b.n	8001fa6 <main_proc+0x1e>
        printf("SPI SEND OK[%d]\r\n", cnt);
 8001fc0:	4e13      	ldr	r6, [pc, #76]	; (8002010 <main_proc+0x88>)
        printf("SPI SEND Fail[%d]\r\n", cnt);
 8001fc2:	4f14      	ldr	r7, [pc, #80]	; (8002014 <main_proc+0x8c>)
  switch(*main_seq)
 8001fc4:	2400      	movs	r4, #0
      if(AT_SEND_Proc(TEST_DATA, 1000)==0)
 8001fc6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001fca:	4668      	mov	r0, sp
 8001fcc:	f7ff fe02 	bl	8001bd4 <AT_SEND_Proc>
        printf("SPI SEND Fail[%d]\r\n", cnt);
 8001fd0:	4621      	mov	r1, r4
      if(AT_SEND_Proc(TEST_DATA, 1000)==0)
 8001fd2:	b9a8      	cbnz	r0, 8002000 <main_proc+0x78>
        printf("SPI SEND Fail[%d]\r\n", cnt);
 8001fd4:	4638      	mov	r0, r7
 8001fd6:	f000 facd 	bl	8002574 <iprintf>
        cnt--;
 8001fda:	3c01      	subs	r4, #1
 8001fdc:	b2a4      	uxth	r4, r4
    for(cnt=0; cnt<1048; cnt++)
 8001fde:	3401      	adds	r4, #1
 8001fe0:	b2a4      	uxth	r4, r4
 8001fe2:	f5b4 6f83 	cmp.w	r4, #1048	; 0x418
 8001fe6:	d3ee      	bcc.n	8001fc6 <main_proc+0x3e>
      printf("SPI SEND Fail Last\r\n");
 8001fe8:	4c0b      	ldr	r4, [pc, #44]	; (8002018 <main_proc+0x90>)
    while(AT_SEND_Proc(TEST_DATA, 575)==0)
 8001fea:	f240 213f 	movw	r1, #575	; 0x23f
 8001fee:	4668      	mov	r0, sp
 8001ff0:	f7ff fdf0 	bl	8001bd4 <AT_SEND_Proc>
 8001ff4:	2800      	cmp	r0, #0
 8001ff6:	d1e0      	bne.n	8001fba <main_proc+0x32>
      printf("SPI SEND Fail Last\r\n");
 8001ff8:	4620      	mov	r0, r4
 8001ffa:	f000 fb2f 	bl	800265c <puts>
 8001ffe:	e7f4      	b.n	8001fea <main_proc+0x62>
        printf("SPI SEND OK[%d]\r\n", cnt);
 8002000:	4630      	mov	r0, r6
 8002002:	f000 fab7 	bl	8002574 <iprintf>
 8002006:	e7ea      	b.n	8001fde <main_proc+0x56>
 8002008:	08003800 	.word	0x08003800
 800200c:	08003d0b 	.word	0x08003d0b
 8002010:	08003d33 	.word	0x08003d33
 8002014:	08003d1f 	.word	0x08003d1f
 8002018:	08003d45 	.word	0x08003d45

0800201c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800201c:	b530      	push	{r4, r5, lr}
 800201e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002020:	2230      	movs	r2, #48	; 0x30
 8002022:	2100      	movs	r1, #0
 8002024:	a808      	add	r0, sp, #32
 8002026:	f000 fa9c 	bl	8002562 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800202a:	2100      	movs	r1, #0
 800202c:	2214      	movs	r2, #20
 800202e:	a803      	add	r0, sp, #12
 8002030:	f000 fa97 	bl	8002562 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002034:	2400      	movs	r4, #0
 8002036:	4b1c      	ldr	r3, [pc, #112]	; (80020a8 <SystemClock_Config+0x8c>)
 8002038:	9401      	str	r4, [sp, #4]
 800203a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800203c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002040:	641a      	str	r2, [r3, #64]	; 0x40
 8002042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002044:	4a19      	ldr	r2, [pc, #100]	; (80020ac <SystemClock_Config+0x90>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002046:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800204a:	9301      	str	r3, [sp, #4]
 800204c:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800204e:	9402      	str	r4, [sp, #8]
 8002050:	6813      	ldr	r3, [r2, #0]
 8002052:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002056:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800205a:	6013      	str	r3, [r2, #0]
 800205c:	6813      	ldr	r3, [r2, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800205e:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002060:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002064:	9302      	str	r3, [sp, #8]
 8002066:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002068:	2301      	movs	r3, #1
 800206a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800206c:	2310      	movs	r3, #16
 800206e:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002070:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002072:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002076:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002078:	2304      	movs	r3, #4
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800207a:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800207c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800207e:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002080:	2307      	movs	r3, #7
 8002082:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002084:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002086:	950e      	str	r5, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002088:	f7fe fc3e 	bl	8000908 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800208c:	230f      	movs	r3, #15
 800208e:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002090:	4629      	mov	r1, r5
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002092:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002096:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002098:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800209a:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800209c:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800209e:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020a0:	f7fe fde2 	bl	8000c68 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80020a4:	b015      	add	sp, #84	; 0x54
 80020a6:	bd30      	pop	{r4, r5, pc}
 80020a8:	40023800 	.word	0x40023800
 80020ac:	40007000 	.word	0x40007000

080020b0 <main>:
{
 80020b0:	b500      	push	{lr}
 80020b2:	b08b      	sub	sp, #44	; 0x2c
  int main_seq = 0;
 80020b4:	2400      	movs	r4, #0
 80020b6:	9400      	str	r4, [sp, #0]
  HAL_Init();
 80020b8:	f7fe fa96 	bl	80005e8 <HAL_Init>
  SystemClock_Config();
 80020bc:	f7ff ffae 	bl	800201c <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c0:	2214      	movs	r2, #20
 80020c2:	4621      	mov	r1, r4
 80020c4:	eb0d 0002 	add.w	r0, sp, r2
 80020c8:	f000 fa4b 	bl	8002562 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020cc:	4b4b      	ldr	r3, [pc, #300]	; (80021fc <main+0x14c>)
 80020ce:	9401      	str	r4, [sp, #4]
 80020d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80020d2:	484b      	ldr	r0, [pc, #300]	; (8002200 <main+0x150>)
  huart2.Instance = USART2;
 80020d4:	4d4b      	ldr	r5, [pc, #300]	; (8002204 <main+0x154>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020d6:	f042 0204 	orr.w	r2, r2, #4
 80020da:	631a      	str	r2, [r3, #48]	; 0x30
 80020dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020de:	f002 0204 	and.w	r2, r2, #4
 80020e2:	9201      	str	r2, [sp, #4]
 80020e4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020e6:	9402      	str	r4, [sp, #8]
 80020e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80020ee:	631a      	str	r2, [r3, #48]	; 0x30
 80020f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020f2:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80020f6:	9202      	str	r2, [sp, #8]
 80020f8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fa:	9403      	str	r4, [sp, #12]
 80020fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020fe:	f042 0201 	orr.w	r2, r2, #1
 8002102:	631a      	str	r2, [r3, #48]	; 0x30
 8002104:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002106:	f002 0201 	and.w	r2, r2, #1
 800210a:	9203      	str	r2, [sp, #12]
 800210c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800210e:	9404      	str	r4, [sp, #16]
 8002110:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002112:	f042 0202 	orr.w	r2, r2, #2
 8002116:	631a      	str	r2, [r3, #48]	; 0x30
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800211e:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002120:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8002122:	2140      	movs	r1, #64	; 0x40
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002124:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8002126:	f7fe fbdd 	bl	80008e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800212a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800212e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002130:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002132:	4b35      	ldr	r3, [pc, #212]	; (8002208 <main+0x158>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002134:	4835      	ldr	r0, [pc, #212]	; (800220c <main+0x15c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002136:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002138:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800213a:	f7fe fafd 	bl	8000738 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800213e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002142:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002144:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002146:	4b32      	ldr	r3, [pc, #200]	; (8002210 <main+0x160>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002148:	4832      	ldr	r0, [pc, #200]	; (8002214 <main+0x164>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800214a:	9306      	str	r3, [sp, #24]

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800214c:	2601      	movs	r6, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002150:	f7fe faf2 	bl	8000738 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002154:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002156:	a905      	add	r1, sp, #20
 8002158:	4829      	ldr	r0, [pc, #164]	; (8002200 <main+0x150>)
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800215a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800215c:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002160:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002162:	f7fe fae9 	bl	8000738 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002166:	4621      	mov	r1, r4
 8002168:	4622      	mov	r2, r4
 800216a:	2017      	movs	r0, #23
 800216c:	f7fe fa7a 	bl	8000664 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002170:	2017      	movs	r0, #23
 8002172:	f7fe faab 	bl	80006cc <HAL_NVIC_EnableIRQ>
  hspi1.Instance = SPI1;
 8002176:	4828      	ldr	r0, [pc, #160]	; (8002218 <main+0x168>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002178:	4a28      	ldr	r2, [pc, #160]	; (800221c <main+0x16c>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800217a:	6084      	str	r4, [r0, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800217c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002180:	e880 000c 	stmia.w	r0, {r2, r3}
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002184:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002188:	6183      	str	r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 800218a:	230a      	movs	r3, #10
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800218c:	60c4      	str	r4, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800218e:	6104      	str	r4, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002190:	6144      	str	r4, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002192:	61c4      	str	r4, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002194:	6204      	str	r4, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002196:	6244      	str	r4, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002198:	6284      	str	r4, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800219a:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800219c:	f7fe fe88 	bl	8000eb0 <HAL_SPI_Init>
  huart2.Init.BaudRate = 115200;
 80021a0:	491f      	ldr	r1, [pc, #124]	; (8002220 <main+0x170>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021a2:	60ac      	str	r4, [r5, #8]
  huart2.Init.BaudRate = 115200;
 80021a4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80021a8:	e885 000a 	stmia.w	r5, {r1, r3}
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021ac:	4628      	mov	r0, r5
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021ae:	230c      	movs	r3, #12
 80021b0:	616b      	str	r3, [r5, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021b2:	60ec      	str	r4, [r5, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021b4:	612c      	str	r4, [r5, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021b6:	61ac      	str	r4, [r5, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b8:	61ec      	str	r4, [r5, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021ba:	f7ff f97d 	bl	80014b8 <HAL_UART_Init>
  HAL_UART_Receive_IT(&huart2, &rxData, 1);
 80021be:	4632      	mov	r2, r6
 80021c0:	4918      	ldr	r1, [pc, #96]	; (8002224 <main+0x174>)
    if(RX_Flag)
 80021c2:	4c19      	ldr	r4, [pc, #100]	; (8002228 <main+0x178>)
    	RX_Index = 0;
 80021c4:	4e19      	ldr	r6, [pc, #100]	; (800222c <main+0x17c>)
  HAL_UART_Receive_IT(&huart2, &rxData, 1);
 80021c6:	4628      	mov	r0, r5
 80021c8:	f7ff fa01 	bl	80015ce <HAL_UART_Receive_IT>
  printf("Hello !!\r\n");
 80021cc:	4818      	ldr	r0, [pc, #96]	; (8002230 <main+0x180>)
    if(Spi_rx_flag)
 80021ce:	4d19      	ldr	r5, [pc, #100]	; (8002234 <main+0x184>)
  printf("Hello !!\r\n");
 80021d0:	f000 fa44 	bl	800265c <puts>
  Check_init();
 80021d4:	f7ff fbe0 	bl	8001998 <Check_init>
    if(RX_Flag)
 80021d8:	7823      	ldrb	r3, [r4, #0]
 80021da:	b12b      	cbz	r3, 80021e8 <main+0x138>
    	main_seq = check_US_cmd();
 80021dc:	f7ff fea2 	bl	8001f24 <check_US_cmd>
    	RX_Index = 0;
 80021e0:	2300      	movs	r3, #0
    	main_seq = check_US_cmd();
 80021e2:	9000      	str	r0, [sp, #0]
    	RX_Index = 0;
 80021e4:	8033      	strh	r3, [r6, #0]
    	RX_Flag  = 0;
 80021e6:	7023      	strb	r3, [r4, #0]
    if(Spi_rx_flag)
 80021e8:	782b      	ldrb	r3, [r5, #0]
 80021ea:	b11b      	cbz	r3, 80021f4 <main+0x144>
    SPI_RECV_Proc();
 80021ec:	f7ff fdf6 	bl	8001ddc <SPI_RECV_Proc>
    Spi_rx_flag = 0;
 80021f0:	2300      	movs	r3, #0
 80021f2:	702b      	strb	r3, [r5, #0]
    main_proc(&main_seq);
 80021f4:	4668      	mov	r0, sp
 80021f6:	f7ff fec7 	bl	8001f88 <main_proc>
    if(RX_Flag)
 80021fa:	e7ed      	b.n	80021d8 <main+0x128>
 80021fc:	40023800 	.word	0x40023800
 8002200:	40020400 	.word	0x40020400
 8002204:	20000e7c 	.word	0x20000e7c
 8002208:	10210000 	.word	0x10210000
 800220c:	40020800 	.word	0x40020800
 8002210:	10110000 	.word	0x10110000
 8002214:	40020000 	.word	0x40020000
 8002218:	20000e24 	.word	0x20000e24
 800221c:	40013000 	.word	0x40013000
 8002220:	40004400 	.word	0x40004400
 8002224:	20000a20 	.word	0x20000a20
 8002228:	20000200 	.word	0x20000200
 800222c:	20000202 	.word	0x20000202
 8002230:	08003d01 	.word	0x08003d01
 8002234:	20000204 	.word	0x20000204

08002238 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002238:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800223a:	4b11      	ldr	r3, [pc, #68]	; (8002280 <HAL_MspInit+0x48>)
 800223c:	2400      	movs	r4, #0
 800223e:	9400      	str	r4, [sp, #0]
 8002240:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002242:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002246:	645a      	str	r2, [r3, #68]	; 0x44
 8002248:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800224a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800224e:	9200      	str	r2, [sp, #0]
 8002250:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002252:	9401      	str	r4, [sp, #4]
 8002254:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002256:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800225a:	641a      	str	r2, [r3, #64]	; 0x40
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002262:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002264:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 8002266:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002268:	f7fe f9ea 	bl	8000640 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800226c:	4622      	mov	r2, r4
 800226e:	4621      	mov	r1, r4
 8002270:	2005      	movs	r0, #5
 8002272:	f7fe f9f7 	bl	8000664 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002276:	2005      	movs	r0, #5
 8002278:	f7fe fa28 	bl	80006cc <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800227c:	b002      	add	sp, #8
 800227e:	bd10      	pop	{r4, pc}
 8002280:	40023800 	.word	0x40023800

08002284 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002284:	b510      	push	{r4, lr}
 8002286:	4604      	mov	r4, r0
 8002288:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228a:	2214      	movs	r2, #20
 800228c:	2100      	movs	r1, #0
 800228e:	a803      	add	r0, sp, #12
 8002290:	f000 f967 	bl	8002562 <memset>
  if(hspi->Instance==SPI1)
 8002294:	6822      	ldr	r2, [r4, #0]
 8002296:	4b18      	ldr	r3, [pc, #96]	; (80022f8 <HAL_SPI_MspInit+0x74>)
 8002298:	429a      	cmp	r2, r3
 800229a:	d12a      	bne.n	80022f2 <HAL_SPI_MspInit+0x6e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800229c:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 80022a0:	2400      	movs	r4, #0
 80022a2:	9401      	str	r4, [sp, #4]
 80022a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022a6:	4815      	ldr	r0, [pc, #84]	; (80022fc <HAL_SPI_MspInit+0x78>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022a8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80022ac:	645a      	str	r2, [r3, #68]	; 0x44
 80022ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022b0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80022b4:	9201      	str	r2, [sp, #4]
 80022b6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b8:	9402      	str	r4, [sp, #8]
 80022ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022bc:	f042 0201 	orr.w	r2, r2, #1
 80022c0:	631a      	str	r2, [r3, #48]	; 0x30
 80022c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	9302      	str	r3, [sp, #8]
 80022ca:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80022cc:	23f0      	movs	r3, #240	; 0xf0
 80022ce:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d0:	2302      	movs	r3, #2
 80022d2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d4:	2303      	movs	r3, #3
 80022d6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022da:	2305      	movs	r3, #5
 80022dc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022de:	f7fe fa2b 	bl	8000738 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80022e2:	2023      	movs	r0, #35	; 0x23
 80022e4:	4622      	mov	r2, r4
 80022e6:	4621      	mov	r1, r4
 80022e8:	f7fe f9bc 	bl	8000664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80022ec:	2023      	movs	r0, #35	; 0x23
 80022ee:	f7fe f9ed 	bl	80006cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80022f2:	b008      	add	sp, #32
 80022f4:	bd10      	pop	{r4, pc}
 80022f6:	bf00      	nop
 80022f8:	40013000 	.word	0x40013000
 80022fc:	40020000 	.word	0x40020000

08002300 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002300:	b510      	push	{r4, lr}
 8002302:	4604      	mov	r4, r0
 8002304:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002306:	2214      	movs	r2, #20
 8002308:	2100      	movs	r1, #0
 800230a:	a803      	add	r0, sp, #12
 800230c:	f000 f929 	bl	8002562 <memset>
  if(huart->Instance==USART2)
 8002310:	6822      	ldr	r2, [r4, #0]
 8002312:	4b17      	ldr	r3, [pc, #92]	; (8002370 <HAL_UART_MspInit+0x70>)
 8002314:	429a      	cmp	r2, r3
 8002316:	d128      	bne.n	800236a <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002318:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800231c:	2400      	movs	r4, #0
 800231e:	9401      	str	r4, [sp, #4]
 8002320:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002322:	4814      	ldr	r0, [pc, #80]	; (8002374 <HAL_UART_MspInit+0x74>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002324:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002328:	641a      	str	r2, [r3, #64]	; 0x40
 800232a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800232c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002330:	9201      	str	r2, [sp, #4]
 8002332:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002334:	9402      	str	r4, [sp, #8]
 8002336:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002338:	f042 0201 	orr.w	r2, r2, #1
 800233c:	631a      	str	r2, [r3, #48]	; 0x30
 800233e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002340:	f003 0301 	and.w	r3, r3, #1
 8002344:	9302      	str	r3, [sp, #8]
 8002346:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002348:	230c      	movs	r3, #12
 800234a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800234c:	2302      	movs	r3, #2
 800234e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002350:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002352:	2307      	movs	r3, #7
 8002354:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002356:	f7fe f9ef 	bl	8000738 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800235a:	2026      	movs	r0, #38	; 0x26
 800235c:	4622      	mov	r2, r4
 800235e:	4621      	mov	r1, r4
 8002360:	f7fe f980 	bl	8000664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002364:	2026      	movs	r0, #38	; 0x26
 8002366:	f7fe f9b1 	bl	80006cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800236a:	b008      	add	sp, #32
 800236c:	bd10      	pop	{r4, pc}
 800236e:	bf00      	nop
 8002370:	40004400 	.word	0x40004400
 8002374:	40020000 	.word	0x40020000

08002378 <NMI_Handler>:
 8002378:	4770      	bx	lr

0800237a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800237a:	e7fe      	b.n	800237a <HardFault_Handler>

0800237c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800237c:	e7fe      	b.n	800237c <MemManage_Handler>

0800237e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800237e:	e7fe      	b.n	800237e <BusFault_Handler>

08002380 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002380:	e7fe      	b.n	8002380 <UsageFault_Handler>

08002382 <SVC_Handler>:
 8002382:	4770      	bx	lr

08002384 <DebugMon_Handler>:
 8002384:	4770      	bx	lr

08002386 <PendSV_Handler>:
 8002386:	4770      	bx	lr

08002388 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002388:	f7fe b948 	b.w	800061c <HAL_IncTick>

0800238c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800238c:	4770      	bx	lr

0800238e <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800238e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002392:	f7fe baad 	b.w	80008f0 <HAL_GPIO_EXTI_IRQHandler>
	...

08002398 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002398:	4801      	ldr	r0, [pc, #4]	; (80023a0 <SPI1_IRQHandler+0x8>)
 800239a:	f7fe beb7 	b.w	800110c <HAL_SPI_IRQHandler>
 800239e:	bf00      	nop
 80023a0:	20000e24 	.word	0x20000e24

080023a4 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80023a4:	4801      	ldr	r0, [pc, #4]	; (80023ac <USART2_IRQHandler+0x8>)
 80023a6:	f7ff b979 	b.w	800169c <HAL_UART_IRQHandler>
 80023aa:	bf00      	nop
 80023ac:	20000e7c 	.word	0x20000e7c

080023b0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023b0:	b570      	push	{r4, r5, r6, lr}
 80023b2:	460e      	mov	r6, r1
 80023b4:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023b6:	460c      	mov	r4, r1
 80023b8:	1ba3      	subs	r3, r4, r6
 80023ba:	429d      	cmp	r5, r3
 80023bc:	dc01      	bgt.n	80023c2 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 80023be:	4628      	mov	r0, r5
 80023c0:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 80023c2:	f3af 8000 	nop.w
 80023c6:	f804 0b01 	strb.w	r0, [r4], #1
 80023ca:	e7f5      	b.n	80023b8 <_read+0x8>

080023cc <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80023cc:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80023ce:	4b0a      	ldr	r3, [pc, #40]	; (80023f8 <_sbrk+0x2c>)
 80023d0:	6819      	ldr	r1, [r3, #0]
{
 80023d2:	4602      	mov	r2, r0
	if (heap_end == 0)
 80023d4:	b909      	cbnz	r1, 80023da <_sbrk+0xe>
		heap_end = &end;
 80023d6:	4909      	ldr	r1, [pc, #36]	; (80023fc <_sbrk+0x30>)
 80023d8:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 80023da:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80023dc:	4669      	mov	r1, sp
 80023de:	4402      	add	r2, r0
 80023e0:	428a      	cmp	r2, r1
 80023e2:	d906      	bls.n	80023f2 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80023e4:	f000 f868 	bl	80024b8 <__errno>
 80023e8:	230c      	movs	r3, #12
 80023ea:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80023ec:	f04f 30ff 	mov.w	r0, #4294967295
 80023f0:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 80023f2:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80023f4:	bd08      	pop	{r3, pc}
 80023f6:	bf00      	nop
 80023f8:	20000208 	.word	0x20000208
 80023fc:	200010c0 	.word	0x200010c0

08002400 <_close>:

int _close(int file)
{
	return -1;
}
 8002400:	f04f 30ff 	mov.w	r0, #4294967295
 8002404:	4770      	bx	lr

08002406 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002406:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800240a:	604b      	str	r3, [r1, #4]
	return 0;
}
 800240c:	2000      	movs	r0, #0
 800240e:	4770      	bx	lr

08002410 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002410:	2001      	movs	r0, #1
 8002412:	4770      	bx	lr

08002414 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002414:	2000      	movs	r0, #0
 8002416:	4770      	bx	lr

08002418 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002418:	490f      	ldr	r1, [pc, #60]	; (8002458 <SystemInit+0x40>)
 800241a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800241e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002426:	4b0d      	ldr	r3, [pc, #52]	; (800245c <SystemInit+0x44>)
 8002428:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800242a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 800242c:	f042 0201 	orr.w	r2, r2, #1
 8002430:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8002432:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800243a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800243e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002440:	4a07      	ldr	r2, [pc, #28]	; (8002460 <SystemInit+0x48>)
 8002442:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800244a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800244c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800244e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002452:	608b      	str	r3, [r1, #8]
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	e000ed00 	.word	0xe000ed00
 800245c:	40023800 	.word	0x40023800
 8002460:	24003010 	.word	0x24003010

08002464 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002464:	f8df d034 	ldr.w	sp, [pc, #52]	; 800249c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002468:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800246a:	e003      	b.n	8002474 <LoopCopyDataInit>

0800246c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800246c:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800246e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002470:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002472:	3104      	adds	r1, #4

08002474 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002474:	480b      	ldr	r0, [pc, #44]	; (80024a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002476:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002478:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800247a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800247c:	d3f6      	bcc.n	800246c <CopyDataInit>
  ldr  r2, =_sbss
 800247e:	4a0b      	ldr	r2, [pc, #44]	; (80024ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002480:	e002      	b.n	8002488 <LoopFillZerobss>

08002482 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002482:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002484:	f842 3b04 	str.w	r3, [r2], #4

08002488 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002488:	4b09      	ldr	r3, [pc, #36]	; (80024b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800248a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800248c:	d3f9      	bcc.n	8002482 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800248e:	f7ff ffc3 	bl	8002418 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002492:	f000 f817 	bl	80024c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002496:	f7ff fe0b 	bl	80020b0 <main>
  bx  lr    
 800249a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800249c:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80024a0:	08003f38 	.word	0x08003f38
  ldr  r0, =_sdata
 80024a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80024a8:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80024ac:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 80024b0:	200010c0 	.word	0x200010c0

080024b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024b4:	e7fe      	b.n	80024b4 <ADC_IRQHandler>
	...

080024b8 <__errno>:
 80024b8:	4b01      	ldr	r3, [pc, #4]	; (80024c0 <__errno+0x8>)
 80024ba:	6818      	ldr	r0, [r3, #0]
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	2000000c 	.word	0x2000000c

080024c4 <__libc_init_array>:
 80024c4:	b570      	push	{r4, r5, r6, lr}
 80024c6:	4e0d      	ldr	r6, [pc, #52]	; (80024fc <__libc_init_array+0x38>)
 80024c8:	4c0d      	ldr	r4, [pc, #52]	; (8002500 <__libc_init_array+0x3c>)
 80024ca:	1ba4      	subs	r4, r4, r6
 80024cc:	10a4      	asrs	r4, r4, #2
 80024ce:	2500      	movs	r5, #0
 80024d0:	42a5      	cmp	r5, r4
 80024d2:	d109      	bne.n	80024e8 <__libc_init_array+0x24>
 80024d4:	4e0b      	ldr	r6, [pc, #44]	; (8002504 <__libc_init_array+0x40>)
 80024d6:	4c0c      	ldr	r4, [pc, #48]	; (8002508 <__libc_init_array+0x44>)
 80024d8:	f001 f986 	bl	80037e8 <_init>
 80024dc:	1ba4      	subs	r4, r4, r6
 80024de:	10a4      	asrs	r4, r4, #2
 80024e0:	2500      	movs	r5, #0
 80024e2:	42a5      	cmp	r5, r4
 80024e4:	d105      	bne.n	80024f2 <__libc_init_array+0x2e>
 80024e6:	bd70      	pop	{r4, r5, r6, pc}
 80024e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024ec:	4798      	blx	r3
 80024ee:	3501      	adds	r5, #1
 80024f0:	e7ee      	b.n	80024d0 <__libc_init_array+0xc>
 80024f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024f6:	4798      	blx	r3
 80024f8:	3501      	adds	r5, #1
 80024fa:	e7f2      	b.n	80024e2 <__libc_init_array+0x1e>
 80024fc:	08003f30 	.word	0x08003f30
 8002500:	08003f30 	.word	0x08003f30
 8002504:	08003f30 	.word	0x08003f30
 8002508:	08003f34 	.word	0x08003f34

0800250c <__locale_ctype_ptr>:
 800250c:	4b04      	ldr	r3, [pc, #16]	; (8002520 <__locale_ctype_ptr+0x14>)
 800250e:	4a05      	ldr	r2, [pc, #20]	; (8002524 <__locale_ctype_ptr+0x18>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6a1b      	ldr	r3, [r3, #32]
 8002514:	2b00      	cmp	r3, #0
 8002516:	bf08      	it	eq
 8002518:	4613      	moveq	r3, r2
 800251a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800251e:	4770      	bx	lr
 8002520:	2000000c 	.word	0x2000000c
 8002524:	20000070 	.word	0x20000070

08002528 <__ascii_mbtowc>:
 8002528:	b082      	sub	sp, #8
 800252a:	b901      	cbnz	r1, 800252e <__ascii_mbtowc+0x6>
 800252c:	a901      	add	r1, sp, #4
 800252e:	b142      	cbz	r2, 8002542 <__ascii_mbtowc+0x1a>
 8002530:	b14b      	cbz	r3, 8002546 <__ascii_mbtowc+0x1e>
 8002532:	7813      	ldrb	r3, [r2, #0]
 8002534:	600b      	str	r3, [r1, #0]
 8002536:	7812      	ldrb	r2, [r2, #0]
 8002538:	1c10      	adds	r0, r2, #0
 800253a:	bf18      	it	ne
 800253c:	2001      	movne	r0, #1
 800253e:	b002      	add	sp, #8
 8002540:	4770      	bx	lr
 8002542:	4610      	mov	r0, r2
 8002544:	e7fb      	b.n	800253e <__ascii_mbtowc+0x16>
 8002546:	f06f 0001 	mvn.w	r0, #1
 800254a:	e7f8      	b.n	800253e <__ascii_mbtowc+0x16>

0800254c <memcpy>:
 800254c:	b510      	push	{r4, lr}
 800254e:	1e43      	subs	r3, r0, #1
 8002550:	440a      	add	r2, r1
 8002552:	4291      	cmp	r1, r2
 8002554:	d100      	bne.n	8002558 <memcpy+0xc>
 8002556:	bd10      	pop	{r4, pc}
 8002558:	f811 4b01 	ldrb.w	r4, [r1], #1
 800255c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002560:	e7f7      	b.n	8002552 <memcpy+0x6>

08002562 <memset>:
 8002562:	4402      	add	r2, r0
 8002564:	4603      	mov	r3, r0
 8002566:	4293      	cmp	r3, r2
 8002568:	d100      	bne.n	800256c <memset+0xa>
 800256a:	4770      	bx	lr
 800256c:	f803 1b01 	strb.w	r1, [r3], #1
 8002570:	e7f9      	b.n	8002566 <memset+0x4>
	...

08002574 <iprintf>:
 8002574:	b40f      	push	{r0, r1, r2, r3}
 8002576:	4b0a      	ldr	r3, [pc, #40]	; (80025a0 <iprintf+0x2c>)
 8002578:	b513      	push	{r0, r1, r4, lr}
 800257a:	681c      	ldr	r4, [r3, #0]
 800257c:	b124      	cbz	r4, 8002588 <iprintf+0x14>
 800257e:	69a3      	ldr	r3, [r4, #24]
 8002580:	b913      	cbnz	r3, 8002588 <iprintf+0x14>
 8002582:	4620      	mov	r0, r4
 8002584:	f000 fa68 	bl	8002a58 <__sinit>
 8002588:	ab05      	add	r3, sp, #20
 800258a:	9a04      	ldr	r2, [sp, #16]
 800258c:	68a1      	ldr	r1, [r4, #8]
 800258e:	9301      	str	r3, [sp, #4]
 8002590:	4620      	mov	r0, r4
 8002592:	f000 fd75 	bl	8003080 <_vfiprintf_r>
 8002596:	b002      	add	sp, #8
 8002598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800259c:	b004      	add	sp, #16
 800259e:	4770      	bx	lr
 80025a0:	2000000c 	.word	0x2000000c

080025a4 <_puts_r>:
 80025a4:	b570      	push	{r4, r5, r6, lr}
 80025a6:	460e      	mov	r6, r1
 80025a8:	4605      	mov	r5, r0
 80025aa:	b118      	cbz	r0, 80025b4 <_puts_r+0x10>
 80025ac:	6983      	ldr	r3, [r0, #24]
 80025ae:	b90b      	cbnz	r3, 80025b4 <_puts_r+0x10>
 80025b0:	f000 fa52 	bl	8002a58 <__sinit>
 80025b4:	69ab      	ldr	r3, [r5, #24]
 80025b6:	68ac      	ldr	r4, [r5, #8]
 80025b8:	b913      	cbnz	r3, 80025c0 <_puts_r+0x1c>
 80025ba:	4628      	mov	r0, r5
 80025bc:	f000 fa4c 	bl	8002a58 <__sinit>
 80025c0:	4b23      	ldr	r3, [pc, #140]	; (8002650 <_puts_r+0xac>)
 80025c2:	429c      	cmp	r4, r3
 80025c4:	d117      	bne.n	80025f6 <_puts_r+0x52>
 80025c6:	686c      	ldr	r4, [r5, #4]
 80025c8:	89a3      	ldrh	r3, [r4, #12]
 80025ca:	071b      	lsls	r3, r3, #28
 80025cc:	d51d      	bpl.n	800260a <_puts_r+0x66>
 80025ce:	6923      	ldr	r3, [r4, #16]
 80025d0:	b1db      	cbz	r3, 800260a <_puts_r+0x66>
 80025d2:	3e01      	subs	r6, #1
 80025d4:	68a3      	ldr	r3, [r4, #8]
 80025d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80025da:	3b01      	subs	r3, #1
 80025dc:	60a3      	str	r3, [r4, #8]
 80025de:	b9e9      	cbnz	r1, 800261c <_puts_r+0x78>
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	da2e      	bge.n	8002642 <_puts_r+0x9e>
 80025e4:	4622      	mov	r2, r4
 80025e6:	210a      	movs	r1, #10
 80025e8:	4628      	mov	r0, r5
 80025ea:	f000 f875 	bl	80026d8 <__swbuf_r>
 80025ee:	3001      	adds	r0, #1
 80025f0:	d011      	beq.n	8002616 <_puts_r+0x72>
 80025f2:	200a      	movs	r0, #10
 80025f4:	bd70      	pop	{r4, r5, r6, pc}
 80025f6:	4b17      	ldr	r3, [pc, #92]	; (8002654 <_puts_r+0xb0>)
 80025f8:	429c      	cmp	r4, r3
 80025fa:	d101      	bne.n	8002600 <_puts_r+0x5c>
 80025fc:	68ac      	ldr	r4, [r5, #8]
 80025fe:	e7e3      	b.n	80025c8 <_puts_r+0x24>
 8002600:	4b15      	ldr	r3, [pc, #84]	; (8002658 <_puts_r+0xb4>)
 8002602:	429c      	cmp	r4, r3
 8002604:	bf08      	it	eq
 8002606:	68ec      	ldreq	r4, [r5, #12]
 8002608:	e7de      	b.n	80025c8 <_puts_r+0x24>
 800260a:	4621      	mov	r1, r4
 800260c:	4628      	mov	r0, r5
 800260e:	f000 f8c3 	bl	8002798 <__swsetup_r>
 8002612:	2800      	cmp	r0, #0
 8002614:	d0dd      	beq.n	80025d2 <_puts_r+0x2e>
 8002616:	f04f 30ff 	mov.w	r0, #4294967295
 800261a:	bd70      	pop	{r4, r5, r6, pc}
 800261c:	2b00      	cmp	r3, #0
 800261e:	da04      	bge.n	800262a <_puts_r+0x86>
 8002620:	69a2      	ldr	r2, [r4, #24]
 8002622:	4293      	cmp	r3, r2
 8002624:	db06      	blt.n	8002634 <_puts_r+0x90>
 8002626:	290a      	cmp	r1, #10
 8002628:	d004      	beq.n	8002634 <_puts_r+0x90>
 800262a:	6823      	ldr	r3, [r4, #0]
 800262c:	1c5a      	adds	r2, r3, #1
 800262e:	6022      	str	r2, [r4, #0]
 8002630:	7019      	strb	r1, [r3, #0]
 8002632:	e7cf      	b.n	80025d4 <_puts_r+0x30>
 8002634:	4622      	mov	r2, r4
 8002636:	4628      	mov	r0, r5
 8002638:	f000 f84e 	bl	80026d8 <__swbuf_r>
 800263c:	3001      	adds	r0, #1
 800263e:	d1c9      	bne.n	80025d4 <_puts_r+0x30>
 8002640:	e7e9      	b.n	8002616 <_puts_r+0x72>
 8002642:	6823      	ldr	r3, [r4, #0]
 8002644:	200a      	movs	r0, #10
 8002646:	1c5a      	adds	r2, r3, #1
 8002648:	6022      	str	r2, [r4, #0]
 800264a:	7018      	strb	r0, [r3, #0]
 800264c:	bd70      	pop	{r4, r5, r6, pc}
 800264e:	bf00      	nop
 8002650:	08003eb4 	.word	0x08003eb4
 8002654:	08003ed4 	.word	0x08003ed4
 8002658:	08003e94 	.word	0x08003e94

0800265c <puts>:
 800265c:	4b02      	ldr	r3, [pc, #8]	; (8002668 <puts+0xc>)
 800265e:	4601      	mov	r1, r0
 8002660:	6818      	ldr	r0, [r3, #0]
 8002662:	f7ff bf9f 	b.w	80025a4 <_puts_r>
 8002666:	bf00      	nop
 8002668:	2000000c 	.word	0x2000000c

0800266c <siprintf>:
 800266c:	b40e      	push	{r1, r2, r3}
 800266e:	b500      	push	{lr}
 8002670:	b09c      	sub	sp, #112	; 0x70
 8002672:	f44f 7102 	mov.w	r1, #520	; 0x208
 8002676:	ab1d      	add	r3, sp, #116	; 0x74
 8002678:	f8ad 1014 	strh.w	r1, [sp, #20]
 800267c:	9002      	str	r0, [sp, #8]
 800267e:	9006      	str	r0, [sp, #24]
 8002680:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002684:	480a      	ldr	r0, [pc, #40]	; (80026b0 <siprintf+0x44>)
 8002686:	9104      	str	r1, [sp, #16]
 8002688:	9107      	str	r1, [sp, #28]
 800268a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800268e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002692:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002696:	6800      	ldr	r0, [r0, #0]
 8002698:	9301      	str	r3, [sp, #4]
 800269a:	a902      	add	r1, sp, #8
 800269c:	f000 fbd2 	bl	8002e44 <_svfiprintf_r>
 80026a0:	9b02      	ldr	r3, [sp, #8]
 80026a2:	2200      	movs	r2, #0
 80026a4:	701a      	strb	r2, [r3, #0]
 80026a6:	b01c      	add	sp, #112	; 0x70
 80026a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80026ac:	b003      	add	sp, #12
 80026ae:	4770      	bx	lr
 80026b0:	2000000c 	.word	0x2000000c

080026b4 <strncmp>:
 80026b4:	b510      	push	{r4, lr}
 80026b6:	b16a      	cbz	r2, 80026d4 <strncmp+0x20>
 80026b8:	3901      	subs	r1, #1
 80026ba:	1884      	adds	r4, r0, r2
 80026bc:	f810 3b01 	ldrb.w	r3, [r0], #1
 80026c0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d103      	bne.n	80026d0 <strncmp+0x1c>
 80026c8:	42a0      	cmp	r0, r4
 80026ca:	d001      	beq.n	80026d0 <strncmp+0x1c>
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d1f5      	bne.n	80026bc <strncmp+0x8>
 80026d0:	1a98      	subs	r0, r3, r2
 80026d2:	bd10      	pop	{r4, pc}
 80026d4:	4610      	mov	r0, r2
 80026d6:	bd10      	pop	{r4, pc}

080026d8 <__swbuf_r>:
 80026d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026da:	460e      	mov	r6, r1
 80026dc:	4614      	mov	r4, r2
 80026de:	4605      	mov	r5, r0
 80026e0:	b118      	cbz	r0, 80026ea <__swbuf_r+0x12>
 80026e2:	6983      	ldr	r3, [r0, #24]
 80026e4:	b90b      	cbnz	r3, 80026ea <__swbuf_r+0x12>
 80026e6:	f000 f9b7 	bl	8002a58 <__sinit>
 80026ea:	4b21      	ldr	r3, [pc, #132]	; (8002770 <__swbuf_r+0x98>)
 80026ec:	429c      	cmp	r4, r3
 80026ee:	d12a      	bne.n	8002746 <__swbuf_r+0x6e>
 80026f0:	686c      	ldr	r4, [r5, #4]
 80026f2:	69a3      	ldr	r3, [r4, #24]
 80026f4:	60a3      	str	r3, [r4, #8]
 80026f6:	89a3      	ldrh	r3, [r4, #12]
 80026f8:	071a      	lsls	r2, r3, #28
 80026fa:	d52e      	bpl.n	800275a <__swbuf_r+0x82>
 80026fc:	6923      	ldr	r3, [r4, #16]
 80026fe:	b363      	cbz	r3, 800275a <__swbuf_r+0x82>
 8002700:	6923      	ldr	r3, [r4, #16]
 8002702:	6820      	ldr	r0, [r4, #0]
 8002704:	1ac0      	subs	r0, r0, r3
 8002706:	6963      	ldr	r3, [r4, #20]
 8002708:	b2f6      	uxtb	r6, r6
 800270a:	4298      	cmp	r0, r3
 800270c:	4637      	mov	r7, r6
 800270e:	db04      	blt.n	800271a <__swbuf_r+0x42>
 8002710:	4621      	mov	r1, r4
 8002712:	4628      	mov	r0, r5
 8002714:	f000 f936 	bl	8002984 <_fflush_r>
 8002718:	bb28      	cbnz	r0, 8002766 <__swbuf_r+0x8e>
 800271a:	68a3      	ldr	r3, [r4, #8]
 800271c:	3b01      	subs	r3, #1
 800271e:	60a3      	str	r3, [r4, #8]
 8002720:	6823      	ldr	r3, [r4, #0]
 8002722:	1c5a      	adds	r2, r3, #1
 8002724:	6022      	str	r2, [r4, #0]
 8002726:	701e      	strb	r6, [r3, #0]
 8002728:	6963      	ldr	r3, [r4, #20]
 800272a:	3001      	adds	r0, #1
 800272c:	4298      	cmp	r0, r3
 800272e:	d004      	beq.n	800273a <__swbuf_r+0x62>
 8002730:	89a3      	ldrh	r3, [r4, #12]
 8002732:	07db      	lsls	r3, r3, #31
 8002734:	d519      	bpl.n	800276a <__swbuf_r+0x92>
 8002736:	2e0a      	cmp	r6, #10
 8002738:	d117      	bne.n	800276a <__swbuf_r+0x92>
 800273a:	4621      	mov	r1, r4
 800273c:	4628      	mov	r0, r5
 800273e:	f000 f921 	bl	8002984 <_fflush_r>
 8002742:	b190      	cbz	r0, 800276a <__swbuf_r+0x92>
 8002744:	e00f      	b.n	8002766 <__swbuf_r+0x8e>
 8002746:	4b0b      	ldr	r3, [pc, #44]	; (8002774 <__swbuf_r+0x9c>)
 8002748:	429c      	cmp	r4, r3
 800274a:	d101      	bne.n	8002750 <__swbuf_r+0x78>
 800274c:	68ac      	ldr	r4, [r5, #8]
 800274e:	e7d0      	b.n	80026f2 <__swbuf_r+0x1a>
 8002750:	4b09      	ldr	r3, [pc, #36]	; (8002778 <__swbuf_r+0xa0>)
 8002752:	429c      	cmp	r4, r3
 8002754:	bf08      	it	eq
 8002756:	68ec      	ldreq	r4, [r5, #12]
 8002758:	e7cb      	b.n	80026f2 <__swbuf_r+0x1a>
 800275a:	4621      	mov	r1, r4
 800275c:	4628      	mov	r0, r5
 800275e:	f000 f81b 	bl	8002798 <__swsetup_r>
 8002762:	2800      	cmp	r0, #0
 8002764:	d0cc      	beq.n	8002700 <__swbuf_r+0x28>
 8002766:	f04f 37ff 	mov.w	r7, #4294967295
 800276a:	4638      	mov	r0, r7
 800276c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800276e:	bf00      	nop
 8002770:	08003eb4 	.word	0x08003eb4
 8002774:	08003ed4 	.word	0x08003ed4
 8002778:	08003e94 	.word	0x08003e94

0800277c <__ascii_wctomb>:
 800277c:	b149      	cbz	r1, 8002792 <__ascii_wctomb+0x16>
 800277e:	2aff      	cmp	r2, #255	; 0xff
 8002780:	bf85      	ittet	hi
 8002782:	238a      	movhi	r3, #138	; 0x8a
 8002784:	6003      	strhi	r3, [r0, #0]
 8002786:	700a      	strbls	r2, [r1, #0]
 8002788:	f04f 30ff 	movhi.w	r0, #4294967295
 800278c:	bf98      	it	ls
 800278e:	2001      	movls	r0, #1
 8002790:	4770      	bx	lr
 8002792:	4608      	mov	r0, r1
 8002794:	4770      	bx	lr
	...

08002798 <__swsetup_r>:
 8002798:	4b32      	ldr	r3, [pc, #200]	; (8002864 <__swsetup_r+0xcc>)
 800279a:	b570      	push	{r4, r5, r6, lr}
 800279c:	681d      	ldr	r5, [r3, #0]
 800279e:	4606      	mov	r6, r0
 80027a0:	460c      	mov	r4, r1
 80027a2:	b125      	cbz	r5, 80027ae <__swsetup_r+0x16>
 80027a4:	69ab      	ldr	r3, [r5, #24]
 80027a6:	b913      	cbnz	r3, 80027ae <__swsetup_r+0x16>
 80027a8:	4628      	mov	r0, r5
 80027aa:	f000 f955 	bl	8002a58 <__sinit>
 80027ae:	4b2e      	ldr	r3, [pc, #184]	; (8002868 <__swsetup_r+0xd0>)
 80027b0:	429c      	cmp	r4, r3
 80027b2:	d10f      	bne.n	80027d4 <__swsetup_r+0x3c>
 80027b4:	686c      	ldr	r4, [r5, #4]
 80027b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	0715      	lsls	r5, r2, #28
 80027be:	d42c      	bmi.n	800281a <__swsetup_r+0x82>
 80027c0:	06d0      	lsls	r0, r2, #27
 80027c2:	d411      	bmi.n	80027e8 <__swsetup_r+0x50>
 80027c4:	2209      	movs	r2, #9
 80027c6:	6032      	str	r2, [r6, #0]
 80027c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027cc:	81a3      	strh	r3, [r4, #12]
 80027ce:	f04f 30ff 	mov.w	r0, #4294967295
 80027d2:	bd70      	pop	{r4, r5, r6, pc}
 80027d4:	4b25      	ldr	r3, [pc, #148]	; (800286c <__swsetup_r+0xd4>)
 80027d6:	429c      	cmp	r4, r3
 80027d8:	d101      	bne.n	80027de <__swsetup_r+0x46>
 80027da:	68ac      	ldr	r4, [r5, #8]
 80027dc:	e7eb      	b.n	80027b6 <__swsetup_r+0x1e>
 80027de:	4b24      	ldr	r3, [pc, #144]	; (8002870 <__swsetup_r+0xd8>)
 80027e0:	429c      	cmp	r4, r3
 80027e2:	bf08      	it	eq
 80027e4:	68ec      	ldreq	r4, [r5, #12]
 80027e6:	e7e6      	b.n	80027b6 <__swsetup_r+0x1e>
 80027e8:	0751      	lsls	r1, r2, #29
 80027ea:	d512      	bpl.n	8002812 <__swsetup_r+0x7a>
 80027ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80027ee:	b141      	cbz	r1, 8002802 <__swsetup_r+0x6a>
 80027f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80027f4:	4299      	cmp	r1, r3
 80027f6:	d002      	beq.n	80027fe <__swsetup_r+0x66>
 80027f8:	4630      	mov	r0, r6
 80027fa:	f000 fa1b 	bl	8002c34 <_free_r>
 80027fe:	2300      	movs	r3, #0
 8002800:	6363      	str	r3, [r4, #52]	; 0x34
 8002802:	89a3      	ldrh	r3, [r4, #12]
 8002804:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002808:	81a3      	strh	r3, [r4, #12]
 800280a:	2300      	movs	r3, #0
 800280c:	6063      	str	r3, [r4, #4]
 800280e:	6923      	ldr	r3, [r4, #16]
 8002810:	6023      	str	r3, [r4, #0]
 8002812:	89a3      	ldrh	r3, [r4, #12]
 8002814:	f043 0308 	orr.w	r3, r3, #8
 8002818:	81a3      	strh	r3, [r4, #12]
 800281a:	6923      	ldr	r3, [r4, #16]
 800281c:	b94b      	cbnz	r3, 8002832 <__swsetup_r+0x9a>
 800281e:	89a3      	ldrh	r3, [r4, #12]
 8002820:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002824:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002828:	d003      	beq.n	8002832 <__swsetup_r+0x9a>
 800282a:	4621      	mov	r1, r4
 800282c:	4630      	mov	r0, r6
 800282e:	f000 f9c1 	bl	8002bb4 <__smakebuf_r>
 8002832:	89a2      	ldrh	r2, [r4, #12]
 8002834:	f012 0301 	ands.w	r3, r2, #1
 8002838:	d00c      	beq.n	8002854 <__swsetup_r+0xbc>
 800283a:	2300      	movs	r3, #0
 800283c:	60a3      	str	r3, [r4, #8]
 800283e:	6963      	ldr	r3, [r4, #20]
 8002840:	425b      	negs	r3, r3
 8002842:	61a3      	str	r3, [r4, #24]
 8002844:	6923      	ldr	r3, [r4, #16]
 8002846:	b953      	cbnz	r3, 800285e <__swsetup_r+0xc6>
 8002848:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800284c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002850:	d1ba      	bne.n	80027c8 <__swsetup_r+0x30>
 8002852:	bd70      	pop	{r4, r5, r6, pc}
 8002854:	0792      	lsls	r2, r2, #30
 8002856:	bf58      	it	pl
 8002858:	6963      	ldrpl	r3, [r4, #20]
 800285a:	60a3      	str	r3, [r4, #8]
 800285c:	e7f2      	b.n	8002844 <__swsetup_r+0xac>
 800285e:	2000      	movs	r0, #0
 8002860:	e7f7      	b.n	8002852 <__swsetup_r+0xba>
 8002862:	bf00      	nop
 8002864:	2000000c 	.word	0x2000000c
 8002868:	08003eb4 	.word	0x08003eb4
 800286c:	08003ed4 	.word	0x08003ed4
 8002870:	08003e94 	.word	0x08003e94

08002874 <__sflush_r>:
 8002874:	898a      	ldrh	r2, [r1, #12]
 8002876:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800287a:	4605      	mov	r5, r0
 800287c:	0710      	lsls	r0, r2, #28
 800287e:	460c      	mov	r4, r1
 8002880:	d45a      	bmi.n	8002938 <__sflush_r+0xc4>
 8002882:	684b      	ldr	r3, [r1, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	dc05      	bgt.n	8002894 <__sflush_r+0x20>
 8002888:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800288a:	2b00      	cmp	r3, #0
 800288c:	dc02      	bgt.n	8002894 <__sflush_r+0x20>
 800288e:	2000      	movs	r0, #0
 8002890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002894:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002896:	2e00      	cmp	r6, #0
 8002898:	d0f9      	beq.n	800288e <__sflush_r+0x1a>
 800289a:	2300      	movs	r3, #0
 800289c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80028a0:	682f      	ldr	r7, [r5, #0]
 80028a2:	602b      	str	r3, [r5, #0]
 80028a4:	d033      	beq.n	800290e <__sflush_r+0x9a>
 80028a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80028a8:	89a3      	ldrh	r3, [r4, #12]
 80028aa:	075a      	lsls	r2, r3, #29
 80028ac:	d505      	bpl.n	80028ba <__sflush_r+0x46>
 80028ae:	6863      	ldr	r3, [r4, #4]
 80028b0:	1ac0      	subs	r0, r0, r3
 80028b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80028b4:	b10b      	cbz	r3, 80028ba <__sflush_r+0x46>
 80028b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028b8:	1ac0      	subs	r0, r0, r3
 80028ba:	2300      	movs	r3, #0
 80028bc:	4602      	mov	r2, r0
 80028be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80028c0:	6a21      	ldr	r1, [r4, #32]
 80028c2:	4628      	mov	r0, r5
 80028c4:	47b0      	blx	r6
 80028c6:	1c43      	adds	r3, r0, #1
 80028c8:	89a3      	ldrh	r3, [r4, #12]
 80028ca:	d106      	bne.n	80028da <__sflush_r+0x66>
 80028cc:	6829      	ldr	r1, [r5, #0]
 80028ce:	291d      	cmp	r1, #29
 80028d0:	d84b      	bhi.n	800296a <__sflush_r+0xf6>
 80028d2:	4a2b      	ldr	r2, [pc, #172]	; (8002980 <__sflush_r+0x10c>)
 80028d4:	40ca      	lsrs	r2, r1
 80028d6:	07d6      	lsls	r6, r2, #31
 80028d8:	d547      	bpl.n	800296a <__sflush_r+0xf6>
 80028da:	2200      	movs	r2, #0
 80028dc:	6062      	str	r2, [r4, #4]
 80028de:	04d9      	lsls	r1, r3, #19
 80028e0:	6922      	ldr	r2, [r4, #16]
 80028e2:	6022      	str	r2, [r4, #0]
 80028e4:	d504      	bpl.n	80028f0 <__sflush_r+0x7c>
 80028e6:	1c42      	adds	r2, r0, #1
 80028e8:	d101      	bne.n	80028ee <__sflush_r+0x7a>
 80028ea:	682b      	ldr	r3, [r5, #0]
 80028ec:	b903      	cbnz	r3, 80028f0 <__sflush_r+0x7c>
 80028ee:	6560      	str	r0, [r4, #84]	; 0x54
 80028f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80028f2:	602f      	str	r7, [r5, #0]
 80028f4:	2900      	cmp	r1, #0
 80028f6:	d0ca      	beq.n	800288e <__sflush_r+0x1a>
 80028f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80028fc:	4299      	cmp	r1, r3
 80028fe:	d002      	beq.n	8002906 <__sflush_r+0x92>
 8002900:	4628      	mov	r0, r5
 8002902:	f000 f997 	bl	8002c34 <_free_r>
 8002906:	2000      	movs	r0, #0
 8002908:	6360      	str	r0, [r4, #52]	; 0x34
 800290a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800290e:	6a21      	ldr	r1, [r4, #32]
 8002910:	2301      	movs	r3, #1
 8002912:	4628      	mov	r0, r5
 8002914:	47b0      	blx	r6
 8002916:	1c41      	adds	r1, r0, #1
 8002918:	d1c6      	bne.n	80028a8 <__sflush_r+0x34>
 800291a:	682b      	ldr	r3, [r5, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d0c3      	beq.n	80028a8 <__sflush_r+0x34>
 8002920:	2b1d      	cmp	r3, #29
 8002922:	d001      	beq.n	8002928 <__sflush_r+0xb4>
 8002924:	2b16      	cmp	r3, #22
 8002926:	d101      	bne.n	800292c <__sflush_r+0xb8>
 8002928:	602f      	str	r7, [r5, #0]
 800292a:	e7b0      	b.n	800288e <__sflush_r+0x1a>
 800292c:	89a3      	ldrh	r3, [r4, #12]
 800292e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002932:	81a3      	strh	r3, [r4, #12]
 8002934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002938:	690f      	ldr	r7, [r1, #16]
 800293a:	2f00      	cmp	r7, #0
 800293c:	d0a7      	beq.n	800288e <__sflush_r+0x1a>
 800293e:	0793      	lsls	r3, r2, #30
 8002940:	680e      	ldr	r6, [r1, #0]
 8002942:	bf08      	it	eq
 8002944:	694b      	ldreq	r3, [r1, #20]
 8002946:	600f      	str	r7, [r1, #0]
 8002948:	bf18      	it	ne
 800294a:	2300      	movne	r3, #0
 800294c:	eba6 0807 	sub.w	r8, r6, r7
 8002950:	608b      	str	r3, [r1, #8]
 8002952:	f1b8 0f00 	cmp.w	r8, #0
 8002956:	dd9a      	ble.n	800288e <__sflush_r+0x1a>
 8002958:	4643      	mov	r3, r8
 800295a:	463a      	mov	r2, r7
 800295c:	6a21      	ldr	r1, [r4, #32]
 800295e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002960:	4628      	mov	r0, r5
 8002962:	47b0      	blx	r6
 8002964:	2800      	cmp	r0, #0
 8002966:	dc07      	bgt.n	8002978 <__sflush_r+0x104>
 8002968:	89a3      	ldrh	r3, [r4, #12]
 800296a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800296e:	81a3      	strh	r3, [r4, #12]
 8002970:	f04f 30ff 	mov.w	r0, #4294967295
 8002974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002978:	4407      	add	r7, r0
 800297a:	eba8 0800 	sub.w	r8, r8, r0
 800297e:	e7e8      	b.n	8002952 <__sflush_r+0xde>
 8002980:	20400001 	.word	0x20400001

08002984 <_fflush_r>:
 8002984:	b538      	push	{r3, r4, r5, lr}
 8002986:	690b      	ldr	r3, [r1, #16]
 8002988:	4605      	mov	r5, r0
 800298a:	460c      	mov	r4, r1
 800298c:	b1db      	cbz	r3, 80029c6 <_fflush_r+0x42>
 800298e:	b118      	cbz	r0, 8002998 <_fflush_r+0x14>
 8002990:	6983      	ldr	r3, [r0, #24]
 8002992:	b90b      	cbnz	r3, 8002998 <_fflush_r+0x14>
 8002994:	f000 f860 	bl	8002a58 <__sinit>
 8002998:	4b0c      	ldr	r3, [pc, #48]	; (80029cc <_fflush_r+0x48>)
 800299a:	429c      	cmp	r4, r3
 800299c:	d109      	bne.n	80029b2 <_fflush_r+0x2e>
 800299e:	686c      	ldr	r4, [r5, #4]
 80029a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80029a4:	b17b      	cbz	r3, 80029c6 <_fflush_r+0x42>
 80029a6:	4621      	mov	r1, r4
 80029a8:	4628      	mov	r0, r5
 80029aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80029ae:	f7ff bf61 	b.w	8002874 <__sflush_r>
 80029b2:	4b07      	ldr	r3, [pc, #28]	; (80029d0 <_fflush_r+0x4c>)
 80029b4:	429c      	cmp	r4, r3
 80029b6:	d101      	bne.n	80029bc <_fflush_r+0x38>
 80029b8:	68ac      	ldr	r4, [r5, #8]
 80029ba:	e7f1      	b.n	80029a0 <_fflush_r+0x1c>
 80029bc:	4b05      	ldr	r3, [pc, #20]	; (80029d4 <_fflush_r+0x50>)
 80029be:	429c      	cmp	r4, r3
 80029c0:	bf08      	it	eq
 80029c2:	68ec      	ldreq	r4, [r5, #12]
 80029c4:	e7ec      	b.n	80029a0 <_fflush_r+0x1c>
 80029c6:	2000      	movs	r0, #0
 80029c8:	bd38      	pop	{r3, r4, r5, pc}
 80029ca:	bf00      	nop
 80029cc:	08003eb4 	.word	0x08003eb4
 80029d0:	08003ed4 	.word	0x08003ed4
 80029d4:	08003e94 	.word	0x08003e94

080029d8 <_cleanup_r>:
 80029d8:	4901      	ldr	r1, [pc, #4]	; (80029e0 <_cleanup_r+0x8>)
 80029da:	f000 b8a9 	b.w	8002b30 <_fwalk_reent>
 80029de:	bf00      	nop
 80029e0:	08002985 	.word	0x08002985

080029e4 <std.isra.0>:
 80029e4:	2300      	movs	r3, #0
 80029e6:	b510      	push	{r4, lr}
 80029e8:	4604      	mov	r4, r0
 80029ea:	6003      	str	r3, [r0, #0]
 80029ec:	6043      	str	r3, [r0, #4]
 80029ee:	6083      	str	r3, [r0, #8]
 80029f0:	8181      	strh	r1, [r0, #12]
 80029f2:	6643      	str	r3, [r0, #100]	; 0x64
 80029f4:	81c2      	strh	r2, [r0, #14]
 80029f6:	6103      	str	r3, [r0, #16]
 80029f8:	6143      	str	r3, [r0, #20]
 80029fa:	6183      	str	r3, [r0, #24]
 80029fc:	4619      	mov	r1, r3
 80029fe:	2208      	movs	r2, #8
 8002a00:	305c      	adds	r0, #92	; 0x5c
 8002a02:	f7ff fdae 	bl	8002562 <memset>
 8002a06:	4b05      	ldr	r3, [pc, #20]	; (8002a1c <std.isra.0+0x38>)
 8002a08:	6263      	str	r3, [r4, #36]	; 0x24
 8002a0a:	4b05      	ldr	r3, [pc, #20]	; (8002a20 <std.isra.0+0x3c>)
 8002a0c:	62a3      	str	r3, [r4, #40]	; 0x28
 8002a0e:	4b05      	ldr	r3, [pc, #20]	; (8002a24 <std.isra.0+0x40>)
 8002a10:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002a12:	4b05      	ldr	r3, [pc, #20]	; (8002a28 <std.isra.0+0x44>)
 8002a14:	6224      	str	r4, [r4, #32]
 8002a16:	6323      	str	r3, [r4, #48]	; 0x30
 8002a18:	bd10      	pop	{r4, pc}
 8002a1a:	bf00      	nop
 8002a1c:	080035f9 	.word	0x080035f9
 8002a20:	0800361b 	.word	0x0800361b
 8002a24:	08003653 	.word	0x08003653
 8002a28:	08003677 	.word	0x08003677

08002a2c <__sfmoreglue>:
 8002a2c:	b570      	push	{r4, r5, r6, lr}
 8002a2e:	1e4a      	subs	r2, r1, #1
 8002a30:	2568      	movs	r5, #104	; 0x68
 8002a32:	4355      	muls	r5, r2
 8002a34:	460e      	mov	r6, r1
 8002a36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002a3a:	f000 f949 	bl	8002cd0 <_malloc_r>
 8002a3e:	4604      	mov	r4, r0
 8002a40:	b140      	cbz	r0, 8002a54 <__sfmoreglue+0x28>
 8002a42:	2100      	movs	r1, #0
 8002a44:	e880 0042 	stmia.w	r0, {r1, r6}
 8002a48:	300c      	adds	r0, #12
 8002a4a:	60a0      	str	r0, [r4, #8]
 8002a4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002a50:	f7ff fd87 	bl	8002562 <memset>
 8002a54:	4620      	mov	r0, r4
 8002a56:	bd70      	pop	{r4, r5, r6, pc}

08002a58 <__sinit>:
 8002a58:	6983      	ldr	r3, [r0, #24]
 8002a5a:	b510      	push	{r4, lr}
 8002a5c:	4604      	mov	r4, r0
 8002a5e:	bb33      	cbnz	r3, 8002aae <__sinit+0x56>
 8002a60:	6483      	str	r3, [r0, #72]	; 0x48
 8002a62:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002a64:	6503      	str	r3, [r0, #80]	; 0x50
 8002a66:	4b12      	ldr	r3, [pc, #72]	; (8002ab0 <__sinit+0x58>)
 8002a68:	4a12      	ldr	r2, [pc, #72]	; (8002ab4 <__sinit+0x5c>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6282      	str	r2, [r0, #40]	; 0x28
 8002a6e:	4298      	cmp	r0, r3
 8002a70:	bf04      	itt	eq
 8002a72:	2301      	moveq	r3, #1
 8002a74:	6183      	streq	r3, [r0, #24]
 8002a76:	f000 f81f 	bl	8002ab8 <__sfp>
 8002a7a:	6060      	str	r0, [r4, #4]
 8002a7c:	4620      	mov	r0, r4
 8002a7e:	f000 f81b 	bl	8002ab8 <__sfp>
 8002a82:	60a0      	str	r0, [r4, #8]
 8002a84:	4620      	mov	r0, r4
 8002a86:	f000 f817 	bl	8002ab8 <__sfp>
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	60e0      	str	r0, [r4, #12]
 8002a8e:	2104      	movs	r1, #4
 8002a90:	6860      	ldr	r0, [r4, #4]
 8002a92:	f7ff ffa7 	bl	80029e4 <std.isra.0>
 8002a96:	2201      	movs	r2, #1
 8002a98:	2109      	movs	r1, #9
 8002a9a:	68a0      	ldr	r0, [r4, #8]
 8002a9c:	f7ff ffa2 	bl	80029e4 <std.isra.0>
 8002aa0:	2202      	movs	r2, #2
 8002aa2:	2112      	movs	r1, #18
 8002aa4:	68e0      	ldr	r0, [r4, #12]
 8002aa6:	f7ff ff9d 	bl	80029e4 <std.isra.0>
 8002aaa:	2301      	movs	r3, #1
 8002aac:	61a3      	str	r3, [r4, #24]
 8002aae:	bd10      	pop	{r4, pc}
 8002ab0:	08003d84 	.word	0x08003d84
 8002ab4:	080029d9 	.word	0x080029d9

08002ab8 <__sfp>:
 8002ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aba:	4b1c      	ldr	r3, [pc, #112]	; (8002b2c <__sfp+0x74>)
 8002abc:	681e      	ldr	r6, [r3, #0]
 8002abe:	69b3      	ldr	r3, [r6, #24]
 8002ac0:	4607      	mov	r7, r0
 8002ac2:	b913      	cbnz	r3, 8002aca <__sfp+0x12>
 8002ac4:	4630      	mov	r0, r6
 8002ac6:	f7ff ffc7 	bl	8002a58 <__sinit>
 8002aca:	3648      	adds	r6, #72	; 0x48
 8002acc:	68b4      	ldr	r4, [r6, #8]
 8002ace:	6873      	ldr	r3, [r6, #4]
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	d503      	bpl.n	8002adc <__sfp+0x24>
 8002ad4:	6833      	ldr	r3, [r6, #0]
 8002ad6:	b133      	cbz	r3, 8002ae6 <__sfp+0x2e>
 8002ad8:	6836      	ldr	r6, [r6, #0]
 8002ada:	e7f7      	b.n	8002acc <__sfp+0x14>
 8002adc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002ae0:	b16d      	cbz	r5, 8002afe <__sfp+0x46>
 8002ae2:	3468      	adds	r4, #104	; 0x68
 8002ae4:	e7f4      	b.n	8002ad0 <__sfp+0x18>
 8002ae6:	2104      	movs	r1, #4
 8002ae8:	4638      	mov	r0, r7
 8002aea:	f7ff ff9f 	bl	8002a2c <__sfmoreglue>
 8002aee:	6030      	str	r0, [r6, #0]
 8002af0:	2800      	cmp	r0, #0
 8002af2:	d1f1      	bne.n	8002ad8 <__sfp+0x20>
 8002af4:	230c      	movs	r3, #12
 8002af6:	603b      	str	r3, [r7, #0]
 8002af8:	4604      	mov	r4, r0
 8002afa:	4620      	mov	r0, r4
 8002afc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002afe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b02:	81e3      	strh	r3, [r4, #14]
 8002b04:	2301      	movs	r3, #1
 8002b06:	81a3      	strh	r3, [r4, #12]
 8002b08:	6665      	str	r5, [r4, #100]	; 0x64
 8002b0a:	6025      	str	r5, [r4, #0]
 8002b0c:	60a5      	str	r5, [r4, #8]
 8002b0e:	6065      	str	r5, [r4, #4]
 8002b10:	6125      	str	r5, [r4, #16]
 8002b12:	6165      	str	r5, [r4, #20]
 8002b14:	61a5      	str	r5, [r4, #24]
 8002b16:	2208      	movs	r2, #8
 8002b18:	4629      	mov	r1, r5
 8002b1a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002b1e:	f7ff fd20 	bl	8002562 <memset>
 8002b22:	6365      	str	r5, [r4, #52]	; 0x34
 8002b24:	63a5      	str	r5, [r4, #56]	; 0x38
 8002b26:	64a5      	str	r5, [r4, #72]	; 0x48
 8002b28:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002b2a:	e7e6      	b.n	8002afa <__sfp+0x42>
 8002b2c:	08003d84 	.word	0x08003d84

08002b30 <_fwalk_reent>:
 8002b30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b34:	4680      	mov	r8, r0
 8002b36:	4689      	mov	r9, r1
 8002b38:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002b3c:	2600      	movs	r6, #0
 8002b3e:	b914      	cbnz	r4, 8002b46 <_fwalk_reent+0x16>
 8002b40:	4630      	mov	r0, r6
 8002b42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b46:	68a5      	ldr	r5, [r4, #8]
 8002b48:	6867      	ldr	r7, [r4, #4]
 8002b4a:	3f01      	subs	r7, #1
 8002b4c:	d501      	bpl.n	8002b52 <_fwalk_reent+0x22>
 8002b4e:	6824      	ldr	r4, [r4, #0]
 8002b50:	e7f5      	b.n	8002b3e <_fwalk_reent+0xe>
 8002b52:	89ab      	ldrh	r3, [r5, #12]
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d907      	bls.n	8002b68 <_fwalk_reent+0x38>
 8002b58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	d003      	beq.n	8002b68 <_fwalk_reent+0x38>
 8002b60:	4629      	mov	r1, r5
 8002b62:	4640      	mov	r0, r8
 8002b64:	47c8      	blx	r9
 8002b66:	4306      	orrs	r6, r0
 8002b68:	3568      	adds	r5, #104	; 0x68
 8002b6a:	e7ee      	b.n	8002b4a <_fwalk_reent+0x1a>

08002b6c <__swhatbuf_r>:
 8002b6c:	b570      	push	{r4, r5, r6, lr}
 8002b6e:	460e      	mov	r6, r1
 8002b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b74:	2900      	cmp	r1, #0
 8002b76:	b090      	sub	sp, #64	; 0x40
 8002b78:	4614      	mov	r4, r2
 8002b7a:	461d      	mov	r5, r3
 8002b7c:	da07      	bge.n	8002b8e <__swhatbuf_r+0x22>
 8002b7e:	2300      	movs	r3, #0
 8002b80:	602b      	str	r3, [r5, #0]
 8002b82:	89b3      	ldrh	r3, [r6, #12]
 8002b84:	061a      	lsls	r2, r3, #24
 8002b86:	d410      	bmi.n	8002baa <__swhatbuf_r+0x3e>
 8002b88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b8c:	e00e      	b.n	8002bac <__swhatbuf_r+0x40>
 8002b8e:	aa01      	add	r2, sp, #4
 8002b90:	f000 fd98 	bl	80036c4 <_fstat_r>
 8002b94:	2800      	cmp	r0, #0
 8002b96:	dbf2      	blt.n	8002b7e <__swhatbuf_r+0x12>
 8002b98:	9a02      	ldr	r2, [sp, #8]
 8002b9a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002b9e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002ba2:	425a      	negs	r2, r3
 8002ba4:	415a      	adcs	r2, r3
 8002ba6:	602a      	str	r2, [r5, #0]
 8002ba8:	e7ee      	b.n	8002b88 <__swhatbuf_r+0x1c>
 8002baa:	2340      	movs	r3, #64	; 0x40
 8002bac:	2000      	movs	r0, #0
 8002bae:	6023      	str	r3, [r4, #0]
 8002bb0:	b010      	add	sp, #64	; 0x40
 8002bb2:	bd70      	pop	{r4, r5, r6, pc}

08002bb4 <__smakebuf_r>:
 8002bb4:	898b      	ldrh	r3, [r1, #12]
 8002bb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002bb8:	079d      	lsls	r5, r3, #30
 8002bba:	4606      	mov	r6, r0
 8002bbc:	460c      	mov	r4, r1
 8002bbe:	d507      	bpl.n	8002bd0 <__smakebuf_r+0x1c>
 8002bc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002bc4:	6023      	str	r3, [r4, #0]
 8002bc6:	6123      	str	r3, [r4, #16]
 8002bc8:	2301      	movs	r3, #1
 8002bca:	6163      	str	r3, [r4, #20]
 8002bcc:	b002      	add	sp, #8
 8002bce:	bd70      	pop	{r4, r5, r6, pc}
 8002bd0:	ab01      	add	r3, sp, #4
 8002bd2:	466a      	mov	r2, sp
 8002bd4:	f7ff ffca 	bl	8002b6c <__swhatbuf_r>
 8002bd8:	9900      	ldr	r1, [sp, #0]
 8002bda:	4605      	mov	r5, r0
 8002bdc:	4630      	mov	r0, r6
 8002bde:	f000 f877 	bl	8002cd0 <_malloc_r>
 8002be2:	b948      	cbnz	r0, 8002bf8 <__smakebuf_r+0x44>
 8002be4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002be8:	059a      	lsls	r2, r3, #22
 8002bea:	d4ef      	bmi.n	8002bcc <__smakebuf_r+0x18>
 8002bec:	f023 0303 	bic.w	r3, r3, #3
 8002bf0:	f043 0302 	orr.w	r3, r3, #2
 8002bf4:	81a3      	strh	r3, [r4, #12]
 8002bf6:	e7e3      	b.n	8002bc0 <__smakebuf_r+0xc>
 8002bf8:	4b0d      	ldr	r3, [pc, #52]	; (8002c30 <__smakebuf_r+0x7c>)
 8002bfa:	62b3      	str	r3, [r6, #40]	; 0x28
 8002bfc:	89a3      	ldrh	r3, [r4, #12]
 8002bfe:	6020      	str	r0, [r4, #0]
 8002c00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c04:	81a3      	strh	r3, [r4, #12]
 8002c06:	9b00      	ldr	r3, [sp, #0]
 8002c08:	6163      	str	r3, [r4, #20]
 8002c0a:	9b01      	ldr	r3, [sp, #4]
 8002c0c:	6120      	str	r0, [r4, #16]
 8002c0e:	b15b      	cbz	r3, 8002c28 <__smakebuf_r+0x74>
 8002c10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c14:	4630      	mov	r0, r6
 8002c16:	f000 fd67 	bl	80036e8 <_isatty_r>
 8002c1a:	b128      	cbz	r0, 8002c28 <__smakebuf_r+0x74>
 8002c1c:	89a3      	ldrh	r3, [r4, #12]
 8002c1e:	f023 0303 	bic.w	r3, r3, #3
 8002c22:	f043 0301 	orr.w	r3, r3, #1
 8002c26:	81a3      	strh	r3, [r4, #12]
 8002c28:	89a3      	ldrh	r3, [r4, #12]
 8002c2a:	431d      	orrs	r5, r3
 8002c2c:	81a5      	strh	r5, [r4, #12]
 8002c2e:	e7cd      	b.n	8002bcc <__smakebuf_r+0x18>
 8002c30:	080029d9 	.word	0x080029d9

08002c34 <_free_r>:
 8002c34:	b538      	push	{r3, r4, r5, lr}
 8002c36:	4605      	mov	r5, r0
 8002c38:	2900      	cmp	r1, #0
 8002c3a:	d045      	beq.n	8002cc8 <_free_r+0x94>
 8002c3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c40:	1f0c      	subs	r4, r1, #4
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	bfb8      	it	lt
 8002c46:	18e4      	addlt	r4, r4, r3
 8002c48:	f000 fd8a 	bl	8003760 <__malloc_lock>
 8002c4c:	4a1f      	ldr	r2, [pc, #124]	; (8002ccc <_free_r+0x98>)
 8002c4e:	6813      	ldr	r3, [r2, #0]
 8002c50:	4610      	mov	r0, r2
 8002c52:	b933      	cbnz	r3, 8002c62 <_free_r+0x2e>
 8002c54:	6063      	str	r3, [r4, #4]
 8002c56:	6014      	str	r4, [r2, #0]
 8002c58:	4628      	mov	r0, r5
 8002c5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c5e:	f000 bd80 	b.w	8003762 <__malloc_unlock>
 8002c62:	42a3      	cmp	r3, r4
 8002c64:	d90c      	bls.n	8002c80 <_free_r+0x4c>
 8002c66:	6821      	ldr	r1, [r4, #0]
 8002c68:	1862      	adds	r2, r4, r1
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	bf04      	itt	eq
 8002c6e:	681a      	ldreq	r2, [r3, #0]
 8002c70:	685b      	ldreq	r3, [r3, #4]
 8002c72:	6063      	str	r3, [r4, #4]
 8002c74:	bf04      	itt	eq
 8002c76:	1852      	addeq	r2, r2, r1
 8002c78:	6022      	streq	r2, [r4, #0]
 8002c7a:	6004      	str	r4, [r0, #0]
 8002c7c:	e7ec      	b.n	8002c58 <_free_r+0x24>
 8002c7e:	4613      	mov	r3, r2
 8002c80:	685a      	ldr	r2, [r3, #4]
 8002c82:	b10a      	cbz	r2, 8002c88 <_free_r+0x54>
 8002c84:	42a2      	cmp	r2, r4
 8002c86:	d9fa      	bls.n	8002c7e <_free_r+0x4a>
 8002c88:	6819      	ldr	r1, [r3, #0]
 8002c8a:	1858      	adds	r0, r3, r1
 8002c8c:	42a0      	cmp	r0, r4
 8002c8e:	d10b      	bne.n	8002ca8 <_free_r+0x74>
 8002c90:	6820      	ldr	r0, [r4, #0]
 8002c92:	4401      	add	r1, r0
 8002c94:	1858      	adds	r0, r3, r1
 8002c96:	4282      	cmp	r2, r0
 8002c98:	6019      	str	r1, [r3, #0]
 8002c9a:	d1dd      	bne.n	8002c58 <_free_r+0x24>
 8002c9c:	6810      	ldr	r0, [r2, #0]
 8002c9e:	6852      	ldr	r2, [r2, #4]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	4401      	add	r1, r0
 8002ca4:	6019      	str	r1, [r3, #0]
 8002ca6:	e7d7      	b.n	8002c58 <_free_r+0x24>
 8002ca8:	d902      	bls.n	8002cb0 <_free_r+0x7c>
 8002caa:	230c      	movs	r3, #12
 8002cac:	602b      	str	r3, [r5, #0]
 8002cae:	e7d3      	b.n	8002c58 <_free_r+0x24>
 8002cb0:	6820      	ldr	r0, [r4, #0]
 8002cb2:	1821      	adds	r1, r4, r0
 8002cb4:	428a      	cmp	r2, r1
 8002cb6:	bf04      	itt	eq
 8002cb8:	6811      	ldreq	r1, [r2, #0]
 8002cba:	6852      	ldreq	r2, [r2, #4]
 8002cbc:	6062      	str	r2, [r4, #4]
 8002cbe:	bf04      	itt	eq
 8002cc0:	1809      	addeq	r1, r1, r0
 8002cc2:	6021      	streq	r1, [r4, #0]
 8002cc4:	605c      	str	r4, [r3, #4]
 8002cc6:	e7c7      	b.n	8002c58 <_free_r+0x24>
 8002cc8:	bd38      	pop	{r3, r4, r5, pc}
 8002cca:	bf00      	nop
 8002ccc:	2000020c 	.word	0x2000020c

08002cd0 <_malloc_r>:
 8002cd0:	b570      	push	{r4, r5, r6, lr}
 8002cd2:	1ccd      	adds	r5, r1, #3
 8002cd4:	f025 0503 	bic.w	r5, r5, #3
 8002cd8:	3508      	adds	r5, #8
 8002cda:	2d0c      	cmp	r5, #12
 8002cdc:	bf38      	it	cc
 8002cde:	250c      	movcc	r5, #12
 8002ce0:	2d00      	cmp	r5, #0
 8002ce2:	4606      	mov	r6, r0
 8002ce4:	db01      	blt.n	8002cea <_malloc_r+0x1a>
 8002ce6:	42a9      	cmp	r1, r5
 8002ce8:	d903      	bls.n	8002cf2 <_malloc_r+0x22>
 8002cea:	230c      	movs	r3, #12
 8002cec:	6033      	str	r3, [r6, #0]
 8002cee:	2000      	movs	r0, #0
 8002cf0:	bd70      	pop	{r4, r5, r6, pc}
 8002cf2:	f000 fd35 	bl	8003760 <__malloc_lock>
 8002cf6:	4a23      	ldr	r2, [pc, #140]	; (8002d84 <_malloc_r+0xb4>)
 8002cf8:	6814      	ldr	r4, [r2, #0]
 8002cfa:	4621      	mov	r1, r4
 8002cfc:	b991      	cbnz	r1, 8002d24 <_malloc_r+0x54>
 8002cfe:	4c22      	ldr	r4, [pc, #136]	; (8002d88 <_malloc_r+0xb8>)
 8002d00:	6823      	ldr	r3, [r4, #0]
 8002d02:	b91b      	cbnz	r3, 8002d0c <_malloc_r+0x3c>
 8002d04:	4630      	mov	r0, r6
 8002d06:	f000 fc67 	bl	80035d8 <_sbrk_r>
 8002d0a:	6020      	str	r0, [r4, #0]
 8002d0c:	4629      	mov	r1, r5
 8002d0e:	4630      	mov	r0, r6
 8002d10:	f000 fc62 	bl	80035d8 <_sbrk_r>
 8002d14:	1c43      	adds	r3, r0, #1
 8002d16:	d126      	bne.n	8002d66 <_malloc_r+0x96>
 8002d18:	230c      	movs	r3, #12
 8002d1a:	6033      	str	r3, [r6, #0]
 8002d1c:	4630      	mov	r0, r6
 8002d1e:	f000 fd20 	bl	8003762 <__malloc_unlock>
 8002d22:	e7e4      	b.n	8002cee <_malloc_r+0x1e>
 8002d24:	680b      	ldr	r3, [r1, #0]
 8002d26:	1b5b      	subs	r3, r3, r5
 8002d28:	d41a      	bmi.n	8002d60 <_malloc_r+0x90>
 8002d2a:	2b0b      	cmp	r3, #11
 8002d2c:	d90f      	bls.n	8002d4e <_malloc_r+0x7e>
 8002d2e:	600b      	str	r3, [r1, #0]
 8002d30:	50cd      	str	r5, [r1, r3]
 8002d32:	18cc      	adds	r4, r1, r3
 8002d34:	4630      	mov	r0, r6
 8002d36:	f000 fd14 	bl	8003762 <__malloc_unlock>
 8002d3a:	f104 000b 	add.w	r0, r4, #11
 8002d3e:	1d23      	adds	r3, r4, #4
 8002d40:	f020 0007 	bic.w	r0, r0, #7
 8002d44:	1ac3      	subs	r3, r0, r3
 8002d46:	d01b      	beq.n	8002d80 <_malloc_r+0xb0>
 8002d48:	425a      	negs	r2, r3
 8002d4a:	50e2      	str	r2, [r4, r3]
 8002d4c:	bd70      	pop	{r4, r5, r6, pc}
 8002d4e:	428c      	cmp	r4, r1
 8002d50:	bf0d      	iteet	eq
 8002d52:	6863      	ldreq	r3, [r4, #4]
 8002d54:	684b      	ldrne	r3, [r1, #4]
 8002d56:	6063      	strne	r3, [r4, #4]
 8002d58:	6013      	streq	r3, [r2, #0]
 8002d5a:	bf18      	it	ne
 8002d5c:	460c      	movne	r4, r1
 8002d5e:	e7e9      	b.n	8002d34 <_malloc_r+0x64>
 8002d60:	460c      	mov	r4, r1
 8002d62:	6849      	ldr	r1, [r1, #4]
 8002d64:	e7ca      	b.n	8002cfc <_malloc_r+0x2c>
 8002d66:	1cc4      	adds	r4, r0, #3
 8002d68:	f024 0403 	bic.w	r4, r4, #3
 8002d6c:	42a0      	cmp	r0, r4
 8002d6e:	d005      	beq.n	8002d7c <_malloc_r+0xac>
 8002d70:	1a21      	subs	r1, r4, r0
 8002d72:	4630      	mov	r0, r6
 8002d74:	f000 fc30 	bl	80035d8 <_sbrk_r>
 8002d78:	3001      	adds	r0, #1
 8002d7a:	d0cd      	beq.n	8002d18 <_malloc_r+0x48>
 8002d7c:	6025      	str	r5, [r4, #0]
 8002d7e:	e7d9      	b.n	8002d34 <_malloc_r+0x64>
 8002d80:	bd70      	pop	{r4, r5, r6, pc}
 8002d82:	bf00      	nop
 8002d84:	2000020c 	.word	0x2000020c
 8002d88:	20000210 	.word	0x20000210

08002d8c <__ssputs_r>:
 8002d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d90:	688e      	ldr	r6, [r1, #8]
 8002d92:	429e      	cmp	r6, r3
 8002d94:	4682      	mov	sl, r0
 8002d96:	460c      	mov	r4, r1
 8002d98:	4691      	mov	r9, r2
 8002d9a:	4698      	mov	r8, r3
 8002d9c:	d835      	bhi.n	8002e0a <__ssputs_r+0x7e>
 8002d9e:	898a      	ldrh	r2, [r1, #12]
 8002da0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002da4:	d031      	beq.n	8002e0a <__ssputs_r+0x7e>
 8002da6:	6825      	ldr	r5, [r4, #0]
 8002da8:	6909      	ldr	r1, [r1, #16]
 8002daa:	1a6f      	subs	r7, r5, r1
 8002dac:	6965      	ldr	r5, [r4, #20]
 8002dae:	2302      	movs	r3, #2
 8002db0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002db4:	fb95 f5f3 	sdiv	r5, r5, r3
 8002db8:	f108 0301 	add.w	r3, r8, #1
 8002dbc:	443b      	add	r3, r7
 8002dbe:	429d      	cmp	r5, r3
 8002dc0:	bf38      	it	cc
 8002dc2:	461d      	movcc	r5, r3
 8002dc4:	0553      	lsls	r3, r2, #21
 8002dc6:	d531      	bpl.n	8002e2c <__ssputs_r+0xa0>
 8002dc8:	4629      	mov	r1, r5
 8002dca:	f7ff ff81 	bl	8002cd0 <_malloc_r>
 8002dce:	4606      	mov	r6, r0
 8002dd0:	b950      	cbnz	r0, 8002de8 <__ssputs_r+0x5c>
 8002dd2:	230c      	movs	r3, #12
 8002dd4:	f8ca 3000 	str.w	r3, [sl]
 8002dd8:	89a3      	ldrh	r3, [r4, #12]
 8002dda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dde:	81a3      	strh	r3, [r4, #12]
 8002de0:	f04f 30ff 	mov.w	r0, #4294967295
 8002de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002de8:	463a      	mov	r2, r7
 8002dea:	6921      	ldr	r1, [r4, #16]
 8002dec:	f7ff fbae 	bl	800254c <memcpy>
 8002df0:	89a3      	ldrh	r3, [r4, #12]
 8002df2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002df6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dfa:	81a3      	strh	r3, [r4, #12]
 8002dfc:	6126      	str	r6, [r4, #16]
 8002dfe:	6165      	str	r5, [r4, #20]
 8002e00:	443e      	add	r6, r7
 8002e02:	1bed      	subs	r5, r5, r7
 8002e04:	6026      	str	r6, [r4, #0]
 8002e06:	60a5      	str	r5, [r4, #8]
 8002e08:	4646      	mov	r6, r8
 8002e0a:	4546      	cmp	r6, r8
 8002e0c:	bf28      	it	cs
 8002e0e:	4646      	movcs	r6, r8
 8002e10:	4632      	mov	r2, r6
 8002e12:	4649      	mov	r1, r9
 8002e14:	6820      	ldr	r0, [r4, #0]
 8002e16:	f000 fc89 	bl	800372c <memmove>
 8002e1a:	68a3      	ldr	r3, [r4, #8]
 8002e1c:	1b9b      	subs	r3, r3, r6
 8002e1e:	60a3      	str	r3, [r4, #8]
 8002e20:	6823      	ldr	r3, [r4, #0]
 8002e22:	441e      	add	r6, r3
 8002e24:	6026      	str	r6, [r4, #0]
 8002e26:	2000      	movs	r0, #0
 8002e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e2c:	462a      	mov	r2, r5
 8002e2e:	f000 fc99 	bl	8003764 <_realloc_r>
 8002e32:	4606      	mov	r6, r0
 8002e34:	2800      	cmp	r0, #0
 8002e36:	d1e1      	bne.n	8002dfc <__ssputs_r+0x70>
 8002e38:	6921      	ldr	r1, [r4, #16]
 8002e3a:	4650      	mov	r0, sl
 8002e3c:	f7ff fefa 	bl	8002c34 <_free_r>
 8002e40:	e7c7      	b.n	8002dd2 <__ssputs_r+0x46>
	...

08002e44 <_svfiprintf_r>:
 8002e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e48:	b09d      	sub	sp, #116	; 0x74
 8002e4a:	4680      	mov	r8, r0
 8002e4c:	9303      	str	r3, [sp, #12]
 8002e4e:	898b      	ldrh	r3, [r1, #12]
 8002e50:	061c      	lsls	r4, r3, #24
 8002e52:	460d      	mov	r5, r1
 8002e54:	4616      	mov	r6, r2
 8002e56:	d50f      	bpl.n	8002e78 <_svfiprintf_r+0x34>
 8002e58:	690b      	ldr	r3, [r1, #16]
 8002e5a:	b96b      	cbnz	r3, 8002e78 <_svfiprintf_r+0x34>
 8002e5c:	2140      	movs	r1, #64	; 0x40
 8002e5e:	f7ff ff37 	bl	8002cd0 <_malloc_r>
 8002e62:	6028      	str	r0, [r5, #0]
 8002e64:	6128      	str	r0, [r5, #16]
 8002e66:	b928      	cbnz	r0, 8002e74 <_svfiprintf_r+0x30>
 8002e68:	230c      	movs	r3, #12
 8002e6a:	f8c8 3000 	str.w	r3, [r8]
 8002e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8002e72:	e0c5      	b.n	8003000 <_svfiprintf_r+0x1bc>
 8002e74:	2340      	movs	r3, #64	; 0x40
 8002e76:	616b      	str	r3, [r5, #20]
 8002e78:	2300      	movs	r3, #0
 8002e7a:	9309      	str	r3, [sp, #36]	; 0x24
 8002e7c:	2320      	movs	r3, #32
 8002e7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e82:	2330      	movs	r3, #48	; 0x30
 8002e84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e88:	f04f 0b01 	mov.w	fp, #1
 8002e8c:	4637      	mov	r7, r6
 8002e8e:	463c      	mov	r4, r7
 8002e90:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d13c      	bne.n	8002f12 <_svfiprintf_r+0xce>
 8002e98:	ebb7 0a06 	subs.w	sl, r7, r6
 8002e9c:	d00b      	beq.n	8002eb6 <_svfiprintf_r+0x72>
 8002e9e:	4653      	mov	r3, sl
 8002ea0:	4632      	mov	r2, r6
 8002ea2:	4629      	mov	r1, r5
 8002ea4:	4640      	mov	r0, r8
 8002ea6:	f7ff ff71 	bl	8002d8c <__ssputs_r>
 8002eaa:	3001      	adds	r0, #1
 8002eac:	f000 80a3 	beq.w	8002ff6 <_svfiprintf_r+0x1b2>
 8002eb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002eb2:	4453      	add	r3, sl
 8002eb4:	9309      	str	r3, [sp, #36]	; 0x24
 8002eb6:	783b      	ldrb	r3, [r7, #0]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f000 809c 	beq.w	8002ff6 <_svfiprintf_r+0x1b2>
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ec4:	9304      	str	r3, [sp, #16]
 8002ec6:	9307      	str	r3, [sp, #28]
 8002ec8:	9205      	str	r2, [sp, #20]
 8002eca:	9306      	str	r3, [sp, #24]
 8002ecc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ed0:	931a      	str	r3, [sp, #104]	; 0x68
 8002ed2:	2205      	movs	r2, #5
 8002ed4:	7821      	ldrb	r1, [r4, #0]
 8002ed6:	4850      	ldr	r0, [pc, #320]	; (8003018 <_svfiprintf_r+0x1d4>)
 8002ed8:	f7fd f98a 	bl	80001f0 <memchr>
 8002edc:	1c67      	adds	r7, r4, #1
 8002ede:	9b04      	ldr	r3, [sp, #16]
 8002ee0:	b9d8      	cbnz	r0, 8002f1a <_svfiprintf_r+0xd6>
 8002ee2:	06d9      	lsls	r1, r3, #27
 8002ee4:	bf44      	itt	mi
 8002ee6:	2220      	movmi	r2, #32
 8002ee8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002eec:	071a      	lsls	r2, r3, #28
 8002eee:	bf44      	itt	mi
 8002ef0:	222b      	movmi	r2, #43	; 0x2b
 8002ef2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002ef6:	7822      	ldrb	r2, [r4, #0]
 8002ef8:	2a2a      	cmp	r2, #42	; 0x2a
 8002efa:	d016      	beq.n	8002f2a <_svfiprintf_r+0xe6>
 8002efc:	9a07      	ldr	r2, [sp, #28]
 8002efe:	2100      	movs	r1, #0
 8002f00:	200a      	movs	r0, #10
 8002f02:	4627      	mov	r7, r4
 8002f04:	3401      	adds	r4, #1
 8002f06:	783b      	ldrb	r3, [r7, #0]
 8002f08:	3b30      	subs	r3, #48	; 0x30
 8002f0a:	2b09      	cmp	r3, #9
 8002f0c:	d951      	bls.n	8002fb2 <_svfiprintf_r+0x16e>
 8002f0e:	b1c9      	cbz	r1, 8002f44 <_svfiprintf_r+0x100>
 8002f10:	e011      	b.n	8002f36 <_svfiprintf_r+0xf2>
 8002f12:	2b25      	cmp	r3, #37	; 0x25
 8002f14:	d0c0      	beq.n	8002e98 <_svfiprintf_r+0x54>
 8002f16:	4627      	mov	r7, r4
 8002f18:	e7b9      	b.n	8002e8e <_svfiprintf_r+0x4a>
 8002f1a:	4a3f      	ldr	r2, [pc, #252]	; (8003018 <_svfiprintf_r+0x1d4>)
 8002f1c:	1a80      	subs	r0, r0, r2
 8002f1e:	fa0b f000 	lsl.w	r0, fp, r0
 8002f22:	4318      	orrs	r0, r3
 8002f24:	9004      	str	r0, [sp, #16]
 8002f26:	463c      	mov	r4, r7
 8002f28:	e7d3      	b.n	8002ed2 <_svfiprintf_r+0x8e>
 8002f2a:	9a03      	ldr	r2, [sp, #12]
 8002f2c:	1d11      	adds	r1, r2, #4
 8002f2e:	6812      	ldr	r2, [r2, #0]
 8002f30:	9103      	str	r1, [sp, #12]
 8002f32:	2a00      	cmp	r2, #0
 8002f34:	db01      	blt.n	8002f3a <_svfiprintf_r+0xf6>
 8002f36:	9207      	str	r2, [sp, #28]
 8002f38:	e004      	b.n	8002f44 <_svfiprintf_r+0x100>
 8002f3a:	4252      	negs	r2, r2
 8002f3c:	f043 0302 	orr.w	r3, r3, #2
 8002f40:	9207      	str	r2, [sp, #28]
 8002f42:	9304      	str	r3, [sp, #16]
 8002f44:	783b      	ldrb	r3, [r7, #0]
 8002f46:	2b2e      	cmp	r3, #46	; 0x2e
 8002f48:	d10e      	bne.n	8002f68 <_svfiprintf_r+0x124>
 8002f4a:	787b      	ldrb	r3, [r7, #1]
 8002f4c:	2b2a      	cmp	r3, #42	; 0x2a
 8002f4e:	f107 0101 	add.w	r1, r7, #1
 8002f52:	d132      	bne.n	8002fba <_svfiprintf_r+0x176>
 8002f54:	9b03      	ldr	r3, [sp, #12]
 8002f56:	1d1a      	adds	r2, r3, #4
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	9203      	str	r2, [sp, #12]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	bfb8      	it	lt
 8002f60:	f04f 33ff 	movlt.w	r3, #4294967295
 8002f64:	3702      	adds	r7, #2
 8002f66:	9305      	str	r3, [sp, #20]
 8002f68:	4c2c      	ldr	r4, [pc, #176]	; (800301c <_svfiprintf_r+0x1d8>)
 8002f6a:	7839      	ldrb	r1, [r7, #0]
 8002f6c:	2203      	movs	r2, #3
 8002f6e:	4620      	mov	r0, r4
 8002f70:	f7fd f93e 	bl	80001f0 <memchr>
 8002f74:	b138      	cbz	r0, 8002f86 <_svfiprintf_r+0x142>
 8002f76:	2340      	movs	r3, #64	; 0x40
 8002f78:	1b00      	subs	r0, r0, r4
 8002f7a:	fa03 f000 	lsl.w	r0, r3, r0
 8002f7e:	9b04      	ldr	r3, [sp, #16]
 8002f80:	4303      	orrs	r3, r0
 8002f82:	9304      	str	r3, [sp, #16]
 8002f84:	3701      	adds	r7, #1
 8002f86:	7839      	ldrb	r1, [r7, #0]
 8002f88:	4825      	ldr	r0, [pc, #148]	; (8003020 <_svfiprintf_r+0x1dc>)
 8002f8a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002f8e:	2206      	movs	r2, #6
 8002f90:	1c7e      	adds	r6, r7, #1
 8002f92:	f7fd f92d 	bl	80001f0 <memchr>
 8002f96:	2800      	cmp	r0, #0
 8002f98:	d035      	beq.n	8003006 <_svfiprintf_r+0x1c2>
 8002f9a:	4b22      	ldr	r3, [pc, #136]	; (8003024 <_svfiprintf_r+0x1e0>)
 8002f9c:	b9fb      	cbnz	r3, 8002fde <_svfiprintf_r+0x19a>
 8002f9e:	9b03      	ldr	r3, [sp, #12]
 8002fa0:	3307      	adds	r3, #7
 8002fa2:	f023 0307 	bic.w	r3, r3, #7
 8002fa6:	3308      	adds	r3, #8
 8002fa8:	9303      	str	r3, [sp, #12]
 8002faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002fac:	444b      	add	r3, r9
 8002fae:	9309      	str	r3, [sp, #36]	; 0x24
 8002fb0:	e76c      	b.n	8002e8c <_svfiprintf_r+0x48>
 8002fb2:	fb00 3202 	mla	r2, r0, r2, r3
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	e7a3      	b.n	8002f02 <_svfiprintf_r+0xbe>
 8002fba:	2300      	movs	r3, #0
 8002fbc:	9305      	str	r3, [sp, #20]
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	240a      	movs	r4, #10
 8002fc2:	460f      	mov	r7, r1
 8002fc4:	3101      	adds	r1, #1
 8002fc6:	783a      	ldrb	r2, [r7, #0]
 8002fc8:	3a30      	subs	r2, #48	; 0x30
 8002fca:	2a09      	cmp	r2, #9
 8002fcc:	d903      	bls.n	8002fd6 <_svfiprintf_r+0x192>
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d0ca      	beq.n	8002f68 <_svfiprintf_r+0x124>
 8002fd2:	9005      	str	r0, [sp, #20]
 8002fd4:	e7c8      	b.n	8002f68 <_svfiprintf_r+0x124>
 8002fd6:	fb04 2000 	mla	r0, r4, r0, r2
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e7f1      	b.n	8002fc2 <_svfiprintf_r+0x17e>
 8002fde:	ab03      	add	r3, sp, #12
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	462a      	mov	r2, r5
 8002fe4:	4b10      	ldr	r3, [pc, #64]	; (8003028 <_svfiprintf_r+0x1e4>)
 8002fe6:	a904      	add	r1, sp, #16
 8002fe8:	4640      	mov	r0, r8
 8002fea:	f3af 8000 	nop.w
 8002fee:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002ff2:	4681      	mov	r9, r0
 8002ff4:	d1d9      	bne.n	8002faa <_svfiprintf_r+0x166>
 8002ff6:	89ab      	ldrh	r3, [r5, #12]
 8002ff8:	065b      	lsls	r3, r3, #25
 8002ffa:	f53f af38 	bmi.w	8002e6e <_svfiprintf_r+0x2a>
 8002ffe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003000:	b01d      	add	sp, #116	; 0x74
 8003002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003006:	ab03      	add	r3, sp, #12
 8003008:	9300      	str	r3, [sp, #0]
 800300a:	462a      	mov	r2, r5
 800300c:	4b06      	ldr	r3, [pc, #24]	; (8003028 <_svfiprintf_r+0x1e4>)
 800300e:	a904      	add	r1, sp, #16
 8003010:	4640      	mov	r0, r8
 8003012:	f000 f9c1 	bl	8003398 <_printf_i>
 8003016:	e7ea      	b.n	8002fee <_svfiprintf_r+0x1aa>
 8003018:	08003ef4 	.word	0x08003ef4
 800301c:	08003efa 	.word	0x08003efa
 8003020:	08003efe 	.word	0x08003efe
 8003024:	00000000 	.word	0x00000000
 8003028:	08002d8d 	.word	0x08002d8d

0800302c <__sfputc_r>:
 800302c:	6893      	ldr	r3, [r2, #8]
 800302e:	3b01      	subs	r3, #1
 8003030:	2b00      	cmp	r3, #0
 8003032:	b410      	push	{r4}
 8003034:	6093      	str	r3, [r2, #8]
 8003036:	da09      	bge.n	800304c <__sfputc_r+0x20>
 8003038:	6994      	ldr	r4, [r2, #24]
 800303a:	42a3      	cmp	r3, r4
 800303c:	db02      	blt.n	8003044 <__sfputc_r+0x18>
 800303e:	b2cb      	uxtb	r3, r1
 8003040:	2b0a      	cmp	r3, #10
 8003042:	d103      	bne.n	800304c <__sfputc_r+0x20>
 8003044:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003048:	f7ff bb46 	b.w	80026d8 <__swbuf_r>
 800304c:	6813      	ldr	r3, [r2, #0]
 800304e:	1c58      	adds	r0, r3, #1
 8003050:	6010      	str	r0, [r2, #0]
 8003052:	7019      	strb	r1, [r3, #0]
 8003054:	b2c8      	uxtb	r0, r1
 8003056:	f85d 4b04 	ldr.w	r4, [sp], #4
 800305a:	4770      	bx	lr

0800305c <__sfputs_r>:
 800305c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800305e:	4606      	mov	r6, r0
 8003060:	460f      	mov	r7, r1
 8003062:	4614      	mov	r4, r2
 8003064:	18d5      	adds	r5, r2, r3
 8003066:	42ac      	cmp	r4, r5
 8003068:	d101      	bne.n	800306e <__sfputs_r+0x12>
 800306a:	2000      	movs	r0, #0
 800306c:	e007      	b.n	800307e <__sfputs_r+0x22>
 800306e:	463a      	mov	r2, r7
 8003070:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003074:	4630      	mov	r0, r6
 8003076:	f7ff ffd9 	bl	800302c <__sfputc_r>
 800307a:	1c43      	adds	r3, r0, #1
 800307c:	d1f3      	bne.n	8003066 <__sfputs_r+0xa>
 800307e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003080 <_vfiprintf_r>:
 8003080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003084:	b09d      	sub	sp, #116	; 0x74
 8003086:	460c      	mov	r4, r1
 8003088:	4617      	mov	r7, r2
 800308a:	9303      	str	r3, [sp, #12]
 800308c:	4606      	mov	r6, r0
 800308e:	b118      	cbz	r0, 8003098 <_vfiprintf_r+0x18>
 8003090:	6983      	ldr	r3, [r0, #24]
 8003092:	b90b      	cbnz	r3, 8003098 <_vfiprintf_r+0x18>
 8003094:	f7ff fce0 	bl	8002a58 <__sinit>
 8003098:	4b7c      	ldr	r3, [pc, #496]	; (800328c <_vfiprintf_r+0x20c>)
 800309a:	429c      	cmp	r4, r3
 800309c:	d157      	bne.n	800314e <_vfiprintf_r+0xce>
 800309e:	6874      	ldr	r4, [r6, #4]
 80030a0:	89a3      	ldrh	r3, [r4, #12]
 80030a2:	0718      	lsls	r0, r3, #28
 80030a4:	d55d      	bpl.n	8003162 <_vfiprintf_r+0xe2>
 80030a6:	6923      	ldr	r3, [r4, #16]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d05a      	beq.n	8003162 <_vfiprintf_r+0xe2>
 80030ac:	2300      	movs	r3, #0
 80030ae:	9309      	str	r3, [sp, #36]	; 0x24
 80030b0:	2320      	movs	r3, #32
 80030b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80030b6:	2330      	movs	r3, #48	; 0x30
 80030b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80030bc:	f04f 0b01 	mov.w	fp, #1
 80030c0:	46b8      	mov	r8, r7
 80030c2:	4645      	mov	r5, r8
 80030c4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d155      	bne.n	8003178 <_vfiprintf_r+0xf8>
 80030cc:	ebb8 0a07 	subs.w	sl, r8, r7
 80030d0:	d00b      	beq.n	80030ea <_vfiprintf_r+0x6a>
 80030d2:	4653      	mov	r3, sl
 80030d4:	463a      	mov	r2, r7
 80030d6:	4621      	mov	r1, r4
 80030d8:	4630      	mov	r0, r6
 80030da:	f7ff ffbf 	bl	800305c <__sfputs_r>
 80030de:	3001      	adds	r0, #1
 80030e0:	f000 80c4 	beq.w	800326c <_vfiprintf_r+0x1ec>
 80030e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030e6:	4453      	add	r3, sl
 80030e8:	9309      	str	r3, [sp, #36]	; 0x24
 80030ea:	f898 3000 	ldrb.w	r3, [r8]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	f000 80bc 	beq.w	800326c <_vfiprintf_r+0x1ec>
 80030f4:	2300      	movs	r3, #0
 80030f6:	f04f 32ff 	mov.w	r2, #4294967295
 80030fa:	9304      	str	r3, [sp, #16]
 80030fc:	9307      	str	r3, [sp, #28]
 80030fe:	9205      	str	r2, [sp, #20]
 8003100:	9306      	str	r3, [sp, #24]
 8003102:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003106:	931a      	str	r3, [sp, #104]	; 0x68
 8003108:	2205      	movs	r2, #5
 800310a:	7829      	ldrb	r1, [r5, #0]
 800310c:	4860      	ldr	r0, [pc, #384]	; (8003290 <_vfiprintf_r+0x210>)
 800310e:	f7fd f86f 	bl	80001f0 <memchr>
 8003112:	f105 0801 	add.w	r8, r5, #1
 8003116:	9b04      	ldr	r3, [sp, #16]
 8003118:	2800      	cmp	r0, #0
 800311a:	d131      	bne.n	8003180 <_vfiprintf_r+0x100>
 800311c:	06d9      	lsls	r1, r3, #27
 800311e:	bf44      	itt	mi
 8003120:	2220      	movmi	r2, #32
 8003122:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003126:	071a      	lsls	r2, r3, #28
 8003128:	bf44      	itt	mi
 800312a:	222b      	movmi	r2, #43	; 0x2b
 800312c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003130:	782a      	ldrb	r2, [r5, #0]
 8003132:	2a2a      	cmp	r2, #42	; 0x2a
 8003134:	d02c      	beq.n	8003190 <_vfiprintf_r+0x110>
 8003136:	9a07      	ldr	r2, [sp, #28]
 8003138:	2100      	movs	r1, #0
 800313a:	200a      	movs	r0, #10
 800313c:	46a8      	mov	r8, r5
 800313e:	3501      	adds	r5, #1
 8003140:	f898 3000 	ldrb.w	r3, [r8]
 8003144:	3b30      	subs	r3, #48	; 0x30
 8003146:	2b09      	cmp	r3, #9
 8003148:	d96d      	bls.n	8003226 <_vfiprintf_r+0x1a6>
 800314a:	b371      	cbz	r1, 80031aa <_vfiprintf_r+0x12a>
 800314c:	e026      	b.n	800319c <_vfiprintf_r+0x11c>
 800314e:	4b51      	ldr	r3, [pc, #324]	; (8003294 <_vfiprintf_r+0x214>)
 8003150:	429c      	cmp	r4, r3
 8003152:	d101      	bne.n	8003158 <_vfiprintf_r+0xd8>
 8003154:	68b4      	ldr	r4, [r6, #8]
 8003156:	e7a3      	b.n	80030a0 <_vfiprintf_r+0x20>
 8003158:	4b4f      	ldr	r3, [pc, #316]	; (8003298 <_vfiprintf_r+0x218>)
 800315a:	429c      	cmp	r4, r3
 800315c:	bf08      	it	eq
 800315e:	68f4      	ldreq	r4, [r6, #12]
 8003160:	e79e      	b.n	80030a0 <_vfiprintf_r+0x20>
 8003162:	4621      	mov	r1, r4
 8003164:	4630      	mov	r0, r6
 8003166:	f7ff fb17 	bl	8002798 <__swsetup_r>
 800316a:	2800      	cmp	r0, #0
 800316c:	d09e      	beq.n	80030ac <_vfiprintf_r+0x2c>
 800316e:	f04f 30ff 	mov.w	r0, #4294967295
 8003172:	b01d      	add	sp, #116	; 0x74
 8003174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003178:	2b25      	cmp	r3, #37	; 0x25
 800317a:	d0a7      	beq.n	80030cc <_vfiprintf_r+0x4c>
 800317c:	46a8      	mov	r8, r5
 800317e:	e7a0      	b.n	80030c2 <_vfiprintf_r+0x42>
 8003180:	4a43      	ldr	r2, [pc, #268]	; (8003290 <_vfiprintf_r+0x210>)
 8003182:	1a80      	subs	r0, r0, r2
 8003184:	fa0b f000 	lsl.w	r0, fp, r0
 8003188:	4318      	orrs	r0, r3
 800318a:	9004      	str	r0, [sp, #16]
 800318c:	4645      	mov	r5, r8
 800318e:	e7bb      	b.n	8003108 <_vfiprintf_r+0x88>
 8003190:	9a03      	ldr	r2, [sp, #12]
 8003192:	1d11      	adds	r1, r2, #4
 8003194:	6812      	ldr	r2, [r2, #0]
 8003196:	9103      	str	r1, [sp, #12]
 8003198:	2a00      	cmp	r2, #0
 800319a:	db01      	blt.n	80031a0 <_vfiprintf_r+0x120>
 800319c:	9207      	str	r2, [sp, #28]
 800319e:	e004      	b.n	80031aa <_vfiprintf_r+0x12a>
 80031a0:	4252      	negs	r2, r2
 80031a2:	f043 0302 	orr.w	r3, r3, #2
 80031a6:	9207      	str	r2, [sp, #28]
 80031a8:	9304      	str	r3, [sp, #16]
 80031aa:	f898 3000 	ldrb.w	r3, [r8]
 80031ae:	2b2e      	cmp	r3, #46	; 0x2e
 80031b0:	d110      	bne.n	80031d4 <_vfiprintf_r+0x154>
 80031b2:	f898 3001 	ldrb.w	r3, [r8, #1]
 80031b6:	2b2a      	cmp	r3, #42	; 0x2a
 80031b8:	f108 0101 	add.w	r1, r8, #1
 80031bc:	d137      	bne.n	800322e <_vfiprintf_r+0x1ae>
 80031be:	9b03      	ldr	r3, [sp, #12]
 80031c0:	1d1a      	adds	r2, r3, #4
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	9203      	str	r2, [sp, #12]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	bfb8      	it	lt
 80031ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80031ce:	f108 0802 	add.w	r8, r8, #2
 80031d2:	9305      	str	r3, [sp, #20]
 80031d4:	4d31      	ldr	r5, [pc, #196]	; (800329c <_vfiprintf_r+0x21c>)
 80031d6:	f898 1000 	ldrb.w	r1, [r8]
 80031da:	2203      	movs	r2, #3
 80031dc:	4628      	mov	r0, r5
 80031de:	f7fd f807 	bl	80001f0 <memchr>
 80031e2:	b140      	cbz	r0, 80031f6 <_vfiprintf_r+0x176>
 80031e4:	2340      	movs	r3, #64	; 0x40
 80031e6:	1b40      	subs	r0, r0, r5
 80031e8:	fa03 f000 	lsl.w	r0, r3, r0
 80031ec:	9b04      	ldr	r3, [sp, #16]
 80031ee:	4303      	orrs	r3, r0
 80031f0:	9304      	str	r3, [sp, #16]
 80031f2:	f108 0801 	add.w	r8, r8, #1
 80031f6:	f898 1000 	ldrb.w	r1, [r8]
 80031fa:	4829      	ldr	r0, [pc, #164]	; (80032a0 <_vfiprintf_r+0x220>)
 80031fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003200:	2206      	movs	r2, #6
 8003202:	f108 0701 	add.w	r7, r8, #1
 8003206:	f7fc fff3 	bl	80001f0 <memchr>
 800320a:	2800      	cmp	r0, #0
 800320c:	d034      	beq.n	8003278 <_vfiprintf_r+0x1f8>
 800320e:	4b25      	ldr	r3, [pc, #148]	; (80032a4 <_vfiprintf_r+0x224>)
 8003210:	bb03      	cbnz	r3, 8003254 <_vfiprintf_r+0x1d4>
 8003212:	9b03      	ldr	r3, [sp, #12]
 8003214:	3307      	adds	r3, #7
 8003216:	f023 0307 	bic.w	r3, r3, #7
 800321a:	3308      	adds	r3, #8
 800321c:	9303      	str	r3, [sp, #12]
 800321e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003220:	444b      	add	r3, r9
 8003222:	9309      	str	r3, [sp, #36]	; 0x24
 8003224:	e74c      	b.n	80030c0 <_vfiprintf_r+0x40>
 8003226:	fb00 3202 	mla	r2, r0, r2, r3
 800322a:	2101      	movs	r1, #1
 800322c:	e786      	b.n	800313c <_vfiprintf_r+0xbc>
 800322e:	2300      	movs	r3, #0
 8003230:	9305      	str	r3, [sp, #20]
 8003232:	4618      	mov	r0, r3
 8003234:	250a      	movs	r5, #10
 8003236:	4688      	mov	r8, r1
 8003238:	3101      	adds	r1, #1
 800323a:	f898 2000 	ldrb.w	r2, [r8]
 800323e:	3a30      	subs	r2, #48	; 0x30
 8003240:	2a09      	cmp	r2, #9
 8003242:	d903      	bls.n	800324c <_vfiprintf_r+0x1cc>
 8003244:	2b00      	cmp	r3, #0
 8003246:	d0c5      	beq.n	80031d4 <_vfiprintf_r+0x154>
 8003248:	9005      	str	r0, [sp, #20]
 800324a:	e7c3      	b.n	80031d4 <_vfiprintf_r+0x154>
 800324c:	fb05 2000 	mla	r0, r5, r0, r2
 8003250:	2301      	movs	r3, #1
 8003252:	e7f0      	b.n	8003236 <_vfiprintf_r+0x1b6>
 8003254:	ab03      	add	r3, sp, #12
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	4622      	mov	r2, r4
 800325a:	4b13      	ldr	r3, [pc, #76]	; (80032a8 <_vfiprintf_r+0x228>)
 800325c:	a904      	add	r1, sp, #16
 800325e:	4630      	mov	r0, r6
 8003260:	f3af 8000 	nop.w
 8003264:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003268:	4681      	mov	r9, r0
 800326a:	d1d8      	bne.n	800321e <_vfiprintf_r+0x19e>
 800326c:	89a3      	ldrh	r3, [r4, #12]
 800326e:	065b      	lsls	r3, r3, #25
 8003270:	f53f af7d 	bmi.w	800316e <_vfiprintf_r+0xee>
 8003274:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003276:	e77c      	b.n	8003172 <_vfiprintf_r+0xf2>
 8003278:	ab03      	add	r3, sp, #12
 800327a:	9300      	str	r3, [sp, #0]
 800327c:	4622      	mov	r2, r4
 800327e:	4b0a      	ldr	r3, [pc, #40]	; (80032a8 <_vfiprintf_r+0x228>)
 8003280:	a904      	add	r1, sp, #16
 8003282:	4630      	mov	r0, r6
 8003284:	f000 f888 	bl	8003398 <_printf_i>
 8003288:	e7ec      	b.n	8003264 <_vfiprintf_r+0x1e4>
 800328a:	bf00      	nop
 800328c:	08003eb4 	.word	0x08003eb4
 8003290:	08003ef4 	.word	0x08003ef4
 8003294:	08003ed4 	.word	0x08003ed4
 8003298:	08003e94 	.word	0x08003e94
 800329c:	08003efa 	.word	0x08003efa
 80032a0:	08003efe 	.word	0x08003efe
 80032a4:	00000000 	.word	0x00000000
 80032a8:	0800305d 	.word	0x0800305d

080032ac <_printf_common>:
 80032ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032b0:	4691      	mov	r9, r2
 80032b2:	461f      	mov	r7, r3
 80032b4:	688a      	ldr	r2, [r1, #8]
 80032b6:	690b      	ldr	r3, [r1, #16]
 80032b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80032bc:	4293      	cmp	r3, r2
 80032be:	bfb8      	it	lt
 80032c0:	4613      	movlt	r3, r2
 80032c2:	f8c9 3000 	str.w	r3, [r9]
 80032c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80032ca:	4606      	mov	r6, r0
 80032cc:	460c      	mov	r4, r1
 80032ce:	b112      	cbz	r2, 80032d6 <_printf_common+0x2a>
 80032d0:	3301      	adds	r3, #1
 80032d2:	f8c9 3000 	str.w	r3, [r9]
 80032d6:	6823      	ldr	r3, [r4, #0]
 80032d8:	0699      	lsls	r1, r3, #26
 80032da:	bf42      	ittt	mi
 80032dc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80032e0:	3302      	addmi	r3, #2
 80032e2:	f8c9 3000 	strmi.w	r3, [r9]
 80032e6:	6825      	ldr	r5, [r4, #0]
 80032e8:	f015 0506 	ands.w	r5, r5, #6
 80032ec:	d107      	bne.n	80032fe <_printf_common+0x52>
 80032ee:	f104 0a19 	add.w	sl, r4, #25
 80032f2:	68e3      	ldr	r3, [r4, #12]
 80032f4:	f8d9 2000 	ldr.w	r2, [r9]
 80032f8:	1a9b      	subs	r3, r3, r2
 80032fa:	429d      	cmp	r5, r3
 80032fc:	db29      	blt.n	8003352 <_printf_common+0xa6>
 80032fe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003302:	6822      	ldr	r2, [r4, #0]
 8003304:	3300      	adds	r3, #0
 8003306:	bf18      	it	ne
 8003308:	2301      	movne	r3, #1
 800330a:	0692      	lsls	r2, r2, #26
 800330c:	d42e      	bmi.n	800336c <_printf_common+0xc0>
 800330e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003312:	4639      	mov	r1, r7
 8003314:	4630      	mov	r0, r6
 8003316:	47c0      	blx	r8
 8003318:	3001      	adds	r0, #1
 800331a:	d021      	beq.n	8003360 <_printf_common+0xb4>
 800331c:	6823      	ldr	r3, [r4, #0]
 800331e:	68e5      	ldr	r5, [r4, #12]
 8003320:	f8d9 2000 	ldr.w	r2, [r9]
 8003324:	f003 0306 	and.w	r3, r3, #6
 8003328:	2b04      	cmp	r3, #4
 800332a:	bf08      	it	eq
 800332c:	1aad      	subeq	r5, r5, r2
 800332e:	68a3      	ldr	r3, [r4, #8]
 8003330:	6922      	ldr	r2, [r4, #16]
 8003332:	bf0c      	ite	eq
 8003334:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003338:	2500      	movne	r5, #0
 800333a:	4293      	cmp	r3, r2
 800333c:	bfc4      	itt	gt
 800333e:	1a9b      	subgt	r3, r3, r2
 8003340:	18ed      	addgt	r5, r5, r3
 8003342:	f04f 0900 	mov.w	r9, #0
 8003346:	341a      	adds	r4, #26
 8003348:	454d      	cmp	r5, r9
 800334a:	d11b      	bne.n	8003384 <_printf_common+0xd8>
 800334c:	2000      	movs	r0, #0
 800334e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003352:	2301      	movs	r3, #1
 8003354:	4652      	mov	r2, sl
 8003356:	4639      	mov	r1, r7
 8003358:	4630      	mov	r0, r6
 800335a:	47c0      	blx	r8
 800335c:	3001      	adds	r0, #1
 800335e:	d103      	bne.n	8003368 <_printf_common+0xbc>
 8003360:	f04f 30ff 	mov.w	r0, #4294967295
 8003364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003368:	3501      	adds	r5, #1
 800336a:	e7c2      	b.n	80032f2 <_printf_common+0x46>
 800336c:	18e1      	adds	r1, r4, r3
 800336e:	1c5a      	adds	r2, r3, #1
 8003370:	2030      	movs	r0, #48	; 0x30
 8003372:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003376:	4422      	add	r2, r4
 8003378:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800337c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003380:	3302      	adds	r3, #2
 8003382:	e7c4      	b.n	800330e <_printf_common+0x62>
 8003384:	2301      	movs	r3, #1
 8003386:	4622      	mov	r2, r4
 8003388:	4639      	mov	r1, r7
 800338a:	4630      	mov	r0, r6
 800338c:	47c0      	blx	r8
 800338e:	3001      	adds	r0, #1
 8003390:	d0e6      	beq.n	8003360 <_printf_common+0xb4>
 8003392:	f109 0901 	add.w	r9, r9, #1
 8003396:	e7d7      	b.n	8003348 <_printf_common+0x9c>

08003398 <_printf_i>:
 8003398:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800339c:	4617      	mov	r7, r2
 800339e:	7e0a      	ldrb	r2, [r1, #24]
 80033a0:	b085      	sub	sp, #20
 80033a2:	2a6e      	cmp	r2, #110	; 0x6e
 80033a4:	4698      	mov	r8, r3
 80033a6:	4606      	mov	r6, r0
 80033a8:	460c      	mov	r4, r1
 80033aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80033ac:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80033b0:	f000 80bc 	beq.w	800352c <_printf_i+0x194>
 80033b4:	d81a      	bhi.n	80033ec <_printf_i+0x54>
 80033b6:	2a63      	cmp	r2, #99	; 0x63
 80033b8:	d02e      	beq.n	8003418 <_printf_i+0x80>
 80033ba:	d80a      	bhi.n	80033d2 <_printf_i+0x3a>
 80033bc:	2a00      	cmp	r2, #0
 80033be:	f000 80c8 	beq.w	8003552 <_printf_i+0x1ba>
 80033c2:	2a58      	cmp	r2, #88	; 0x58
 80033c4:	f000 808a 	beq.w	80034dc <_printf_i+0x144>
 80033c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033cc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80033d0:	e02a      	b.n	8003428 <_printf_i+0x90>
 80033d2:	2a64      	cmp	r2, #100	; 0x64
 80033d4:	d001      	beq.n	80033da <_printf_i+0x42>
 80033d6:	2a69      	cmp	r2, #105	; 0x69
 80033d8:	d1f6      	bne.n	80033c8 <_printf_i+0x30>
 80033da:	6821      	ldr	r1, [r4, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	f011 0f80 	tst.w	r1, #128	; 0x80
 80033e2:	d023      	beq.n	800342c <_printf_i+0x94>
 80033e4:	1d11      	adds	r1, r2, #4
 80033e6:	6019      	str	r1, [r3, #0]
 80033e8:	6813      	ldr	r3, [r2, #0]
 80033ea:	e027      	b.n	800343c <_printf_i+0xa4>
 80033ec:	2a73      	cmp	r2, #115	; 0x73
 80033ee:	f000 80b4 	beq.w	800355a <_printf_i+0x1c2>
 80033f2:	d808      	bhi.n	8003406 <_printf_i+0x6e>
 80033f4:	2a6f      	cmp	r2, #111	; 0x6f
 80033f6:	d02a      	beq.n	800344e <_printf_i+0xb6>
 80033f8:	2a70      	cmp	r2, #112	; 0x70
 80033fa:	d1e5      	bne.n	80033c8 <_printf_i+0x30>
 80033fc:	680a      	ldr	r2, [r1, #0]
 80033fe:	f042 0220 	orr.w	r2, r2, #32
 8003402:	600a      	str	r2, [r1, #0]
 8003404:	e003      	b.n	800340e <_printf_i+0x76>
 8003406:	2a75      	cmp	r2, #117	; 0x75
 8003408:	d021      	beq.n	800344e <_printf_i+0xb6>
 800340a:	2a78      	cmp	r2, #120	; 0x78
 800340c:	d1dc      	bne.n	80033c8 <_printf_i+0x30>
 800340e:	2278      	movs	r2, #120	; 0x78
 8003410:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003414:	496e      	ldr	r1, [pc, #440]	; (80035d0 <_printf_i+0x238>)
 8003416:	e064      	b.n	80034e2 <_printf_i+0x14a>
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800341e:	1d11      	adds	r1, r2, #4
 8003420:	6019      	str	r1, [r3, #0]
 8003422:	6813      	ldr	r3, [r2, #0]
 8003424:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003428:	2301      	movs	r3, #1
 800342a:	e0a3      	b.n	8003574 <_printf_i+0x1dc>
 800342c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003430:	f102 0104 	add.w	r1, r2, #4
 8003434:	6019      	str	r1, [r3, #0]
 8003436:	d0d7      	beq.n	80033e8 <_printf_i+0x50>
 8003438:	f9b2 3000 	ldrsh.w	r3, [r2]
 800343c:	2b00      	cmp	r3, #0
 800343e:	da03      	bge.n	8003448 <_printf_i+0xb0>
 8003440:	222d      	movs	r2, #45	; 0x2d
 8003442:	425b      	negs	r3, r3
 8003444:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003448:	4962      	ldr	r1, [pc, #392]	; (80035d4 <_printf_i+0x23c>)
 800344a:	220a      	movs	r2, #10
 800344c:	e017      	b.n	800347e <_printf_i+0xe6>
 800344e:	6820      	ldr	r0, [r4, #0]
 8003450:	6819      	ldr	r1, [r3, #0]
 8003452:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003456:	d003      	beq.n	8003460 <_printf_i+0xc8>
 8003458:	1d08      	adds	r0, r1, #4
 800345a:	6018      	str	r0, [r3, #0]
 800345c:	680b      	ldr	r3, [r1, #0]
 800345e:	e006      	b.n	800346e <_printf_i+0xd6>
 8003460:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003464:	f101 0004 	add.w	r0, r1, #4
 8003468:	6018      	str	r0, [r3, #0]
 800346a:	d0f7      	beq.n	800345c <_printf_i+0xc4>
 800346c:	880b      	ldrh	r3, [r1, #0]
 800346e:	4959      	ldr	r1, [pc, #356]	; (80035d4 <_printf_i+0x23c>)
 8003470:	2a6f      	cmp	r2, #111	; 0x6f
 8003472:	bf14      	ite	ne
 8003474:	220a      	movne	r2, #10
 8003476:	2208      	moveq	r2, #8
 8003478:	2000      	movs	r0, #0
 800347a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800347e:	6865      	ldr	r5, [r4, #4]
 8003480:	60a5      	str	r5, [r4, #8]
 8003482:	2d00      	cmp	r5, #0
 8003484:	f2c0 809c 	blt.w	80035c0 <_printf_i+0x228>
 8003488:	6820      	ldr	r0, [r4, #0]
 800348a:	f020 0004 	bic.w	r0, r0, #4
 800348e:	6020      	str	r0, [r4, #0]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d13f      	bne.n	8003514 <_printf_i+0x17c>
 8003494:	2d00      	cmp	r5, #0
 8003496:	f040 8095 	bne.w	80035c4 <_printf_i+0x22c>
 800349a:	4675      	mov	r5, lr
 800349c:	2a08      	cmp	r2, #8
 800349e:	d10b      	bne.n	80034b8 <_printf_i+0x120>
 80034a0:	6823      	ldr	r3, [r4, #0]
 80034a2:	07da      	lsls	r2, r3, #31
 80034a4:	d508      	bpl.n	80034b8 <_printf_i+0x120>
 80034a6:	6923      	ldr	r3, [r4, #16]
 80034a8:	6862      	ldr	r2, [r4, #4]
 80034aa:	429a      	cmp	r2, r3
 80034ac:	bfde      	ittt	le
 80034ae:	2330      	movle	r3, #48	; 0x30
 80034b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80034b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80034b8:	ebae 0305 	sub.w	r3, lr, r5
 80034bc:	6123      	str	r3, [r4, #16]
 80034be:	f8cd 8000 	str.w	r8, [sp]
 80034c2:	463b      	mov	r3, r7
 80034c4:	aa03      	add	r2, sp, #12
 80034c6:	4621      	mov	r1, r4
 80034c8:	4630      	mov	r0, r6
 80034ca:	f7ff feef 	bl	80032ac <_printf_common>
 80034ce:	3001      	adds	r0, #1
 80034d0:	d155      	bne.n	800357e <_printf_i+0x1e6>
 80034d2:	f04f 30ff 	mov.w	r0, #4294967295
 80034d6:	b005      	add	sp, #20
 80034d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80034dc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80034e0:	493c      	ldr	r1, [pc, #240]	; (80035d4 <_printf_i+0x23c>)
 80034e2:	6822      	ldr	r2, [r4, #0]
 80034e4:	6818      	ldr	r0, [r3, #0]
 80034e6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80034ea:	f100 0504 	add.w	r5, r0, #4
 80034ee:	601d      	str	r5, [r3, #0]
 80034f0:	d001      	beq.n	80034f6 <_printf_i+0x15e>
 80034f2:	6803      	ldr	r3, [r0, #0]
 80034f4:	e002      	b.n	80034fc <_printf_i+0x164>
 80034f6:	0655      	lsls	r5, r2, #25
 80034f8:	d5fb      	bpl.n	80034f2 <_printf_i+0x15a>
 80034fa:	8803      	ldrh	r3, [r0, #0]
 80034fc:	07d0      	lsls	r0, r2, #31
 80034fe:	bf44      	itt	mi
 8003500:	f042 0220 	orrmi.w	r2, r2, #32
 8003504:	6022      	strmi	r2, [r4, #0]
 8003506:	b91b      	cbnz	r3, 8003510 <_printf_i+0x178>
 8003508:	6822      	ldr	r2, [r4, #0]
 800350a:	f022 0220 	bic.w	r2, r2, #32
 800350e:	6022      	str	r2, [r4, #0]
 8003510:	2210      	movs	r2, #16
 8003512:	e7b1      	b.n	8003478 <_printf_i+0xe0>
 8003514:	4675      	mov	r5, lr
 8003516:	fbb3 f0f2 	udiv	r0, r3, r2
 800351a:	fb02 3310 	mls	r3, r2, r0, r3
 800351e:	5ccb      	ldrb	r3, [r1, r3]
 8003520:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003524:	4603      	mov	r3, r0
 8003526:	2800      	cmp	r0, #0
 8003528:	d1f5      	bne.n	8003516 <_printf_i+0x17e>
 800352a:	e7b7      	b.n	800349c <_printf_i+0x104>
 800352c:	6808      	ldr	r0, [r1, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	6949      	ldr	r1, [r1, #20]
 8003532:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003536:	d004      	beq.n	8003542 <_printf_i+0x1aa>
 8003538:	1d10      	adds	r0, r2, #4
 800353a:	6018      	str	r0, [r3, #0]
 800353c:	6813      	ldr	r3, [r2, #0]
 800353e:	6019      	str	r1, [r3, #0]
 8003540:	e007      	b.n	8003552 <_printf_i+0x1ba>
 8003542:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003546:	f102 0004 	add.w	r0, r2, #4
 800354a:	6018      	str	r0, [r3, #0]
 800354c:	6813      	ldr	r3, [r2, #0]
 800354e:	d0f6      	beq.n	800353e <_printf_i+0x1a6>
 8003550:	8019      	strh	r1, [r3, #0]
 8003552:	2300      	movs	r3, #0
 8003554:	6123      	str	r3, [r4, #16]
 8003556:	4675      	mov	r5, lr
 8003558:	e7b1      	b.n	80034be <_printf_i+0x126>
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	1d11      	adds	r1, r2, #4
 800355e:	6019      	str	r1, [r3, #0]
 8003560:	6815      	ldr	r5, [r2, #0]
 8003562:	6862      	ldr	r2, [r4, #4]
 8003564:	2100      	movs	r1, #0
 8003566:	4628      	mov	r0, r5
 8003568:	f7fc fe42 	bl	80001f0 <memchr>
 800356c:	b108      	cbz	r0, 8003572 <_printf_i+0x1da>
 800356e:	1b40      	subs	r0, r0, r5
 8003570:	6060      	str	r0, [r4, #4]
 8003572:	6863      	ldr	r3, [r4, #4]
 8003574:	6123      	str	r3, [r4, #16]
 8003576:	2300      	movs	r3, #0
 8003578:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800357c:	e79f      	b.n	80034be <_printf_i+0x126>
 800357e:	6923      	ldr	r3, [r4, #16]
 8003580:	462a      	mov	r2, r5
 8003582:	4639      	mov	r1, r7
 8003584:	4630      	mov	r0, r6
 8003586:	47c0      	blx	r8
 8003588:	3001      	adds	r0, #1
 800358a:	d0a2      	beq.n	80034d2 <_printf_i+0x13a>
 800358c:	6823      	ldr	r3, [r4, #0]
 800358e:	079b      	lsls	r3, r3, #30
 8003590:	d507      	bpl.n	80035a2 <_printf_i+0x20a>
 8003592:	2500      	movs	r5, #0
 8003594:	f104 0919 	add.w	r9, r4, #25
 8003598:	68e3      	ldr	r3, [r4, #12]
 800359a:	9a03      	ldr	r2, [sp, #12]
 800359c:	1a9b      	subs	r3, r3, r2
 800359e:	429d      	cmp	r5, r3
 80035a0:	db05      	blt.n	80035ae <_printf_i+0x216>
 80035a2:	68e0      	ldr	r0, [r4, #12]
 80035a4:	9b03      	ldr	r3, [sp, #12]
 80035a6:	4298      	cmp	r0, r3
 80035a8:	bfb8      	it	lt
 80035aa:	4618      	movlt	r0, r3
 80035ac:	e793      	b.n	80034d6 <_printf_i+0x13e>
 80035ae:	2301      	movs	r3, #1
 80035b0:	464a      	mov	r2, r9
 80035b2:	4639      	mov	r1, r7
 80035b4:	4630      	mov	r0, r6
 80035b6:	47c0      	blx	r8
 80035b8:	3001      	adds	r0, #1
 80035ba:	d08a      	beq.n	80034d2 <_printf_i+0x13a>
 80035bc:	3501      	adds	r5, #1
 80035be:	e7eb      	b.n	8003598 <_printf_i+0x200>
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d1a7      	bne.n	8003514 <_printf_i+0x17c>
 80035c4:	780b      	ldrb	r3, [r1, #0]
 80035c6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80035ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035ce:	e765      	b.n	800349c <_printf_i+0x104>
 80035d0:	08003f16 	.word	0x08003f16
 80035d4:	08003f05 	.word	0x08003f05

080035d8 <_sbrk_r>:
 80035d8:	b538      	push	{r3, r4, r5, lr}
 80035da:	4c06      	ldr	r4, [pc, #24]	; (80035f4 <_sbrk_r+0x1c>)
 80035dc:	2300      	movs	r3, #0
 80035de:	4605      	mov	r5, r0
 80035e0:	4608      	mov	r0, r1
 80035e2:	6023      	str	r3, [r4, #0]
 80035e4:	f7fe fef2 	bl	80023cc <_sbrk>
 80035e8:	1c43      	adds	r3, r0, #1
 80035ea:	d102      	bne.n	80035f2 <_sbrk_r+0x1a>
 80035ec:	6823      	ldr	r3, [r4, #0]
 80035ee:	b103      	cbz	r3, 80035f2 <_sbrk_r+0x1a>
 80035f0:	602b      	str	r3, [r5, #0]
 80035f2:	bd38      	pop	{r3, r4, r5, pc}
 80035f4:	200010bc 	.word	0x200010bc

080035f8 <__sread>:
 80035f8:	b510      	push	{r4, lr}
 80035fa:	460c      	mov	r4, r1
 80035fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003600:	f000 f8d6 	bl	80037b0 <_read_r>
 8003604:	2800      	cmp	r0, #0
 8003606:	bfab      	itete	ge
 8003608:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800360a:	89a3      	ldrhlt	r3, [r4, #12]
 800360c:	181b      	addge	r3, r3, r0
 800360e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003612:	bfac      	ite	ge
 8003614:	6563      	strge	r3, [r4, #84]	; 0x54
 8003616:	81a3      	strhlt	r3, [r4, #12]
 8003618:	bd10      	pop	{r4, pc}

0800361a <__swrite>:
 800361a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800361e:	461f      	mov	r7, r3
 8003620:	898b      	ldrh	r3, [r1, #12]
 8003622:	05db      	lsls	r3, r3, #23
 8003624:	4605      	mov	r5, r0
 8003626:	460c      	mov	r4, r1
 8003628:	4616      	mov	r6, r2
 800362a:	d505      	bpl.n	8003638 <__swrite+0x1e>
 800362c:	2302      	movs	r3, #2
 800362e:	2200      	movs	r2, #0
 8003630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003634:	f000 f868 	bl	8003708 <_lseek_r>
 8003638:	89a3      	ldrh	r3, [r4, #12]
 800363a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800363e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003642:	81a3      	strh	r3, [r4, #12]
 8003644:	4632      	mov	r2, r6
 8003646:	463b      	mov	r3, r7
 8003648:	4628      	mov	r0, r5
 800364a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800364e:	f000 b817 	b.w	8003680 <_write_r>

08003652 <__sseek>:
 8003652:	b510      	push	{r4, lr}
 8003654:	460c      	mov	r4, r1
 8003656:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800365a:	f000 f855 	bl	8003708 <_lseek_r>
 800365e:	1c43      	adds	r3, r0, #1
 8003660:	89a3      	ldrh	r3, [r4, #12]
 8003662:	bf15      	itete	ne
 8003664:	6560      	strne	r0, [r4, #84]	; 0x54
 8003666:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800366a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800366e:	81a3      	strheq	r3, [r4, #12]
 8003670:	bf18      	it	ne
 8003672:	81a3      	strhne	r3, [r4, #12]
 8003674:	bd10      	pop	{r4, pc}

08003676 <__sclose>:
 8003676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800367a:	f000 b813 	b.w	80036a4 <_close_r>
	...

08003680 <_write_r>:
 8003680:	b538      	push	{r3, r4, r5, lr}
 8003682:	4c07      	ldr	r4, [pc, #28]	; (80036a0 <_write_r+0x20>)
 8003684:	4605      	mov	r5, r0
 8003686:	4608      	mov	r0, r1
 8003688:	4611      	mov	r1, r2
 800368a:	2200      	movs	r2, #0
 800368c:	6022      	str	r2, [r4, #0]
 800368e:	461a      	mov	r2, r3
 8003690:	f7fe fae0 	bl	8001c54 <_write>
 8003694:	1c43      	adds	r3, r0, #1
 8003696:	d102      	bne.n	800369e <_write_r+0x1e>
 8003698:	6823      	ldr	r3, [r4, #0]
 800369a:	b103      	cbz	r3, 800369e <_write_r+0x1e>
 800369c:	602b      	str	r3, [r5, #0]
 800369e:	bd38      	pop	{r3, r4, r5, pc}
 80036a0:	200010bc 	.word	0x200010bc

080036a4 <_close_r>:
 80036a4:	b538      	push	{r3, r4, r5, lr}
 80036a6:	4c06      	ldr	r4, [pc, #24]	; (80036c0 <_close_r+0x1c>)
 80036a8:	2300      	movs	r3, #0
 80036aa:	4605      	mov	r5, r0
 80036ac:	4608      	mov	r0, r1
 80036ae:	6023      	str	r3, [r4, #0]
 80036b0:	f7fe fea6 	bl	8002400 <_close>
 80036b4:	1c43      	adds	r3, r0, #1
 80036b6:	d102      	bne.n	80036be <_close_r+0x1a>
 80036b8:	6823      	ldr	r3, [r4, #0]
 80036ba:	b103      	cbz	r3, 80036be <_close_r+0x1a>
 80036bc:	602b      	str	r3, [r5, #0]
 80036be:	bd38      	pop	{r3, r4, r5, pc}
 80036c0:	200010bc 	.word	0x200010bc

080036c4 <_fstat_r>:
 80036c4:	b538      	push	{r3, r4, r5, lr}
 80036c6:	4c07      	ldr	r4, [pc, #28]	; (80036e4 <_fstat_r+0x20>)
 80036c8:	2300      	movs	r3, #0
 80036ca:	4605      	mov	r5, r0
 80036cc:	4608      	mov	r0, r1
 80036ce:	4611      	mov	r1, r2
 80036d0:	6023      	str	r3, [r4, #0]
 80036d2:	f7fe fe98 	bl	8002406 <_fstat>
 80036d6:	1c43      	adds	r3, r0, #1
 80036d8:	d102      	bne.n	80036e0 <_fstat_r+0x1c>
 80036da:	6823      	ldr	r3, [r4, #0]
 80036dc:	b103      	cbz	r3, 80036e0 <_fstat_r+0x1c>
 80036de:	602b      	str	r3, [r5, #0]
 80036e0:	bd38      	pop	{r3, r4, r5, pc}
 80036e2:	bf00      	nop
 80036e4:	200010bc 	.word	0x200010bc

080036e8 <_isatty_r>:
 80036e8:	b538      	push	{r3, r4, r5, lr}
 80036ea:	4c06      	ldr	r4, [pc, #24]	; (8003704 <_isatty_r+0x1c>)
 80036ec:	2300      	movs	r3, #0
 80036ee:	4605      	mov	r5, r0
 80036f0:	4608      	mov	r0, r1
 80036f2:	6023      	str	r3, [r4, #0]
 80036f4:	f7fe fe8c 	bl	8002410 <_isatty>
 80036f8:	1c43      	adds	r3, r0, #1
 80036fa:	d102      	bne.n	8003702 <_isatty_r+0x1a>
 80036fc:	6823      	ldr	r3, [r4, #0]
 80036fe:	b103      	cbz	r3, 8003702 <_isatty_r+0x1a>
 8003700:	602b      	str	r3, [r5, #0]
 8003702:	bd38      	pop	{r3, r4, r5, pc}
 8003704:	200010bc 	.word	0x200010bc

08003708 <_lseek_r>:
 8003708:	b538      	push	{r3, r4, r5, lr}
 800370a:	4c07      	ldr	r4, [pc, #28]	; (8003728 <_lseek_r+0x20>)
 800370c:	4605      	mov	r5, r0
 800370e:	4608      	mov	r0, r1
 8003710:	4611      	mov	r1, r2
 8003712:	2200      	movs	r2, #0
 8003714:	6022      	str	r2, [r4, #0]
 8003716:	461a      	mov	r2, r3
 8003718:	f7fe fe7c 	bl	8002414 <_lseek>
 800371c:	1c43      	adds	r3, r0, #1
 800371e:	d102      	bne.n	8003726 <_lseek_r+0x1e>
 8003720:	6823      	ldr	r3, [r4, #0]
 8003722:	b103      	cbz	r3, 8003726 <_lseek_r+0x1e>
 8003724:	602b      	str	r3, [r5, #0]
 8003726:	bd38      	pop	{r3, r4, r5, pc}
 8003728:	200010bc 	.word	0x200010bc

0800372c <memmove>:
 800372c:	4288      	cmp	r0, r1
 800372e:	b510      	push	{r4, lr}
 8003730:	eb01 0302 	add.w	r3, r1, r2
 8003734:	d803      	bhi.n	800373e <memmove+0x12>
 8003736:	1e42      	subs	r2, r0, #1
 8003738:	4299      	cmp	r1, r3
 800373a:	d10c      	bne.n	8003756 <memmove+0x2a>
 800373c:	bd10      	pop	{r4, pc}
 800373e:	4298      	cmp	r0, r3
 8003740:	d2f9      	bcs.n	8003736 <memmove+0xa>
 8003742:	1881      	adds	r1, r0, r2
 8003744:	1ad2      	subs	r2, r2, r3
 8003746:	42d3      	cmn	r3, r2
 8003748:	d100      	bne.n	800374c <memmove+0x20>
 800374a:	bd10      	pop	{r4, pc}
 800374c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003750:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003754:	e7f7      	b.n	8003746 <memmove+0x1a>
 8003756:	f811 4b01 	ldrb.w	r4, [r1], #1
 800375a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800375e:	e7eb      	b.n	8003738 <memmove+0xc>

08003760 <__malloc_lock>:
 8003760:	4770      	bx	lr

08003762 <__malloc_unlock>:
 8003762:	4770      	bx	lr

08003764 <_realloc_r>:
 8003764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003766:	4607      	mov	r7, r0
 8003768:	4614      	mov	r4, r2
 800376a:	460e      	mov	r6, r1
 800376c:	b921      	cbnz	r1, 8003778 <_realloc_r+0x14>
 800376e:	4611      	mov	r1, r2
 8003770:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003774:	f7ff baac 	b.w	8002cd0 <_malloc_r>
 8003778:	b922      	cbnz	r2, 8003784 <_realloc_r+0x20>
 800377a:	f7ff fa5b 	bl	8002c34 <_free_r>
 800377e:	4625      	mov	r5, r4
 8003780:	4628      	mov	r0, r5
 8003782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003784:	f000 f826 	bl	80037d4 <_malloc_usable_size_r>
 8003788:	4284      	cmp	r4, r0
 800378a:	d90f      	bls.n	80037ac <_realloc_r+0x48>
 800378c:	4621      	mov	r1, r4
 800378e:	4638      	mov	r0, r7
 8003790:	f7ff fa9e 	bl	8002cd0 <_malloc_r>
 8003794:	4605      	mov	r5, r0
 8003796:	2800      	cmp	r0, #0
 8003798:	d0f2      	beq.n	8003780 <_realloc_r+0x1c>
 800379a:	4631      	mov	r1, r6
 800379c:	4622      	mov	r2, r4
 800379e:	f7fe fed5 	bl	800254c <memcpy>
 80037a2:	4631      	mov	r1, r6
 80037a4:	4638      	mov	r0, r7
 80037a6:	f7ff fa45 	bl	8002c34 <_free_r>
 80037aa:	e7e9      	b.n	8003780 <_realloc_r+0x1c>
 80037ac:	4635      	mov	r5, r6
 80037ae:	e7e7      	b.n	8003780 <_realloc_r+0x1c>

080037b0 <_read_r>:
 80037b0:	b538      	push	{r3, r4, r5, lr}
 80037b2:	4c07      	ldr	r4, [pc, #28]	; (80037d0 <_read_r+0x20>)
 80037b4:	4605      	mov	r5, r0
 80037b6:	4608      	mov	r0, r1
 80037b8:	4611      	mov	r1, r2
 80037ba:	2200      	movs	r2, #0
 80037bc:	6022      	str	r2, [r4, #0]
 80037be:	461a      	mov	r2, r3
 80037c0:	f7fe fdf6 	bl	80023b0 <_read>
 80037c4:	1c43      	adds	r3, r0, #1
 80037c6:	d102      	bne.n	80037ce <_read_r+0x1e>
 80037c8:	6823      	ldr	r3, [r4, #0]
 80037ca:	b103      	cbz	r3, 80037ce <_read_r+0x1e>
 80037cc:	602b      	str	r3, [r5, #0]
 80037ce:	bd38      	pop	{r3, r4, r5, pc}
 80037d0:	200010bc 	.word	0x200010bc

080037d4 <_malloc_usable_size_r>:
 80037d4:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80037d8:	2800      	cmp	r0, #0
 80037da:	f1a0 0004 	sub.w	r0, r0, #4
 80037de:	bfbc      	itt	lt
 80037e0:	580b      	ldrlt	r3, [r1, r0]
 80037e2:	18c0      	addlt	r0, r0, r3
 80037e4:	4770      	bx	lr
	...

080037e8 <_init>:
 80037e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ea:	bf00      	nop
 80037ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ee:	bc08      	pop	{r3}
 80037f0:	469e      	mov	lr, r3
 80037f2:	4770      	bx	lr

080037f4 <_fini>:
 80037f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037f6:	bf00      	nop
 80037f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037fa:	bc08      	pop	{r3}
 80037fc:	469e      	mov	lr, r3
 80037fe:	4770      	bx	lr
