
% ==========================================================
%                  Summary 3D 
% ==========================================================
@article{3D_MM2007_Loh,
  title     = {Processor design in {3D} die-stacking technologies},
  author    = {Loh, Gabriel H and Xie, Yuan and Black, Bryan},
  journal   = mm,
  volume    = {27},
  number    = {3},
  pages     = {31--48},
  year      = {2007},
  publisher = {IEEE},
  abstract  = {},
}
@inproceedings{3D_IEDM2009_Batude,
  title     = {Advances in {3D CMOS} sequential integration},
  author    = {Batude, P and Vinet, M and Pouydebasque, A and Le Royer, C and Previtali, B and Tabone, C and Hartmann, J-M and Sanchez, L and Baud, L and Carron, V and others},
  booktitle = iedm,
  pages     = {1--4},
  year      = {2009},
  abstract  = {},
}

% ==========================================================
%                Liquid System 
% ==========================================================
@article{3D_TOC2014_Sridhar,
  title     = {{3D-ICE}: A compact thermal model for early-stage design of liquid-cooled {ICs}},
  author    = {Sridhar, Arvind and Vincenzi, Alessandro and Atienza, David and Brunschwiler, Thomas},
  journal   = toc,
  volume    = {63},
  number    = {10},
  pages     = {2576--2589},
  year      = {2014},
  abstract  = {},
}

% ==========================================================
%             Monolithic 3D Integration 
% ==========================================================
%{{{
@inproceedings{3D_ASPDAC2011_Bobba,
  title     = {{CELONCEL}: Effective design technique for {3-D} monolithic integration targeting high performance integrated circuits},
  author    = {Bobba, Shashikanth and Chakraborty, Ashutosh and Thomas, Olivier and Batude, Perrine and Ernst, Thomas and Faynot, Olivier and Pan, David Z and De Micheli, Giovanni},
  booktitle = aspdac,
  pages     = {336--343},
  year      = {2011},
  abstract  = {transistor level design, and placement method},
}
@inproceedings{3D_ISQED2012_Liu,
  title     = {A design tradeoff study with monolithic {3D} integration},
  author    = {Liu, Chang and Lim, Sung Kyu},
  booktitle = isqed,
  pages     = {529--536},
  year      = {2012},
  abstract  = {},
}
@inproceedings{3D_ICCAD2012_Lee,
  title     = {Ultra high density logic designs using transistor-level monolithic {3D} integration},
  author    = {Lee, Young-Joon and Morrow, Patrick and Lim, Sung Kyu},
  booktitle = iccad,
  pages     = {539--546},
  year      = {2012},
  abstract  = {transistor level evaluation, based on place/route results},
}
@article{3D_JETC2013_Bobba,
  title     = {Cell transformations and physical design techniques for {3D} monolithic integrated circuits},
  author    = {Bobba, Shashikanth and Chakraborty, Ashutosh and Thomas, Olivier and Batude, Perrine and Micheli, Giovanni de},
  journal   = jetc,
  volume    = {9},
  number    = {3},
  pages     = {19},
  year      = {2013},
  publisher = {ACM},
  abstract  = {},
}
@inproceedings{3D_ASPDAC2013_Panth,
  title     = {High-density integration of functional modules using monolithic {3D-IC} technology},
  author    = {Panth, Shreepad and Samadi, Kambiz and Du, Yang and Lim, Sung Kyu},
  booktitle = aspdac,
  pages     = {681--686},
  year      = {2013},
  abstract  = {block-level floorplanning},
}
@inproceedings{3D_DAC2013_Lee,
  title     = {Power benefit study for ultra-high density transistor-level monolithic {3D ICs}},
  author    = {Lee, Young-Joon and Limbrick, Daniel and Lim, Sung Kyu},
  booktitle = dac,
  pages     = {104:1--104:10},
  year      = {2013},
  abstract  = {},
}
@article{3D_TCAD2013_Lee,
  title     ={Ultrahigh Density Logic Designs Using Monolithic {3-D} Integration},
  author    ={Lee, Young-Joon and Lim, Sung Kyu},
  journal   =tcad,
  volume    ={32},
  number    ={12},
  pages     ={1892--1905},
  year      ={2013},
  publisher ={IEEE},
  abstract  = {},
}
@inproceedings{3D_DAC2014_Panth,
  title     = {Power-Performance Study of Block-Level Monolithic {3D-ICs} Considering Inter-Tier Performance Variations},
  author    = {Panth, Shreepad and Samadi, Kambiz and Du, Yang and Lim, Sung Kyu},
  booktitle = dac,
  pages     = {62:1--62:6},
  year      = {2014},
  abstract  = {floorplanning},
}
@inproceedings{3D_DAC2014_Samal,
  title     = {Fast and Accurate Thermal Modeling and Optimization for Monolithic {3D ICs}},
  author    = {Samal, Sandeep Kumar and Panth, Shreepad and Samadi, Kambiz and Saedi, Mehdi and Du, Yang and Lim, Sung Kyu},
  booktitle = dac,
  pages     = {206:1--206:6},
  year      = {2014},
  abstract  = {thermal model on floorplanning},
}
@inproceedings{3D_ISLPED2014_Panth,
  title     = {Design and {CAD} methodologies for low power gate-level monolithic {3D ICs}},
  author    = {Panth, Shreepad A and Samadi, Kambiz and Du, Yang and Lim, Sung Kyu},
  booktitle = islped,
  pages     = {171--176},
  year      = {2014},
  abstract  = {},
}
@inproceedings{3D_ISPD2014_Panth,
  title     = {Placement-driven partitioning for congestion mitigation in monolithic {3D IC} designs},
  author    = {Panth, Shreepad and Samadi, Kambiz and Du, Yang and Lim, Sung Kyu},
  booktitle = ispd,
  pages     = {47--54},
  year      = {2014},
  abstract  = {},
}
@inproceedings{3D_ICCAD2014_Samal,
  title     = {Full chip impact study of power delivery network designs in monolithic {3D ICs}},
  author    = {Samal, Sandeep Kumar and Samadi, Kambiz and Kamal, Pratyush and Du, Yang and Lim, Sung Kyu},
  booktitle = iccad,
  pages     = {565--572},
  year      = {2014},
  abstract  = {},
}
@inproceedings{3D_ISPD2015_Arabi,
  title     = {{3D VLSI}: A Scalable Integration Beyond {2D}},
  author    = {Arabi, Karim and Samadi, Kambiz and Du, Yang},
  booktitle = ispd,
  pages     = {1--7},
  year      = {2015},
  abstract  = {},
}
@article{3D_DAC2015_Chan,
  title     = {{3DIC} Benefit Estimation and Implementation Guidance From {2DIC} Implementation},
  author    = {Chan, Wei-Ting J and Du, Yang and Kahng, Andrew B and Nath, Siddhartha and Samadi, Kambiz},
  booktitle = dac,
  year      = {2015},
  abstract  = {},
}
%}}}


% ==========================================================
%                  3D Floorplanning
% ==========================================================
@inproceedings{3D_ICCAD2004_Cong,
  title     = {A thermal-driven floorplanning algorithm for {3D ICs}},
  author    = {Cong, J. and Wei, Jie and Zhang, Yan},
  booktitle = iccad,
  year      = {2004},
  pages     = {306--313},
  abstract  = {},
}

@inproceedings{3D_ISQED2006_Hung,
  author    = {Hung, W.-L. and Link, G. M. and Xie, Yuan and Vijaykrishnan, N. and Irwin, M. J.},
  title     = {Interconnect and Thermal-aware Floorplanning for {3D} Microprocessors},
  booktitle = isqed,
  year      = {2006},
  pages     = {98--104},
  abstract  = {},
}

@INPROCEEDINGS{3D_ICCAD2007_Zhou,
  author    = {Zhou, Pingqiang and Ma, Yuchun and Li, Zhouyuan and Dick, Robert P. and Shang, Li and Zhou, Hai and Hong, Xianlong and Zhou, Qiang},
  title     = {{3D-STAF}: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits},
  booktitle = iccad,
  year      = {2007},
  pages     = {590--597},
  abstract  = {},
}

% ====================================================================
%                        3D CTS
% ====================================================================
@inproceedings{3D_ASPDAC2011_Yang,
  title     = {Robust Clock Tree Synthesis with Timing Yield Optimization for {3DICs}},
  author    = {Jae-Seok Yang and Jiwoo Pak and Xin Zhao and Sung Kyu Lim and David Z. Pan},
  booktitle = aspdac,
  pages     = {621--626},
  year      = {2011},
  abstract  = {},
}

