$date
	Fri Dec 02 12:45:10 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module new_buffer_tb $end
$scope module buff $end
$var wire 1 ! clk $end
$var wire 8 " data_in [7:0] $end
$var wire 8 # data_out [7:0] $end
$var wire 1 $ mem_rst $end
$var wire 4 % read_address [3:0] $end
$var wire 1 & wr_en $end
$var reg 4 ' address [3:0] $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 (
b0 '
x&
b0 %
0$
b0 #
b0 "
1!
$end
#1
0!
#2
1!
1$
#3
0!
#4
1!
#5
0!
#6
1!
b101 "
#7
0!
#8
b101 #
1!
1&
#9
0!
#10
b1 '
1!
0&
#11
0!
#12
1!
b110 "
#13
0!
#14
1!
1&
#15
0!
#16
b10 '
1!
0&
#17
0!
#18
1!
b111 "
#19
0!
#20
1!
1&
#21
0!
#22
b11 '
1!
0&
#23
0!
#24
1!
b1000 "
#25
0!
#26
1!
1&
#27
0!
#28
b100 '
1!
0&
#29
0!
#30
1!
b1001 "
#31
0!
#32
1!
1&
#33
0!
#34
b101 '
1!
0&
#35
0!
#36
1!
b1010 "
#37
0!
#38
1!
1&
#39
0!
#40
b110 '
1!
0&
#41
0!
#42
1!
b1011 "
#43
0!
#44
1!
1&
#45
0!
#46
b111 '
1!
0&
#47
0!
#48
1!
b1100 "
#49
0!
#50
1!
1&
#51
0!
#52
b1000 '
1!
0&
#53
0!
#54
1!
b1101 "
#55
0!
#56
1!
1&
#57
0!
#58
b1001 '
1!
0&
#59
0!
#60
1!
b1110 "
#61
0!
#62
1!
1&
#63
0!
#64
b1010 '
1!
0&
#65
0!
#66
1!
#67
0!
#68
1!
#69
0!
#70
1!
b110 #
b1 %
#71
0!
#72
1!
b111 #
b10 %
#73
0!
#74
1!
b1000 #
b11 %
#75
0!
#76
1!
b1001 #
b100 %
#77
0!
#78
1!
b1010 #
b101 %
#79
0!
#80
1!
b1011 #
b110 %
#81
0!
#82
1!
b1100 #
b111 %
#83
0!
#84
1!
b1101 #
b1000 %
#85
0!
#86
1!
b1110 #
b1001 %
#87
0!
#88
1!
bx #
b1010 %
#89
0!
#90
1!
#91
0!
#92
1!
