#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Sunghoon Kim
    tagline: Master Student of CAD & SoC Design Lab 
    avatar: shkim-stratos.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: sh.kim@postech.ac.kr 
    website: kim-sunghoon.github.io/online-cv/ #do not add http://
    linkedin: sunghoon-kim-8b08aa164
    github: kim-sunghoon
 
    languages:
      - idiom: Korean 
        level: Native

      - idiom: English 
        level: Professional

    interests:
      - item: Deep Learning Hardware Design / FPGA / ASIC
        link:
        
      - item: Design Automation / High Level Synthesis  
        link:    

      - item: Machine Learning / Computer Vision / Automatic Speech Recognition 
        link:




career-profile:
    title: Career Profile
    summary: |
      Sunghoon Kim is currently a Master student in the Department of Electrical Engineering, 
      Pohang University of Science and Technology (POSTECH), Korea. 
      He is working with Prof. Seokhyeong Kang in [CAD & SoC Design Lab.](http://csdl.postech.ac.kr)  
      His current research interests include energy-efficient deep learning computing 
      at the intersection between machine learning and low power VLSI design. 
      Before joining POSTECH, he received a Bachelor of Science degree with the highest honors in the Material Science Engineering at 
      Ulsan National Institute of Science and Technology (UNIST), Korea in February 2018. 


education:
    - degree: M.Sc in Electrical Engineering
      university: Pohang University of Science and Technology, Pohang, Republic of Korea 
      time: Sep.2018 - (Ongoing) 
      details: | 
          - Advisor: Prof. Seokhyeong Kang 

    - degree: B.Sc Graduated with Highest Honors in Advanced Material Science(1st), Electrical Engineering (2nd)
      university: Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea 
      time: Mar.2012 - Feb.2018
      details: |
          - Graduated with highest honors:  GPA (4.17/4.3), 2018 

experiences:
    - role: Graduate Student 
      time: Sep.2018 - Present
      company: CAD & SoC Design Lab in POSTECH, Prof. Seokhyeong Kang
      details: |


    - role: Undergraduate Student Researcher 
      time: Mar.2017 - Dec.2017
      company: Nano Spin Transport Lab in UNIST, Prof. Jung-Woo Yoo  
      details: |




projects:
    title: Projects

    assignments:
      - title: Autonomous Accuracy Scaling for Ultra-low-power Intelligent Mobile Systems 
        tagline: "Samsung Science & Technology Foundation, POSTECH, et al., Aug. 2017- Jul. 2020"

      - title: Deep learning and Development of Voice Interactive Smart Home Control System based on Internet of Home Things (IoHT)
        tagline: "POSCO Future IT Convergence Research Institute, POSTECH, et al., Dec. 2017 - Dec. 2020"
        
      - title: Camera-based Real-time Artificial Intelligence System for Detecting Driving Environment Recognizing Objects on Road Simultaneously  
        tagline: "National Ressearch Foundation, KETI,  POSTECH, DGIST et al., Sep. 2017 - Feb. 2019"
   
publications:
    title: Papers 
    papers:
      - title: "Analysis and Solution of CNN Accuracy Reduction over Channel Loop Tiling"
        authors: Yesung Kang, Yoonho Park, *Sunghoon Kim* and Seokhyeong Kang
        conference: "The Institute of Semiconductor Engineers Conference (ISEC), 2018"

patents:
    title: Patents
    papers: 
       - title: "NEURAL NETWORK ACCELERATOR AND OPERATING METHOD THEREOF"
         authors: Seokhyeong Kang, Yesung Kang, Yoonho Park and *Sunghoon Kim*
         conference: "South Korea 10-2019-0034583, Mar 26, 2019 (application)"
         
awards:
    title: Awards
    awards:
        - title: "Best paper award at ISE Conference, 2018"
        - title: "Graduated with highest honors from UNIST: GPA (4.17/4.3), 2018"
        - title: "Harvard-UNIST Summer Exchange Program. Received Kyungdong Scholarship, 2017"
        - title: "Republic of Korea National Science and Engineering Scholarship, 2012-2018"
        
skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python 
        level: 90%

      - name: Pytorch 
        level: 70%

      - name: Verilog 
        level: 98%
        
      - name: Cadence-NC Verilog & Simvision  
        level: 98%
        
      - name: Synopsys-Design Compiler   
        level: 98%        
        
      - name: Xilinx-Vivado 
        level: 98%

      - name: Xilinx-High Level Synthesis 
        level: 70%

      - name: Xilinx-Petalinux 
        level: 85%


footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
