/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_5z[9] | celloutsig_1_7z);
  assign celloutsig_1_16z = ~(celloutsig_1_1z | celloutsig_1_13z);
  assign celloutsig_1_2z = in_data[174] | celloutsig_1_0z[5];
  assign celloutsig_1_7z = in_data[191] | celloutsig_1_4z[3];
  assign celloutsig_1_14z = celloutsig_1_4z[1] | celloutsig_1_13z;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 10'h000;
    else _00_ <= in_data[87:78];
  assign celloutsig_1_19z = { celloutsig_1_4z[5:0], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_13z } / { 1'h1, celloutsig_1_15z[8:1], celloutsig_1_15z[3], celloutsig_1_13z, celloutsig_1_14z };
  assign celloutsig_1_5z = { in_data[149:147], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } / { 1'h1, celloutsig_1_0z[4:3], celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[180:167], celloutsig_1_4z } === { celloutsig_1_0z[3:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_0z[5:3], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z } > { celloutsig_1_0z[6:4], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_12z = { in_data[120:117], celloutsig_1_2z, celloutsig_1_9z } > { celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_2z = celloutsig_0_1z[7:4] > _00_[5:2];
  assign celloutsig_1_17z = { celloutsig_1_10z[12:9], celloutsig_1_7z } < { celloutsig_1_0z[7:4], celloutsig_1_14z };
  assign celloutsig_1_3z = in_data[109:105] % { 1'h1, in_data[124:121] };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, celloutsig_1_4z[5:3], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_11z = ~ celloutsig_1_5z[7:3];
  assign celloutsig_0_1z = in_data[20:12] | _00_[8:0];
  assign celloutsig_1_1z = & in_data[109:101];
  assign celloutsig_1_13z = ~^ { in_data[163:159], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_1_0z = in_data[153:146] << in_data[168:161];
  assign celloutsig_1_4z = in_data[160:154] ~^ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_5z[5:0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_7z } ~^ { celloutsig_1_15z[8:5], celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_11z };
  assign { celloutsig_1_15z[2], celloutsig_1_15z[3], celloutsig_1_15z[1], celloutsig_1_15z[9:4] } = ~ { celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z[5:0] };
  assign celloutsig_1_15z[0] = celloutsig_1_15z[3];
  assign { out_data[142:128], out_data[107:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z, celloutsig_0_2z };
endmodule
