// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_loadDDR_data_special_Pipeline_loadDDR_data (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY,
        m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY,
        m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST,
        m_axi_gmem7_WID,
        m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST,
        m_axi_gmem7_RID,
        m_axi_gmem7_RFIFONUM,
        m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID,
        m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP,
        m_axi_gmem7_BID,
        m_axi_gmem7_BUSER,
        colScale_fifo_lb_din,
        colScale_fifo_lb_num_data_valid,
        colScale_fifo_lb_fifo_cap,
        colScale_fifo_lb_full_n,
        colScale_fifo_lb_write,
        colScale_fifo_ub_din,
        colScale_fifo_ub_num_data_valid,
        colScale_fifo_ub_fifo_cap,
        colScale_fifo_ub_full_n,
        colScale_fifo_ub_write,
        n,
        sext_ln73
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem7_AWVALID;
input   m_axi_gmem7_AWREADY;
output  [63:0] m_axi_gmem7_AWADDR;
output  [0:0] m_axi_gmem7_AWID;
output  [31:0] m_axi_gmem7_AWLEN;
output  [2:0] m_axi_gmem7_AWSIZE;
output  [1:0] m_axi_gmem7_AWBURST;
output  [1:0] m_axi_gmem7_AWLOCK;
output  [3:0] m_axi_gmem7_AWCACHE;
output  [2:0] m_axi_gmem7_AWPROT;
output  [3:0] m_axi_gmem7_AWQOS;
output  [3:0] m_axi_gmem7_AWREGION;
output  [0:0] m_axi_gmem7_AWUSER;
output   m_axi_gmem7_WVALID;
input   m_axi_gmem7_WREADY;
output  [511:0] m_axi_gmem7_WDATA;
output  [63:0] m_axi_gmem7_WSTRB;
output   m_axi_gmem7_WLAST;
output  [0:0] m_axi_gmem7_WID;
output  [0:0] m_axi_gmem7_WUSER;
output   m_axi_gmem7_ARVALID;
input   m_axi_gmem7_ARREADY;
output  [63:0] m_axi_gmem7_ARADDR;
output  [0:0] m_axi_gmem7_ARID;
output  [31:0] m_axi_gmem7_ARLEN;
output  [2:0] m_axi_gmem7_ARSIZE;
output  [1:0] m_axi_gmem7_ARBURST;
output  [1:0] m_axi_gmem7_ARLOCK;
output  [3:0] m_axi_gmem7_ARCACHE;
output  [2:0] m_axi_gmem7_ARPROT;
output  [3:0] m_axi_gmem7_ARQOS;
output  [3:0] m_axi_gmem7_ARREGION;
output  [0:0] m_axi_gmem7_ARUSER;
input   m_axi_gmem7_RVALID;
output   m_axi_gmem7_RREADY;
input  [511:0] m_axi_gmem7_RDATA;
input   m_axi_gmem7_RLAST;
input  [0:0] m_axi_gmem7_RID;
input  [12:0] m_axi_gmem7_RFIFONUM;
input  [0:0] m_axi_gmem7_RUSER;
input  [1:0] m_axi_gmem7_RRESP;
input   m_axi_gmem7_BVALID;
output   m_axi_gmem7_BREADY;
input  [1:0] m_axi_gmem7_BRESP;
input  [0:0] m_axi_gmem7_BID;
input  [0:0] m_axi_gmem7_BUSER;
output  [511:0] colScale_fifo_lb_din;
input  [2:0] colScale_fifo_lb_num_data_valid;
input  [2:0] colScale_fifo_lb_fifo_cap;
input   colScale_fifo_lb_full_n;
output   colScale_fifo_lb_write;
output  [511:0] colScale_fifo_ub_din;
input  [2:0] colScale_fifo_ub_num_data_valid;
input  [2:0] colScale_fifo_ub_fifo_cap;
input   colScale_fifo_ub_full_n;
output   colScale_fifo_ub_write;
input  [31:0] n;
input  [57:0] sext_ln73;

reg ap_idle;
reg m_axi_gmem7_RREADY;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln73_fu_123_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem7_blk_n_R;
wire    ap_block_pp0_stage0;
reg    colScale_fifo_lb_blk_n;
reg    colScale_fifo_ub_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [30:0] i_fu_50;
wire   [30:0] add_ln73_fu_113_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_i_load;
reg    ap_block_pp0_stage0_01001;
reg    colScale_fifo_lb_write_local;
reg    colScale_fifo_ub_write_local;
wire   [31:0] zext_ln73_fu_119_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 i_fu_50 = 31'd0;
#0 ap_done_reg = 1'b0;
end

Infeasi_Res_S2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln73_fu_123_p2 == 1'd1))) begin
            i_fu_50 <= add_ln73_fu_113_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_50 <= 31'd0;
        end
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln73_fu_123_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 31'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_50;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        colScale_fifo_lb_blk_n = colScale_fifo_lb_full_n;
    end else begin
        colScale_fifo_lb_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        colScale_fifo_lb_write_local = 1'b1;
    end else begin
        colScale_fifo_lb_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        colScale_fifo_ub_blk_n = colScale_fifo_ub_full_n;
    end else begin
        colScale_fifo_ub_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        colScale_fifo_ub_write_local = 1'b1;
    end else begin
        colScale_fifo_ub_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        gmem7_blk_n_R = m_axi_gmem7_RVALID;
    end else begin
        gmem7_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem7_RREADY = 1'b1;
    end else begin
        m_axi_gmem7_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln73_fu_113_p2 = (ap_sig_allocacmp_i_load + 31'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((colScale_fifo_ub_full_n == 1'b0) | (colScale_fifo_lb_full_n == 1'b0) | (m_axi_gmem7_RVALID == 1'b0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign colScale_fifo_lb_din = m_axi_gmem7_RDATA;

assign colScale_fifo_lb_write = colScale_fifo_lb_write_local;

assign colScale_fifo_ub_din = m_axi_gmem7_RDATA;

assign colScale_fifo_ub_write = colScale_fifo_ub_write_local;

assign icmp_ln73_fu_123_p2 = (($signed(zext_ln73_fu_119_p1) < $signed(n)) ? 1'b1 : 1'b0);

assign m_axi_gmem7_ARADDR = 64'd0;

assign m_axi_gmem7_ARBURST = 2'd0;

assign m_axi_gmem7_ARCACHE = 4'd0;

assign m_axi_gmem7_ARID = 1'd0;

assign m_axi_gmem7_ARLEN = 32'd0;

assign m_axi_gmem7_ARLOCK = 2'd0;

assign m_axi_gmem7_ARPROT = 3'd0;

assign m_axi_gmem7_ARQOS = 4'd0;

assign m_axi_gmem7_ARREGION = 4'd0;

assign m_axi_gmem7_ARSIZE = 3'd0;

assign m_axi_gmem7_ARUSER = 1'd0;

assign m_axi_gmem7_ARVALID = 1'b0;

assign m_axi_gmem7_AWADDR = 64'd0;

assign m_axi_gmem7_AWBURST = 2'd0;

assign m_axi_gmem7_AWCACHE = 4'd0;

assign m_axi_gmem7_AWID = 1'd0;

assign m_axi_gmem7_AWLEN = 32'd0;

assign m_axi_gmem7_AWLOCK = 2'd0;

assign m_axi_gmem7_AWPROT = 3'd0;

assign m_axi_gmem7_AWQOS = 4'd0;

assign m_axi_gmem7_AWREGION = 4'd0;

assign m_axi_gmem7_AWSIZE = 3'd0;

assign m_axi_gmem7_AWUSER = 1'd0;

assign m_axi_gmem7_AWVALID = 1'b0;

assign m_axi_gmem7_BREADY = 1'b0;

assign m_axi_gmem7_WDATA = 512'd0;

assign m_axi_gmem7_WID = 1'd0;

assign m_axi_gmem7_WLAST = 1'b0;

assign m_axi_gmem7_WSTRB = 64'd0;

assign m_axi_gmem7_WUSER = 1'd0;

assign m_axi_gmem7_WVALID = 1'b0;

assign zext_ln73_fu_119_p1 = ap_sig_allocacmp_i_load;

endmodule //Infeasi_Res_S2_loadDDR_data_special_Pipeline_loadDDR_data
