\hypertarget{stm32f10x__i2c_8h}{}\doxysection{inc/stm32f10x\+\_\+i2c.h File Reference}
\label{stm32f10x__i2c_8h}\index{inc/stm32f10x\_i2c.h@{inc/stm32f10x\_i2c.h}}


This file contains all the functions prototypes for the I2C firmware library.  


{\ttfamily \#include \char`\"{}stm32f10x.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em I2C Init structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+A\+L\+L\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define {\bfseries I2\+C\+\_\+\+Mode\+\_\+\+I2C}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I2\+C\+\_\+\+Mode\+\_\+\+S\+M\+Bus\+Device}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries I2\+C\+\_\+\+Mode\+\_\+\+S\+M\+Bus\+Host}~((uint16\+\_\+t)0x000A)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define \mbox{\hyperlink{group___i2_c__duty__cycle__in__fast__mode_ga2b4ff186808a8095fc2d1b8193f30ce1}{I2\+C\+\_\+\+Duty\+Cycle\+\_\+16\+\_\+9}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___i2_c__duty__cycle__in__fast__mode_gafe0af31970aceef0fa8df6a10bef35db}{I2\+C\+\_\+\+Duty\+Cycle\+\_\+2}}~((uint16\+\_\+t)0x\+B\+F\+FF)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+D\+U\+T\+Y\+\_\+\+C\+Y\+C\+LE}(C\+Y\+C\+LE)
\item 
\#define {\bfseries I2\+C\+\_\+\+Ack\+\_\+\+Enable}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries I2\+C\+\_\+\+Ack\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+A\+C\+K\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define {\bfseries I2\+C\+\_\+\+Direction\+\_\+\+Transmitter}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries I2\+C\+\_\+\+Direction\+\_\+\+Receiver}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}(D\+I\+R\+E\+C\+T\+I\+ON)
\item 
\#define {\bfseries I2\+C\+\_\+\+Acknowledged\+Address\+\_\+7bit}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries I2\+C\+\_\+\+Acknowledged\+Address\+\_\+10bit}~((uint16\+\_\+t)0x\+C000)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+A\+C\+K\+N\+O\+W\+L\+E\+D\+G\+E\+\_\+\+A\+D\+D\+R\+E\+SS}(A\+D\+D\+R\+E\+SS)
\item 
\#define {\bfseries I2\+C\+\_\+\+Register\+\_\+\+C\+R1}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries I2\+C\+\_\+\+Register\+\_\+\+C\+R2}~((uint8\+\_\+t)0x04)
\item 
\#define {\bfseries I2\+C\+\_\+\+Register\+\_\+\+O\+A\+R1}~((uint8\+\_\+t)0x08)
\item 
\#define {\bfseries I2\+C\+\_\+\+Register\+\_\+\+O\+A\+R2}~((uint8\+\_\+t)0x0C)
\item 
\#define {\bfseries I2\+C\+\_\+\+Register\+\_\+\+DR}~((uint8\+\_\+t)0x10)
\item 
\#define {\bfseries I2\+C\+\_\+\+Register\+\_\+\+S\+R1}~((uint8\+\_\+t)0x14)
\item 
\#define {\bfseries I2\+C\+\_\+\+Register\+\_\+\+S\+R2}~((uint8\+\_\+t)0x18)
\item 
\#define {\bfseries I2\+C\+\_\+\+Register\+\_\+\+C\+CR}~((uint8\+\_\+t)0x1C)
\item 
\#define {\bfseries I2\+C\+\_\+\+Register\+\_\+\+T\+R\+I\+SE}~((uint8\+\_\+t)0x20)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+R\+E\+G\+I\+S\+T\+ER}(R\+E\+G\+I\+S\+T\+ER)
\item 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+Bus\+Alert\+\_\+\+Low}~((uint16\+\_\+t)0x2000)
\item 
\#define {\bfseries I2\+C\+\_\+\+S\+M\+Bus\+Alert\+\_\+\+High}~((uint16\+\_\+t)0x\+D\+F\+FF)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+S\+M\+B\+U\+S\+\_\+\+A\+L\+E\+RT}(A\+L\+E\+RT)
\item 
\#define {\bfseries I2\+C\+\_\+\+P\+E\+C\+Position\+\_\+\+Next}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries I2\+C\+\_\+\+P\+E\+C\+Position\+\_\+\+Current}~((uint16\+\_\+t)0x\+F7\+FF)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+P\+E\+C\+\_\+\+P\+O\+S\+I\+T\+I\+ON}(P\+O\+S\+I\+T\+I\+ON)
\item 
\#define {\bfseries I2\+C\+\_\+\+N\+A\+C\+K\+Position\+\_\+\+Next}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries I2\+C\+\_\+\+N\+A\+C\+K\+Position\+\_\+\+Current}~((uint16\+\_\+t)0x\+F7\+FF)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+N\+A\+C\+K\+\_\+\+P\+O\+S\+I\+T\+I\+ON}(P\+O\+S\+I\+T\+I\+ON)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+B\+UF}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+E\+VT}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+E\+RR}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+IT}(IT)~((((IT) \& (uint16\+\_\+t)0x\+F8\+FF) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+S\+M\+B\+A\+L\+E\+RT}~((uint32\+\_\+t)0x01008000)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x01004000)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+P\+E\+C\+E\+RR}~((uint32\+\_\+t)0x01001000)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+O\+VR}~((uint32\+\_\+t)0x01000800)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+AF}~((uint32\+\_\+t)0x01000400)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+A\+R\+LO}~((uint32\+\_\+t)0x01000200)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+B\+E\+RR}~((uint32\+\_\+t)0x01000100)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+T\+XE}~((uint32\+\_\+t)0x06000080)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+R\+X\+NE}~((uint32\+\_\+t)0x06000040)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+S\+T\+O\+PF}~((uint32\+\_\+t)0x02000010)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+A\+D\+D10}~((uint32\+\_\+t)0x02000008)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+B\+TF}~((uint32\+\_\+t)0x02000004)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+A\+D\+DR}~((uint32\+\_\+t)0x02000002)
\item 
\#define {\bfseries I2\+C\+\_\+\+I\+T\+\_\+\+SB}~((uint32\+\_\+t)0x02000001)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}(IT)~((((IT) \& (uint16\+\_\+t)0x20\+FF) == 0x00) \&\& ((IT) != (uint16\+\_\+t)0x00))
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+G\+E\+T\+\_\+\+IT}(IT)
\item 
\#define \mbox{\hyperlink{group___i2_c__flags__definition_ga3755b783aa73568659478c2e2e45e27f}{I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+D\+U\+A\+LF}}~((uint32\+\_\+t)0x00800000)
\begin{DoxyCompactList}\small\item\em S\+R2 register flags ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+M\+B\+H\+O\+ST}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+M\+B\+D\+E\+F\+A\+U\+LT}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+G\+E\+N\+C\+A\+LL}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+T\+RA}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+B\+U\+SY}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+M\+SL}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___i2_c__flags__definition_ga4e1d7cd1574d03ba501c27483300c1be}{I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+M\+B\+A\+L\+E\+RT}}~((uint32\+\_\+t)0x10008000)
\begin{DoxyCompactList}\small\item\em S\+R1 register flags ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x10004000)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+E\+C\+E\+RR}~((uint32\+\_\+t)0x10001000)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+O\+VR}~((uint32\+\_\+t)0x10000800)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+AF}~((uint32\+\_\+t)0x10000400)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+A\+R\+LO}~((uint32\+\_\+t)0x10000200)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+B\+E\+RR}~((uint32\+\_\+t)0x10000100)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE}~((uint32\+\_\+t)0x10000080)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE}~((uint32\+\_\+t)0x10000040)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+T\+O\+PF}~((uint32\+\_\+t)0x10000010)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+A\+D\+D10}~((uint32\+\_\+t)0x10000008)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+B\+TF}~((uint32\+\_\+t)0x10000004)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+A\+D\+DR}~((uint32\+\_\+t)0x10000002)
\item 
\#define {\bfseries I2\+C\+\_\+\+F\+L\+A\+G\+\_\+\+SB}~((uint32\+\_\+t)0x10000001)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(F\+L\+AG)~((((F\+L\+AG) \& (uint16\+\_\+t)0x20\+FF) == 0x00) \&\& ((F\+L\+AG) != (uint16\+\_\+t)0x00))
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(F\+L\+AG)
\item 
\#define \mbox{\hyperlink{group___i2_c___events_gaeef8c22ac035122b06e31b360ac7aeb3}{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+CT}}~((uint32\+\_\+t)0x00030001)  /$\ast$ B\+U\+SY, M\+SL and SB flag $\ast$/
\begin{DoxyCompactList}\small\item\em Communication start. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_c___events_ga2361a6e60b7dc86fb682dd06fbd3edb7}{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED}}~((uint32\+\_\+t)0x00070082)  /$\ast$ B\+U\+SY, M\+SL, A\+D\+DR, T\+XE and T\+RA flags $\ast$/
\begin{DoxyCompactList}\small\item\em Address Acknowledge. \end{DoxyCompactList}\item 
\#define {\bfseries I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+E\+L\+E\+C\+T\+ED}~((uint32\+\_\+t)0x00030002)  /$\ast$ B\+U\+SY, M\+SL and A\+D\+DR flags $\ast$/
\item 
\#define {\bfseries I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S10}~((uint32\+\_\+t)0x00030008)  /$\ast$ B\+U\+SY, M\+SL and A\+D\+D10 flags $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_c___events_ga6bcf2ae49961e07e27cf9fdf334719e3}{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED}}~((uint32\+\_\+t)0x00030040)  /$\ast$ B\+U\+SY, M\+SL and R\+X\+NE flags $\ast$/
\begin{DoxyCompactList}\small\item\em Communication events. \end{DoxyCompactList}\item 
\#define {\bfseries I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG}~((uint32\+\_\+t)0x00070080) /$\ast$ T\+RA, B\+U\+SY, M\+SL, T\+XE flags $\ast$/
\item 
\#define {\bfseries I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED}~((uint32\+\_\+t)0x00070084)  /$\ast$ T\+RA, B\+U\+SY, M\+SL, T\+XE and B\+TF flags $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_c___events_ga6cf0e334704618b024eee604849f50f7}{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}}~((uint32\+\_\+t)0x00020002) /$\ast$ B\+U\+SY and A\+D\+DR flags $\ast$/
\begin{DoxyCompactList}\small\item\em Communication start events. \end{DoxyCompactList}\item 
\#define {\bfseries I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}~((uint32\+\_\+t)0x00060082) /$\ast$ T\+RA, B\+U\+SY, T\+XE and A\+D\+DR flags $\ast$/
\item 
\#define {\bfseries I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}~((uint32\+\_\+t)0x00820000)  /$\ast$ D\+U\+A\+LF and B\+U\+SY flags $\ast$/
\item 
\#define {\bfseries I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+S\+E\+C\+O\+N\+D\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}~((uint32\+\_\+t)0x00860080)  /$\ast$ D\+U\+A\+LF, T\+RA, B\+U\+SY and T\+XE flags $\ast$/
\item 
\#define {\bfseries I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+G\+E\+N\+E\+R\+A\+L\+C\+A\+L\+L\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+T\+C\+H\+ED}~((uint32\+\_\+t)0x00120000)  /$\ast$ G\+E\+N\+C\+A\+LL and B\+U\+SY flags $\ast$/
\item 
\#define \mbox{\hyperlink{group___i2_c___events_ga8b244626839940569c6c8bbfc4efe21d}{I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+R\+E\+C\+E\+I\+V\+ED}}~((uint32\+\_\+t)0x00020040)  /$\ast$ B\+U\+SY and R\+X\+NE flags $\ast$/
\begin{DoxyCompactList}\small\item\em Communication events. \end{DoxyCompactList}\item 
\#define {\bfseries I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+S\+T\+O\+P\+\_\+\+D\+E\+T\+E\+C\+T\+ED}~((uint32\+\_\+t)0x00000010)  /$\ast$ S\+T\+O\+PF flag $\ast$/
\item 
\#define {\bfseries I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ED}~((uint32\+\_\+t)0x00060084)  /$\ast$ T\+RA, B\+U\+SY, T\+XE and B\+TF flags $\ast$/
\item 
\#define {\bfseries I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+Y\+T\+E\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+I\+NG}~((uint32\+\_\+t)0x00060080)  /$\ast$ T\+RA, B\+U\+SY and T\+XE flags $\ast$/
\item 
\#define {\bfseries I2\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+L\+A\+V\+E\+\_\+\+A\+C\+K\+\_\+\+F\+A\+I\+L\+U\+RE}~((uint32\+\_\+t)0x00000400)  /$\ast$ AF flag $\ast$/
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+E\+V\+E\+NT}(E\+V\+E\+NT)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+O\+W\+N\+\_\+\+A\+D\+D\+R\+E\+S\+S1}(A\+D\+D\+R\+E\+S\+S1)~((A\+D\+D\+R\+E\+S\+S1) $<$= 0x3\+FF)
\item 
\#define {\bfseries I\+S\+\_\+\+I2\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+P\+E\+ED}(S\+P\+E\+ED)~(((S\+P\+E\+ED) $>$= 0x1) \&\& ((S\+P\+E\+ED) $<$= 400000))
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga2ee214364603059ad5d9089f749f5bfd}{I2\+C\+\_\+\+De\+Init}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx)
\begin{DoxyCompactList}\small\item\em Deinitializes the I2\+Cx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_gaac29465bca70fbc91c2f922ab67bb88e}{I2\+C\+\_\+\+Init}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, \mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} $\ast$I2\+C\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the I2\+Cx peripheral according to the specified parameters in the I2\+C\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga08582aca6d7d7910cd5cbff0d9def350}{I2\+C\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} $\ast$I2\+C\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each I2\+C\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga7e1323c9133c2cb424dfb5b10b7d2f0b}{I2\+C\+\_\+\+Cmd}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga38502ce11e5ec923e0f6476aaa35b45c}{I2\+C\+\_\+\+D\+M\+A\+Cmd}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C D\+MA requests. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_gab2e994c5681eb6ec7c26a03ffe1de060}{I2\+C\+\_\+\+D\+M\+A\+Last\+Transfer\+Cmd}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Specifies if the next D\+MA transfer will be the last one. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga36c522b471588be9779c878222ccb20f}{I2\+C\+\_\+\+Generate\+S\+T\+A\+RT}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Generates I2\+Cx communication S\+T\+A\+RT condition. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga5c92cb573ca0ae58cc465e5400246561}{I2\+C\+\_\+\+Generate\+S\+T\+OP}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Generates I2\+Cx communication S\+T\+OP condition. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga7bb44e894d68a7991f564c43fb187486}{I2\+C\+\_\+\+Acknowledge\+Config}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C acknowledge feature. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga7be2cc634a613c8e3539137e897a22df}{I2\+C\+\_\+\+Own\+Address2\+Config}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint8\+\_\+t Address)
\begin{DoxyCompactList}\small\item\em Configures the specified I2C own address2. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga02145a333a56e79557d6ef4ea03fc313}{I2\+C\+\_\+\+Dual\+Address\+Cmd}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C dual addressing mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga65c740fc8d7b3b9f15cc432d8699d471}{I2\+C\+\_\+\+General\+Call\+Cmd}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C general call feature. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga58fed146a06cb81d2940604e460de047}{I2\+C\+\_\+\+I\+T\+Config}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint16\+\_\+t I2\+C\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga7bd9e70b8eafde0dd5eb42b0d95fe1a9}{I2\+C\+\_\+\+Send\+Data}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint8\+\_\+t Data)
\begin{DoxyCompactList}\small\item\em Sends a data byte through the I2\+Cx peripheral. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___i2_c___exported___functions_gaeaaa4b6f77f50eb57465148c55d27fb2}{I2\+C\+\_\+\+Receive\+Data}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx)
\begin{DoxyCompactList}\small\item\em Returns the most recent received data by the I2\+Cx peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga009fc2a5b2313c36da39ece39a1156a6}{I2\+C\+\_\+\+Send7bit\+Address}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint8\+\_\+t Address, uint8\+\_\+t I2\+C\+\_\+\+Direction)
\begin{DoxyCompactList}\small\item\em Transmits the address byte to select the slave device. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___i2_c___exported___functions_ga8021dc796d15f997356b0583d6346805}{I2\+C\+\_\+\+Read\+Register}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint8\+\_\+t I2\+C\+\_\+\+Register)
\begin{DoxyCompactList}\small\item\em Reads the specified I2C register and returns its value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga1289c908aeb882443aba323b459c638b}{I2\+C\+\_\+\+Software\+Reset\+Cmd}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C software reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_gad08ebffc3a234d84e6405ec115bd74f1}{I2\+C\+\_\+\+N\+A\+C\+K\+Position\+Config}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint16\+\_\+t I2\+C\+\_\+\+N\+A\+C\+K\+Position)
\begin{DoxyCompactList}\small\item\em Selects the specified I2C N\+A\+CK position in master receiver mode. This function is useful in I2C Master Receiver mode when the number of data to be received is equal to 2. In this case, this function should be called (with parameter I2\+C\+\_\+\+N\+A\+C\+K\+Position\+\_\+\+Next) before data reception starts,as described in the 2-\/byte reception procedure recommended in Reference Manual in Section\+: Master receiver. ~\newline
 \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga75a810776d9710d2f6d9c5d9e93241c6}{I2\+C\+\_\+\+S\+M\+Bus\+Alert\+Config}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint16\+\_\+t I2\+C\+\_\+\+S\+M\+Bus\+Alert)
\begin{DoxyCompactList}\small\item\em Drives the S\+M\+Bus\+Alert pin high or low for the specified I2C. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_gaa27d1440290fe601e730b6980999afe3}{I2\+C\+\_\+\+Transmit\+P\+EC}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C P\+EC transfer. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga5d0f939bdd45542502827bf408f24161}{I2\+C\+\_\+\+P\+E\+C\+Position\+Config}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint16\+\_\+t I2\+C\+\_\+\+P\+E\+C\+Position)
\begin{DoxyCompactList}\small\item\em Selects the specified I2C P\+EC position. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_gae86801251359226c35745e0a258388b0}{I2\+C\+\_\+\+Calculate\+P\+EC}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the P\+EC value calculation of the transferred bytes. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___i2_c___exported___functions_ga7bf75e7c27c0e1d73e70fc0e1c7cd1dd}{I2\+C\+\_\+\+Get\+P\+EC}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx)
\begin{DoxyCompactList}\small\item\em Returns the P\+EC value for the specified I2C. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga66d86742bf1be58b17ef8779ffc79d02}{I2\+C\+\_\+\+A\+R\+P\+Cmd}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C A\+RP. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga7459feb3b1dfcd3e4f6574002ca7d3bd}{I2\+C\+\_\+\+Stretch\+Clock\+Cmd}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified I2C Clock stretching. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_gaa570f76bc34e5b0531b29b1a90af1275}{I2\+C\+\_\+\+Fast\+Mode\+Duty\+Cycle\+Config}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint16\+\_\+t I2\+C\+\_\+\+Duty\+Cycle)
\begin{DoxyCompactList}\small\item\em Selects the specified I2C fast mode duty cycle. \end{DoxyCompactList}\item 
Error\+Status \mbox{\hyperlink{group___i2_c___exported___functions_ga2d5701342f9d4c1f09bf9d3cdcacc326}{I2\+C\+\_\+\+Check\+Event}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint32\+\_\+t I2\+C\+\_\+\+E\+V\+E\+NT)
\begin{DoxyCompactList}\small\item\em I2C State Monitoring Functions. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___i2_c___exported___functions_ga29237aea9b5a3ead33167e1d027e9f1a}{I2\+C\+\_\+\+Get\+Last\+Event}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx)
\begin{DoxyCompactList}\small\item\em Returns the last I2\+Cx Event. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___i2_c___exported___functions_ga15c95d0ed124f029621a2061b1677ee7}{I2\+C\+\_\+\+Get\+Flag\+Status}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint32\+\_\+t I2\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified I2C flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga9d4f8fe9f7232696114b5578b1223963}{I2\+C\+\_\+\+Clear\+Flag}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint32\+\_\+t I2\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the I2\+Cx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
I\+T\+Status \mbox{\hyperlink{group___i2_c___exported___functions_ga447771fbbd94a56f3570b9f430a069ba}{I2\+C\+\_\+\+Get\+I\+T\+Status}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint32\+\_\+t I2\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified I2C interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_c___exported___functions_ga110dda440fa200b5f77349df19b3e6bb}{I2\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit}} (I2\+C\+\_\+\+Type\+Def $\ast$I2\+Cx, uint32\+\_\+t I2\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the I2\+Cx’s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the I2C firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/March-\/2011
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\doxysubsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }