# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 12.1 Build 177 11/07/2012 SJ Web Edition
# Date created = 19:39:48  September 08, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		embeded_system_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY embeded_system
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:39:48  SEPTEMBER 08, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name VHDL_FILE vhdl/mc8051_tmrctr_rtl.vhd
set_global_assignment -name VHDL_FILE vhdl/mc8051_tmrctr_.vhd
set_global_assignment -name VHDL_FILE vhdl/mc8051_siu_rtl.vhd
set_global_assignment -name VHDL_FILE vhdl/mc8051_siu_.vhd
set_global_assignment -name VHDL_FILE vhdl/mc8051_p.vhd
set_global_assignment -name VHDL_FILE vhdl/mc8051_core_struc.vhd
set_global_assignment -name VHDL_FILE vhdl/mc8051_core.vhd
set_global_assignment -name VHDL_FILE vhdl/mc8051_control_struc.vhd
set_global_assignment -name VHDL_FILE vhdl/mc8051_control_.vhd
set_global_assignment -name VHDL_FILE vhdl/mc8051_alu_struc.vhd
set_global_assignment -name VHDL_FILE vhdl/mc8051_alu_.vhd
set_global_assignment -name VHDL_FILE vhdl/dcml_adjust_rtl.vhd
set_global_assignment -name VHDL_FILE vhdl/dcml_adjust_.vhd
set_global_assignment -name VHDL_FILE vhdl/control_mem_rtl.vhd
set_global_assignment -name VHDL_FILE vhdl/control_mem_.vhd
set_global_assignment -name VHDL_FILE vhdl/control_fsm_rtl.vhd
set_global_assignment -name VHDL_FILE vhdl/control_fsm_.vhd
set_global_assignment -name VHDL_FILE vhdl/comb_mltplr_rtl.vhd
set_global_assignment -name VHDL_FILE vhdl/comb_mltplr_.vhd
set_global_assignment -name VHDL_FILE vhdl/comb_divider_rtl.vhd
set_global_assignment -name VHDL_FILE vhdl/comb_divider_.vhd
set_global_assignment -name VHDL_FILE vhdl/alumux_rtl.vhd
set_global_assignment -name VHDL_FILE vhdl/alumux_.vhd
set_global_assignment -name VHDL_FILE vhdl/alucore_rtl.vhd
set_global_assignment -name VHDL_FILE vhdl/alucore_.vhd
set_global_assignment -name VHDL_FILE vhdl/addsub_ovcy_rtl.vhd
set_global_assignment -name VHDL_FILE vhdl/addsub_ovcy_.vhd
set_global_assignment -name VHDL_FILE vhdl/addsub_cy_rtl.vhd
set_global_assignment -name VHDL_FILE vhdl/addsub_cy_.vhd
set_global_assignment -name VHDL_FILE vhdl/addsub_core_struc.vhd
set_global_assignment -name VHDL_FILE vhdl/addsub_core_.vhd
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name BDF_FILE embeded_system.bdf
set_global_assignment -name QIP_FILE mc8051_rom.qip
set_global_assignment -name QIP_FILE mc8051_ram.qip
set_global_assignment -name QIP_FILE mc8051_ramx.qip
set_global_assignment -name QIP_FILE pll12MHz.qip
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name CDF_FILE ../../Downloads/mc8051_design_v1.6/Version1_6/Chain3.cdf
set_global_assignment -name CDF_FILE ../../Downloads/mc8051_design_v1.6/Version1_6/Chain2.cdf
set_global_assignment -name CDF_FILE ../../Downloads/mc8051_design_v1.6/Version1_6/Chain1.cdf
set_location_assignment PIN_N2 -to clk_in_50MHz
set_global_assignment -name CDF_FILE output_files/Chain2.cdf
set_location_assignment PIN_J1 -to p0_o[0]
set_location_assignment PIN_J2 -to p0_o[1]
set_location_assignment PIN_H1 -to p0_o[2]
set_location_assignment PIN_H2 -to p0_o[3]
set_location_assignment PIN_J4 -to p0_o[4]
set_location_assignment PIN_J3 -to p0_o[5]
set_location_assignment PIN_H4 -to p0_o[6]
set_location_assignment PIN_H3 -to p0_o[7]
set_location_assignment PIN_K1 -to p2_o[5]
set_location_assignment PIN_K4 -to p2_o[6]
set_location_assignment PIN_K3 -to p2_o[7]
set_location_assignment PIN_N18 -to p3_o[2]
set_location_assignment PIN_F26 -to p3_o[3]
set_location_assignment PIN_N25 -to reset_i
set_location_assignment PIN_L4 -to p2_o[3]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top