<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `runtime\src\cache_control.rs`."><title>cache_control.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-916cea96.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="dynasmrt" data-themes="" data-resource-suffix="" data-rustdoc-version="1.87.0 (17067e9ac 2025-05-09)" data-channel="1.87.0" data-search-js="search-e7298875.js" data-settings-js="settings-d72f25bb.js" ><script src="../../static.files/storage-82c7156e.js"></script><script defer src="../../static.files/src-script-63605ae7.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-fb8c74a8.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">dynasmrt/</div>cache_control.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! This module contains several utility functions to manage the state of the caches
<a href=#2 id=2 data-nosnippet>2</a>//! of the executing processor. On von Neumann architectures (like x86/AMD64), these are no-ops,
<a href=#3 id=3 data-nosnippet>3</a>//! as these processors ensure synchronization of the instruction and data caches internally.
<a href=#4 id=4 data-nosnippet>4</a>//! On modified Harvard architectures like ARMv8, these functions are needed to ensure that
<a href=#5 id=5 data-nosnippet>5</a>//! the data cache and instruction cache stay synchronized.
<a href=#6 id=6 data-nosnippet>6</a>
<a href=#7 id=7 data-nosnippet>7</a>/// This function should be called before any jit-compiled code is executed, on the thread that will
<a href=#8 id=8 data-nosnippet>8</a>/// execute this code.
<a href=#9 id=9 data-nosnippet>9</a></span><span class="attr">#[inline(always)]
<a href=#10 id=10 data-nosnippet>10</a></span><span class="kw">pub fn </span>prepare_for_execution(slice: <span class="kw-2">&amp;</span>[u8]) {
<a href=#11 id=11 data-nosnippet>11</a>    <span class="attr">#![allow(unused_variables)]
<a href=#12 id=12 data-nosnippet>12</a>    #[cfg(target_arch=<span class="string">"aarch64"</span>)]
<a href=#13 id=13 data-nosnippet>13</a>    </span>{
<a href=#14 id=14 data-nosnippet>14</a>        aarch64::prepare_for_execution()
<a href=#15 id=15 data-nosnippet>15</a>    }
<a href=#16 id=16 data-nosnippet>16</a>    <span class="attr">#[cfg(any(target_arch=<span class="string">"riscv64"</span>, target_arch=<span class="string">"riscv32"</span>))]
<a href=#17 id=17 data-nosnippet>17</a>    </span>{
<a href=#18 id=18 data-nosnippet>18</a>        riscv::enforce_ordering_dcache_icache(slice, <span class="bool-val">true</span>);
<a href=#19 id=19 data-nosnippet>19</a>    }
<a href=#20 id=20 data-nosnippet>20</a>}
<a href=#21 id=21 data-nosnippet>21</a>
<a href=#22 id=22 data-nosnippet>22</a><span class="doccomment">/// This function should be called after modification of any data that could've been loaded into the
<a href=#23 id=23 data-nosnippet>23</a>/// instruction cache previously. It will ensure that these modifications will be propagated into
<a href=#24 id=24 data-nosnippet>24</a>/// the instruction caches
<a href=#25 id=25 data-nosnippet>25</a></span><span class="attr">#[inline(always)]
<a href=#26 id=26 data-nosnippet>26</a>#[allow(unused_variables)]
<a href=#27 id=27 data-nosnippet>27</a></span><span class="kw">pub fn </span>synchronize_icache(slice: <span class="kw-2">&amp;</span>[u8]) {
<a href=#28 id=28 data-nosnippet>28</a>    <span class="attr">#[cfg(all(target_arch=<span class="string">"aarch64"</span>, not(target_os=<span class="string">"macos"</span>)))]
<a href=#29 id=29 data-nosnippet>29</a>    </span>{
<a href=#30 id=30 data-nosnippet>30</a>        aarch64::synchronize_icache(slice);
<a href=#31 id=31 data-nosnippet>31</a>    }
<a href=#32 id=32 data-nosnippet>32</a>    <span class="attr">#[cfg(all(target_arch=<span class="string">"aarch64"</span>, target_os=<span class="string">"macos"</span>))]
<a href=#33 id=33 data-nosnippet>33</a>    </span>{
<a href=#34 id=34 data-nosnippet>34</a>        <span class="kw">extern </span><span class="string">"C" </span>{
<a href=#35 id=35 data-nosnippet>35</a>            <span class="kw">pub fn </span>sys_icache_invalidate(
<a href=#36 id=36 data-nosnippet>36</a>                start: <span class="kw-2">*const </span>std::ffi::c_void,
<a href=#37 id=37 data-nosnippet>37</a>                size: usize,
<a href=#38 id=38 data-nosnippet>38</a>            );
<a href=#39 id=39 data-nosnippet>39</a>        }
<a href=#40 id=40 data-nosnippet>40</a>        <span class="kw">unsafe </span>{
<a href=#41 id=41 data-nosnippet>41</a>            sys_icache_invalidate(slice.as_ptr() <span class="kw">as </span><span class="kw-2">*const </span>std::ffi::c_void, slice.len());
<a href=#42 id=42 data-nosnippet>42</a>        }
<a href=#43 id=43 data-nosnippet>43</a>    }
<a href=#44 id=44 data-nosnippet>44</a>}
<a href=#45 id=45 data-nosnippet>45</a>
<a href=#46 id=46 data-nosnippet>46</a><span class="attr">#[cfg(target_arch=<span class="string">"aarch64"</span>)]
<a href=#47 id=47 data-nosnippet>47</a></span><span class="kw">mod </span>aarch64 {
<a href=#48 id=48 data-nosnippet>48</a>    <span class="kw">use </span>std::arch::asm;
<a href=#49 id=49 data-nosnippet>49</a>
<a href=#50 id=50 data-nosnippet>50</a>    <span class="doccomment">/// return the cache line sizes as reported by the processor as a tuple of (dcache, icache)
<a href=#51 id=51 data-nosnippet>51</a>    </span><span class="kw">fn </span>get_cacheline_sizes() -&gt; (usize, usize) {
<a href=#52 id=52 data-nosnippet>52</a>        <span class="kw">let </span>ctr_el0: usize;
<a href=#53 id=53 data-nosnippet>53</a>
<a href=#54 id=54 data-nosnippet>54</a>        <span class="comment">// safety: we're just reading a system register (ctr_cl0) that can always be read
<a href=#55 id=55 data-nosnippet>55</a>        </span><span class="kw">unsafe </span>{
<a href=#56 id=56 data-nosnippet>56</a>            <span class="macro">asm!</span>(
<a href=#57 id=57 data-nosnippet>57</a>                <span class="string">"mrs {outreg}, ctr_el0"</span>,
<a href=#58 id=58 data-nosnippet>58</a>                outreg = lateout(reg) ctr_el0,
<a href=#59 id=59 data-nosnippet>59</a>                options(nomem, nostack, preserves_flags)
<a href=#60 id=60 data-nosnippet>60</a>            );
<a href=#61 id=61 data-nosnippet>61</a>        }
<a href=#62 id=62 data-nosnippet>62</a>
<a href=#63 id=63 data-nosnippet>63</a>        (
<a href=#64 id=64 data-nosnippet>64</a>            <span class="number">4 </span>&lt;&lt; ((ctr_el0 &gt;&gt; <span class="number">16</span>) &amp; <span class="number">0xF</span>),
<a href=#65 id=65 data-nosnippet>65</a>            <span class="number">4 </span>&lt;&lt; (ctr_el0 &amp; <span class="number">0xF</span>)
<a href=#66 id=66 data-nosnippet>66</a>        )
<a href=#67 id=67 data-nosnippet>67</a>    }
<a href=#68 id=68 data-nosnippet>68</a>
<a href=#69 id=69 data-nosnippet>69</a>    <span class="doccomment">/// waits for any previous cache operations to complete. According to the Aarch64 manuals
<a href=#70 id=70 data-nosnippet>70</a>    /// `dsb ish` has bonus functionality where it will also wait for any previous cache maintenance
<a href=#71 id=71 data-nosnippet>71</a>    /// operations to complete before allowing execution to continue.
<a href=#72 id=72 data-nosnippet>72</a>    </span><span class="attr">#[inline(always)]
<a href=#73 id=73 data-nosnippet>73</a>    </span><span class="kw">fn </span>wait_for_cache_ops_complete() {
<a href=#74 id=74 data-nosnippet>74</a>        <span class="comment">// safety: this is purely a memory barrier.
<a href=#75 id=75 data-nosnippet>75</a>        </span><span class="kw">unsafe </span>{
<a href=#76 id=76 data-nosnippet>76</a>            <span class="macro">asm!</span>(
<a href=#77 id=77 data-nosnippet>77</a>                <span class="string">"dsb ish"</span>,
<a href=#78 id=78 data-nosnippet>78</a>                options(nostack, preserves_flags)
<a href=#79 id=79 data-nosnippet>79</a>            );
<a href=#80 id=80 data-nosnippet>80</a>        }
<a href=#81 id=81 data-nosnippet>81</a>    }
<a href=#82 id=82 data-nosnippet>82</a>
<a href=#83 id=83 data-nosnippet>83</a>    <span class="doccomment">/// inform the processor that the dache line containing `addr` should be synchronized back to
<a href=#84 id=84 data-nosnippet>84</a>    /// the unified memory layer
<a href=#85 id=85 data-nosnippet>85</a>    </span><span class="attr">#[inline(always)]
<a href=#86 id=86 data-nosnippet>86</a>    </span><span class="kw">fn </span>flush_dcache_line(addr: usize) {
<a href=#87 id=87 data-nosnippet>87</a>        <span class="comment">// safety: flushing caches is always safe
<a href=#88 id=88 data-nosnippet>88</a>        </span><span class="kw">unsafe </span>{
<a href=#89 id=89 data-nosnippet>89</a>            <span class="macro">asm!</span>(
<a href=#90 id=90 data-nosnippet>90</a>                <span class="string">"dc cvau, {address}"</span>,
<a href=#91 id=91 data-nosnippet>91</a>                address = <span class="kw">in</span>(reg)addr,
<a href=#92 id=92 data-nosnippet>92</a>                options(nostack, preserves_flags)
<a href=#93 id=93 data-nosnippet>93</a>            );
<a href=#94 id=94 data-nosnippet>94</a>        }
<a href=#95 id=95 data-nosnippet>95</a>    }
<a href=#96 id=96 data-nosnippet>96</a>
<a href=#97 id=97 data-nosnippet>97</a>    <span class="doccomment">/// inform the processor that icache line containing `addr` is invalid, and that it should be
<a href=#98 id=98 data-nosnippet>98</a>    /// re-fetched from unified memory
<a href=#99 id=99 data-nosnippet>99</a>    </span><span class="attr">#[inline(always)]
<a href=#100 id=100 data-nosnippet>100</a>    </span><span class="kw">fn </span>invalidate_icache_line(addr: usize) {
<a href=#101 id=101 data-nosnippet>101</a>        <span class="comment">// safety: invalidating caches is always safe
<a href=#102 id=102 data-nosnippet>102</a>        </span><span class="kw">unsafe </span>{
<a href=#103 id=103 data-nosnippet>103</a>            <span class="macro">asm!</span>(
<a href=#104 id=104 data-nosnippet>104</a>                <span class="string">"ic ivau, {address}"</span>,
<a href=#105 id=105 data-nosnippet>105</a>                address = <span class="kw">in</span>(reg)addr,
<a href=#106 id=106 data-nosnippet>106</a>                options(nostack, preserves_flags)
<a href=#107 id=107 data-nosnippet>107</a>            );
<a href=#108 id=108 data-nosnippet>108</a>        }
<a href=#109 id=109 data-nosnippet>109</a>    }
<a href=#110 id=110 data-nosnippet>110</a>
<a href=#111 id=111 data-nosnippet>111</a>    <span class="doccomment">/// inform the current core that the pipeline might contain stale data that should
<a href=#112 id=112 data-nosnippet>112</a>    /// be re-fetched from the instruction cache
<a href=#113 id=113 data-nosnippet>113</a>    </span><span class="attr">#[inline(always)]
<a href=#114 id=114 data-nosnippet>114</a>    </span><span class="kw">fn </span>invalidate_pipeline() {
<a href=#115 id=115 data-nosnippet>115</a>        <span class="comment">// safety: this is just a barrier.
<a href=#116 id=116 data-nosnippet>116</a>        </span><span class="kw">unsafe </span>{
<a href=#117 id=117 data-nosnippet>117</a>            <span class="macro">asm!</span>(
<a href=#118 id=118 data-nosnippet>118</a>                <span class="string">"isb"</span>,
<a href=#119 id=119 data-nosnippet>119</a>                options(nostack, preserves_flags)
<a href=#120 id=120 data-nosnippet>120</a>            );
<a href=#121 id=121 data-nosnippet>121</a>        }
<a href=#122 id=122 data-nosnippet>122</a>    }
<a href=#123 id=123 data-nosnippet>123</a>
<a href=#124 id=124 data-nosnippet>124</a>    <span class="doccomment">/// On Aarch64, after the data has been synchronized from the dcache to the icache
<a href=#125 id=125 data-nosnippet>125</a>    /// it is necessary to flush the pipelines of the cores that will execute the modified data
<a href=#126 id=126 data-nosnippet>126</a>    /// as some may already have been loaded into the pipeline.
<a href=#127 id=127 data-nosnippet>127</a>    </span><span class="attr">#[inline(always)]
<a href=#128 id=128 data-nosnippet>128</a>    </span><span class="kw">pub fn </span>prepare_for_execution() {
<a href=#129 id=129 data-nosnippet>129</a>        invalidate_pipeline();
<a href=#130 id=130 data-nosnippet>130</a>    }
<a href=#131 id=131 data-nosnippet>131</a>
<a href=#132 id=132 data-nosnippet>132</a>    <span class="doccomment">/// On Aarch64, we first need to flush data from the dcache to unified memory, and then 
<a href=#133 id=133 data-nosnippet>133</a>    /// inform the icache(s) that their current data might be invalid. This is a no-op if
<a href=#134 id=134 data-nosnippet>134</a>    /// the slice is zero length.
<a href=#135 id=135 data-nosnippet>135</a>    </span><span class="kw">pub fn </span>synchronize_icache(slice: <span class="kw-2">&amp;</span>[u8]) {
<a href=#136 id=136 data-nosnippet>136</a>        <span class="kw">if </span>slice.len() == <span class="number">0 </span>{
<a href=#137 id=137 data-nosnippet>137</a>            <span class="kw">return</span>;
<a href=#138 id=138 data-nosnippet>138</a>        }
<a href=#139 id=139 data-nosnippet>139</a>
<a href=#140 id=140 data-nosnippet>140</a>        <span class="kw">let </span>start_addr = slice.as_ptr() <span class="kw">as </span>usize;
<a href=#141 id=141 data-nosnippet>141</a>        <span class="kw">let </span>end_addr = start_addr + slice.len();
<a href=#142 id=142 data-nosnippet>142</a>
<a href=#143 id=143 data-nosnippet>143</a>        <span class="comment">// query the cache line sizes
<a href=#144 id=144 data-nosnippet>144</a>        </span><span class="kw">let </span>(dcache_line_size, icache_line_size) = get_cacheline_sizes();
<a href=#145 id=145 data-nosnippet>145</a>
<a href=#146 id=146 data-nosnippet>146</a>        <span class="comment">// dcache cleaning loop
<a href=#147 id=147 data-nosnippet>147</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>addr = start_addr &amp; !(dcache_line_size - <span class="number">1</span>);
<a href=#148 id=148 data-nosnippet>148</a>        <span class="kw">while </span>addr &lt; end_addr {
<a href=#149 id=149 data-nosnippet>149</a>            flush_dcache_line(addr);
<a href=#150 id=150 data-nosnippet>150</a>            addr += dcache_line_size;
<a href=#151 id=151 data-nosnippet>151</a>        }
<a href=#152 id=152 data-nosnippet>152</a>
<a href=#153 id=153 data-nosnippet>153</a>        <span class="comment">// need to wait for dcache cleaning to complete before invalidating the icache
<a href=#154 id=154 data-nosnippet>154</a>        </span>wait_for_cache_ops_complete();
<a href=#155 id=155 data-nosnippet>155</a>
<a href=#156 id=156 data-nosnippet>156</a>        <span class="comment">// icache invalidation loop
<a href=#157 id=157 data-nosnippet>157</a>        </span>addr = start_addr &amp; !(icache_line_size - <span class="number">1</span>);
<a href=#158 id=158 data-nosnippet>158</a>        <span class="kw">while </span>addr &lt; end_addr {
<a href=#159 id=159 data-nosnippet>159</a>            invalidate_icache_line(addr);
<a href=#160 id=160 data-nosnippet>160</a>            addr += icache_line_size;
<a href=#161 id=161 data-nosnippet>161</a>        }
<a href=#162 id=162 data-nosnippet>162</a>
<a href=#163 id=163 data-nosnippet>163</a>        <span class="comment">// wait for that to complete as well
<a href=#164 id=164 data-nosnippet>164</a>        </span>wait_for_cache_ops_complete();
<a href=#165 id=165 data-nosnippet>165</a>    }
<a href=#166 id=166 data-nosnippet>166</a>}
<a href=#167 id=167 data-nosnippet>167</a>
<a href=#168 id=168 data-nosnippet>168</a><span class="attr">#[cfg(any(target_arch=<span class="string">"riscv64"</span>, target_arch=<span class="string">"riscv32"</span>))]
<a href=#169 id=169 data-nosnippet>169</a></span><span class="kw">mod </span>riscv {
<a href=#170 id=170 data-nosnippet>170</a>    <span class="comment">// On risc-v, the story about how we synchronize caches is confused.
<a href=#171 id=171 data-nosnippet>171</a>    // The data sheet states that we ought to do the following.
<a href=#172 id=172 data-nosnippet>172</a>    // 1: on the assembling hart, perform a data fence to ensure that
<a href=#173 id=173 data-nosnippet>173</a>    //    any stores will be visible to other harts
<a href=#174 id=174 data-nosnippet>174</a>    // 2: on the executing hart, perform a fence.i instruction fence to
<a href=#175 id=175 data-nosnippet>175</a>    //    ensure that all the observed stores are visible to our instruction
<a href=#176 id=176 data-nosnippet>176</a>    //    fetches
<a href=#177 id=177 data-nosnippet>177</a>    //
<a href=#178 id=178 data-nosnippet>178</a>    // however, this doesn't solve all problems. Namely, the OS might just move our process
<a href=#179 id=179 data-nosnippet>179</a>    // from the current hart to another hart after the fence.i instruction. So it basically
<a href=#180 id=180 data-nosnippet>180</a>    // offers no guarantees. for this reason, linux has removed FENCE.I from the user ABI, and
<a href=#181 id=181 data-nosnippet>181</a>    // instead offered a syscall for managing this.
<a href=#182 id=182 data-nosnippet>182</a>    // this is `riscv_flush_icache()`, which has options to apply to a single thread, or all threads
<a href=#183 id=183 data-nosnippet>183</a>    // and over a range of addresses.
<a href=#184 id=184 data-nosnippet>184</a>    // as there are no other operating systems targetting risc-v right now, this is the only choice
<a href=#185 id=185 data-nosnippet>185</a>    // we have.
<a href=#186 id=186 data-nosnippet>186</a>    </span><span class="kw">use </span>std::ffi::{c_void, c_long, c_int};
<a href=#187 id=187 data-nosnippet>187</a>
<a href=#188 id=188 data-nosnippet>188</a>    <span class="attr">#[cfg(unix)]
<a href=#189 id=189 data-nosnippet>189</a>    </span><span class="kw">extern </span><span class="string">"C" </span>{
<a href=#190 id=190 data-nosnippet>190</a>        <span class="attr">#[link_name=<span class="string">"__riscv_flush_icache"</span>]
<a href=#191 id=191 data-nosnippet>191</a>        </span><span class="kw">fn </span>riscv_flush_icache(start: <span class="kw-2">*const </span>c_void, end: <span class="kw-2">*const </span>c_void, flags: c_long) -&gt; c_int;
<a href=#192 id=192 data-nosnippet>192</a>    }
<a href=#193 id=193 data-nosnippet>193</a>
<a href=#194 id=194 data-nosnippet>194</a>    <span class="kw">pub fn </span>enforce_ordering_dcache_icache(slice: <span class="kw-2">&amp;</span>[u8], local: bool) {
<a href=#195 id=195 data-nosnippet>195</a>        <span class="kw">let </span>range = slice.as_ptr_range();
<a href=#196 id=196 data-nosnippet>196</a>        <span class="kw">let </span>start = range.start <span class="kw">as </span><span class="kw-2">*const </span>c_void;
<a href=#197 id=197 data-nosnippet>197</a>        <span class="kw">let </span>end = range.end <span class="kw">as </span><span class="kw-2">*const </span>c_void;
<a href=#198 id=198 data-nosnippet>198</a>        <span class="kw">let </span><span class="kw-2">mut </span>flags: c_long = <span class="number">0</span>;
<a href=#199 id=199 data-nosnippet>199</a>        <span class="kw">if </span>local {
<a href=#200 id=200 data-nosnippet>200</a>            flags |= <span class="number">1</span>;
<a href=#201 id=201 data-nosnippet>201</a>        }
<a href=#202 id=202 data-nosnippet>202</a>        <span class="kw">let </span>rv;
<a href=#203 id=203 data-nosnippet>203</a>        <span class="kw">unsafe </span>{
<a href=#204 id=204 data-nosnippet>204</a>            rv = riscv_flush_icache(start, end, flags);
<a href=#205 id=205 data-nosnippet>205</a>        }
<a href=#206 id=206 data-nosnippet>206</a>        <span class="macro">assert!</span>(rv == <span class="number">0</span>, <span class="string">"riscv_flush_icache failed, returned {rv}"</span>);
<a href=#207 id=207 data-nosnippet>207</a>    }
<a href=#208 id=208 data-nosnippet>208</a>}</code></pre></div></section></main></body></html>