Timing Analyzer report for VanilaCore
Thu Jan 07 02:28:59 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Setup: 'clk'
 14. Slow 1200mV 100C Model Hold: 'clk'
 15. Slow 1200mV 100C Model Metastability Summary
 16. Slow 1200mV -40C Model Fmax Summary
 17. Slow 1200mV -40C Model Setup Summary
 18. Slow 1200mV -40C Model Hold Summary
 19. Slow 1200mV -40C Model Recovery Summary
 20. Slow 1200mV -40C Model Removal Summary
 21. Slow 1200mV -40C Model Minimum Pulse Width Summary
 22. Slow 1200mV -40C Model Setup: 'clk'
 23. Slow 1200mV -40C Model Hold: 'clk'
 24. Slow 1200mV -40C Model Metastability Summary
 25. Fast 1200mV -40C Model Setup Summary
 26. Fast 1200mV -40C Model Hold Summary
 27. Fast 1200mV -40C Model Recovery Summary
 28. Fast 1200mV -40C Model Removal Summary
 29. Fast 1200mV -40C Model Minimum Pulse Width Summary
 30. Fast 1200mV -40C Model Setup: 'clk'
 31. Fast 1200mV -40C Model Hold: 'clk'
 32. Fast 1200mV -40C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv n40c Model)
 37. Signal Integrity Metrics (Slow 1200mv 100c Model)
 38. Signal Integrity Metrics (Fast 1200mv n40c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; VanilaCore                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F23I7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.81        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  29.5%      ;
;     Processor 3            ;  20.9%      ;
;     Processor 4            ;  17.8%      ;
;     Processors 5-6         ;   6.2%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; VanilaCore.sdc ; OK     ; Thu Jan 07 02:28:54 2021 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 36.11 MHz ; 36.11 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 100C Model Setup Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 6.155 ; 0.000                ;
+-------+-------+----------------------+


+-------------------------------------+
; Slow 1200mV 100C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.407 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; 19.649 ; 0.000                             ;
+-------+--------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk'                                                                                                                                           ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.155 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][24] ; clk          ; clk         ; 20.000       ; -0.211     ; 13.632     ;
; 6.156 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][24] ; clk          ; clk         ; 20.000       ; -0.211     ; 13.631     ;
; 6.392 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][24] ; clk          ; clk         ; 20.000       ; -0.204     ; 13.402     ;
; 6.393 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][24] ; clk          ; clk         ; 20.000       ; -0.204     ; 13.401     ;
; 6.398 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][7]   ; clk          ; clk         ; 20.000       ; -0.215     ; 13.385     ;
; 6.398 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][7]   ; clk          ; clk         ; 20.000       ; -0.215     ; 13.385     ;
; 6.430 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][24] ; clk          ; clk         ; 20.000       ; -0.223     ; 13.345     ;
; 6.430 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][24] ; clk          ; clk         ; 20.000       ; -0.223     ; 13.345     ;
; 6.451 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][24] ; clk          ; clk         ; 20.000       ; -0.190     ; 13.357     ;
; 6.481 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][15]  ; clk          ; clk         ; 20.000       ; -0.207     ; 13.310     ;
; 6.482 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][15]  ; clk          ; clk         ; 20.000       ; -0.207     ; 13.309     ;
; 6.517 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][15]  ; clk          ; clk         ; 20.000       ; -0.210     ; 13.271     ;
; 6.517 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][15]  ; clk          ; clk         ; 20.000       ; -0.210     ; 13.271     ;
; 6.519 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][24] ; clk          ; clk         ; 20.000       ; -0.221     ; 13.258     ;
; 6.522 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][24] ; clk          ; clk         ; 20.000       ; -0.221     ; 13.255     ;
; 6.522 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][24]  ; clk          ; clk         ; 20.000       ; -0.222     ; 13.254     ;
; 6.522 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][15] ; clk          ; clk         ; 20.000       ; -0.204     ; 13.272     ;
; 6.525 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][24]  ; clk          ; clk         ; 20.000       ; -0.222     ; 13.251     ;
; 6.528 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][15] ; clk          ; clk         ; 20.000       ; -0.204     ; 13.266     ;
; 6.547 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][24]  ; clk          ; clk         ; 20.000       ; -0.215     ; 13.236     ;
; 6.548 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][24]  ; clk          ; clk         ; 20.000       ; -0.215     ; 13.235     ;
; 6.591 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][21] ; clk          ; clk         ; 20.000       ; -0.210     ; 13.197     ;
; 6.604 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][21] ; clk          ; clk         ; 20.000       ; -0.210     ; 13.184     ;
; 6.613 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][22]  ; clk          ; clk         ; 20.000       ; -0.229     ; 13.156     ;
; 6.623 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][24] ; clk          ; clk         ; 20.000       ; -0.206     ; 13.169     ;
; 6.624 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][24] ; clk          ; clk         ; 20.000       ; -0.206     ; 13.168     ;
; 6.625 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][22]  ; clk          ; clk         ; 20.000       ; -0.229     ; 13.144     ;
; 6.640 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][21] ; clk          ; clk         ; 20.000       ; -0.204     ; 13.154     ;
; 6.640 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][21] ; clk          ; clk         ; 20.000       ; -0.204     ; 13.154     ;
; 6.654 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][5]   ; clk          ; clk         ; 20.000       ; -0.224     ; 13.120     ;
; 6.658 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][15] ; clk          ; clk         ; 20.000       ; -0.214     ; 13.126     ;
; 6.660 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][15] ; clk          ; clk         ; 20.000       ; -0.214     ; 13.124     ;
; 6.690 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][22] ; clk          ; clk         ; 20.000       ; -0.196     ; 13.112     ;
; 6.690 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][22] ; clk          ; clk         ; 20.000       ; -0.196     ; 13.112     ;
; 6.717 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][7]  ; clk          ; clk         ; 20.000       ; -0.195     ; 13.086     ;
; 6.719 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][7]  ; clk          ; clk         ; 20.000       ; -0.195     ; 13.084     ;
; 6.721 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][24]  ; clk          ; clk         ; 20.000       ; -0.215     ; 13.062     ;
; 6.723 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][22] ; clk          ; clk         ; 20.000       ; -0.228     ; 13.047     ;
; 6.724 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][24]  ; clk          ; clk         ; 20.000       ; -0.215     ; 13.059     ;
; 6.724 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][22] ; clk          ; clk         ; 20.000       ; -0.197     ; 13.077     ;
; 6.724 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][22] ; clk          ; clk         ; 20.000       ; -0.197     ; 13.077     ;
; 6.726 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][22] ; clk          ; clk         ; 20.000       ; -0.228     ; 13.044     ;
; 6.733 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][7]  ; clk          ; clk         ; 20.000       ; -0.205     ; 13.060     ;
; 6.733 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][7]  ; clk          ; clk         ; 20.000       ; -0.205     ; 13.060     ;
; 6.735 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][15] ; clk          ; clk         ; 20.000       ; -0.188     ; 13.075     ;
; 6.735 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][15] ; clk          ; clk         ; 20.000       ; -0.188     ; 13.075     ;
; 6.737 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][15] ; clk          ; clk         ; 20.000       ; -0.199     ; 13.062     ;
; 6.738 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][15] ; clk          ; clk         ; 20.000       ; -0.199     ; 13.061     ;
; 6.744 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][15] ; clk          ; clk         ; 20.000       ; -0.188     ; 13.066     ;
; 6.748 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][7]  ; clk          ; clk         ; 20.000       ; -0.196     ; 13.054     ;
; 6.748 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][7]  ; clk          ; clk         ; 20.000       ; -0.196     ; 13.054     ;
; 6.750 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][15] ; clk          ; clk         ; 20.000       ; -0.188     ; 13.060     ;
; 6.755 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][24] ; clk          ; clk         ; 20.000       ; -0.205     ; 13.038     ;
; 6.759 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][24] ; clk          ; clk         ; 20.000       ; -0.205     ; 13.034     ;
; 6.767 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][5]  ; clk          ; clk         ; 20.000       ; -0.196     ; 13.035     ;
; 6.769 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][15] ; clk          ; clk         ; 20.000       ; -0.205     ; 13.024     ;
; 6.769 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][15] ; clk          ; clk         ; 20.000       ; -0.205     ; 13.024     ;
; 6.787 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][22] ; clk          ; clk         ; 20.000       ; -0.211     ; 13.000     ;
; 6.790 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][21] ; clk          ; clk         ; 20.000       ; -0.198     ; 13.010     ;
; 6.790 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][21] ; clk          ; clk         ; 20.000       ; -0.198     ; 13.010     ;
; 6.800 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][7]  ; clk          ; clk         ; 20.000       ; -0.190     ; 13.008     ;
; 6.802 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][7]  ; clk          ; clk         ; 20.000       ; -0.190     ; 13.006     ;
; 6.805 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][22] ; clk          ; clk         ; 20.000       ; -0.189     ; 13.004     ;
; 6.806 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][22] ; clk          ; clk         ; 20.000       ; -0.189     ; 13.003     ;
; 6.806 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][22]  ; clk          ; clk         ; 20.000       ; -0.210     ; 12.982     ;
; 6.807 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][22]  ; clk          ; clk         ; 20.000       ; -0.210     ; 12.981     ;
; 6.810 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][24] ; clk          ; clk         ; 20.000       ; -0.201     ; 12.987     ;
; 6.811 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][22] ; clk          ; clk         ; 20.000       ; -0.199     ; 12.988     ;
; 6.812 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][22] ; clk          ; clk         ; 20.000       ; -0.199     ; 12.987     ;
; 6.813 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][21] ; clk          ; clk         ; 20.000       ; -0.198     ; 12.987     ;
; 6.814 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][21] ; clk          ; clk         ; 20.000       ; -0.198     ; 12.986     ;
; 6.826 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][24] ; clk          ; clk         ; 20.000       ; -0.201     ; 12.971     ;
; 6.831 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][22] ; clk          ; clk         ; 20.000       ; -0.197     ; 12.970     ;
; 6.832 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][22] ; clk          ; clk         ; 20.000       ; -0.197     ; 12.969     ;
; 6.834 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][22] ; clk          ; clk         ; 20.000       ; -0.198     ; 12.966     ;
; 6.834 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][12] ; clk          ; clk         ; 20.000       ; -0.207     ; 12.957     ;
; 6.836 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][12] ; clk          ; clk         ; 20.000       ; -0.207     ; 12.955     ;
; 6.839 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[12][15] ; clk          ; clk         ; 20.000       ; -0.223     ; 12.936     ;
; 6.842 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[14][15] ; clk          ; clk         ; 20.000       ; -0.223     ; 12.933     ;
; 6.845 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][7]  ; clk          ; clk         ; 20.000       ; -0.198     ; 12.955     ;
; 6.849 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][16]  ; clk          ; clk         ; 20.000       ; -0.218     ; 12.931     ;
; 6.850 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][22] ; clk          ; clk         ; 20.000       ; -0.198     ; 12.950     ;
; 6.850 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][16]  ; clk          ; clk         ; 20.000       ; -0.218     ; 12.930     ;
; 6.851 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][7]  ; clk          ; clk         ; 20.000       ; -0.198     ; 12.949     ;
; 6.853 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][21] ; clk          ; clk         ; 20.000       ; -0.198     ; 12.947     ;
; 6.853 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][21] ; clk          ; clk         ; 20.000       ; -0.198     ; 12.947     ;
; 6.860 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][22] ; clk          ; clk         ; 20.000       ; -0.188     ; 12.950     ;
; 6.864 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][21]  ; clk          ; clk         ; 20.000       ; -0.214     ; 12.920     ;
; 6.866 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[14][5]  ; clk          ; clk         ; 20.000       ; -0.222     ; 12.910     ;
; 6.866 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][21]  ; clk          ; clk         ; 20.000       ; -0.214     ; 12.918     ;
; 6.874 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][22] ; clk          ; clk         ; 20.000       ; -0.188     ; 12.936     ;
; 6.906 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][22]  ; clk          ; clk         ; 20.000       ; -0.211     ; 12.881     ;
; 6.915 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][7]  ; clk          ; clk         ; 20.000       ; -0.209     ; 12.874     ;
; 6.915 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][7]  ; clk          ; clk         ; 20.000       ; -0.209     ; 12.874     ;
; 6.930 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][5]  ; clk          ; clk         ; 20.000       ; -0.199     ; 12.869     ;
; 6.932 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][18] ; clk          ; clk         ; 20.000       ; -0.197     ; 12.869     ;
; 6.936 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][24]  ; clk          ; clk         ; 20.000       ; -0.218     ; 12.844     ;
; 6.936 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][24]  ; clk          ; clk         ; 20.000       ; -0.218     ; 12.844     ;
; 6.937 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][18] ; clk          ; clk         ; 20.000       ; -0.197     ; 12.864     ;
; 6.939 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][26] ; clk          ; clk         ; 20.000       ; -0.197     ; 12.862     ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk'                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.407 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|csr_unit:csr_unit_0|mcause[1]                        ; core:CORE_0|csr_unit:csr_unit_0|mcause[1]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; debounce:debounce_rst|dff_2                                      ; debounce:debounce_rst|dff_2                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|control_unit:control_unit_0|cyc                      ; core:CORE_0|control_unit:control_unit_0|cyc                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; uart_slave:uart_slave_0|current_state.IDDLE                      ; uart_slave:uart_slave_0|current_state.IDDLE                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; uart_slave:uart_slave_0|current_state.START                      ; uart_slave:uart_slave_0|current_state.START                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; uart_slave:uart_slave_0|wr                                       ; uart_slave:uart_slave_0|wr                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; console:console_0|current_state.BIT_S                            ; console:console_0|current_state.BIT_S                            ; clk          ; clk         ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; console:console_0|current_state.STOP                             ; console:console_0|current_state.STOP                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; console:console_0|current_state.START                            ; console:console_0|current_state.START                            ; clk          ; clk         ; 0.000        ; 0.079      ; 0.674      ;
; 0.411 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.678      ;
; 0.412 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.678      ;
; 0.431 ; core:CORE_0|memory_access:memory_access_0|data_2[31]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[31]     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.697      ;
; 0.438 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.704      ;
; 0.441 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.708      ;
; 0.446 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.713      ;
; 0.450 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; core:CORE_0|memory_access:memory_access_0|data_bus.STB           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ2   ; core:CORE_0|memory_access:memory_access_0|data_valid             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.717      ;
; 0.457 ; core:CORE_0|memory_access:memory_access_0|data_2[25]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[25]     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.723      ;
; 0.462 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.729      ;
; 0.502 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[19]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.769      ;
; 0.503 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[16]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.770      ;
; 0.505 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[7]      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.772      ;
; 0.577 ; core:CORE_0|memory_access:memory_access_0|data_bus.ADR[0]        ; uart_slave:uart_slave_0|rd                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.843      ;
; 0.585 ; core:CORE_0|memory_access:memory_access_0|data_2[29]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[29]     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.851      ;
; 0.593 ; console:console_0|fifo:fifo_0|buff_cnt[4]                        ; console:console_0|ACK_S                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.860      ;
; 0.602 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[10]     ; timer:timer_0|mtimecmp[42]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.869      ;
; 0.604 ; uart_slave:uart_slave_0|data[4]                                  ; uart_slave:uart_slave_0|data[3]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.870      ;
; 0.607 ; uart_slave:uart_slave_0|data[2]                                  ; uart_slave:uart_slave_0|data[1]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.873      ;
; 0.618 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.884      ;
; 0.618 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[7]                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.883      ;
; 0.619 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[4]                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.884      ;
; 0.620 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[1]                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.885      ;
; 0.620 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[3]                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.885      ;
; 0.620 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[6]                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.885      ;
; 0.623 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.889      ;
; 0.636 ; debounce:debounce_rst|new_slow_clock[31]                         ; debounce:debounce_rst|new_slow_clock[31]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; debounce:debounce_rst|new_slow_clock[29]                         ; debounce:debounce_rst|new_slow_clock[29]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; debounce:debounce_rst|new_slow_clock[27]                         ; debounce:debounce_rst|new_slow_clock[27]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; debounce:debounce_rst|new_slow_clock[21]                         ; debounce:debounce_rst|new_slow_clock[21]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.903      ;
; 0.638 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W2 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; debounce:debounce_rst|new_slow_clock[25]                         ; debounce:debounce_rst|new_slow_clock[25]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; debounce:debounce_rst|new_slow_clock[23]                         ; debounce:debounce_rst|new_slow_clock[23]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; debounce:debounce_rst|new_slow_clock[22]                         ; debounce:debounce_rst|new_slow_clock[22]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.905      ;
; 0.640 ; debounce:debounce_rst|new_slow_clock[30]                         ; debounce:debounce_rst|new_slow_clock[30]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; debounce:debounce_rst|new_slow_clock[28]                         ; debounce:debounce_rst|new_slow_clock[28]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; debounce:debounce_rst|new_slow_clock[26]                         ; debounce:debounce_rst|new_slow_clock[26]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; debounce:debounce_rst|new_slow_clock[20]                         ; debounce:debounce_rst|new_slow_clock[20]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; debounce:debounce_rst|new_slow_clock[24]                         ; debounce:debounce_rst|new_slow_clock[24]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[18]     ; timer:timer_0|mtimecmp[50]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.910      ;
; 0.653 ; console:console_0|fifo:fifo_0|buff_cnt[3]                        ; console:console_0|fifo:fifo_0|buff_cnt[3]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.920      ;
; 0.653 ; console:console_0|fifo:fifo_0|buff_cnt[1]                        ; console:console_0|fifo:fifo_0|buff_cnt[1]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.920      ;
; 0.655 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ2   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.922      ;
; 0.657 ; core:CORE_0|csr_unit:csr_unit_0|minstret[15]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[15]                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|minstret[3]                      ; core:CORE_0|csr_unit:csr_unit_0|minstret[3]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|minstret[5]                      ; core:CORE_0|csr_unit:csr_unit_0|minstret[5]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|minstret[11]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[11]                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|minstret[13]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[13]                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|minstret[31]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[31]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|minstret[1]                      ; core:CORE_0|csr_unit:csr_unit_0|minstret[1]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|minstret[21]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[21]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|minstret[19]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[19]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|minstret[29]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[29]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|minstret[35]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[35]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|minstret[51]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[51]                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|minstret[47]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[47]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2843][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2843][15]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2843][3]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2843][3]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2846][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2846][15]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2846][3]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2846][3]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2847][3]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2847][3]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2847][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2847][15]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mcycle[19]                       ; core:CORE_0|csr_unit:csr_unit_0|mcycle[19]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mcycle[15]                       ; core:CORE_0|csr_unit:csr_unit_0|mcycle[15]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mcycle[3]                        ; core:CORE_0|csr_unit:csr_unit_0|mcycle[3]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][3]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][3]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][15]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][3]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][3]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][15]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][3]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][3]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][15]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2831][3]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2831][3]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2831][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2831][15]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; core:CORE_0|csr_unit:csr_unit_0|minstret[6]                      ; core:CORE_0|csr_unit:csr_unit_0|minstret[6]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; core:CORE_0|csr_unit:csr_unit_0|minstret[7]                      ; core:CORE_0|csr_unit:csr_unit_0|minstret[7]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; core:CORE_0|csr_unit:csr_unit_0|minstret[9]                      ; core:CORE_0|csr_unit:csr_unit_0|minstret[9]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; core:CORE_0|csr_unit:csr_unit_0|minstret[17]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[17]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; core:CORE_0|csr_unit:csr_unit_0|minstret[27]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[27]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; core:CORE_0|csr_unit:csr_unit_0|minstret[37]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[37]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; core:CORE_0|csr_unit:csr_unit_0|minstret[43]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[43]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.927      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 40.06 MHz ; 40.06 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 7.520 ; 0.000                ;
+-------+-------+----------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.334 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; 19.655 ; 0.000                             ;
+-------+--------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk'                                                                                                                                           ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.520 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][24] ; clk          ; clk         ; 20.000       ; -0.151     ; 12.329     ;
; 7.520 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][24] ; clk          ; clk         ; 20.000       ; -0.151     ; 12.329     ;
; 7.729 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][24] ; clk          ; clk         ; 20.000       ; -0.165     ; 12.106     ;
; 7.729 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][24] ; clk          ; clk         ; 20.000       ; -0.165     ; 12.106     ;
; 7.760 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][24] ; clk          ; clk         ; 20.000       ; -0.144     ; 12.096     ;
; 7.760 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][24] ; clk          ; clk         ; 20.000       ; -0.144     ; 12.096     ;
; 7.803 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][24] ; clk          ; clk         ; 20.000       ; -0.132     ; 12.065     ;
; 7.826 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][24]  ; clk          ; clk         ; 20.000       ; -0.160     ; 12.014     ;
; 7.827 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][24]  ; clk          ; clk         ; 20.000       ; -0.160     ; 12.013     ;
; 7.844 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][15]  ; clk          ; clk         ; 20.000       ; -0.152     ; 12.004     ;
; 7.845 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][15]  ; clk          ; clk         ; 20.000       ; -0.152     ; 12.003     ;
; 7.847 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][24] ; clk          ; clk         ; 20.000       ; -0.163     ; 11.990     ;
; 7.849 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][24]  ; clk          ; clk         ; 20.000       ; -0.164     ; 11.987     ;
; 7.850 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][24] ; clk          ; clk         ; 20.000       ; -0.163     ; 11.987     ;
; 7.852 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][24]  ; clk          ; clk         ; 20.000       ; -0.164     ; 11.984     ;
; 7.867 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][15]  ; clk          ; clk         ; 20.000       ; -0.155     ; 11.978     ;
; 7.867 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][15]  ; clk          ; clk         ; 20.000       ; -0.155     ; 11.978     ;
; 7.900 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][15] ; clk          ; clk         ; 20.000       ; -0.145     ; 11.955     ;
; 7.904 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][15] ; clk          ; clk         ; 20.000       ; -0.145     ; 11.951     ;
; 7.966 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][7]   ; clk          ; clk         ; 20.000       ; -0.159     ; 11.875     ;
; 7.966 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][7]   ; clk          ; clk         ; 20.000       ; -0.159     ; 11.875     ;
; 7.986 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][24] ; clk          ; clk         ; 20.000       ; -0.146     ; 11.868     ;
; 7.987 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][24] ; clk          ; clk         ; 20.000       ; -0.146     ; 11.867     ;
; 8.003 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][24]  ; clk          ; clk         ; 20.000       ; -0.159     ; 11.838     ;
; 8.006 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][24]  ; clk          ; clk         ; 20.000       ; -0.159     ; 11.835     ;
; 8.010 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][22]  ; clk          ; clk         ; 20.000       ; -0.169     ; 11.821     ;
; 8.011 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][21] ; clk          ; clk         ; 20.000       ; -0.151     ; 11.838     ;
; 8.025 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][5]   ; clk          ; clk         ; 20.000       ; -0.166     ; 11.809     ;
; 8.032 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][22]  ; clk          ; clk         ; 20.000       ; -0.169     ; 11.799     ;
; 8.034 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][21] ; clk          ; clk         ; 20.000       ; -0.151     ; 11.815     ;
; 8.045 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][21] ; clk          ; clk         ; 20.000       ; -0.145     ; 11.810     ;
; 8.046 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][21] ; clk          ; clk         ; 20.000       ; -0.145     ; 11.809     ;
; 8.084 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][15] ; clk          ; clk         ; 20.000       ; -0.156     ; 11.760     ;
; 8.086 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][15] ; clk          ; clk         ; 20.000       ; -0.156     ; 11.758     ;
; 8.094 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][15] ; clk          ; clk         ; 20.000       ; -0.130     ; 11.776     ;
; 8.094 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][15] ; clk          ; clk         ; 20.000       ; -0.130     ; 11.776     ;
; 8.114 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][16]  ; clk          ; clk         ; 20.000       ; -0.163     ; 11.723     ;
; 8.115 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][16]  ; clk          ; clk         ; 20.000       ; -0.163     ; 11.722     ;
; 8.117 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][5]  ; clk          ; clk         ; 20.000       ; -0.140     ; 11.743     ;
; 8.121 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][15] ; clk          ; clk         ; 20.000       ; -0.131     ; 11.748     ;
; 8.123 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][22] ; clk          ; clk         ; 20.000       ; -0.168     ; 11.709     ;
; 8.125 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][22] ; clk          ; clk         ; 20.000       ; -0.168     ; 11.707     ;
; 8.126 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][15] ; clk          ; clk         ; 20.000       ; -0.131     ; 11.743     ;
; 8.140 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][24] ; clk          ; clk         ; 20.000       ; -0.145     ; 11.715     ;
; 8.144 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][24] ; clk          ; clk         ; 20.000       ; -0.145     ; 11.711     ;
; 8.147 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][22] ; clk          ; clk         ; 20.000       ; -0.136     ; 11.717     ;
; 8.147 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][22] ; clk          ; clk         ; 20.000       ; -0.136     ; 11.717     ;
; 8.147 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][15] ; clk          ; clk         ; 20.000       ; -0.144     ; 11.709     ;
; 8.148 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][15] ; clk          ; clk         ; 20.000       ; -0.144     ; 11.708     ;
; 8.169 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][21] ; clk          ; clk         ; 20.000       ; -0.140     ; 11.691     ;
; 8.169 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][21] ; clk          ; clk         ; 20.000       ; -0.140     ; 11.691     ;
; 8.170 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[12][15] ; clk          ; clk         ; 20.000       ; -0.163     ; 11.667     ;
; 8.173 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[14][15] ; clk          ; clk         ; 20.000       ; -0.163     ; 11.664     ;
; 8.174 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][15] ; clk          ; clk         ; 20.000       ; -0.146     ; 11.680     ;
; 8.174 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][15] ; clk          ; clk         ; 20.000       ; -0.146     ; 11.680     ;
; 8.177 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][22] ; clk          ; clk         ; 20.000       ; -0.137     ; 11.686     ;
; 8.177 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][22] ; clk          ; clk         ; 20.000       ; -0.137     ; 11.686     ;
; 8.177 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][4]  ; clk          ; clk         ; 20.000       ; -0.131     ; 11.692     ;
; 8.178 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][22] ; clk          ; clk         ; 20.000       ; -0.139     ; 11.683     ;
; 8.178 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][12] ; clk          ; clk         ; 20.000       ; -0.147     ; 11.675     ;
; 8.178 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][4]  ; clk          ; clk         ; 20.000       ; -0.131     ; 11.691     ;
; 8.179 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][22] ; clk          ; clk         ; 20.000       ; -0.139     ; 11.682     ;
; 8.180 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][12] ; clk          ; clk         ; 20.000       ; -0.147     ; 11.673     ;
; 8.181 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][24] ; clk          ; clk         ; 20.000       ; -0.142     ; 11.677     ;
; 8.195 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][22] ; clk          ; clk         ; 20.000       ; -0.131     ; 11.674     ;
; 8.200 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][24]  ; clk          ; clk         ; 20.000       ; -0.163     ; 11.637     ;
; 8.200 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][24]  ; clk          ; clk         ; 20.000       ; -0.163     ; 11.637     ;
; 8.205 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[14][5]  ; clk          ; clk         ; 20.000       ; -0.163     ; 11.632     ;
; 8.206 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][24] ; clk          ; clk         ; 20.000       ; -0.142     ; 11.652     ;
; 8.206 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][18] ; clk          ; clk         ; 20.000       ; -0.141     ; 11.653     ;
; 8.209 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][22] ; clk          ; clk         ; 20.000       ; -0.152     ; 11.639     ;
; 8.211 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][18] ; clk          ; clk         ; 20.000       ; -0.141     ; 11.648     ;
; 8.217 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][22] ; clk          ; clk         ; 20.000       ; -0.131     ; 11.652     ;
; 8.224 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][21] ; clk          ; clk         ; 20.000       ; -0.143     ; 11.633     ;
; 8.224 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][21] ; clk          ; clk         ; 20.000       ; -0.143     ; 11.633     ;
; 8.230 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][12] ; clk          ; clk         ; 20.000       ; -0.154     ; 11.616     ;
; 8.240 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][22] ; clk          ; clk         ; 20.000       ; -0.132     ; 11.628     ;
; 8.241 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][22] ; clk          ; clk         ; 20.000       ; -0.132     ; 11.627     ;
; 8.244 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][22]  ; clk          ; clk         ; 20.000       ; -0.155     ; 11.601     ;
; 8.246 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][22]  ; clk          ; clk         ; 20.000       ; -0.155     ; 11.599     ;
; 8.249 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][22] ; clk          ; clk         ; 20.000       ; -0.144     ; 11.607     ;
; 8.250 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][22] ; clk          ; clk         ; 20.000       ; -0.144     ; 11.606     ;
; 8.252 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][7]  ; clk          ; clk         ; 20.000       ; -0.140     ; 11.608     ;
; 8.253 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][22] ; clk          ; clk         ; 20.000       ; -0.143     ; 11.604     ;
; 8.253 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][21] ; clk          ; clk         ; 20.000       ; -0.142     ; 11.605     ;
; 8.253 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][21] ; clk          ; clk         ; 20.000       ; -0.142     ; 11.605     ;
; 8.253 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][7]  ; clk          ; clk         ; 20.000       ; -0.140     ; 11.607     ;
; 8.259 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][21]  ; clk          ; clk         ; 20.000       ; -0.159     ; 11.582     ;
; 8.261 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][24] ; clk          ; clk         ; 20.000       ; -0.156     ; 11.583     ;
; 8.261 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][21]  ; clk          ; clk         ; 20.000       ; -0.159     ; 11.580     ;
; 8.262 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][26] ; clk          ; clk         ; 20.000       ; -0.139     ; 11.599     ;
; 8.264 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][7]  ; clk          ; clk         ; 20.000       ; -0.150     ; 11.586     ;
; 8.265 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][7]  ; clk          ; clk         ; 20.000       ; -0.150     ; 11.585     ;
; 8.269 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][26] ; clk          ; clk         ; 20.000       ; -0.165     ; 11.566     ;
; 8.276 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][22]  ; clk          ; clk         ; 20.000       ; -0.156     ; 11.568     ;
; 8.279 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][22] ; clk          ; clk         ; 20.000       ; -0.143     ; 11.578     ;
; 8.286 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][5]  ; clk          ; clk         ; 20.000       ; -0.141     ; 11.573     ;
; 8.292 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][7]  ; clk          ; clk         ; 20.000       ; -0.138     ; 11.570     ;
; 8.292 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][7]  ; clk          ; clk         ; 20.000       ; -0.138     ; 11.570     ;
; 8.300 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][24] ; clk          ; clk         ; 20.000       ; -0.143     ; 11.557     ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.334 ; core:CORE_0|csr_unit:csr_unit_0|mcause[1]                        ; core:CORE_0|csr_unit:csr_unit_0|mcause[1]                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.574      ;
; 0.335 ; debounce:debounce_rst|dff_2                                      ; debounce:debounce_rst|dff_2                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; uart_slave:uart_slave_0|wr                                       ; uart_slave:uart_slave_0|wr                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.336 ; console:console_0|current_state.BIT_S                            ; console:console_0|current_state.BIT_S                            ; clk          ; clk         ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; console:console_0|current_state.STOP                             ; console:console_0|current_state.STOP                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; console:console_0|current_state.START                            ; console:console_0|current_state.START                            ; clk          ; clk         ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; uart_slave:uart_slave_0|current_state.IDDLE                      ; uart_slave:uart_slave_0|current_state.IDDLE                      ; clk          ; clk         ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; uart_slave:uart_slave_0|current_state.START                      ; uart_slave:uart_slave_0|current_state.START                      ; clk          ; clk         ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.070      ; 0.574      ;
; 0.337 ; core:CORE_0|control_unit:control_unit_0|cyc                      ; core:CORE_0|control_unit:control_unit_0|cyc                      ; clk          ; clk         ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; clk          ; clk         ; 0.000        ; 0.069      ; 0.574      ;
; 0.349 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.588      ;
; 0.350 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.070      ; 0.588      ;
; 0.384 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.070      ; 0.622      ;
; 0.384 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.070      ; 0.622      ;
; 0.386 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.625      ;
; 0.389 ; core:CORE_0|memory_access:memory_access_0|data_2[31]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[31]     ; clk          ; clk         ; 0.000        ; 0.070      ; 0.627      ;
; 0.391 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.630      ;
; 0.405 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.644      ;
; 0.405 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; core:CORE_0|memory_access:memory_access_0|data_bus.STB           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.644      ;
; 0.405 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ2   ; core:CORE_0|memory_access:memory_access_0|data_valid             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.644      ;
; 0.409 ; core:CORE_0|memory_access:memory_access_0|data_2[25]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[25]     ; clk          ; clk         ; 0.000        ; 0.070      ; 0.647      ;
; 0.450 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[19]     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.689      ;
; 0.452 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[16]     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.691      ;
; 0.453 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[7]      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.692      ;
; 0.505 ; core:CORE_0|memory_access:memory_access_0|data_bus.ADR[0]        ; uart_slave:uart_slave_0|rd                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.744      ;
; 0.520 ; console:console_0|fifo:fifo_0|buff_cnt[4]                        ; console:console_0|ACK_S                                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.759      ;
; 0.520 ; core:CORE_0|memory_access:memory_access_0|data_2[29]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[29]     ; clk          ; clk         ; 0.000        ; 0.070      ; 0.758      ;
; 0.523 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[10]     ; timer:timer_0|mtimecmp[42]                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.762      ;
; 0.536 ; uart_slave:uart_slave_0|data[4]                                  ; uart_slave:uart_slave_0|data[3]                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.775      ;
; 0.539 ; uart_slave:uart_slave_0|data[2]                                  ; uart_slave:uart_slave_0|data[1]                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.778      ;
; 0.551 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[7]                                 ; clk          ; clk         ; 0.000        ; 0.070      ; 0.789      ;
; 0.552 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.791      ;
; 0.552 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.070      ; 0.790      ;
; 0.553 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[1]                                 ; clk          ; clk         ; 0.000        ; 0.070      ; 0.791      ;
; 0.553 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[3]                                 ; clk          ; clk         ; 0.000        ; 0.070      ; 0.791      ;
; 0.553 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[4]                                 ; clk          ; clk         ; 0.000        ; 0.070      ; 0.791      ;
; 0.553 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[6]                                 ; clk          ; clk         ; 0.000        ; 0.070      ; 0.791      ;
; 0.561 ; debounce:debounce_rst|new_slow_clock[31]                         ; debounce:debounce_rst|new_slow_clock[31]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.801      ;
; 0.561 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[18]     ; timer:timer_0|mtimecmp[50]                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.800      ;
; 0.562 ; debounce:debounce_rst|new_slow_clock[29]                         ; debounce:debounce_rst|new_slow_clock[29]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.802      ;
; 0.562 ; debounce:debounce_rst|new_slow_clock[27]                         ; debounce:debounce_rst|new_slow_clock[27]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.802      ;
; 0.562 ; debounce:debounce_rst|new_slow_clock[21]                         ; debounce:debounce_rst|new_slow_clock[21]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.802      ;
; 0.565 ; debounce:debounce_rst|new_slow_clock[22]                         ; debounce:debounce_rst|new_slow_clock[22]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.805      ;
; 0.566 ; debounce:debounce_rst|new_slow_clock[25]                         ; debounce:debounce_rst|new_slow_clock[25]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.806      ;
; 0.566 ; debounce:debounce_rst|new_slow_clock[23]                         ; debounce:debounce_rst|new_slow_clock[23]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.806      ;
; 0.567 ; debounce:debounce_rst|new_slow_clock[30]                         ; debounce:debounce_rst|new_slow_clock[30]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.807      ;
; 0.567 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W2 ; clk          ; clk         ; 0.000        ; 0.070      ; 0.805      ;
; 0.568 ; debounce:debounce_rst|new_slow_clock[28]                         ; debounce:debounce_rst|new_slow_clock[28]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.808      ;
; 0.568 ; debounce:debounce_rst|new_slow_clock[26]                         ; debounce:debounce_rst|new_slow_clock[26]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.808      ;
; 0.568 ; debounce:debounce_rst|new_slow_clock[24]                         ; debounce:debounce_rst|new_slow_clock[24]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.808      ;
; 0.568 ; debounce:debounce_rst|new_slow_clock[20]                         ; debounce:debounce_rst|new_slow_clock[20]                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.808      ;
; 0.579 ; core:CORE_0|csr_unit:csr_unit_0|minstret[15]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[15]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|minstret[3]                      ; core:CORE_0|csr_unit:csr_unit_0|minstret[3]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.820      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|minstret[13]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[13]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.820      ;
; 0.580 ; console:console_0|fifo:fifo_0|buff_cnt[1]                        ; console:console_0|fifo:fifo_0|buff_cnt[1]                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][15]            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][15]            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][15]            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][15]            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|minstret[5]                      ; core:CORE_0|csr_unit:csr_unit_0|minstret[5]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.821      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|minstret[11]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[11]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.821      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|minstret[19]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[19]                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|minstret[29]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[29]                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|minstret[31]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[31]                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|minstret[47]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[47]                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2843][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2843][15]            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2846][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2846][15]            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2842][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2842][15]            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2839][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2839][15]            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2835][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2835][15]            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mcycle[15]                       ; core:CORE_0|csr_unit:csr_unit_0|mcycle[15]                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; console:console_0|fifo:fifo_0|buff_cnt[3]                        ; console:console_0|fifo:fifo_0|buff_cnt[3]                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][3]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][3]             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][5]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][5]             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][13]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][13]            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][3]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][3]             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][5]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][5]             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][13]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][13]            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][3]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][3]             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][5]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][5]             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][13]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][13]            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][13]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][13]            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][3]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][3]             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][5]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][5]             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2819][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2819][15]            ; clk          ; clk         ; 0.000        ; 0.070      ; 0.820      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2831][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2831][15]            ; clk          ; clk         ; 0.000        ; 0.070      ; 0.820      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|minstret[21]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[21]                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|minstret[27]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[27]                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|minstret[35]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[35]                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|minstret[37]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[37]                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|minstret[51]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[51]                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.822      ;
; 0.582 ; core:CORE_0|csr_unit:csr_unit_0|minstret[45]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[45]                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.821      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; 12.909 ; 0.000               ;
+-------+--------+---------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.173 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; 19.383 ; 0.000                             ;
+-------+--------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk'                                                                                                                                            ;
+--------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.909 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][24] ; clk          ; clk         ; 20.000       ; -0.447     ; 6.632      ;
; 12.909 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][24] ; clk          ; clk         ; 20.000       ; -0.447     ; 6.632      ;
; 13.010 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][24] ; clk          ; clk         ; 20.000       ; -0.457     ; 6.521      ;
; 13.010 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][24] ; clk          ; clk         ; 20.000       ; -0.457     ; 6.521      ;
; 13.035 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][24] ; clk          ; clk         ; 20.000       ; -0.441     ; 6.512      ;
; 13.036 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][24] ; clk          ; clk         ; 20.000       ; -0.441     ; 6.511      ;
; 13.037 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][22]  ; clk          ; clk         ; 20.000       ; -0.462     ; 6.489      ;
; 13.041 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][5]   ; clk          ; clk         ; 20.000       ; -0.458     ; 6.489      ;
; 13.045 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][22]  ; clk          ; clk         ; 20.000       ; -0.462     ; 6.481      ;
; 13.070 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][24] ; clk          ; clk         ; 20.000       ; -0.431     ; 6.487      ;
; 13.087 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][22] ; clk          ; clk         ; 20.000       ; -0.461     ; 6.440      ;
; 13.087 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][7]   ; clk          ; clk         ; 20.000       ; -0.449     ; 6.452      ;
; 13.088 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][7]   ; clk          ; clk         ; 20.000       ; -0.449     ; 6.451      ;
; 13.090 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][22] ; clk          ; clk         ; 20.000       ; -0.461     ; 6.437      ;
; 13.095 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][24] ; clk          ; clk         ; 20.000       ; -0.456     ; 6.437      ;
; 13.095 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][4]  ; clk          ; clk         ; 20.000       ; -0.429     ; 6.464      ;
; 13.095 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][4]  ; clk          ; clk         ; 20.000       ; -0.429     ; 6.464      ;
; 13.097 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][24]  ; clk          ; clk         ; 20.000       ; -0.457     ; 6.434      ;
; 13.099 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][24] ; clk          ; clk         ; 20.000       ; -0.456     ; 6.433      ;
; 13.100 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][24]  ; clk          ; clk         ; 20.000       ; -0.457     ; 6.431      ;
; 13.105 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][5]  ; clk          ; clk         ; 20.000       ; -0.438     ; 6.445      ;
; 13.117 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][22] ; clk          ; clk         ; 20.000       ; -0.433     ; 6.438      ;
; 13.117 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][22] ; clk          ; clk         ; 20.000       ; -0.433     ; 6.438      ;
; 13.130 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][24]  ; clk          ; clk         ; 20.000       ; -0.450     ; 6.408      ;
; 13.131 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][24]  ; clk          ; clk         ; 20.000       ; -0.450     ; 6.407      ;
; 13.136 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][21] ; clk          ; clk         ; 20.000       ; -0.444     ; 6.408      ;
; 13.138 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[14][5]  ; clk          ; clk         ; 20.000       ; -0.451     ; 6.399      ;
; 13.138 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][22] ; clk          ; clk         ; 20.000       ; -0.434     ; 6.416      ;
; 13.138 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][22] ; clk          ; clk         ; 20.000       ; -0.434     ; 6.416      ;
; 13.144 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][21] ; clk          ; clk         ; 20.000       ; -0.444     ; 6.400      ;
; 13.156 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][24] ; clk          ; clk         ; 20.000       ; -0.442     ; 6.390      ;
; 13.157 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][15]  ; clk          ; clk         ; 20.000       ; -0.444     ; 6.387      ;
; 13.158 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][24] ; clk          ; clk         ; 20.000       ; -0.442     ; 6.388      ;
; 13.158 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][15]  ; clk          ; clk         ; 20.000       ; -0.444     ; 6.386      ;
; 13.159 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][22] ; clk          ; clk         ; 20.000       ; -0.431     ; 6.398      ;
; 13.159 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][22] ; clk          ; clk         ; 20.000       ; -0.439     ; 6.390      ;
; 13.159 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][22] ; clk          ; clk         ; 20.000       ; -0.439     ; 6.390      ;
; 13.161 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][22] ; clk          ; clk         ; 20.000       ; -0.431     ; 6.396      ;
; 13.167 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][22] ; clk          ; clk         ; 20.000       ; -0.447     ; 6.374      ;
; 13.170 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][21] ; clk          ; clk         ; 20.000       ; -0.441     ; 6.377      ;
; 13.170 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][4]   ; clk          ; clk         ; 20.000       ; -0.448     ; 6.370      ;
; 13.170 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][4]   ; clk          ; clk         ; 20.000       ; -0.448     ; 6.370      ;
; 13.171 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][5]  ; clk          ; clk         ; 20.000       ; -0.437     ; 6.380      ;
; 13.171 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][21] ; clk          ; clk         ; 20.000       ; -0.441     ; 6.376      ;
; 13.171 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][4]   ; clk          ; clk         ; 20.000       ; -0.453     ; 6.364      ;
; 13.177 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][4]   ; clk          ; clk         ; 20.000       ; -0.453     ; 6.358      ;
; 13.179 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][15]  ; clk          ; clk         ; 20.000       ; -0.448     ; 6.361      ;
; 13.179 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][15]  ; clk          ; clk         ; 20.000       ; -0.448     ; 6.361      ;
; 13.181 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][22] ; clk          ; clk         ; 20.000       ; -0.439     ; 6.368      ;
; 13.185 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][22]  ; clk          ; clk         ; 20.000       ; -0.448     ; 6.355      ;
; 13.186 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][22] ; clk          ; clk         ; 20.000       ; -0.439     ; 6.363      ;
; 13.188 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][22]  ; clk          ; clk         ; 20.000       ; -0.448     ; 6.352      ;
; 13.193 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][12] ; clk          ; clk         ; 20.000       ; -0.442     ; 6.353      ;
; 13.195 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][16]  ; clk          ; clk         ; 20.000       ; -0.454     ; 6.339      ;
; 13.195 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][12] ; clk          ; clk         ; 20.000       ; -0.442     ; 6.351      ;
; 13.196 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][16]  ; clk          ; clk         ; 20.000       ; -0.454     ; 6.338      ;
; 13.200 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][22]  ; clk          ; clk         ; 20.000       ; -0.449     ; 6.339      ;
; 13.201 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][22] ; clk          ; clk         ; 20.000       ; -0.429     ; 6.358      ;
; 13.206 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][22] ; clk          ; clk         ; 20.000       ; -0.436     ; 6.346      ;
; 13.207 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][22] ; clk          ; clk         ; 20.000       ; -0.436     ; 6.345      ;
; 13.208 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][12] ; clk          ; clk         ; 20.000       ; -0.447     ; 6.333      ;
; 13.209 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][22] ; clk          ; clk         ; 20.000       ; -0.429     ; 6.350      ;
; 13.211 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][24]  ; clk          ; clk         ; 20.000       ; -0.449     ; 6.328      ;
; 13.213 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][15] ; clk          ; clk         ; 20.000       ; -0.441     ; 6.334      ;
; 13.215 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][24]  ; clk          ; clk         ; 20.000       ; -0.449     ; 6.324      ;
; 13.218 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][15] ; clk          ; clk         ; 20.000       ; -0.441     ; 6.329      ;
; 13.223 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][24] ; clk          ; clk         ; 20.000       ; -0.439     ; 6.326      ;
; 13.223 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][4]   ; clk          ; clk         ; 20.000       ; -0.454     ; 6.311      ;
; 13.225 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][4]   ; clk          ; clk         ; 20.000       ; -0.454     ; 6.309      ;
; 13.227 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][24] ; clk          ; clk         ; 20.000       ; -0.439     ; 6.322      ;
; 13.228 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][24] ; clk          ; clk         ; 20.000       ; -0.438     ; 6.322      ;
; 13.232 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][4]  ; clk          ; clk         ; 20.000       ; -0.451     ; 6.305      ;
; 13.232 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][4]  ; clk          ; clk         ; 20.000       ; -0.451     ; 6.305      ;
; 13.233 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][5]   ; clk          ; clk         ; 20.000       ; -0.451     ; 6.304      ;
; 13.234 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][24] ; clk          ; clk         ; 20.000       ; -0.438     ; 6.316      ;
; 13.235 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][22] ; clk          ; clk         ; 20.000       ; -0.447     ; 6.306      ;
; 13.235 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][22]  ; clk          ; clk         ; 20.000       ; -0.447     ; 6.306      ;
; 13.238 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][5]   ; clk          ; clk         ; 20.000       ; -0.447     ; 6.303      ;
; 13.239 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][5]  ; clk          ; clk         ; 20.000       ; -0.451     ; 6.298      ;
; 13.240 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][5]  ; clk          ; clk         ; 20.000       ; -0.451     ; 6.297      ;
; 13.244 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][15] ; clk          ; clk         ; 20.000       ; -0.430     ; 6.314      ;
; 13.244 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][15] ; clk          ; clk         ; 20.000       ; -0.430     ; 6.314      ;
; 13.249 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][21] ; clk          ; clk         ; 20.000       ; -0.439     ; 6.300      ;
; 13.250 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][21] ; clk          ; clk         ; 20.000       ; -0.439     ; 6.299      ;
; 13.253 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][7]  ; clk          ; clk         ; 20.000       ; -0.437     ; 6.298      ;
; 13.255 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][7]  ; clk          ; clk         ; 20.000       ; -0.437     ; 6.296      ;
; 13.256 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][5]  ; clk          ; clk         ; 20.000       ; -0.437     ; 6.295      ;
; 13.256 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][5]  ; clk          ; clk         ; 20.000       ; -0.437     ; 6.295      ;
; 13.257 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][4]  ; clk          ; clk         ; 20.000       ; -0.434     ; 6.297      ;
; 13.257 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][4]  ; clk          ; clk         ; 20.000       ; -0.434     ; 6.297      ;
; 13.261 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][18] ; clk          ; clk         ; 20.000       ; -0.438     ; 6.289      ;
; 13.264 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][5]  ; clk          ; clk         ; 20.000       ; -0.435     ; 6.289      ;
; 13.264 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][4]  ; clk          ; clk         ; 20.000       ; -0.439     ; 6.285      ;
; 13.265 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][4]  ; clk          ; clk         ; 20.000       ; -0.439     ; 6.284      ;
; 13.266 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][5]  ; clk          ; clk         ; 20.000       ; -0.435     ; 6.287      ;
; 13.266 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][21]  ; clk          ; clk         ; 20.000       ; -0.448     ; 6.274      ;
; 13.266 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][18] ; clk          ; clk         ; 20.000       ; -0.438     ; 6.284      ;
; 13.268 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][21]  ; clk          ; clk         ; 20.000       ; -0.448     ; 6.272      ;
; 13.273 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][7]  ; clk          ; clk         ; 20.000       ; -0.443     ; 6.272      ;
; 13.274 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][12]  ; clk          ; clk         ; 20.000       ; -0.438     ; 6.276      ;
+--------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; debounce:debounce_rst|dff_2                                      ; debounce:debounce_rst|dff_2                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.174 ; uart_slave:uart_slave_0|wr                                       ; uart_slave:uart_slave_0|wr                                       ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; console:console_0|current_state.BIT_S                            ; console:console_0|current_state.BIT_S                            ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; console:console_0|current_state.STOP                             ; console:console_0|current_state.STOP                             ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; console:console_0|current_state.START                            ; console:console_0|current_state.START                            ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; core:CORE_0|csr_unit:csr_unit_0|mcause[1]                        ; core:CORE_0|csr_unit:csr_unit_0|mcause[1]                        ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; core:CORE_0|control_unit:control_unit_0|cyc                      ; core:CORE_0|control_unit:control_unit_0|cyc                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.175 ; uart_slave:uart_slave_0|current_state.IDDLE                      ; uart_slave:uart_slave_0|current_state.IDDLE                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; uart_slave:uart_slave_0|current_state.START                      ; uart_slave:uart_slave_0|current_state.START                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.296      ;
; 0.178 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.300      ;
; 0.179 ; core:CORE_0|memory_access:memory_access_0|data_2[31]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[31]     ; clk          ; clk         ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.300      ;
; 0.188 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; core:CORE_0|memory_access:memory_access_0|data_bus.STB           ; clk          ; clk         ; 0.000        ; 0.041      ; 0.311      ;
; 0.189 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ2   ; core:CORE_0|memory_access:memory_access_0|data_valid             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.312      ;
; 0.192 ; core:CORE_0|memory_access:memory_access_0|data_2[25]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[25]     ; clk          ; clk         ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.313      ;
; 0.192 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.314      ;
; 0.193 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.314      ;
; 0.197 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.319      ;
; 0.201 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.323      ;
; 0.214 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[19]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.337      ;
; 0.216 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[16]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.339      ;
; 0.218 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE2 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[7]      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.341      ;
; 0.247 ; core:CORE_0|memory_access:memory_access_0|data_bus.ADR[0]        ; uart_slave:uart_slave_0|rd                                       ; clk          ; clk         ; 0.000        ; 0.041      ; 0.370      ;
; 0.247 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[10]     ; timer:timer_0|mtimecmp[42]                                       ; clk          ; clk         ; 0.000        ; 0.041      ; 0.370      ;
; 0.248 ; core:CORE_0|memory_access:memory_access_0|data_2[29]             ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[29]     ; clk          ; clk         ; 0.000        ; 0.040      ; 0.370      ;
; 0.253 ; uart_slave:uart_slave_0|data[4]                                  ; uart_slave:uart_slave_0|data[3]                                  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.375      ;
; 0.255 ; uart_slave:uart_slave_0|data[2]                                  ; uart_slave:uart_slave_0|data[1]                                  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.377      ;
; 0.259 ; console:console_0|fifo:fifo_0|buff_cnt[4]                        ; console:console_0|ACK_S                                          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.381      ;
; 0.261 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.383      ;
; 0.261 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.382      ;
; 0.262 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[4]                                 ; clk          ; clk         ; 0.000        ; 0.040      ; 0.384      ;
; 0.262 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[7]                                 ; clk          ; clk         ; 0.000        ; 0.040      ; 0.384      ;
; 0.263 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W2 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.386      ;
; 0.263 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[3]                                 ; clk          ; clk         ; 0.000        ; 0.040      ; 0.385      ;
; 0.264 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[1]                                 ; clk          ; clk         ; 0.000        ; 0.040      ; 0.386      ;
; 0.264 ; console:console_0|current_state.IDDLE                            ; console:console_0|delay_count[6]                                 ; clk          ; clk         ; 0.000        ; 0.040      ; 0.386      ;
; 0.265 ; core:CORE_0|memory_access:memory_access_0|data_bus.DAT_O[18]     ; timer:timer_0|mtimecmp[50]                                       ; clk          ; clk         ; 0.000        ; 0.041      ; 0.388      ;
; 0.269 ; debounce:debounce_rst|new_slow_clock[31]                         ; debounce:debounce_rst|new_slow_clock[31]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.392      ;
; 0.269 ; debounce:debounce_rst|new_slow_clock[29]                         ; debounce:debounce_rst|new_slow_clock[29]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.392      ;
; 0.270 ; debounce:debounce_rst|new_slow_clock[30]                         ; debounce:debounce_rst|new_slow_clock[30]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; debounce:debounce_rst|new_slow_clock[27]                         ; debounce:debounce_rst|new_slow_clock[27]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; debounce:debounce_rst|new_slow_clock[25]                         ; debounce:debounce_rst|new_slow_clock[25]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; debounce:debounce_rst|new_slow_clock[23]                         ; debounce:debounce_rst|new_slow_clock[23]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; debounce:debounce_rst|new_slow_clock[21]                         ; debounce:debounce_rst|new_slow_clock[21]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.393      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[28]                         ; debounce:debounce_rst|new_slow_clock[28]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[26]                         ; debounce:debounce_rst|new_slow_clock[26]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[24]                         ; debounce:debounce_rst|new_slow_clock[24]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[22]                         ; debounce:debounce_rst|new_slow_clock[22]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[20]                         ; debounce:debounce_rst|new_slow_clock[20]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.394      ;
; 0.272 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ2   ; clk          ; clk         ; 0.000        ; 0.041      ; 0.395      ;
; 0.278 ; console:console_0|fifo:fifo_0|buff_cnt[3]                        ; console:console_0|fifo:fifo_0|buff_cnt[3]                        ; clk          ; clk         ; 0.000        ; 0.040      ; 0.400      ;
; 0.279 ; console:console_0|fifo:fifo_0|buff_cnt[1]                        ; console:console_0|fifo:fifo_0|buff_cnt[1]                        ; clk          ; clk         ; 0.000        ; 0.040      ; 0.401      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|minstret[15]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[15]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|minstret[31]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[31]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mcycle[31]                       ; core:CORE_0|csr_unit:csr_unit_0|mcycle[31]                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][1]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][1]             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2827][15]            ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][1]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][1]             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2830][15]            ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][1]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][1]             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][15]            ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][31]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2823][31]            ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][1]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][1]             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][15]            ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][31]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2826][31]            ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[1]                      ; core:CORE_0|csr_unit:csr_unit_0|minstret[1]                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[3]                      ; core:CORE_0|csr_unit:csr_unit_0|minstret[3]                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[5]                      ; core:CORE_0|csr_unit:csr_unit_0|minstret[5]                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[7]                      ; core:CORE_0|csr_unit:csr_unit_0|minstret[7]                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[11]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[11]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[13]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[13]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[16]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[16]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[17]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[17]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[19]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[19]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[29]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[29]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[33]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[33]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[47]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[47]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[63]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[63]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2838][1]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2838][1]             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2838][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2838][15]            ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2838][31]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2838][31]            ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2843][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2843][15]            ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2843][1]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2843][1]             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2839][1]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2839][1]             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2839][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2839][15]            ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2835][1]             ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2835][1]             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2835][15]            ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2835][15]            ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mcycle[29]                       ; core:CORE_0|csr_unit:csr_unit_0|mcycle[29]                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.404      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mcycle[21]                       ; core:CORE_0|csr_unit:csr_unit_0|mcycle[21]                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.404      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mcycle[19]                       ; core:CORE_0|csr_unit:csr_unit_0|mcycle[19]                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.404      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 6.155 ; 0.173 ; N/A      ; N/A     ; 19.383              ;
;  clk             ; 6.155 ; 0.173 ; N/A      ; N/A     ; 19.383              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.116 V                              ; 0.051 V                              ; 3.6e-09 s                   ; 3.43e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.116 V                             ; 0.051 V                             ; 3.6e-09 s                  ; 3.43e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 20235962 ; 237351   ; 104284   ; 7        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 20235962 ; 237351   ; 104284   ; 7        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Jan 07 02:28:52 2021
Info: Command: quartus_sta VanilaCore -c VanilaCore
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'VanilaCore.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 6.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.155               0.000 clk 
Info (332146): Worst-case hold slack is 0.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.407               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.649               0.000 clk 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 7.520
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.520               0.000 clk 
Info (332146): Worst-case hold slack is 0.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.334               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.655
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.655               0.000 clk 
Info: Analyzing Fast 1200mV -40C Model
Info (332146): Worst-case setup slack is 12.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.909               0.000 clk 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.383               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4986 megabytes
    Info: Processing ended: Thu Jan 07 02:28:59 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:09


