Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1477
design__instance__area,11442.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,8
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005041430704295635
power__switching__total,0.0001802020997274667
power__leakage__total,1.2580757768887452E-8
power__total,0.0006843577139079571
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2644775862063223
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2644775862063223
timing__hold__ws__corner:nom_tt_025C_1v80,0.3136452297767597
timing__setup__ws__corner:nom_tt_025C_1v80,9.493059051987194
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.313645
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.653683
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,3
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,8
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.27079353414973956
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.27079353414973956
timing__hold__ws__corner:nom_ss_100C_1v60,0.8599459165940488
timing__setup__ws__corner:nom_ss_100C_1v60,3.3356394146504367
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.859946
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,12.059405
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,8
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.261381229614223
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.261381229614223
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11758883088960286
timing__setup__ws__corner:nom_ff_n40C_1v95,11.859239259618889
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.117589
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.770124
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,20
design__max_fanout_violation__count,8
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25994146459959416
clock__skew__worst_setup,0.25994146459959416
timing__hold__ws,0.11488943455118511
timing__setup__ws,3.152081351816475
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114889
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.003537
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1477
design__instance__area__stdcell,11442.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.693749
design__instance__utilization__stdcell,0.693749
design__instance__count__class:buffer,2
design__instance__count__class:inverter,78
design__instance__count__class:sequential_cell,153
design__instance__count__class:multi_input_combinational_cell,830
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1052
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,23594.5
design__violations,0
design__instance__count__class:timing_repair_buffer,157
design__instance__count__class:clock_buffer,20
design__instance__count__class:clock_inverter,12
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,80
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1256
route__net__special,2
route__drc_errors__iter:1,685
route__wirelength__iter:1,27877
route__drc_errors__iter:2,301
route__wirelength__iter:2,27532
route__drc_errors__iter:3,295
route__wirelength__iter:3,27552
route__drc_errors__iter:4,52
route__wirelength__iter:4,27450
route__drc_errors__iter:5,1
route__wirelength__iter:5,27451
route__drc_errors__iter:6,0
route__wirelength__iter:6,27454
route__drc_errors,0
route__wirelength,27454
route__vias,9138
route__vias__singlecut,9138
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,291.56
timing__unannotated_net__count__corner:nom_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,8
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2627040048743233
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2627040048743233
timing__hold__ws__corner:min_tt_025C_1v80,0.3077182484810206
timing__setup__ws__corner:min_tt_025C_1v80,9.598184740894478
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.307718
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.695282
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,3
design__max_fanout_violation__count__corner:min_ss_100C_1v60,8
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26826033820280865
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.26826033820280865
timing__hold__ws__corner:min_ss_100C_1v60,0.8507700340583126
timing__setup__ws__corner:min_ss_100C_1v60,3.473836427950576
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.850770
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,12.116828
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,8
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25994146459959416
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25994146459959416
timing__hold__ws__corner:min_ff_n40C_1v95,0.11488943455118511
timing__setup__ws__corner:min_ff_n40C_1v95,11.929483516462776
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114889
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.798740
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,8
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.26670769125895855
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26670769125895855
timing__hold__ws__corner:max_tt_025C_1v80,0.31889375376296225
timing__setup__ws__corner:max_tt_025C_1v80,9.389564946883043
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.318894
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,16.615530
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,20
design__max_fanout_violation__count__corner:max_ss_100C_1v60,8
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.27363598272892603
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.27363598272892603
timing__hold__ws__corner:max_ss_100C_1v60,0.8696212884826904
timing__setup__ws__corner:max_ss_100C_1v60,3.152081351816475
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.869621
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,12.003537
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,8
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2637121706759227
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2637121706759227
timing__hold__ws__corner:max_ff_n40C_1v95,0.11981999065414231
timing__setup__ws__corner:max_ff_n40C_1v95,11.790519116986314
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.119820
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.743254
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,47
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000839125
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000635408
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000114097
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000635408
design_powergrid__voltage__worst,0.0000635408
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.0000839125
design_powergrid__drop__worst__net:VPWR,0.0000839125
design_powergrid__voltage__worst__net:VGND,0.0000635408
design_powergrid__drop__worst__net:VGND,0.0000635408
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001130000000000000022980749248002751983221969567239284515380859375
ir__drop__worst,0.00008390000000000000647364106765024871492641977965831756591796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
