library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

-- fpgac 1.0.beta-3A  SVN: $Revision: 53 $ Tue Aug  1 21:10:16 2006

entity <stdin is port(
	CLK : in std_logic;
	RESET : in std_logic;
	t : inout std_logic;
	i : in std_logic;
	o : out std_logic
);
end;

architecture arch_<stdin of <stdin is

	signal ioports_1_Running : std_logic;
	signal ioports_1_T1__Start : std_logic;
	signal ioports_1__state_C1 : std_logic;
	signal t : std_logic;
	signal ioports_1_T5_enable : std_logic;
	signal i : std_logic;
	signal o : std_logic;
	signal ioports_1_main_S0_T0_looptop : std_logic;
	signal ioports_1_main_S0_T1_endloop : std_logic;
	signal outt : std_logic;
	signal FFin_ioports_1_Running : std_logic;
	signal FFin_ioports_1_T1__Start : std_logic;
	signal FFin_t : std_logic;
	signal FFin_ioports_1_T5_enable : std_logic;
	signal FFin_o : std_logic;
	signal FFin_ioports_1_main_S0_T0_looptop : std_logic;
	signal FFin_ioports_1_main_S0_T1_endloop : std_logic;


begin

	t <= t;
	t <= outt when ioports_1_T5_enable = '1' else 'Z';
	i <= i;
	o <= o;

	FFin_ioports_1_Running <= '1';
	FFin_ioports_1_T1__Start <= not ioports_1_Running;
	ioports_1__state_C1 <= ioports_1_T1__Start;
	FFin_t <= i;
	FFin_ioports_1_T5_enable <= '1';
	FFin_o <= t;
	FFin_ioports_1_main_S0_T0_looptop <= (ioports_1_main_S0_T0_looptop and i) or (i and ioports_1__state_C1);
	FFin_ioports_1_main_S0_T1_endloop <= (ioports_1_main_S0_T0_looptop and not i) or (not i and ioports_1__state_C1);


process(RESET, CLK) begin


	if (RESET = '1') then

		ioports_1_Running <= '0';
		ioports_1_T1__Start <= '0';
		outt <= '0';
		ioports_1_T5_enable <= '0';
		o <= '0';
		ioports_1_main_S0_T0_looptop <= '0';
		ioports_1_main_S0_T1_endloop <= '0';

	elsif (CLK'event and CLK = '1') then

		ioports_1_Running <= FFin_ioports_1_Running;
		ioports_1_T1__Start <= FFin_ioports_1_T1__Start;
		if (ioports_1_main_S0_T1_endloop = '1') then
			outt <= FFin_t;
		end if;
		if (ioports_1_main_S0_T1_endloop = '1') then
			ioports_1_T5_enable <= FFin_ioports_1_T5_enable;
		end if;
		if (ioports_1_main_S0_T0_looptop = '1') then
			o <= FFin_o;
		end if;
		ioports_1_main_S0_T0_looptop <= FFin_ioports_1_main_S0_T0_looptop;
		ioports_1_main_S0_T1_endloop <= FFin_ioports_1_main_S0_T1_endloop;
	end if;

end process;

end arch_<stdin;
