<dec f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='115' type='const uint32_t * llvm::ARMBaseRegisterInfo::getCallPreservedMask(const llvm::MachineFunction &amp; MF, CallingConv::ID ) const'/>
<def f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='119' ll='135' type='const uint32_t * llvm::ARMBaseRegisterInfo::getCallPreservedMask(const llvm::MachineFunction &amp; MF, CallingConv::ID CC) const'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2177' u='c' c='_ZNK4llvm17ARMTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2180' u='c' c='_ZNK4llvm17ARMTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2369' u='c' c='_ZNK4llvm17ARMTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8Inp11255160'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2371' u='c' c='_ZNK4llvm17ARMTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8Inp11255160'/>
