
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.43

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: divider_counter[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: divider_counter[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ divider_counter[0]$_SDFF_PN0_/CK (DFF_X1)
     2    4.20    0.01    0.07    0.07 v divider_counter[0]$_SDFF_PN0_/QN (DFF_X1)
                                         _001_ (net)
                  0.01    0.00    0.07 v _465_/A2 (AND3_X1)
     1    1.21    0.01    0.03    0.10 v _465_/ZN (AND3_X1)
                                         _017_ (net)
                  0.01    0.00    0.10 v divider_counter[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ divider_counter[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: start (input port clocked by core_clock)
Endpoint: shift_reg_debug[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    6.42    0.00    0.00    0.20 v start (in)
                                         start (net)
                  0.00    0.00    0.20 v _383_/A4 (NOR4_X1)
     2    8.83    0.11    0.15    0.35 ^ _383_/ZN (NOR4_X1)
                                         _071_ (net)
                  0.11    0.00    0.35 ^ _384_/A4 (NOR4_X4)
     2    5.32    0.03    0.02    0.37 v _384_/ZN (NOR4_X4)
                                         _072_ (net)
                  0.03    0.00    0.37 v _396_/A (OAI221_X2)
     3    7.13    0.05    0.04    0.41 ^ _396_/ZN (OAI221_X2)
                                         _083_ (net)
                  0.05    0.00    0.41 ^ _556_/A1 (OR2_X1)
     2    3.22    0.01    0.04    0.44 ^ _556_/ZN (OR2_X1)
                                         _218_ (net)
                  0.01    0.00    0.44 ^ _557_/A (BUF_X2)
    10   17.55    0.02    0.04    0.48 ^ _557_/Z (BUF_X2)
                                         _219_ (net)
                  0.02    0.00    0.48 ^ _588_/B2 (AOI21_X1)
     1    1.14    0.01    0.02    0.50 v _588_/ZN (AOI21_X1)
                                         _247_ (net)
                  0.01    0.00    0.50 v _589_/A2 (AND2_X1)
     1    1.17    0.01    0.03    0.53 v _589_/ZN (AND2_X1)
                                         _032_ (net)
                  0.01    0.00    0.53 v shift_reg_debug[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.53   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg_debug[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: start (input port clocked by core_clock)
Endpoint: shift_reg_debug[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    6.42    0.00    0.00    0.20 v start (in)
                                         start (net)
                  0.00    0.00    0.20 v _383_/A4 (NOR4_X1)
     2    8.83    0.11    0.15    0.35 ^ _383_/ZN (NOR4_X1)
                                         _071_ (net)
                  0.11    0.00    0.35 ^ _384_/A4 (NOR4_X4)
     2    5.32    0.03    0.02    0.37 v _384_/ZN (NOR4_X4)
                                         _072_ (net)
                  0.03    0.00    0.37 v _396_/A (OAI221_X2)
     3    7.13    0.05    0.04    0.41 ^ _396_/ZN (OAI221_X2)
                                         _083_ (net)
                  0.05    0.00    0.41 ^ _556_/A1 (OR2_X1)
     2    3.22    0.01    0.04    0.44 ^ _556_/ZN (OR2_X1)
                                         _218_ (net)
                  0.01    0.00    0.44 ^ _557_/A (BUF_X2)
    10   17.55    0.02    0.04    0.48 ^ _557_/Z (BUF_X2)
                                         _219_ (net)
                  0.02    0.00    0.48 ^ _588_/B2 (AOI21_X1)
     1    1.14    0.01    0.02    0.50 v _588_/ZN (AOI21_X1)
                                         _247_ (net)
                  0.01    0.00    0.50 v _589_/A2 (AND2_X1)
     1    1.17    0.01    0.03    0.53 v _589_/ZN (AND2_X1)
                                         _032_ (net)
                  0.01    0.00    0.53 v shift_reg_debug[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.53   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg_debug[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.72e-04   2.34e-06   3.00e-06   2.77e-04  86.2%
Combinational          1.71e-05   1.89e-05   8.18e-06   4.42e-05  13.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.89e-04   2.13e-05   1.12e-05   3.21e-04 100.0%
                          89.9%       6.6%       3.5%
