// Seed: 657406174
program module_0 (
    output wire  id_0,
    input  tri0  id_1,
    output tri1  id_2,
    output uwire id_3,
    output tri1  id_4
);
  assign id_2 = id_1;
  assign module_1.id_6 = 0;
  parameter id_6 = 1;
endprogram
module module_1 #(
    parameter id_1  = 32'd59,
    parameter id_15 = 32'd23,
    parameter id_2  = 32'd45,
    parameter id_6  = 32'd14
) (
    output logic id_0,
    input supply1 _id_1
    , _id_6,
    input tri _id_2,
    input wire id_3,
    output uwire id_4
);
  parameter id_7 = 1 ** 1;
  always id_0 = -1;
  assign id_0 = 1;
  always begin : LABEL_0
    id_0 = 1'b0 - id_7;
    id_0 <= 1;
  end
  assign id_0 = id_6;
  logic id_8;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = 1;
  wire id_9;
  wire id_10, id_11;
  task id_12(output [-1 'b0 +  -1 'b0 : id_2] id_13);
    output [-1 : (  id_1  )] id_14, _id_15;
  endtask
  assign id_0 = id_7[id_6 : id_15];
  logic id_16;
  ;
endmodule
