INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Workspace/Arty-A7/FIR_FILTER/FIR_FILTER.srcs/sources_1/new/FIR_FILTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_FILTER
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado Workspace/Arty-A7/FIR_FILTER/FIR_FILTER.srcs/sources_1/new/FIR_FILTER.v:75]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado Workspace/Arty-A7/FIR_FILTER/FIR_FILTER.srcs/sources_1/new/FIR_FILTER.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Workspace/Arty-A7/FIR_FILTER/FIR_FILTER.srcs/sim_1/new/FIR_Filter_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Filter_TB
