{"index": 244, "svad": "This property verifies that the M_AXI_WDATA signal is assigned the value 32'hA5A5A5A5 whenever the wdata signal equals 32'hA5A5A5A5. The check occurs on every rising edge of the M_AXI_ACLK clock signal. The property is disabled and does not check when the M_AXI_ARESETN reset signal is low (0).", "reference_sva": "property p_M_AXI_WDATA_assignment;\n    @(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN == 0)\n        (wdata == 32'hA5A5A5A5) |-> (M_AXI_WDATA == 32'hA5A5A5A5);\nendproperty\nassert_p_M_AXI_WDATA_assignment: assert property (p_M_AXI_WDATA_assignment) else $error(\"Assertion failed: M_AXI_WDATA does not match the expected value 32'hA5A5A5A5 when wdata is 32'hA5A5A5A5\");", "generated_sva": "property p_wdata_assignment;\n  @(posedge M_AXI_ACLK) disable iff (!M_AXI_ARESETN)\n  (wdata == 32'hA5A5A5A5) |-> (M_AXI_WDATA == 32'hA5A5A5A5);\nendproperty\n\nassert property (p_wdata_assignment)\n  else $error(\"M_AXI_WDATA not assigned 32'hA5A5A5A5 when wdata equals 32'hA5A5A5A5\");", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_M_AXI_WDATA_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `M_AXI_WDATA`, `hA5A5A5A5`, `wdata`\n\n* **Clocks & Resets:**\n    * Primary Clock: `M_AXI_ACLK` (posedge)\n    * Reset Signal: `M_AXI_ARESETN` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(wdata == 32'hA5A5A5A5)`\n    * Response condition: `(M_AXI_WDATA == 32'hA5A5A5A5)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(wdata == 32'hA5A5A5A5)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `(M_AXI_WDATA == 32'hA5A5A5A5)`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (M_AXI_ARESETN == 0)`\n    * Property is disabled when reset `M_AXI_ARESETN` is active high\n\n* **Assertion Structure:**\n    * `@(posedge M_AXI_ACLK) (wdata == 32'hA5A5A5A5) |-> (M_AXI_WDATA == 32'hA5A5A5A5)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_M_AXI_WDATA_assignment;\n    @(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN == 0)\n        (wdata == 32'hA5A5A5A5) |-> (M_AXI_WDATA == 32'hA5A5A5A5);\nendproperty\nassert_p_M_AXI_WDATA_assignment: assert property (p_M_AXI_WDATA_assignment) else $error(\"Assertion failed: M_AXI_WDATA does not match the expected value 32'hA5A5A5A5 when wdata is 32'hA5A5A5A5\");\n```\n\n**Summary:**\nProperty `p_M_AXI_WDATA_assignment` uses overlapping implication synchronized to `M_AXI_ACLK`.", "error_message": null, "generation_time": 28.1914324760437, "verification_time": 0.015356779098510742, "from_cache": false}