<!DOCTYPE html>
<html lang="en">

<html>
    <head>
        <title>Danbing Zhu</title>
    </head>
    
    <body>
        <header>
                <h1>CPU simulation</h1>
        </header>

        <p>Course project of SJTU's VE370 Introduction to Computer Orgnization. Team of three. Fall 2014.</p>

        <h2>Works</h2>
            <ul>
                <li>Modelled both single-cycle and piplelined MIPS architecture CPU on Spartan 3 using Verilog</li>
                <li>Implemented hazard detection and look forward machanisms</li>
                <li>Tested the pipelined CPU on FPGA and demonstrated its functionality</li>
            </ul>

        <h2>Board</h2>
        Xilinx Spartan3 development board.
        <div>
            <img src="../images/spartan3.gif" width="270" />
        </div>

        <h2>Design</h2>
        A hand-draw draft design of the pipelined CPU. Just a classic one.
        <div class="img">
            <img src="../images/cpu.png" width="500"/>
        </div>

        <h2>Results</h2>

        Successfully demonstrated the functionality of the simulated CPU.

        <a href="../page5.html">Back</a>
    </body>



</html>