Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 27 23:24:58 2023
| Host         : DESKTOP-NPIMFVD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file keyboard_to_slave_chip_control_sets_placed.rpt
| Design       : keyboard_to_slave_chip
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |              78 |           26 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             571 |          160 |
| Yes          | Yes                   | No                     |               5 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | key_de/inst/Ps2Interface_i/ps2_clk_s1        | op0/rst          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | key_de/inst/Ps2Interface_i/ps2_data_s1       | op0/rst          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | key_de/inst/lock_status0                     | op0/rst          |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | key_de/inst/Ps2Interface_i/bits_count        | op0/rst          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | key_de/E[0]                                  | op0/rst          |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | seven_seg/FSM_sequential_digit[2]_i_1_n_0    | op0/rst          |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG |                                              |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | key_de/inst/Ps2Interface_i/rx_valid          | op0/rst          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | key_de/inst/Ps2Interface_i/rx_finish         | op0/rst          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | key_de/inst/Ps2Interface_i/frame[10]_i_1_n_0 | op0/rst          |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG | key_de/inst/next_key                         | op0/rst          |                3 |             17 |         5.67 |
|  clk_IBUF_BUFG |                                              | op0/rst          |               26 |             78 |         3.00 |
|  clk_IBUF_BUFG | key_de/op/E[0]                               | op0/rst          |              143 |            512 |         3.58 |
+----------------+----------------------------------------------+------------------+------------------+----------------+--------------+


