INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:11:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.360ns period=4.720ns})
  Destination:            buffer19/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.360ns period=4.720ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.720ns  (clk rise@4.720ns - clk rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.186ns (24.843%)  route 3.588ns (75.157%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.203 - 4.720 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1488, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
                         FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, unplaced)        0.487     1.221    mem_controller4/read_arbiter/data/sel_prev
                         LUT5 (Prop_lut5_I2_O)        0.119     1.340 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[3]_INST_0_i_1/O
                         net (fo=15, unplaced)        0.430     1.770    cmpi3/load0_dataOut[3]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.813 r  cmpi3/Memory[1][0]_i_14/O
                         net (fo=1, unplaced)         0.000     1.813    cmpi3/Memory[1][0]_i_14_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.059 r  cmpi3/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     2.066    cmpi3/Memory_reg[1][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.116 r  cmpi3/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.116    cmpi3/Memory_reg[1][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     2.238 f  cmpi3/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=11, unplaced)        0.290     2.528    buffer47/fifo/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.122     2.650 f  buffer47/fifo/Head[0]_i_4/O
                         net (fo=2, unplaced)         0.255     2.905    buffer47/fifo/buffer47_outs
                         LUT6 (Prop_lut6_I3_O)        0.043     2.948 r  buffer47/fifo/transmitValue_i_4__3/O
                         net (fo=6, unplaced)         0.276     3.224    buffer36/fifo/Head_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.043     3.267 f  buffer36/fifo/transmitValue_i_2__23/O
                         net (fo=12, unplaced)        0.292     3.559    buffer36/fifo/buffer36_outs_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     3.602 r  buffer36/fifo/fullReg_i_12__0/O
                         net (fo=1, unplaced)         0.222     3.824    fork6/control/generateBlocks[8].regblock/fullReg_i_3__11_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.867 r  fork6/control/generateBlocks[8].regblock/fullReg_i_6__0/O
                         net (fo=1, unplaced)         0.705     4.572    fork6/control/generateBlocks[8].regblock/fullReg_i_6__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.615 f  fork6/control/generateBlocks[8].regblock/fullReg_i_3__11/O
                         net (fo=23, unplaced)        0.307     4.922    buffer22/control/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.965 r  buffer22/control/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     5.282    buffer19/E[0]
                         FDRE                                         r  buffer19/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.720     4.720 r  
                                                      0.000     4.720 r  clk (IN)
                         net (fo=1488, unset)         0.483     5.203    buffer19/clk
                         FDRE                                         r  buffer19/dataReg_reg[0]/C
                         clock pessimism              0.000     5.203    
                         clock uncertainty           -0.035     5.167    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.975    buffer19/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                 -0.307    




