// Seed: 3583577906
module module_0;
  reg id_2;
  initial
    forever begin : LABEL_0
      id_1 = id_2;
      id_1 <= 'd0 * id_1;
      if (1)
        assume (1 + 1);
        else disable id_3;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_7(
      .id_0(id_5), .id_1("" != 1), .id_2(), .id_3(~id_4)
  );
  module_0 modCall_1 ();
endmodule
