// Seed: 612170718
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri  id_4;
  tri0 id_5;
  wire id_6;
  assign module_1.type_4 = 0;
  id_7 :
  assert property (@(*) id_7 + id_5)
    if (id_4) id_7 <= id_2 - 1 * id_5;
    else $display(id_2, ~1, 1'b0);
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    output supply0 id_4,
    output wor id_5,
    input supply0 id_6,
    input tri id_7,
    output wor id_8,
    input tri1 id_9
);
  reg  id_11;
  tri  id_12;
  wand id_13 = id_12 * 1;
  id_14(
      .id_0(1)
  );
  assign id_5 = id_6;
  initial id_11 <= id_11;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
  wire id_15;
  wire id_16;
endmodule
