// Seed: 970947512
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_26;
endmodule
module module_1 #(
    parameter id_12 = 32'd78,
    parameter id_13 = 32'd22,
    parameter id_6  = 32'd59,
    parameter id_9  = 32'd26
) (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    input wire id_3,
    output wor id_4
    , id_16,
    input uwire id_5,
    input wand _id_6,
    output supply0 id_7,
    input wand id_8,
    output wire _id_9,
    input wand id_10,
    input tri1 id_11,
    output wand _id_12,
    output uwire _id_13,
    input tri1 id_14
);
  logic [id_12 : id_6  ==  id_13] id_17;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_17,
      id_17,
      id_16,
      id_16,
      id_17,
      id_16,
      id_17,
      id_17,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_17,
      id_16,
      id_16
  );
  logic [id_9  +  -1 : -1] id_18;
endmodule
