[1] M. Stanislav and T. Beardsley, “Hacking iot: A case study on baby monitor exposures
and vulnerabilities,” 2015.
[2] C. Miller and C. Valasek, “Remote exploitation of an unaltered passenger vehicle,”
Black Hat USA, vol. 2015, 2015.
[3] H. Wang, T. T.-T. Lai, and R. Roy Choudhury, “Mole: Motion leaks through smartwatch sensors,” in Proceedings of the 21st Annual International Conference on
Mobile Computing and Networking, MobiCom ’15, (New York, NY, USA), pp. 155–
166, ACM, 2015.
[4] S. Sridhar, A. Hahn, and M. Govindarasu, “Cyber-physical system security for the
electric power grid,” Proceedings of the IEEE, vol. 100, pp. 210–224, Jan 2012.
[5] J. Sametinger, J. Rozenblit, R. Lysecky, and P. Ott, “Security challenges for medical
devices,” Commun. ACM, vol. 58, pp. 74–82, Mar. 2015.
[6] J. Clause, W. Li, and A. Orso, “Dytan: A generic dynamic taint analysis framework,”
in Proceedings of the 2007 International Symposium on Software Testing and
Analysis, ISSTA ’07, (New York, NY, USA), pp. 196–206, ACM, 2007.
[7] F. Qin, C. Wang, Z. Li, H.-s. Kim, Y. Zhou, and Y. Wu, “Lift: A low-overhead practical information flow tracking system for detecting security attacks,” in Proceedings
of the 39th Annual IEEE/ACM International Symposium on Microarchitecture,
MICRO 39, (Washington, DC, USA), pp. 135–148, IEEE Computer Society, 2006.
[8] J. Newsome, “Dynamic taint analysis for automatic detection, analysis, and signature
generation of exploits on commodity software,” 2005.
[9] M. Costa, J. Crowcroft, M. Castro, A. Rowstron, L. Zhou, L. Zhang, and P. Barham,
“Vigilante: End-to-end containment of internet worms,” in Proceedings of the Twentieth ACM Symposium on Operating Systems Principles, SOSP ’05, (New York, NY,
USA), pp. 133–147, ACM, 2005.
[10] W. Xu, S. Bhatkar, and R. Sekar, “Taint-enhanced policy enforcement: A practical
approach to defeat a wide range of attacks,” in Proceedings of the 15th Conference
on USENIX Security Symposium - Volume 15, USENIX-SS’06, (Berkeley, CA,
USA), USENIX Association, 2006.
[11] F. Nentwich, N. Jovanovic, E. Kirda, C. Kruegel, and G. Vigna, “Cross-site scripting
prevention with dynamic data tainting and static analysis,” in In Proceeding of the
Network and Distributed System Security Symposium (NDSS’07, 2007.
[12] M. Dalton, H. Kannan, and C. Kozyrakis, “Raksha: A flexible information flow
architecture for software security,” in Proceedings of the 34th Annual International
Symposium on Computer Architecture, ISCA ’07, (New York, NY, USA), pp. 482–
493, ACM, 2007.
[13] S. Chen, M. Kozuch, T. Strigkos, B. Falsafi, P. B. Gibbons, T. C. Mowry, V. Ramachandran, O. Ruwase, M. Ryan, and E. Vlachos, “Flexible hardware acceleration
for instruction-grain program monitoring,” in 2008 International Symposium on
Computer Architecture, pp. 377–388, June 2008.
[14] G. Venkataramani, I. Doudalis, Y. Solihin, and M. Prvulovic, “Flexitaint: A programmable accelerator for dynamic taint propagation,” in 2008 IEEE 14th International Symposium on High Performance Computer Architecture, pp. 173–184, Feb
2008.
[15] H. Chen, X. Wu, L. Yuan, B. Zang, P. c. Yew, and F. T. Chong, “From speculation
to security: Practical and efficient information flow tracking using speculative
hardware,” in 2008 International Symposium on Computer Architecture, pp. 401–
412, June 2008.
[16] M. Tiwari, H. M. Wassel, B. Mazloom, S. Mysore, F. T. Chong, and T. Sherwood,
“Complete information flow tracking from the gates up,” SIGPLAN Not., vol. 44,
pp. 109–120, Mar. 2009.
[17] W. Hu, J. Oberg, A. Irturk, M. Tiwari, T. Sherwood, D. Mu, and R. Kastner, “On
the complexity of generating gate level information flow tracking logic,” IEEE
Transactions on Information Forensics and Security, vol. 7, pp. 1067–1080, June
2012.
[18] M. Tiwari, X. Li, H. M. G. Wassel, F. T. Chong, and T. Sherwood, “Execution leases:
A hardware-supported mechanism for enforcing strong non-interference,” in 2009
42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO),
pp. 493–504, Dec 2009.
[19] M. Tiwari, J. K. Oberg, X. Li, J. Valamehr, T. Levin, B. Hardekopf, R. Kastner,
F. T. Chong, and T. Sherwood, “Crafting a usable microkernel, processor, and i/o
system with strict and provable information flow security,” in Proceedings of the
38th Annual International Symposium on Computer Architecture, ISCA ’11, (New
York, NY, USA), pp. 189–200, ACM, 2011.
[20] “Products with an MSP430.” http://43oh.com/2012/03/winner-products-using-themsp430/.
[21] X. Li, M. Tiwari, J. K. Oberg, V. Kashyap, F. T. Chong, T. Sherwood, and B. Hardekopf, “Caisson: A hardware description language for secure information flow,” in
Proceedings of the 32Nd ACM SIGPLAN Conference on Programming Language
Design and Implementation, PLDI ’11, (New York, NY, USA), pp. 109–120, ACM,
2011.
[22] X. Li, V. Kashyap, J. K. Oberg, M. Tiwari, V. R. Rajarathinam, R. Kastner, T. Sherwood, B. Hardekopf, and F. T. Chong, “Sapper: A language for hardware-level
security policy enforcement,” in Proceedings of the 19th International Conference
on Architectural Support for Programming Languages and Operating Systems,
ASPLOS ’14, (New York, NY, USA), pp. 97–112, ACM, 2014.

MICRO ’17, October 14-18, 2017, Boston, MA, USA
[23] D. Zhang, Y. Wang, G. E. Suh, and A. C. Myers, “A hardware design language
for timing-sensitive information-flow security,” in Proceedings of the Twentieth
International Conference on Architectural Support for Programming Languages
and Operating Systems, ASPLOS ’15, (New York, NY, USA), pp. 503–516, ACM,
2015.
[24] A. Ferraiuolo, R. Xu, D. Zhang, A. C. Myers, and G. E. Suh, “Verification of a
practical hardware security architecture through static information flow analysis,”
in Proceedings of the Twenty-Second International Conference on Architectural
Support for Programming Languages and Operating Systems, ASPLOS ’17, (New
York, NY, USA), pp. 555–568, ACM, 2017.
[25] C. Cadar and K. Sen, “Symbolic execution for software testing: Three decades later,”
Commun. ACM, vol. 56, pp. 82–90, Feb. 2013.
[26] K. Hamaguchi, “Symbolic simulation heuristics for high-level design descriptions
with uninterpreted functions,” in High-Level Design Validation and Test Workshop,
2001. Proceedings. Sixth IEEE International, pp. 25–30, 2001.
[27] “International Technology Roadmap for Semiconductors 2.0 2015 Edition Executive Report.” http://www.semiconductors.org/main/2015_international_technology_roadmap_for_semiconductors_itrs/.
[28] G. Press, “Internet of Things By The Numbers: Market Estimates And Forecasts,”
Forbes, 2014.
[29] O. Girard, “OpenMSP430 project,” available at opencores.org, 2013.
[30] Wikipedia, “List of wireless sensor nodes,” 2016. [Online; accessed 7-April-2016].
[31] J. Borgeson, “Ultra-low-power pioneers: TI slashes total MCU power by 50 percent
with new “Wolverine” MCU platform,” Texas Instruments White Paper, 2012.
[32] Synopsys, Design Compiler User Guide.
[33] Cadence, Encounter Digital Implementation User Guide.
[34] B. Zhai, S. Pant, L. Nazhandali, S. Hanson, J. Olson, A. Reeves, M. Minuth,
R. Helfand, T. Austin, D. Sylvester, et al., “Energy-efficient subthreshold processor design,” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on,
vol. 17, no. 8, pp. 1127–1137, 2009.
Embedded
Microprocessor
Benchmark
Consortium.”
[35] “EEMBC,
http://www.eembc.org.
[36] “The FreeRTOS website.” http://www.freertos.org/.
[37] M. Magno, L. Benini, C. Spagnol, and E. Popovici, “Wearable low power dry
surface wireless sensor node for healthcare monitoring application,” in Wireless
and Mobile Computing, Networking and Communications (WiMob), 2013 IEEE 9th
International Conference on, pp. 189–195, IEEE, 2013.
[38] R. Yu and T. Watteyne, “Reliable, Low Power Wireless Sensor Networks for the
Internet of Things: Making Wireless Sensors as Accessible as Web Servers,” Linear
Technology, 2013.
[39] A. Dunkels, J. Eriksson, N. Finne, F. Osterlind, N. Tsiftes, J. Abeillé, and M. Durvy,
“Low-Power IPv6 for the internet of things,” in Networked Sensing Systems (INSS),
2012 Ninth International Conference on, pp. 1–6, IEEE, 2012.
[40] R. Tessier, D. Jasinski, A. Maheshwari, A. Natarajan, W. Xu, and W. Burleson, “An
energy-aware active smart card,” Very Large Scale Integration (VLSI) Systems, IEEE
Transactions on, vol. 13, no. 10, pp. 1190–1199, 2005.
[41] C. Park, P. H. Chou, Y. Bai, R. Matthews, and A. Hibbs, “An ultra-wearable,
wireless, low power ECG monitoring system,” in Biomedical Circuits and Systems
Conference, 2006. BioCAS 2006. IEEE, pp. 241–244, IEEE, 2006.
