{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 12:00:44 2013 " "Info: Processing started: Wed Jun 12 12:00:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LoginCircuit -c LoginCircuit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LoginCircuit -c LoginCircuit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50MHZ " "Info: Assuming node \"CLK_50MHZ\" is an undefined clock" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK1 " "Info: Detected ripple clock \"CLK1\" as buffer" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50MHZ register CLK2\[0\] register logcount\[18\] 80.06 MHz 12.491 ns Internal " "Info: Clock \"CLK_50MHZ\" has Internal fmax of 80.06 MHz between source register \"CLK2\[0\]\" and destination register \"logcount\[18\]\" (period= 12.491 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.310 ns + Longest register register " "Info: + Longest register to register delay is 12.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK2\[0\] 1 REG LCFF_X49_Y22_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y22_N15; Fanout = 3; REG Node = 'CLK2\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK2[0] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.414 ns) 0.895 ns Add1~1 2 COMB LCCOMB_X50_Y22_N0 2 " "Info: 2: + IC(0.481 ns) + CELL(0.414 ns) = 0.895 ns; Loc. = LCCOMB_X50_Y22_N0; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { CLK2[0] Add1~1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.966 ns Add1~3 3 COMB LCCOMB_X50_Y22_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.966 ns; Loc. = LCCOMB_X50_Y22_N2; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~1 Add1~3 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.037 ns Add1~5 4 COMB LCCOMB_X50_Y22_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.037 ns; Loc. = LCCOMB_X50_Y22_N4; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~3 Add1~5 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.108 ns Add1~7 5 COMB LCCOMB_X50_Y22_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.108 ns; Loc. = LCCOMB_X50_Y22_N6; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.179 ns Add1~9 6 COMB LCCOMB_X50_Y22_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.179 ns; Loc. = LCCOMB_X50_Y22_N8; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~7 Add1~9 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.250 ns Add1~11 7 COMB LCCOMB_X50_Y22_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.250 ns; Loc. = LCCOMB_X50_Y22_N10; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.321 ns Add1~13 8 COMB LCCOMB_X50_Y22_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.321 ns; Loc. = LCCOMB_X50_Y22_N12; Fanout = 2; COMB Node = 'Add1~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~11 Add1~13 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.480 ns Add1~15 9 COMB LCCOMB_X50_Y22_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.480 ns; Loc. = LCCOMB_X50_Y22_N14; Fanout = 2; COMB Node = 'Add1~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~13 Add1~15 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.551 ns Add1~17 10 COMB LCCOMB_X50_Y22_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.551 ns; Loc. = LCCOMB_X50_Y22_N16; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~15 Add1~17 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.622 ns Add1~19 11 COMB LCCOMB_X50_Y22_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.622 ns; Loc. = LCCOMB_X50_Y22_N18; Fanout = 2; COMB Node = 'Add1~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~17 Add1~19 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.693 ns Add1~21 12 COMB LCCOMB_X50_Y22_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.693 ns; Loc. = LCCOMB_X50_Y22_N20; Fanout = 2; COMB Node = 'Add1~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~19 Add1~21 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.764 ns Add1~23 13 COMB LCCOMB_X50_Y22_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.764 ns; Loc. = LCCOMB_X50_Y22_N22; Fanout = 2; COMB Node = 'Add1~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~21 Add1~23 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.835 ns Add1~25 14 COMB LCCOMB_X50_Y22_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.835 ns; Loc. = LCCOMB_X50_Y22_N24; Fanout = 2; COMB Node = 'Add1~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~23 Add1~25 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.906 ns Add1~27 15 COMB LCCOMB_X50_Y22_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.906 ns; Loc. = LCCOMB_X50_Y22_N26; Fanout = 2; COMB Node = 'Add1~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~25 Add1~27 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.977 ns Add1~29 16 COMB LCCOMB_X50_Y22_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.977 ns; Loc. = LCCOMB_X50_Y22_N28; Fanout = 2; COMB Node = 'Add1~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~27 Add1~29 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.123 ns Add1~31 17 COMB LCCOMB_X50_Y22_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.123 ns; Loc. = LCCOMB_X50_Y22_N30; Fanout = 2; COMB Node = 'Add1~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add1~29 Add1~31 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.194 ns Add1~33 18 COMB LCCOMB_X50_Y21_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.194 ns; Loc. = LCCOMB_X50_Y21_N0; Fanout = 2; COMB Node = 'Add1~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~31 Add1~33 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.265 ns Add1~35 19 COMB LCCOMB_X50_Y21_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.265 ns; Loc. = LCCOMB_X50_Y21_N2; Fanout = 2; COMB Node = 'Add1~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~33 Add1~35 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.336 ns Add1~37 20 COMB LCCOMB_X50_Y21_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.336 ns; Loc. = LCCOMB_X50_Y21_N4; Fanout = 2; COMB Node = 'Add1~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~35 Add1~37 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.407 ns Add1~39 21 COMB LCCOMB_X50_Y21_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.407 ns; Loc. = LCCOMB_X50_Y21_N6; Fanout = 2; COMB Node = 'Add1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~37 Add1~39 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.478 ns Add1~41 22 COMB LCCOMB_X50_Y21_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.478 ns; Loc. = LCCOMB_X50_Y21_N8; Fanout = 2; COMB Node = 'Add1~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~39 Add1~41 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.549 ns Add1~43 23 COMB LCCOMB_X50_Y21_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.549 ns; Loc. = LCCOMB_X50_Y21_N10; Fanout = 2; COMB Node = 'Add1~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~41 Add1~43 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.620 ns Add1~45 24 COMB LCCOMB_X50_Y21_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.620 ns; Loc. = LCCOMB_X50_Y21_N12; Fanout = 2; COMB Node = 'Add1~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~43 Add1~45 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.779 ns Add1~47 25 COMB LCCOMB_X50_Y21_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.779 ns; Loc. = LCCOMB_X50_Y21_N14; Fanout = 2; COMB Node = 'Add1~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~45 Add1~47 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.189 ns Add1~48 26 COMB LCCOMB_X50_Y21_N16 3 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.189 ns; Loc. = LCCOMB_X50_Y21_N16; Fanout = 3; COMB Node = 'Add1~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~47 Add1~48 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.438 ns) 4.120 ns LessThan2~12 27 COMB LCCOMB_X49_Y21_N14 1 " "Info: 27: + IC(0.493 ns) + CELL(0.438 ns) = 4.120 ns; Loc. = LCCOMB_X49_Y21_N14; Fanout = 1; COMB Node = 'LessThan2~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { Add1~48 LessThan2~12 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.242 ns) 4.615 ns LessThan2~13 28 COMB LCCOMB_X49_Y21_N16 1 " "Info: 28: + IC(0.253 ns) + CELL(0.242 ns) = 4.615 ns; Loc. = LCCOMB_X49_Y21_N16; Fanout = 1; COMB Node = 'LessThan2~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { LessThan2~12 LessThan2~13 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.438 ns) 5.325 ns LessThan2~14 29 COMB LCCOMB_X49_Y21_N26 8 " "Info: 29: + IC(0.272 ns) + CELL(0.438 ns) = 5.325 ns; Loc. = LCCOMB_X49_Y21_N26; Fanout = 8; COMB Node = 'LessThan2~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { LessThan2~13 LessThan2~14 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.275 ns) 6.382 ns CLK2~448 30 COMB LCCOMB_X49_Y20_N14 3 " "Info: 30: + IC(0.782 ns) + CELL(0.275 ns) = 6.382 ns; Loc. = LCCOMB_X49_Y20_N14; Fanout = 3; COMB Node = 'CLK2~448'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { LessThan2~14 CLK2~448 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.371 ns) 7.017 ns LessThan3~12 31 COMB LCCOMB_X49_Y20_N4 1 " "Info: 31: + IC(0.264 ns) + CELL(0.371 ns) = 7.017 ns; Loc. = LCCOMB_X49_Y20_N4; Fanout = 1; COMB Node = 'LessThan3~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { CLK2~448 LessThan3~12 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.275 ns) 8.019 ns LessThan3~14 32 COMB LCCOMB_X48_Y21_N20 1 " "Info: 32: + IC(0.727 ns) + CELL(0.275 ns) = 8.019 ns; Loc. = LCCOMB_X48_Y21_N20; Fanout = 1; COMB Node = 'LessThan3~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { LessThan3~12 LessThan3~14 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 8.921 ns LessThan3~15 33 COMB LCCOMB_X49_Y19_N6 6 " "Info: 33: + IC(0.752 ns) + CELL(0.150 ns) = 8.921 ns; Loc. = LCCOMB_X49_Y19_N6; Fanout = 6; COMB Node = 'LessThan3~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { LessThan3~14 LessThan3~15 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.150 ns) 9.781 ns Selector274~7 34 COMB LCCOMB_X46_Y19_N30 3 " "Info: 34: + IC(0.710 ns) + CELL(0.150 ns) = 9.781 ns; Loc. = LCCOMB_X46_Y19_N30; Fanout = 3; COMB Node = 'Selector274~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { LessThan3~15 Selector274~7 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 10.188 ns logcount\[7\]~128 35 COMB LCCOMB_X46_Y19_N12 32 " "Info: 35: + IC(0.257 ns) + CELL(0.150 ns) = 10.188 ns; Loc. = LCCOMB_X46_Y19_N12; Fanout = 32; COMB Node = 'logcount\[7\]~128'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Selector274~7 logcount[7]~128 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.660 ns) 12.310 ns logcount\[18\] 36 REG LCFF_X29_Y15_N19 2 " "Info: 36: + IC(1.462 ns) + CELL(0.660 ns) = 12.310 ns; Loc. = LCFF_X29_Y15_N19; Fanout = 2; REG Node = 'logcount\[18\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { logcount[7]~128 logcount[18] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.857 ns ( 47.58 % ) " "Info: Total cell delay = 5.857 ns ( 47.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.453 ns ( 52.42 % ) " "Info: Total interconnect delay = 6.453 ns ( 52.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.310 ns" { CLK2[0] Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~25 Add1~27 Add1~29 Add1~31 Add1~33 Add1~35 Add1~37 Add1~39 Add1~41 Add1~43 Add1~45 Add1~47 Add1~48 LessThan2~12 LessThan2~13 LessThan2~14 CLK2~448 LessThan3~12 LessThan3~14 LessThan3~15 Selector274~7 logcount[7]~128 logcount[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.310 ns" { CLK2[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~17 {} Add1~19 {} Add1~21 {} Add1~23 {} Add1~25 {} Add1~27 {} Add1~29 {} Add1~31 {} Add1~33 {} Add1~35 {} Add1~37 {} Add1~39 {} Add1~41 {} Add1~43 {} Add1~45 {} Add1~47 {} Add1~48 {} LessThan2~12 {} LessThan2~13 {} LessThan2~14 {} CLK2~448 {} LessThan3~12 {} LessThan3~14 {} LessThan3~15 {} Selector274~7 {} logcount[7]~128 {} logcount[18] {} } { 0.000ns 0.481ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.493ns 0.253ns 0.272ns 0.782ns 0.264ns 0.727ns 0.752ns 0.710ns 0.257ns 1.462ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.438ns 0.242ns 0.438ns 0.275ns 0.371ns 0.275ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.033 ns - Smallest " "Info: - Smallest clock skew is 0.033 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ destination 6.374 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50MHZ\" to destination register is 6.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHZ 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.787 ns) 3.249 ns CLK1 2 REG LCFF_X21_Y4_N5 2 " "Info: 2: + IC(1.463 ns) + CELL(0.787 ns) = 3.249 ns; Loc. = LCFF_X21_Y4_N5; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 4.795 ns CLK1~clkctrl 3 COMB CLKCTRL_G14 144 " "Info: 3: + IC(1.546 ns) + CELL(0.000 ns) = 4.795 ns; Loc. = CLKCTRL_G14; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 6.374 ns logcount\[18\] 4 REG LCFF_X29_Y15_N19 2 " "Info: 4: + IC(1.042 ns) + CELL(0.537 ns) = 6.374 ns; Loc. = LCFF_X29_Y15_N19; Fanout = 2; REG Node = 'logcount\[18\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { CLK1~clkctrl logcount[18] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.44 % ) " "Info: Total cell delay = 2.323 ns ( 36.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.051 ns ( 63.56 % ) " "Info: Total interconnect delay = 4.051 ns ( 63.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.374 ns" { CLK_50MHZ CLK1 CLK1~clkctrl logcount[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.374 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} logcount[18] {} } { 0.000ns 0.000ns 1.463ns 1.546ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ source 6.341 ns - Longest register " "Info: - Longest clock path from clock \"CLK_50MHZ\" to source register is 6.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHZ 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.787 ns) 3.249 ns CLK1 2 REG LCFF_X21_Y4_N5 2 " "Info: 2: + IC(1.463 ns) + CELL(0.787 ns) = 3.249 ns; Loc. = LCFF_X21_Y4_N5; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 4.795 ns CLK1~clkctrl 3 COMB CLKCTRL_G14 144 " "Info: 3: + IC(1.546 ns) + CELL(0.000 ns) = 4.795 ns; Loc. = CLKCTRL_G14; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 6.341 ns CLK2\[0\] 4 REG LCFF_X49_Y22_N15 3 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 6.341 ns; Loc. = LCFF_X49_Y22_N15; Fanout = 3; REG Node = 'CLK2\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLK1~clkctrl CLK2[0] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.63 % ) " "Info: Total cell delay = 2.323 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.018 ns ( 63.37 % ) " "Info: Total interconnect delay = 4.018 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.341 ns" { CLK_50MHZ CLK1 CLK1~clkctrl CLK2[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.341 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} CLK2[0] {} } { 0.000ns 0.000ns 1.463ns 1.546ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.374 ns" { CLK_50MHZ CLK1 CLK1~clkctrl logcount[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.374 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} logcount[18] {} } { 0.000ns 0.000ns 1.463ns 1.546ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.341 ns" { CLK_50MHZ CLK1 CLK1~clkctrl CLK2[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.341 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} CLK2[0] {} } { 0.000ns 0.000ns 1.463ns 1.546ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.310 ns" { CLK2[0] Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~25 Add1~27 Add1~29 Add1~31 Add1~33 Add1~35 Add1~37 Add1~39 Add1~41 Add1~43 Add1~45 Add1~47 Add1~48 LessThan2~12 LessThan2~13 LessThan2~14 CLK2~448 LessThan3~12 LessThan3~14 LessThan3~15 Selector274~7 logcount[7]~128 logcount[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.310 ns" { CLK2[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~17 {} Add1~19 {} Add1~21 {} Add1~23 {} Add1~25 {} Add1~27 {} Add1~29 {} Add1~31 {} Add1~33 {} Add1~35 {} Add1~37 {} Add1~39 {} Add1~41 {} Add1~43 {} Add1~45 {} Add1~47 {} Add1~48 {} LessThan2~12 {} LessThan2~13 {} LessThan2~14 {} CLK2~448 {} LessThan3~12 {} LessThan3~14 {} LessThan3~15 {} Selector274~7 {} logcount[7]~128 {} logcount[18] {} } { 0.000ns 0.481ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.493ns 0.253ns 0.272ns 0.782ns 0.264ns 0.727ns 0.752ns 0.710ns 0.257ns 1.462ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.438ns 0.242ns 0.438ns 0.275ns 0.371ns 0.275ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.374 ns" { CLK_50MHZ CLK1 CLK1~clkctrl logcount[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.374 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} logcount[18] {} } { 0.000ns 0.000ns 1.463ns 1.546ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.341 ns" { CLK_50MHZ CLK1 CLK1~clkctrl CLK2[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.341 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} CLK2[0] {} } { 0.000ns 0.000ns 1.463ns 1.546ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CD\[0\] KEY3 CLK_50MHZ 6.072 ns register " "Info: tsu for register \"CD\[0\]\" (data pin = \"KEY3\", clock pin = \"CLK_50MHZ\") is 6.072 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.449 ns + Longest pin register " "Info: + Longest pin to register delay is 12.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY3 1 PIN PIN_W26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 9; PIN Node = 'KEY3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.116 ns) + CELL(0.150 ns) 7.128 ns CD\[1\]~36 2 COMB LCCOMB_X46_Y19_N10 2 " "Info: 2: + IC(6.116 ns) + CELL(0.150 ns) = 7.128 ns; Loc. = LCCOMB_X46_Y19_N10; Fanout = 2; COMB Node = 'CD\[1\]~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.266 ns" { KEY3 CD[1]~36 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.438 ns) 9.255 ns CD\[1\]~37 3 COMB LCCOMB_X30_Y18_N4 7 " "Info: 3: + IC(1.689 ns) + CELL(0.438 ns) = 9.255 ns; Loc. = LCCOMB_X30_Y18_N4; Fanout = 7; COMB Node = 'CD\[1\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.127 ns" { CD[1]~36 CD[1]~37 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.393 ns) 11.051 ns CD\[1\]~38 4 COMB LCCOMB_X48_Y18_N6 6 " "Info: 4: + IC(1.403 ns) + CELL(0.393 ns) = 11.051 ns; Loc. = LCCOMB_X48_Y18_N6; Fanout = 6; COMB Node = 'CD\[1\]~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { CD[1]~37 CD[1]~38 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.660 ns) 12.449 ns CD\[0\] 5 REG LCFF_X48_Y22_N17 3 " "Info: 5: + IC(0.738 ns) + CELL(0.660 ns) = 12.449 ns; Loc. = LCFF_X48_Y22_N17; Fanout = 3; REG Node = 'CD\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CD[1]~38 CD[0] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.503 ns ( 20.11 % ) " "Info: Total cell delay = 2.503 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.946 ns ( 79.89 % ) " "Info: Total interconnect delay = 9.946 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.449 ns" { KEY3 CD[1]~36 CD[1]~37 CD[1]~38 CD[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.449 ns" { KEY3 {} KEY3~combout {} CD[1]~36 {} CD[1]~37 {} CD[1]~38 {} CD[0] {} } { 0.000ns 0.000ns 6.116ns 1.689ns 1.403ns 0.738ns } { 0.000ns 0.862ns 0.150ns 0.438ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ destination 6.341 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50MHZ\" to destination register is 6.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHZ 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.787 ns) 3.249 ns CLK1 2 REG LCFF_X21_Y4_N5 2 " "Info: 2: + IC(1.463 ns) + CELL(0.787 ns) = 3.249 ns; Loc. = LCFF_X21_Y4_N5; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 4.795 ns CLK1~clkctrl 3 COMB CLKCTRL_G14 144 " "Info: 3: + IC(1.546 ns) + CELL(0.000 ns) = 4.795 ns; Loc. = CLKCTRL_G14; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 6.341 ns CD\[0\] 4 REG LCFF_X48_Y22_N17 3 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 6.341 ns; Loc. = LCFF_X48_Y22_N17; Fanout = 3; REG Node = 'CD\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLK1~clkctrl CD[0] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.63 % ) " "Info: Total cell delay = 2.323 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.018 ns ( 63.37 % ) " "Info: Total interconnect delay = 4.018 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.341 ns" { CLK_50MHZ CLK1 CLK1~clkctrl CD[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.341 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} CD[0] {} } { 0.000ns 0.000ns 1.463ns 1.546ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.449 ns" { KEY3 CD[1]~36 CD[1]~37 CD[1]~38 CD[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.449 ns" { KEY3 {} KEY3~combout {} CD[1]~36 {} CD[1]~37 {} CD[1]~38 {} CD[0] {} } { 0.000ns 0.000ns 6.116ns 1.689ns 1.403ns 0.738ns } { 0.000ns 0.862ns 0.150ns 0.438ns 0.393ns 0.660ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.341 ns" { CLK_50MHZ CLK1 CLK1~clkctrl CD[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.341 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} CD[0] {} } { 0.000ns 0.000ns 1.463ns 1.546ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50MHZ DATA_BUS\[0\] DATA_BUS\[0\]~reg0 14.042 ns register " "Info: tco from clock \"CLK_50MHZ\" to destination pin \"DATA_BUS\[0\]\" through register \"DATA_BUS\[0\]~reg0\" is 14.042 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ source 6.344 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50MHZ\" to source register is 6.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHZ 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.787 ns) 3.249 ns CLK1 2 REG LCFF_X21_Y4_N5 2 " "Info: 2: + IC(1.463 ns) + CELL(0.787 ns) = 3.249 ns; Loc. = LCFF_X21_Y4_N5; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 4.795 ns CLK1~clkctrl 3 COMB CLKCTRL_G14 144 " "Info: 3: + IC(1.546 ns) + CELL(0.000 ns) = 4.795 ns; Loc. = CLKCTRL_G14; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.344 ns DATA_BUS\[0\]~reg0 4 REG LCFF_X47_Y21_N25 2 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.344 ns; Loc. = LCFF_X47_Y21_N25; Fanout = 2; REG Node = 'DATA_BUS\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { CLK1~clkctrl DATA_BUS[0]~reg0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.62 % ) " "Info: Total cell delay = 2.323 ns ( 36.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.021 ns ( 63.38 % ) " "Info: Total interconnect delay = 4.021 ns ( 63.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { CLK_50MHZ CLK1 CLK1~clkctrl DATA_BUS[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.344 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} DATA_BUS[0]~reg0 {} } { 0.000ns 0.000ns 1.463ns 1.546ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.448 ns + Longest register pin " "Info: + Longest register to pin delay is 7.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA_BUS\[0\]~reg0 1 REG LCFF_X47_Y21_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y21_N25; Fanout = 2; REG Node = 'DATA_BUS\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0]~reg0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.806 ns) + CELL(2.642 ns) 7.448 ns DATA_BUS\[0\] 2 PIN PIN_J1 0 " "Info: 2: + IC(4.806 ns) + CELL(2.642 ns) = 7.448 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'DATA_BUS\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.448 ns" { DATA_BUS[0]~reg0 DATA_BUS[0] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 35.47 % ) " "Info: Total cell delay = 2.642 ns ( 35.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.806 ns ( 64.53 % ) " "Info: Total interconnect delay = 4.806 ns ( 64.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.448 ns" { DATA_BUS[0]~reg0 DATA_BUS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.448 ns" { DATA_BUS[0]~reg0 {} DATA_BUS[0] {} } { 0.000ns 4.806ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.344 ns" { CLK_50MHZ CLK1 CLK1~clkctrl DATA_BUS[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.344 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} DATA_BUS[0]~reg0 {} } { 0.000ns 0.000ns 1.463ns 1.546ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.448 ns" { DATA_BUS[0]~reg0 DATA_BUS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.448 ns" { DATA_BUS[0]~reg0 {} DATA_BUS[0] {} } { 0.000ns 4.806ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY0 LEDG0 9.678 ns Longest " "Info: Longest tpd from source pin \"KEY0\" to destination pin \"LEDG0\" is 9.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY0 1 PIN PIN_G26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 10; PIN Node = 'KEY0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.028 ns) + CELL(2.788 ns) 9.678 ns LEDG0 2 PIN PIN_W19 0 " "Info: 2: + IC(6.028 ns) + CELL(2.788 ns) = 9.678 ns; Loc. = PIN_W19; Fanout = 0; PIN Node = 'LEDG0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.816 ns" { KEY0 LEDG0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.650 ns ( 37.71 % ) " "Info: Total cell delay = 3.650 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.028 ns ( 62.29 % ) " "Info: Total interconnect delay = 6.028 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.678 ns" { KEY0 LEDG0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.678 ns" { KEY0 {} KEY0~combout {} LEDG0 {} } { 0.000ns 0.000ns 6.028ns } { 0.000ns 0.862ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "TIME\[2\] SW\[2\] CLK_50MHZ 4.374 ns register " "Info: th for register \"TIME\[2\]\" (data pin = \"SW\[2\]\", clock pin = \"CLK_50MHZ\") is 4.374 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ destination 6.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50MHZ\" to destination register is 6.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHZ 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.787 ns) 3.249 ns CLK1 2 REG LCFF_X21_Y4_N5 2 " "Info: 2: + IC(1.463 ns) + CELL(0.787 ns) = 3.249 ns; Loc. = LCFF_X21_Y4_N5; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 4.795 ns CLK1~clkctrl 3 COMB CLKCTRL_G14 144 " "Info: 3: + IC(1.546 ns) + CELL(0.000 ns) = 4.795 ns; Loc. = CLKCTRL_G14; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 6.348 ns TIME\[2\] 4 REG LCFF_X48_Y19_N1 2 " "Info: 4: + IC(1.016 ns) + CELL(0.537 ns) = 6.348 ns; Loc. = LCFF_X48_Y19_N1; Fanout = 2; REG Node = 'TIME\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLK1~clkctrl TIME[2] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.59 % ) " "Info: Total cell delay = 2.323 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.025 ns ( 63.41 % ) " "Info: Total interconnect delay = 4.025 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { CLK_50MHZ CLK1 CLK1~clkctrl TIME[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} TIME[2] {} } { 0.000ns 0.000ns 1.463ns 1.546ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.240 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.150 ns) 2.156 ns TIME\[2\]~7 2 COMB LCCOMB_X48_Y19_N0 1 " "Info: 2: + IC(1.007 ns) + CELL(0.150 ns) = 2.156 ns; Loc. = LCCOMB_X48_Y19_N0; Fanout = 1; COMB Node = 'TIME\[2\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { SW[2] TIME[2]~7 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.240 ns TIME\[2\] 3 REG LCFF_X48_Y19_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.240 ns; Loc. = LCFF_X48_Y19_N1; Fanout = 2; REG Node = 'TIME\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TIME[2]~7 TIME[2] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 55.04 % ) " "Info: Total cell delay = 1.233 ns ( 55.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 44.96 % ) " "Info: Total interconnect delay = 1.007 ns ( 44.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { SW[2] TIME[2]~7 TIME[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.240 ns" { SW[2] {} SW[2]~combout {} TIME[2]~7 {} TIME[2] {} } { 0.000ns 0.000ns 1.007ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { CLK_50MHZ CLK1 CLK1~clkctrl TIME[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} TIME[2] {} } { 0.000ns 0.000ns 1.463ns 1.546ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { SW[2] TIME[2]~7 TIME[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.240 ns" { SW[2] {} SW[2]~combout {} TIME[2]~7 {} TIME[2] {} } { 0.000ns 0.000ns 1.007ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 12:00:45 2013 " "Info: Processing ended: Wed Jun 12 12:00:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
