// Seed: 1541475411
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4[1'b0] = 1'b0;
  wire id_5;
  module_0();
  wand id_6;
  assign id_6 = 1;
endmodule
module module_2 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri id_3,
    output wand id_4,
    output supply1 id_5,
    output wand id_6,
    output wire id_7,
    input tri1 id_8
    , id_21,
    input supply0 id_9,
    output supply1 id_10,
    input wand id_11,
    input supply1 id_12,
    output supply0 id_13,
    input wor id_14,
    output wire id_15,
    output wand id_16,
    output tri id_17,
    input wand id_18,
    input tri id_19
);
  module_0();
  wire id_22;
endmodule
