Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Mar 30 22:06:25 2022
| Host         : LAPTOP-GRCVOBS5 running 64-bit major release  (build 9200)
| Command      : report_methodology -file MIPS_CPU_TOP_methodology_drc_routed.rpt -pb MIPS_CPU_TOP_methodology_drc_routed.pb -rpx MIPS_CPU_TOP_methodology_drc_routed.rpx
| Design       : MIPS_CPU_TOP
| Device       : xc7a35tfgg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 131
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 8          |
| TIMING-18 | Warning  | Missing input or output delay | 82         |
| TIMING-20 | Warning  | Non-clocked latch             | 41         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell IDc/state_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) IDc/state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell IDc/state_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) IDc/state_reg[0]_C/CLR, IDc/state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell IDc/state_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) IDc/state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell IDc/state_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) IDc/state_reg[1]_C/CLR, IDc/state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell IDc/state_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) IDc/state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell IDc/state_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) IDc/state_reg[2]_C/CLR, IDc/state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell IDc/state_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) IDc/state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell IDc/state_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) IDc/state_reg[3]_C/CLR, IDc/state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Interupt[0] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Interupt[10] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Interupt[11] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Interupt[12] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Interupt[13] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Interupt[14] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Interupt[15] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Interupt[1] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Interupt[2] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on Interupt[3] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on Interupt[4] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on Interupt[5] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on Interupt[6] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on Interupt[7] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on Interupt[8] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on Interupt[9] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on areset relative to clock(s) MainClk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on emptyena relative to clock(s) MainClk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[0] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[10] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[11] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[12] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[13] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[14] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[15] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[16] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[17] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[18] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[19] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[1] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[20] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[21] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[22] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[23] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[24] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[25] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[26] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[27] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[28] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[29] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[2] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[30] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[31] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[3] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[4] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[5] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[6] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[7] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[8] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on IO_dataout[9] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on PC_out[0] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on PC_out[10] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on PC_out[11] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on PC_out[12] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on PC_out[13] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on PC_out[14] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on PC_out[15] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on PC_out[16] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on PC_out[17] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on PC_out[18] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on PC_out[19] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on PC_out[1] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on PC_out[20] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on PC_out[21] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on PC_out[22] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on PC_out[23] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on PC_out[24] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on PC_out[25] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on PC_out[26] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on PC_out[27] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on PC_out[28] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on PC_out[29] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on PC_out[2] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on PC_out[30] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on PC_out[31] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on PC_out[3] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on PC_out[4] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on PC_out[5] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on PC_out[6] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on PC_out[7] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on PC_out[8] relative to clock(s) MainClk
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on PC_out[9] relative to clock(s) MainClk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch IDc/state_reg[0]_LDC cannot be properly analyzed as its control pin IDc/state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch IDc/state_reg[1]_LDC cannot be properly analyzed as its control pin IDc/state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch IDc/state_reg[2]_LDC cannot be properly analyzed as its control pin IDc/state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch IDc/state_reg[3]_LDC cannot be properly analyzed as its control pin IDc/state_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[0] cannot be properly analyzed as its control pin If/PC_inter_present_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[10] cannot be properly analyzed as its control pin If/PC_inter_present_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[11] cannot be properly analyzed as its control pin If/PC_inter_present_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[12] cannot be properly analyzed as its control pin If/PC_inter_present_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[13] cannot be properly analyzed as its control pin If/PC_inter_present_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[14] cannot be properly analyzed as its control pin If/PC_inter_present_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[15] cannot be properly analyzed as its control pin If/PC_inter_present_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[16] cannot be properly analyzed as its control pin If/PC_inter_present_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[17] cannot be properly analyzed as its control pin If/PC_inter_present_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[18] cannot be properly analyzed as its control pin If/PC_inter_present_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[19] cannot be properly analyzed as its control pin If/PC_inter_present_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[1] cannot be properly analyzed as its control pin If/PC_inter_present_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[20] cannot be properly analyzed as its control pin If/PC_inter_present_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[21] cannot be properly analyzed as its control pin If/PC_inter_present_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[22] cannot be properly analyzed as its control pin If/PC_inter_present_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[23] cannot be properly analyzed as its control pin If/PC_inter_present_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[24] cannot be properly analyzed as its control pin If/PC_inter_present_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[25] cannot be properly analyzed as its control pin If/PC_inter_present_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[26] cannot be properly analyzed as its control pin If/PC_inter_present_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[27] cannot be properly analyzed as its control pin If/PC_inter_present_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[28] cannot be properly analyzed as its control pin If/PC_inter_present_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[29] cannot be properly analyzed as its control pin If/PC_inter_present_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[2] cannot be properly analyzed as its control pin If/PC_inter_present_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[30] cannot be properly analyzed as its control pin If/PC_inter_present_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[31] cannot be properly analyzed as its control pin If/PC_inter_present_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[3] cannot be properly analyzed as its control pin If/PC_inter_present_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[4] cannot be properly analyzed as its control pin If/PC_inter_present_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[5] cannot be properly analyzed as its control pin If/PC_inter_present_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[6] cannot be properly analyzed as its control pin If/PC_inter_present_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[7] cannot be properly analyzed as its control pin If/PC_inter_present_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[8] cannot be properly analyzed as its control pin If/PC_inter_present_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch If/PC_inter_present_reg[9] cannot be properly analyzed as its control pin If/PC_inter_present_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch alu/sign_reg[0] cannot be properly analyzed as its control pin alu/sign_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch cp0/Reg_CP0_reg[12][0] cannot be properly analyzed as its control pin cp0/Reg_CP0_reg[12][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch cp0/Reg_CP0_reg[12][1] cannot be properly analyzed as its control pin cp0/Reg_CP0_reg[12][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch cp0/Reg_CP0_reg[12][2] cannot be properly analyzed as its control pin cp0/Reg_CP0_reg[12][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch cp0/Reg_CP0_reg[12][8] cannot be properly analyzed as its control pin cp0/Reg_CP0_reg[12][8]/G is not reached by a timing clock
Related violations: <none>


