
*** Running vivado
    with args -log LED.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source LED.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source LED.tcl -notrace
Command: link_design -top LED -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/Vivado/2018.2/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2018.2/pynq-z2_v1.0.xdc]
Parsing XDC File [C:/Users/USER/Documents/GitHub/FPGA_Design/Lab01/xdc/virCLK.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virclk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/USER/Documents/GitHub/FPGA_Design/Lab01/xdc/virCLK.xdc:1]
Finished Parsing XDC File [C:/Users/USER/Documents/GitHub/FPGA_Design/Lab01/xdc/virCLK.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 653.652 ; gain = 347.090
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.683 . Memory (MB): peak = 654.652 ; gain = 1.000

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virclk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/USER/Documents/GitHub/FPGA_Design/Lab01/xdc/virCLK.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25f65660f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1169.629 ; gain = 514.977

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 25f65660f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.372 . Memory (MB): peak = 1169.629 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 25f65660f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.411 . Memory (MB): peak = 1169.629 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25f65660f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.464 . Memory (MB): peak = 1169.629 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 25f65660f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.553 . Memory (MB): peak = 1169.629 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 25f65660f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.592 . Memory (MB): peak = 1169.629 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 25f65660f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.594 . Memory (MB): peak = 1169.629 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1169.629 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 25f65660f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.631 . Memory (MB): peak = 1169.629 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 25f65660f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1169.629 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25f65660f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.629 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1169.629 ; gain = 515.977
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.517 . Memory (MB): peak = 1169.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/2018.2/LAB01/project_01/project_01.runs/impl_1/LED_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file LED_drc_opted.rpt -pb LED_drc_opted.pb -rpx LED_drc_opted.rpx
Command: report_drc -file LED_drc_opted.rpt -pb LED_drc_opted.pb -rpx LED_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/Vivado/2018.2/LAB01/project_01/project_01.runs/impl_1/LED_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1182.324 ; gain = 12.695
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1182.324 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18d7d0506

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1182.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1182.324 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virclk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/USER/Documents/GitHub/FPGA_Design/Lab01/xdc/virCLK.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18d7d0506

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1203.004 ; gain = 20.680

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22173d14a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1203.004 ; gain = 20.680

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22173d14a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1203.004 ; gain = 20.680
Phase 1 Placer Initialization | Checksum: 22173d14a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1203.004 ; gain = 20.680

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22173d14a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1203.004 ; gain = 20.680
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 2644e0a92

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1205.836 ; gain = 23.512

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2644e0a92

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1205.836 ; gain = 23.512

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20f3ab5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1205.836 ; gain = 23.512

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e82b0283

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1205.836 ; gain = 23.512

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e82b0283

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1205.836 ; gain = 23.512

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b35ad117

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.129 ; gain = 27.805

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b35ad117

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.129 ; gain = 27.805

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b35ad117

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.129 ; gain = 27.805
Phase 3 Detail Placement | Checksum: 1b35ad117

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.129 ; gain = 27.805

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1b35ad117

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.129 ; gain = 27.805

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b35ad117

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.129 ; gain = 27.805

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b35ad117

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.129 ; gain = 27.805

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b35ad117

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.129 ; gain = 27.805
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b35ad117

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.129 ; gain = 27.805
Ending Placer Task | Checksum: 11d6a8cf8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.129 ; gain = 27.805
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1210.129 ; gain = 27.805
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.284 . Memory (MB): peak = 1216.762 ; gain = 6.633
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/2018.2/LAB01/project_01/project_01.runs/impl_1/LED_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file LED_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.366 . Memory (MB): peak = 1220.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file LED_utilization_placed.rpt -pb LED_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1220.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file LED_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1220.074 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 59858a9f ConstDB: 0 ShapeSum: c3e50259 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 101e643ae

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1352.934 ; gain = 132.859
Post Restoration Checksum: NetGraph: ae4e1ded NumContArr: 539825c1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 101e643ae

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1352.934 ; gain = 132.859

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 101e643ae

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1359.359 ; gain = 139.285

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 101e643ae

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1359.359 ; gain = 139.285

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e24003e7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1363.652 ; gain = 143.578
Phase 2 Router Initialization | Checksum: e24003e7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1363.652 ; gain = 143.578

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11633abfa

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1363.652 ; gain = 143.578

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: d5bc4cbf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1363.652 ; gain = 143.578
Phase 4 Rip-up And Reroute | Checksum: d5bc4cbf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1363.652 ; gain = 143.578

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: d5bc4cbf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1363.652 ; gain = 143.578

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d5bc4cbf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1363.652 ; gain = 143.578
Phase 5 Delay and Skew Optimization | Checksum: d5bc4cbf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1363.652 ; gain = 143.578

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d5bc4cbf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1363.652 ; gain = 143.578
Phase 6.1 Hold Fix Iter | Checksum: d5bc4cbf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1363.652 ; gain = 143.578
Phase 6 Post Hold Fix | Checksum: d5bc4cbf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1363.652 ; gain = 143.578

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0104587 %
  Global Horizontal Routing Utilization  = 0.0015213 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d5bc4cbf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1363.652 ; gain = 143.578

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d5bc4cbf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1365.652 ; gain = 145.578

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a7c391c6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1365.652 ; gain = 145.578

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: a7c391c6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1365.652 ; gain = 145.578
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1365.652 ; gain = 145.578

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 1365.652 ; gain = 145.578
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1365.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/2018.2/LAB01/project_01/project_01.runs/impl_1/LED_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file LED_drc_routed.rpt -pb LED_drc_routed.pb -rpx LED_drc_routed.rpx
Command: report_drc -file LED_drc_routed.rpt -pb LED_drc_routed.pb -rpx LED_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/Vivado/2018.2/LAB01/project_01/project_01.runs/impl_1/LED_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file LED_methodology_drc_routed.rpt -pb LED_methodology_drc_routed.pb -rpx LED_methodology_drc_routed.rpx
Command: report_methodology -file LED_methodology_drc_routed.rpt -pb LED_methodology_drc_routed.pb -rpx LED_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virclk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/USER/Documents/GitHub/FPGA_Design/Lab01/xdc/virCLK.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virclk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/USER/Documents/GitHub/FPGA_Design/Lab01/xdc/virCLK.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Xilinx/Vivado/2018.2/LAB01/project_01/project_01.runs/impl_1/LED_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file LED_power_routed.rpt -pb LED_power_summary_routed.pb -rpx LED_power_routed.rpx
Command: report_power -file LED_power_routed.rpt -pb LED_power_summary_routed.pb -rpx LED_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virclk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/USER/Documents/GitHub/FPGA_Design/Lab01/xdc/virCLK.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file LED_route_status.rpt -pb LED_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file LED_timing_summary_routed.rpt -pb LED_timing_summary_routed.pb -rpx LED_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file LED_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file LED_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file LED_bus_skew_routed.rpt -pb LED_bus_skew_routed.pb -rpx LED_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force LED.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net led_reg[3]_i_1_n_0 is a gated clock net sourced by a combinational pin led_reg[3]_i_1/O, cell led_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./LED.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1794.340 ; gain = 408.148
INFO: [Common 17-206] Exiting Vivado at Mon Oct  1 20:15:56 2018...

*** Running vivado
    with args -log LED.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source LED.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source LED.tcl -notrace
Command: open_checkpoint LED_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 239.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1150.617 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1150.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1150.617 ; gain = 919.902
Command: write_bitstream -force LED.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net led_reg[3]_i_1_n_0 is a gated clock net sourced by a combinational pin led_reg[3]_i_1/O, cell led_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./LED.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1635.797 ; gain = 485.180
INFO: [Common 17-206] Exiting Vivado at Mon Oct  1 20:50:25 2018...
