Analysis & Synthesis report for LAB4
Mon Dec 16 14:12:39 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1
 16. Parameter Settings for User Entity Instance: RAM:inst15|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. In-System Memory Content Editor Settings
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 16 14:12:39 2024            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; LAB4                                             ;
; Top-level Entity Name              ; LAB4                                             ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 406                                              ;
;     Total combinational functions  ; 350                                              ;
;     Dedicated logic registers      ; 157                                              ;
; Total registers                    ; 157                                              ;
; Total pins                         ; 2                                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,048                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; LAB4               ; LAB4               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-20        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------+---------+
; REG.bdf                          ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/REG.bdf                                       ;         ;
; 74125.bdf                        ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/74125.bdf                                     ;         ;
; RA.bdf                           ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/RA.bdf                                        ;         ;
; RB.bdf                           ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/RB.bdf                                        ;         ;
; CPR1.bdf                         ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/CPR1.bdf                                      ;         ;
; M.bdf                            ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/M.bdf                                         ;         ;
; S3.bdf                           ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/S3.bdf                                        ;         ;
; S2.bdf                           ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/S2.bdf                                        ;         ;
; S1.bdf                           ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/S1.bdf                                        ;         ;
; S0.bdf                           ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/S0.bdf                                        ;         ;
; CN.bdf                           ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/CN.bdf                                        ;         ;
; CPIR.bdf                         ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/CPIR.bdf                                      ;         ;
; MA.bdf                           ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/MA.bdf                                        ;         ;
; PB.bdf                           ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/PB.bdf                                        ;         ;
; CPR0.bdf                         ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/CPR0.bdf                                      ;         ;
; CPPC.bdf                         ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/CPPC.bdf                                      ;         ;
; CPMAR.bdf                        ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/CPMAR.bdf                                     ;         ;
; SIG.bdf                          ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/SIG.bdf                                       ;         ;
; DECODER.bdf                      ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/DECODER.bdf                                   ;         ;
; RAM.mif                          ; yes             ; User Memory Initialization File          ; D:/QuartusLab/LAB4/RAM.mif                                       ;         ;
; CNOT.bdf                         ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/CNOT.bdf                                      ;         ;
; RDNOT.bdf                        ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/RDNOT.bdf                                     ;         ;
; ALU.bdf                          ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/ALU.bdf                                       ;         ;
; MUL.bdf                          ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/MUL.bdf                                       ;         ;
; CNT.bdf                          ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/CNT.bdf                                       ;         ;
; SEL.bdf                          ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/SEL.bdf                                       ;         ;
; REG2.bdf                         ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/REG2.bdf                                      ;         ;
; 21SEL.bdf                        ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/21SEL.bdf                                     ;         ;
; SIGNAL.bdf                       ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/SIGNAL.bdf                                    ;         ;
; 24DECODER.bdf                    ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/24DECODER.bdf                                 ;         ;
; SELRAM.bdf                       ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/LAB4/SELRAM.bdf                                    ;         ;
; RAM.vhd                          ; yes             ; User Wizard-Generated File               ; D:/QuartusLab/LAB4/RAM.vhd                                       ;         ;
; lab4.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/QuartusLab/LAB4/lab4.bdf                                      ;         ;
; 74181.bdf                        ; yes             ; Megafunction                             ; d:/quartus/quartus/libraries/others/maxplus2/74181.bdf           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                             ; d:/quartus/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; d:/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; d:/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_fqj1.tdf           ; yes             ; Auto-Generated Megafunction              ; D:/QuartusLab/LAB4/db/altsyncram_fqj1.tdf                        ;         ;
; db/altsyncram_d3a2.tdf           ; yes             ; Auto-Generated Megafunction              ; D:/QuartusLab/LAB4/db/altsyncram_d3a2.tdf                        ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                   ; d:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                   ; d:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;         ;
; 74285.bdf                        ; yes             ; Megafunction                             ; d:/quartus/quartus/libraries/others/maxplus2/74285.bdf           ;         ;
; 74284.bdf                        ; yes             ; Megafunction                             ; d:/quartus/quartus/libraries/others/maxplus2/74284.bdf           ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                   ; d:/quartus/quartus/libraries/megafunctions/sld_hub.vhd           ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                   ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd      ;         ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 406                      ;
;                                             ;                          ;
; Total combinational functions               ; 350                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 216                      ;
;     -- 3 input functions                    ; 54                       ;
;     -- <=2 input functions                  ; 80                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 331                      ;
;     -- arithmetic mode                      ; 19                       ;
;                                             ;                          ;
; Total registers                             ; 157                      ;
;     -- Dedicated logic registers            ; 157                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 2                        ;
; Total memory bits                           ; 2048                     ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 146                      ;
; Total fan-out                               ; 1859                     ;
; Average fan-out                             ; 3.52                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LAB4                                                               ; 350 (4)           ; 157 (0)      ; 2048        ; 0            ; 0       ; 0         ; 2    ; 0            ; |LAB4                                                                                                                                                        ; work         ;
;    |ALU:inst5|                                                      ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|ALU:inst5                                                                                                                                              ; work         ;
;       |74181:inst23|                                                ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|ALU:inst5|74181:inst23                                                                                                                                 ; work         ;
;       |74181:inst|                                                  ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|ALU:inst5|74181:inst                                                                                                                                   ; work         ;
;    |CN:inst19|                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|CN:inst19                                                                                                                                              ; work         ;
;    |CNOT:inst3|                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|CNOT:inst3                                                                                                                                             ; work         ;
;    |CPIR:inst29|                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|CPIR:inst29                                                                                                                                            ; work         ;
;    |CPMAR:inst18|                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|CPMAR:inst18                                                                                                                                           ; work         ;
;    |CPPC:inst40|                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|CPPC:inst40                                                                                                                                            ; work         ;
;    |CPR0:inst12|                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|CPR0:inst12                                                                                                                                            ; work         ;
;    |CPR1:inst2|                                                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|CPR1:inst2                                                                                                                                             ; work         ;
;    |DECODER:inst|                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|DECODER:inst                                                                                                                                           ; work         ;
;    |M:inst36|                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|M:inst36                                                                                                                                               ; work         ;
;    |MUL:inst7|                                                      ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|MUL:inst7                                                                                                                                              ; work         ;
;       |74284:inst1|                                                 ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|MUL:inst7|74284:inst1                                                                                                                                  ; work         ;
;       |74285:inst|                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|MUL:inst7|74285:inst                                                                                                                                   ; work         ;
;    |PB:inst8|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|PB:inst8                                                                                                                                               ; work         ;
;    |RA:inst14|                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|RA:inst14                                                                                                                                              ; work         ;
;    |RAM:inst15|                                                     ; 57 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|RAM:inst15                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 57 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|RAM:inst15|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_fqj1:auto_generated|                           ; 57 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated                                                                              ; work         ;
;             |altsyncram_d3a2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 57 (34)           ; 34 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |RB:inst11|                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|RB:inst11                                                                                                                                              ; work         ;
;    |RDNOT:inst4|                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|RDNOT:inst4                                                                                                                                            ; work         ;
;    |REG2:IR|                                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|REG2:IR                                                                                                                                                ; work         ;
;    |REG2:R0|                                                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|REG2:R0                                                                                                                                                ; work         ;
;    |REG2:R1|                                                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|REG2:R1                                                                                                                                                ; work         ;
;    |REG:MAR|                                                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|REG:MAR                                                                                                                                                ; work         ;
;    |REG:PC|                                                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|REG:PC                                                                                                                                                 ; work         ;
;    |S0:inst51|                                                      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S0:inst51                                                                                                                                              ; work         ;
;    |S1:inst34|                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S1:inst34                                                                                                                                              ; work         ;
;    |S2:inst17|                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2:inst17                                                                                                                                              ; work         ;
;    |S3:inst23|                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S3:inst23                                                                                                                                              ; work         ;
;    |SEL:inst20|                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|SEL:inst20                                                                                                                                             ; work         ;
;    |SEL:inst21|                                                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|SEL:inst21                                                                                                                                             ; work         ;
;    |SEL:inst22|                                                     ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|SEL:inst22                                                                                                                                             ; work         ;
;    |SIG:inst9|                                                      ; 6 (1)             ; 3 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|SIG:inst9                                                                                                                                              ; work         ;
;       |24DECODER:inst1|                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|SIG:inst9|24DECODER:inst1                                                                                                                              ; work         ;
;       |CNT:inst2|                                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|SIG:inst9|CNT:inst2                                                                                                                                    ; work         ;
;    |SIGNAL:inst30|                                                  ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|SIGNAL:inst30                                                                                                                                          ; work         ;
;    |sld_hub:auto_hub|                                               ; 114 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|sld_hub:auto_hub                                                                                                                                       ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 113 (76)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                          ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                  ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; RAM.mif ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+------------------+----------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |LAB4|RAM:inst15 ; D:/QuartusLab/LAB4/RAM.vhd ;
+--------+--------------+---------+--------------+--------------+------------------+----------------------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; SEL:inst22|inst25~0                                    ;    ;
; SEL:inst22|inst23~0                                    ;    ;
; SEL:inst22|inst24~0                                    ;    ;
; SEL:inst20|inst18~0                                    ;    ;
; ALU:inst5|74181:inst|48~0                              ;    ;
; SEL:inst20|inst19~0                                    ;    ;
; ALU:inst5|74181:inst|47~0                              ;    ;
; SEL:inst20|inst20~0                                    ;    ;
; ALU:inst5|74181:inst|46~0                              ;    ;
; SEL:inst20|inst21~0                                    ;    ;
; SEL:inst20|inst22~0                                    ;    ;
; Number of logic cells representing combinational loops ; 11 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                      ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; SIGNAL:inst30|inst4                                                                                                                ; Stuck at GND due to stuck port data_in ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2                                                                                              ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 157   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 68    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 83    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                       ;         ;
+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LAB4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |LAB4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |LAB4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |LAB4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |LAB4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:inst15|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; RAM.mif              ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_fqj1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; RAM:inst15|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; 0              ; RAM         ; 8     ; 256   ; Read/Write ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Dec 16 14:12:27 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4
Warning (125092): Tcl Script File RAMM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE RAMM.qip
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file reg.bdf
    Info (12023): Found entity 1: REG
Info (12021): Found 1 design units, including 1 entities, in source file 74125.bdf
    Info (12023): Found entity 1: 74125
Info (12021): Found 1 design units, including 1 entities, in source file ra.bdf
    Info (12023): Found entity 1: RA
Info (12021): Found 1 design units, including 1 entities, in source file rb.bdf
    Info (12023): Found entity 1: RB
Info (12021): Found 1 design units, including 1 entities, in source file cpr1.bdf
    Info (12023): Found entity 1: CPR1
Info (12021): Found 1 design units, including 1 entities, in source file m.bdf
    Info (12023): Found entity 1: M
Info (12021): Found 1 design units, including 1 entities, in source file s3.bdf
    Info (12023): Found entity 1: S3
Info (12021): Found 1 design units, including 1 entities, in source file s2.bdf
    Info (12023): Found entity 1: S2
Info (12021): Found 1 design units, including 1 entities, in source file s1.bdf
    Info (12023): Found entity 1: S1
Info (12021): Found 1 design units, including 1 entities, in source file s0.bdf
    Info (12023): Found entity 1: S0
Info (12021): Found 1 design units, including 1 entities, in source file cn.bdf
    Info (12023): Found entity 1: CN
Info (12021): Found 1 design units, including 1 entities, in source file cpir.bdf
    Info (12023): Found entity 1: CPIR
Info (12021): Found 1 design units, including 1 entities, in source file ma.bdf
    Info (12023): Found entity 1: MA
Info (12021): Found 1 design units, including 1 entities, in source file pb.bdf
    Info (12023): Found entity 1: PB
Info (12021): Found 1 design units, including 1 entities, in source file cpr0.bdf
    Info (12023): Found entity 1: CPR0
Info (12021): Found 1 design units, including 1 entities, in source file cppc.bdf
    Info (12023): Found entity 1: CPPC
Info (12021): Found 1 design units, including 1 entities, in source file cpmar.bdf
    Info (12023): Found entity 1: CPMAR
Warning (12019): Can't analyze file -- file MODELL.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file sig.bdf
    Info (12023): Found entity 1: SIG
Info (12021): Found 1 design units, including 1 entities, in source file decoder.bdf
    Info (12023): Found entity 1: DECODER
Info (12021): Found 1 design units, including 1 entities, in source file cnot.bdf
    Info (12023): Found entity 1: CNOT
Info (12021): Found 1 design units, including 1 entities, in source file rdnot.bdf
    Info (12023): Found entity 1: RDNOT
Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file mul.bdf
    Info (12023): Found entity 1: MUL
Info (12021): Found 1 design units, including 1 entities, in source file cnt.bdf
    Info (12023): Found entity 1: CNT
Info (12021): Found 1 design units, including 1 entities, in source file sel.bdf
    Info (12023): Found entity 1: SEL
Info (12021): Found 1 design units, including 1 entities, in source file reg2.bdf
    Info (12023): Found entity 1: REG2
Info (12021): Found 1 design units, including 1 entities, in source file 21sel.bdf
    Info (12023): Found entity 1: 21SEL
Info (12021): Found 1 design units, including 1 entities, in source file signal.bdf
    Info (12023): Found entity 1: SIGNAL
Info (12021): Found 1 design units, including 1 entities, in source file 24decoder.bdf
    Info (12023): Found entity 1: 24DECODER
Info (12021): Found 1 design units, including 1 entities, in source file selram.bdf
    Info (12023): Found entity 1: SELRAM
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: RAM
Warning (12125): Using design file lab4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LAB4
Info (12127): Elaborating entity "LAB4" for the top level hierarchy
Warning (275083): Bus "add1[0]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[1]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[2]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[3]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[4]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[5]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[6]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[7]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[0]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[1]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[2]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[3]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[4]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[5]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[6]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[7]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[7..0]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[3]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[2]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[1]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[3]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[0]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[2]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[1]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[0]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[7]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[6]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[5]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[4]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[3]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[2]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[1]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add1[0]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[7..0]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[7]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[6]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[5]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[4]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[3]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[2]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[1]" found using same base name as "add", which might lead to a name conflict.
Warning (275083): Bus "add2[0]" found using same base name as "add", which might lead to a name conflict.
Warning (275011): Block or symbol "NOT" of instance "inst39" overlaps another block or symbol
Warning (275080): Converted elements in bus name "add" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "add[7]" to "add7"
    Warning (275081): Converted element name(s) from "add[6]" to "add6"
    Warning (275081): Converted element name(s) from "add[5]" to "add5"
    Warning (275081): Converted element name(s) from "add[4]" to "add4"
    Warning (275081): Converted element name(s) from "add[3]" to "add3"
    Warning (275081): Converted element name(s) from "add[2]" to "add2"
    Warning (275081): Converted element name(s) from "add[1]" to "add1"
    Warning (275081): Converted element name(s) from "add[0]" to "add0"
    Warning (275081): Converted element name(s) from "add[7..0]" to "add7..0"
Warning (275080): Converted elements in bus name "add1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "add1[0]" to "add10"
    Warning (275081): Converted element name(s) from "add1[1]" to "add11"
    Warning (275081): Converted element name(s) from "add1[2]" to "add12"
    Warning (275081): Converted element name(s) from "add1[3]" to "add13"
    Warning (275081): Converted element name(s) from "add1[4]" to "add14"
    Warning (275081): Converted element name(s) from "add1[5]" to "add15"
    Warning (275081): Converted element name(s) from "add1[6]" to "add16"
    Warning (275081): Converted element name(s) from "add1[7]" to "add17"
    Warning (275081): Converted element name(s) from "add1[7..0]" to "add17..0"
    Warning (275081): Converted element name(s) from "add1[3]" to "add13"
    Warning (275081): Converted element name(s) from "add1[2]" to "add12"
    Warning (275081): Converted element name(s) from "add1[1]" to "add11"
    Warning (275081): Converted element name(s) from "add1[0]" to "add10"
    Warning (275081): Converted element name(s) from "add1[7]" to "add17"
    Warning (275081): Converted element name(s) from "add1[6]" to "add16"
    Warning (275081): Converted element name(s) from "add1[5]" to "add15"
    Warning (275081): Converted element name(s) from "add1[4]" to "add14"
    Warning (275081): Converted element name(s) from "add1[3]" to "add13"
    Warning (275081): Converted element name(s) from "add1[2]" to "add12"
    Warning (275081): Converted element name(s) from "add1[1]" to "add11"
    Warning (275081): Converted element name(s) from "add1[0]" to "add10"
Warning (275080): Converted elements in bus name "add2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "add2[0]" to "add20"
    Warning (275081): Converted element name(s) from "add2[1]" to "add21"
    Warning (275081): Converted element name(s) from "add2[2]" to "add22"
    Warning (275081): Converted element name(s) from "add2[3]" to "add23"
    Warning (275081): Converted element name(s) from "add2[4]" to "add24"
    Warning (275081): Converted element name(s) from "add2[5]" to "add25"
    Warning (275081): Converted element name(s) from "add2[6]" to "add26"
    Warning (275081): Converted element name(s) from "add2[7]" to "add27"
    Warning (275081): Converted element name(s) from "add2[3]" to "add23"
    Warning (275081): Converted element name(s) from "add2[0]" to "add20"
    Warning (275081): Converted element name(s) from "add2[2]" to "add22"
    Warning (275081): Converted element name(s) from "add2[1]" to "add21"
    Warning (275081): Converted element name(s) from "add2[7..0]" to "add27..0"
    Warning (275081): Converted element name(s) from "add2[7]" to "add27"
    Warning (275081): Converted element name(s) from "add2[6]" to "add26"
    Warning (275081): Converted element name(s) from "add2[5]" to "add25"
    Warning (275081): Converted element name(s) from "add2[4]" to "add24"
    Warning (275081): Converted element name(s) from "add2[3]" to "add23"
    Warning (275081): Converted element name(s) from "add2[2]" to "add22"
    Warning (275081): Converted element name(s) from "add2[1]" to "add21"
    Warning (275081): Converted element name(s) from "add2[0]" to "add20"
Info (12128): Elaborating entity "DECODER" for hierarchy "DECODER:inst"
Info (12128): Elaborating entity "REG2" for hierarchy "REG2:IR"
Info (12128): Elaborating entity "CPIR" for hierarchy "CPIR:inst29"
Info (12128): Elaborating entity "SIG" for hierarchy "SIG:inst9"
Info (12128): Elaborating entity "24DECODER" for hierarchy "SIG:inst9|24DECODER:inst1"
Info (12128): Elaborating entity "CNT" for hierarchy "SIG:inst9|CNT:inst2"
Info (12128): Elaborating entity "SIGNAL" for hierarchy "SIGNAL:inst30"
Info (12128): Elaborating entity "SEL" for hierarchy "SEL:inst22"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst5"
Info (12128): Elaborating entity "74181" for hierarchy "ALU:inst5|74181:inst"
Info (12130): Elaborated megafunction instantiation "ALU:inst5|74181:inst"
Info (12128): Elaborating entity "RA" for hierarchy "RA:inst14"
Info (12128): Elaborating entity "CPR0" for hierarchy "CPR0:inst12"
Info (12128): Elaborating entity "MA" for hierarchy "MA:inst6"
Info (12128): Elaborating entity "SELRAM" for hierarchy "SELRAM:SELRAM"
Info (12128): Elaborating entity "21SEL" for hierarchy "SELRAM:SELRAM|21SEL:inst"
Info (12128): Elaborating entity "RDNOT" for hierarchy "RDNOT:inst4"
Info (12128): Elaborating entity "CNOT" for hierarchy "CNOT:inst3"
Info (12128): Elaborating entity "74125" for hierarchy "74125:inst48"
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:inst15"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:inst15|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM:inst15|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM:inst15|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fqj1.tdf
    Info (12023): Found entity 1: altsyncram_fqj1
Info (12128): Elaborating entity "altsyncram_fqj1" for hierarchy "RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d3a2.tdf
    Info (12023): Found entity 1: altsyncram_d3a2
Info (12128): Elaborating entity "altsyncram_d3a2" for hierarchy "RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "REG" for hierarchy "REG:MAR"
Info (12128): Elaborating entity "CPMAR" for hierarchy "CPMAR:inst18"
Info (12128): Elaborating entity "RB" for hierarchy "RB:inst11"
Info (12128): Elaborating entity "CPR1" for hierarchy "CPR1:inst2"
Info (12128): Elaborating entity "PB" for hierarchy "PB:inst8"
Info (12128): Elaborating entity "CPPC" for hierarchy "CPPC:inst40"
Info (12128): Elaborating entity "CN" for hierarchy "CN:inst19"
Info (12128): Elaborating entity "M" for hierarchy "M:inst36"
Info (12128): Elaborating entity "S0" for hierarchy "S0:inst51"
Info (12128): Elaborating entity "S1" for hierarchy "S1:inst34"
Info (12128): Elaborating entity "S2" for hierarchy "S2:inst17"
Info (12128): Elaborating entity "S3" for hierarchy "S3:inst23"
Info (12128): Elaborating entity "MUL" for hierarchy "MUL:inst7"
Info (12128): Elaborating entity "74285" for hierarchy "MUL:inst7|74285:inst"
Info (12130): Elaborated megafunction instantiation "MUL:inst7|74285:inst"
Info (12128): Elaborating entity "74284" for hierarchy "MUL:inst7|74284:inst1"
Info (12130): Elaborated megafunction instantiation "MUL:inst7|74284:inst1"
Info (13014): Ignored 39 buffer(s)
    Info (13019): Ignored 39 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "74125:inst48|inst" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74125:inst48|inst1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74125:inst48|inst2" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74125:inst48|inst3" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74125:inst48|inst4" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74125:inst48|inst5" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74125:inst48|inst6" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74125:inst48|inst7" feeding internal logic into a wire
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CPMAR:inst18|inst8~synth
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer RDNOT:inst4|inst~synth
    Warning (19017): Found clock multiplexer RA:inst14|inst1~synth
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 432 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 417 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 116 warnings
    Info: Peak virtual memory: 4680 megabytes
    Info: Processing ended: Mon Dec 16 14:12:39 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:03


