
set_global_assignment -name VERILOG_FILE Verilog/generated/Arrays/Arrays_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Arrays/Arrays_TopLevel_QuSoCModule_CPU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Arrays/Arrays_TopLevel_QuSoCModule_CPU_RISCVModule_ALU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Arrays/Arrays_TopLevel_QuSoCModule_CPU_RISCVModule_CMP.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Arrays/Arrays_TopLevel_QuSoCModule_CPU_RISCVModule_ID.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Arrays/Arrays_TopLevel_QuSoCModule_CPU_RISCVModule_Regs.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Arrays/Arrays_TopLevel_QuSoCModule_CSCounterModule.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerInf/BlinkerInf_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerInf/BlinkerInf_TopLevel_QuSoCModule_CPU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerInf/BlinkerInf_TopLevel_QuSoCModule_CPU_RISCVModule_ALU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerInf/BlinkerInf_TopLevel_QuSoCModule_CPU_RISCVModule_CMP.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerInf/BlinkerInf_TopLevel_QuSoCModule_CPU_RISCVModule_ID.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerInf/BlinkerInf_TopLevel_QuSoCModule_CPU_RISCVModule_Regs.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerInf/BlinkerInf_TopLevel_QuSoCModule_CSCounterModule.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerSim/BlinkerSim_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerSim/BlinkerSim_TopLevel_QuSoCModule_CPU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerSim/BlinkerSim_TopLevel_QuSoCModule_CPU_RISCVModule_ALU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerSim/BlinkerSim_TopLevel_QuSoCModule_CPU_RISCVModule_CMP.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerSim/BlinkerSim_TopLevel_QuSoCModule_CPU_RISCVModule_ID.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerSim/BlinkerSim_TopLevel_QuSoCModule_CPU_RISCVModule_Regs.v
set_global_assignment -name VERILOG_FILE Verilog/generated/BlinkerSim/BlinkerSim_TopLevel_QuSoCModule_CSCounterModule.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Counter/Counter_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Counter/Counter_TopLevel_QuSoCModule_CPU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Counter/Counter_TopLevel_QuSoCModule_CPU_RISCVModule_ALU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Counter/Counter_TopLevel_QuSoCModule_CPU_RISCVModule_CMP.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Counter/Counter_TopLevel_QuSoCModule_CPU_RISCVModule_ID.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Counter/Counter_TopLevel_QuSoCModule_CPU_RISCVModule_Regs.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Counter/Counter_TopLevel_QuSoCModule_CSCounterModule.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Fibonacci/Fibonacci_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Fibonacci/Fibonacci_TopLevel_QuSoCModule_CPU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Fibonacci/Fibonacci_TopLevel_QuSoCModule_CPU_RISCVModule_ALU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Fibonacci/Fibonacci_TopLevel_QuSoCModule_CPU_RISCVModule_CMP.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Fibonacci/Fibonacci_TopLevel_QuSoCModule_CPU_RISCVModule_ID.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Fibonacci/Fibonacci_TopLevel_QuSoCModule_CPU_RISCVModule_Regs.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Fibonacci/Fibonacci_TopLevel_QuSoCModule_CSCounterModule.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Recursion/Recursion_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Recursion/Recursion_TopLevel_QuSoCModule_CPU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Recursion/Recursion_TopLevel_QuSoCModule_CPU_RISCVModule_ALU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Recursion/Recursion_TopLevel_QuSoCModule_CPU_RISCVModule_CMP.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Recursion/Recursion_TopLevel_QuSoCModule_CPU_RISCVModule_ID.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Recursion/Recursion_TopLevel_QuSoCModule_CPU_RISCVModule_Regs.v
set_global_assignment -name VERILOG_FILE Verilog/generated/Recursion/Recursion_TopLevel_QuSoCModule_CSCounterModule.v
