INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhis/min_max_without_comparator/min_max_without_comparator.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhis/min_max_without_comparator/min_max_without_comparator.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
