{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 17:23:59 2018 " "Info: Processing started: Sun Nov 04 17:23:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trigger -c trigger " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off trigger -c trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "parametr.v " "Warning: Can't analyze file -- file parametr.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a trigger.sv(7) " "Info (10281): Verilog HDL Declaration information at trigger.sv(7): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b trigger.sv(8) " "Info (10281): Verilog HDL Declaration information at trigger.sv(8): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c trigger.sv(9) " "Info (10281): Verilog HDL Declaration information at trigger.sv(9): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Info: Found entity 1: trigger" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametr.sv 1 0 " "Info: Found 1 design units, including 0 entities, in source file parametr.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parametr (SystemVerilog) " "Info: Found design unit 1: parametr (SystemVerilog)" {  } { { "parametr.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/parametr.sv" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "trigger " "Info: Elaborating entity \"trigger\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q trigger.sv(30) " "Warning (10240): Verilog HDL Always Construct warning at trigger.sv(30): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A trigger.sv(41) " "Warning (10235): Verilog HDL Always Construct warning at trigger.sv(41): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B trigger.sv(41) " "Warning (10235): Verilog HDL Always Construct warning at trigger.sv(41): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C trigger.sv(42) " "Warning (10235): Verilog HDL Always Construct warning at trigger.sv(42): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_mult trigger.sv(43) " "Warning (10235): Verilog HDL Always Construct warning at trigger.sv(43): variable \"data_mult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_summ trigger.sv(43) " "Warning (10235): Verilog HDL Always Construct warning at trigger.sv(43): variable \"data_summ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_mult trigger.sv(37) " "Warning (10240): Verilog HDL Always Construct warning at trigger.sv(37): inferring latch(es) for variable \"data_mult\", which holds its previous value in one or more paths through the always construct" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_summ trigger.sv(37) " "Warning (10240): Verilog HDL Always Construct warning at trigger.sv(37): inferring latch(es) for variable \"data_summ\", which holds its previous value in one or more paths through the always construct" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[0\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[0\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[1\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[1\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[2\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[2\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[3\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[3\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[4\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[4\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[5\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[5\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[6\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[6\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[7\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[7\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[8\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[8\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[9\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[9\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[10\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[10\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[11\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[11\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[12\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[12\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[13\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[13\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[14\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[14\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_summ\[15\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_summ\[15\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[0\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[0\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[1\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[1\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[2\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[2\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[3\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[3\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[4\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[4\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[5\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[5\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[6\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[6\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[7\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[7\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[8\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[8\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[9\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[9\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[10\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[10\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[11\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[11\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[12\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[12\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[13\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[13\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[14\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[14\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mult\[15\] trigger.sv(37) " "Info (10041): Inferred latch for \"data_mult\[15\]\" at trigger.sv(37)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q trigger.sv(30) " "Info (10041): Inferred latch for \"q\" at trigger.sv(30)" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "trigger.sv" "Mult1" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 41 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 41 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Info: Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 41 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6us.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_6us.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6us " "Info: Found entity 1: mult_6us" {  } { { "db/mult_6us.tdf" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/db/mult_6us.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "140 " "Info: Ignored 140 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "140 " "Info: Ignored 140 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_6us:auto_generated\|le3a\[9\] " "Info (17048): Logic cell \"lpm_mult:Mult1\|mult_6us:auto_generated\|le3a\[9\]\"" {  } { { "db/mult_6us.tdf" "le3a\[9\]" { Text "C:/Users/Артем/Desktop/PakQuartus/3/db/mult_6us.tdf" 42 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_6us:auto_generated\|le5a\[9\] " "Info (17048): Logic cell \"lpm_mult:Mult1\|mult_6us:auto_generated\|le5a\[9\]\"" {  } { { "db/mult_6us.tdf" "le5a\[9\]" { Text "C:/Users/Артем/Desktop/PakQuartus/3/db/mult_6us.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_6us:auto_generated\|le6a\[9\] " "Info (17048): Logic cell \"lpm_mult:Mult1\|mult_6us:auto_generated\|le6a\[9\]\"" {  } { { "db/mult_6us.tdf" "le6a\[9\]" { Text "C:/Users/Артем/Desktop/PakQuartus/3/db/mult_6us.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_6us:auto_generated\|le7a\[8\] " "Info (17048): Logic cell \"lpm_mult:Mult1\|mult_6us:auto_generated\|le7a\[8\]\"" {  } { { "db/mult_6us.tdf" "le7a\[8\]" { Text "C:/Users/Артем/Desktop/PakQuartus/3/db/mult_6us.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_6us:auto_generated\|le4a\[9\] " "Info (17048): Logic cell \"lpm_mult:Mult1\|mult_6us:auto_generated\|le4a\[9\]\"" {  } { { "db/mult_6us.tdf" "le4a\[9\]" { Text "C:/Users/Артем/Desktop/PakQuartus/3/db/mult_6us.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Артем/Desktop/PakQuartus/3/trigger.map.smsg " "Info: Generated suppressed messages file C:/Users/Артем/Desktop/PakQuartus/3/trigger.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "Warning (15610): No output dependent on input pin \"rst\"" {  } { { "trigger.sv" "" { Text "C:/Users/Артем/Desktop/PakQuartus/3/trigger.sv" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Info: Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Info: Implemented 30 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Info: Implemented 164 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 17:24:06 2018 " "Info: Processing ended: Sun Nov 04 17:24:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
