
*** Running vivado
    with args -log Lab2I2Cphase1summer2021ZMJ.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab2I2Cphase1summer2021ZMJ.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Lab2I2Cphase1summer2021ZMJ.tcl -notrace
Command: synth_design -top Lab2I2Cphase1summer2021ZMJ -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1168 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 395.273 ; gain = 96.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab2I2Cphase1summer2021ZMJ' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/Lab2I2Cphase1summer2021JJS.v:10]
	Parameter FirstByte bound to: 8'b10010101 
	Parameter BaudRate bound to: 20'b00000011101010011000 
	Parameter ClockFrequency bound to: 30'b000011100100111000011100000000 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Projects/Vivado/lab2/lab2.runs/synth_1/.Xil/Vivado-3812-LAPTOP-FH4P3DTM/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/Projects/Vivado/lab2/lab2.runs/synth_1/.Xil/Vivado-3812-LAPTOP-FH4P3DTM/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'I2C_BaudRateGenerator' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_BaudRateGenerator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'I2C_BaudRateGenerator' (2#1) [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_BaudRateGenerator.v:9]
INFO: [Synth 8-6157] synthesizing module 'ClockedPositiveOneShot' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/ClockedPositiveOneShot.v:7]
	Parameter State0 bound to: 0 - type: integer 
	Parameter State1 bound to: 1 - type: integer 
	Parameter State2 bound to: 2 - type: integer 
	Parameter State3 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockedPositiveOneShot' (3#1) [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/ClockedPositiveOneShot.v:7]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller_phase1_ZMJ' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_Controller_phase1_temp.v:15]
	Parameter InitialState bound to: 3'b000 
	Parameter StartState bound to: 3'b001 
	Parameter LoadState bound to: 3'b010 
	Parameter WriteState bound to: 3'b011 
	Parameter AcknowledgeState bound to: 3'b100 
	Parameter TransitState bound to: 3'b101 
	Parameter StopState bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'DelayTimeReset' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/DelayTimeReset.v:7]
	Parameter MaxCount bound to: 3 - type: integer 
	Parameter NumberOfBits bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayTimeReset' (4#1) [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/DelayTimeReset.v:7]
INFO: [Synth 8-6157] synthesizing module 'ClockedNegativeOneShot' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/ClockedNegativeOneShot.v:7]
	Parameter State0 bound to: 0 - type: integer 
	Parameter State1 bound to: 1 - type: integer 
	Parameter State2 bound to: 2 - type: integer 
	Parameter State3 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockedNegativeOneShot' (5#1) [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/ClockedNegativeOneShot.v:7]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller_phase1_ZMJ' (6#1) [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_Controller_phase1_temp.v:15]
INFO: [Synth 8-6157] synthesizing module 'I2C_DataUnit' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_DataUnit.v:11]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I2C_ShiftRegister' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_ShiftRegister.v:8]
	Parameter LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_ShiftRegister' (7#1) [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_ShiftRegister.v:8]
INFO: [Synth 8-6157] synthesizing module 'I2C_SDAmodule' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_SDAmodule_temp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_SDAmodule' (8#1) [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_SDAmodule_temp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I2C_DataUnit' (9#1) [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_DataUnit.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Lab2I2Cphase1summer2021ZMJ' (10#1) [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/Lab2I2Cphase1summer2021JJS.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 451.469 ; gain = 152.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 451.469 ; gain = 152.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 451.469 ; gain = 152.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/Vivado/lab2/lab2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'SystemClock'
Finished Parsing XDC File [d:/Projects/Vivado/lab2/lab2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'SystemClock'
Parsing XDC File [D:/Projects/Vivado/lab2/lab2.srcs/constrs_1/new/lab2_1_xdc.xdc]
Finished Parsing XDC File [D:/Projects/Vivado/lab2/lab2.srcs/constrs_1/new/lab2_1_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/Vivado/lab2/lab2.srcs/constrs_1/new/lab2_1_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab2I2Cphase1summer2021ZMJ_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab2I2Cphase1summer2021ZMJ_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 786.766 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 786.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 786.766 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 786.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 786.766 ; gain = 487.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 786.766 ; gain = 487.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock. (constraint file  d:/Projects/Vivado/lab2/lab2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock. (constraint file  d:/Projects/Vivado/lab2/lab2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for SystemClock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 786.766 ; gain = 487.820
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "OneShot" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "OneShot" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'I2C_Controller_phase1_ZMJ'
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'WriteLoad_reg' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_Controller_phase1_temp.v:92]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            InitialState |                          0000001 |                              000
              StartState |                          0000010 |                              001
               LoadState |                          0000100 |                              010
              WriteState |                          0001000 |                              011
        AcknowledgeState |                          0010000 |                              100
            TransitState |                          0100000 |                              101
               StopState |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'I2C_Controller_phase1_ZMJ'
WARNING: [Synth 8-327] inferring latch for variable 'ReadorWrite_reg' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_Controller_phase1_temp.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'ShiftorHold_reg' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_Controller_phase1_temp.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'Select_reg' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_Controller_phase1_temp.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'BaudEnable_reg' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_Controller_phase1_temp.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'StartStopAck_reg' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_Controller_phase1_temp.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'ClearDelayLoop_reg' [D:/Projects/Vivado/lab2/lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_Controller_phase1_temp.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 786.766 ; gain = 487.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module I2C_BaudRateGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ClockedPositiveOneShot 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module DelayTimeReset 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ClockedNegativeOneShot 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module I2C_Controller_phase1_ZMJ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
Module I2C_ShiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module I2C_SDAmodule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ControlUnit/DelayUnit/Timeout" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 786.766 ; gain = 487.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'SystemClock/clk_out_60M' to pin 'SystemClock/bbstub_clk_out_60M/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 786.766 ; gain = 487.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 799.531 ; gain = 500.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 801.562 ; gain = 502.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 801.562 ; gain = 502.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 801.562 ; gain = 502.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 801.562 ; gain = 502.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 801.562 ; gain = 502.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 801.562 ; gain = 502.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 801.562 ; gain = 502.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    12|
|3     |LUT1      |     2|
|4     |LUT2      |    27|
|5     |LUT3      |    10|
|6     |LUT4      |     6|
|7     |LUT5      |     7|
|8     |LUT6      |     8|
|9     |FDRE      |    60|
|10    |FDSE      |     2|
|11    |LD        |     7|
|12    |IBUF      |     2|
|13    |IOBUF     |     1|
|14    |OBUF      |     2|
+------+----------+------+

Report Instance Areas: 
+------+-------------------+--------------------------+------+
|      |Instance           |Module                    |Cells |
+------+-------------------+--------------------------+------+
|1     |top                |                          |   148|
|2     |  BaudUnit         |I2C_BaudRateGenerator     |    41|
|3     |  ControlUnit      |I2C_Controller_phase1_ZMJ |    80|
|4     |    DelayUnit      |DelayTimeReset            |    37|
|5     |    OneShotUnitNeg |ClockedNegativeOneShot    |     6|
|6     |    OneShotUnitPos |ClockedPositiveOneShot_0  |     5|
|7     |  DataUnit         |I2C_DataUnit              |    16|
|8     |    ShiftUnit      |I2C_ShiftRegister         |    16|
|9     |  gooneshot        |ClockedPositiveOneShot    |     4|
+------+-------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 801.562 ; gain = 502.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 801.562 ; gain = 167.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 801.562 ; gain = 502.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 804.418 ; gain = 515.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.418 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Vivado/lab2/lab2.runs/synth_1/Lab2I2Cphase1summer2021ZMJ.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab2I2Cphase1summer2021ZMJ_utilization_synth.rpt -pb Lab2I2Cphase1summer2021ZMJ_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 11 22:48:41 2021...
