{
  "module_name": "dcn_1_0_offset.h",
  "hash_id": "829f69afad2cd1b1a83733dd2bbe1118dae80f4b92816422b0d7be91cddc5a36",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h",
  "human_readable_source": " \n#ifndef _dcn_1_0_OFFSET_HEADER\n#define _dcn_1_0_OFFSET_HEADER\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n#define mmVGA_MEM_WRITE_PAGE_ADDR                                                                      0x0000\n#define mmVGA_MEM_WRITE_PAGE_ADDR_BASE_IDX                                                             0\n#define mmVGA_MEM_READ_PAGE_ADDR                                                                       0x0001\n#define mmVGA_MEM_READ_PAGE_ADDR_BASE_IDX                                                              0\n\n\n\n\n#define mmCRTC8_IDX                                                                                    0x002d\n#define mmCRTC8_IDX_BASE_IDX                                                                           1\n#define mmCRTC8_DATA                                                                                   0x002d\n#define mmCRTC8_DATA_BASE_IDX                                                                          1\n#define mmGENFC_WT                                                                                     0x002e\n#define mmGENFC_WT_BASE_IDX                                                                            1\n#define mmGENS1                                                                                        0x002e\n#define mmGENS1_BASE_IDX                                                                               1\n#define mmATTRDW                                                                                       0x0030\n#define mmATTRDW_BASE_IDX                                                                              1\n#define mmATTRX                                                                                        0x0030\n#define mmATTRX_BASE_IDX                                                                               1\n#define mmATTRDR                                                                                       0x0030\n#define mmATTRDR_BASE_IDX                                                                              1\n#define mmGENMO_WT                                                                                     0x0030\n#define mmGENMO_WT_BASE_IDX                                                                            1\n#define mmGENS0                                                                                        0x0030\n#define mmGENS0_BASE_IDX                                                                               1\n#define mmGENENB                                                                                       0x0030\n#define mmGENENB_BASE_IDX                                                                              1\n#define mmSEQ8_IDX                                                                                     0x0031\n#define mmSEQ8_IDX_BASE_IDX                                                                            1\n#define mmSEQ8_DATA                                                                                    0x0031\n#define mmSEQ8_DATA_BASE_IDX                                                                           1\n#define mmDAC_MASK                                                                                     0x0031\n#define mmDAC_MASK_BASE_IDX                                                                            1\n#define mmDAC_R_INDEX                                                                                  0x0031\n#define mmDAC_R_INDEX_BASE_IDX                                                                         1\n#define mmDAC_W_INDEX                                                                                  0x0032\n#define mmDAC_W_INDEX_BASE_IDX                                                                         1\n#define mmDAC_DATA                                                                                     0x0032\n#define mmDAC_DATA_BASE_IDX                                                                            1\n#define mmGENFC_RD                                                                                     0x0032\n#define mmGENFC_RD_BASE_IDX                                                                            1\n#define mmGENMO_RD                                                                                     0x0033\n#define mmGENMO_RD_BASE_IDX                                                                            1\n#define mmGRPH8_IDX                                                                                    0x0033\n#define mmGRPH8_IDX_BASE_IDX                                                                           1\n#define mmGRPH8_DATA                                                                                   0x0033\n#define mmGRPH8_DATA_BASE_IDX                                                                          1\n#define mmCRTC8_IDX_1                                                                                  0x0035\n#define mmCRTC8_IDX_1_BASE_IDX                                                                         1\n#define mmCRTC8_DATA_1                                                                                 0x0035\n#define mmCRTC8_DATA_1_BASE_IDX                                                                        1\n#define mmGENFC_WT_1                                                                                   0x0036\n#define mmGENFC_WT_1_BASE_IDX                                                                          1\n#define mmGENS1_1                                                                                      0x0036\n#define mmGENS1_1_BASE_IDX                                                                             1\n\n\n\n\n#define mmCORB_WRITE_POINTER                                                                           0x0000\n#define mmCORB_WRITE_POINTER_BASE_IDX                                                                  0\n#define mmCORB_READ_POINTER                                                                            0x0000\n#define mmCORB_READ_POINTER_BASE_IDX                                                                   0\n#define mmCORB_CONTROL                                                                                 0x0001\n#define mmCORB_CONTROL_BASE_IDX                                                                        0\n#define mmCORB_STATUS                                                                                  0x0001\n#define mmCORB_STATUS_BASE_IDX                                                                         0\n#define mmCORB_SIZE                                                                                    0x0001\n#define mmCORB_SIZE_BASE_IDX                                                                           0\n#define mmRIRB_LOWER_BASE_ADDRESS                                                                      0x0002\n#define mmRIRB_LOWER_BASE_ADDRESS_BASE_IDX                                                             0\n#define mmRIRB_UPPER_BASE_ADDRESS                                                                      0x0003\n#define mmRIRB_UPPER_BASE_ADDRESS_BASE_IDX                                                             0\n#define mmRIRB_WRITE_POINTER                                                                           0x0004\n#define mmRIRB_WRITE_POINTER_BASE_IDX                                                                  0\n#define mmRESPONSE_INTERRUPT_COUNT                                                                     0x0004\n#define mmRESPONSE_INTERRUPT_COUNT_BASE_IDX                                                            0\n#define mmRIRB_CONTROL                                                                                 0x0005\n#define mmRIRB_CONTROL_BASE_IDX                                                                        0\n#define mmRIRB_STATUS                                                                                  0x0005\n#define mmRIRB_STATUS_BASE_IDX                                                                         0\n#define mmRIRB_SIZE                                                                                    0x0005\n#define mmRIRB_SIZE_BASE_IDX                                                                           0\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE                                                           0x0006\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_BASE_IDX                                                  0\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                                      0x0006\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                             0\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                                     0x0006\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                            0\n#define mmIMMEDIATE_RESPONSE_INPUT_INTERFACE                                                           0x0007\n#define mmIMMEDIATE_RESPONSE_INPUT_INTERFACE_BASE_IDX                                                  0\n#define mmIMMEDIATE_COMMAND_STATUS                                                                     0x0008\n#define mmIMMEDIATE_COMMAND_STATUS_BASE_IDX                                                            0\n#define mmDMA_POSITION_LOWER_BASE_ADDRESS                                                              0x000a\n#define mmDMA_POSITION_LOWER_BASE_ADDRESS_BASE_IDX                                                     0\n#define mmDMA_POSITION_UPPER_BASE_ADDRESS                                                              0x000b\n#define mmDMA_POSITION_UPPER_BASE_ADDRESS_BASE_IDX                                                     0\n#define mmWALL_CLOCK_COUNTER_ALIAS                                                                     0x074c\n#define mmWALL_CLOCK_COUNTER_ALIAS_BASE_IDX                                                            1\n\n\n\n\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                           0x0006\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                  0\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                          0x0006\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                 0\n\n\n\n\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA                                            0x0006\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA_BASE_IDX                                   0\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX                                           0x0006\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX_BASE_IDX                                  0\n\n\n\n\n#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                               0x0006\n#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                      0\n#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                              0x0006\n#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                     0\n\n\n\n\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                      0x000e\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                             0\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                         0x000f\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                0\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                    0x0010\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                           0\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                        0x0011\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                               0\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                               0x0012\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                      0\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                  0x0012\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                         0\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                          0x0014\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                          0x0015\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                   0x0761\n#define mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX          1\n\n\n\n\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                      0x0016\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                             0\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                         0x0017\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                0\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                    0x0018\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                           0\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                        0x0019\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                               0\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                               0x001a\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                      0\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                  0x001a\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                         0\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                          0x001c\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                          0x001d\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                   0x0769\n#define mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX          1\n\n\n\n\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                      0x001e\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                             0\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                         0x001f\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                0\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                    0x0020\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                           0\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                        0x0021\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                               0\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                               0x0022\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                      0\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                  0x0022\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                         0\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                          0x0024\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                          0x0025\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                   0x0771\n#define mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX          1\n\n\n\n\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                      0x0026\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                             0\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                         0x0027\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                0\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                    0x0028\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                           0\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                        0x0029\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                               0\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                               0x002a\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                      0\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                  0x002a\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                         0\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                          0x002c\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                          0x002d\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                   0x0779\n#define mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX          1\n\n\n\n\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                      0x002e\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                             0\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                         0x002f\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                0\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                    0x0030\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                           0\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                        0x0031\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                               0\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                               0x0032\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                      0\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                  0x0032\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                         0\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                          0x0034\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                          0x0035\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                   0x0781\n#define mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX          1\n\n\n\n\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                      0x0036\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                             0\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                         0x0037\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                0\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                    0x0038\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                           0\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                        0x0039\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                               0\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                               0x003a\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                      0\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                  0x003a\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                         0\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                          0x003c\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                          0x003d\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                   0x0789\n#define mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX          1\n\n\n\n\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                      0x003e\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                             0\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                         0x003f\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                0\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                    0x0040\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                           0\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                        0x0041\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                               0\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                               0x0042\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                      0\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                  0x0042\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                         0\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                          0x0044\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                          0x0045\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                   0x0791\n#define mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX          1\n\n\n\n\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                      0x0046\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                             0\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                         0x0047\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                0\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                    0x0048\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                           0\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                        0x0049\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                               0\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                               0x004a\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                      0\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                  0x004a\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                         0\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                          0x004c\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                          0x004d\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                 0\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                   0x0799\n#define mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX          1\n\n\n\n\n\n\n\n\n\n\n\n\n#define mmVGA_RENDER_CONTROL                                                                           0x0000\n#define mmVGA_RENDER_CONTROL_BASE_IDX                                                                  1\n#define mmVGA_SEQUENCER_RESET_CONTROL                                                                  0x0001\n#define mmVGA_SEQUENCER_RESET_CONTROL_BASE_IDX                                                         1\n#define mmVGA_MODE_CONTROL                                                                             0x0002\n#define mmVGA_MODE_CONTROL_BASE_IDX                                                                    1\n#define mmVGA_SURFACE_PITCH_SELECT                                                                     0x0003\n#define mmVGA_SURFACE_PITCH_SELECT_BASE_IDX                                                            1\n#define mmVGA_MEMORY_BASE_ADDRESS                                                                      0x0004\n#define mmVGA_MEMORY_BASE_ADDRESS_BASE_IDX                                                             1\n#define mmVGA_DISPBUF1_SURFACE_ADDR                                                                    0x0006\n#define mmVGA_DISPBUF1_SURFACE_ADDR_BASE_IDX                                                           1\n#define mmVGA_DISPBUF2_SURFACE_ADDR                                                                    0x0008\n#define mmVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX                                                           1\n#define mmVGA_MEMORY_BASE_ADDRESS_HIGH                                                                 0x0009\n#define mmVGA_MEMORY_BASE_ADDRESS_HIGH_BASE_IDX                                                        1\n#define mmVGA_HDP_CONTROL                                                                              0x000a\n#define mmVGA_HDP_CONTROL_BASE_IDX                                                                     1\n#define mmVGA_CACHE_CONTROL                                                                            0x000b\n#define mmVGA_CACHE_CONTROL_BASE_IDX                                                                   1\n#define mmD1VGA_CONTROL                                                                                0x000c\n#define mmD1VGA_CONTROL_BASE_IDX                                                                       1\n#define mmD2VGA_CONTROL                                                                                0x000e\n#define mmD2VGA_CONTROL_BASE_IDX                                                                       1\n#define mmVGA_STATUS                                                                                   0x0010\n#define mmVGA_STATUS_BASE_IDX                                                                          1\n#define mmVGA_INTERRUPT_CONTROL                                                                        0x0011\n#define mmVGA_INTERRUPT_CONTROL_BASE_IDX                                                               1\n#define mmVGA_STATUS_CLEAR                                                                             0x0012\n#define mmVGA_STATUS_CLEAR_BASE_IDX                                                                    1\n#define mmVGA_INTERRUPT_STATUS                                                                         0x0013\n#define mmVGA_INTERRUPT_STATUS_BASE_IDX                                                                1\n#define mmVGA_MAIN_CONTROL                                                                             0x0014\n#define mmVGA_MAIN_CONTROL_BASE_IDX                                                                    1\n#define mmVGA_TEST_CONTROL                                                                             0x0015\n#define mmVGA_TEST_CONTROL_BASE_IDX                                                                    1\n#define mmVGA_QOS_CTRL                                                                                 0x0018\n#define mmVGA_QOS_CTRL_BASE_IDX                                                                        1\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n#define mmD3VGA_CONTROL                                                                                0x0038\n#define mmD3VGA_CONTROL_BASE_IDX                                                                       1\n#define mmD4VGA_CONTROL                                                                                0x0039\n#define mmD4VGA_CONTROL_BASE_IDX                                                                       1\n#define mmD5VGA_CONTROL                                                                                0x003a\n#define mmD5VGA_CONTROL_BASE_IDX                                                                       1\n#define mmD6VGA_CONTROL                                                                                0x003b\n#define mmD6VGA_CONTROL_BASE_IDX                                                                       1\n#define mmVGA_SOURCE_SELECT                                                                            0x003c\n#define mmVGA_SOURCE_SELECT_BASE_IDX                                                                   1\n\n\n\n\n#define mmPHYPLLA_PIXCLK_RESYNC_CNTL                                                                   0x0040\n#define mmPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmPHYPLLB_PIXCLK_RESYNC_CNTL                                                                   0x0041\n#define mmPHYPLLB_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmPHYPLLC_PIXCLK_RESYNC_CNTL                                                                   0x0042\n#define mmPHYPLLC_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmPHYPLLD_PIXCLK_RESYNC_CNTL                                                                   0x0043\n#define mmPHYPLLD_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmDP_DTO_DBUF_EN                                                                               0x0044\n#define mmDP_DTO_DBUF_EN_BASE_IDX                                                                      1\n#define mmDPREFCLK_CGTT_BLK_CTRL_REG                                                                   0x0048\n#define mmDPREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                          1\n#define mmREFCLK_CNTL                                                                                  0x0049\n#define mmREFCLK_CNTL_BASE_IDX                                                                         1\n#define mmMIPI_CLK_CNTL                                                                                0x004a\n#define mmMIPI_CLK_CNTL_BASE_IDX                                                                       1\n#define mmREFCLK_CGTT_BLK_CTRL_REG                                                                     0x004b\n#define mmREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmPHYPLLE_PIXCLK_RESYNC_CNTL                                                                   0x004c\n#define mmPHYPLLE_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmDCCG_PERFMON_CNTL2                                                                           0x004e\n#define mmDCCG_PERFMON_CNTL2_BASE_IDX                                                                  1\n#define mmDSICLK_CGTT_BLK_CTRL_REG                                                                     0x004f\n#define mmDSICLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmDCCG_CBUS_WRCMD_DELAY                                                                        0x0050\n#define mmDCCG_CBUS_WRCMD_DELAY_BASE_IDX                                                               1\n#define mmDCCG_DS_DTO_INCR                                                                             0x0053\n#define mmDCCG_DS_DTO_INCR_BASE_IDX                                                                    1\n#define mmDCCG_DS_DTO_MODULO                                                                           0x0054\n#define mmDCCG_DS_DTO_MODULO_BASE_IDX                                                                  1\n#define mmDCCG_DS_CNTL                                                                                 0x0055\n#define mmDCCG_DS_CNTL_BASE_IDX                                                                        1\n#define mmDCCG_DS_HW_CAL_INTERVAL                                                                      0x0056\n#define mmDCCG_DS_HW_CAL_INTERVAL_BASE_IDX                                                             1\n#define mmSYMCLKG_CLOCK_ENABLE                                                                         0x0057\n#define mmSYMCLKG_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmDPREFCLK_CNTL                                                                                0x0058\n#define mmDPREFCLK_CNTL_BASE_IDX                                                                       1\n#define mmAOMCLK0_CNTL                                                                                 0x0059\n#define mmAOMCLK0_CNTL_BASE_IDX                                                                        1\n#define mmAOMCLK1_CNTL                                                                                 0x005a\n#define mmAOMCLK1_CNTL_BASE_IDX                                                                        1\n#define mmAOMCLK2_CNTL                                                                                 0x005b\n#define mmAOMCLK2_CNTL_BASE_IDX                                                                        1\n#define mmDCCG_AUDIO_DTO2_PHASE                                                                        0x005c\n#define mmDCCG_AUDIO_DTO2_PHASE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO2_MODULO                                                                       0x005d\n#define mmDCCG_AUDIO_DTO2_MODULO_BASE_IDX                                                              1\n#define mmDCE_VERSION                                                                                  0x005e\n#define mmDCE_VERSION_BASE_IDX                                                                         1\n#define mmPHYPLLG_PIXCLK_RESYNC_CNTL                                                                   0x005f\n#define mmPHYPLLG_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmDCCG_GTC_CNTL                                                                                0x0060\n#define mmDCCG_GTC_CNTL_BASE_IDX                                                                       1\n#define mmDCCG_GTC_DTO_INCR                                                                            0x0061\n#define mmDCCG_GTC_DTO_INCR_BASE_IDX                                                                   1\n#define mmDCCG_GTC_DTO_MODULO                                                                          0x0062\n#define mmDCCG_GTC_DTO_MODULO_BASE_IDX                                                                 1\n#define mmDCCG_GTC_CURRENT                                                                             0x0063\n#define mmDCCG_GTC_CURRENT_BASE_IDX                                                                    1\n#define mmMIPI_DTO_CNTL                                                                                0x0065\n#define mmMIPI_DTO_CNTL_BASE_IDX                                                                       1\n#define mmMIPI_DTO_PHASE                                                                               0x0066\n#define mmMIPI_DTO_PHASE_BASE_IDX                                                                      1\n#define mmMIPI_DTO_MODULO                                                                              0x0067\n#define mmMIPI_DTO_MODULO_BASE_IDX                                                                     1\n#define mmDAC_CLK_ENABLE                                                                               0x0068\n#define mmDAC_CLK_ENABLE_BASE_IDX                                                                      1\n#define mmDVO_CLK_ENABLE                                                                               0x0069\n#define mmDVO_CLK_ENABLE_BASE_IDX                                                                      1\n#define mmAVSYNC_COUNTER_WRITE                                                                         0x006a\n#define mmAVSYNC_COUNTER_WRITE_BASE_IDX                                                                1\n#define mmAVSYNC_COUNTER_CONTROL                                                                       0x006b\n#define mmAVSYNC_COUNTER_CONTROL_BASE_IDX                                                              1\n#define mmAVSYNC_COUNTER_READ                                                                          0x006f\n#define mmAVSYNC_COUNTER_READ_BASE_IDX                                                                 1\n#define mmMILLISECOND_TIME_BASE_DIV                                                                    0x0070\n#define mmMILLISECOND_TIME_BASE_DIV_BASE_IDX                                                           1\n#define mmDISPCLK_FREQ_CHANGE_CNTL                                                                     0x0071\n#define mmDISPCLK_FREQ_CHANGE_CNTL_BASE_IDX                                                            1\n#define mmDC_MEM_GLOBAL_PWR_REQ_CNTL                                                                   0x0072\n#define mmDC_MEM_GLOBAL_PWR_REQ_CNTL_BASE_IDX                                                          1\n#define mmDCCG_PERFMON_CNTL                                                                            0x0073\n#define mmDCCG_PERFMON_CNTL_BASE_IDX                                                                   1\n#define mmDCCG_GATE_DISABLE_CNTL                                                                       0x0074\n#define mmDCCG_GATE_DISABLE_CNTL_BASE_IDX                                                              1\n#define mmDISPCLK_CGTT_BLK_CTRL_REG                                                                    0x0075\n#define mmDISPCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                           1\n#define mmSOCCLK_CGTT_BLK_CTRL_REG                                                                     0x0076\n#define mmSOCCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmDCCG_CAC_STATUS                                                                              0x0077\n#define mmDCCG_CAC_STATUS_BASE_IDX                                                                     1\n#define mmPIXCLK1_RESYNC_CNTL                                                                          0x0078\n#define mmPIXCLK1_RESYNC_CNTL_BASE_IDX                                                                 1\n#define mmPIXCLK2_RESYNC_CNTL                                                                          0x0079\n#define mmPIXCLK2_RESYNC_CNTL_BASE_IDX                                                                 1\n#define mmPIXCLK0_RESYNC_CNTL                                                                          0x007a\n#define mmPIXCLK0_RESYNC_CNTL_BASE_IDX                                                                 1\n#define mmMICROSECOND_TIME_BASE_DIV                                                                    0x007b\n#define mmMICROSECOND_TIME_BASE_DIV_BASE_IDX                                                           1\n#define mmDCCG_GATE_DISABLE_CNTL2                                                                      0x007c\n#define mmDCCG_GATE_DISABLE_CNTL2_BASE_IDX                                                             1\n#define mmSYMCLK_CGTT_BLK_CTRL_REG                                                                     0x007d\n#define mmSYMCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmPHYPLLF_PIXCLK_RESYNC_CNTL                                                                   0x007e\n#define mmPHYPLLF_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define mmDCCG_DISP_CNTL_REG                                                                           0x007f\n#define mmDCCG_DISP_CNTL_REG_BASE_IDX                                                                  1\n#define mmOTG0_PIXEL_RATE_CNTL                                                                         0x0080\n#define mmOTG0_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define mmDP_DTO0_PHASE                                                                                0x0081\n#define mmDP_DTO0_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO0_MODULO                                                                               0x0082\n#define mmDP_DTO0_MODULO_BASE_IDX                                                                      1\n#define mmOTG0_PHYPLL_PIXEL_RATE_CNTL                                                                  0x0083\n#define mmOTG0_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define mmOTG1_PIXEL_RATE_CNTL                                                                         0x0084\n#define mmOTG1_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define mmDP_DTO1_PHASE                                                                                0x0085\n#define mmDP_DTO1_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO1_MODULO                                                                               0x0086\n#define mmDP_DTO1_MODULO_BASE_IDX                                                                      1\n#define mmOTG1_PHYPLL_PIXEL_RATE_CNTL                                                                  0x0087\n#define mmOTG1_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define mmOTG2_PIXEL_RATE_CNTL                                                                         0x0088\n#define mmOTG2_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define mmDP_DTO2_PHASE                                                                                0x0089\n#define mmDP_DTO2_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO2_MODULO                                                                               0x008a\n#define mmDP_DTO2_MODULO_BASE_IDX                                                                      1\n#define mmOTG2_PHYPLL_PIXEL_RATE_CNTL                                                                  0x008b\n#define mmOTG2_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define mmOTG3_PIXEL_RATE_CNTL                                                                         0x008c\n#define mmOTG3_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define mmDP_DTO3_PHASE                                                                                0x008d\n#define mmDP_DTO3_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO3_MODULO                                                                               0x008e\n#define mmDP_DTO3_MODULO_BASE_IDX                                                                      1\n#define mmOTG3_PHYPLL_PIXEL_RATE_CNTL                                                                  0x008f\n#define mmOTG3_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define mmOTG4_PIXEL_RATE_CNTL                                                                         0x0090\n#define mmOTG4_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define mmDP_DTO4_PHASE                                                                                0x0091\n#define mmDP_DTO4_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO4_MODULO                                                                               0x0092\n#define mmDP_DTO4_MODULO_BASE_IDX                                                                      1\n#define mmOTG4_PHYPLL_PIXEL_RATE_CNTL                                                                  0x0093\n#define mmOTG4_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define mmOTG5_PIXEL_RATE_CNTL                                                                         0x0094\n#define mmOTG5_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define mmDP_DTO5_PHASE                                                                                0x0095\n#define mmDP_DTO5_PHASE_BASE_IDX                                                                       1\n#define mmDP_DTO5_MODULO                                                                               0x0096\n#define mmDP_DTO5_MODULO_BASE_IDX                                                                      1\n#define mmOTG5_PHYPLL_PIXEL_RATE_CNTL                                                                  0x0097\n#define mmOTG5_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define mmDPPCLK_CGTT_BLK_CTRL_REG                                                                     0x0098\n#define mmDPPCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define mmSYMCLKA_CLOCK_ENABLE                                                                         0x00a0\n#define mmSYMCLKA_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmSYMCLKB_CLOCK_ENABLE                                                                         0x00a1\n#define mmSYMCLKB_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmSYMCLKC_CLOCK_ENABLE                                                                         0x00a2\n#define mmSYMCLKC_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmSYMCLKD_CLOCK_ENABLE                                                                         0x00a3\n#define mmSYMCLKD_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmSYMCLKE_CLOCK_ENABLE                                                                         0x00a4\n#define mmSYMCLKE_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmSYMCLKF_CLOCK_ENABLE                                                                         0x00a5\n#define mmSYMCLKF_CLOCK_ENABLE_BASE_IDX                                                                1\n#define mmDCCG_SOFT_RESET                                                                              0x00a6\n#define mmDCCG_SOFT_RESET_BASE_IDX                                                                     1\n#define mmDVOACLKD_CNTL                                                                                0x00a8\n#define mmDVOACLKD_CNTL_BASE_IDX                                                                       1\n#define mmDVOACLKC_MVP_CNTL                                                                            0x00a9\n#define mmDVOACLKC_MVP_CNTL_BASE_IDX                                                                   1\n#define mmDVOACLKC_CNTL                                                                                0x00aa\n#define mmDVOACLKC_CNTL_BASE_IDX                                                                       1\n#define mmDCCG_AUDIO_DTO_SOURCE                                                                        0x00ab\n#define mmDCCG_AUDIO_DTO_SOURCE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO0_PHASE                                                                        0x00ac\n#define mmDCCG_AUDIO_DTO0_PHASE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO0_MODULE                                                                       0x00ad\n#define mmDCCG_AUDIO_DTO0_MODULE_BASE_IDX                                                              1\n#define mmDCCG_AUDIO_DTO1_PHASE                                                                        0x00ae\n#define mmDCCG_AUDIO_DTO1_PHASE_BASE_IDX                                                               1\n#define mmDCCG_AUDIO_DTO1_MODULE                                                                       0x00af\n#define mmDCCG_AUDIO_DTO1_MODULE_BASE_IDX                                                              1\n#define mmDCCG_VSYNC_OTG0_LATCH_VALUE                                                                  0x00b0\n#define mmDCCG_VSYNC_OTG0_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG1_LATCH_VALUE                                                                  0x00b1\n#define mmDCCG_VSYNC_OTG1_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG2_LATCH_VALUE                                                                  0x00b2\n#define mmDCCG_VSYNC_OTG2_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG3_LATCH_VALUE                                                                  0x00b3\n#define mmDCCG_VSYNC_OTG3_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG4_LATCH_VALUE                                                                  0x00b4\n#define mmDCCG_VSYNC_OTG4_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_OTG5_LATCH_VALUE                                                                  0x00b5\n#define mmDCCG_VSYNC_OTG5_LATCH_VALUE_BASE_IDX                                                         1\n#define mmDCCG_VSYNC_CNT_CTRL                                                                          0x00b8\n#define mmDCCG_VSYNC_CNT_CTRL_BASE_IDX                                                                 1\n#define mmDCCG_VSYNC_CNT_INT_CTRL                                                                      0x00b9\n#define mmDCCG_VSYNC_CNT_INT_CTRL_BASE_IDX                                                             1\n#define mmDCCG_TEST_CLK_SEL                                                                            0x00be\n#define mmDCCG_TEST_CLK_SEL_BASE_IDX                                                                   1\n\n\n\n\n#define mmDENTIST_DISPCLK_CNTL                                                                         0x0064\n#define mmDENTIST_DISPCLK_CNTL_BASE_IDX                                                                1\n\n\n\n\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL                                                                 0x0000\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL2                                                                0x0001\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON0_PERFCOUNTER_STATE                                                                0x0002\n#define mmDC_PERFMON0_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON0_PERFMON_CNTL                                                                     0x0003\n#define mmDC_PERFMON0_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON0_PERFMON_CNTL2                                                                    0x0004\n#define mmDC_PERFMON0_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC                                                          0x0005\n#define mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON0_PERFMON_CVALUE_LOW                                                               0x0006\n#define mmDC_PERFMON0_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON0_PERFMON_HI                                                                       0x0007\n#define mmDC_PERFMON0_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON0_PERFMON_LOW                                                                      0x0008\n#define mmDC_PERFMON0_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL                                                                 0x000c\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL2                                                                0x000d\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON1_PERFCOUNTER_STATE                                                                0x000e\n#define mmDC_PERFMON1_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON1_PERFMON_CNTL                                                                     0x000f\n#define mmDC_PERFMON1_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON1_PERFMON_CNTL2                                                                    0x0010\n#define mmDC_PERFMON1_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC                                                          0x0011\n#define mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON1_PERFMON_CVALUE_LOW                                                               0x0012\n#define mmDC_PERFMON1_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON1_PERFMON_HI                                                                       0x0013\n#define mmDC_PERFMON1_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON1_PERFMON_LOW                                                                      0x0014\n#define mmDC_PERFMON1_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmPLL_MACRO_CNTL_RESERVED0                                                                     0x0018\n#define mmPLL_MACRO_CNTL_RESERVED0_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED1                                                                     0x0019\n#define mmPLL_MACRO_CNTL_RESERVED1_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED2                                                                     0x001a\n#define mmPLL_MACRO_CNTL_RESERVED2_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED3                                                                     0x001b\n#define mmPLL_MACRO_CNTL_RESERVED3_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED4                                                                     0x001c\n#define mmPLL_MACRO_CNTL_RESERVED4_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED5                                                                     0x001d\n#define mmPLL_MACRO_CNTL_RESERVED5_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED6                                                                     0x001e\n#define mmPLL_MACRO_CNTL_RESERVED6_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED7                                                                     0x001f\n#define mmPLL_MACRO_CNTL_RESERVED7_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED8                                                                     0x0020\n#define mmPLL_MACRO_CNTL_RESERVED8_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED9                                                                     0x0021\n#define mmPLL_MACRO_CNTL_RESERVED9_BASE_IDX                                                            2\n#define mmPLL_MACRO_CNTL_RESERVED10                                                                    0x0022\n#define mmPLL_MACRO_CNTL_RESERVED10_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED11                                                                    0x0023\n#define mmPLL_MACRO_CNTL_RESERVED11_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED12                                                                    0x0024\n#define mmPLL_MACRO_CNTL_RESERVED12_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED13                                                                    0x0025\n#define mmPLL_MACRO_CNTL_RESERVED13_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED14                                                                    0x0026\n#define mmPLL_MACRO_CNTL_RESERVED14_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED15                                                                    0x0027\n#define mmPLL_MACRO_CNTL_RESERVED15_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED16                                                                    0x0028\n#define mmPLL_MACRO_CNTL_RESERVED16_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED17                                                                    0x0029\n#define mmPLL_MACRO_CNTL_RESERVED17_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED18                                                                    0x002a\n#define mmPLL_MACRO_CNTL_RESERVED18_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED19                                                                    0x002b\n#define mmPLL_MACRO_CNTL_RESERVED19_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED20                                                                    0x002c\n#define mmPLL_MACRO_CNTL_RESERVED20_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED21                                                                    0x002d\n#define mmPLL_MACRO_CNTL_RESERVED21_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED22                                                                    0x002e\n#define mmPLL_MACRO_CNTL_RESERVED22_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED23                                                                    0x002f\n#define mmPLL_MACRO_CNTL_RESERVED23_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED24                                                                    0x0030\n#define mmPLL_MACRO_CNTL_RESERVED24_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED25                                                                    0x0031\n#define mmPLL_MACRO_CNTL_RESERVED25_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED26                                                                    0x0032\n#define mmPLL_MACRO_CNTL_RESERVED26_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED27                                                                    0x0033\n#define mmPLL_MACRO_CNTL_RESERVED27_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED28                                                                    0x0034\n#define mmPLL_MACRO_CNTL_RESERVED28_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED29                                                                    0x0035\n#define mmPLL_MACRO_CNTL_RESERVED29_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED30                                                                    0x0036\n#define mmPLL_MACRO_CNTL_RESERVED30_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED31                                                                    0x0037\n#define mmPLL_MACRO_CNTL_RESERVED31_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED32                                                                    0x0038\n#define mmPLL_MACRO_CNTL_RESERVED32_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED33                                                                    0x0039\n#define mmPLL_MACRO_CNTL_RESERVED33_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED34                                                                    0x003a\n#define mmPLL_MACRO_CNTL_RESERVED34_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED35                                                                    0x003b\n#define mmPLL_MACRO_CNTL_RESERVED35_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED36                                                                    0x003c\n#define mmPLL_MACRO_CNTL_RESERVED36_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED37                                                                    0x003d\n#define mmPLL_MACRO_CNTL_RESERVED37_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED38                                                                    0x003e\n#define mmPLL_MACRO_CNTL_RESERVED38_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED39                                                                    0x003f\n#define mmPLL_MACRO_CNTL_RESERVED39_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED40                                                                    0x0040\n#define mmPLL_MACRO_CNTL_RESERVED40_BASE_IDX                                                           2\n#define mmPLL_MACRO_CNTL_RESERVED41                                                                    0x0041\n#define mmPLL_MACRO_CNTL_RESERVED41_BASE_IDX                                                           2\n\n\n\n\n#define mmRBBMIF_TIMEOUT                                                                               0x0055\n#define mmRBBMIF_TIMEOUT_BASE_IDX                                                                      2\n#define mmRBBMIF_STATUS                                                                                0x0056\n#define mmRBBMIF_STATUS_BASE_IDX                                                                       2\n#define mmRBBMIF_INT_STATUS                                                                            0x0057\n#define mmRBBMIF_INT_STATUS_BASE_IDX                                                                   2\n#define mmRBBMIF_TIMEOUT_DIS                                                                           0x0058\n#define mmRBBMIF_TIMEOUT_DIS_BASE_IDX                                                                  2\n#define mmRBBMIF_STATUS_FLAG                                                                           0x0059\n#define mmRBBMIF_STATUS_FLAG_BASE_IDX                                                                  2\n\n\n\n\n#define mmDOMAIN0_PG_CONFIG                                                                            0x008a\n#define mmDOMAIN0_PG_CONFIG_BASE_IDX                                                                   2\n#define mmDOMAIN0_PG_STATUS                                                                            0x008b\n#define mmDOMAIN0_PG_STATUS_BASE_IDX                                                                   2\n#define mmDOMAIN1_PG_CONFIG                                                                            0x008c\n#define mmDOMAIN1_PG_CONFIG_BASE_IDX                                                                   2\n#define mmDOMAIN1_PG_STATUS                                                                            0x008d\n#define mmDOMAIN1_PG_STATUS_BASE_IDX                                                                   2\n#define mmDOMAIN2_PG_CONFIG                                                                            0x008e\n#define mmDOMAIN2_PG_CONFIG_BASE_IDX                                                                   2\n#define mmDOMAIN2_PG_STATUS                                                                            0x008f\n#define mmDOMAIN2_PG_STATUS_BASE_IDX                                                                   2\n#define mmDOMAIN3_PG_CONFIG                                                                            0x0090\n#define mmDOMAIN3_PG_CONFIG_BASE_IDX                                                                   2\n#define mmDOMAIN3_PG_STATUS                                                                            0x0091\n#define mmDOMAIN3_PG_STATUS_BASE_IDX                                                                   2\n#define mmDOMAIN4_PG_CONFIG                                                                            0x0092\n#define mmDOMAIN4_PG_CONFIG_BASE_IDX                                                                   2\n#define mmDOMAIN4_PG_STATUS                                                                            0x0093\n#define mmDOMAIN4_PG_STATUS_BASE_IDX                                                                   2\n#define mmDOMAIN5_PG_CONFIG                                                                            0x0094\n#define mmDOMAIN5_PG_CONFIG_BASE_IDX                                                                   2\n#define mmDOMAIN5_PG_STATUS                                                                            0x0095\n#define mmDOMAIN5_PG_STATUS_BASE_IDX                                                                   2\n#define mmDOMAIN6_PG_CONFIG                                                                            0x0096\n#define mmDOMAIN6_PG_CONFIG_BASE_IDX                                                                   2\n#define mmDOMAIN6_PG_STATUS                                                                            0x0097\n#define mmDOMAIN6_PG_STATUS_BASE_IDX                                                                   2\n#define mmDOMAIN7_PG_CONFIG                                                                            0x0098\n#define mmDOMAIN7_PG_CONFIG_BASE_IDX                                                                   2\n#define mmDOMAIN7_PG_STATUS                                                                            0x0099\n#define mmDOMAIN7_PG_STATUS_BASE_IDX                                                                   2\n#define mmDOMAIN8_PG_CONFIG                                                                            0x009a\n#define mmDOMAIN8_PG_CONFIG_BASE_IDX                                                                   2\n#define mmDOMAIN8_PG_STATUS                                                                            0x009b\n#define mmDOMAIN8_PG_STATUS_BASE_IDX                                                                   2\n#define mmDOMAIN9_PG_CONFIG                                                                            0x009c\n#define mmDOMAIN9_PG_CONFIG_BASE_IDX                                                                   2\n#define mmDOMAIN9_PG_STATUS                                                                            0x009d\n#define mmDOMAIN9_PG_STATUS_BASE_IDX                                                                   2\n#define mmDOMAIN10_PG_CONFIG                                                                           0x009e\n#define mmDOMAIN10_PG_CONFIG_BASE_IDX                                                                  2\n#define mmDOMAIN10_PG_STATUS                                                                           0x009f\n#define mmDOMAIN10_PG_STATUS_BASE_IDX                                                                  2\n#define mmDOMAIN11_PG_CONFIG                                                                           0x00a0\n#define mmDOMAIN11_PG_CONFIG_BASE_IDX                                                                  2\n#define mmDOMAIN11_PG_STATUS                                                                           0x00a1\n#define mmDOMAIN11_PG_STATUS_BASE_IDX                                                                  2\n#define mmDOMAIN12_PG_CONFIG                                                                           0x00a2\n#define mmDOMAIN12_PG_CONFIG_BASE_IDX                                                                  2\n#define mmDOMAIN12_PG_STATUS                                                                           0x00a3\n#define mmDOMAIN12_PG_STATUS_BASE_IDX                                                                  2\n#define mmDOMAIN13_PG_CONFIG                                                                           0x00a4\n#define mmDOMAIN13_PG_CONFIG_BASE_IDX                                                                  2\n#define mmDOMAIN13_PG_STATUS                                                                           0x00a5\n#define mmDOMAIN13_PG_STATUS_BASE_IDX                                                                  2\n#define mmDOMAIN14_PG_CONFIG                                                                           0x00a6\n#define mmDOMAIN14_PG_CONFIG_BASE_IDX                                                                  2\n#define mmDOMAIN14_PG_STATUS                                                                           0x00a7\n#define mmDOMAIN14_PG_STATUS_BASE_IDX                                                                  2\n#define mmDOMAIN15_PG_CONFIG                                                                           0x00a8\n#define mmDOMAIN15_PG_CONFIG_BASE_IDX                                                                  2\n#define mmDOMAIN15_PG_STATUS                                                                           0x00a9\n#define mmDOMAIN15_PG_STATUS_BASE_IDX                                                                  2\n#define mmDCPG_INTERRUPT_STATUS                                                                        0x00aa\n#define mmDCPG_INTERRUPT_STATUS_BASE_IDX                                                               2\n#define mmDCPG_INTERRUPT_CONTROL_1                                                                     0x00ab\n#define mmDCPG_INTERRUPT_CONTROL_1_BASE_IDX                                                            2\n#define mmDCPG_INTERRUPT_CONTROL_2                                                                     0x00ac\n#define mmDCPG_INTERRUPT_CONTROL_2_BASE_IDX                                                            2\n#define mmDC_IP_REQUEST_CNTL                                                                           0x00ad\n#define mmDC_IP_REQUEST_CNTL_BASE_IDX                                                                  2\n#define mmDC_PGCNTL_STATUS_REG                                                                         0x00ae\n#define mmDC_PGCNTL_STATUS_REG_BASE_IDX                                                                2\n\n\n\n\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL                                                                 0x00be\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL2                                                                0x00bf\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON2_PERFCOUNTER_STATE                                                                0x00c0\n#define mmDC_PERFMON2_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON2_PERFMON_CNTL                                                                     0x00c1\n#define mmDC_PERFMON2_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON2_PERFMON_CNTL2                                                                    0x00c2\n#define mmDC_PERFMON2_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC                                                          0x00c3\n#define mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON2_PERFMON_CVALUE_LOW                                                               0x00c4\n#define mmDC_PERFMON2_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON2_PERFMON_HI                                                                       0x00c5\n#define mmDC_PERFMON2_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON2_PERFMON_LOW                                                                      0x00c6\n#define mmDC_PERFMON2_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmCC_DC_PIPE_DIS                                                                               0x00ca\n#define mmCC_DC_PIPE_DIS_BASE_IDX                                                                      2\n#define mmDMU_CLK_CNTL                                                                                 0x00cb\n#define mmDMU_CLK_CNTL_BASE_IDX                                                                        2\n#define mmDMU_MEM_PWR_CNTL                                                                             0x00cc\n#define mmDMU_MEM_PWR_CNTL_BASE_IDX                                                                    2\n#define mmDMCU_SMU_INTERRUPT_CNTL                                                                      0x00cd\n#define mmDMCU_SMU_INTERRUPT_CNTL_BASE_IDX                                                             2\n#define mmSMU_INTERRUPT_CONTROL                                                                        0x00ce\n#define mmSMU_INTERRUPT_CONTROL_BASE_IDX                                                               2\n\n\n\n\n#define mmDMCU_CTRL                                                                                    0x00da\n#define mmDMCU_CTRL_BASE_IDX                                                                           2\n#define mmDMCU_STATUS                                                                                  0x00db\n#define mmDMCU_STATUS_BASE_IDX                                                                         2\n#define mmDMCU_PC_START_ADDR                                                                           0x00dc\n#define mmDMCU_PC_START_ADDR_BASE_IDX                                                                  2\n#define mmDMCU_FW_START_ADDR                                                                           0x00dd\n#define mmDMCU_FW_START_ADDR_BASE_IDX                                                                  2\n#define mmDMCU_FW_END_ADDR                                                                             0x00de\n#define mmDMCU_FW_END_ADDR_BASE_IDX                                                                    2\n#define mmDMCU_FW_ISR_START_ADDR                                                                       0x00df\n#define mmDMCU_FW_ISR_START_ADDR_BASE_IDX                                                              2\n#define mmDMCU_FW_CS_HI                                                                                0x00e0\n#define mmDMCU_FW_CS_HI_BASE_IDX                                                                       2\n#define mmDMCU_FW_CS_LO                                                                                0x00e1\n#define mmDMCU_FW_CS_LO_BASE_IDX                                                                       2\n#define mmDMCU_RAM_ACCESS_CTRL                                                                         0x00e2\n#define mmDMCU_RAM_ACCESS_CTRL_BASE_IDX                                                                2\n#define mmDMCU_ERAM_WR_CTRL                                                                            0x00e3\n#define mmDMCU_ERAM_WR_CTRL_BASE_IDX                                                                   2\n#define mmDMCU_ERAM_WR_DATA                                                                            0x00e4\n#define mmDMCU_ERAM_WR_DATA_BASE_IDX                                                                   2\n#define mmDMCU_ERAM_RD_CTRL                                                                            0x00e5\n#define mmDMCU_ERAM_RD_CTRL_BASE_IDX                                                                   2\n#define mmDMCU_ERAM_RD_DATA                                                                            0x00e6\n#define mmDMCU_ERAM_RD_DATA_BASE_IDX                                                                   2\n#define mmDMCU_IRAM_WR_CTRL                                                                            0x00e7\n#define mmDMCU_IRAM_WR_CTRL_BASE_IDX                                                                   2\n#define mmDMCU_IRAM_WR_DATA                                                                            0x00e8\n#define mmDMCU_IRAM_WR_DATA_BASE_IDX                                                                   2\n#define mmDMCU_IRAM_RD_CTRL                                                                            0x00e9\n#define mmDMCU_IRAM_RD_CTRL_BASE_IDX                                                                   2\n#define mmDMCU_IRAM_RD_DATA                                                                            0x00ea\n#define mmDMCU_IRAM_RD_DATA_BASE_IDX                                                                   2\n#define mmDMCU_EVENT_TRIGGER                                                                           0x00eb\n#define mmDMCU_EVENT_TRIGGER_BASE_IDX                                                                  2\n#define mmDMCU_UC_INTERNAL_INT_STATUS                                                                  0x00ec\n#define mmDMCU_UC_INTERNAL_INT_STATUS_BASE_IDX                                                         2\n#define mmDMCU_SS_INTERRUPT_CNTL_STATUS                                                                0x00ed\n#define mmDMCU_SS_INTERRUPT_CNTL_STATUS_BASE_IDX                                                       2\n#define mmDMCU_INTERRUPT_STATUS                                                                        0x00ee\n#define mmDMCU_INTERRUPT_STATUS_BASE_IDX                                                               2\n#define mmDMCU_INTERRUPT_STATUS_1                                                                      0x00ef\n#define mmDMCU_INTERRUPT_STATUS_1_BASE_IDX                                                             2\n#define mmDMCU_INTERRUPT_TO_HOST_EN_MASK                                                               0x00f0\n#define mmDMCU_INTERRUPT_TO_HOST_EN_MASK_BASE_IDX                                                      2\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK                                                                 0x00f1\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_BASE_IDX                                                        2\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_1                                                               0x00f2\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_1_BASE_IDX                                                      2\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL                                                            0x00f3\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_BASE_IDX                                                   2\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1                                                          0x00f4\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1_BASE_IDX                                                 2\n#define mmDC_DMCU_SCRATCH                                                                              0x00f5\n#define mmDC_DMCU_SCRATCH_BASE_IDX                                                                     2\n#define mmDMCU_INT_CNT                                                                                 0x00f6\n#define mmDMCU_INT_CNT_BASE_IDX                                                                        2\n#define mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS                                                               0x00f7\n#define mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS_BASE_IDX                                                      2\n#define mmDMCU_UC_CLK_GATING_CNTL                                                                      0x00f8\n#define mmDMCU_UC_CLK_GATING_CNTL_BASE_IDX                                                             2\n#define mmMASTER_COMM_DATA_REG1                                                                        0x00f9\n#define mmMASTER_COMM_DATA_REG1_BASE_IDX                                                               2\n#define mmMASTER_COMM_DATA_REG2                                                                        0x00fa\n#define mmMASTER_COMM_DATA_REG2_BASE_IDX                                                               2\n#define mmMASTER_COMM_DATA_REG3                                                                        0x00fb\n#define mmMASTER_COMM_DATA_REG3_BASE_IDX                                                               2\n#define mmMASTER_COMM_CMD_REG                                                                          0x00fc\n#define mmMASTER_COMM_CMD_REG_BASE_IDX                                                                 2\n#define mmMASTER_COMM_CNTL_REG                                                                         0x00fd\n#define mmMASTER_COMM_CNTL_REG_BASE_IDX                                                                2\n#define mmSLAVE_COMM_DATA_REG1                                                                         0x00fe\n#define mmSLAVE_COMM_DATA_REG1_BASE_IDX                                                                2\n#define mmSLAVE_COMM_DATA_REG2                                                                         0x00ff\n#define mmSLAVE_COMM_DATA_REG2_BASE_IDX                                                                2\n#define mmSLAVE_COMM_DATA_REG3                                                                         0x0100\n#define mmSLAVE_COMM_DATA_REG3_BASE_IDX                                                                2\n#define mmSLAVE_COMM_CMD_REG                                                                           0x0101\n#define mmSLAVE_COMM_CMD_REG_BASE_IDX                                                                  2\n#define mmSLAVE_COMM_CNTL_REG                                                                          0x0102\n#define mmSLAVE_COMM_CNTL_REG_BASE_IDX                                                                 2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS1                                                               0x0105\n#define mmDMCU_PERFMON_INTERRUPT_STATUS1_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS2                                                               0x0106\n#define mmDMCU_PERFMON_INTERRUPT_STATUS2_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS3                                                               0x0107\n#define mmDMCU_PERFMON_INTERRUPT_STATUS3_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS4                                                               0x0108\n#define mmDMCU_PERFMON_INTERRUPT_STATUS4_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_STATUS5                                                               0x0109\n#define mmDMCU_PERFMON_INTERRUPT_STATUS5_BASE_IDX                                                      2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1                                                        0x010a\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2                                                        0x010b\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3                                                        0x010c\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4                                                        0x010d\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5                                                        0x010e\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5_BASE_IDX                                               2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1                                                   0x010f\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1_BASE_IDX                                          2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2                                                   0x0110\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2_BASE_IDX                                          2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3                                                   0x0111\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3_BASE_IDX                                          2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4                                                   0x0112\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4_BASE_IDX                                          2\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5                                                   0x0113\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5_BASE_IDX                                          2\n#define mmDMCU_DPRX_INTERRUPT_STATUS1                                                                  0x0114\n#define mmDMCU_DPRX_INTERRUPT_STATUS1_BASE_IDX                                                         2\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1                                                           0x0115\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1_BASE_IDX                                                  2\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1                                                      0x0116\n#define mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1_BASE_IDX                                             2\n#define mmDMCU_INTERRUPT_STATUS_CONTINUE                                                               0x0119\n#define mmDMCU_INTERRUPT_STATUS_CONTINUE_BASE_IDX                                                      2\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_CONTINUE                                                        0x011a\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK_CONTINUE_BASE_IDX                                               2\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONTINUE                                                   0x011b\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONTINUE_BASE_IDX                                          2\n#define mmDMCU_INT_CNT_CONTINUE                                                                        0x011c\n#define mmDMCU_INT_CNT_CONTINUE_BASE_IDX                                                               2\n\n\n\n\n#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE                                                         0x0126\n#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE_BASE_IDX                                                2\n#define mmDC_GPU_TIMER_START_POSITION_VSTARTUP                                                         0x0127\n#define mmDC_GPU_TIMER_START_POSITION_VSTARTUP_BASE_IDX                                                2\n#define mmDC_GPU_TIMER_READ                                                                            0x0128\n#define mmDC_GPU_TIMER_READ_BASE_IDX                                                                   2\n#define mmDC_GPU_TIMER_READ_CNTL                                                                       0x0129\n#define mmDC_GPU_TIMER_READ_CNTL_BASE_IDX                                                              2\n#define mmDISP_INTERRUPT_STATUS                                                                        0x012a\n#define mmDISP_INTERRUPT_STATUS_BASE_IDX                                                               2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE                                                               0x012b\n#define mmDISP_INTERRUPT_STATUS_CONTINUE_BASE_IDX                                                      2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE2                                                              0x012c\n#define mmDISP_INTERRUPT_STATUS_CONTINUE2_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE3                                                              0x012d\n#define mmDISP_INTERRUPT_STATUS_CONTINUE3_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE4                                                              0x012e\n#define mmDISP_INTERRUPT_STATUS_CONTINUE4_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE5                                                              0x012f\n#define mmDISP_INTERRUPT_STATUS_CONTINUE5_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE6                                                              0x0130\n#define mmDISP_INTERRUPT_STATUS_CONTINUE6_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE7                                                              0x0131\n#define mmDISP_INTERRUPT_STATUS_CONTINUE7_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE8                                                              0x0132\n#define mmDISP_INTERRUPT_STATUS_CONTINUE8_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE9                                                              0x0133\n#define mmDISP_INTERRUPT_STATUS_CONTINUE9_BASE_IDX                                                     2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE10                                                             0x0134\n#define mmDISP_INTERRUPT_STATUS_CONTINUE10_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE11                                                             0x0135\n#define mmDISP_INTERRUPT_STATUS_CONTINUE11_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE12                                                             0x0136\n#define mmDISP_INTERRUPT_STATUS_CONTINUE12_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE13                                                             0x0137\n#define mmDISP_INTERRUPT_STATUS_CONTINUE13_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE14                                                             0x0138\n#define mmDISP_INTERRUPT_STATUS_CONTINUE14_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE15                                                             0x0139\n#define mmDISP_INTERRUPT_STATUS_CONTINUE15_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE16                                                             0x013a\n#define mmDISP_INTERRUPT_STATUS_CONTINUE16_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE17                                                             0x013b\n#define mmDISP_INTERRUPT_STATUS_CONTINUE17_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE18                                                             0x013c\n#define mmDISP_INTERRUPT_STATUS_CONTINUE18_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE19                                                             0x013d\n#define mmDISP_INTERRUPT_STATUS_CONTINUE19_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE20                                                             0x013e\n#define mmDISP_INTERRUPT_STATUS_CONTINUE20_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE21                                                             0x013f\n#define mmDISP_INTERRUPT_STATUS_CONTINUE21_BASE_IDX                                                    2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE22                                                             0x0140\n#define mmDISP_INTERRUPT_STATUS_CONTINUE22_BASE_IDX                                                    2\n#define mmDC_GPU_TIMER_START_POSITION_VREADY                                                           0x0141\n#define mmDC_GPU_TIMER_START_POSITION_VREADY_BASE_IDX                                                  2\n#define mmDC_GPU_TIMER_START_POSITION_FLIP                                                             0x0142\n#define mmDC_GPU_TIMER_START_POSITION_FLIP_BASE_IDX                                                    2\n#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE_NO_LOCK                                                 0x0143\n#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE_NO_LOCK_BASE_IDX                                        2\n#define mmDC_GPU_TIMER_START_POSITION_FLIP_AWAY                                                        0x0144\n#define mmDC_GPU_TIMER_START_POSITION_FLIP_AWAY_BASE_IDX                                               2\n\n\n\n\n#define mmCNV0_WB_ENABLE                                                                               0x01da\n#define mmCNV0_WB_ENABLE_BASE_IDX                                                                      2\n#define mmCNV0_WB_EC_CONFIG                                                                            0x01db\n#define mmCNV0_WB_EC_CONFIG_BASE_IDX                                                                   2\n#define mmCNV0_CNV_MODE                                                                                0x01dc\n#define mmCNV0_CNV_MODE_BASE_IDX                                                                       2\n#define mmCNV0_CNV_WINDOW_START                                                                        0x01dd\n#define mmCNV0_CNV_WINDOW_START_BASE_IDX                                                               2\n#define mmCNV0_CNV_WINDOW_SIZE                                                                         0x01de\n#define mmCNV0_CNV_WINDOW_SIZE_BASE_IDX                                                                2\n#define mmCNV0_CNV_UPDATE                                                                              0x01df\n#define mmCNV0_CNV_UPDATE_BASE_IDX                                                                     2\n#define mmCNV0_CNV_SOURCE_SIZE                                                                         0x01e0\n#define mmCNV0_CNV_SOURCE_SIZE_BASE_IDX                                                                2\n#define mmCNV0_CNV_CSC_CONTROL                                                                         0x01e1\n#define mmCNV0_CNV_CSC_CONTROL_BASE_IDX                                                                2\n#define mmCNV0_CNV_CSC_C11_C12                                                                         0x01e2\n#define mmCNV0_CNV_CSC_C11_C12_BASE_IDX                                                                2\n#define mmCNV0_CNV_CSC_C13_C14                                                                         0x01e3\n#define mmCNV0_CNV_CSC_C13_C14_BASE_IDX                                                                2\n#define mmCNV0_CNV_CSC_C21_C22                                                                         0x01e4\n#define mmCNV0_CNV_CSC_C21_C22_BASE_IDX                                                                2\n#define mmCNV0_CNV_CSC_C23_C24                                                                         0x01e5\n#define mmCNV0_CNV_CSC_C23_C24_BASE_IDX                                                                2\n#define mmCNV0_CNV_CSC_C31_C32                                                                         0x01e6\n#define mmCNV0_CNV_CSC_C31_C32_BASE_IDX                                                                2\n#define mmCNV0_CNV_CSC_C33_C34                                                                         0x01e7\n#define mmCNV0_CNV_CSC_C33_C34_BASE_IDX                                                                2\n#define mmCNV0_CNV_CSC_ROUND_OFFSET_R                                                                  0x01e8\n#define mmCNV0_CNV_CSC_ROUND_OFFSET_R_BASE_IDX                                                         2\n#define mmCNV0_CNV_CSC_ROUND_OFFSET_G                                                                  0x01e9\n#define mmCNV0_CNV_CSC_ROUND_OFFSET_G_BASE_IDX                                                         2\n#define mmCNV0_CNV_CSC_ROUND_OFFSET_B                                                                  0x01ea\n#define mmCNV0_CNV_CSC_ROUND_OFFSET_B_BASE_IDX                                                         2\n#define mmCNV0_CNV_CSC_CLAMP_R                                                                         0x01eb\n#define mmCNV0_CNV_CSC_CLAMP_R_BASE_IDX                                                                2\n#define mmCNV0_CNV_CSC_CLAMP_G                                                                         0x01ec\n#define mmCNV0_CNV_CSC_CLAMP_G_BASE_IDX                                                                2\n#define mmCNV0_CNV_CSC_CLAMP_B                                                                         0x01ed\n#define mmCNV0_CNV_CSC_CLAMP_B_BASE_IDX                                                                2\n#define mmCNV0_CNV_TEST_CNTL                                                                           0x01ee\n#define mmCNV0_CNV_TEST_CNTL_BASE_IDX                                                                  2\n#define mmCNV0_CNV_TEST_CRC_RED                                                                        0x01ef\n#define mmCNV0_CNV_TEST_CRC_RED_BASE_IDX                                                               2\n#define mmCNV0_CNV_TEST_CRC_GREEN                                                                      0x01f0\n#define mmCNV0_CNV_TEST_CRC_GREEN_BASE_IDX                                                             2\n#define mmCNV0_CNV_TEST_CRC_BLUE                                                                       0x01f1\n#define mmCNV0_CNV_TEST_CRC_BLUE_BASE_IDX                                                              2\n#define mmCNV0_CNV_INPUT_SELECT                                                                        0x01f5\n#define mmCNV0_CNV_INPUT_SELECT_BASE_IDX                                                               2\n#define mmCNV0_WB_SOFT_RESET                                                                           0x01f8\n#define mmCNV0_WB_SOFT_RESET_BASE_IDX                                                                  2\n#define mmCNV0_WB_WARM_UP_MODE_CTL1                                                                    0x01f9\n#define mmCNV0_WB_WARM_UP_MODE_CTL1_BASE_IDX                                                           2\n#define mmCNV0_WB_WARM_UP_MODE_CTL2                                                                    0x01fa\n#define mmCNV0_WB_WARM_UP_MODE_CTL2_BASE_IDX                                                           2\n\n\n\n\n#define mmWBSCL0_WBSCL_COEF_RAM_SELECT                                                                 0x020a\n#define mmWBSCL0_WBSCL_COEF_RAM_SELECT_BASE_IDX                                                        2\n#define mmWBSCL0_WBSCL_COEF_RAM_TAP_DATA                                                               0x020b\n#define mmWBSCL0_WBSCL_COEF_RAM_TAP_DATA_BASE_IDX                                                      2\n#define mmWBSCL0_WBSCL_MODE                                                                            0x020c\n#define mmWBSCL0_WBSCL_MODE_BASE_IDX                                                                   2\n#define mmWBSCL0_WBSCL_TAP_CONTROL                                                                     0x020d\n#define mmWBSCL0_WBSCL_TAP_CONTROL_BASE_IDX                                                            2\n#define mmWBSCL0_WBSCL_DEST_SIZE                                                                       0x020e\n#define mmWBSCL0_WBSCL_DEST_SIZE_BASE_IDX                                                              2\n#define mmWBSCL0_WBSCL_HORZ_FILTER_SCALE_RATIO                                                         0x020f\n#define mmWBSCL0_WBSCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                2\n#define mmWBSCL0_WBSCL_HORZ_FILTER_INIT_Y_RGB                                                          0x0210\n#define mmWBSCL0_WBSCL_HORZ_FILTER_INIT_Y_RGB_BASE_IDX                                                 2\n#define mmWBSCL0_WBSCL_HORZ_FILTER_INIT_CBCR                                                           0x0211\n#define mmWBSCL0_WBSCL_HORZ_FILTER_INIT_CBCR_BASE_IDX                                                  2\n#define mmWBSCL0_WBSCL_VERT_FILTER_SCALE_RATIO                                                         0x0212\n#define mmWBSCL0_WBSCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                2\n#define mmWBSCL0_WBSCL_VERT_FILTER_INIT_Y_RGB                                                          0x0213\n#define mmWBSCL0_WBSCL_VERT_FILTER_INIT_Y_RGB_BASE_IDX                                                 2\n#define mmWBSCL0_WBSCL_VERT_FILTER_INIT_CBCR                                                           0x0214\n#define mmWBSCL0_WBSCL_VERT_FILTER_INIT_CBCR_BASE_IDX                                                  2\n#define mmWBSCL0_WBSCL_ROUND_OFFSET                                                                    0x0215\n#define mmWBSCL0_WBSCL_ROUND_OFFSET_BASE_IDX                                                           2\n#define mmWBSCL0_WBSCL_CLAMP                                                                           0x0216\n#define mmWBSCL0_WBSCL_CLAMP_BASE_IDX                                                                  2\n#define mmWBSCL0_WBSCL_OVERFLOW_STATUS                                                                 0x0217\n#define mmWBSCL0_WBSCL_OVERFLOW_STATUS_BASE_IDX                                                        2\n#define mmWBSCL0_WBSCL_COEF_RAM_CONFLICT_STATUS                                                        0x0218\n#define mmWBSCL0_WBSCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                               2\n#define mmWBSCL0_WBSCL_OUTSIDE_PIX_STRATEGY                                                            0x0219\n#define mmWBSCL0_WBSCL_OUTSIDE_PIX_STRATEGY_BASE_IDX                                                   2\n#define mmWBSCL0_WBSCL_TEST_CNTL                                                                       0x021a\n#define mmWBSCL0_WBSCL_TEST_CNTL_BASE_IDX                                                              2\n#define mmWBSCL0_WBSCL_TEST_CRC_RED                                                                    0x021b\n#define mmWBSCL0_WBSCL_TEST_CRC_RED_BASE_IDX                                                           2\n#define mmWBSCL0_WBSCL_TEST_CRC_GREEN                                                                  0x021c\n#define mmWBSCL0_WBSCL_TEST_CRC_GREEN_BASE_IDX                                                         2\n#define mmWBSCL0_WBSCL_TEST_CRC_BLUE                                                                   0x021d\n#define mmWBSCL0_WBSCL_TEST_CRC_BLUE_BASE_IDX                                                          2\n#define mmWBSCL0_WBSCL_BACKPRESSURE_CNT_EN                                                             0x021e\n#define mmWBSCL0_WBSCL_BACKPRESSURE_CNT_EN_BASE_IDX                                                    2\n#define mmWBSCL0_WB_MCIF_BACKPRESSURE_CNT                                                              0x021f\n#define mmWBSCL0_WB_MCIF_BACKPRESSURE_CNT_BASE_IDX                                                     2\n#define mmWBSCL0_WBSCL_RAM_SHUTDOWN                                                                    0x0222\n#define mmWBSCL0_WBSCL_RAM_SHUTDOWN_BASE_IDX                                                           2\n\n\n\n\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL                                                                 0x023a\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL2                                                                0x023b\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON3_PERFCOUNTER_STATE                                                                0x023c\n#define mmDC_PERFMON3_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON3_PERFMON_CNTL                                                                     0x023d\n#define mmDC_PERFMON3_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON3_PERFMON_CNTL2                                                                    0x023e\n#define mmDC_PERFMON3_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC                                                          0x023f\n#define mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON3_PERFMON_CVALUE_LOW                                                               0x0240\n#define mmDC_PERFMON3_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON3_PERFMON_HI                                                                       0x0241\n#define mmDC_PERFMON3_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON3_PERFMON_LOW                                                                      0x0242\n#define mmDC_PERFMON3_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmCNV1_WB_ENABLE                                                                               0x0246\n#define mmCNV1_WB_ENABLE_BASE_IDX                                                                      2\n#define mmCNV1_WB_EC_CONFIG                                                                            0x0247\n#define mmCNV1_WB_EC_CONFIG_BASE_IDX                                                                   2\n#define mmCNV1_CNV_MODE                                                                                0x0248\n#define mmCNV1_CNV_MODE_BASE_IDX                                                                       2\n#define mmCNV1_CNV_WINDOW_START                                                                        0x0249\n#define mmCNV1_CNV_WINDOW_START_BASE_IDX                                                               2\n#define mmCNV1_CNV_WINDOW_SIZE                                                                         0x024a\n#define mmCNV1_CNV_WINDOW_SIZE_BASE_IDX                                                                2\n#define mmCNV1_CNV_UPDATE                                                                              0x024b\n#define mmCNV1_CNV_UPDATE_BASE_IDX                                                                     2\n#define mmCNV1_CNV_SOURCE_SIZE                                                                         0x024c\n#define mmCNV1_CNV_SOURCE_SIZE_BASE_IDX                                                                2\n#define mmCNV1_CNV_CSC_CONTROL                                                                         0x024d\n#define mmCNV1_CNV_CSC_CONTROL_BASE_IDX                                                                2\n#define mmCNV1_CNV_CSC_C11_C12                                                                         0x024e\n#define mmCNV1_CNV_CSC_C11_C12_BASE_IDX                                                                2\n#define mmCNV1_CNV_CSC_C13_C14                                                                         0x024f\n#define mmCNV1_CNV_CSC_C13_C14_BASE_IDX                                                                2\n#define mmCNV1_CNV_CSC_C21_C22                                                                         0x0250\n#define mmCNV1_CNV_CSC_C21_C22_BASE_IDX                                                                2\n#define mmCNV1_CNV_CSC_C23_C24                                                                         0x0251\n#define mmCNV1_CNV_CSC_C23_C24_BASE_IDX                                                                2\n#define mmCNV1_CNV_CSC_C31_C32                                                                         0x0252\n#define mmCNV1_CNV_CSC_C31_C32_BASE_IDX                                                                2\n#define mmCNV1_CNV_CSC_C33_C34                                                                         0x0253\n#define mmCNV1_CNV_CSC_C33_C34_BASE_IDX                                                                2\n#define mmCNV1_CNV_CSC_ROUND_OFFSET_R                                                                  0x0254\n#define mmCNV1_CNV_CSC_ROUND_OFFSET_R_BASE_IDX                                                         2\n#define mmCNV1_CNV_CSC_ROUND_OFFSET_G                                                                  0x0255\n#define mmCNV1_CNV_CSC_ROUND_OFFSET_G_BASE_IDX                                                         2\n#define mmCNV1_CNV_CSC_ROUND_OFFSET_B                                                                  0x0256\n#define mmCNV1_CNV_CSC_ROUND_OFFSET_B_BASE_IDX                                                         2\n#define mmCNV1_CNV_CSC_CLAMP_R                                                                         0x0257\n#define mmCNV1_CNV_CSC_CLAMP_R_BASE_IDX                                                                2\n#define mmCNV1_CNV_CSC_CLAMP_G                                                                         0x0258\n#define mmCNV1_CNV_CSC_CLAMP_G_BASE_IDX                                                                2\n#define mmCNV1_CNV_CSC_CLAMP_B                                                                         0x0259\n#define mmCNV1_CNV_CSC_CLAMP_B_BASE_IDX                                                                2\n#define mmCNV1_CNV_TEST_CNTL                                                                           0x025a\n#define mmCNV1_CNV_TEST_CNTL_BASE_IDX                                                                  2\n#define mmCNV1_CNV_TEST_CRC_RED                                                                        0x025b\n#define mmCNV1_CNV_TEST_CRC_RED_BASE_IDX                                                               2\n#define mmCNV1_CNV_TEST_CRC_GREEN                                                                      0x025c\n#define mmCNV1_CNV_TEST_CRC_GREEN_BASE_IDX                                                             2\n#define mmCNV1_CNV_TEST_CRC_BLUE                                                                       0x025d\n#define mmCNV1_CNV_TEST_CRC_BLUE_BASE_IDX                                                              2\n#define mmCNV1_CNV_INPUT_SELECT                                                                        0x0261\n#define mmCNV1_CNV_INPUT_SELECT_BASE_IDX                                                               2\n#define mmCNV1_WB_SOFT_RESET                                                                           0x0264\n#define mmCNV1_WB_SOFT_RESET_BASE_IDX                                                                  2\n#define mmCNV1_WB_WARM_UP_MODE_CTL1                                                                    0x0265\n#define mmCNV1_WB_WARM_UP_MODE_CTL1_BASE_IDX                                                           2\n#define mmCNV1_WB_WARM_UP_MODE_CTL2                                                                    0x0266\n#define mmCNV1_WB_WARM_UP_MODE_CTL2_BASE_IDX                                                           2\n\n\n\n\n#define mmWBSCL1_WBSCL_COEF_RAM_SELECT                                                                 0x0276\n#define mmWBSCL1_WBSCL_COEF_RAM_SELECT_BASE_IDX                                                        2\n#define mmWBSCL1_WBSCL_COEF_RAM_TAP_DATA                                                               0x0277\n#define mmWBSCL1_WBSCL_COEF_RAM_TAP_DATA_BASE_IDX                                                      2\n#define mmWBSCL1_WBSCL_MODE                                                                            0x0278\n#define mmWBSCL1_WBSCL_MODE_BASE_IDX                                                                   2\n#define mmWBSCL1_WBSCL_TAP_CONTROL                                                                     0x0279\n#define mmWBSCL1_WBSCL_TAP_CONTROL_BASE_IDX                                                            2\n#define mmWBSCL1_WBSCL_DEST_SIZE                                                                       0x027a\n#define mmWBSCL1_WBSCL_DEST_SIZE_BASE_IDX                                                              2\n#define mmWBSCL1_WBSCL_HORZ_FILTER_SCALE_RATIO                                                         0x027b\n#define mmWBSCL1_WBSCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                2\n#define mmWBSCL1_WBSCL_HORZ_FILTER_INIT_Y_RGB                                                          0x027c\n#define mmWBSCL1_WBSCL_HORZ_FILTER_INIT_Y_RGB_BASE_IDX                                                 2\n#define mmWBSCL1_WBSCL_HORZ_FILTER_INIT_CBCR                                                           0x027d\n#define mmWBSCL1_WBSCL_HORZ_FILTER_INIT_CBCR_BASE_IDX                                                  2\n#define mmWBSCL1_WBSCL_VERT_FILTER_SCALE_RATIO                                                         0x027e\n#define mmWBSCL1_WBSCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                2\n#define mmWBSCL1_WBSCL_VERT_FILTER_INIT_Y_RGB                                                          0x027f\n#define mmWBSCL1_WBSCL_VERT_FILTER_INIT_Y_RGB_BASE_IDX                                                 2\n#define mmWBSCL1_WBSCL_VERT_FILTER_INIT_CBCR                                                           0x0280\n#define mmWBSCL1_WBSCL_VERT_FILTER_INIT_CBCR_BASE_IDX                                                  2\n#define mmWBSCL1_WBSCL_ROUND_OFFSET                                                                    0x0281\n#define mmWBSCL1_WBSCL_ROUND_OFFSET_BASE_IDX                                                           2\n#define mmWBSCL1_WBSCL_CLAMP                                                                           0x0282\n#define mmWBSCL1_WBSCL_CLAMP_BASE_IDX                                                                  2\n#define mmWBSCL1_WBSCL_OVERFLOW_STATUS                                                                 0x0283\n#define mmWBSCL1_WBSCL_OVERFLOW_STATUS_BASE_IDX                                                        2\n#define mmWBSCL1_WBSCL_COEF_RAM_CONFLICT_STATUS                                                        0x0284\n#define mmWBSCL1_WBSCL_COEF_RAM_CONFLICT_STATUS_BASE_IDX                                               2\n#define mmWBSCL1_WBSCL_OUTSIDE_PIX_STRATEGY                                                            0x0285\n#define mmWBSCL1_WBSCL_OUTSIDE_PIX_STRATEGY_BASE_IDX                                                   2\n#define mmWBSCL1_WBSCL_TEST_CNTL                                                                       0x0286\n#define mmWBSCL1_WBSCL_TEST_CNTL_BASE_IDX                                                              2\n#define mmWBSCL1_WBSCL_TEST_CRC_RED                                                                    0x0287\n#define mmWBSCL1_WBSCL_TEST_CRC_RED_BASE_IDX                                                           2\n#define mmWBSCL1_WBSCL_TEST_CRC_GREEN                                                                  0x0288\n#define mmWBSCL1_WBSCL_TEST_CRC_GREEN_BASE_IDX                                                         2\n#define mmWBSCL1_WBSCL_TEST_CRC_BLUE                                                                   0x0289\n#define mmWBSCL1_WBSCL_TEST_CRC_BLUE_BASE_IDX                                                          2\n#define mmWBSCL1_WBSCL_BACKPRESSURE_CNT_EN                                                             0x028a\n#define mmWBSCL1_WBSCL_BACKPRESSURE_CNT_EN_BASE_IDX                                                    2\n#define mmWBSCL1_WB_MCIF_BACKPRESSURE_CNT                                                              0x028b\n#define mmWBSCL1_WB_MCIF_BACKPRESSURE_CNT_BASE_IDX                                                     2\n#define mmWBSCL1_WBSCL_RAM_SHUTDOWN                                                                    0x028e\n#define mmWBSCL1_WBSCL_RAM_SHUTDOWN_BASE_IDX                                                           2\n\n\n\n\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL                                                                 0x02a6\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL2                                                                0x02a7\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON4_PERFCOUNTER_STATE                                                                0x02a8\n#define mmDC_PERFMON4_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON4_PERFMON_CNTL                                                                     0x02a9\n#define mmDC_PERFMON4_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON4_PERFMON_CNTL2                                                                    0x02aa\n#define mmDC_PERFMON4_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC                                                          0x02ab\n#define mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON4_PERFMON_CVALUE_LOW                                                               0x02ac\n#define mmDC_PERFMON4_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON4_PERFMON_HI                                                                       0x02ad\n#define mmDC_PERFMON4_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON4_PERFMON_LOW                                                                      0x02ae\n#define mmDC_PERFMON4_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL                                                           0x02b2\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL_BASE_IDX                                                  2\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R                                                           0x02b3\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R_BASE_IDX                                                  2\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS                                                               0x02b4\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS_BASE_IDX                                                      2\n#define mmMCIF_WB0_MCIF_WB_BUF_PITCH                                                                   0x02b5\n#define mmMCIF_WB0_MCIF_WB_BUF_PITCH_BASE_IDX                                                          2\n#define mmMCIF_WB0_MCIF_WB_BUF_1_STATUS                                                                0x02b6\n#define mmMCIF_WB0_MCIF_WB_BUF_1_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2                                                               0x02b7\n#define mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB0_MCIF_WB_BUF_2_STATUS                                                                0x02b8\n#define mmMCIF_WB0_MCIF_WB_BUF_2_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2                                                               0x02b9\n#define mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB0_MCIF_WB_BUF_3_STATUS                                                                0x02ba\n#define mmMCIF_WB0_MCIF_WB_BUF_3_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2                                                               0x02bb\n#define mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB0_MCIF_WB_BUF_4_STATUS                                                                0x02bc\n#define mmMCIF_WB0_MCIF_WB_BUF_4_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2                                                               0x02bd\n#define mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL                                                         0x02be\n#define mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_SCLK_CHANGE                                                                 0x02bf\n#define mmMCIF_WB0_MCIF_WB_SCLK_CHANGE_BASE_IDX                                                        2\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y                                                                0x02c2\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET                                                         0x02c3\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C                                                                0x02c4\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET                                                         0x02c5\n#define mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y                                                                0x02c6\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET                                                         0x02c7\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C                                                                0x02c8\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET                                                         0x02c9\n#define mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y                                                                0x02ca\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET                                                         0x02cb\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C                                                                0x02cc\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET                                                         0x02cd\n#define mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y                                                                0x02ce\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET                                                         0x02cf\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C                                                                0x02d0\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET                                                         0x02d1\n#define mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL                                                          0x02d2\n#define mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL_BASE_IDX                                                 2\n#define mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK                                                 0x02d3\n#define mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX                                        2\n#define mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL                                                           0x02d4\n#define mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL_BASE_IDX                                                  2\n#define mmMCIF_WB0_MCIF_WB_WATERMARK                                                                   0x02d5\n#define mmMCIF_WB0_MCIF_WB_WATERMARK_BASE_IDX                                                          2\n#define mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL                                                         0x02d6\n#define mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL_BASE_IDX                                                2\n#define mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL                                                                0x02d7\n#define mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL                                                        0x02d8\n#define mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX                                               2\n#define mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL                                                                0x02d9\n#define mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL_BASE_IDX                                                       2\n#define mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE                                                               0x02db\n#define mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE_BASE_IDX                                                      2\n#define mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE                                                             0x02dc\n#define mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE_BASE_IDX                                                    2\n\n\n\n\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL                                                           0x02f2\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL_BASE_IDX                                                  2\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R                                                           0x02f3\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R_BASE_IDX                                                  2\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS                                                               0x02f4\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS_BASE_IDX                                                      2\n#define mmMCIF_WB1_MCIF_WB_BUF_PITCH                                                                   0x02f5\n#define mmMCIF_WB1_MCIF_WB_BUF_PITCH_BASE_IDX                                                          2\n#define mmMCIF_WB1_MCIF_WB_BUF_1_STATUS                                                                0x02f6\n#define mmMCIF_WB1_MCIF_WB_BUF_1_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2                                                               0x02f7\n#define mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB1_MCIF_WB_BUF_2_STATUS                                                                0x02f8\n#define mmMCIF_WB1_MCIF_WB_BUF_2_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2                                                               0x02f9\n#define mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB1_MCIF_WB_BUF_3_STATUS                                                                0x02fa\n#define mmMCIF_WB1_MCIF_WB_BUF_3_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2                                                               0x02fb\n#define mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB1_MCIF_WB_BUF_4_STATUS                                                                0x02fc\n#define mmMCIF_WB1_MCIF_WB_BUF_4_STATUS_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2                                                               0x02fd\n#define mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2_BASE_IDX                                                      2\n#define mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL                                                         0x02fe\n#define mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_SCLK_CHANGE                                                                 0x02ff\n#define mmMCIF_WB1_MCIF_WB_SCLK_CHANGE_BASE_IDX                                                        2\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y                                                                0x0302\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET                                                         0x0303\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C                                                                0x0304\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET                                                         0x0305\n#define mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y                                                                0x0306\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET                                                         0x0307\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C                                                                0x0308\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET                                                         0x0309\n#define mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y                                                                0x030a\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET                                                         0x030b\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C                                                                0x030c\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET                                                         0x030d\n#define mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y                                                                0x030e\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET                                                         0x030f\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C                                                                0x0310\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET                                                         0x0311\n#define mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL                                                          0x0312\n#define mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL_BASE_IDX                                                 2\n#define mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK                                                 0x0313\n#define mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX                                        2\n#define mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL                                                           0x0314\n#define mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL_BASE_IDX                                                  2\n#define mmMCIF_WB1_MCIF_WB_WATERMARK                                                                   0x0315\n#define mmMCIF_WB1_MCIF_WB_WATERMARK_BASE_IDX                                                          2\n#define mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL                                                         0x0316\n#define mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL_BASE_IDX                                                2\n#define mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL                                                                0x0317\n#define mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL                                                        0x0318\n#define mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX                                               2\n#define mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL                                                                0x0319\n#define mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL_BASE_IDX                                                       2\n#define mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE                                                               0x031b\n#define mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE_BASE_IDX                                                      2\n#define mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE                                                             0x031c\n#define mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE_BASE_IDX                                                    2\n\n\n\n\n#define mmWBIF0_MISC_CTRL                                                                              0x0333\n#define mmWBIF0_MISC_CTRL_BASE_IDX                                                                     2\n#define mmWBIF0_SMU_WM_CONTROL                                                                         0x0334\n#define mmWBIF0_SMU_WM_CONTROL_BASE_IDX                                                                2\n#define mmWBIF0_PHASE0_OUTSTANDING_COUNTER                                                             0x0335\n#define mmWBIF0_PHASE0_OUTSTANDING_COUNTER_BASE_IDX                                                    2\n#define mmWBIF0_PHASE1_OUTSTANDING_COUNTER                                                             0x0336\n#define mmWBIF0_PHASE1_OUTSTANDING_COUNTER_BASE_IDX                                                    2\n#define mmWBIF1_MISC_CTRL                                                                              0x0337\n#define mmWBIF1_MISC_CTRL_BASE_IDX                                                                     2\n#define mmWBIF1_SMU_WM_CONTROL                                                                         0x0338\n#define mmWBIF1_SMU_WM_CONTROL_BASE_IDX                                                                2\n#define mmWBIF1_PHASE0_OUTSTANDING_COUNTER                                                             0x0339\n#define mmWBIF1_PHASE0_OUTSTANDING_COUNTER_BASE_IDX                                                    2\n#define mmWBIF1_PHASE1_OUTSTANDING_COUNTER                                                             0x033a\n#define mmWBIF1_PHASE1_OUTSTANDING_COUNTER_BASE_IDX                                                    2\n#define mmVGA_SRC_SPLIT_CNTL                                                                           0x033b\n#define mmVGA_SRC_SPLIT_CNTL_BASE_IDX                                                                  2\n#define mmMMHUBBUB_MEM_PWR_STATUS                                                                      0x033c\n#define mmMMHUBBUB_MEM_PWR_STATUS_BASE_IDX                                                             2\n#define mmMMHUBBUB_MEM_PWR_CNTL                                                                        0x033d\n#define mmMMHUBBUB_MEM_PWR_CNTL_BASE_IDX                                                               2\n#define mmMMHUBBUB_CLOCK_CNTL                                                                          0x033e\n#define mmMMHUBBUB_CLOCK_CNTL_BASE_IDX                                                                 2\n#define mmMMHUBBUB_SOFT_RESET                                                                          0x033f\n#define mmMMHUBBUB_SOFT_RESET_BASE_IDX                                                                 2\n\n\n\n\n#define mmMCIF_CONTROL                                                                                 0x034a\n#define mmMCIF_CONTROL_BASE_IDX                                                                        2\n#define mmMCIF_WRITE_COMBINE_CONTROL                                                                   0x034b\n#define mmMCIF_WRITE_COMBINE_CONTROL_BASE_IDX                                                          2\n#define mmMCIF_PHASE0_OUTSTANDING_COUNTER                                                              0x034e\n#define mmMCIF_PHASE0_OUTSTANDING_COUNTER_BASE_IDX                                                     2\n#define mmMCIF_PHASE1_OUTSTANDING_COUNTER                                                              0x034f\n#define mmMCIF_PHASE1_OUTSTANDING_COUNTER_BASE_IDX                                                     2\n#define mmMCIF_PHASE2_OUTSTANDING_COUNTER                                                              0x0350\n#define mmMCIF_PHASE2_OUTSTANDING_COUNTER_BASE_IDX                                                     2\n\n\n\n\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL                                                                 0x0352\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL2                                                                0x0353\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON5_PERFCOUNTER_STATE                                                                0x0354\n#define mmDC_PERFMON5_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON5_PERFMON_CNTL                                                                     0x0355\n#define mmDC_PERFMON5_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON5_PERFMON_CNTL2                                                                    0x0356\n#define mmDC_PERFMON5_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC                                                          0x0357\n#define mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON5_PERFMON_CVALUE_LOW                                                               0x0358\n#define mmDC_PERFMON5_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON5_PERFMON_HI                                                                       0x0359\n#define mmDC_PERFMON5_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON5_PERFMON_LOW                                                                      0x035a\n#define mmDC_PERFMON5_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmAZF0STREAM0_AZALIA_STREAM_INDEX                                                              0x035e\n#define mmAZF0STREAM0_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM0_AZALIA_STREAM_DATA                                                               0x035f\n#define mmAZF0STREAM0_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM1_AZALIA_STREAM_INDEX                                                              0x0360\n#define mmAZF0STREAM1_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM1_AZALIA_STREAM_DATA                                                               0x0361\n#define mmAZF0STREAM1_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM2_AZALIA_STREAM_INDEX                                                              0x0362\n#define mmAZF0STREAM2_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM2_AZALIA_STREAM_DATA                                                               0x0363\n#define mmAZF0STREAM2_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM3_AZALIA_STREAM_INDEX                                                              0x0364\n#define mmAZF0STREAM3_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM3_AZALIA_STREAM_DATA                                                               0x0365\n#define mmAZF0STREAM3_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM4_AZALIA_STREAM_INDEX                                                              0x0366\n#define mmAZF0STREAM4_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM4_AZALIA_STREAM_DATA                                                               0x0367\n#define mmAZF0STREAM4_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM5_AZALIA_STREAM_INDEX                                                              0x0368\n#define mmAZF0STREAM5_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM5_AZALIA_STREAM_DATA                                                               0x0369\n#define mmAZF0STREAM5_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM6_AZALIA_STREAM_INDEX                                                              0x036a\n#define mmAZF0STREAM6_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM6_AZALIA_STREAM_DATA                                                               0x036b\n#define mmAZF0STREAM6_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM7_AZALIA_STREAM_INDEX                                                              0x036c\n#define mmAZF0STREAM7_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM7_AZALIA_STREAM_DATA                                                               0x036d\n#define mmAZF0STREAM7_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZ_CLOCK_CNTL                                                                                0x0372\n#define mmAZ_CLOCK_CNTL_BASE_IDX                                                                       2\n\n\n\n\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL                                                                 0x037a\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL2                                                                0x037b\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON6_PERFCOUNTER_STATE                                                                0x037c\n#define mmDC_PERFMON6_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON6_PERFMON_CNTL                                                                     0x037d\n#define mmDC_PERFMON6_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON6_PERFMON_CNTL2                                                                    0x037e\n#define mmDC_PERFMON6_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC                                                          0x037f\n#define mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON6_PERFMON_CVALUE_LOW                                                               0x0380\n#define mmDC_PERFMON6_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON6_PERFMON_HI                                                                       0x0381\n#define mmDC_PERFMON6_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON6_PERFMON_LOW                                                                      0x0382\n#define mmDC_PERFMON6_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0386\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0387\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x038c\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x038d\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0392\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0393\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0398\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0399\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x039e\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x039f\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x03a4\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x03a5\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x03aa\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x03ab\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x03b0\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x03b1\n#define mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define mmAZALIA_CONTROLLER_CLOCK_GATING                                                               0x03c2\n#define mmAZALIA_CONTROLLER_CLOCK_GATING_BASE_IDX                                                      2\n#define mmAZALIA_AUDIO_DTO                                                                             0x03c3\n#define mmAZALIA_AUDIO_DTO_BASE_IDX                                                                    2\n#define mmAZALIA_AUDIO_DTO_CONTROL                                                                     0x03c4\n#define mmAZALIA_AUDIO_DTO_CONTROL_BASE_IDX                                                            2\n#define mmAZALIA_SOCCLK_CONTROL                                                                        0x03c5\n#define mmAZALIA_SOCCLK_CONTROL_BASE_IDX                                                               2\n#define mmAZALIA_UNDERFLOW_FILLER_SAMPLE                                                               0x03c6\n#define mmAZALIA_UNDERFLOW_FILLER_SAMPLE_BASE_IDX                                                      2\n#define mmAZALIA_DATA_DMA_CONTROL                                                                      0x03c7\n#define mmAZALIA_DATA_DMA_CONTROL_BASE_IDX                                                             2\n#define mmAZALIA_BDL_DMA_CONTROL                                                                       0x03c8\n#define mmAZALIA_BDL_DMA_CONTROL_BASE_IDX                                                              2\n#define mmAZALIA_RIRB_AND_DP_CONTROL                                                                   0x03c9\n#define mmAZALIA_RIRB_AND_DP_CONTROL_BASE_IDX                                                          2\n#define mmAZALIA_CORB_DMA_CONTROL                                                                      0x03ca\n#define mmAZALIA_CORB_DMA_CONTROL_BASE_IDX                                                             2\n#define mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER                                                 0x03d1\n#define mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER_BASE_IDX                                        2\n#define mmAZALIA_CYCLIC_BUFFER_SYNC                                                                    0x03d2\n#define mmAZALIA_CYCLIC_BUFFER_SYNC_BASE_IDX                                                           2\n#define mmAZALIA_GLOBAL_CAPABILITIES                                                                   0x03d3\n#define mmAZALIA_GLOBAL_CAPABILITIES_BASE_IDX                                                          2\n#define mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY                                                             0x03d4\n#define mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY_BASE_IDX                                                    2\n#define mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL                                                         0x03d5\n#define mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL_BASE_IDX                                                2\n#define mmAZALIA_INPUT_PAYLOAD_CAPABILITY                                                              0x03d6\n#define mmAZALIA_INPUT_PAYLOAD_CAPABILITY_BASE_IDX                                                     2\n#define mmAZALIA_INPUT_CRC0_CONTROL0                                                                   0x03d9\n#define mmAZALIA_INPUT_CRC0_CONTROL0_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_CONTROL1                                                                   0x03da\n#define mmAZALIA_INPUT_CRC0_CONTROL1_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_CONTROL2                                                                   0x03db\n#define mmAZALIA_INPUT_CRC0_CONTROL2_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_CONTROL3                                                                   0x03dc\n#define mmAZALIA_INPUT_CRC0_CONTROL3_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC0_RESULT                                                                     0x03dd\n#define mmAZALIA_INPUT_CRC0_RESULT_BASE_IDX                                                            2\n#define mmAZALIA_INPUT_CRC1_CONTROL0                                                                   0x03de\n#define mmAZALIA_INPUT_CRC1_CONTROL0_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_CONTROL1                                                                   0x03df\n#define mmAZALIA_INPUT_CRC1_CONTROL1_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_CONTROL2                                                                   0x03e0\n#define mmAZALIA_INPUT_CRC1_CONTROL2_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_CONTROL3                                                                   0x03e1\n#define mmAZALIA_INPUT_CRC1_CONTROL3_BASE_IDX                                                          2\n#define mmAZALIA_INPUT_CRC1_RESULT                                                                     0x03e2\n#define mmAZALIA_INPUT_CRC1_RESULT_BASE_IDX                                                            2\n#define mmAZALIA_CRC0_CONTROL0                                                                         0x03e3\n#define mmAZALIA_CRC0_CONTROL0_BASE_IDX                                                                2\n#define mmAZALIA_CRC0_CONTROL1                                                                         0x03e4\n#define mmAZALIA_CRC0_CONTROL1_BASE_IDX                                                                2\n#define mmAZALIA_CRC0_CONTROL2                                                                         0x03e5\n#define mmAZALIA_CRC0_CONTROL2_BASE_IDX                                                                2\n#define mmAZALIA_CRC0_CONTROL3                                                                         0x03e6\n#define mmAZALIA_CRC0_CONTROL3_BASE_IDX                                                                2\n#define mmAZALIA_CRC0_RESULT                                                                           0x03e7\n#define mmAZALIA_CRC0_RESULT_BASE_IDX                                                                  2\n#define mmAZALIA_CRC1_CONTROL0                                                                         0x03e8\n#define mmAZALIA_CRC1_CONTROL0_BASE_IDX                                                                2\n#define mmAZALIA_CRC1_CONTROL1                                                                         0x03e9\n#define mmAZALIA_CRC1_CONTROL1_BASE_IDX                                                                2\n#define mmAZALIA_CRC1_CONTROL2                                                                         0x03ea\n#define mmAZALIA_CRC1_CONTROL2_BASE_IDX                                                                2\n#define mmAZALIA_CRC1_CONTROL3                                                                         0x03eb\n#define mmAZALIA_CRC1_CONTROL3_BASE_IDX                                                                2\n#define mmAZALIA_CRC1_RESULT                                                                           0x03ec\n#define mmAZALIA_CRC1_RESULT_BASE_IDX                                                                  2\n#define mmAZALIA_MEM_PWR_CTRL                                                                          0x03ee\n#define mmAZALIA_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmAZALIA_MEM_PWR_STATUS                                                                        0x03ef\n#define mmAZALIA_MEM_PWR_STATUS_BASE_IDX                                                               2\n\n\n\n\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                                          0x0406\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID_BASE_IDX                                 2\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID                                                   0x0407\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID_BASE_IDX                                          2\n#define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL                                                        0x0408\n#define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL_BASE_IDX                                               2\n#define mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL                                                          0x0409\n#define mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX                                                 2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                                                0x040a\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE_BASE_IDX                                       2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES                                      0x040b\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES_BASE_IDX                             2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                                            0x040c\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS_BASE_IDX                                   2\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES                                              0x040d\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES_BASE_IDX                                     2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE                                                 0x040e\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE_BASE_IDX                                        2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET                                                       0x040f\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET_BASE_IDX                                              2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                                       0x0410\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_BASE_IDX                              2\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION                                   0x0411\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION_BASE_IDX                          2\n#define mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY                                                            0x0412\n#define mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_BASE_IDX                                                   2\n#define mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY                                                      0x0413\n#define mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_BASE_IDX                                             2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET0                                                                  0x0415\n#define mmAZALIA_F0_GTC_GROUP_OFFSET0_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET1                                                                  0x0416\n#define mmAZALIA_F0_GTC_GROUP_OFFSET1_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET2                                                                  0x0417\n#define mmAZALIA_F0_GTC_GROUP_OFFSET2_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET3                                                                  0x0418\n#define mmAZALIA_F0_GTC_GROUP_OFFSET3_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET4                                                                  0x0419\n#define mmAZALIA_F0_GTC_GROUP_OFFSET4_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET5                                                                  0x041a\n#define mmAZALIA_F0_GTC_GROUP_OFFSET5_BASE_IDX                                                         2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET6                                                                  0x041b\n#define mmAZALIA_F0_GTC_GROUP_OFFSET6_BASE_IDX                                                         2\n#define mmREG_DC_AUDIO_PORT_CONNECTIVITY                                                               0x041c\n#define mmREG_DC_AUDIO_PORT_CONNECTIVITY_BASE_IDX                                                      2\n#define mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY                                                         0x041d\n#define mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY_BASE_IDX                                                2\n\n\n\n\n#define mmAZF0STREAM8_AZALIA_STREAM_INDEX                                                              0x0426\n#define mmAZF0STREAM8_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM8_AZALIA_STREAM_DATA                                                               0x0427\n#define mmAZF0STREAM8_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM9_AZALIA_STREAM_INDEX                                                              0x0428\n#define mmAZF0STREAM9_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define mmAZF0STREAM9_AZALIA_STREAM_DATA                                                               0x0429\n#define mmAZF0STREAM9_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define mmAZF0STREAM10_AZALIA_STREAM_INDEX                                                             0x042a\n#define mmAZF0STREAM10_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM10_AZALIA_STREAM_DATA                                                              0x042b\n#define mmAZF0STREAM10_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM11_AZALIA_STREAM_INDEX                                                             0x042c\n#define mmAZF0STREAM11_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM11_AZALIA_STREAM_DATA                                                              0x042d\n#define mmAZF0STREAM11_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM12_AZALIA_STREAM_INDEX                                                             0x042e\n#define mmAZF0STREAM12_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM12_AZALIA_STREAM_DATA                                                              0x042f\n#define mmAZF0STREAM12_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM13_AZALIA_STREAM_INDEX                                                             0x0430\n#define mmAZF0STREAM13_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM13_AZALIA_STREAM_DATA                                                              0x0431\n#define mmAZF0STREAM13_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM14_AZALIA_STREAM_INDEX                                                             0x0432\n#define mmAZF0STREAM14_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM14_AZALIA_STREAM_DATA                                                              0x0433\n#define mmAZF0STREAM14_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0STREAM15_AZALIA_STREAM_INDEX                                                             0x0434\n#define mmAZF0STREAM15_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define mmAZF0STREAM15_AZALIA_STREAM_DATA                                                              0x0435\n#define mmAZF0STREAM15_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x043a\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x043b\n#define mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x043e\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x043f\n#define mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0442\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0443\n#define mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0446\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0447\n#define mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x044a\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x044b\n#define mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x044e\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x044f\n#define mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0452\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0453\n#define mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0456\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0457\n#define mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define mmDCHUBBUB_SDPIF_CFG0                                                                          0x048f\n#define mmDCHUBBUB_SDPIF_CFG0_BASE_IDX                                                                 2\n#define mmDCHUBBUB_SDPIF_CFG1                                                                          0x0490\n#define mmDCHUBBUB_SDPIF_CFG1_BASE_IDX                                                                 2\n#define mmDCHUBBUB_FORCE_IO_STATUS_0                                                                   0x0491\n#define mmDCHUBBUB_FORCE_IO_STATUS_0_BASE_IDX                                                          2\n#define mmDCHUBBUB_FORCE_IO_STATUS_1                                                                   0x0492\n#define mmDCHUBBUB_FORCE_IO_STATUS_1_BASE_IDX                                                          2\n#define mmDCHUBBUB_SDPIF_FB_BASE                                                                       0x0493\n#define mmDCHUBBUB_SDPIF_FB_BASE_BASE_IDX                                                              2\n#define mmDCHUBBUB_SDPIF_FB_TOP                                                                        0x0494\n#define mmDCHUBBUB_SDPIF_FB_TOP_BASE_IDX                                                               2\n#define mmDCHUBBUB_SDPIF_FB_OFFSET                                                                     0x0495\n#define mmDCHUBBUB_SDPIF_FB_OFFSET_BASE_IDX                                                            2\n#define mmDCHUBBUB_SDPIF_AGP_BOT                                                                       0x0496\n#define mmDCHUBBUB_SDPIF_AGP_BOT_BASE_IDX                                                              2\n#define mmDCHUBBUB_SDPIF_AGP_TOP                                                                       0x0497\n#define mmDCHUBBUB_SDPIF_AGP_TOP_BASE_IDX                                                              2\n#define mmDCHUBBUB_SDPIF_AGP_BASE                                                                      0x0498\n#define mmDCHUBBUB_SDPIF_AGP_BASE_BASE_IDX                                                             2\n#define mmDCHUBBUB_SDPIF_APER_BASE                                                                     0x0499\n#define mmDCHUBBUB_SDPIF_APER_BASE_BASE_IDX                                                            2\n#define mmDCHUBBUB_SDPIF_APER_TOP                                                                      0x049a\n#define mmDCHUBBUB_SDPIF_APER_TOP_BASE_IDX                                                             2\n#define mmDCHUBBUB_SDPIF_APER_DEF_0                                                                    0x049b\n#define mmDCHUBBUB_SDPIF_APER_DEF_0_BASE_IDX                                                           2\n#define mmDCHUBBUB_SDPIF_APER_DEF_1                                                                    0x049c\n#define mmDCHUBBUB_SDPIF_APER_DEF_1_BASE_IDX                                                           2\n#define mmDCHUBBUB_SDPIF_MMIO_CNTRL_0                                                                  0x049d\n#define mmDCHUBBUB_SDPIF_MMIO_CNTRL_0_BASE_IDX                                                         2\n#define mmDCHUBBUB_SDPIF_MMIO_CNTRL_1                                                                  0x049e\n#define mmDCHUBBUB_SDPIF_MMIO_CNTRL_1_BASE_IDX                                                         2\n#define mmDCHUBBUB_SDPIF_MMIO_CNTRL_W                                                                  0x049f\n#define mmDCHUBBUB_SDPIF_MMIO_CNTRL_W_BASE_IDX                                                         2\n#define mmDCHUBBUB_SDPIF_MARC_BASE_LO_0                                                                0x04a0\n#define mmDCHUBBUB_SDPIF_MARC_BASE_LO_0_BASE_IDX                                                       2\n#define mmDCHUBBUB_SDPIF_MARC_BASE_HI_0                                                                0x04a1\n#define mmDCHUBBUB_SDPIF_MARC_BASE_HI_0_BASE_IDX                                                       2\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_LO_0                                                               0x04a2\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_LO_0_BASE_IDX                                                      2\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_HI_0                                                               0x04a3\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_HI_0_BASE_IDX                                                      2\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_0                                                              0x04a4\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_0_BASE_IDX                                                     2\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_0                                                              0x04a5\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_0_BASE_IDX                                                     2\n#define mmDCHUBBUB_SDPIF_MARC_BASE_LO_1                                                                0x04a6\n#define mmDCHUBBUB_SDPIF_MARC_BASE_LO_1_BASE_IDX                                                       2\n#define mmDCHUBBUB_SDPIF_MARC_BASE_HI_1                                                                0x04a7\n#define mmDCHUBBUB_SDPIF_MARC_BASE_HI_1_BASE_IDX                                                       2\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_LO_1                                                               0x04a8\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_LO_1_BASE_IDX                                                      2\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_HI_1                                                               0x04a9\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_HI_1_BASE_IDX                                                      2\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_1                                                              0x04aa\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_1_BASE_IDX                                                     2\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_1                                                              0x04ab\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_1_BASE_IDX                                                     2\n#define mmDCHUBBUB_SDPIF_MARC_BASE_LO_2                                                                0x04ac\n#define mmDCHUBBUB_SDPIF_MARC_BASE_LO_2_BASE_IDX                                                       2\n#define mmDCHUBBUB_SDPIF_MARC_BASE_HI_2                                                                0x04ad\n#define mmDCHUBBUB_SDPIF_MARC_BASE_HI_2_BASE_IDX                                                       2\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_LO_2                                                               0x04ae\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_LO_2_BASE_IDX                                                      2\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_HI_2                                                               0x04af\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_HI_2_BASE_IDX                                                      2\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_2                                                              0x04b0\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_2_BASE_IDX                                                     2\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_2                                                              0x04b1\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_2_BASE_IDX                                                     2\n#define mmDCHUBBUB_SDPIF_MARC_BASE_LO_3                                                                0x04b2\n#define mmDCHUBBUB_SDPIF_MARC_BASE_LO_3_BASE_IDX                                                       2\n#define mmDCHUBBUB_SDPIF_MARC_BASE_HI_3                                                                0x04b3\n#define mmDCHUBBUB_SDPIF_MARC_BASE_HI_3_BASE_IDX                                                       2\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_LO_3                                                               0x04b4\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_LO_3_BASE_IDX                                                      2\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_HI_3                                                               0x04b5\n#define mmDCHUBBUB_SDPIF_MARC_RELOC_HI_3_BASE_IDX                                                      2\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_3                                                              0x04b6\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_3_BASE_IDX                                                     2\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_3                                                              0x04b7\n#define mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_3_BASE_IDX                                                     2\n#define mmDCHUBBUB_SDPIF_PIPE_SEC_LVL                                                                  0x04b8\n#define mmDCHUBBUB_SDPIF_PIPE_SEC_LVL_BASE_IDX                                                         2\n#define mmDCHUBBUB_SDPIF_MEM_PWR_CTRL                                                                  0x04b9\n#define mmDCHUBBUB_SDPIF_MEM_PWR_CTRL_BASE_IDX                                                         2\n#define mmDCHUBBUB_SDPIF_MEM_PWR_STATUS                                                                0x04ba\n#define mmDCHUBBUB_SDPIF_MEM_PWR_STATUS_BASE_IDX                                                       2\n\n\n\n\n#define mmDCHUBBUB_RET_PATH_DCC_CFG                                                                    0x04cf\n#define mmDCHUBBUB_RET_PATH_DCC_CFG_BASE_IDX                                                           2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG0_0                                                                 0x04d0\n#define mmDCHUBBUB_RET_PATH_DCC_CFG0_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG0_1                                                                 0x04d1\n#define mmDCHUBBUB_RET_PATH_DCC_CFG0_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG1_0                                                                 0x04d2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG1_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG1_1                                                                 0x04d3\n#define mmDCHUBBUB_RET_PATH_DCC_CFG1_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG2_0                                                                 0x04d4\n#define mmDCHUBBUB_RET_PATH_DCC_CFG2_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG2_1                                                                 0x04d5\n#define mmDCHUBBUB_RET_PATH_DCC_CFG2_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG3_0                                                                 0x04d6\n#define mmDCHUBBUB_RET_PATH_DCC_CFG3_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG3_1                                                                 0x04d7\n#define mmDCHUBBUB_RET_PATH_DCC_CFG3_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG4_0                                                                 0x04d8\n#define mmDCHUBBUB_RET_PATH_DCC_CFG4_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG4_1                                                                 0x04d9\n#define mmDCHUBBUB_RET_PATH_DCC_CFG4_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG5_0                                                                 0x04da\n#define mmDCHUBBUB_RET_PATH_DCC_CFG5_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG5_1                                                                 0x04db\n#define mmDCHUBBUB_RET_PATH_DCC_CFG5_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG6_0                                                                 0x04dc\n#define mmDCHUBBUB_RET_PATH_DCC_CFG6_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG6_1                                                                 0x04dd\n#define mmDCHUBBUB_RET_PATH_DCC_CFG6_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG7_0                                                                 0x04de\n#define mmDCHUBBUB_RET_PATH_DCC_CFG7_0_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_DCC_CFG7_1                                                                 0x04df\n#define mmDCHUBBUB_RET_PATH_DCC_CFG7_1_BASE_IDX                                                        2\n#define mmDCHUBBUB_RET_PATH_MEM_PWR_CTRL                                                               0x04e0\n#define mmDCHUBBUB_RET_PATH_MEM_PWR_CTRL_BASE_IDX                                                      2\n#define mmDCHUBBUB_RET_PATH_MEM_PWR_STATUS                                                             0x04e1\n#define mmDCHUBBUB_RET_PATH_MEM_PWR_STATUS_BASE_IDX                                                    2\n#define mmDCHUBBUB_CRC_CTRL                                                                            0x04e2\n#define mmDCHUBBUB_CRC_CTRL_BASE_IDX                                                                   2\n#define mmDCHUBBUB_CRC0_VAL_R_G                                                                        0x04e3\n#define mmDCHUBBUB_CRC0_VAL_R_G_BASE_IDX                                                               2\n#define mmDCHUBBUB_CRC0_VAL_B_A                                                                        0x04e4\n#define mmDCHUBBUB_CRC0_VAL_B_A_BASE_IDX                                                               2\n#define mmDCHUBBUB_CRC1_VAL_R_G                                                                        0x04e5\n#define mmDCHUBBUB_CRC1_VAL_R_G_BASE_IDX                                                               2\n#define mmDCHUBBUB_CRC1_VAL_B_A                                                                        0x04e6\n#define mmDCHUBBUB_CRC1_VAL_B_A_BASE_IDX                                                               2\n\n\n\n\n#define mmDCHUBBUB_ARB_DF_REQ_OUTSTAND                                                                 0x0505\n#define mmDCHUBBUB_ARB_DF_REQ_OUTSTAND_BASE_IDX                                                        2\n#define mmDCHUBBUB_ARB_SAT_LEVEL                                                                       0x0506\n#define mmDCHUBBUB_ARB_SAT_LEVEL_BASE_IDX                                                              2\n#define mmDCHUBBUB_ARB_QOS_FORCE                                                                       0x0507\n#define mmDCHUBBUB_ARB_QOS_FORCE_BASE_IDX                                                              2\n#define mmDCHUBBUB_ARB_DRAM_STATE_CNTL                                                                 0x0508\n#define mmDCHUBBUB_ARB_DRAM_STATE_CNTL_BASE_IDX                                                        2\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A                                                        0x0509\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A_BASE_IDX                                               2\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A                                                    0x050a\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A_BASE_IDX                                           2\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A                                                      0x050b\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A_BASE_IDX                                             2\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A                                                       0x050c\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A_BASE_IDX                                              2\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A                                               0x050d\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A_BASE_IDX                                      2\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B                                                        0x050e\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B_BASE_IDX                                               2\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B                                                    0x050f\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B_BASE_IDX                                           2\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B                                                      0x0510\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B_BASE_IDX                                             2\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B                                                       0x0511\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B_BASE_IDX                                              2\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B                                               0x0512\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B_BASE_IDX                                      2\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C                                                        0x0513\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C_BASE_IDX                                               2\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C                                                    0x0514\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C_BASE_IDX                                           2\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C                                                      0x0515\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C_BASE_IDX                                             2\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C                                                       0x0516\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C_BASE_IDX                                              2\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C                                               0x0517\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C_BASE_IDX                                      2\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D                                                        0x0518\n#define mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D_BASE_IDX                                               2\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D                                                    0x0519\n#define mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D_BASE_IDX                                           2\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D                                                      0x051a\n#define mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D_BASE_IDX                                             2\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D                                                       0x051b\n#define mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D_BASE_IDX                                              2\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D                                               0x051c\n#define mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D_BASE_IDX                                      2\n#define mmDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL                                                           0x051d\n#define mmDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL_BASE_IDX                                                  2\n#define mmDCHUBBUB_ARB_TIMEOUT_ENABLE                                                                  0x051e\n#define mmDCHUBBUB_ARB_TIMEOUT_ENABLE_BASE_IDX                                                         2\n#define mmDCHUBBUB_GLOBAL_TIMER_CNTL                                                                   0x051f\n#define mmDCHUBBUB_GLOBAL_TIMER_CNTL_BASE_IDX                                                          2\n#define mmSURFACE_CHECK0_ADDRESS_LSB                                                                   0x0520\n#define mmSURFACE_CHECK0_ADDRESS_LSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK0_ADDRESS_MSB                                                                   0x0521\n#define mmSURFACE_CHECK0_ADDRESS_MSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK1_ADDRESS_LSB                                                                   0x0522\n#define mmSURFACE_CHECK1_ADDRESS_LSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK1_ADDRESS_MSB                                                                   0x0523\n#define mmSURFACE_CHECK1_ADDRESS_MSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK2_ADDRESS_LSB                                                                   0x0524\n#define mmSURFACE_CHECK2_ADDRESS_LSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK2_ADDRESS_MSB                                                                   0x0525\n#define mmSURFACE_CHECK2_ADDRESS_MSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK3_ADDRESS_LSB                                                                   0x0526\n#define mmSURFACE_CHECK3_ADDRESS_LSB_BASE_IDX                                                          2\n#define mmSURFACE_CHECK3_ADDRESS_MSB                                                                   0x0527\n#define mmSURFACE_CHECK3_ADDRESS_MSB_BASE_IDX                                                          2\n#define mmVTG0_CONTROL                                                                                 0x0528\n#define mmVTG0_CONTROL_BASE_IDX                                                                        2\n#define mmVTG1_CONTROL                                                                                 0x0529\n#define mmVTG1_CONTROL_BASE_IDX                                                                        2\n#define mmVTG2_CONTROL                                                                                 0x052a\n#define mmVTG2_CONTROL_BASE_IDX                                                                        2\n#define mmVTG3_CONTROL                                                                                 0x052b\n#define mmVTG3_CONTROL_BASE_IDX                                                                        2\n#define mmVTG4_CONTROL                                                                                 0x052c\n#define mmVTG4_CONTROL_BASE_IDX                                                                        2\n#define mmVTG5_CONTROL                                                                                 0x052d\n#define mmVTG5_CONTROL_BASE_IDX                                                                        2\n#define mmDCHUBBUB_SOFT_RESET                                                                          0x052e\n#define mmDCHUBBUB_SOFT_RESET_BASE_IDX                                                                 2\n#define mmDCHUBBUB_CLOCK_CNTL                                                                          0x052f\n#define mmDCHUBBUB_CLOCK_CNTL_BASE_IDX                                                                 2\n#define mmDCFCLK_CNTL                                                                                  0x0530\n#define mmDCFCLK_CNTL_BASE_IDX                                                                         2\n#define mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL                                                        0x0531\n#define mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL_BASE_IDX                                               2\n#define mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL2                                                       0x0532\n#define mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL2_BASE_IDX                                              2\n#define mmDCHUBBUB_VLINE_SNAPSHOT                                                                      0x0533\n#define mmDCHUBBUB_VLINE_SNAPSHOT_BASE_IDX                                                             2\n#define mmDCHUBBUB_SPARE                                                                               0x0534\n#define mmDCHUBBUB_SPARE_BASE_IDX                                                                      2\n#define mmDCHUBBUB_TEST_DEBUG_INDEX                                                                    0x053a\n#define mmDCHUBBUB_TEST_DEBUG_INDEX_BASE_IDX                                                           2\n#define mmDCHUBBUB_TEST_DEBUG_DATA                                                                     0x053b\n#define mmDCHUBBUB_TEST_DEBUG_DATA_BASE_IDX                                                            2\n\n\n\n\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL                                                                 0x054d\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL2                                                                0x054e\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON7_PERFCOUNTER_STATE                                                                0x054f\n#define mmDC_PERFMON7_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON7_PERFMON_CNTL                                                                     0x0550\n#define mmDC_PERFMON7_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON7_PERFMON_CNTL2                                                                    0x0551\n#define mmDC_PERFMON7_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC                                                          0x0552\n#define mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON7_PERFMON_CVALUE_LOW                                                               0x0553\n#define mmDC_PERFMON7_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON7_PERFMON_HI                                                                       0x0554\n#define mmDC_PERFMON7_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON7_PERFMON_LOW                                                                      0x0555\n#define mmDC_PERFMON7_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmHUBP0_DCSURF_SURFACE_CONFIG                                                                  0x0559\n#define mmHUBP0_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define mmHUBP0_DCSURF_ADDR_CONFIG                                                                     0x055a\n#define mmHUBP0_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define mmHUBP0_DCSURF_TILING_CONFIG                                                                   0x055b\n#define mmHUBP0_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_START                                                              0x055c\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x055d\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_START_C                                                            0x055e\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x055f\n#define mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_START                                                              0x0560\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x0561\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_START_C                                                            0x0562\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x0563\n#define mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP0_DCHUBP_REQ_SIZE_CONFIG                                                                 0x0564\n#define mmHUBP0_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define mmHUBP0_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x0565\n#define mmHUBP0_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define mmHUBP0_DCHUBP_CNTL                                                                            0x0566\n#define mmHUBP0_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define mmHUBP0_HUBP_CLK_CNTL                                                                          0x0567\n#define mmHUBP0_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define mmHUBP0_DCHUBP_VMPG_CONFIG                                                                     0x0568\n#define mmHUBP0_DCHUBP_VMPG_CONFIG_BASE_IDX                                                            2\n#define mmHUBP0_HUBPREQ_DEBUG_DB                                                                       0x0569\n#define mmHUBP0_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2\n#define mmHUBP0_HUBPREQ_DEBUG                                                                          0x056a\n#define mmHUBP0_HUBPREQ_DEBUG_BASE_IDX                                                                 2\n#define mmHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x056e\n#define mmHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define mmHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x056f\n#define mmHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define mmHUBPREQ0_DCSURF_SURFACE_PITCH                                                                0x057b\n#define mmHUBPREQ0_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define mmHUBPREQ0_DCSURF_SURFACE_PITCH_C                                                              0x057c\n#define mmHUBPREQ0_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x057d\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x057e\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x057f\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x0580\n#define mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x0581\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x0582\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x0583\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x0584\n#define mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x0585\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x0586\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x0587\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x0588\n#define mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x0589\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x058a\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x058b\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x058c\n#define mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define mmHUBPREQ0_DCSURF_SURFACE_CONTROL                                                              0x058d\n#define mmHUBPREQ0_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define mmHUBPREQ0_DCSURF_FLIP_CONTROL                                                                 0x058e\n#define mmHUBPREQ0_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCSURF_FLIP_CONTROL2                                                                0x058f\n#define mmHUBPREQ0_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define mmHUBPREQ0_DCSURF_FRAME_PACING_CONTROL                                                         0x0590\n#define mmHUBPREQ0_DCSURF_FRAME_PACING_CONTROL_BASE_IDX                                                2\n#define mmHUBPREQ0_DCSURF_FRAME_PACING_TIME                                                            0x0591\n#define mmHUBPREQ0_DCSURF_FRAME_PACING_TIME_BASE_IDX                                                   2\n#define mmHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x0592\n#define mmHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE                                                                0x0593\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH                                                           0x0594\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_C                                                              0x0595\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x0596\n#define mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x0597\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x0598\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x0599\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x059a\n#define mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define mmHUBPREQ0_DCN_EXPANSION_MODE                                                                  0x059b\n#define mmHUBPREQ0_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define mmHUBPREQ0_DCN_TTU_QOS_WM                                                                      0x059c\n#define mmHUBPREQ0_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define mmHUBPREQ0_DCN_GLOBAL_TTU_CNTL                                                                 0x059d\n#define mmHUBPREQ0_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_SURF0_TTU_CNTL0                                                                 0x059e\n#define mmHUBPREQ0_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_SURF0_TTU_CNTL1                                                                 0x059f\n#define mmHUBPREQ0_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_SURF1_TTU_CNTL0                                                                 0x05a0\n#define mmHUBPREQ0_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_SURF1_TTU_CNTL1                                                                 0x05a1\n#define mmHUBPREQ0_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ0_DCN_CUR0_TTU_CNTL0                                                                  0x05a2\n#define mmHUBPREQ0_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ0_DCN_CUR0_TTU_CNTL1                                                                  0x05a3\n#define mmHUBPREQ0_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB                                                 0x05a4\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB_BASE_IDX                                        2\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB                                                 0x05a5\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB_BASE_IDX                                        2\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB                                                0x05a6\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB_BASE_IDX                                       2\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB                                                0x05a7\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB_BASE_IDX                                       2\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB                                             0x05a8\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX                                    2\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB                                             0x05a9\n#define mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX                                    2\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB                                   0x05aa\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB_BASE_IDX                          2\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB                                   0x05ab\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB_BASE_IDX                          2\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB                                            0x05ac\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB_BASE_IDX                                   2\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB                                            0x05ad\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB_BASE_IDX                                   2\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB                                           0x05ae\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB_BASE_IDX                                  2\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB                                           0x05af\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB_BASE_IDX                                  2\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB                                             0x05b0\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB_BASE_IDX                                    2\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB                                             0x05b1\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB_BASE_IDX                                    2\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_STATUS                                                              0x05b2\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_STATUS_BASE_IDX                                                     2\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB                                           0x05b3\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB_BASE_IDX                                  2\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_CNTL                                                                0x05b4\n#define mmHUBPREQ0_DCN_VM_CONTEXT0_CNTL_BASE_IDX                                                       2\n#define mmHUBPREQ0_DCN_VM_MX_L1_TLB_CNTL                                                               0x05b5\n#define mmHUBPREQ0_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX                                                      2\n#define mmHUBPREQ0_BLANK_OFFSET_0                                                                      0x05b6\n#define mmHUBPREQ0_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define mmHUBPREQ0_BLANK_OFFSET_1                                                                      0x05b7\n#define mmHUBPREQ0_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define mmHUBPREQ0_DST_DIMENSIONS                                                                      0x05b8\n#define mmHUBPREQ0_DST_DIMENSIONS_BASE_IDX                                                             2\n#define mmHUBPREQ0_DST_AFTER_SCALER                                                                    0x05b9\n#define mmHUBPREQ0_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define mmHUBPREQ0_PREFETCH_SETTINS                                                                    0x05ba\n#define mmHUBPREQ0_PREFETCH_SETTINS_BASE_IDX                                                           2\n#define mmHUBPREQ0_PREFETCH_SETTINS_C                                                                  0x05bb\n#define mmHUBPREQ0_PREFETCH_SETTINS_C_BASE_IDX                                                         2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_0                                                                 0x05bc\n#define mmHUBPREQ0_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_1                                                                 0x05bd\n#define mmHUBPREQ0_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_2                                                                 0x05be\n#define mmHUBPREQ0_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_3                                                                 0x05bf\n#define mmHUBPREQ0_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define mmHUBPREQ0_VBLANK_PARAMETERS_4                                                                 0x05c0\n#define mmHUBPREQ0_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define mmHUBPREQ0_NOM_PARAMETERS_0                                                                    0x05c1\n#define mmHUBPREQ0_NOM_PARAMETERS_0_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_1                                                                    0x05c2\n#define mmHUBPREQ0_NOM_PARAMETERS_1_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_2                                                                    0x05c3\n#define mmHUBPREQ0_NOM_PARAMETERS_2_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_3                                                                    0x05c4\n#define mmHUBPREQ0_NOM_PARAMETERS_3_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_4                                                                    0x05c5\n#define mmHUBPREQ0_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_5                                                                    0x05c6\n#define mmHUBPREQ0_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_6                                                                    0x05c7\n#define mmHUBPREQ0_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define mmHUBPREQ0_NOM_PARAMETERS_7                                                                    0x05c8\n#define mmHUBPREQ0_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define mmHUBPREQ0_PER_LINE_DELIVERY_PRE                                                               0x05c9\n#define mmHUBPREQ0_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define mmHUBPREQ0_PER_LINE_DELIVERY                                                                   0x05ca\n#define mmHUBPREQ0_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define mmHUBPREQ0_CURSOR_SETTINS                                                                      0x05cb\n#define mmHUBPREQ0_CURSOR_SETTINS_BASE_IDX                                                             2\n#define mmHUBPREQ0_REF_FREQ_TO_PIX_FREQ                                                                0x05cc\n#define mmHUBPREQ0_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define mmHUBPREQ0_HUBPREQ_MEM_PWR_CTRL                                                                0x05cd\n#define mmHUBPREQ0_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPREQ0_HUBPREQ_MEM_PWR_STATUS                                                              0x05ce\n#define mmHUBPREQ0_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n\n\n\n\n#define mmHUBPRET0_HUBPRET_CONTROL                                                                     0x05e0\n#define mmHUBPRET0_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define mmHUBPRET0_HUBPRET_MEM_PWR_CTRL                                                                0x05e1\n#define mmHUBPRET0_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPRET0_HUBPRET_MEM_PWR_STATUS                                                              0x05e2\n#define mmHUBPRET0_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmHUBPRET0_HUBPRET_READ_LINE_CTRL0                                                             0x05e3\n#define mmHUBPRET0_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define mmHUBPRET0_HUBPRET_READ_LINE_CTRL1                                                             0x05e4\n#define mmHUBPRET0_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define mmHUBPRET0_HUBPRET_READ_LINE0                                                                  0x05e5\n#define mmHUBPRET0_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define mmHUBPRET0_HUBPRET_READ_LINE1                                                                  0x05e6\n#define mmHUBPRET0_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define mmHUBPRET0_HUBPRET_INTERRUPT                                                                   0x05e7\n#define mmHUBPRET0_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define mmHUBPRET0_HUBPRET_READ_LINE_VALUE                                                             0x05e8\n#define mmHUBPRET0_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define mmHUBPRET0_HUBPRET_READ_LINE_STATUS                                                            0x05e9\n#define mmHUBPRET0_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define mmCURSOR0_CURSOR_CONTROL                                                                       0x05ec\n#define mmCURSOR0_CURSOR_CONTROL_BASE_IDX                                                              2\n#define mmCURSOR0_CURSOR_SURFACE_ADDRESS                                                               0x05ed\n#define mmCURSOR0_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                      2\n#define mmCURSOR0_CURSOR_SURFACE_ADDRESS_HIGH                                                          0x05ee\n#define mmCURSOR0_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                 2\n#define mmCURSOR0_CURSOR_SIZE                                                                          0x05ef\n#define mmCURSOR0_CURSOR_SIZE_BASE_IDX                                                                 2\n#define mmCURSOR0_CURSOR_POSITION                                                                      0x05f0\n#define mmCURSOR0_CURSOR_POSITION_BASE_IDX                                                             2\n#define mmCURSOR0_CURSOR_HOT_SPOT                                                                      0x05f1\n#define mmCURSOR0_CURSOR_HOT_SPOT_BASE_IDX                                                             2\n#define mmCURSOR0_CURSOR_STEREO_CONTROL                                                                0x05f2\n#define mmCURSOR0_CURSOR_STEREO_CONTROL_BASE_IDX                                                       2\n#define mmCURSOR0_CURSOR_DST_OFFSET                                                                    0x05f3\n#define mmCURSOR0_CURSOR_DST_OFFSET_BASE_IDX                                                           2\n#define mmCURSOR0_CURSOR_MEM_PWR_CTRL                                                                  0x05f4\n#define mmCURSOR0_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                         2\n#define mmCURSOR0_CURSOR_MEM_PWR_STATUS                                                                0x05f5\n#define mmCURSOR0_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                       2\n\n\n\n\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL                                                                 0x0611\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL2                                                                0x0612\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON8_PERFCOUNTER_STATE                                                                0x0613\n#define mmDC_PERFMON8_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON8_PERFMON_CNTL                                                                     0x0614\n#define mmDC_PERFMON8_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON8_PERFMON_CNTL2                                                                    0x0615\n#define mmDC_PERFMON8_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC                                                          0x0616\n#define mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON8_PERFMON_CVALUE_LOW                                                               0x0617\n#define mmDC_PERFMON8_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON8_PERFMON_HI                                                                       0x0618\n#define mmDC_PERFMON8_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON8_PERFMON_LOW                                                                      0x0619\n#define mmDC_PERFMON8_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmHUBP1_DCSURF_SURFACE_CONFIG                                                                  0x061d\n#define mmHUBP1_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define mmHUBP1_DCSURF_ADDR_CONFIG                                                                     0x061e\n#define mmHUBP1_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define mmHUBP1_DCSURF_TILING_CONFIG                                                                   0x061f\n#define mmHUBP1_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_START                                                              0x0620\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x0621\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_START_C                                                            0x0622\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x0623\n#define mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_START                                                              0x0624\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x0625\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_START_C                                                            0x0626\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x0627\n#define mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP1_DCHUBP_REQ_SIZE_CONFIG                                                                 0x0628\n#define mmHUBP1_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define mmHUBP1_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x0629\n#define mmHUBP1_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define mmHUBP1_DCHUBP_CNTL                                                                            0x062a\n#define mmHUBP1_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define mmHUBP1_HUBP_CLK_CNTL                                                                          0x062b\n#define mmHUBP1_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define mmHUBP1_DCHUBP_VMPG_CONFIG                                                                     0x062c\n#define mmHUBP1_DCHUBP_VMPG_CONFIG_BASE_IDX                                                            2\n#define mmHUBP1_HUBPREQ_DEBUG_DB                                                                       0x062d\n#define mmHUBP1_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2\n#define mmHUBP1_HUBPREQ_DEBUG                                                                          0x062e\n#define mmHUBP1_HUBPREQ_DEBUG_BASE_IDX                                                                 2\n#define mmHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x0632\n#define mmHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define mmHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x0633\n#define mmHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define mmHUBPREQ1_DCSURF_SURFACE_PITCH                                                                0x063f\n#define mmHUBPREQ1_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define mmHUBPREQ1_DCSURF_SURFACE_PITCH_C                                                              0x0640\n#define mmHUBPREQ1_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x0641\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x0642\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x0643\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x0644\n#define mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x0645\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x0646\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x0647\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x0648\n#define mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x0649\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x064a\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x064b\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x064c\n#define mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x064d\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x064e\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x064f\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x0650\n#define mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define mmHUBPREQ1_DCSURF_SURFACE_CONTROL                                                              0x0651\n#define mmHUBPREQ1_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define mmHUBPREQ1_DCSURF_FLIP_CONTROL                                                                 0x0652\n#define mmHUBPREQ1_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCSURF_FLIP_CONTROL2                                                                0x0653\n#define mmHUBPREQ1_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define mmHUBPREQ1_DCSURF_FRAME_PACING_CONTROL                                                         0x0654\n#define mmHUBPREQ1_DCSURF_FRAME_PACING_CONTROL_BASE_IDX                                                2\n#define mmHUBPREQ1_DCSURF_FRAME_PACING_TIME                                                            0x0655\n#define mmHUBPREQ1_DCSURF_FRAME_PACING_TIME_BASE_IDX                                                   2\n#define mmHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x0656\n#define mmHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE                                                                0x0657\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH                                                           0x0658\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_C                                                              0x0659\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x065a\n#define mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x065b\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x065c\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x065d\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x065e\n#define mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define mmHUBPREQ1_DCN_EXPANSION_MODE                                                                  0x065f\n#define mmHUBPREQ1_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define mmHUBPREQ1_DCN_TTU_QOS_WM                                                                      0x0660\n#define mmHUBPREQ1_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define mmHUBPREQ1_DCN_GLOBAL_TTU_CNTL                                                                 0x0661\n#define mmHUBPREQ1_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_SURF0_TTU_CNTL0                                                                 0x0662\n#define mmHUBPREQ1_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_SURF0_TTU_CNTL1                                                                 0x0663\n#define mmHUBPREQ1_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_SURF1_TTU_CNTL0                                                                 0x0664\n#define mmHUBPREQ1_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_SURF1_TTU_CNTL1                                                                 0x0665\n#define mmHUBPREQ1_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ1_DCN_CUR0_TTU_CNTL0                                                                  0x0666\n#define mmHUBPREQ1_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ1_DCN_CUR0_TTU_CNTL1                                                                  0x0667\n#define mmHUBPREQ1_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB                                                 0x0668\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB_BASE_IDX                                        2\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB                                                 0x0669\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB_BASE_IDX                                        2\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB                                                0x066a\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB_BASE_IDX                                       2\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB                                                0x066b\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB_BASE_IDX                                       2\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB                                             0x066c\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX                                    2\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB                                             0x066d\n#define mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX                                    2\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB                                   0x066e\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB_BASE_IDX                          2\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB                                   0x066f\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB_BASE_IDX                          2\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB                                            0x0670\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB_BASE_IDX                                   2\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB                                            0x0671\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB_BASE_IDX                                   2\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB                                           0x0672\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB_BASE_IDX                                  2\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB                                           0x0673\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB_BASE_IDX                                  2\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB                                             0x0674\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB_BASE_IDX                                    2\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB                                             0x0675\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB_BASE_IDX                                    2\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_STATUS                                                              0x0676\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_STATUS_BASE_IDX                                                     2\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB                                           0x0677\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB_BASE_IDX                                  2\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_CNTL                                                                0x0678\n#define mmHUBPREQ1_DCN_VM_CONTEXT0_CNTL_BASE_IDX                                                       2\n#define mmHUBPREQ1_DCN_VM_MX_L1_TLB_CNTL                                                               0x0679\n#define mmHUBPREQ1_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX                                                      2\n#define mmHUBPREQ1_BLANK_OFFSET_0                                                                      0x067a\n#define mmHUBPREQ1_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define mmHUBPREQ1_BLANK_OFFSET_1                                                                      0x067b\n#define mmHUBPREQ1_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define mmHUBPREQ1_DST_DIMENSIONS                                                                      0x067c\n#define mmHUBPREQ1_DST_DIMENSIONS_BASE_IDX                                                             2\n#define mmHUBPREQ1_DST_AFTER_SCALER                                                                    0x067d\n#define mmHUBPREQ1_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define mmHUBPREQ1_PREFETCH_SETTINS                                                                    0x067e\n#define mmHUBPREQ1_PREFETCH_SETTINS_BASE_IDX                                                           2\n#define mmHUBPREQ1_PREFETCH_SETTINS_C                                                                  0x067f\n#define mmHUBPREQ1_PREFETCH_SETTINS_C_BASE_IDX                                                         2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_0                                                                 0x0680\n#define mmHUBPREQ1_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_1                                                                 0x0681\n#define mmHUBPREQ1_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_2                                                                 0x0682\n#define mmHUBPREQ1_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_3                                                                 0x0683\n#define mmHUBPREQ1_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define mmHUBPREQ1_VBLANK_PARAMETERS_4                                                                 0x0684\n#define mmHUBPREQ1_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define mmHUBPREQ1_NOM_PARAMETERS_0                                                                    0x0685\n#define mmHUBPREQ1_NOM_PARAMETERS_0_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_1                                                                    0x0686\n#define mmHUBPREQ1_NOM_PARAMETERS_1_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_2                                                                    0x0687\n#define mmHUBPREQ1_NOM_PARAMETERS_2_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_3                                                                    0x0688\n#define mmHUBPREQ1_NOM_PARAMETERS_3_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_4                                                                    0x0689\n#define mmHUBPREQ1_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_5                                                                    0x068a\n#define mmHUBPREQ1_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_6                                                                    0x068b\n#define mmHUBPREQ1_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define mmHUBPREQ1_NOM_PARAMETERS_7                                                                    0x068c\n#define mmHUBPREQ1_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define mmHUBPREQ1_PER_LINE_DELIVERY_PRE                                                               0x068d\n#define mmHUBPREQ1_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define mmHUBPREQ1_PER_LINE_DELIVERY                                                                   0x068e\n#define mmHUBPREQ1_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define mmHUBPREQ1_CURSOR_SETTINS                                                                      0x068f\n#define mmHUBPREQ1_CURSOR_SETTINS_BASE_IDX                                                             2\n#define mmHUBPREQ1_REF_FREQ_TO_PIX_FREQ                                                                0x0690\n#define mmHUBPREQ1_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define mmHUBPREQ1_HUBPREQ_MEM_PWR_CTRL                                                                0x0691\n#define mmHUBPREQ1_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPREQ1_HUBPREQ_MEM_PWR_STATUS                                                              0x0692\n#define mmHUBPREQ1_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n\n\n\n\n#define mmHUBPRET1_HUBPRET_CONTROL                                                                     0x06a4\n#define mmHUBPRET1_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define mmHUBPRET1_HUBPRET_MEM_PWR_CTRL                                                                0x06a5\n#define mmHUBPRET1_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPRET1_HUBPRET_MEM_PWR_STATUS                                                              0x06a6\n#define mmHUBPRET1_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmHUBPRET1_HUBPRET_READ_LINE_CTRL0                                                             0x06a7\n#define mmHUBPRET1_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define mmHUBPRET1_HUBPRET_READ_LINE_CTRL1                                                             0x06a8\n#define mmHUBPRET1_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define mmHUBPRET1_HUBPRET_READ_LINE0                                                                  0x06a9\n#define mmHUBPRET1_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define mmHUBPRET1_HUBPRET_READ_LINE1                                                                  0x06aa\n#define mmHUBPRET1_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define mmHUBPRET1_HUBPRET_INTERRUPT                                                                   0x06ab\n#define mmHUBPRET1_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define mmHUBPRET1_HUBPRET_READ_LINE_VALUE                                                             0x06ac\n#define mmHUBPRET1_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define mmHUBPRET1_HUBPRET_READ_LINE_STATUS                                                            0x06ad\n#define mmHUBPRET1_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define mmCURSOR1_CURSOR_CONTROL                                                                       0x06b0\n#define mmCURSOR1_CURSOR_CONTROL_BASE_IDX                                                              2\n#define mmCURSOR1_CURSOR_SURFACE_ADDRESS                                                               0x06b1\n#define mmCURSOR1_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                      2\n#define mmCURSOR1_CURSOR_SURFACE_ADDRESS_HIGH                                                          0x06b2\n#define mmCURSOR1_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                 2\n#define mmCURSOR1_CURSOR_SIZE                                                                          0x06b3\n#define mmCURSOR1_CURSOR_SIZE_BASE_IDX                                                                 2\n#define mmCURSOR1_CURSOR_POSITION                                                                      0x06b4\n#define mmCURSOR1_CURSOR_POSITION_BASE_IDX                                                             2\n#define mmCURSOR1_CURSOR_HOT_SPOT                                                                      0x06b5\n#define mmCURSOR1_CURSOR_HOT_SPOT_BASE_IDX                                                             2\n#define mmCURSOR1_CURSOR_STEREO_CONTROL                                                                0x06b6\n#define mmCURSOR1_CURSOR_STEREO_CONTROL_BASE_IDX                                                       2\n#define mmCURSOR1_CURSOR_DST_OFFSET                                                                    0x06b7\n#define mmCURSOR1_CURSOR_DST_OFFSET_BASE_IDX                                                           2\n#define mmCURSOR1_CURSOR_MEM_PWR_CTRL                                                                  0x06b8\n#define mmCURSOR1_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                         2\n#define mmCURSOR1_CURSOR_MEM_PWR_STATUS                                                                0x06b9\n#define mmCURSOR1_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                       2\n\n\n\n\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL                                                                 0x06d5\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL2                                                                0x06d6\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define mmDC_PERFMON9_PERFCOUNTER_STATE                                                                0x06d7\n#define mmDC_PERFMON9_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define mmDC_PERFMON9_PERFMON_CNTL                                                                     0x06d8\n#define mmDC_PERFMON9_PERFMON_CNTL_BASE_IDX                                                            2\n#define mmDC_PERFMON9_PERFMON_CNTL2                                                                    0x06d9\n#define mmDC_PERFMON9_PERFMON_CNTL2_BASE_IDX                                                           2\n#define mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC                                                          0x06da\n#define mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define mmDC_PERFMON9_PERFMON_CVALUE_LOW                                                               0x06db\n#define mmDC_PERFMON9_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define mmDC_PERFMON9_PERFMON_HI                                                                       0x06dc\n#define mmDC_PERFMON9_PERFMON_HI_BASE_IDX                                                              2\n#define mmDC_PERFMON9_PERFMON_LOW                                                                      0x06dd\n#define mmDC_PERFMON9_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define mmHUBP2_DCSURF_SURFACE_CONFIG                                                                  0x06e1\n#define mmHUBP2_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define mmHUBP2_DCSURF_ADDR_CONFIG                                                                     0x06e2\n#define mmHUBP2_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define mmHUBP2_DCSURF_TILING_CONFIG                                                                   0x06e3\n#define mmHUBP2_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_START                                                              0x06e4\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x06e5\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_START_C                                                            0x06e6\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x06e7\n#define mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_START                                                              0x06e8\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x06e9\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_START_C                                                            0x06ea\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x06eb\n#define mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP2_DCHUBP_REQ_SIZE_CONFIG                                                                 0x06ec\n#define mmHUBP2_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define mmHUBP2_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x06ed\n#define mmHUBP2_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define mmHUBP2_DCHUBP_CNTL                                                                            0x06ee\n#define mmHUBP2_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define mmHUBP2_HUBP_CLK_CNTL                                                                          0x06ef\n#define mmHUBP2_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define mmHUBP2_DCHUBP_VMPG_CONFIG                                                                     0x06f0\n#define mmHUBP2_DCHUBP_VMPG_CONFIG_BASE_IDX                                                            2\n#define mmHUBP2_HUBPREQ_DEBUG_DB                                                                       0x06f1\n#define mmHUBP2_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2\n#define mmHUBP2_HUBPREQ_DEBUG                                                                          0x06f2\n#define mmHUBP2_HUBPREQ_DEBUG_BASE_IDX                                                                 2\n#define mmHUBP2_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x06f6\n#define mmHUBP2_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define mmHUBP2_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x06f7\n#define mmHUBP2_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define mmHUBPREQ2_DCSURF_SURFACE_PITCH                                                                0x0703\n#define mmHUBPREQ2_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define mmHUBPREQ2_DCSURF_SURFACE_PITCH_C                                                              0x0704\n#define mmHUBPREQ2_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x0705\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x0706\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x0707\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x0708\n#define mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x0709\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x070a\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x070b\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x070c\n#define mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x070d\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x070e\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x070f\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x0710\n#define mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x0711\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x0712\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x0713\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x0714\n#define mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define mmHUBPREQ2_DCSURF_SURFACE_CONTROL                                                              0x0715\n#define mmHUBPREQ2_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define mmHUBPREQ2_DCSURF_FLIP_CONTROL                                                                 0x0716\n#define mmHUBPREQ2_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define mmHUBPREQ2_DCSURF_FLIP_CONTROL2                                                                0x0717\n#define mmHUBPREQ2_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define mmHUBPREQ2_DCSURF_FRAME_PACING_CONTROL                                                         0x0718\n#define mmHUBPREQ2_DCSURF_FRAME_PACING_CONTROL_BASE_IDX                                                2\n#define mmHUBPREQ2_DCSURF_FRAME_PACING_TIME                                                            0x0719\n#define mmHUBPREQ2_DCSURF_FRAME_PACING_TIME_BASE_IDX                                                   2\n#define mmHUBPREQ2_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x071a\n#define mmHUBPREQ2_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE                                                                0x071b\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH                                                           0x071c\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_C                                                              0x071d\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x071e\n#define mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x071f\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x0720\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x0721\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x0722\n#define mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define mmHUBPREQ2_DCN_EXPANSION_MODE                                                                  0x0723\n#define mmHUBPREQ2_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define mmHUBPREQ2_DCN_TTU_QOS_WM                                                                      0x0724\n#define mmHUBPREQ2_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define mmHUBPREQ2_DCN_GLOBAL_TTU_CNTL                                                                 0x0725\n#define mmHUBPREQ2_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define mmHUBPREQ2_DCN_SURF0_TTU_CNTL0                                                                 0x0726\n#define mmHUBPREQ2_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ2_DCN_SURF0_TTU_CNTL1                                                                 0x0727\n#define mmHUBPREQ2_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ2_DCN_SURF1_TTU_CNTL0                                                                 0x0728\n#define mmHUBPREQ2_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ2_DCN_SURF1_TTU_CNTL1                                                                 0x0729\n#define mmHUBPREQ2_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ2_DCN_CUR0_TTU_CNTL0                                                                  0x072a\n#define mmHUBPREQ2_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ2_DCN_CUR0_TTU_CNTL1                                                                  0x072b\n#define mmHUBPREQ2_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB                                                 0x072c\n#define mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB_BASE_IDX                                        2\n#define mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB                                                 0x072d\n#define mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB_BASE_IDX                                        2\n#define mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB                                                0x072e\n#define mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB_BASE_IDX                                       2\n#define mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB                                                0x072f\n#define mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB_BASE_IDX                                       2\n#define mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB                                             0x0730\n#define mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX                                    2\n#define mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB                                             0x0731\n#define mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX                                    2\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB                                   0x0732\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB_BASE_IDX                          2\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB                                   0x0733\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB_BASE_IDX                          2\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB                                            0x0734\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB_BASE_IDX                                   2\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB                                            0x0735\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB_BASE_IDX                                   2\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB                                           0x0736\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB_BASE_IDX                                  2\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB                                           0x0737\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB_BASE_IDX                                  2\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB                                             0x0738\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB_BASE_IDX                                    2\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB                                             0x0739\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB_BASE_IDX                                    2\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_STATUS                                                              0x073a\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_STATUS_BASE_IDX                                                     2\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB                                           0x073b\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB_BASE_IDX                                  2\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_CNTL                                                                0x073c\n#define mmHUBPREQ2_DCN_VM_CONTEXT0_CNTL_BASE_IDX                                                       2\n#define mmHUBPREQ2_DCN_VM_MX_L1_TLB_CNTL                                                               0x073d\n#define mmHUBPREQ2_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX                                                      2\n#define mmHUBPREQ2_BLANK_OFFSET_0                                                                      0x073e\n#define mmHUBPREQ2_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define mmHUBPREQ2_BLANK_OFFSET_1                                                                      0x073f\n#define mmHUBPREQ2_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define mmHUBPREQ2_DST_DIMENSIONS                                                                      0x0740\n#define mmHUBPREQ2_DST_DIMENSIONS_BASE_IDX                                                             2\n#define mmHUBPREQ2_DST_AFTER_SCALER                                                                    0x0741\n#define mmHUBPREQ2_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define mmHUBPREQ2_PREFETCH_SETTINS                                                                    0x0742\n#define mmHUBPREQ2_PREFETCH_SETTINS_BASE_IDX                                                           2\n#define mmHUBPREQ2_PREFETCH_SETTINS_C                                                                  0x0743\n#define mmHUBPREQ2_PREFETCH_SETTINS_C_BASE_IDX                                                         2\n#define mmHUBPREQ2_VBLANK_PARAMETERS_0                                                                 0x0744\n#define mmHUBPREQ2_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define mmHUBPREQ2_VBLANK_PARAMETERS_1                                                                 0x0745\n#define mmHUBPREQ2_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define mmHUBPREQ2_VBLANK_PARAMETERS_2                                                                 0x0746\n#define mmHUBPREQ2_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define mmHUBPREQ2_VBLANK_PARAMETERS_3                                                                 0x0747\n#define mmHUBPREQ2_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define mmHUBPREQ2_VBLANK_PARAMETERS_4                                                                 0x0748\n#define mmHUBPREQ2_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define mmHUBPREQ2_NOM_PARAMETERS_0                                                                    0x0749\n#define mmHUBPREQ2_NOM_PARAMETERS_0_BASE_IDX                                                           2\n#define mmHUBPREQ2_NOM_PARAMETERS_1                                                                    0x074a\n#define mmHUBPREQ2_NOM_PARAMETERS_1_BASE_IDX                                                           2\n#define mmHUBPREQ2_NOM_PARAMETERS_2                                                                    0x074b\n#define mmHUBPREQ2_NOM_PARAMETERS_2_BASE_IDX                                                           2\n#define mmHUBPREQ2_NOM_PARAMETERS_3                                                                    0x074c\n#define mmHUBPREQ2_NOM_PARAMETERS_3_BASE_IDX                                                           2\n#define mmHUBPREQ2_NOM_PARAMETERS_4                                                                    0x074d\n#define mmHUBPREQ2_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define mmHUBPREQ2_NOM_PARAMETERS_5                                                                    0x074e\n#define mmHUBPREQ2_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define mmHUBPREQ2_NOM_PARAMETERS_6                                                                    0x074f\n#define mmHUBPREQ2_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define mmHUBPREQ2_NOM_PARAMETERS_7                                                                    0x0750\n#define mmHUBPREQ2_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define mmHUBPREQ2_PER_LINE_DELIVERY_PRE                                                               0x0751\n#define mmHUBPREQ2_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define mmHUBPREQ2_PER_LINE_DELIVERY                                                                   0x0752\n#define mmHUBPREQ2_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define mmHUBPREQ2_CURSOR_SETTINS                                                                      0x0753\n#define mmHUBPREQ2_CURSOR_SETTINS_BASE_IDX                                                             2\n#define mmHUBPREQ2_REF_FREQ_TO_PIX_FREQ                                                                0x0754\n#define mmHUBPREQ2_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define mmHUBPREQ2_HUBPREQ_MEM_PWR_CTRL                                                                0x0755\n#define mmHUBPREQ2_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPREQ2_HUBPREQ_MEM_PWR_STATUS                                                              0x0756\n#define mmHUBPREQ2_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n\n\n\n\n#define mmHUBPRET2_HUBPRET_CONTROL                                                                     0x0768\n#define mmHUBPRET2_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define mmHUBPRET2_HUBPRET_MEM_PWR_CTRL                                                                0x0769\n#define mmHUBPRET2_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPRET2_HUBPRET_MEM_PWR_STATUS                                                              0x076a\n#define mmHUBPRET2_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmHUBPRET2_HUBPRET_READ_LINE_CTRL0                                                             0x076b\n#define mmHUBPRET2_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define mmHUBPRET2_HUBPRET_READ_LINE_CTRL1                                                             0x076c\n#define mmHUBPRET2_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define mmHUBPRET2_HUBPRET_READ_LINE0                                                                  0x076d\n#define mmHUBPRET2_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define mmHUBPRET2_HUBPRET_READ_LINE1                                                                  0x076e\n#define mmHUBPRET2_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define mmHUBPRET2_HUBPRET_INTERRUPT                                                                   0x076f\n#define mmHUBPRET2_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define mmHUBPRET2_HUBPRET_READ_LINE_VALUE                                                             0x0770\n#define mmHUBPRET2_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define mmHUBPRET2_HUBPRET_READ_LINE_STATUS                                                            0x0771\n#define mmHUBPRET2_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define mmCURSOR2_CURSOR_CONTROL                                                                       0x0774\n#define mmCURSOR2_CURSOR_CONTROL_BASE_IDX                                                              2\n#define mmCURSOR2_CURSOR_SURFACE_ADDRESS                                                               0x0775\n#define mmCURSOR2_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                      2\n#define mmCURSOR2_CURSOR_SURFACE_ADDRESS_HIGH                                                          0x0776\n#define mmCURSOR2_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                 2\n#define mmCURSOR2_CURSOR_SIZE                                                                          0x0777\n#define mmCURSOR2_CURSOR_SIZE_BASE_IDX                                                                 2\n#define mmCURSOR2_CURSOR_POSITION                                                                      0x0778\n#define mmCURSOR2_CURSOR_POSITION_BASE_IDX                                                             2\n#define mmCURSOR2_CURSOR_HOT_SPOT                                                                      0x0779\n#define mmCURSOR2_CURSOR_HOT_SPOT_BASE_IDX                                                             2\n#define mmCURSOR2_CURSOR_STEREO_CONTROL                                                                0x077a\n#define mmCURSOR2_CURSOR_STEREO_CONTROL_BASE_IDX                                                       2\n#define mmCURSOR2_CURSOR_DST_OFFSET                                                                    0x077b\n#define mmCURSOR2_CURSOR_DST_OFFSET_BASE_IDX                                                           2\n#define mmCURSOR2_CURSOR_MEM_PWR_CTRL                                                                  0x077c\n#define mmCURSOR2_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                         2\n#define mmCURSOR2_CURSOR_MEM_PWR_STATUS                                                                0x077d\n#define mmCURSOR2_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                       2\n\n\n\n\n#define mmDC_PERFMON10_PERFCOUNTER_CNTL                                                                0x0799\n#define mmDC_PERFMON10_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON10_PERFCOUNTER_CNTL2                                                               0x079a\n#define mmDC_PERFMON10_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON10_PERFCOUNTER_STATE                                                               0x079b\n#define mmDC_PERFMON10_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON10_PERFMON_CNTL                                                                    0x079c\n#define mmDC_PERFMON10_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON10_PERFMON_CNTL2                                                                   0x079d\n#define mmDC_PERFMON10_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC                                                         0x079e\n#define mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON10_PERFMON_CVALUE_LOW                                                              0x079f\n#define mmDC_PERFMON10_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON10_PERFMON_HI                                                                      0x07a0\n#define mmDC_PERFMON10_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON10_PERFMON_LOW                                                                     0x07a1\n#define mmDC_PERFMON10_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmHUBP3_DCSURF_SURFACE_CONFIG                                                                  0x07a5\n#define mmHUBP3_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define mmHUBP3_DCSURF_ADDR_CONFIG                                                                     0x07a6\n#define mmHUBP3_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define mmHUBP3_DCSURF_TILING_CONFIG                                                                   0x07a7\n#define mmHUBP3_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_START                                                              0x07a8\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x07a9\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_START_C                                                            0x07aa\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x07ab\n#define mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_START                                                              0x07ac\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x07ad\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_START_C                                                            0x07ae\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x07af\n#define mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define mmHUBP3_DCHUBP_REQ_SIZE_CONFIG                                                                 0x07b0\n#define mmHUBP3_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define mmHUBP3_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x07b1\n#define mmHUBP3_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define mmHUBP3_DCHUBP_CNTL                                                                            0x07b2\n#define mmHUBP3_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define mmHUBP3_HUBP_CLK_CNTL                                                                          0x07b3\n#define mmHUBP3_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define mmHUBP3_DCHUBP_VMPG_CONFIG                                                                     0x07b4\n#define mmHUBP3_DCHUBP_VMPG_CONFIG_BASE_IDX                                                            2\n#define mmHUBP3_HUBPREQ_DEBUG_DB                                                                       0x07b5\n#define mmHUBP3_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2\n#define mmHUBP3_HUBPREQ_DEBUG                                                                          0x07b6\n#define mmHUBP3_HUBPREQ_DEBUG_BASE_IDX                                                                 2\n#define mmHUBP3_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x07ba\n#define mmHUBP3_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define mmHUBP3_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x07bb\n#define mmHUBP3_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define mmHUBPREQ3_DCSURF_SURFACE_PITCH                                                                0x07c7\n#define mmHUBPREQ3_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define mmHUBPREQ3_DCSURF_SURFACE_PITCH_C                                                              0x07c8\n#define mmHUBPREQ3_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x07c9\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x07ca\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x07cb\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x07cc\n#define mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x07cd\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x07ce\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x07cf\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x07d0\n#define mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x07d1\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x07d2\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x07d3\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x07d4\n#define mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x07d5\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x07d6\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x07d7\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x07d8\n#define mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define mmHUBPREQ3_DCSURF_SURFACE_CONTROL                                                              0x07d9\n#define mmHUBPREQ3_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define mmHUBPREQ3_DCSURF_FLIP_CONTROL                                                                 0x07da\n#define mmHUBPREQ3_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define mmHUBPREQ3_DCSURF_FLIP_CONTROL2                                                                0x07db\n#define mmHUBPREQ3_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define mmHUBPREQ3_DCSURF_FRAME_PACING_CONTROL                                                         0x07dc\n#define mmHUBPREQ3_DCSURF_FRAME_PACING_CONTROL_BASE_IDX                                                2\n#define mmHUBPREQ3_DCSURF_FRAME_PACING_TIME                                                            0x07dd\n#define mmHUBPREQ3_DCSURF_FRAME_PACING_TIME_BASE_IDX                                                   2\n#define mmHUBPREQ3_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x07de\n#define mmHUBPREQ3_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE                                                                0x07df\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH                                                           0x07e0\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_C                                                              0x07e1\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x07e2\n#define mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x07e3\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x07e4\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x07e5\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x07e6\n#define mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define mmHUBPREQ3_DCN_EXPANSION_MODE                                                                  0x07e7\n#define mmHUBPREQ3_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define mmHUBPREQ3_DCN_TTU_QOS_WM                                                                      0x07e8\n#define mmHUBPREQ3_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define mmHUBPREQ3_DCN_GLOBAL_TTU_CNTL                                                                 0x07e9\n#define mmHUBPREQ3_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define mmHUBPREQ3_DCN_SURF0_TTU_CNTL0                                                                 0x07ea\n#define mmHUBPREQ3_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ3_DCN_SURF0_TTU_CNTL1                                                                 0x07eb\n#define mmHUBPREQ3_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ3_DCN_SURF1_TTU_CNTL0                                                                 0x07ec\n#define mmHUBPREQ3_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define mmHUBPREQ3_DCN_SURF1_TTU_CNTL1                                                                 0x07ed\n#define mmHUBPREQ3_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define mmHUBPREQ3_DCN_CUR0_TTU_CNTL0                                                                  0x07ee\n#define mmHUBPREQ3_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define mmHUBPREQ3_DCN_CUR0_TTU_CNTL1                                                                  0x07ef\n#define mmHUBPREQ3_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB                                                 0x07f0\n#define mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB_BASE_IDX                                        2\n#define mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB                                                 0x07f1\n#define mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB_BASE_IDX                                        2\n#define mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB                                                0x07f2\n#define mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB_BASE_IDX                                       2\n#define mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB                                                0x07f3\n#define mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB_BASE_IDX                                       2\n#define mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB                                             0x07f4\n#define mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX                                    2\n#define mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB                                             0x07f5\n#define mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX                                    2\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB                                   0x07f6\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB_BASE_IDX                          2\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB                                   0x07f7\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB_BASE_IDX                          2\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB                                            0x07f8\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB_BASE_IDX                                   2\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB                                            0x07f9\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB_BASE_IDX                                   2\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB                                           0x07fa\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB_BASE_IDX                                  2\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB                                           0x07fb\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB_BASE_IDX                                  2\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB                                             0x07fc\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB_BASE_IDX                                    2\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB                                             0x07fd\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB_BASE_IDX                                    2\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_STATUS                                                              0x07fe\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_STATUS_BASE_IDX                                                     2\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB                                           0x07ff\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB_BASE_IDX                                  2\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_CNTL                                                                0x0800\n#define mmHUBPREQ3_DCN_VM_CONTEXT0_CNTL_BASE_IDX                                                       2\n#define mmHUBPREQ3_DCN_VM_MX_L1_TLB_CNTL                                                               0x0801\n#define mmHUBPREQ3_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX                                                      2\n#define mmHUBPREQ3_BLANK_OFFSET_0                                                                      0x0802\n#define mmHUBPREQ3_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define mmHUBPREQ3_BLANK_OFFSET_1                                                                      0x0803\n#define mmHUBPREQ3_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define mmHUBPREQ3_DST_DIMENSIONS                                                                      0x0804\n#define mmHUBPREQ3_DST_DIMENSIONS_BASE_IDX                                                             2\n#define mmHUBPREQ3_DST_AFTER_SCALER                                                                    0x0805\n#define mmHUBPREQ3_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define mmHUBPREQ3_PREFETCH_SETTINS                                                                    0x0806\n#define mmHUBPREQ3_PREFETCH_SETTINS_BASE_IDX                                                           2\n#define mmHUBPREQ3_PREFETCH_SETTINS_C                                                                  0x0807\n#define mmHUBPREQ3_PREFETCH_SETTINS_C_BASE_IDX                                                         2\n#define mmHUBPREQ3_VBLANK_PARAMETERS_0                                                                 0x0808\n#define mmHUBPREQ3_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define mmHUBPREQ3_VBLANK_PARAMETERS_1                                                                 0x0809\n#define mmHUBPREQ3_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define mmHUBPREQ3_VBLANK_PARAMETERS_2                                                                 0x080a\n#define mmHUBPREQ3_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define mmHUBPREQ3_VBLANK_PARAMETERS_3                                                                 0x080b\n#define mmHUBPREQ3_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define mmHUBPREQ3_VBLANK_PARAMETERS_4                                                                 0x080c\n#define mmHUBPREQ3_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define mmHUBPREQ3_NOM_PARAMETERS_0                                                                    0x080d\n#define mmHUBPREQ3_NOM_PARAMETERS_0_BASE_IDX                                                           2\n#define mmHUBPREQ3_NOM_PARAMETERS_1                                                                    0x080e\n#define mmHUBPREQ3_NOM_PARAMETERS_1_BASE_IDX                                                           2\n#define mmHUBPREQ3_NOM_PARAMETERS_2                                                                    0x080f\n#define mmHUBPREQ3_NOM_PARAMETERS_2_BASE_IDX                                                           2\n#define mmHUBPREQ3_NOM_PARAMETERS_3                                                                    0x0810\n#define mmHUBPREQ3_NOM_PARAMETERS_3_BASE_IDX                                                           2\n#define mmHUBPREQ3_NOM_PARAMETERS_4                                                                    0x0811\n#define mmHUBPREQ3_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define mmHUBPREQ3_NOM_PARAMETERS_5                                                                    0x0812\n#define mmHUBPREQ3_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define mmHUBPREQ3_NOM_PARAMETERS_6                                                                    0x0813\n#define mmHUBPREQ3_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define mmHUBPREQ3_NOM_PARAMETERS_7                                                                    0x0814\n#define mmHUBPREQ3_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define mmHUBPREQ3_PER_LINE_DELIVERY_PRE                                                               0x0815\n#define mmHUBPREQ3_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define mmHUBPREQ3_PER_LINE_DELIVERY                                                                   0x0816\n#define mmHUBPREQ3_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define mmHUBPREQ3_CURSOR_SETTINS                                                                      0x0817\n#define mmHUBPREQ3_CURSOR_SETTINS_BASE_IDX                                                             2\n#define mmHUBPREQ3_REF_FREQ_TO_PIX_FREQ                                                                0x0818\n#define mmHUBPREQ3_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define mmHUBPREQ3_HUBPREQ_MEM_PWR_CTRL                                                                0x0819\n#define mmHUBPREQ3_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPREQ3_HUBPREQ_MEM_PWR_STATUS                                                              0x081a\n#define mmHUBPREQ3_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n\n\n\n\n#define mmHUBPRET3_HUBPRET_CONTROL                                                                     0x082c\n#define mmHUBPRET3_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define mmHUBPRET3_HUBPRET_MEM_PWR_CTRL                                                                0x082d\n#define mmHUBPRET3_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define mmHUBPRET3_HUBPRET_MEM_PWR_STATUS                                                              0x082e\n#define mmHUBPRET3_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define mmHUBPRET3_HUBPRET_READ_LINE_CTRL0                                                             0x082f\n#define mmHUBPRET3_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define mmHUBPRET3_HUBPRET_READ_LINE_CTRL1                                                             0x0830\n#define mmHUBPRET3_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define mmHUBPRET3_HUBPRET_READ_LINE0                                                                  0x0831\n#define mmHUBPRET3_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define mmHUBPRET3_HUBPRET_READ_LINE1                                                                  0x0832\n#define mmHUBPRET3_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define mmHUBPRET3_HUBPRET_INTERRUPT                                                                   0x0833\n#define mmHUBPRET3_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define mmHUBPRET3_HUBPRET_READ_LINE_VALUE                                                             0x0834\n#define mmHUBPRET3_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define mmHUBPRET3_HUBPRET_READ_LINE_STATUS                                                            0x0835\n#define mmHUBPRET3_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define mmCURSOR3_CURSOR_CONTROL                                                                       0x0838\n#define mmCURSOR3_CURSOR_CONTROL_BASE_IDX                                                              2\n#define mmCURSOR3_CURSOR_SURFACE_ADDRESS                                                               0x0839\n#define mmCURSOR3_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                      2\n#define mmCURSOR3_CURSOR_SURFACE_ADDRESS_HIGH                                                          0x083a\n#define mmCURSOR3_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                                 2\n#define mmCURSOR3_CURSOR_SIZE                                                                          0x083b\n#define mmCURSOR3_CURSOR_SIZE_BASE_IDX                                                                 2\n#define mmCURSOR3_CURSOR_POSITION                                                                      0x083c\n#define mmCURSOR3_CURSOR_POSITION_BASE_IDX                                                             2\n#define mmCURSOR3_CURSOR_HOT_SPOT                                                                      0x083d\n#define mmCURSOR3_CURSOR_HOT_SPOT_BASE_IDX                                                             2\n#define mmCURSOR3_CURSOR_STEREO_CONTROL                                                                0x083e\n#define mmCURSOR3_CURSOR_STEREO_CONTROL_BASE_IDX                                                       2\n#define mmCURSOR3_CURSOR_DST_OFFSET                                                                    0x083f\n#define mmCURSOR3_CURSOR_DST_OFFSET_BASE_IDX                                                           2\n#define mmCURSOR3_CURSOR_MEM_PWR_CTRL                                                                  0x0840\n#define mmCURSOR3_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                         2\n#define mmCURSOR3_CURSOR_MEM_PWR_STATUS                                                                0x0841\n#define mmCURSOR3_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                       2\n\n\n\n\n#define mmDC_PERFMON11_PERFCOUNTER_CNTL                                                                0x085d\n#define mmDC_PERFMON11_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON11_PERFCOUNTER_CNTL2                                                               0x085e\n#define mmDC_PERFMON11_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON11_PERFCOUNTER_STATE                                                               0x085f\n#define mmDC_PERFMON11_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON11_PERFMON_CNTL                                                                    0x0860\n#define mmDC_PERFMON11_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON11_PERFMON_CNTL2                                                                   0x0861\n#define mmDC_PERFMON11_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC                                                         0x0862\n#define mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON11_PERFMON_CVALUE_LOW                                                              0x0863\n#define mmDC_PERFMON11_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON11_PERFMON_HI                                                                      0x0864\n#define mmDC_PERFMON11_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON11_PERFMON_LOW                                                                     0x0865\n#define mmDC_PERFMON11_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmDPP_TOP0_DPP_CONTROL                                                                         0x0c3d\n#define mmDPP_TOP0_DPP_CONTROL_BASE_IDX                                                                2\n#define mmDPP_TOP0_DPP_SOFT_RESET                                                                      0x0c3e\n#define mmDPP_TOP0_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define mmDPP_TOP0_DPP_CRC_VAL_R_G                                                                     0x0c3f\n#define mmDPP_TOP0_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define mmDPP_TOP0_DPP_CRC_VAL_B_A                                                                     0x0c40\n#define mmDPP_TOP0_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define mmDPP_TOP0_DPP_CRC_CTRL                                                                        0x0c41\n#define mmDPP_TOP0_DPP_CRC_CTRL_BASE_IDX                                                               2\n#define mmDPP_TOP0_HOST_READ_CONTROL                                                                   0x0c42\n#define mmDPP_TOP0_HOST_READ_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT                                                          0x0c47\n#define mmCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define mmCNVC_CFG0_FORMAT_CONTROL                                                                     0x0c48\n#define mmCNVC_CFG0_FORMAT_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG0_FCNV_FP_SCALE_BIAS                                                                 0x0c49\n#define mmCNVC_CFG0_FCNV_FP_SCALE_BIAS_BASE_IDX                                                        2\n#define mmCNVC_CFG0_DENORM_CONTROL                                                                     0x0c4a\n#define mmCNVC_CFG0_DENORM_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG0_COLOR_KEYER_CONTROL                                                                0x0c4c\n#define mmCNVC_CFG0_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define mmCNVC_CFG0_COLOR_KEYER_ALPHA                                                                  0x0c4d\n#define mmCNVC_CFG0_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define mmCNVC_CFG0_COLOR_KEYER_RED                                                                    0x0c4e\n#define mmCNVC_CFG0_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define mmCNVC_CFG0_COLOR_KEYER_GREEN                                                                  0x0c4f\n#define mmCNVC_CFG0_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define mmCNVC_CFG0_COLOR_KEYER_BLUE                                                                   0x0c50\n#define mmCNVC_CFG0_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n\n\n\n\n#define mmCNVC_CUR0_CURSOR0_CONTROL                                                                    0x0c58\n#define mmCNVC_CUR0_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define mmCNVC_CUR0_CURSOR0_COLOR0                                                                     0x0c59\n#define mmCNVC_CUR0_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define mmCNVC_CUR0_CURSOR0_COLOR1                                                                     0x0c5a\n#define mmCNVC_CUR0_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define mmCNVC_CUR0_CURSOR0_FP_SCALE_BIAS                                                              0x0c5b\n#define mmCNVC_CUR0_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define mmDSCL0_SCL_COEF_RAM_TAP_SELECT                                                                0x0c62\n#define mmDSCL0_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define mmDSCL0_SCL_COEF_RAM_TAP_DATA                                                                  0x0c63\n#define mmDSCL0_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define mmDSCL0_SCL_MODE                                                                               0x0c64\n#define mmDSCL0_SCL_MODE_BASE_IDX                                                                      2\n#define mmDSCL0_SCL_TAP_CONTROL                                                                        0x0c65\n#define mmDSCL0_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define mmDSCL0_DSCL_CONTROL                                                                           0x0c66\n#define mmDSCL0_DSCL_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL0_DSCL_2TAP_CONTROL                                                                      0x0c67\n#define mmDSCL0_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define mmDSCL0_SCL_MANUAL_REPLICATE_CONTROL                                                           0x0c68\n#define mmDSCL0_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x0c69\n#define mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL0_SCL_HORZ_FILTER_INIT                                                                   0x0c6a\n#define mmDSCL0_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x0c6b\n#define mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL0_SCL_HORZ_FILTER_INIT_C                                                                 0x0c6c\n#define mmDSCL0_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO                                                            0x0c6d\n#define mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL0_SCL_VERT_FILTER_INIT                                                                   0x0c6e\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BOT                                                               0x0c6f\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x0c70\n#define mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL0_SCL_VERT_FILTER_INIT_C                                                                 0x0c71\n#define mmDSCL0_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BOT_C                                                             0x0c72\n#define mmDSCL0_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define mmDSCL0_SCL_BLACK_OFFSET                                                                       0x0c73\n#define mmDSCL0_SCL_BLACK_OFFSET_BASE_IDX                                                              2\n#define mmDSCL0_DSCL_UPDATE                                                                            0x0c74\n#define mmDSCL0_DSCL_UPDATE_BASE_IDX                                                                   2\n#define mmDSCL0_DSCL_AUTOCAL                                                                           0x0c75\n#define mmDSCL0_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define mmDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x0c76\n#define mmDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define mmDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x0c77\n#define mmDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define mmDSCL0_OTG_H_BLANK                                                                            0x0c78\n#define mmDSCL0_OTG_H_BLANK_BASE_IDX                                                                   2\n#define mmDSCL0_OTG_V_BLANK                                                                            0x0c79\n#define mmDSCL0_OTG_V_BLANK_BASE_IDX                                                                   2\n#define mmDSCL0_RECOUT_START                                                                           0x0c7a\n#define mmDSCL0_RECOUT_START_BASE_IDX                                                                  2\n#define mmDSCL0_RECOUT_SIZE                                                                            0x0c7b\n#define mmDSCL0_RECOUT_SIZE_BASE_IDX                                                                   2\n#define mmDSCL0_MPC_SIZE                                                                               0x0c7c\n#define mmDSCL0_MPC_SIZE_BASE_IDX                                                                      2\n#define mmDSCL0_LB_DATA_FORMAT                                                                         0x0c7d\n#define mmDSCL0_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define mmDSCL0_LB_MEMORY_CTRL                                                                         0x0c7e\n#define mmDSCL0_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define mmDSCL0_LB_V_COUNTER                                                                           0x0c7f\n#define mmDSCL0_LB_V_COUNTER_BASE_IDX                                                                  2\n#define mmDSCL0_DSCL_MEM_PWR_CTRL                                                                      0x0c80\n#define mmDSCL0_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDSCL0_DSCL_MEM_PWR_STATUS                                                                    0x0c81\n#define mmDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDSCL0_OBUF_CONTROL                                                                           0x0c82\n#define mmDSCL0_OBUF_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL0_OBUF_MEM_PWR_CTRL                                                                      0x0c83\n#define mmDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define mmCM0_CM_CONTROL                                                                               0x0c92\n#define mmCM0_CM_CONTROL_BASE_IDX                                                                      2\n#define mmCM0_CM_COMA_C11_C12                                                                          0x0c93\n#define mmCM0_CM_COMA_C11_C12_BASE_IDX                                                                 2\n#define mmCM0_CM_COMA_C13_C14                                                                          0x0c94\n#define mmCM0_CM_COMA_C13_C14_BASE_IDX                                                                 2\n#define mmCM0_CM_COMA_C21_C22                                                                          0x0c95\n#define mmCM0_CM_COMA_C21_C22_BASE_IDX                                                                 2\n#define mmCM0_CM_COMA_C23_C24                                                                          0x0c96\n#define mmCM0_CM_COMA_C23_C24_BASE_IDX                                                                 2\n#define mmCM0_CM_COMA_C31_C32                                                                          0x0c97\n#define mmCM0_CM_COMA_C31_C32_BASE_IDX                                                                 2\n#define mmCM0_CM_COMA_C33_C34                                                                          0x0c98\n#define mmCM0_CM_COMA_C33_C34_BASE_IDX                                                                 2\n#define mmCM0_CM_COMB_C11_C12                                                                          0x0c99\n#define mmCM0_CM_COMB_C11_C12_BASE_IDX                                                                 2\n#define mmCM0_CM_COMB_C13_C14                                                                          0x0c9a\n#define mmCM0_CM_COMB_C13_C14_BASE_IDX                                                                 2\n#define mmCM0_CM_COMB_C21_C22                                                                          0x0c9b\n#define mmCM0_CM_COMB_C21_C22_BASE_IDX                                                                 2\n#define mmCM0_CM_COMB_C23_C24                                                                          0x0c9c\n#define mmCM0_CM_COMB_C23_C24_BASE_IDX                                                                 2\n#define mmCM0_CM_COMB_C31_C32                                                                          0x0c9d\n#define mmCM0_CM_COMB_C31_C32_BASE_IDX                                                                 2\n#define mmCM0_CM_COMB_C33_C34                                                                          0x0c9e\n#define mmCM0_CM_COMB_C33_C34_BASE_IDX                                                                 2\n#define mmCM0_CM_IGAM_CONTROL                                                                          0x0c9f\n#define mmCM0_CM_IGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM0_CM_IGAM_LUT_RW_CONTROL                                                                   0x0ca0\n#define mmCM0_CM_IGAM_LUT_RW_CONTROL_BASE_IDX                                                          2\n#define mmCM0_CM_IGAM_LUT_RW_INDEX                                                                     0x0ca1\n#define mmCM0_CM_IGAM_LUT_RW_INDEX_BASE_IDX                                                            2\n#define mmCM0_CM_IGAM_LUT_SEQ_COLOR                                                                    0x0ca2\n#define mmCM0_CM_IGAM_LUT_SEQ_COLOR_BASE_IDX                                                           2\n#define mmCM0_CM_IGAM_LUT_30_COLOR                                                                     0x0ca3\n#define mmCM0_CM_IGAM_LUT_30_COLOR_BASE_IDX                                                            2\n#define mmCM0_CM_IGAM_LUT_PWL_DATA                                                                     0x0ca4\n#define mmCM0_CM_IGAM_LUT_PWL_DATA_BASE_IDX                                                            2\n#define mmCM0_CM_IGAM_LUT_AUTOFILL                                                                     0x0ca5\n#define mmCM0_CM_IGAM_LUT_AUTOFILL_BASE_IDX                                                            2\n#define mmCM0_CM_IGAM_LUT_BW_OFFSET_BLUE                                                               0x0ca6\n#define mmCM0_CM_IGAM_LUT_BW_OFFSET_BLUE_BASE_IDX                                                      2\n#define mmCM0_CM_IGAM_LUT_BW_OFFSET_GREEN                                                              0x0ca7\n#define mmCM0_CM_IGAM_LUT_BW_OFFSET_GREEN_BASE_IDX                                                     2\n#define mmCM0_CM_IGAM_LUT_BW_OFFSET_RED                                                                0x0ca8\n#define mmCM0_CM_IGAM_LUT_BW_OFFSET_RED_BASE_IDX                                                       2\n#define mmCM0_CM_ICSC_CONTROL                                                                          0x0ca9\n#define mmCM0_CM_ICSC_CONTROL_BASE_IDX                                                                 2\n#define mmCM0_CM_ICSC_C11_C12                                                                          0x0caa\n#define mmCM0_CM_ICSC_C11_C12_BASE_IDX                                                                 2\n#define mmCM0_CM_ICSC_C13_C14                                                                          0x0cab\n#define mmCM0_CM_ICSC_C13_C14_BASE_IDX                                                                 2\n#define mmCM0_CM_ICSC_C21_C22                                                                          0x0cac\n#define mmCM0_CM_ICSC_C21_C22_BASE_IDX                                                                 2\n#define mmCM0_CM_ICSC_C23_C24                                                                          0x0cad\n#define mmCM0_CM_ICSC_C23_C24_BASE_IDX                                                                 2\n#define mmCM0_CM_ICSC_C31_C32                                                                          0x0cae\n#define mmCM0_CM_ICSC_C31_C32_BASE_IDX                                                                 2\n#define mmCM0_CM_ICSC_C33_C34                                                                          0x0caf\n#define mmCM0_CM_ICSC_C33_C34_BASE_IDX                                                                 2\n#define mmCM0_CM_GAMUT_REMAP_CONTROL                                                                   0x0cb0\n#define mmCM0_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C11_C12                                                                   0x0cb1\n#define mmCM0_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C13_C14                                                                   0x0cb2\n#define mmCM0_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C21_C22                                                                   0x0cb3\n#define mmCM0_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C23_C24                                                                   0x0cb4\n#define mmCM0_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C31_C32                                                                   0x0cb5\n#define mmCM0_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define mmCM0_CM_GAMUT_REMAP_C33_C34                                                                   0x0cb6\n#define mmCM0_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define mmCM0_CM_OCSC_CONTROL                                                                          0x0cb7\n#define mmCM0_CM_OCSC_CONTROL_BASE_IDX                                                                 2\n#define mmCM0_CM_OCSC_C11_C12                                                                          0x0cb8\n#define mmCM0_CM_OCSC_C11_C12_BASE_IDX                                                                 2\n#define mmCM0_CM_OCSC_C13_C14                                                                          0x0cb9\n#define mmCM0_CM_OCSC_C13_C14_BASE_IDX                                                                 2\n#define mmCM0_CM_OCSC_C21_C22                                                                          0x0cba\n#define mmCM0_CM_OCSC_C21_C22_BASE_IDX                                                                 2\n#define mmCM0_CM_OCSC_C23_C24                                                                          0x0cbb\n#define mmCM0_CM_OCSC_C23_C24_BASE_IDX                                                                 2\n#define mmCM0_CM_OCSC_C31_C32                                                                          0x0cbc\n#define mmCM0_CM_OCSC_C31_C32_BASE_IDX                                                                 2\n#define mmCM0_CM_OCSC_C33_C34                                                                          0x0cbd\n#define mmCM0_CM_OCSC_C33_C34_BASE_IDX                                                                 2\n#define mmCM0_CM_BNS_VALUES_R                                                                          0x0cbe\n#define mmCM0_CM_BNS_VALUES_R_BASE_IDX                                                                 2\n#define mmCM0_CM_BNS_VALUES_G                                                                          0x0cbf\n#define mmCM0_CM_BNS_VALUES_G_BASE_IDX                                                                 2\n#define mmCM0_CM_BNS_VALUES_B                                                                          0x0cc0\n#define mmCM0_CM_BNS_VALUES_B_BASE_IDX                                                                 2\n#define mmCM0_CM_DGAM_CONTROL                                                                          0x0cc1\n#define mmCM0_CM_DGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM0_CM_DGAM_LUT_INDEX                                                                        0x0cc2\n#define mmCM0_CM_DGAM_LUT_INDEX_BASE_IDX                                                               2\n#define mmCM0_CM_DGAM_LUT_DATA                                                                         0x0cc3\n#define mmCM0_CM_DGAM_LUT_DATA_BASE_IDX                                                                2\n#define mmCM0_CM_DGAM_LUT_WRITE_EN_MASK                                                                0x0cc4\n#define mmCM0_CM_DGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_START_CNTL_B                                                                0x0cc5\n#define mmCM0_CM_DGAM_RAMA_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_START_CNTL_G                                                                0x0cc6\n#define mmCM0_CM_DGAM_RAMA_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_START_CNTL_R                                                                0x0cc7\n#define mmCM0_CM_DGAM_RAMA_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_B                                                                0x0cc8\n#define mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_G                                                                0x0cc9\n#define mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_R                                                                0x0cca\n#define mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_END_CNTL1_B                                                                 0x0ccb\n#define mmCM0_CM_DGAM_RAMA_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMA_END_CNTL2_B                                                                 0x0ccc\n#define mmCM0_CM_DGAM_RAMA_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMA_END_CNTL1_G                                                                 0x0ccd\n#define mmCM0_CM_DGAM_RAMA_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMA_END_CNTL2_G                                                                 0x0cce\n#define mmCM0_CM_DGAM_RAMA_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMA_END_CNTL1_R                                                                 0x0ccf\n#define mmCM0_CM_DGAM_RAMA_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMA_END_CNTL2_R                                                                 0x0cd0\n#define mmCM0_CM_DGAM_RAMA_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMA_REGION_0_1                                                                  0x0cd1\n#define mmCM0_CM_DGAM_RAMA_REGION_0_1_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMA_REGION_2_3                                                                  0x0cd2\n#define mmCM0_CM_DGAM_RAMA_REGION_2_3_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMA_REGION_4_5                                                                  0x0cd3\n#define mmCM0_CM_DGAM_RAMA_REGION_4_5_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMA_REGION_6_7                                                                  0x0cd4\n#define mmCM0_CM_DGAM_RAMA_REGION_6_7_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMA_REGION_8_9                                                                  0x0cd5\n#define mmCM0_CM_DGAM_RAMA_REGION_8_9_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMA_REGION_10_11                                                                0x0cd6\n#define mmCM0_CM_DGAM_RAMA_REGION_10_11_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_REGION_12_13                                                                0x0cd7\n#define mmCM0_CM_DGAM_RAMA_REGION_12_13_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMA_REGION_14_15                                                                0x0cd8\n#define mmCM0_CM_DGAM_RAMA_REGION_14_15_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_START_CNTL_B                                                                0x0cd9\n#define mmCM0_CM_DGAM_RAMB_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_START_CNTL_G                                                                0x0cda\n#define mmCM0_CM_DGAM_RAMB_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_START_CNTL_R                                                                0x0cdb\n#define mmCM0_CM_DGAM_RAMB_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_B                                                                0x0cdc\n#define mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_G                                                                0x0cdd\n#define mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_R                                                                0x0cde\n#define mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_END_CNTL1_B                                                                 0x0cdf\n#define mmCM0_CM_DGAM_RAMB_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMB_END_CNTL2_B                                                                 0x0ce0\n#define mmCM0_CM_DGAM_RAMB_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMB_END_CNTL1_G                                                                 0x0ce1\n#define mmCM0_CM_DGAM_RAMB_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMB_END_CNTL2_G                                                                 0x0ce2\n#define mmCM0_CM_DGAM_RAMB_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMB_END_CNTL1_R                                                                 0x0ce3\n#define mmCM0_CM_DGAM_RAMB_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMB_END_CNTL2_R                                                                 0x0ce4\n#define mmCM0_CM_DGAM_RAMB_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM0_CM_DGAM_RAMB_REGION_0_1                                                                  0x0ce5\n#define mmCM0_CM_DGAM_RAMB_REGION_0_1_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMB_REGION_2_3                                                                  0x0ce6\n#define mmCM0_CM_DGAM_RAMB_REGION_2_3_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMB_REGION_4_5                                                                  0x0ce7\n#define mmCM0_CM_DGAM_RAMB_REGION_4_5_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMB_REGION_6_7                                                                  0x0ce8\n#define mmCM0_CM_DGAM_RAMB_REGION_6_7_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMB_REGION_8_9                                                                  0x0ce9\n#define mmCM0_CM_DGAM_RAMB_REGION_8_9_BASE_IDX                                                         2\n#define mmCM0_CM_DGAM_RAMB_REGION_10_11                                                                0x0cea\n#define mmCM0_CM_DGAM_RAMB_REGION_10_11_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_REGION_12_13                                                                0x0ceb\n#define mmCM0_CM_DGAM_RAMB_REGION_12_13_BASE_IDX                                                       2\n#define mmCM0_CM_DGAM_RAMB_REGION_14_15                                                                0x0cec\n#define mmCM0_CM_DGAM_RAMB_REGION_14_15_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_CONTROL                                                                          0x0ced\n#define mmCM0_CM_RGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM0_CM_RGAM_LUT_INDEX                                                                        0x0cee\n#define mmCM0_CM_RGAM_LUT_INDEX_BASE_IDX                                                               2\n#define mmCM0_CM_RGAM_LUT_DATA                                                                         0x0cef\n#define mmCM0_CM_RGAM_LUT_DATA_BASE_IDX                                                                2\n#define mmCM0_CM_RGAM_LUT_WRITE_EN_MASK                                                                0x0cf0\n#define mmCM0_CM_RGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_START_CNTL_B                                                                0x0cf1\n#define mmCM0_CM_RGAM_RAMA_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_START_CNTL_G                                                                0x0cf2\n#define mmCM0_CM_RGAM_RAMA_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_START_CNTL_R                                                                0x0cf3\n#define mmCM0_CM_RGAM_RAMA_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_B                                                                0x0cf4\n#define mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_G                                                                0x0cf5\n#define mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_R                                                                0x0cf6\n#define mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_END_CNTL1_B                                                                 0x0cf7\n#define mmCM0_CM_RGAM_RAMA_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM0_CM_RGAM_RAMA_END_CNTL2_B                                                                 0x0cf8\n#define mmCM0_CM_RGAM_RAMA_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM0_CM_RGAM_RAMA_END_CNTL1_G                                                                 0x0cf9\n#define mmCM0_CM_RGAM_RAMA_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM0_CM_RGAM_RAMA_END_CNTL2_G                                                                 0x0cfa\n#define mmCM0_CM_RGAM_RAMA_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM0_CM_RGAM_RAMA_END_CNTL1_R                                                                 0x0cfb\n#define mmCM0_CM_RGAM_RAMA_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM0_CM_RGAM_RAMA_END_CNTL2_R                                                                 0x0cfc\n#define mmCM0_CM_RGAM_RAMA_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM0_CM_RGAM_RAMA_REGION_0_1                                                                  0x0cfd\n#define mmCM0_CM_RGAM_RAMA_REGION_0_1_BASE_IDX                                                         2\n#define mmCM0_CM_RGAM_RAMA_REGION_2_3                                                                  0x0cfe\n#define mmCM0_CM_RGAM_RAMA_REGION_2_3_BASE_IDX                                                         2\n#define mmCM0_CM_RGAM_RAMA_REGION_4_5                                                                  0x0cff\n#define mmCM0_CM_RGAM_RAMA_REGION_4_5_BASE_IDX                                                         2\n#define mmCM0_CM_RGAM_RAMA_REGION_6_7                                                                  0x0d00\n#define mmCM0_CM_RGAM_RAMA_REGION_6_7_BASE_IDX                                                         2\n#define mmCM0_CM_RGAM_RAMA_REGION_8_9                                                                  0x0d01\n#define mmCM0_CM_RGAM_RAMA_REGION_8_9_BASE_IDX                                                         2\n#define mmCM0_CM_RGAM_RAMA_REGION_10_11                                                                0x0d02\n#define mmCM0_CM_RGAM_RAMA_REGION_10_11_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_REGION_12_13                                                                0x0d03\n#define mmCM0_CM_RGAM_RAMA_REGION_12_13_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_REGION_14_15                                                                0x0d04\n#define mmCM0_CM_RGAM_RAMA_REGION_14_15_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_REGION_16_17                                                                0x0d05\n#define mmCM0_CM_RGAM_RAMA_REGION_16_17_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_REGION_18_19                                                                0x0d06\n#define mmCM0_CM_RGAM_RAMA_REGION_18_19_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_REGION_20_21                                                                0x0d07\n#define mmCM0_CM_RGAM_RAMA_REGION_20_21_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_REGION_22_23                                                                0x0d08\n#define mmCM0_CM_RGAM_RAMA_REGION_22_23_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_REGION_24_25                                                                0x0d09\n#define mmCM0_CM_RGAM_RAMA_REGION_24_25_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_REGION_26_27                                                                0x0d0a\n#define mmCM0_CM_RGAM_RAMA_REGION_26_27_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_REGION_28_29                                                                0x0d0b\n#define mmCM0_CM_RGAM_RAMA_REGION_28_29_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_REGION_30_31                                                                0x0d0c\n#define mmCM0_CM_RGAM_RAMA_REGION_30_31_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMA_REGION_32_33                                                                0x0d0d\n#define mmCM0_CM_RGAM_RAMA_REGION_32_33_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_START_CNTL_B                                                                0x0d0e\n#define mmCM0_CM_RGAM_RAMB_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_START_CNTL_G                                                                0x0d0f\n#define mmCM0_CM_RGAM_RAMB_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_START_CNTL_R                                                                0x0d10\n#define mmCM0_CM_RGAM_RAMB_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_B                                                                0x0d11\n#define mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_G                                                                0x0d12\n#define mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_R                                                                0x0d13\n#define mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_END_CNTL1_B                                                                 0x0d14\n#define mmCM0_CM_RGAM_RAMB_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM0_CM_RGAM_RAMB_END_CNTL2_B                                                                 0x0d15\n#define mmCM0_CM_RGAM_RAMB_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM0_CM_RGAM_RAMB_END_CNTL1_G                                                                 0x0d16\n#define mmCM0_CM_RGAM_RAMB_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM0_CM_RGAM_RAMB_END_CNTL2_G                                                                 0x0d17\n#define mmCM0_CM_RGAM_RAMB_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM0_CM_RGAM_RAMB_END_CNTL1_R                                                                 0x0d18\n#define mmCM0_CM_RGAM_RAMB_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM0_CM_RGAM_RAMB_END_CNTL2_R                                                                 0x0d19\n#define mmCM0_CM_RGAM_RAMB_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM0_CM_RGAM_RAMB_REGION_0_1                                                                  0x0d1a\n#define mmCM0_CM_RGAM_RAMB_REGION_0_1_BASE_IDX                                                         2\n#define mmCM0_CM_RGAM_RAMB_REGION_2_3                                                                  0x0d1b\n#define mmCM0_CM_RGAM_RAMB_REGION_2_3_BASE_IDX                                                         2\n#define mmCM0_CM_RGAM_RAMB_REGION_4_5                                                                  0x0d1c\n#define mmCM0_CM_RGAM_RAMB_REGION_4_5_BASE_IDX                                                         2\n#define mmCM0_CM_RGAM_RAMB_REGION_6_7                                                                  0x0d1d\n#define mmCM0_CM_RGAM_RAMB_REGION_6_7_BASE_IDX                                                         2\n#define mmCM0_CM_RGAM_RAMB_REGION_8_9                                                                  0x0d1e\n#define mmCM0_CM_RGAM_RAMB_REGION_8_9_BASE_IDX                                                         2\n#define mmCM0_CM_RGAM_RAMB_REGION_10_11                                                                0x0d1f\n#define mmCM0_CM_RGAM_RAMB_REGION_10_11_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_REGION_12_13                                                                0x0d20\n#define mmCM0_CM_RGAM_RAMB_REGION_12_13_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_REGION_14_15                                                                0x0d21\n#define mmCM0_CM_RGAM_RAMB_REGION_14_15_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_REGION_16_17                                                                0x0d22\n#define mmCM0_CM_RGAM_RAMB_REGION_16_17_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_REGION_18_19                                                                0x0d23\n#define mmCM0_CM_RGAM_RAMB_REGION_18_19_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_REGION_20_21                                                                0x0d24\n#define mmCM0_CM_RGAM_RAMB_REGION_20_21_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_REGION_22_23                                                                0x0d25\n#define mmCM0_CM_RGAM_RAMB_REGION_22_23_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_REGION_24_25                                                                0x0d26\n#define mmCM0_CM_RGAM_RAMB_REGION_24_25_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_REGION_26_27                                                                0x0d27\n#define mmCM0_CM_RGAM_RAMB_REGION_26_27_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_REGION_28_29                                                                0x0d28\n#define mmCM0_CM_RGAM_RAMB_REGION_28_29_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_REGION_30_31                                                                0x0d29\n#define mmCM0_CM_RGAM_RAMB_REGION_30_31_BASE_IDX                                                       2\n#define mmCM0_CM_RGAM_RAMB_REGION_32_33                                                                0x0d2a\n#define mmCM0_CM_RGAM_RAMB_REGION_32_33_BASE_IDX                                                       2\n#define mmCM0_CM_HDR_MULT_COEF                                                                         0x0d2b\n#define mmCM0_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define mmCM0_CM_RANGE_CLAMP_CONTROL_R                                                                 0x0d2c\n#define mmCM0_CM_RANGE_CLAMP_CONTROL_R_BASE_IDX                                                        2\n#define mmCM0_CM_RANGE_CLAMP_CONTROL_G                                                                 0x0d2d\n#define mmCM0_CM_RANGE_CLAMP_CONTROL_G_BASE_IDX                                                        2\n#define mmCM0_CM_RANGE_CLAMP_CONTROL_B                                                                 0x0d2e\n#define mmCM0_CM_RANGE_CLAMP_CONTROL_B_BASE_IDX                                                        2\n#define mmCM0_CM_DENORM_CONTROL                                                                        0x0d2f\n#define mmCM0_CM_DENORM_CONTROL_BASE_IDX                                                               2\n#define mmCM0_CM_CMOUT_CONTROL                                                                         0x0d30\n#define mmCM0_CM_CMOUT_CONTROL_BASE_IDX                                                                2\n#define mmCM0_CM_CMOUT_RANDOM_SEEDS                                                                    0x0d31\n#define mmCM0_CM_CMOUT_RANDOM_SEEDS_BASE_IDX                                                           2\n#define mmCM0_CM_MEM_PWR_CTRL                                                                          0x0d32\n#define mmCM0_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmCM0_CM_MEM_PWR_STATUS                                                                        0x0d33\n#define mmCM0_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define mmCM0_CM_TEST_DEBUG_INDEX                                                                      0x0d35\n#define mmCM0_CM_TEST_DEBUG_INDEX_BASE_IDX                                                             2\n#define mmCM0_CM_TEST_DEBUG_DATA                                                                       0x0d36\n#define mmCM0_CM_TEST_DEBUG_DATA_BASE_IDX                                                              2\n\n\n\n\n#define mmDC_PERFMON12_PERFCOUNTER_CNTL                                                                0x0d4c\n#define mmDC_PERFMON12_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON12_PERFCOUNTER_CNTL2                                                               0x0d4d\n#define mmDC_PERFMON12_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON12_PERFCOUNTER_STATE                                                               0x0d4e\n#define mmDC_PERFMON12_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON12_PERFMON_CNTL                                                                    0x0d4f\n#define mmDC_PERFMON12_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON12_PERFMON_CNTL2                                                                   0x0d50\n#define mmDC_PERFMON12_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC                                                         0x0d51\n#define mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON12_PERFMON_CVALUE_LOW                                                              0x0d52\n#define mmDC_PERFMON12_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON12_PERFMON_HI                                                                      0x0d53\n#define mmDC_PERFMON12_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON12_PERFMON_LOW                                                                     0x0d54\n#define mmDC_PERFMON12_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmDPP_TOP1_DPP_CONTROL                                                                         0x0d58\n#define mmDPP_TOP1_DPP_CONTROL_BASE_IDX                                                                2\n#define mmDPP_TOP1_DPP_SOFT_RESET                                                                      0x0d59\n#define mmDPP_TOP1_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define mmDPP_TOP1_DPP_CRC_VAL_R_G                                                                     0x0d5a\n#define mmDPP_TOP1_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define mmDPP_TOP1_DPP_CRC_VAL_B_A                                                                     0x0d5b\n#define mmDPP_TOP1_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define mmDPP_TOP1_DPP_CRC_CTRL                                                                        0x0d5c\n#define mmDPP_TOP1_DPP_CRC_CTRL_BASE_IDX                                                               2\n#define mmDPP_TOP1_HOST_READ_CONTROL                                                                   0x0d5d\n#define mmDPP_TOP1_HOST_READ_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT                                                          0x0d62\n#define mmCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define mmCNVC_CFG1_FORMAT_CONTROL                                                                     0x0d63\n#define mmCNVC_CFG1_FORMAT_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG1_FCNV_FP_SCALE_BIAS                                                                 0x0d64\n#define mmCNVC_CFG1_FCNV_FP_SCALE_BIAS_BASE_IDX                                                        2\n#define mmCNVC_CFG1_DENORM_CONTROL                                                                     0x0d65\n#define mmCNVC_CFG1_DENORM_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG1_COLOR_KEYER_CONTROL                                                                0x0d67\n#define mmCNVC_CFG1_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define mmCNVC_CFG1_COLOR_KEYER_ALPHA                                                                  0x0d68\n#define mmCNVC_CFG1_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define mmCNVC_CFG1_COLOR_KEYER_RED                                                                    0x0d69\n#define mmCNVC_CFG1_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define mmCNVC_CFG1_COLOR_KEYER_GREEN                                                                  0x0d6a\n#define mmCNVC_CFG1_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define mmCNVC_CFG1_COLOR_KEYER_BLUE                                                                   0x0d6b\n#define mmCNVC_CFG1_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n\n\n\n\n#define mmCNVC_CUR1_CURSOR0_CONTROL                                                                    0x0d73\n#define mmCNVC_CUR1_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define mmCNVC_CUR1_CURSOR0_COLOR0                                                                     0x0d74\n#define mmCNVC_CUR1_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define mmCNVC_CUR1_CURSOR0_COLOR1                                                                     0x0d75\n#define mmCNVC_CUR1_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define mmCNVC_CUR1_CURSOR0_FP_SCALE_BIAS                                                              0x0d76\n#define mmCNVC_CUR1_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define mmDSCL1_SCL_COEF_RAM_TAP_SELECT                                                                0x0d7d\n#define mmDSCL1_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define mmDSCL1_SCL_COEF_RAM_TAP_DATA                                                                  0x0d7e\n#define mmDSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define mmDSCL1_SCL_MODE                                                                               0x0d7f\n#define mmDSCL1_SCL_MODE_BASE_IDX                                                                      2\n#define mmDSCL1_SCL_TAP_CONTROL                                                                        0x0d80\n#define mmDSCL1_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define mmDSCL1_DSCL_CONTROL                                                                           0x0d81\n#define mmDSCL1_DSCL_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL1_DSCL_2TAP_CONTROL                                                                      0x0d82\n#define mmDSCL1_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define mmDSCL1_SCL_MANUAL_REPLICATE_CONTROL                                                           0x0d83\n#define mmDSCL1_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x0d84\n#define mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL1_SCL_HORZ_FILTER_INIT                                                                   0x0d85\n#define mmDSCL1_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x0d86\n#define mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL1_SCL_HORZ_FILTER_INIT_C                                                                 0x0d87\n#define mmDSCL1_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO                                                            0x0d88\n#define mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL1_SCL_VERT_FILTER_INIT                                                                   0x0d89\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BOT                                                               0x0d8a\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x0d8b\n#define mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL1_SCL_VERT_FILTER_INIT_C                                                                 0x0d8c\n#define mmDSCL1_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BOT_C                                                             0x0d8d\n#define mmDSCL1_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define mmDSCL1_SCL_BLACK_OFFSET                                                                       0x0d8e\n#define mmDSCL1_SCL_BLACK_OFFSET_BASE_IDX                                                              2\n#define mmDSCL1_DSCL_UPDATE                                                                            0x0d8f\n#define mmDSCL1_DSCL_UPDATE_BASE_IDX                                                                   2\n#define mmDSCL1_DSCL_AUTOCAL                                                                           0x0d90\n#define mmDSCL1_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define mmDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x0d91\n#define mmDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define mmDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x0d92\n#define mmDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define mmDSCL1_OTG_H_BLANK                                                                            0x0d93\n#define mmDSCL1_OTG_H_BLANK_BASE_IDX                                                                   2\n#define mmDSCL1_OTG_V_BLANK                                                                            0x0d94\n#define mmDSCL1_OTG_V_BLANK_BASE_IDX                                                                   2\n#define mmDSCL1_RECOUT_START                                                                           0x0d95\n#define mmDSCL1_RECOUT_START_BASE_IDX                                                                  2\n#define mmDSCL1_RECOUT_SIZE                                                                            0x0d96\n#define mmDSCL1_RECOUT_SIZE_BASE_IDX                                                                   2\n#define mmDSCL1_MPC_SIZE                                                                               0x0d97\n#define mmDSCL1_MPC_SIZE_BASE_IDX                                                                      2\n#define mmDSCL1_LB_DATA_FORMAT                                                                         0x0d98\n#define mmDSCL1_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define mmDSCL1_LB_MEMORY_CTRL                                                                         0x0d99\n#define mmDSCL1_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define mmDSCL1_LB_V_COUNTER                                                                           0x0d9a\n#define mmDSCL1_LB_V_COUNTER_BASE_IDX                                                                  2\n#define mmDSCL1_DSCL_MEM_PWR_CTRL                                                                      0x0d9b\n#define mmDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDSCL1_DSCL_MEM_PWR_STATUS                                                                    0x0d9c\n#define mmDSCL1_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDSCL1_OBUF_CONTROL                                                                           0x0d9d\n#define mmDSCL1_OBUF_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL1_OBUF_MEM_PWR_CTRL                                                                      0x0d9e\n#define mmDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define mmCM1_CM_CONTROL                                                                               0x0dad\n#define mmCM1_CM_CONTROL_BASE_IDX                                                                      2\n#define mmCM1_CM_COMA_C11_C12                                                                          0x0dae\n#define mmCM1_CM_COMA_C11_C12_BASE_IDX                                                                 2\n#define mmCM1_CM_COMA_C13_C14                                                                          0x0daf\n#define mmCM1_CM_COMA_C13_C14_BASE_IDX                                                                 2\n#define mmCM1_CM_COMA_C21_C22                                                                          0x0db0\n#define mmCM1_CM_COMA_C21_C22_BASE_IDX                                                                 2\n#define mmCM1_CM_COMA_C23_C24                                                                          0x0db1\n#define mmCM1_CM_COMA_C23_C24_BASE_IDX                                                                 2\n#define mmCM1_CM_COMA_C31_C32                                                                          0x0db2\n#define mmCM1_CM_COMA_C31_C32_BASE_IDX                                                                 2\n#define mmCM1_CM_COMA_C33_C34                                                                          0x0db3\n#define mmCM1_CM_COMA_C33_C34_BASE_IDX                                                                 2\n#define mmCM1_CM_COMB_C11_C12                                                                          0x0db4\n#define mmCM1_CM_COMB_C11_C12_BASE_IDX                                                                 2\n#define mmCM1_CM_COMB_C13_C14                                                                          0x0db5\n#define mmCM1_CM_COMB_C13_C14_BASE_IDX                                                                 2\n#define mmCM1_CM_COMB_C21_C22                                                                          0x0db6\n#define mmCM1_CM_COMB_C21_C22_BASE_IDX                                                                 2\n#define mmCM1_CM_COMB_C23_C24                                                                          0x0db7\n#define mmCM1_CM_COMB_C23_C24_BASE_IDX                                                                 2\n#define mmCM1_CM_COMB_C31_C32                                                                          0x0db8\n#define mmCM1_CM_COMB_C31_C32_BASE_IDX                                                                 2\n#define mmCM1_CM_COMB_C33_C34                                                                          0x0db9\n#define mmCM1_CM_COMB_C33_C34_BASE_IDX                                                                 2\n#define mmCM1_CM_IGAM_CONTROL                                                                          0x0dba\n#define mmCM1_CM_IGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM1_CM_IGAM_LUT_RW_CONTROL                                                                   0x0dbb\n#define mmCM1_CM_IGAM_LUT_RW_CONTROL_BASE_IDX                                                          2\n#define mmCM1_CM_IGAM_LUT_RW_INDEX                                                                     0x0dbc\n#define mmCM1_CM_IGAM_LUT_RW_INDEX_BASE_IDX                                                            2\n#define mmCM1_CM_IGAM_LUT_SEQ_COLOR                                                                    0x0dbd\n#define mmCM1_CM_IGAM_LUT_SEQ_COLOR_BASE_IDX                                                           2\n#define mmCM1_CM_IGAM_LUT_30_COLOR                                                                     0x0dbe\n#define mmCM1_CM_IGAM_LUT_30_COLOR_BASE_IDX                                                            2\n#define mmCM1_CM_IGAM_LUT_PWL_DATA                                                                     0x0dbf\n#define mmCM1_CM_IGAM_LUT_PWL_DATA_BASE_IDX                                                            2\n#define mmCM1_CM_IGAM_LUT_AUTOFILL                                                                     0x0dc0\n#define mmCM1_CM_IGAM_LUT_AUTOFILL_BASE_IDX                                                            2\n#define mmCM1_CM_IGAM_LUT_BW_OFFSET_BLUE                                                               0x0dc1\n#define mmCM1_CM_IGAM_LUT_BW_OFFSET_BLUE_BASE_IDX                                                      2\n#define mmCM1_CM_IGAM_LUT_BW_OFFSET_GREEN                                                              0x0dc2\n#define mmCM1_CM_IGAM_LUT_BW_OFFSET_GREEN_BASE_IDX                                                     2\n#define mmCM1_CM_IGAM_LUT_BW_OFFSET_RED                                                                0x0dc3\n#define mmCM1_CM_IGAM_LUT_BW_OFFSET_RED_BASE_IDX                                                       2\n#define mmCM1_CM_ICSC_CONTROL                                                                          0x0dc4\n#define mmCM1_CM_ICSC_CONTROL_BASE_IDX                                                                 2\n#define mmCM1_CM_ICSC_C11_C12                                                                          0x0dc5\n#define mmCM1_CM_ICSC_C11_C12_BASE_IDX                                                                 2\n#define mmCM1_CM_ICSC_C13_C14                                                                          0x0dc6\n#define mmCM1_CM_ICSC_C13_C14_BASE_IDX                                                                 2\n#define mmCM1_CM_ICSC_C21_C22                                                                          0x0dc7\n#define mmCM1_CM_ICSC_C21_C22_BASE_IDX                                                                 2\n#define mmCM1_CM_ICSC_C23_C24                                                                          0x0dc8\n#define mmCM1_CM_ICSC_C23_C24_BASE_IDX                                                                 2\n#define mmCM1_CM_ICSC_C31_C32                                                                          0x0dc9\n#define mmCM1_CM_ICSC_C31_C32_BASE_IDX                                                                 2\n#define mmCM1_CM_ICSC_C33_C34                                                                          0x0dca\n#define mmCM1_CM_ICSC_C33_C34_BASE_IDX                                                                 2\n#define mmCM1_CM_GAMUT_REMAP_CONTROL                                                                   0x0dcb\n#define mmCM1_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C11_C12                                                                   0x0dcc\n#define mmCM1_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C13_C14                                                                   0x0dcd\n#define mmCM1_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C21_C22                                                                   0x0dce\n#define mmCM1_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C23_C24                                                                   0x0dcf\n#define mmCM1_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C31_C32                                                                   0x0dd0\n#define mmCM1_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define mmCM1_CM_GAMUT_REMAP_C33_C34                                                                   0x0dd1\n#define mmCM1_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define mmCM1_CM_OCSC_CONTROL                                                                          0x0dd2\n#define mmCM1_CM_OCSC_CONTROL_BASE_IDX                                                                 2\n#define mmCM1_CM_OCSC_C11_C12                                                                          0x0dd3\n#define mmCM1_CM_OCSC_C11_C12_BASE_IDX                                                                 2\n#define mmCM1_CM_OCSC_C13_C14                                                                          0x0dd4\n#define mmCM1_CM_OCSC_C13_C14_BASE_IDX                                                                 2\n#define mmCM1_CM_OCSC_C21_C22                                                                          0x0dd5\n#define mmCM1_CM_OCSC_C21_C22_BASE_IDX                                                                 2\n#define mmCM1_CM_OCSC_C23_C24                                                                          0x0dd6\n#define mmCM1_CM_OCSC_C23_C24_BASE_IDX                                                                 2\n#define mmCM1_CM_OCSC_C31_C32                                                                          0x0dd7\n#define mmCM1_CM_OCSC_C31_C32_BASE_IDX                                                                 2\n#define mmCM1_CM_OCSC_C33_C34                                                                          0x0dd8\n#define mmCM1_CM_OCSC_C33_C34_BASE_IDX                                                                 2\n#define mmCM1_CM_BNS_VALUES_R                                                                          0x0dd9\n#define mmCM1_CM_BNS_VALUES_R_BASE_IDX                                                                 2\n#define mmCM1_CM_BNS_VALUES_G                                                                          0x0dda\n#define mmCM1_CM_BNS_VALUES_G_BASE_IDX                                                                 2\n#define mmCM1_CM_BNS_VALUES_B                                                                          0x0ddb\n#define mmCM1_CM_BNS_VALUES_B_BASE_IDX                                                                 2\n#define mmCM1_CM_DGAM_CONTROL                                                                          0x0ddc\n#define mmCM1_CM_DGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM1_CM_DGAM_LUT_INDEX                                                                        0x0ddd\n#define mmCM1_CM_DGAM_LUT_INDEX_BASE_IDX                                                               2\n#define mmCM1_CM_DGAM_LUT_DATA                                                                         0x0dde\n#define mmCM1_CM_DGAM_LUT_DATA_BASE_IDX                                                                2\n#define mmCM1_CM_DGAM_LUT_WRITE_EN_MASK                                                                0x0ddf\n#define mmCM1_CM_DGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_START_CNTL_B                                                                0x0de0\n#define mmCM1_CM_DGAM_RAMA_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_START_CNTL_G                                                                0x0de1\n#define mmCM1_CM_DGAM_RAMA_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_START_CNTL_R                                                                0x0de2\n#define mmCM1_CM_DGAM_RAMA_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_B                                                                0x0de3\n#define mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_G                                                                0x0de4\n#define mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_R                                                                0x0de5\n#define mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_END_CNTL1_B                                                                 0x0de6\n#define mmCM1_CM_DGAM_RAMA_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMA_END_CNTL2_B                                                                 0x0de7\n#define mmCM1_CM_DGAM_RAMA_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMA_END_CNTL1_G                                                                 0x0de8\n#define mmCM1_CM_DGAM_RAMA_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMA_END_CNTL2_G                                                                 0x0de9\n#define mmCM1_CM_DGAM_RAMA_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMA_END_CNTL1_R                                                                 0x0dea\n#define mmCM1_CM_DGAM_RAMA_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMA_END_CNTL2_R                                                                 0x0deb\n#define mmCM1_CM_DGAM_RAMA_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMA_REGION_0_1                                                                  0x0dec\n#define mmCM1_CM_DGAM_RAMA_REGION_0_1_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMA_REGION_2_3                                                                  0x0ded\n#define mmCM1_CM_DGAM_RAMA_REGION_2_3_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMA_REGION_4_5                                                                  0x0dee\n#define mmCM1_CM_DGAM_RAMA_REGION_4_5_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMA_REGION_6_7                                                                  0x0def\n#define mmCM1_CM_DGAM_RAMA_REGION_6_7_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMA_REGION_8_9                                                                  0x0df0\n#define mmCM1_CM_DGAM_RAMA_REGION_8_9_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMA_REGION_10_11                                                                0x0df1\n#define mmCM1_CM_DGAM_RAMA_REGION_10_11_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_REGION_12_13                                                                0x0df2\n#define mmCM1_CM_DGAM_RAMA_REGION_12_13_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMA_REGION_14_15                                                                0x0df3\n#define mmCM1_CM_DGAM_RAMA_REGION_14_15_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_START_CNTL_B                                                                0x0df4\n#define mmCM1_CM_DGAM_RAMB_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_START_CNTL_G                                                                0x0df5\n#define mmCM1_CM_DGAM_RAMB_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_START_CNTL_R                                                                0x0df6\n#define mmCM1_CM_DGAM_RAMB_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_B                                                                0x0df7\n#define mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_G                                                                0x0df8\n#define mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_R                                                                0x0df9\n#define mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_END_CNTL1_B                                                                 0x0dfa\n#define mmCM1_CM_DGAM_RAMB_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMB_END_CNTL2_B                                                                 0x0dfb\n#define mmCM1_CM_DGAM_RAMB_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMB_END_CNTL1_G                                                                 0x0dfc\n#define mmCM1_CM_DGAM_RAMB_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMB_END_CNTL2_G                                                                 0x0dfd\n#define mmCM1_CM_DGAM_RAMB_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMB_END_CNTL1_R                                                                 0x0dfe\n#define mmCM1_CM_DGAM_RAMB_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMB_END_CNTL2_R                                                                 0x0dff\n#define mmCM1_CM_DGAM_RAMB_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM1_CM_DGAM_RAMB_REGION_0_1                                                                  0x0e00\n#define mmCM1_CM_DGAM_RAMB_REGION_0_1_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMB_REGION_2_3                                                                  0x0e01\n#define mmCM1_CM_DGAM_RAMB_REGION_2_3_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMB_REGION_4_5                                                                  0x0e02\n#define mmCM1_CM_DGAM_RAMB_REGION_4_5_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMB_REGION_6_7                                                                  0x0e03\n#define mmCM1_CM_DGAM_RAMB_REGION_6_7_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMB_REGION_8_9                                                                  0x0e04\n#define mmCM1_CM_DGAM_RAMB_REGION_8_9_BASE_IDX                                                         2\n#define mmCM1_CM_DGAM_RAMB_REGION_10_11                                                                0x0e05\n#define mmCM1_CM_DGAM_RAMB_REGION_10_11_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_REGION_12_13                                                                0x0e06\n#define mmCM1_CM_DGAM_RAMB_REGION_12_13_BASE_IDX                                                       2\n#define mmCM1_CM_DGAM_RAMB_REGION_14_15                                                                0x0e07\n#define mmCM1_CM_DGAM_RAMB_REGION_14_15_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_CONTROL                                                                          0x0e08\n#define mmCM1_CM_RGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM1_CM_RGAM_LUT_INDEX                                                                        0x0e09\n#define mmCM1_CM_RGAM_LUT_INDEX_BASE_IDX                                                               2\n#define mmCM1_CM_RGAM_LUT_DATA                                                                         0x0e0a\n#define mmCM1_CM_RGAM_LUT_DATA_BASE_IDX                                                                2\n#define mmCM1_CM_RGAM_LUT_WRITE_EN_MASK                                                                0x0e0b\n#define mmCM1_CM_RGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_START_CNTL_B                                                                0x0e0c\n#define mmCM1_CM_RGAM_RAMA_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_START_CNTL_G                                                                0x0e0d\n#define mmCM1_CM_RGAM_RAMA_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_START_CNTL_R                                                                0x0e0e\n#define mmCM1_CM_RGAM_RAMA_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_B                                                                0x0e0f\n#define mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_G                                                                0x0e10\n#define mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_R                                                                0x0e11\n#define mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_END_CNTL1_B                                                                 0x0e12\n#define mmCM1_CM_RGAM_RAMA_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM1_CM_RGAM_RAMA_END_CNTL2_B                                                                 0x0e13\n#define mmCM1_CM_RGAM_RAMA_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM1_CM_RGAM_RAMA_END_CNTL1_G                                                                 0x0e14\n#define mmCM1_CM_RGAM_RAMA_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM1_CM_RGAM_RAMA_END_CNTL2_G                                                                 0x0e15\n#define mmCM1_CM_RGAM_RAMA_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM1_CM_RGAM_RAMA_END_CNTL1_R                                                                 0x0e16\n#define mmCM1_CM_RGAM_RAMA_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM1_CM_RGAM_RAMA_END_CNTL2_R                                                                 0x0e17\n#define mmCM1_CM_RGAM_RAMA_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM1_CM_RGAM_RAMA_REGION_0_1                                                                  0x0e18\n#define mmCM1_CM_RGAM_RAMA_REGION_0_1_BASE_IDX                                                         2\n#define mmCM1_CM_RGAM_RAMA_REGION_2_3                                                                  0x0e19\n#define mmCM1_CM_RGAM_RAMA_REGION_2_3_BASE_IDX                                                         2\n#define mmCM1_CM_RGAM_RAMA_REGION_4_5                                                                  0x0e1a\n#define mmCM1_CM_RGAM_RAMA_REGION_4_5_BASE_IDX                                                         2\n#define mmCM1_CM_RGAM_RAMA_REGION_6_7                                                                  0x0e1b\n#define mmCM1_CM_RGAM_RAMA_REGION_6_7_BASE_IDX                                                         2\n#define mmCM1_CM_RGAM_RAMA_REGION_8_9                                                                  0x0e1c\n#define mmCM1_CM_RGAM_RAMA_REGION_8_9_BASE_IDX                                                         2\n#define mmCM1_CM_RGAM_RAMA_REGION_10_11                                                                0x0e1d\n#define mmCM1_CM_RGAM_RAMA_REGION_10_11_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_REGION_12_13                                                                0x0e1e\n#define mmCM1_CM_RGAM_RAMA_REGION_12_13_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_REGION_14_15                                                                0x0e1f\n#define mmCM1_CM_RGAM_RAMA_REGION_14_15_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_REGION_16_17                                                                0x0e20\n#define mmCM1_CM_RGAM_RAMA_REGION_16_17_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_REGION_18_19                                                                0x0e21\n#define mmCM1_CM_RGAM_RAMA_REGION_18_19_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_REGION_20_21                                                                0x0e22\n#define mmCM1_CM_RGAM_RAMA_REGION_20_21_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_REGION_22_23                                                                0x0e23\n#define mmCM1_CM_RGAM_RAMA_REGION_22_23_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_REGION_24_25                                                                0x0e24\n#define mmCM1_CM_RGAM_RAMA_REGION_24_25_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_REGION_26_27                                                                0x0e25\n#define mmCM1_CM_RGAM_RAMA_REGION_26_27_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_REGION_28_29                                                                0x0e26\n#define mmCM1_CM_RGAM_RAMA_REGION_28_29_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_REGION_30_31                                                                0x0e27\n#define mmCM1_CM_RGAM_RAMA_REGION_30_31_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMA_REGION_32_33                                                                0x0e28\n#define mmCM1_CM_RGAM_RAMA_REGION_32_33_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_START_CNTL_B                                                                0x0e29\n#define mmCM1_CM_RGAM_RAMB_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_START_CNTL_G                                                                0x0e2a\n#define mmCM1_CM_RGAM_RAMB_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_START_CNTL_R                                                                0x0e2b\n#define mmCM1_CM_RGAM_RAMB_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_B                                                                0x0e2c\n#define mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_G                                                                0x0e2d\n#define mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_R                                                                0x0e2e\n#define mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_END_CNTL1_B                                                                 0x0e2f\n#define mmCM1_CM_RGAM_RAMB_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM1_CM_RGAM_RAMB_END_CNTL2_B                                                                 0x0e30\n#define mmCM1_CM_RGAM_RAMB_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM1_CM_RGAM_RAMB_END_CNTL1_G                                                                 0x0e31\n#define mmCM1_CM_RGAM_RAMB_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM1_CM_RGAM_RAMB_END_CNTL2_G                                                                 0x0e32\n#define mmCM1_CM_RGAM_RAMB_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM1_CM_RGAM_RAMB_END_CNTL1_R                                                                 0x0e33\n#define mmCM1_CM_RGAM_RAMB_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM1_CM_RGAM_RAMB_END_CNTL2_R                                                                 0x0e34\n#define mmCM1_CM_RGAM_RAMB_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM1_CM_RGAM_RAMB_REGION_0_1                                                                  0x0e35\n#define mmCM1_CM_RGAM_RAMB_REGION_0_1_BASE_IDX                                                         2\n#define mmCM1_CM_RGAM_RAMB_REGION_2_3                                                                  0x0e36\n#define mmCM1_CM_RGAM_RAMB_REGION_2_3_BASE_IDX                                                         2\n#define mmCM1_CM_RGAM_RAMB_REGION_4_5                                                                  0x0e37\n#define mmCM1_CM_RGAM_RAMB_REGION_4_5_BASE_IDX                                                         2\n#define mmCM1_CM_RGAM_RAMB_REGION_6_7                                                                  0x0e38\n#define mmCM1_CM_RGAM_RAMB_REGION_6_7_BASE_IDX                                                         2\n#define mmCM1_CM_RGAM_RAMB_REGION_8_9                                                                  0x0e39\n#define mmCM1_CM_RGAM_RAMB_REGION_8_9_BASE_IDX                                                         2\n#define mmCM1_CM_RGAM_RAMB_REGION_10_11                                                                0x0e3a\n#define mmCM1_CM_RGAM_RAMB_REGION_10_11_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_REGION_12_13                                                                0x0e3b\n#define mmCM1_CM_RGAM_RAMB_REGION_12_13_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_REGION_14_15                                                                0x0e3c\n#define mmCM1_CM_RGAM_RAMB_REGION_14_15_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_REGION_16_17                                                                0x0e3d\n#define mmCM1_CM_RGAM_RAMB_REGION_16_17_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_REGION_18_19                                                                0x0e3e\n#define mmCM1_CM_RGAM_RAMB_REGION_18_19_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_REGION_20_21                                                                0x0e3f\n#define mmCM1_CM_RGAM_RAMB_REGION_20_21_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_REGION_22_23                                                                0x0e40\n#define mmCM1_CM_RGAM_RAMB_REGION_22_23_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_REGION_24_25                                                                0x0e41\n#define mmCM1_CM_RGAM_RAMB_REGION_24_25_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_REGION_26_27                                                                0x0e42\n#define mmCM1_CM_RGAM_RAMB_REGION_26_27_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_REGION_28_29                                                                0x0e43\n#define mmCM1_CM_RGAM_RAMB_REGION_28_29_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_REGION_30_31                                                                0x0e44\n#define mmCM1_CM_RGAM_RAMB_REGION_30_31_BASE_IDX                                                       2\n#define mmCM1_CM_RGAM_RAMB_REGION_32_33                                                                0x0e45\n#define mmCM1_CM_RGAM_RAMB_REGION_32_33_BASE_IDX                                                       2\n#define mmCM1_CM_HDR_MULT_COEF                                                                         0x0e46\n#define mmCM1_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define mmCM1_CM_RANGE_CLAMP_CONTROL_R                                                                 0x0e47\n#define mmCM1_CM_RANGE_CLAMP_CONTROL_R_BASE_IDX                                                        2\n#define mmCM1_CM_RANGE_CLAMP_CONTROL_G                                                                 0x0e48\n#define mmCM1_CM_RANGE_CLAMP_CONTROL_G_BASE_IDX                                                        2\n#define mmCM1_CM_RANGE_CLAMP_CONTROL_B                                                                 0x0e49\n#define mmCM1_CM_RANGE_CLAMP_CONTROL_B_BASE_IDX                                                        2\n#define mmCM1_CM_DENORM_CONTROL                                                                        0x0e4a\n#define mmCM1_CM_DENORM_CONTROL_BASE_IDX                                                               2\n#define mmCM1_CM_CMOUT_CONTROL                                                                         0x0e4b\n#define mmCM1_CM_CMOUT_CONTROL_BASE_IDX                                                                2\n#define mmCM1_CM_CMOUT_RANDOM_SEEDS                                                                    0x0e4c\n#define mmCM1_CM_CMOUT_RANDOM_SEEDS_BASE_IDX                                                           2\n#define mmCM1_CM_MEM_PWR_CTRL                                                                          0x0e4d\n#define mmCM1_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmCM1_CM_MEM_PWR_STATUS                                                                        0x0e4e\n#define mmCM1_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define mmCM1_CM_TEST_DEBUG_INDEX                                                                      0x0e50\n#define mmCM1_CM_TEST_DEBUG_INDEX_BASE_IDX                                                             2\n#define mmCM1_CM_TEST_DEBUG_DATA                                                                       0x0e51\n#define mmCM1_CM_TEST_DEBUG_DATA_BASE_IDX                                                              2\n\n\n\n#define mmDC_PERFMON13_PERFCOUNTER_CNTL                                                                0x0e67\n#define mmDC_PERFMON13_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON13_PERFCOUNTER_CNTL2                                                               0x0e68\n#define mmDC_PERFMON13_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON13_PERFCOUNTER_STATE                                                               0x0e69\n#define mmDC_PERFMON13_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON13_PERFMON_CNTL                                                                    0x0e6a\n#define mmDC_PERFMON13_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON13_PERFMON_CNTL2                                                                   0x0e6b\n#define mmDC_PERFMON13_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC                                                         0x0e6c\n#define mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON13_PERFMON_CVALUE_LOW                                                              0x0e6d\n#define mmDC_PERFMON13_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON13_PERFMON_HI                                                                      0x0e6e\n#define mmDC_PERFMON13_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON13_PERFMON_LOW                                                                     0x0e6f\n#define mmDC_PERFMON13_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmDPP_TOP2_DPP_CONTROL                                                                         0x0e73\n#define mmDPP_TOP2_DPP_CONTROL_BASE_IDX                                                                2\n#define mmDPP_TOP2_DPP_SOFT_RESET                                                                      0x0e74\n#define mmDPP_TOP2_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define mmDPP_TOP2_DPP_CRC_VAL_R_G                                                                     0x0e75\n#define mmDPP_TOP2_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define mmDPP_TOP2_DPP_CRC_VAL_B_A                                                                     0x0e76\n#define mmDPP_TOP2_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define mmDPP_TOP2_DPP_CRC_CTRL                                                                        0x0e77\n#define mmDPP_TOP2_DPP_CRC_CTRL_BASE_IDX                                                               2\n#define mmDPP_TOP2_HOST_READ_CONTROL                                                                   0x0e78\n#define mmDPP_TOP2_HOST_READ_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmCNVC_CFG2_CNVC_SURFACE_PIXEL_FORMAT                                                          0x0e7d\n#define mmCNVC_CFG2_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define mmCNVC_CFG2_FORMAT_CONTROL                                                                     0x0e7e\n#define mmCNVC_CFG2_FORMAT_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG2_FCNV_FP_SCALE_BIAS                                                                 0x0e7f\n#define mmCNVC_CFG2_FCNV_FP_SCALE_BIAS_BASE_IDX                                                        2\n#define mmCNVC_CFG2_DENORM_CONTROL                                                                     0x0e80\n#define mmCNVC_CFG2_DENORM_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG2_COLOR_KEYER_CONTROL                                                                0x0e82\n#define mmCNVC_CFG2_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define mmCNVC_CFG2_COLOR_KEYER_ALPHA                                                                  0x0e83\n#define mmCNVC_CFG2_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define mmCNVC_CFG2_COLOR_KEYER_RED                                                                    0x0e84\n#define mmCNVC_CFG2_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define mmCNVC_CFG2_COLOR_KEYER_GREEN                                                                  0x0e85\n#define mmCNVC_CFG2_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define mmCNVC_CFG2_COLOR_KEYER_BLUE                                                                   0x0e86\n#define mmCNVC_CFG2_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n\n\n\n\n#define mmCNVC_CUR2_CURSOR0_CONTROL                                                                    0x0e8e\n#define mmCNVC_CUR2_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define mmCNVC_CUR2_CURSOR0_COLOR0                                                                     0x0e8f\n#define mmCNVC_CUR2_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define mmCNVC_CUR2_CURSOR0_COLOR1                                                                     0x0e90\n#define mmCNVC_CUR2_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define mmCNVC_CUR2_CURSOR0_FP_SCALE_BIAS                                                              0x0e91\n#define mmCNVC_CUR2_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define mmDSCL2_SCL_COEF_RAM_TAP_SELECT                                                                0x0e98\n#define mmDSCL2_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define mmDSCL2_SCL_COEF_RAM_TAP_DATA                                                                  0x0e99\n#define mmDSCL2_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define mmDSCL2_SCL_MODE                                                                               0x0e9a\n#define mmDSCL2_SCL_MODE_BASE_IDX                                                                      2\n#define mmDSCL2_SCL_TAP_CONTROL                                                                        0x0e9b\n#define mmDSCL2_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define mmDSCL2_DSCL_CONTROL                                                                           0x0e9c\n#define mmDSCL2_DSCL_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL2_DSCL_2TAP_CONTROL                                                                      0x0e9d\n#define mmDSCL2_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define mmDSCL2_SCL_MANUAL_REPLICATE_CONTROL                                                           0x0e9e\n#define mmDSCL2_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x0e9f\n#define mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL2_SCL_HORZ_FILTER_INIT                                                                   0x0ea0\n#define mmDSCL2_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x0ea1\n#define mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL2_SCL_HORZ_FILTER_INIT_C                                                                 0x0ea2\n#define mmDSCL2_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO                                                            0x0ea3\n#define mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL2_SCL_VERT_FILTER_INIT                                                                   0x0ea4\n#define mmDSCL2_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL2_SCL_VERT_FILTER_INIT_BOT                                                               0x0ea5\n#define mmDSCL2_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x0ea6\n#define mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL2_SCL_VERT_FILTER_INIT_C                                                                 0x0ea7\n#define mmDSCL2_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL2_SCL_VERT_FILTER_INIT_BOT_C                                                             0x0ea8\n#define mmDSCL2_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define mmDSCL2_SCL_BLACK_OFFSET                                                                       0x0ea9\n#define mmDSCL2_SCL_BLACK_OFFSET_BASE_IDX                                                              2\n#define mmDSCL2_DSCL_UPDATE                                                                            0x0eaa\n#define mmDSCL2_DSCL_UPDATE_BASE_IDX                                                                   2\n#define mmDSCL2_DSCL_AUTOCAL                                                                           0x0eab\n#define mmDSCL2_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define mmDSCL2_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x0eac\n#define mmDSCL2_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define mmDSCL2_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x0ead\n#define mmDSCL2_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define mmDSCL2_OTG_H_BLANK                                                                            0x0eae\n#define mmDSCL2_OTG_H_BLANK_BASE_IDX                                                                   2\n#define mmDSCL2_OTG_V_BLANK                                                                            0x0eaf\n#define mmDSCL2_OTG_V_BLANK_BASE_IDX                                                                   2\n#define mmDSCL2_RECOUT_START                                                                           0x0eb0\n#define mmDSCL2_RECOUT_START_BASE_IDX                                                                  2\n#define mmDSCL2_RECOUT_SIZE                                                                            0x0eb1\n#define mmDSCL2_RECOUT_SIZE_BASE_IDX                                                                   2\n#define mmDSCL2_MPC_SIZE                                                                               0x0eb2\n#define mmDSCL2_MPC_SIZE_BASE_IDX                                                                      2\n#define mmDSCL2_LB_DATA_FORMAT                                                                         0x0eb3\n#define mmDSCL2_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define mmDSCL2_LB_MEMORY_CTRL                                                                         0x0eb4\n#define mmDSCL2_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define mmDSCL2_LB_V_COUNTER                                                                           0x0eb5\n#define mmDSCL2_LB_V_COUNTER_BASE_IDX                                                                  2\n#define mmDSCL2_DSCL_MEM_PWR_CTRL                                                                      0x0eb6\n#define mmDSCL2_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDSCL2_DSCL_MEM_PWR_STATUS                                                                    0x0eb7\n#define mmDSCL2_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDSCL2_OBUF_CONTROL                                                                           0x0eb8\n#define mmDSCL2_OBUF_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL2_OBUF_MEM_PWR_CTRL                                                                      0x0eb9\n#define mmDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define mmCM2_CM_CONTROL                                                                               0x0ec8\n#define mmCM2_CM_CONTROL_BASE_IDX                                                                      2\n#define mmCM2_CM_COMA_C11_C12                                                                          0x0ec9\n#define mmCM2_CM_COMA_C11_C12_BASE_IDX                                                                 2\n#define mmCM2_CM_COMA_C13_C14                                                                          0x0eca\n#define mmCM2_CM_COMA_C13_C14_BASE_IDX                                                                 2\n#define mmCM2_CM_COMA_C21_C22                                                                          0x0ecb\n#define mmCM2_CM_COMA_C21_C22_BASE_IDX                                                                 2\n#define mmCM2_CM_COMA_C23_C24                                                                          0x0ecc\n#define mmCM2_CM_COMA_C23_C24_BASE_IDX                                                                 2\n#define mmCM2_CM_COMA_C31_C32                                                                          0x0ecd\n#define mmCM2_CM_COMA_C31_C32_BASE_IDX                                                                 2\n#define mmCM2_CM_COMA_C33_C34                                                                          0x0ece\n#define mmCM2_CM_COMA_C33_C34_BASE_IDX                                                                 2\n#define mmCM2_CM_COMB_C11_C12                                                                          0x0ecf\n#define mmCM2_CM_COMB_C11_C12_BASE_IDX                                                                 2\n#define mmCM2_CM_COMB_C13_C14                                                                          0x0ed0\n#define mmCM2_CM_COMB_C13_C14_BASE_IDX                                                                 2\n#define mmCM2_CM_COMB_C21_C22                                                                          0x0ed1\n#define mmCM2_CM_COMB_C21_C22_BASE_IDX                                                                 2\n#define mmCM2_CM_COMB_C23_C24                                                                          0x0ed2\n#define mmCM2_CM_COMB_C23_C24_BASE_IDX                                                                 2\n#define mmCM2_CM_COMB_C31_C32                                                                          0x0ed3\n#define mmCM2_CM_COMB_C31_C32_BASE_IDX                                                                 2\n#define mmCM2_CM_COMB_C33_C34                                                                          0x0ed4\n#define mmCM2_CM_COMB_C33_C34_BASE_IDX                                                                 2\n#define mmCM2_CM_IGAM_CONTROL                                                                          0x0ed5\n#define mmCM2_CM_IGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM2_CM_IGAM_LUT_RW_CONTROL                                                                   0x0ed6\n#define mmCM2_CM_IGAM_LUT_RW_CONTROL_BASE_IDX                                                          2\n#define mmCM2_CM_IGAM_LUT_RW_INDEX                                                                     0x0ed7\n#define mmCM2_CM_IGAM_LUT_RW_INDEX_BASE_IDX                                                            2\n#define mmCM2_CM_IGAM_LUT_SEQ_COLOR                                                                    0x0ed8\n#define mmCM2_CM_IGAM_LUT_SEQ_COLOR_BASE_IDX                                                           2\n#define mmCM2_CM_IGAM_LUT_30_COLOR                                                                     0x0ed9\n#define mmCM2_CM_IGAM_LUT_30_COLOR_BASE_IDX                                                            2\n#define mmCM2_CM_IGAM_LUT_PWL_DATA                                                                     0x0eda\n#define mmCM2_CM_IGAM_LUT_PWL_DATA_BASE_IDX                                                            2\n#define mmCM2_CM_IGAM_LUT_AUTOFILL                                                                     0x0edb\n#define mmCM2_CM_IGAM_LUT_AUTOFILL_BASE_IDX                                                            2\n#define mmCM2_CM_IGAM_LUT_BW_OFFSET_BLUE                                                               0x0edc\n#define mmCM2_CM_IGAM_LUT_BW_OFFSET_BLUE_BASE_IDX                                                      2\n#define mmCM2_CM_IGAM_LUT_BW_OFFSET_GREEN                                                              0x0edd\n#define mmCM2_CM_IGAM_LUT_BW_OFFSET_GREEN_BASE_IDX                                                     2\n#define mmCM2_CM_IGAM_LUT_BW_OFFSET_RED                                                                0x0ede\n#define mmCM2_CM_IGAM_LUT_BW_OFFSET_RED_BASE_IDX                                                       2\n#define mmCM2_CM_ICSC_CONTROL                                                                          0x0edf\n#define mmCM2_CM_ICSC_CONTROL_BASE_IDX                                                                 2\n#define mmCM2_CM_ICSC_C11_C12                                                                          0x0ee0\n#define mmCM2_CM_ICSC_C11_C12_BASE_IDX                                                                 2\n#define mmCM2_CM_ICSC_C13_C14                                                                          0x0ee1\n#define mmCM2_CM_ICSC_C13_C14_BASE_IDX                                                                 2\n#define mmCM2_CM_ICSC_C21_C22                                                                          0x0ee2\n#define mmCM2_CM_ICSC_C21_C22_BASE_IDX                                                                 2\n#define mmCM2_CM_ICSC_C23_C24                                                                          0x0ee3\n#define mmCM2_CM_ICSC_C23_C24_BASE_IDX                                                                 2\n#define mmCM2_CM_ICSC_C31_C32                                                                          0x0ee4\n#define mmCM2_CM_ICSC_C31_C32_BASE_IDX                                                                 2\n#define mmCM2_CM_ICSC_C33_C34                                                                          0x0ee5\n#define mmCM2_CM_ICSC_C33_C34_BASE_IDX                                                                 2\n#define mmCM2_CM_GAMUT_REMAP_CONTROL                                                                   0x0ee6\n#define mmCM2_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define mmCM2_CM_GAMUT_REMAP_C11_C12                                                                   0x0ee7\n#define mmCM2_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define mmCM2_CM_GAMUT_REMAP_C13_C14                                                                   0x0ee8\n#define mmCM2_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define mmCM2_CM_GAMUT_REMAP_C21_C22                                                                   0x0ee9\n#define mmCM2_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define mmCM2_CM_GAMUT_REMAP_C23_C24                                                                   0x0eea\n#define mmCM2_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define mmCM2_CM_GAMUT_REMAP_C31_C32                                                                   0x0eeb\n#define mmCM2_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define mmCM2_CM_GAMUT_REMAP_C33_C34                                                                   0x0eec\n#define mmCM2_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define mmCM2_CM_OCSC_CONTROL                                                                          0x0eed\n#define mmCM2_CM_OCSC_CONTROL_BASE_IDX                                                                 2\n#define mmCM2_CM_OCSC_C11_C12                                                                          0x0eee\n#define mmCM2_CM_OCSC_C11_C12_BASE_IDX                                                                 2\n#define mmCM2_CM_OCSC_C13_C14                                                                          0x0eef\n#define mmCM2_CM_OCSC_C13_C14_BASE_IDX                                                                 2\n#define mmCM2_CM_OCSC_C21_C22                                                                          0x0ef0\n#define mmCM2_CM_OCSC_C21_C22_BASE_IDX                                                                 2\n#define mmCM2_CM_OCSC_C23_C24                                                                          0x0ef1\n#define mmCM2_CM_OCSC_C23_C24_BASE_IDX                                                                 2\n#define mmCM2_CM_OCSC_C31_C32                                                                          0x0ef2\n#define mmCM2_CM_OCSC_C31_C32_BASE_IDX                                                                 2\n#define mmCM2_CM_OCSC_C33_C34                                                                          0x0ef3\n#define mmCM2_CM_OCSC_C33_C34_BASE_IDX                                                                 2\n#define mmCM2_CM_BNS_VALUES_R                                                                          0x0ef4\n#define mmCM2_CM_BNS_VALUES_R_BASE_IDX                                                                 2\n#define mmCM2_CM_BNS_VALUES_G                                                                          0x0ef5\n#define mmCM2_CM_BNS_VALUES_G_BASE_IDX                                                                 2\n#define mmCM2_CM_BNS_VALUES_B                                                                          0x0ef6\n#define mmCM2_CM_BNS_VALUES_B_BASE_IDX                                                                 2\n#define mmCM2_CM_DGAM_CONTROL                                                                          0x0ef7\n#define mmCM2_CM_DGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM2_CM_DGAM_LUT_INDEX                                                                        0x0ef8\n#define mmCM2_CM_DGAM_LUT_INDEX_BASE_IDX                                                               2\n#define mmCM2_CM_DGAM_LUT_DATA                                                                         0x0ef9\n#define mmCM2_CM_DGAM_LUT_DATA_BASE_IDX                                                                2\n#define mmCM2_CM_DGAM_LUT_WRITE_EN_MASK                                                                0x0efa\n#define mmCM2_CM_DGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_START_CNTL_B                                                                0x0efb\n#define mmCM2_CM_DGAM_RAMA_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_START_CNTL_G                                                                0x0efc\n#define mmCM2_CM_DGAM_RAMA_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_START_CNTL_R                                                                0x0efd\n#define mmCM2_CM_DGAM_RAMA_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_B                                                                0x0efe\n#define mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_G                                                                0x0eff\n#define mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_R                                                                0x0f00\n#define mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_END_CNTL1_B                                                                 0x0f01\n#define mmCM2_CM_DGAM_RAMA_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMA_END_CNTL2_B                                                                 0x0f02\n#define mmCM2_CM_DGAM_RAMA_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMA_END_CNTL1_G                                                                 0x0f03\n#define mmCM2_CM_DGAM_RAMA_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMA_END_CNTL2_G                                                                 0x0f04\n#define mmCM2_CM_DGAM_RAMA_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMA_END_CNTL1_R                                                                 0x0f05\n#define mmCM2_CM_DGAM_RAMA_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMA_END_CNTL2_R                                                                 0x0f06\n#define mmCM2_CM_DGAM_RAMA_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMA_REGION_0_1                                                                  0x0f07\n#define mmCM2_CM_DGAM_RAMA_REGION_0_1_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMA_REGION_2_3                                                                  0x0f08\n#define mmCM2_CM_DGAM_RAMA_REGION_2_3_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMA_REGION_4_5                                                                  0x0f09\n#define mmCM2_CM_DGAM_RAMA_REGION_4_5_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMA_REGION_6_7                                                                  0x0f0a\n#define mmCM2_CM_DGAM_RAMA_REGION_6_7_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMA_REGION_8_9                                                                  0x0f0b\n#define mmCM2_CM_DGAM_RAMA_REGION_8_9_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMA_REGION_10_11                                                                0x0f0c\n#define mmCM2_CM_DGAM_RAMA_REGION_10_11_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_REGION_12_13                                                                0x0f0d\n#define mmCM2_CM_DGAM_RAMA_REGION_12_13_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMA_REGION_14_15                                                                0x0f0e\n#define mmCM2_CM_DGAM_RAMA_REGION_14_15_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_START_CNTL_B                                                                0x0f0f\n#define mmCM2_CM_DGAM_RAMB_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_START_CNTL_G                                                                0x0f10\n#define mmCM2_CM_DGAM_RAMB_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_START_CNTL_R                                                                0x0f11\n#define mmCM2_CM_DGAM_RAMB_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_B                                                                0x0f12\n#define mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_G                                                                0x0f13\n#define mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_R                                                                0x0f14\n#define mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_END_CNTL1_B                                                                 0x0f15\n#define mmCM2_CM_DGAM_RAMB_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMB_END_CNTL2_B                                                                 0x0f16\n#define mmCM2_CM_DGAM_RAMB_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMB_END_CNTL1_G                                                                 0x0f17\n#define mmCM2_CM_DGAM_RAMB_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMB_END_CNTL2_G                                                                 0x0f18\n#define mmCM2_CM_DGAM_RAMB_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMB_END_CNTL1_R                                                                 0x0f19\n#define mmCM2_CM_DGAM_RAMB_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMB_END_CNTL2_R                                                                 0x0f1a\n#define mmCM2_CM_DGAM_RAMB_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM2_CM_DGAM_RAMB_REGION_0_1                                                                  0x0f1b\n#define mmCM2_CM_DGAM_RAMB_REGION_0_1_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMB_REGION_2_3                                                                  0x0f1c\n#define mmCM2_CM_DGAM_RAMB_REGION_2_3_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMB_REGION_4_5                                                                  0x0f1d\n#define mmCM2_CM_DGAM_RAMB_REGION_4_5_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMB_REGION_6_7                                                                  0x0f1e\n#define mmCM2_CM_DGAM_RAMB_REGION_6_7_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMB_REGION_8_9                                                                  0x0f1f\n#define mmCM2_CM_DGAM_RAMB_REGION_8_9_BASE_IDX                                                         2\n#define mmCM2_CM_DGAM_RAMB_REGION_10_11                                                                0x0f20\n#define mmCM2_CM_DGAM_RAMB_REGION_10_11_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_REGION_12_13                                                                0x0f21\n#define mmCM2_CM_DGAM_RAMB_REGION_12_13_BASE_IDX                                                       2\n#define mmCM2_CM_DGAM_RAMB_REGION_14_15                                                                0x0f22\n#define mmCM2_CM_DGAM_RAMB_REGION_14_15_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_CONTROL                                                                          0x0f23\n#define mmCM2_CM_RGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM2_CM_RGAM_LUT_INDEX                                                                        0x0f24\n#define mmCM2_CM_RGAM_LUT_INDEX_BASE_IDX                                                               2\n#define mmCM2_CM_RGAM_LUT_DATA                                                                         0x0f25\n#define mmCM2_CM_RGAM_LUT_DATA_BASE_IDX                                                                2\n#define mmCM2_CM_RGAM_LUT_WRITE_EN_MASK                                                                0x0f26\n#define mmCM2_CM_RGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_START_CNTL_B                                                                0x0f27\n#define mmCM2_CM_RGAM_RAMA_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_START_CNTL_G                                                                0x0f28\n#define mmCM2_CM_RGAM_RAMA_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_START_CNTL_R                                                                0x0f29\n#define mmCM2_CM_RGAM_RAMA_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_B                                                                0x0f2a\n#define mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_G                                                                0x0f2b\n#define mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_R                                                                0x0f2c\n#define mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_END_CNTL1_B                                                                 0x0f2d\n#define mmCM2_CM_RGAM_RAMA_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM2_CM_RGAM_RAMA_END_CNTL2_B                                                                 0x0f2e\n#define mmCM2_CM_RGAM_RAMA_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM2_CM_RGAM_RAMA_END_CNTL1_G                                                                 0x0f2f\n#define mmCM2_CM_RGAM_RAMA_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM2_CM_RGAM_RAMA_END_CNTL2_G                                                                 0x0f30\n#define mmCM2_CM_RGAM_RAMA_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM2_CM_RGAM_RAMA_END_CNTL1_R                                                                 0x0f31\n#define mmCM2_CM_RGAM_RAMA_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM2_CM_RGAM_RAMA_END_CNTL2_R                                                                 0x0f32\n#define mmCM2_CM_RGAM_RAMA_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM2_CM_RGAM_RAMA_REGION_0_1                                                                  0x0f33\n#define mmCM2_CM_RGAM_RAMA_REGION_0_1_BASE_IDX                                                         2\n#define mmCM2_CM_RGAM_RAMA_REGION_2_3                                                                  0x0f34\n#define mmCM2_CM_RGAM_RAMA_REGION_2_3_BASE_IDX                                                         2\n#define mmCM2_CM_RGAM_RAMA_REGION_4_5                                                                  0x0f35\n#define mmCM2_CM_RGAM_RAMA_REGION_4_5_BASE_IDX                                                         2\n#define mmCM2_CM_RGAM_RAMA_REGION_6_7                                                                  0x0f36\n#define mmCM2_CM_RGAM_RAMA_REGION_6_7_BASE_IDX                                                         2\n#define mmCM2_CM_RGAM_RAMA_REGION_8_9                                                                  0x0f37\n#define mmCM2_CM_RGAM_RAMA_REGION_8_9_BASE_IDX                                                         2\n#define mmCM2_CM_RGAM_RAMA_REGION_10_11                                                                0x0f38\n#define mmCM2_CM_RGAM_RAMA_REGION_10_11_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_REGION_12_13                                                                0x0f39\n#define mmCM2_CM_RGAM_RAMA_REGION_12_13_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_REGION_14_15                                                                0x0f3a\n#define mmCM2_CM_RGAM_RAMA_REGION_14_15_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_REGION_16_17                                                                0x0f3b\n#define mmCM2_CM_RGAM_RAMA_REGION_16_17_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_REGION_18_19                                                                0x0f3c\n#define mmCM2_CM_RGAM_RAMA_REGION_18_19_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_REGION_20_21                                                                0x0f3d\n#define mmCM2_CM_RGAM_RAMA_REGION_20_21_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_REGION_22_23                                                                0x0f3e\n#define mmCM2_CM_RGAM_RAMA_REGION_22_23_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_REGION_24_25                                                                0x0f3f\n#define mmCM2_CM_RGAM_RAMA_REGION_24_25_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_REGION_26_27                                                                0x0f40\n#define mmCM2_CM_RGAM_RAMA_REGION_26_27_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_REGION_28_29                                                                0x0f41\n#define mmCM2_CM_RGAM_RAMA_REGION_28_29_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_REGION_30_31                                                                0x0f42\n#define mmCM2_CM_RGAM_RAMA_REGION_30_31_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMA_REGION_32_33                                                                0x0f43\n#define mmCM2_CM_RGAM_RAMA_REGION_32_33_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_START_CNTL_B                                                                0x0f44\n#define mmCM2_CM_RGAM_RAMB_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_START_CNTL_G                                                                0x0f45\n#define mmCM2_CM_RGAM_RAMB_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_START_CNTL_R                                                                0x0f46\n#define mmCM2_CM_RGAM_RAMB_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_B                                                                0x0f47\n#define mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_G                                                                0x0f48\n#define mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_R                                                                0x0f49\n#define mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_END_CNTL1_B                                                                 0x0f4a\n#define mmCM2_CM_RGAM_RAMB_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM2_CM_RGAM_RAMB_END_CNTL2_B                                                                 0x0f4b\n#define mmCM2_CM_RGAM_RAMB_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM2_CM_RGAM_RAMB_END_CNTL1_G                                                                 0x0f4c\n#define mmCM2_CM_RGAM_RAMB_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM2_CM_RGAM_RAMB_END_CNTL2_G                                                                 0x0f4d\n#define mmCM2_CM_RGAM_RAMB_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM2_CM_RGAM_RAMB_END_CNTL1_R                                                                 0x0f4e\n#define mmCM2_CM_RGAM_RAMB_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM2_CM_RGAM_RAMB_END_CNTL2_R                                                                 0x0f4f\n#define mmCM2_CM_RGAM_RAMB_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM2_CM_RGAM_RAMB_REGION_0_1                                                                  0x0f50\n#define mmCM2_CM_RGAM_RAMB_REGION_0_1_BASE_IDX                                                         2\n#define mmCM2_CM_RGAM_RAMB_REGION_2_3                                                                  0x0f51\n#define mmCM2_CM_RGAM_RAMB_REGION_2_3_BASE_IDX                                                         2\n#define mmCM2_CM_RGAM_RAMB_REGION_4_5                                                                  0x0f52\n#define mmCM2_CM_RGAM_RAMB_REGION_4_5_BASE_IDX                                                         2\n#define mmCM2_CM_RGAM_RAMB_REGION_6_7                                                                  0x0f53\n#define mmCM2_CM_RGAM_RAMB_REGION_6_7_BASE_IDX                                                         2\n#define mmCM2_CM_RGAM_RAMB_REGION_8_9                                                                  0x0f54\n#define mmCM2_CM_RGAM_RAMB_REGION_8_9_BASE_IDX                                                         2\n#define mmCM2_CM_RGAM_RAMB_REGION_10_11                                                                0x0f55\n#define mmCM2_CM_RGAM_RAMB_REGION_10_11_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_REGION_12_13                                                                0x0f56\n#define mmCM2_CM_RGAM_RAMB_REGION_12_13_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_REGION_14_15                                                                0x0f57\n#define mmCM2_CM_RGAM_RAMB_REGION_14_15_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_REGION_16_17                                                                0x0f58\n#define mmCM2_CM_RGAM_RAMB_REGION_16_17_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_REGION_18_19                                                                0x0f59\n#define mmCM2_CM_RGAM_RAMB_REGION_18_19_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_REGION_20_21                                                                0x0f5a\n#define mmCM2_CM_RGAM_RAMB_REGION_20_21_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_REGION_22_23                                                                0x0f5b\n#define mmCM2_CM_RGAM_RAMB_REGION_22_23_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_REGION_24_25                                                                0x0f5c\n#define mmCM2_CM_RGAM_RAMB_REGION_24_25_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_REGION_26_27                                                                0x0f5d\n#define mmCM2_CM_RGAM_RAMB_REGION_26_27_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_REGION_28_29                                                                0x0f5e\n#define mmCM2_CM_RGAM_RAMB_REGION_28_29_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_REGION_30_31                                                                0x0f5f\n#define mmCM2_CM_RGAM_RAMB_REGION_30_31_BASE_IDX                                                       2\n#define mmCM2_CM_RGAM_RAMB_REGION_32_33                                                                0x0f60\n#define mmCM2_CM_RGAM_RAMB_REGION_32_33_BASE_IDX                                                       2\n#define mmCM2_CM_HDR_MULT_COEF                                                                         0x0f61\n#define mmCM2_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define mmCM2_CM_RANGE_CLAMP_CONTROL_R                                                                 0x0f62\n#define mmCM2_CM_RANGE_CLAMP_CONTROL_R_BASE_IDX                                                        2\n#define mmCM2_CM_RANGE_CLAMP_CONTROL_G                                                                 0x0f63\n#define mmCM2_CM_RANGE_CLAMP_CONTROL_G_BASE_IDX                                                        2\n#define mmCM2_CM_RANGE_CLAMP_CONTROL_B                                                                 0x0f64\n#define mmCM2_CM_RANGE_CLAMP_CONTROL_B_BASE_IDX                                                        2\n#define mmCM2_CM_DENORM_CONTROL                                                                        0x0f65\n#define mmCM2_CM_DENORM_CONTROL_BASE_IDX                                                               2\n#define mmCM2_CM_CMOUT_CONTROL                                                                         0x0f66\n#define mmCM2_CM_CMOUT_CONTROL_BASE_IDX                                                                2\n#define mmCM2_CM_CMOUT_RANDOM_SEEDS                                                                    0x0f67\n#define mmCM2_CM_CMOUT_RANDOM_SEEDS_BASE_IDX                                                           2\n#define mmCM2_CM_MEM_PWR_CTRL                                                                          0x0f68\n#define mmCM2_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmCM2_CM_MEM_PWR_STATUS                                                                        0x0f69\n#define mmCM2_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define mmCM2_CM_TEST_DEBUG_INDEX                                                                      0x0f6b\n#define mmCM2_CM_TEST_DEBUG_INDEX_BASE_IDX                                                             2\n#define mmCM2_CM_TEST_DEBUG_DATA                                                                       0x0f6c\n#define mmCM2_CM_TEST_DEBUG_DATA_BASE_IDX                                                              2\n\n\n\n#define mmDC_PERFMON14_PERFCOUNTER_CNTL                                                                0x0f82\n#define mmDC_PERFMON14_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON14_PERFCOUNTER_CNTL2                                                               0x0f83\n#define mmDC_PERFMON14_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON14_PERFCOUNTER_STATE                                                               0x0f84\n#define mmDC_PERFMON14_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON14_PERFMON_CNTL                                                                    0x0f85\n#define mmDC_PERFMON14_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON14_PERFMON_CNTL2                                                                   0x0f86\n#define mmDC_PERFMON14_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON14_PERFMON_CVALUE_INT_MISC                                                         0x0f87\n#define mmDC_PERFMON14_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON14_PERFMON_CVALUE_LOW                                                              0x0f88\n#define mmDC_PERFMON14_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON14_PERFMON_HI                                                                      0x0f89\n#define mmDC_PERFMON14_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON14_PERFMON_LOW                                                                     0x0f8a\n#define mmDC_PERFMON14_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmDPP_TOP3_DPP_CONTROL                                                                         0x0f8e\n#define mmDPP_TOP3_DPP_CONTROL_BASE_IDX                                                                2\n#define mmDPP_TOP3_DPP_SOFT_RESET                                                                      0x0f8f\n#define mmDPP_TOP3_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define mmDPP_TOP3_DPP_CRC_VAL_R_G                                                                     0x0f90\n#define mmDPP_TOP3_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define mmDPP_TOP3_DPP_CRC_VAL_B_A                                                                     0x0f91\n#define mmDPP_TOP3_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define mmDPP_TOP3_DPP_CRC_CTRL                                                                        0x0f92\n#define mmDPP_TOP3_DPP_CRC_CTRL_BASE_IDX                                                               2\n#define mmDPP_TOP3_HOST_READ_CONTROL                                                                   0x0f93\n#define mmDPP_TOP3_HOST_READ_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmCNVC_CFG3_CNVC_SURFACE_PIXEL_FORMAT                                                          0x0f98\n#define mmCNVC_CFG3_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define mmCNVC_CFG3_FORMAT_CONTROL                                                                     0x0f99\n#define mmCNVC_CFG3_FORMAT_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG3_FCNV_FP_SCALE_BIAS                                                                 0x0f9a\n#define mmCNVC_CFG3_FCNV_FP_SCALE_BIAS_BASE_IDX                                                        2\n#define mmCNVC_CFG3_DENORM_CONTROL                                                                     0x0f9b\n#define mmCNVC_CFG3_DENORM_CONTROL_BASE_IDX                                                            2\n#define mmCNVC_CFG3_COLOR_KEYER_CONTROL                                                                0x0f9d\n#define mmCNVC_CFG3_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define mmCNVC_CFG3_COLOR_KEYER_ALPHA                                                                  0x0f9e\n#define mmCNVC_CFG3_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define mmCNVC_CFG3_COLOR_KEYER_RED                                                                    0x0f9f\n#define mmCNVC_CFG3_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define mmCNVC_CFG3_COLOR_KEYER_GREEN                                                                  0x0fa0\n#define mmCNVC_CFG3_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define mmCNVC_CFG3_COLOR_KEYER_BLUE                                                                   0x0fa1\n#define mmCNVC_CFG3_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n\n\n\n\n#define mmCNVC_CUR3_CURSOR0_CONTROL                                                                    0x0fa9\n#define mmCNVC_CUR3_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define mmCNVC_CUR3_CURSOR0_COLOR0                                                                     0x0faa\n#define mmCNVC_CUR3_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define mmCNVC_CUR3_CURSOR0_COLOR1                                                                     0x0fab\n#define mmCNVC_CUR3_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define mmCNVC_CUR3_CURSOR0_FP_SCALE_BIAS                                                              0x0fac\n#define mmCNVC_CUR3_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define mmDSCL3_SCL_COEF_RAM_TAP_SELECT                                                                0x0fb3\n#define mmDSCL3_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define mmDSCL3_SCL_COEF_RAM_TAP_DATA                                                                  0x0fb4\n#define mmDSCL3_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define mmDSCL3_SCL_MODE                                                                               0x0fb5\n#define mmDSCL3_SCL_MODE_BASE_IDX                                                                      2\n#define mmDSCL3_SCL_TAP_CONTROL                                                                        0x0fb6\n#define mmDSCL3_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define mmDSCL3_DSCL_CONTROL                                                                           0x0fb7\n#define mmDSCL3_DSCL_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL3_DSCL_2TAP_CONTROL                                                                      0x0fb8\n#define mmDSCL3_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define mmDSCL3_SCL_MANUAL_REPLICATE_CONTROL                                                           0x0fb9\n#define mmDSCL3_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x0fba\n#define mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL3_SCL_HORZ_FILTER_INIT                                                                   0x0fbb\n#define mmDSCL3_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x0fbc\n#define mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL3_SCL_HORZ_FILTER_INIT_C                                                                 0x0fbd\n#define mmDSCL3_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO                                                            0x0fbe\n#define mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define mmDSCL3_SCL_VERT_FILTER_INIT                                                                   0x0fbf\n#define mmDSCL3_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define mmDSCL3_SCL_VERT_FILTER_INIT_BOT                                                               0x0fc0\n#define mmDSCL3_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x0fc1\n#define mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define mmDSCL3_SCL_VERT_FILTER_INIT_C                                                                 0x0fc2\n#define mmDSCL3_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define mmDSCL3_SCL_VERT_FILTER_INIT_BOT_C                                                             0x0fc3\n#define mmDSCL3_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define mmDSCL3_SCL_BLACK_OFFSET                                                                       0x0fc4\n#define mmDSCL3_SCL_BLACK_OFFSET_BASE_IDX                                                              2\n#define mmDSCL3_DSCL_UPDATE                                                                            0x0fc5\n#define mmDSCL3_DSCL_UPDATE_BASE_IDX                                                                   2\n#define mmDSCL3_DSCL_AUTOCAL                                                                           0x0fc6\n#define mmDSCL3_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define mmDSCL3_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x0fc7\n#define mmDSCL3_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define mmDSCL3_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x0fc8\n#define mmDSCL3_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define mmDSCL3_OTG_H_BLANK                                                                            0x0fc9\n#define mmDSCL3_OTG_H_BLANK_BASE_IDX                                                                   2\n#define mmDSCL3_OTG_V_BLANK                                                                            0x0fca\n#define mmDSCL3_OTG_V_BLANK_BASE_IDX                                                                   2\n#define mmDSCL3_RECOUT_START                                                                           0x0fcb\n#define mmDSCL3_RECOUT_START_BASE_IDX                                                                  2\n#define mmDSCL3_RECOUT_SIZE                                                                            0x0fcc\n#define mmDSCL3_RECOUT_SIZE_BASE_IDX                                                                   2\n#define mmDSCL3_MPC_SIZE                                                                               0x0fcd\n#define mmDSCL3_MPC_SIZE_BASE_IDX                                                                      2\n#define mmDSCL3_LB_DATA_FORMAT                                                                         0x0fce\n#define mmDSCL3_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define mmDSCL3_LB_MEMORY_CTRL                                                                         0x0fcf\n#define mmDSCL3_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define mmDSCL3_LB_V_COUNTER                                                                           0x0fd0\n#define mmDSCL3_LB_V_COUNTER_BASE_IDX                                                                  2\n#define mmDSCL3_DSCL_MEM_PWR_CTRL                                                                      0x0fd1\n#define mmDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define mmDSCL3_DSCL_MEM_PWR_STATUS                                                                    0x0fd2\n#define mmDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define mmDSCL3_OBUF_CONTROL                                                                           0x0fd3\n#define mmDSCL3_OBUF_CONTROL_BASE_IDX                                                                  2\n#define mmDSCL3_OBUF_MEM_PWR_CTRL                                                                      0x0fd4\n#define mmDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define mmCM3_CM_CONTROL                                                                               0x0fe3\n#define mmCM3_CM_CONTROL_BASE_IDX                                                                      2\n#define mmCM3_CM_COMA_C11_C12                                                                          0x0fe4\n#define mmCM3_CM_COMA_C11_C12_BASE_IDX                                                                 2\n#define mmCM3_CM_COMA_C13_C14                                                                          0x0fe5\n#define mmCM3_CM_COMA_C13_C14_BASE_IDX                                                                 2\n#define mmCM3_CM_COMA_C21_C22                                                                          0x0fe6\n#define mmCM3_CM_COMA_C21_C22_BASE_IDX                                                                 2\n#define mmCM3_CM_COMA_C23_C24                                                                          0x0fe7\n#define mmCM3_CM_COMA_C23_C24_BASE_IDX                                                                 2\n#define mmCM3_CM_COMA_C31_C32                                                                          0x0fe8\n#define mmCM3_CM_COMA_C31_C32_BASE_IDX                                                                 2\n#define mmCM3_CM_COMA_C33_C34                                                                          0x0fe9\n#define mmCM3_CM_COMA_C33_C34_BASE_IDX                                                                 2\n#define mmCM3_CM_COMB_C11_C12                                                                          0x0fea\n#define mmCM3_CM_COMB_C11_C12_BASE_IDX                                                                 2\n#define mmCM3_CM_COMB_C13_C14                                                                          0x0feb\n#define mmCM3_CM_COMB_C13_C14_BASE_IDX                                                                 2\n#define mmCM3_CM_COMB_C21_C22                                                                          0x0fec\n#define mmCM3_CM_COMB_C21_C22_BASE_IDX                                                                 2\n#define mmCM3_CM_COMB_C23_C24                                                                          0x0fed\n#define mmCM3_CM_COMB_C23_C24_BASE_IDX                                                                 2\n#define mmCM3_CM_COMB_C31_C32                                                                          0x0fee\n#define mmCM3_CM_COMB_C31_C32_BASE_IDX                                                                 2\n#define mmCM3_CM_COMB_C33_C34                                                                          0x0fef\n#define mmCM3_CM_COMB_C33_C34_BASE_IDX                                                                 2\n#define mmCM3_CM_IGAM_CONTROL                                                                          0x0ff0\n#define mmCM3_CM_IGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM3_CM_IGAM_LUT_RW_CONTROL                                                                   0x0ff1\n#define mmCM3_CM_IGAM_LUT_RW_CONTROL_BASE_IDX                                                          2\n#define mmCM3_CM_IGAM_LUT_RW_INDEX                                                                     0x0ff2\n#define mmCM3_CM_IGAM_LUT_RW_INDEX_BASE_IDX                                                            2\n#define mmCM3_CM_IGAM_LUT_SEQ_COLOR                                                                    0x0ff3\n#define mmCM3_CM_IGAM_LUT_SEQ_COLOR_BASE_IDX                                                           2\n#define mmCM3_CM_IGAM_LUT_30_COLOR                                                                     0x0ff4\n#define mmCM3_CM_IGAM_LUT_30_COLOR_BASE_IDX                                                            2\n#define mmCM3_CM_IGAM_LUT_PWL_DATA                                                                     0x0ff5\n#define mmCM3_CM_IGAM_LUT_PWL_DATA_BASE_IDX                                                            2\n#define mmCM3_CM_IGAM_LUT_AUTOFILL                                                                     0x0ff6\n#define mmCM3_CM_IGAM_LUT_AUTOFILL_BASE_IDX                                                            2\n#define mmCM3_CM_IGAM_LUT_BW_OFFSET_BLUE                                                               0x0ff7\n#define mmCM3_CM_IGAM_LUT_BW_OFFSET_BLUE_BASE_IDX                                                      2\n#define mmCM3_CM_IGAM_LUT_BW_OFFSET_GREEN                                                              0x0ff8\n#define mmCM3_CM_IGAM_LUT_BW_OFFSET_GREEN_BASE_IDX                                                     2\n#define mmCM3_CM_IGAM_LUT_BW_OFFSET_RED                                                                0x0ff9\n#define mmCM3_CM_IGAM_LUT_BW_OFFSET_RED_BASE_IDX                                                       2\n#define mmCM3_CM_ICSC_CONTROL                                                                          0x0ffa\n#define mmCM3_CM_ICSC_CONTROL_BASE_IDX                                                                 2\n#define mmCM3_CM_ICSC_C11_C12                                                                          0x0ffb\n#define mmCM3_CM_ICSC_C11_C12_BASE_IDX                                                                 2\n#define mmCM3_CM_ICSC_C13_C14                                                                          0x0ffc\n#define mmCM3_CM_ICSC_C13_C14_BASE_IDX                                                                 2\n#define mmCM3_CM_ICSC_C21_C22                                                                          0x0ffd\n#define mmCM3_CM_ICSC_C21_C22_BASE_IDX                                                                 2\n#define mmCM3_CM_ICSC_C23_C24                                                                          0x0ffe\n#define mmCM3_CM_ICSC_C23_C24_BASE_IDX                                                                 2\n#define mmCM3_CM_ICSC_C31_C32                                                                          0x0fff\n#define mmCM3_CM_ICSC_C31_C32_BASE_IDX                                                                 2\n#define mmCM3_CM_ICSC_C33_C34                                                                          0x1000\n#define mmCM3_CM_ICSC_C33_C34_BASE_IDX                                                                 2\n#define mmCM3_CM_GAMUT_REMAP_CONTROL                                                                   0x1001\n#define mmCM3_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define mmCM3_CM_GAMUT_REMAP_C11_C12                                                                   0x1002\n#define mmCM3_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define mmCM3_CM_GAMUT_REMAP_C13_C14                                                                   0x1003\n#define mmCM3_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define mmCM3_CM_GAMUT_REMAP_C21_C22                                                                   0x1004\n#define mmCM3_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define mmCM3_CM_GAMUT_REMAP_C23_C24                                                                   0x1005\n#define mmCM3_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define mmCM3_CM_GAMUT_REMAP_C31_C32                                                                   0x1006\n#define mmCM3_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define mmCM3_CM_GAMUT_REMAP_C33_C34                                                                   0x1007\n#define mmCM3_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define mmCM3_CM_OCSC_CONTROL                                                                          0x1008\n#define mmCM3_CM_OCSC_CONTROL_BASE_IDX                                                                 2\n#define mmCM3_CM_OCSC_C11_C12                                                                          0x1009\n#define mmCM3_CM_OCSC_C11_C12_BASE_IDX                                                                 2\n#define mmCM3_CM_OCSC_C13_C14                                                                          0x100a\n#define mmCM3_CM_OCSC_C13_C14_BASE_IDX                                                                 2\n#define mmCM3_CM_OCSC_C21_C22                                                                          0x100b\n#define mmCM3_CM_OCSC_C21_C22_BASE_IDX                                                                 2\n#define mmCM3_CM_OCSC_C23_C24                                                                          0x100c\n#define mmCM3_CM_OCSC_C23_C24_BASE_IDX                                                                 2\n#define mmCM3_CM_OCSC_C31_C32                                                                          0x100d\n#define mmCM3_CM_OCSC_C31_C32_BASE_IDX                                                                 2\n#define mmCM3_CM_OCSC_C33_C34                                                                          0x100e\n#define mmCM3_CM_OCSC_C33_C34_BASE_IDX                                                                 2\n#define mmCM3_CM_BNS_VALUES_R                                                                          0x100f\n#define mmCM3_CM_BNS_VALUES_R_BASE_IDX                                                                 2\n#define mmCM3_CM_BNS_VALUES_G                                                                          0x1010\n#define mmCM3_CM_BNS_VALUES_G_BASE_IDX                                                                 2\n#define mmCM3_CM_BNS_VALUES_B                                                                          0x1011\n#define mmCM3_CM_BNS_VALUES_B_BASE_IDX                                                                 2\n#define mmCM3_CM_DGAM_CONTROL                                                                          0x1012\n#define mmCM3_CM_DGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM3_CM_DGAM_LUT_INDEX                                                                        0x1013\n#define mmCM3_CM_DGAM_LUT_INDEX_BASE_IDX                                                               2\n#define mmCM3_CM_DGAM_LUT_DATA                                                                         0x1014\n#define mmCM3_CM_DGAM_LUT_DATA_BASE_IDX                                                                2\n#define mmCM3_CM_DGAM_LUT_WRITE_EN_MASK                                                                0x1015\n#define mmCM3_CM_DGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_START_CNTL_B                                                                0x1016\n#define mmCM3_CM_DGAM_RAMA_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_START_CNTL_G                                                                0x1017\n#define mmCM3_CM_DGAM_RAMA_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_START_CNTL_R                                                                0x1018\n#define mmCM3_CM_DGAM_RAMA_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_B                                                                0x1019\n#define mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_G                                                                0x101a\n#define mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_R                                                                0x101b\n#define mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_END_CNTL1_B                                                                 0x101c\n#define mmCM3_CM_DGAM_RAMA_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMA_END_CNTL2_B                                                                 0x101d\n#define mmCM3_CM_DGAM_RAMA_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMA_END_CNTL1_G                                                                 0x101e\n#define mmCM3_CM_DGAM_RAMA_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMA_END_CNTL2_G                                                                 0x101f\n#define mmCM3_CM_DGAM_RAMA_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMA_END_CNTL1_R                                                                 0x1020\n#define mmCM3_CM_DGAM_RAMA_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMA_END_CNTL2_R                                                                 0x1021\n#define mmCM3_CM_DGAM_RAMA_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMA_REGION_0_1                                                                  0x1022\n#define mmCM3_CM_DGAM_RAMA_REGION_0_1_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMA_REGION_2_3                                                                  0x1023\n#define mmCM3_CM_DGAM_RAMA_REGION_2_3_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMA_REGION_4_5                                                                  0x1024\n#define mmCM3_CM_DGAM_RAMA_REGION_4_5_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMA_REGION_6_7                                                                  0x1025\n#define mmCM3_CM_DGAM_RAMA_REGION_6_7_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMA_REGION_8_9                                                                  0x1026\n#define mmCM3_CM_DGAM_RAMA_REGION_8_9_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMA_REGION_10_11                                                                0x1027\n#define mmCM3_CM_DGAM_RAMA_REGION_10_11_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_REGION_12_13                                                                0x1028\n#define mmCM3_CM_DGAM_RAMA_REGION_12_13_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMA_REGION_14_15                                                                0x1029\n#define mmCM3_CM_DGAM_RAMA_REGION_14_15_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_START_CNTL_B                                                                0x102a\n#define mmCM3_CM_DGAM_RAMB_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_START_CNTL_G                                                                0x102b\n#define mmCM3_CM_DGAM_RAMB_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_START_CNTL_R                                                                0x102c\n#define mmCM3_CM_DGAM_RAMB_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_B                                                                0x102d\n#define mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_G                                                                0x102e\n#define mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_R                                                                0x102f\n#define mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_END_CNTL1_B                                                                 0x1030\n#define mmCM3_CM_DGAM_RAMB_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMB_END_CNTL2_B                                                                 0x1031\n#define mmCM3_CM_DGAM_RAMB_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMB_END_CNTL1_G                                                                 0x1032\n#define mmCM3_CM_DGAM_RAMB_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMB_END_CNTL2_G                                                                 0x1033\n#define mmCM3_CM_DGAM_RAMB_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMB_END_CNTL1_R                                                                 0x1034\n#define mmCM3_CM_DGAM_RAMB_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMB_END_CNTL2_R                                                                 0x1035\n#define mmCM3_CM_DGAM_RAMB_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM3_CM_DGAM_RAMB_REGION_0_1                                                                  0x1036\n#define mmCM3_CM_DGAM_RAMB_REGION_0_1_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMB_REGION_2_3                                                                  0x1037\n#define mmCM3_CM_DGAM_RAMB_REGION_2_3_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMB_REGION_4_5                                                                  0x1038\n#define mmCM3_CM_DGAM_RAMB_REGION_4_5_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMB_REGION_6_7                                                                  0x1039\n#define mmCM3_CM_DGAM_RAMB_REGION_6_7_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMB_REGION_8_9                                                                  0x103a\n#define mmCM3_CM_DGAM_RAMB_REGION_8_9_BASE_IDX                                                         2\n#define mmCM3_CM_DGAM_RAMB_REGION_10_11                                                                0x103b\n#define mmCM3_CM_DGAM_RAMB_REGION_10_11_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_REGION_12_13                                                                0x103c\n#define mmCM3_CM_DGAM_RAMB_REGION_12_13_BASE_IDX                                                       2\n#define mmCM3_CM_DGAM_RAMB_REGION_14_15                                                                0x103d\n#define mmCM3_CM_DGAM_RAMB_REGION_14_15_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_CONTROL                                                                          0x103e\n#define mmCM3_CM_RGAM_CONTROL_BASE_IDX                                                                 2\n#define mmCM3_CM_RGAM_LUT_INDEX                                                                        0x103f\n#define mmCM3_CM_RGAM_LUT_INDEX_BASE_IDX                                                               2\n#define mmCM3_CM_RGAM_LUT_DATA                                                                         0x1040\n#define mmCM3_CM_RGAM_LUT_DATA_BASE_IDX                                                                2\n#define mmCM3_CM_RGAM_LUT_WRITE_EN_MASK                                                                0x1041\n#define mmCM3_CM_RGAM_LUT_WRITE_EN_MASK_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_START_CNTL_B                                                                0x1042\n#define mmCM3_CM_RGAM_RAMA_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_START_CNTL_G                                                                0x1043\n#define mmCM3_CM_RGAM_RAMA_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_START_CNTL_R                                                                0x1044\n#define mmCM3_CM_RGAM_RAMA_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_B                                                                0x1045\n#define mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_G                                                                0x1046\n#define mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_R                                                                0x1047\n#define mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_END_CNTL1_B                                                                 0x1048\n#define mmCM3_CM_RGAM_RAMA_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM3_CM_RGAM_RAMA_END_CNTL2_B                                                                 0x1049\n#define mmCM3_CM_RGAM_RAMA_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM3_CM_RGAM_RAMA_END_CNTL1_G                                                                 0x104a\n#define mmCM3_CM_RGAM_RAMA_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM3_CM_RGAM_RAMA_END_CNTL2_G                                                                 0x104b\n#define mmCM3_CM_RGAM_RAMA_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM3_CM_RGAM_RAMA_END_CNTL1_R                                                                 0x104c\n#define mmCM3_CM_RGAM_RAMA_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM3_CM_RGAM_RAMA_END_CNTL2_R                                                                 0x104d\n#define mmCM3_CM_RGAM_RAMA_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM3_CM_RGAM_RAMA_REGION_0_1                                                                  0x104e\n#define mmCM3_CM_RGAM_RAMA_REGION_0_1_BASE_IDX                                                         2\n#define mmCM3_CM_RGAM_RAMA_REGION_2_3                                                                  0x104f\n#define mmCM3_CM_RGAM_RAMA_REGION_2_3_BASE_IDX                                                         2\n#define mmCM3_CM_RGAM_RAMA_REGION_4_5                                                                  0x1050\n#define mmCM3_CM_RGAM_RAMA_REGION_4_5_BASE_IDX                                                         2\n#define mmCM3_CM_RGAM_RAMA_REGION_6_7                                                                  0x1051\n#define mmCM3_CM_RGAM_RAMA_REGION_6_7_BASE_IDX                                                         2\n#define mmCM3_CM_RGAM_RAMA_REGION_8_9                                                                  0x1052\n#define mmCM3_CM_RGAM_RAMA_REGION_8_9_BASE_IDX                                                         2\n#define mmCM3_CM_RGAM_RAMA_REGION_10_11                                                                0x1053\n#define mmCM3_CM_RGAM_RAMA_REGION_10_11_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_REGION_12_13                                                                0x1054\n#define mmCM3_CM_RGAM_RAMA_REGION_12_13_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_REGION_14_15                                                                0x1055\n#define mmCM3_CM_RGAM_RAMA_REGION_14_15_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_REGION_16_17                                                                0x1056\n#define mmCM3_CM_RGAM_RAMA_REGION_16_17_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_REGION_18_19                                                                0x1057\n#define mmCM3_CM_RGAM_RAMA_REGION_18_19_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_REGION_20_21                                                                0x1058\n#define mmCM3_CM_RGAM_RAMA_REGION_20_21_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_REGION_22_23                                                                0x1059\n#define mmCM3_CM_RGAM_RAMA_REGION_22_23_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_REGION_24_25                                                                0x105a\n#define mmCM3_CM_RGAM_RAMA_REGION_24_25_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_REGION_26_27                                                                0x105b\n#define mmCM3_CM_RGAM_RAMA_REGION_26_27_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_REGION_28_29                                                                0x105c\n#define mmCM3_CM_RGAM_RAMA_REGION_28_29_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_REGION_30_31                                                                0x105d\n#define mmCM3_CM_RGAM_RAMA_REGION_30_31_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMA_REGION_32_33                                                                0x105e\n#define mmCM3_CM_RGAM_RAMA_REGION_32_33_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_START_CNTL_B                                                                0x105f\n#define mmCM3_CM_RGAM_RAMB_START_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_START_CNTL_G                                                                0x1060\n#define mmCM3_CM_RGAM_RAMB_START_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_START_CNTL_R                                                                0x1061\n#define mmCM3_CM_RGAM_RAMB_START_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_B                                                                0x1062\n#define mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_B_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_G                                                                0x1063\n#define mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_G_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_R                                                                0x1064\n#define mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_R_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_END_CNTL1_B                                                                 0x1065\n#define mmCM3_CM_RGAM_RAMB_END_CNTL1_B_BASE_IDX                                                        2\n#define mmCM3_CM_RGAM_RAMB_END_CNTL2_B                                                                 0x1066\n#define mmCM3_CM_RGAM_RAMB_END_CNTL2_B_BASE_IDX                                                        2\n#define mmCM3_CM_RGAM_RAMB_END_CNTL1_G                                                                 0x1067\n#define mmCM3_CM_RGAM_RAMB_END_CNTL1_G_BASE_IDX                                                        2\n#define mmCM3_CM_RGAM_RAMB_END_CNTL2_G                                                                 0x1068\n#define mmCM3_CM_RGAM_RAMB_END_CNTL2_G_BASE_IDX                                                        2\n#define mmCM3_CM_RGAM_RAMB_END_CNTL1_R                                                                 0x1069\n#define mmCM3_CM_RGAM_RAMB_END_CNTL1_R_BASE_IDX                                                        2\n#define mmCM3_CM_RGAM_RAMB_END_CNTL2_R                                                                 0x106a\n#define mmCM3_CM_RGAM_RAMB_END_CNTL2_R_BASE_IDX                                                        2\n#define mmCM3_CM_RGAM_RAMB_REGION_0_1                                                                  0x106b\n#define mmCM3_CM_RGAM_RAMB_REGION_0_1_BASE_IDX                                                         2\n#define mmCM3_CM_RGAM_RAMB_REGION_2_3                                                                  0x106c\n#define mmCM3_CM_RGAM_RAMB_REGION_2_3_BASE_IDX                                                         2\n#define mmCM3_CM_RGAM_RAMB_REGION_4_5                                                                  0x106d\n#define mmCM3_CM_RGAM_RAMB_REGION_4_5_BASE_IDX                                                         2\n#define mmCM3_CM_RGAM_RAMB_REGION_6_7                                                                  0x106e\n#define mmCM3_CM_RGAM_RAMB_REGION_6_7_BASE_IDX                                                         2\n#define mmCM3_CM_RGAM_RAMB_REGION_8_9                                                                  0x106f\n#define mmCM3_CM_RGAM_RAMB_REGION_8_9_BASE_IDX                                                         2\n#define mmCM3_CM_RGAM_RAMB_REGION_10_11                                                                0x1070\n#define mmCM3_CM_RGAM_RAMB_REGION_10_11_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_REGION_12_13                                                                0x1071\n#define mmCM3_CM_RGAM_RAMB_REGION_12_13_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_REGION_14_15                                                                0x1072\n#define mmCM3_CM_RGAM_RAMB_REGION_14_15_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_REGION_16_17                                                                0x1073\n#define mmCM3_CM_RGAM_RAMB_REGION_16_17_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_REGION_18_19                                                                0x1074\n#define mmCM3_CM_RGAM_RAMB_REGION_18_19_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_REGION_20_21                                                                0x1075\n#define mmCM3_CM_RGAM_RAMB_REGION_20_21_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_REGION_22_23                                                                0x1076\n#define mmCM3_CM_RGAM_RAMB_REGION_22_23_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_REGION_24_25                                                                0x1077\n#define mmCM3_CM_RGAM_RAMB_REGION_24_25_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_REGION_26_27                                                                0x1078\n#define mmCM3_CM_RGAM_RAMB_REGION_26_27_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_REGION_28_29                                                                0x1079\n#define mmCM3_CM_RGAM_RAMB_REGION_28_29_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_REGION_30_31                                                                0x107a\n#define mmCM3_CM_RGAM_RAMB_REGION_30_31_BASE_IDX                                                       2\n#define mmCM3_CM_RGAM_RAMB_REGION_32_33                                                                0x107b\n#define mmCM3_CM_RGAM_RAMB_REGION_32_33_BASE_IDX                                                       2\n#define mmCM3_CM_HDR_MULT_COEF                                                                         0x107c\n#define mmCM3_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define mmCM3_CM_RANGE_CLAMP_CONTROL_R                                                                 0x107d\n#define mmCM3_CM_RANGE_CLAMP_CONTROL_R_BASE_IDX                                                        2\n#define mmCM3_CM_RANGE_CLAMP_CONTROL_G                                                                 0x107e\n#define mmCM3_CM_RANGE_CLAMP_CONTROL_G_BASE_IDX                                                        2\n#define mmCM3_CM_RANGE_CLAMP_CONTROL_B                                                                 0x107f\n#define mmCM3_CM_RANGE_CLAMP_CONTROL_B_BASE_IDX                                                        2\n#define mmCM3_CM_DENORM_CONTROL                                                                        0x1080\n#define mmCM3_CM_DENORM_CONTROL_BASE_IDX                                                               2\n#define mmCM3_CM_CMOUT_CONTROL                                                                         0x1081\n#define mmCM3_CM_CMOUT_CONTROL_BASE_IDX                                                                2\n#define mmCM3_CM_CMOUT_RANDOM_SEEDS                                                                    0x1082\n#define mmCM3_CM_CMOUT_RANDOM_SEEDS_BASE_IDX                                                           2\n#define mmCM3_CM_MEM_PWR_CTRL                                                                          0x1083\n#define mmCM3_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define mmCM3_CM_MEM_PWR_STATUS                                                                        0x1084\n#define mmCM3_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define mmCM3_CM_TEST_DEBUG_INDEX                                                                      0x1086\n#define mmCM3_CM_TEST_DEBUG_INDEX_BASE_IDX                                                             2\n#define mmCM3_CM_TEST_DEBUG_DATA                                                                       0x1087\n#define mmCM3_CM_TEST_DEBUG_DATA_BASE_IDX                                                              2\n\n\n\n#define mmDC_PERFMON15_PERFCOUNTER_CNTL                                                                0x109d\n#define mmDC_PERFMON15_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON15_PERFCOUNTER_CNTL2                                                               0x109e\n#define mmDC_PERFMON15_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON15_PERFCOUNTER_STATE                                                               0x109f\n#define mmDC_PERFMON15_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON15_PERFMON_CNTL                                                                    0x10a0\n#define mmDC_PERFMON15_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON15_PERFMON_CNTL2                                                                   0x10a1\n#define mmDC_PERFMON15_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON15_PERFMON_CVALUE_INT_MISC                                                         0x10a2\n#define mmDC_PERFMON15_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON15_PERFMON_CVALUE_LOW                                                              0x10a3\n#define mmDC_PERFMON15_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON15_PERFMON_HI                                                                      0x10a4\n#define mmDC_PERFMON15_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON15_PERFMON_LOW                                                                     0x10a5\n#define mmDC_PERFMON15_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmMPCC0_MPCC_TOP_SEL                                                                           0x1630\n#define mmMPCC0_MPCC_TOP_SEL_BASE_IDX                                                                  2\n#define mmMPCC0_MPCC_BOT_SEL                                                                           0x1631\n#define mmMPCC0_MPCC_BOT_SEL_BASE_IDX                                                                  2\n#define mmMPCC0_MPCC_OPP_ID                                                                            0x1632\n#define mmMPCC0_MPCC_OPP_ID_BASE_IDX                                                                   2\n#define mmMPCC0_MPCC_CONTROL                                                                           0x1633\n#define mmMPCC0_MPCC_CONTROL_BASE_IDX                                                                  2\n#define mmMPCC0_MPCC_SM_CONTROL                                                                        0x1634\n#define mmMPCC0_MPCC_SM_CONTROL_BASE_IDX                                                               2\n#define mmMPCC0_MPCC_UPDATE_LOCK_SEL                                                                   0x1635\n#define mmMPCC0_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          2\n#define mmMPCC0_MPCC_TOP_OFFSET                                                                        0x1636\n#define mmMPCC0_MPCC_TOP_OFFSET_BASE_IDX                                                               2\n#define mmMPCC0_MPCC_BOT_OFFSET                                                                        0x1637\n#define mmMPCC0_MPCC_BOT_OFFSET_BASE_IDX                                                               2\n#define mmMPCC0_MPCC_OFFSET                                                                            0x1638\n#define mmMPCC0_MPCC_OFFSET_BASE_IDX                                                                   2\n#define mmMPCC0_MPCC_BG_R_CR                                                                           0x1639\n#define mmMPCC0_MPCC_BG_R_CR_BASE_IDX                                                                  2\n#define mmMPCC0_MPCC_BG_G_Y                                                                            0x163a\n#define mmMPCC0_MPCC_BG_G_Y_BASE_IDX                                                                   2\n#define mmMPCC0_MPCC_BG_B_CB                                                                           0x163b\n#define mmMPCC0_MPCC_BG_B_CB_BASE_IDX                                                                  2\n#define mmMPCC0_MPCC_STALL_STATUS                                                                      0x163c\n#define mmMPCC0_MPCC_STALL_STATUS_BASE_IDX                                                             2\n#define mmMPCC0_MPCC_STATUS                                                                            0x163d\n#define mmMPCC0_MPCC_STATUS_BASE_IDX                                                                   2\n\n\n\n\n#define mmMPCC1_MPCC_TOP_SEL                                                                           0x164b\n#define mmMPCC1_MPCC_TOP_SEL_BASE_IDX                                                                  2\n#define mmMPCC1_MPCC_BOT_SEL                                                                           0x164c\n#define mmMPCC1_MPCC_BOT_SEL_BASE_IDX                                                                  2\n#define mmMPCC1_MPCC_OPP_ID                                                                            0x164d\n#define mmMPCC1_MPCC_OPP_ID_BASE_IDX                                                                   2\n#define mmMPCC1_MPCC_CONTROL                                                                           0x164e\n#define mmMPCC1_MPCC_CONTROL_BASE_IDX                                                                  2\n#define mmMPCC1_MPCC_SM_CONTROL                                                                        0x164f\n#define mmMPCC1_MPCC_SM_CONTROL_BASE_IDX                                                               2\n#define mmMPCC1_MPCC_UPDATE_LOCK_SEL                                                                   0x1650\n#define mmMPCC1_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          2\n#define mmMPCC1_MPCC_TOP_OFFSET                                                                        0x1651\n#define mmMPCC1_MPCC_TOP_OFFSET_BASE_IDX                                                               2\n#define mmMPCC1_MPCC_BOT_OFFSET                                                                        0x1652\n#define mmMPCC1_MPCC_BOT_OFFSET_BASE_IDX                                                               2\n#define mmMPCC1_MPCC_OFFSET                                                                            0x1653\n#define mmMPCC1_MPCC_OFFSET_BASE_IDX                                                                   2\n#define mmMPCC1_MPCC_BG_R_CR                                                                           0x1654\n#define mmMPCC1_MPCC_BG_R_CR_BASE_IDX                                                                  2\n#define mmMPCC1_MPCC_BG_G_Y                                                                            0x1655\n#define mmMPCC1_MPCC_BG_G_Y_BASE_IDX                                                                   2\n#define mmMPCC1_MPCC_BG_B_CB                                                                           0x1656\n#define mmMPCC1_MPCC_BG_B_CB_BASE_IDX                                                                  2\n#define mmMPCC1_MPCC_STALL_STATUS                                                                      0x1657\n#define mmMPCC1_MPCC_STALL_STATUS_BASE_IDX                                                             2\n#define mmMPCC1_MPCC_STATUS                                                                            0x1658\n#define mmMPCC1_MPCC_STATUS_BASE_IDX                                                                   2\n\n\n\n\n#define mmMPCC2_MPCC_TOP_SEL                                                                           0x1666\n#define mmMPCC2_MPCC_TOP_SEL_BASE_IDX                                                                  2\n#define mmMPCC2_MPCC_BOT_SEL                                                                           0x1667\n#define mmMPCC2_MPCC_BOT_SEL_BASE_IDX                                                                  2\n#define mmMPCC2_MPCC_OPP_ID                                                                            0x1668\n#define mmMPCC2_MPCC_OPP_ID_BASE_IDX                                                                   2\n#define mmMPCC2_MPCC_CONTROL                                                                           0x1669\n#define mmMPCC2_MPCC_CONTROL_BASE_IDX                                                                  2\n#define mmMPCC2_MPCC_SM_CONTROL                                                                        0x166a\n#define mmMPCC2_MPCC_SM_CONTROL_BASE_IDX                                                               2\n#define mmMPCC2_MPCC_UPDATE_LOCK_SEL                                                                   0x166b\n#define mmMPCC2_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          2\n#define mmMPCC2_MPCC_TOP_OFFSET                                                                        0x166c\n#define mmMPCC2_MPCC_TOP_OFFSET_BASE_IDX                                                               2\n#define mmMPCC2_MPCC_BOT_OFFSET                                                                        0x166d\n#define mmMPCC2_MPCC_BOT_OFFSET_BASE_IDX                                                               2\n#define mmMPCC2_MPCC_OFFSET                                                                            0x166e\n#define mmMPCC2_MPCC_OFFSET_BASE_IDX                                                                   2\n#define mmMPCC2_MPCC_BG_R_CR                                                                           0x166f\n#define mmMPCC2_MPCC_BG_R_CR_BASE_IDX                                                                  2\n#define mmMPCC2_MPCC_BG_G_Y                                                                            0x1670\n#define mmMPCC2_MPCC_BG_G_Y_BASE_IDX                                                                   2\n#define mmMPCC2_MPCC_BG_B_CB                                                                           0x1671\n#define mmMPCC2_MPCC_BG_B_CB_BASE_IDX                                                                  2\n#define mmMPCC2_MPCC_STALL_STATUS                                                                      0x1672\n#define mmMPCC2_MPCC_STALL_STATUS_BASE_IDX                                                             2\n#define mmMPCC2_MPCC_STATUS                                                                            0x1673\n#define mmMPCC2_MPCC_STATUS_BASE_IDX                                                                   2\n\n\n\n\n#define mmMPCC3_MPCC_TOP_SEL                                                                           0x1681\n#define mmMPCC3_MPCC_TOP_SEL_BASE_IDX                                                                  2\n#define mmMPCC3_MPCC_BOT_SEL                                                                           0x1682\n#define mmMPCC3_MPCC_BOT_SEL_BASE_IDX                                                                  2\n#define mmMPCC3_MPCC_OPP_ID                                                                            0x1683\n#define mmMPCC3_MPCC_OPP_ID_BASE_IDX                                                                   2\n#define mmMPCC3_MPCC_CONTROL                                                                           0x1684\n#define mmMPCC3_MPCC_CONTROL_BASE_IDX                                                                  2\n#define mmMPCC3_MPCC_SM_CONTROL                                                                        0x1685\n#define mmMPCC3_MPCC_SM_CONTROL_BASE_IDX                                                               2\n#define mmMPCC3_MPCC_UPDATE_LOCK_SEL                                                                   0x1686\n#define mmMPCC3_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          2\n#define mmMPCC3_MPCC_TOP_OFFSET                                                                        0x1687\n#define mmMPCC3_MPCC_TOP_OFFSET_BASE_IDX                                                               2\n#define mmMPCC3_MPCC_BOT_OFFSET                                                                        0x1688\n#define mmMPCC3_MPCC_BOT_OFFSET_BASE_IDX                                                               2\n#define mmMPCC3_MPCC_OFFSET                                                                            0x1689\n#define mmMPCC3_MPCC_OFFSET_BASE_IDX                                                                   2\n#define mmMPCC3_MPCC_BG_R_CR                                                                           0x168a\n#define mmMPCC3_MPCC_BG_R_CR_BASE_IDX                                                                  2\n#define mmMPCC3_MPCC_BG_G_Y                                                                            0x168b\n#define mmMPCC3_MPCC_BG_G_Y_BASE_IDX                                                                   2\n#define mmMPCC3_MPCC_BG_B_CB                                                                           0x168c\n#define mmMPCC3_MPCC_BG_B_CB_BASE_IDX                                                                  2\n#define mmMPCC3_MPCC_STALL_STATUS                                                                      0x168d\n#define mmMPCC3_MPCC_STALL_STATUS_BASE_IDX                                                             2\n#define mmMPCC3_MPCC_STATUS                                                                            0x168e\n#define mmMPCC3_MPCC_STATUS_BASE_IDX                                                                   2\n\n\n\n\n#define mmMPC_CLOCK_CONTROL                                                                            0x1723\n#define mmMPC_CLOCK_CONTROL_BASE_IDX                                                                   2\n#define mmMPC_SOFT_RESET                                                                               0x1724\n#define mmMPC_SOFT_RESET_BASE_IDX                                                                      2\n#define mmMPC_CRC_CTRL                                                                                 0x1725\n#define mmMPC_CRC_CTRL_BASE_IDX                                                                        2\n#define mmMPC_CRC_SEL_CONTROL                                                                          0x1726\n#define mmMPC_CRC_SEL_CONTROL_BASE_IDX                                                                 2\n#define mmMPC_CRC_RESULT_AR                                                                            0x1727\n#define mmMPC_CRC_RESULT_AR_BASE_IDX                                                                   2\n#define mmMPC_CRC_RESULT_GB                                                                            0x1728\n#define mmMPC_CRC_RESULT_GB_BASE_IDX                                                                   2\n#define mmMPC_CRC_RESULT_C                                                                             0x1729\n#define mmMPC_CRC_RESULT_C_BASE_IDX                                                                    2\n#define mmMPC_PERFMON_EVENT_CTRL                                                                       0x172c\n#define mmMPC_PERFMON_EVENT_CTRL_BASE_IDX                                                              2\n#define mmMPC_BYPASS_BG_AR                                                                             0x172d\n#define mmMPC_BYPASS_BG_AR_BASE_IDX                                                                    2\n#define mmMPC_BYPASS_BG_GB                                                                             0x172e\n#define mmMPC_BYPASS_BG_GB_BASE_IDX                                                                    2\n#define mmMPC_OUT0_MUX                                                                                 0x172f\n#define mmMPC_OUT0_MUX_BASE_IDX                                                                        2\n#define mmMPC_OUT1_MUX                                                                                 0x1730\n#define mmMPC_OUT1_MUX_BASE_IDX                                                                        2\n#define mmMPC_OUT2_MUX                                                                                 0x1731\n#define mmMPC_OUT2_MUX_BASE_IDX                                                                        2\n#define mmMPC_OUT3_MUX                                                                                 0x1732\n#define mmMPC_OUT3_MUX_BASE_IDX                                                                        2\n#define mmMPC_STALL_GRACE_WINDOW                                                                       0x1756\n#define mmMPC_STALL_GRACE_WINDOW_BASE_IDX                                                              2\n#define mmADR_CFG_VUPDATE_LOCK_SET0                                                                    0x175b\n#define mmADR_CFG_VUPDATE_LOCK_SET0_BASE_IDX                                                           2\n#define mmADR_VUPDATE_LOCK_SET0                                                                        0x175c\n#define mmADR_VUPDATE_LOCK_SET0_BASE_IDX                                                               2\n#define mmCUR0_VUPDATE_LOCK_SET0                                                                       0x175d\n#define mmCUR0_VUPDATE_LOCK_SET0_BASE_IDX                                                              2\n#define mmCUR1_VUPDATE_LOCK_SET0                                                                       0x175e\n#define mmCUR1_VUPDATE_LOCK_SET0_BASE_IDX                                                              2\n#define mmADR_CFG_VUPDATE_LOCK_SET1                                                                    0x175f\n#define mmADR_CFG_VUPDATE_LOCK_SET1_BASE_IDX                                                           2\n#define mmADR_VUPDATE_LOCK_SET1                                                                        0x1760\n#define mmADR_VUPDATE_LOCK_SET1_BASE_IDX                                                               2\n#define mmCUR0_VUPDATE_LOCK_SET1                                                                       0x1761\n#define mmCUR0_VUPDATE_LOCK_SET1_BASE_IDX                                                              2\n#define mmCUR1_VUPDATE_LOCK_SET1                                                                       0x1762\n#define mmCUR1_VUPDATE_LOCK_SET1_BASE_IDX                                                              2\n#define mmADR_CFG_VUPDATE_LOCK_SET2                                                                    0x1763\n#define mmADR_CFG_VUPDATE_LOCK_SET2_BASE_IDX                                                           2\n#define mmADR_VUPDATE_LOCK_SET2                                                                        0x1764\n#define mmADR_VUPDATE_LOCK_SET2_BASE_IDX                                                               2\n#define mmCUR0_VUPDATE_LOCK_SET2                                                                       0x1765\n#define mmCUR0_VUPDATE_LOCK_SET2_BASE_IDX                                                              2\n#define mmCUR1_VUPDATE_LOCK_SET2                                                                       0x1766\n#define mmCUR1_VUPDATE_LOCK_SET2_BASE_IDX                                                              2\n#define mmADR_CFG_VUPDATE_LOCK_SET3                                                                    0x1767\n#define mmADR_CFG_VUPDATE_LOCK_SET3_BASE_IDX                                                           2\n#define mmADR_VUPDATE_LOCK_SET3                                                                        0x1768\n#define mmADR_VUPDATE_LOCK_SET3_BASE_IDX                                                               2\n#define mmCUR0_VUPDATE_LOCK_SET3                                                                       0x1769\n#define mmCUR0_VUPDATE_LOCK_SET3_BASE_IDX                                                              2\n#define mmCUR1_VUPDATE_LOCK_SET3                                                                       0x176a\n#define mmCUR1_VUPDATE_LOCK_SET3_BASE_IDX                                                              2\n\n\n\n\n#define mmDC_PERFMON16_PERFCOUNTER_CNTL                                                                0x17a4\n#define mmDC_PERFMON16_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON16_PERFCOUNTER_CNTL2                                                               0x17a5\n#define mmDC_PERFMON16_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON16_PERFCOUNTER_STATE                                                               0x17a6\n#define mmDC_PERFMON16_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON16_PERFMON_CNTL                                                                    0x17a7\n#define mmDC_PERFMON16_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON16_PERFMON_CNTL2                                                                   0x17a8\n#define mmDC_PERFMON16_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON16_PERFMON_CVALUE_INT_MISC                                                         0x17a9\n#define mmDC_PERFMON16_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON16_PERFMON_CVALUE_LOW                                                              0x17aa\n#define mmDC_PERFMON16_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON16_PERFMON_HI                                                                      0x17ab\n#define mmDC_PERFMON16_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON16_PERFMON_LOW                                                                     0x17ac\n#define mmDC_PERFMON16_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmABM0_BL1_PWM_AMBIENT_LIGHT_LEVEL                                                             0x17b0\n#define mmABM0_BL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX                                                    2\n#define mmABM0_BL1_PWM_USER_LEVEL                                                                      0x17b1\n#define mmABM0_BL1_PWM_USER_LEVEL_BASE_IDX                                                             2\n#define mmABM0_BL1_PWM_TARGET_ABM_LEVEL                                                                0x17b2\n#define mmABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX                                                       2\n#define mmABM0_BL1_PWM_CURRENT_ABM_LEVEL                                                               0x17b3\n#define mmABM0_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX                                                      2\n#define mmABM0_BL1_PWM_FINAL_DUTY_CYCLE                                                                0x17b4\n#define mmABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX                                                       2\n#define mmABM0_BL1_PWM_MINIMUM_DUTY_CYCLE                                                              0x17b5\n#define mmABM0_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX                                                     2\n#define mmABM0_BL1_PWM_ABM_CNTL                                                                        0x17b6\n#define mmABM0_BL1_PWM_ABM_CNTL_BASE_IDX                                                               2\n#define mmABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE                                                           0x17b7\n#define mmABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX                                                  2\n#define mmABM0_BL1_PWM_GRP2_REG_LOCK                                                                   0x17b8\n#define mmABM0_BL1_PWM_GRP2_REG_LOCK_BASE_IDX                                                          2\n#define mmABM0_DC_ABM1_CNTL                                                                            0x17b9\n#define mmABM0_DC_ABM1_CNTL_BASE_IDX                                                                   2\n#define mmABM0_DC_ABM1_IPCSC_COEFF_SEL                                                                 0x17ba\n#define mmABM0_DC_ABM1_IPCSC_COEFF_SEL_BASE_IDX                                                        2\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_0                                                              0x17bb\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_0_BASE_IDX                                                     2\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_1                                                              0x17bc\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_1_BASE_IDX                                                     2\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_2                                                              0x17bd\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_2_BASE_IDX                                                     2\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_3                                                              0x17be\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_3_BASE_IDX                                                     2\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_4                                                              0x17bf\n#define mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_4_BASE_IDX                                                     2\n#define mmABM0_DC_ABM1_ACE_THRES_12                                                                    0x17c0\n#define mmABM0_DC_ABM1_ACE_THRES_12_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_ACE_THRES_34                                                                    0x17c1\n#define mmABM0_DC_ABM1_ACE_THRES_34_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_ACE_CNTL_MISC                                                                   0x17c2\n#define mmABM0_DC_ABM1_ACE_CNTL_MISC_BASE_IDX                                                          2\n#define mmABM0_DC_ABM1_HGLS_REG_READ_PROGRESS                                                          0x17c4\n#define mmABM0_DC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX                                                 2\n#define mmABM0_DC_ABM1_HG_MISC_CTRL                                                                    0x17c5\n#define mmABM0_DC_ABM1_HG_MISC_CTRL_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_LS_SUM_OF_LUMA                                                                  0x17c6\n#define mmABM0_DC_ABM1_LS_SUM_OF_LUMA_BASE_IDX                                                         2\n#define mmABM0_DC_ABM1_LS_MIN_MAX_LUMA                                                                 0x17c7\n#define mmABM0_DC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX                                                        2\n#define mmABM0_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA                                                        0x17c8\n#define mmABM0_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX                                               2\n#define mmABM0_DC_ABM1_LS_PIXEL_COUNT                                                                  0x17c9\n#define mmABM0_DC_ABM1_LS_PIXEL_COUNT_BASE_IDX                                                         2\n#define mmABM0_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES                                                    0x17ca\n#define mmABM0_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX                                           2\n#define mmABM0_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT                                                        0x17cb\n#define mmABM0_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX                                               2\n#define mmABM0_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT                                                        0x17cc\n#define mmABM0_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX                                               2\n#define mmABM0_DC_ABM1_HG_SAMPLE_RATE                                                                  0x17cd\n#define mmABM0_DC_ABM1_HG_SAMPLE_RATE_BASE_IDX                                                         2\n#define mmABM0_DC_ABM1_LS_SAMPLE_RATE                                                                  0x17ce\n#define mmABM0_DC_ABM1_LS_SAMPLE_RATE_BASE_IDX                                                         2\n#define mmABM0_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG                                                          0x17cf\n#define mmABM0_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX                                                 2\n#define mmABM0_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX                                                          0x17d0\n#define mmABM0_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX                                                 2\n#define mmABM0_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX                                                         0x17d1\n#define mmABM0_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX                                                2\n#define mmABM0_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX                                                        0x17d2\n#define mmABM0_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX                                               2\n#define mmABM0_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX                                                        0x17d3\n#define mmABM0_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX                                               2\n#define mmABM0_DC_ABM1_HG_RESULT_1                                                                     0x17d4\n#define mmABM0_DC_ABM1_HG_RESULT_1_BASE_IDX                                                            2\n#define mmABM0_DC_ABM1_HG_RESULT_2                                                                     0x17d5\n#define mmABM0_DC_ABM1_HG_RESULT_2_BASE_IDX                                                            2\n#define mmABM0_DC_ABM1_HG_RESULT_3                                                                     0x17d6\n#define mmABM0_DC_ABM1_HG_RESULT_3_BASE_IDX                                                            2\n#define mmABM0_DC_ABM1_HG_RESULT_4                                                                     0x17d7\n#define mmABM0_DC_ABM1_HG_RESULT_4_BASE_IDX                                                            2\n#define mmABM0_DC_ABM1_HG_RESULT_5                                                                     0x17d8\n#define mmABM0_DC_ABM1_HG_RESULT_5_BASE_IDX                                                            2\n#define mmABM0_DC_ABM1_HG_RESULT_6                                                                     0x17d9\n#define mmABM0_DC_ABM1_HG_RESULT_6_BASE_IDX                                                            2\n#define mmABM0_DC_ABM1_HG_RESULT_7                                                                     0x17da\n#define mmABM0_DC_ABM1_HG_RESULT_7_BASE_IDX                                                            2\n#define mmABM0_DC_ABM1_HG_RESULT_8                                                                     0x17db\n#define mmABM0_DC_ABM1_HG_RESULT_8_BASE_IDX                                                            2\n#define mmABM0_DC_ABM1_HG_RESULT_9                                                                     0x17dc\n#define mmABM0_DC_ABM1_HG_RESULT_9_BASE_IDX                                                            2\n#define mmABM0_DC_ABM1_HG_RESULT_10                                                                    0x17dd\n#define mmABM0_DC_ABM1_HG_RESULT_10_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_11                                                                    0x17de\n#define mmABM0_DC_ABM1_HG_RESULT_11_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_12                                                                    0x17df\n#define mmABM0_DC_ABM1_HG_RESULT_12_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_13                                                                    0x17e0\n#define mmABM0_DC_ABM1_HG_RESULT_13_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_14                                                                    0x17e1\n#define mmABM0_DC_ABM1_HG_RESULT_14_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_15                                                                    0x17e2\n#define mmABM0_DC_ABM1_HG_RESULT_15_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_16                                                                    0x17e3\n#define mmABM0_DC_ABM1_HG_RESULT_16_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_17                                                                    0x17e4\n#define mmABM0_DC_ABM1_HG_RESULT_17_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_18                                                                    0x17e5\n#define mmABM0_DC_ABM1_HG_RESULT_18_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_19                                                                    0x17e6\n#define mmABM0_DC_ABM1_HG_RESULT_19_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_20                                                                    0x17e7\n#define mmABM0_DC_ABM1_HG_RESULT_20_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_21                                                                    0x17e8\n#define mmABM0_DC_ABM1_HG_RESULT_21_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_22                                                                    0x17e9\n#define mmABM0_DC_ABM1_HG_RESULT_22_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_23                                                                    0x17ea\n#define mmABM0_DC_ABM1_HG_RESULT_23_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_HG_RESULT_24                                                                    0x17eb\n#define mmABM0_DC_ABM1_HG_RESULT_24_BASE_IDX                                                           2\n#define mmABM0_DC_ABM1_BL_MASTER_LOCK                                                                  0x17ec\n#define mmABM0_DC_ABM1_BL_MASTER_LOCK_BASE_IDX                                                         2\n\n\n\n\n#define mmABM1_BL1_PWM_AMBIENT_LIGHT_LEVEL                                                             0x17f6\n#define mmABM1_BL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX                                                    2\n#define mmABM1_BL1_PWM_USER_LEVEL                                                                      0x17f7\n#define mmABM1_BL1_PWM_USER_LEVEL_BASE_IDX                                                             2\n#define mmABM1_BL1_PWM_TARGET_ABM_LEVEL                                                                0x17f8\n#define mmABM1_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX                                                       2\n#define mmABM1_BL1_PWM_CURRENT_ABM_LEVEL                                                               0x17f9\n#define mmABM1_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX                                                      2\n#define mmABM1_BL1_PWM_FINAL_DUTY_CYCLE                                                                0x17fa\n#define mmABM1_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX                                                       2\n#define mmABM1_BL1_PWM_MINIMUM_DUTY_CYCLE                                                              0x17fb\n#define mmABM1_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX                                                     2\n#define mmABM1_BL1_PWM_ABM_CNTL                                                                        0x17fc\n#define mmABM1_BL1_PWM_ABM_CNTL_BASE_IDX                                                               2\n#define mmABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE                                                           0x17fd\n#define mmABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX                                                  2\n#define mmABM1_BL1_PWM_GRP2_REG_LOCK                                                                   0x17fe\n#define mmABM1_BL1_PWM_GRP2_REG_LOCK_BASE_IDX                                                          2\n#define mmABM1_DC_ABM1_CNTL                                                                            0x17ff\n#define mmABM1_DC_ABM1_CNTL_BASE_IDX                                                                   2\n#define mmABM1_DC_ABM1_IPCSC_COEFF_SEL                                                                 0x1800\n#define mmABM1_DC_ABM1_IPCSC_COEFF_SEL_BASE_IDX                                                        2\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_0                                                              0x1801\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_0_BASE_IDX                                                     2\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_1                                                              0x1802\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_1_BASE_IDX                                                     2\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_2                                                              0x1803\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_2_BASE_IDX                                                     2\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_3                                                              0x1804\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_3_BASE_IDX                                                     2\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_4                                                              0x1805\n#define mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_4_BASE_IDX                                                     2\n#define mmABM1_DC_ABM1_ACE_THRES_12                                                                    0x1806\n#define mmABM1_DC_ABM1_ACE_THRES_12_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_ACE_THRES_34                                                                    0x1807\n#define mmABM1_DC_ABM1_ACE_THRES_34_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_ACE_CNTL_MISC                                                                   0x1808\n#define mmABM1_DC_ABM1_ACE_CNTL_MISC_BASE_IDX                                                          2\n#define mmABM1_DC_ABM1_HGLS_REG_READ_PROGRESS                                                          0x180a\n#define mmABM1_DC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX                                                 2\n#define mmABM1_DC_ABM1_HG_MISC_CTRL                                                                    0x180b\n#define mmABM1_DC_ABM1_HG_MISC_CTRL_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_LS_SUM_OF_LUMA                                                                  0x180c\n#define mmABM1_DC_ABM1_LS_SUM_OF_LUMA_BASE_IDX                                                         2\n#define mmABM1_DC_ABM1_LS_MIN_MAX_LUMA                                                                 0x180d\n#define mmABM1_DC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX                                                        2\n#define mmABM1_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA                                                        0x180e\n#define mmABM1_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX                                               2\n#define mmABM1_DC_ABM1_LS_PIXEL_COUNT                                                                  0x180f\n#define mmABM1_DC_ABM1_LS_PIXEL_COUNT_BASE_IDX                                                         2\n#define mmABM1_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES                                                    0x1810\n#define mmABM1_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX                                           2\n#define mmABM1_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT                                                        0x1811\n#define mmABM1_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX                                               2\n#define mmABM1_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT                                                        0x1812\n#define mmABM1_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX                                               2\n#define mmABM1_DC_ABM1_HG_SAMPLE_RATE                                                                  0x1813\n#define mmABM1_DC_ABM1_HG_SAMPLE_RATE_BASE_IDX                                                         2\n#define mmABM1_DC_ABM1_LS_SAMPLE_RATE                                                                  0x1814\n#define mmABM1_DC_ABM1_LS_SAMPLE_RATE_BASE_IDX                                                         2\n#define mmABM1_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG                                                          0x1815\n#define mmABM1_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX                                                 2\n#define mmABM1_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX                                                          0x1816\n#define mmABM1_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX                                                 2\n#define mmABM1_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX                                                         0x1817\n#define mmABM1_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX                                                2\n#define mmABM1_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX                                                        0x1818\n#define mmABM1_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX                                               2\n#define mmABM1_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX                                                        0x1819\n#define mmABM1_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX                                               2\n#define mmABM1_DC_ABM1_HG_RESULT_1                                                                     0x181a\n#define mmABM1_DC_ABM1_HG_RESULT_1_BASE_IDX                                                            2\n#define mmABM1_DC_ABM1_HG_RESULT_2                                                                     0x181b\n#define mmABM1_DC_ABM1_HG_RESULT_2_BASE_IDX                                                            2\n#define mmABM1_DC_ABM1_HG_RESULT_3                                                                     0x181c\n#define mmABM1_DC_ABM1_HG_RESULT_3_BASE_IDX                                                            2\n#define mmABM1_DC_ABM1_HG_RESULT_4                                                                     0x181d\n#define mmABM1_DC_ABM1_HG_RESULT_4_BASE_IDX                                                            2\n#define mmABM1_DC_ABM1_HG_RESULT_5                                                                     0x181e\n#define mmABM1_DC_ABM1_HG_RESULT_5_BASE_IDX                                                            2\n#define mmABM1_DC_ABM1_HG_RESULT_6                                                                     0x181f\n#define mmABM1_DC_ABM1_HG_RESULT_6_BASE_IDX                                                            2\n#define mmABM1_DC_ABM1_HG_RESULT_7                                                                     0x1820\n#define mmABM1_DC_ABM1_HG_RESULT_7_BASE_IDX                                                            2\n#define mmABM1_DC_ABM1_HG_RESULT_8                                                                     0x1821\n#define mmABM1_DC_ABM1_HG_RESULT_8_BASE_IDX                                                            2\n#define mmABM1_DC_ABM1_HG_RESULT_9                                                                     0x1822\n#define mmABM1_DC_ABM1_HG_RESULT_9_BASE_IDX                                                            2\n#define mmABM1_DC_ABM1_HG_RESULT_10                                                                    0x1823\n#define mmABM1_DC_ABM1_HG_RESULT_10_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_11                                                                    0x1824\n#define mmABM1_DC_ABM1_HG_RESULT_11_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_12                                                                    0x1825\n#define mmABM1_DC_ABM1_HG_RESULT_12_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_13                                                                    0x1826\n#define mmABM1_DC_ABM1_HG_RESULT_13_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_14                                                                    0x1827\n#define mmABM1_DC_ABM1_HG_RESULT_14_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_15                                                                    0x1828\n#define mmABM1_DC_ABM1_HG_RESULT_15_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_16                                                                    0x1829\n#define mmABM1_DC_ABM1_HG_RESULT_16_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_17                                                                    0x182a\n#define mmABM1_DC_ABM1_HG_RESULT_17_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_18                                                                    0x182b\n#define mmABM1_DC_ABM1_HG_RESULT_18_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_19                                                                    0x182c\n#define mmABM1_DC_ABM1_HG_RESULT_19_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_20                                                                    0x182d\n#define mmABM1_DC_ABM1_HG_RESULT_20_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_21                                                                    0x182e\n#define mmABM1_DC_ABM1_HG_RESULT_21_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_22                                                                    0x182f\n#define mmABM1_DC_ABM1_HG_RESULT_22_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_23                                                                    0x1830\n#define mmABM1_DC_ABM1_HG_RESULT_23_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_HG_RESULT_24                                                                    0x1831\n#define mmABM1_DC_ABM1_HG_RESULT_24_BASE_IDX                                                           2\n#define mmABM1_DC_ABM1_BL_MASTER_LOCK                                                                  0x1832\n#define mmABM1_DC_ABM1_BL_MASTER_LOCK_BASE_IDX                                                         2\n\n\n\n\n#define mmFMT0_FMT_CLAMP_COMPONENT_R                                                                   0x183c\n#define mmFMT0_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT0_FMT_CLAMP_COMPONENT_G                                                                   0x183d\n#define mmFMT0_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT0_FMT_CLAMP_COMPONENT_B                                                                   0x183e\n#define mmFMT0_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT0_FMT_DYNAMIC_EXP_CNTL                                                                    0x183f\n#define mmFMT0_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT0_FMT_CONTROL                                                                             0x1840\n#define mmFMT0_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT0_FMT_BIT_DEPTH_CONTROL                                                                   0x1841\n#define mmFMT0_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT0_FMT_DITHER_RAND_R_SEED                                                                  0x1842\n#define mmFMT0_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT0_FMT_DITHER_RAND_G_SEED                                                                  0x1843\n#define mmFMT0_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT0_FMT_DITHER_RAND_B_SEED                                                                  0x1844\n#define mmFMT0_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT0_FMT_CLAMP_CNTL                                                                          0x1848\n#define mmFMT0_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x1849\n#define mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT0_FMT_MAP420_MEMORY_CONTROL                                                               0x184a\n#define mmFMT0_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n\n\n\n\n#define mmOPPBUF0_OPPBUF_CONTROL                                                                       0x1884\n#define mmOPPBUF0_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define mmOPPBUF0_OPPBUF_3D_PARAMETERS_0                                                               0x1885\n#define mmOPPBUF0_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define mmOPPBUF0_OPPBUF_3D_PARAMETERS_1                                                               0x1886\n#define mmOPPBUF0_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n\n\n\n\n#define mmOPP_PIPE0_OPP_PIPE_CONTROL                                                                   0x188c\n#define mmOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL                                                           0x1891\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK                                                              0x1892\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0                                                           0x1893\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1                                                           0x1894\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2                                                           0x1895\n#define mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define mmFMT1_FMT_CLAMP_COMPONENT_R                                                                   0x1896\n#define mmFMT1_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT1_FMT_CLAMP_COMPONENT_G                                                                   0x1897\n#define mmFMT1_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT1_FMT_CLAMP_COMPONENT_B                                                                   0x1898\n#define mmFMT1_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT1_FMT_DYNAMIC_EXP_CNTL                                                                    0x1899\n#define mmFMT1_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT1_FMT_CONTROL                                                                             0x189a\n#define mmFMT1_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT1_FMT_BIT_DEPTH_CONTROL                                                                   0x189b\n#define mmFMT1_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT1_FMT_DITHER_RAND_R_SEED                                                                  0x189c\n#define mmFMT1_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT1_FMT_DITHER_RAND_G_SEED                                                                  0x189d\n#define mmFMT1_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT1_FMT_DITHER_RAND_B_SEED                                                                  0x189e\n#define mmFMT1_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT1_FMT_CLAMP_CNTL                                                                          0x18a2\n#define mmFMT1_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x18a3\n#define mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT1_FMT_MAP420_MEMORY_CONTROL                                                               0x18a4\n#define mmFMT1_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n\n\n\n\n#define mmOPPBUF1_OPPBUF_CONTROL                                                                       0x18de\n#define mmOPPBUF1_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define mmOPPBUF1_OPPBUF_3D_PARAMETERS_0                                                               0x18df\n#define mmOPPBUF1_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define mmOPPBUF1_OPPBUF_3D_PARAMETERS_1                                                               0x18e0\n#define mmOPPBUF1_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n\n\n\n\n#define mmOPP_PIPE1_OPP_PIPE_CONTROL                                                                   0x18e6\n#define mmOPP_PIPE1_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL                                                           0x18eb\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK                                                              0x18ec\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0                                                           0x18ed\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1                                                           0x18ee\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2                                                           0x18ef\n#define mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define mmFMT2_FMT_CLAMP_COMPONENT_R                                                                   0x18f0\n#define mmFMT2_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT2_FMT_CLAMP_COMPONENT_G                                                                   0x18f1\n#define mmFMT2_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT2_FMT_CLAMP_COMPONENT_B                                                                   0x18f2\n#define mmFMT2_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT2_FMT_DYNAMIC_EXP_CNTL                                                                    0x18f3\n#define mmFMT2_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT2_FMT_CONTROL                                                                             0x18f4\n#define mmFMT2_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT2_FMT_BIT_DEPTH_CONTROL                                                                   0x18f5\n#define mmFMT2_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT2_FMT_DITHER_RAND_R_SEED                                                                  0x18f6\n#define mmFMT2_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT2_FMT_DITHER_RAND_G_SEED                                                                  0x18f7\n#define mmFMT2_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT2_FMT_DITHER_RAND_B_SEED                                                                  0x18f8\n#define mmFMT2_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT2_FMT_CLAMP_CNTL                                                                          0x18fc\n#define mmFMT2_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x18fd\n#define mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT2_FMT_MAP420_MEMORY_CONTROL                                                               0x18fe\n#define mmFMT2_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n\n\n\n\n#define mmOPPBUF2_OPPBUF_CONTROL                                                                       0x1938\n#define mmOPPBUF2_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define mmOPPBUF2_OPPBUF_3D_PARAMETERS_0                                                               0x1939\n#define mmOPPBUF2_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define mmOPPBUF2_OPPBUF_3D_PARAMETERS_1                                                               0x193a\n#define mmOPPBUF2_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n\n\n\n\n#define mmOPP_PIPE2_OPP_PIPE_CONTROL                                                                   0x1940\n#define mmOPP_PIPE2_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmOPP_PIPE_CRC2_OPP_PIPE_CRC_CONTROL                                                           0x1945\n#define mmOPP_PIPE_CRC2_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC2_OPP_PIPE_CRC_MASK                                                              0x1946\n#define mmOPP_PIPE_CRC2_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT0                                                           0x1947\n#define mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT1                                                           0x1948\n#define mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT2                                                           0x1949\n#define mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define mmFMT3_FMT_CLAMP_COMPONENT_R                                                                   0x194a\n#define mmFMT3_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT3_FMT_CLAMP_COMPONENT_G                                                                   0x194b\n#define mmFMT3_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT3_FMT_CLAMP_COMPONENT_B                                                                   0x194c\n#define mmFMT3_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT3_FMT_DYNAMIC_EXP_CNTL                                                                    0x194d\n#define mmFMT3_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT3_FMT_CONTROL                                                                             0x194e\n#define mmFMT3_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT3_FMT_BIT_DEPTH_CONTROL                                                                   0x194f\n#define mmFMT3_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT3_FMT_DITHER_RAND_R_SEED                                                                  0x1950\n#define mmFMT3_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT3_FMT_DITHER_RAND_G_SEED                                                                  0x1951\n#define mmFMT3_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT3_FMT_DITHER_RAND_B_SEED                                                                  0x1952\n#define mmFMT3_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT3_FMT_CLAMP_CNTL                                                                          0x1956\n#define mmFMT3_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x1957\n#define mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT3_FMT_MAP420_MEMORY_CONTROL                                                               0x1958\n#define mmFMT3_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n\n\n\n\n#define mmOPPBUF3_OPPBUF_CONTROL                                                                       0x1992\n#define mmOPPBUF3_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define mmOPPBUF3_OPPBUF_3D_PARAMETERS_0                                                               0x1993\n#define mmOPPBUF3_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define mmOPPBUF3_OPPBUF_3D_PARAMETERS_1                                                               0x1994\n#define mmOPPBUF3_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n\n\n\n\n#define mmOPP_PIPE3_OPP_PIPE_CONTROL                                                                   0x199a\n#define mmOPP_PIPE3_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmOPP_PIPE_CRC3_OPP_PIPE_CRC_CONTROL                                                           0x199f\n#define mmOPP_PIPE_CRC3_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC3_OPP_PIPE_CRC_MASK                                                              0x19a0\n#define mmOPP_PIPE_CRC3_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT0                                                           0x19a1\n#define mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT1                                                           0x19a2\n#define mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT2                                                           0x19a3\n#define mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define mmFMT4_FMT_CLAMP_COMPONENT_R                                                                   0x19a4\n#define mmFMT4_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT4_FMT_CLAMP_COMPONENT_G                                                                   0x19a5\n#define mmFMT4_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT4_FMT_CLAMP_COMPONENT_B                                                                   0x19a6\n#define mmFMT4_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT4_FMT_DYNAMIC_EXP_CNTL                                                                    0x19a7\n#define mmFMT4_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT4_FMT_CONTROL                                                                             0x19a8\n#define mmFMT4_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT4_FMT_BIT_DEPTH_CONTROL                                                                   0x19a9\n#define mmFMT4_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT4_FMT_DITHER_RAND_R_SEED                                                                  0x19aa\n#define mmFMT4_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT4_FMT_DITHER_RAND_G_SEED                                                                  0x19ab\n#define mmFMT4_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT4_FMT_DITHER_RAND_B_SEED                                                                  0x19ac\n#define mmFMT4_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT4_FMT_CLAMP_CNTL                                                                          0x19b0\n#define mmFMT4_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x19b1\n#define mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT4_FMT_MAP420_MEMORY_CONTROL                                                               0x19b2\n#define mmFMT4_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n\n\n\n\n#define mmOPPBUF4_OPPBUF_CONTROL                                                                       0x19ec\n#define mmOPPBUF4_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define mmOPPBUF4_OPPBUF_3D_PARAMETERS_0                                                               0x19ed\n#define mmOPPBUF4_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define mmOPPBUF4_OPPBUF_3D_PARAMETERS_1                                                               0x19ee\n#define mmOPPBUF4_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n\n\n\n\n#define mmOPP_PIPE4_OPP_PIPE_CONTROL                                                                   0x19f4\n#define mmOPP_PIPE4_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmOPP_PIPE_CRC4_OPP_PIPE_CRC_CONTROL                                                           0x19f9\n#define mmOPP_PIPE_CRC4_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC4_OPP_PIPE_CRC_MASK                                                              0x19fa\n#define mmOPP_PIPE_CRC4_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT0                                                           0x19fb\n#define mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT1                                                           0x19fc\n#define mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT2                                                           0x19fd\n#define mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define mmFMT5_FMT_CLAMP_COMPONENT_R                                                                   0x19fe\n#define mmFMT5_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define mmFMT5_FMT_CLAMP_COMPONENT_G                                                                   0x19ff\n#define mmFMT5_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define mmFMT5_FMT_CLAMP_COMPONENT_B                                                                   0x1a00\n#define mmFMT5_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define mmFMT5_FMT_DYNAMIC_EXP_CNTL                                                                    0x1a01\n#define mmFMT5_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define mmFMT5_FMT_CONTROL                                                                             0x1a02\n#define mmFMT5_FMT_CONTROL_BASE_IDX                                                                    2\n#define mmFMT5_FMT_BIT_DEPTH_CONTROL                                                                   0x1a03\n#define mmFMT5_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define mmFMT5_FMT_DITHER_RAND_R_SEED                                                                  0x1a04\n#define mmFMT5_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define mmFMT5_FMT_DITHER_RAND_G_SEED                                                                  0x1a05\n#define mmFMT5_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define mmFMT5_FMT_DITHER_RAND_B_SEED                                                                  0x1a06\n#define mmFMT5_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define mmFMT5_FMT_CLAMP_CNTL                                                                          0x1a0a\n#define mmFMT5_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x1a0b\n#define mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define mmFMT5_FMT_MAP420_MEMORY_CONTROL                                                               0x1a0c\n#define mmFMT5_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n\n\n\n\n#define mmOPPBUF5_OPPBUF_CONTROL                                                                       0x1a46\n#define mmOPPBUF5_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define mmOPPBUF5_OPPBUF_3D_PARAMETERS_0                                                               0x1a47\n#define mmOPPBUF5_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define mmOPPBUF5_OPPBUF_3D_PARAMETERS_1                                                               0x1a48\n#define mmOPPBUF5_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n\n\n\n\n#define mmOPP_PIPE5_OPP_PIPE_CONTROL                                                                   0x1a4e\n#define mmOPP_PIPE5_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define mmOPP_PIPE_CRC5_OPP_PIPE_CRC_CONTROL                                                           0x1a53\n#define mmOPP_PIPE_CRC5_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC5_OPP_PIPE_CRC_MASK                                                              0x1a54\n#define mmOPP_PIPE_CRC5_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT0                                                           0x1a55\n#define mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT1                                                           0x1a56\n#define mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT2                                                           0x1a57\n#define mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define mmOPP_TOP_CLK_CONTROL                                                                          0x1a5e\n#define mmOPP_TOP_CLK_CONTROL_BASE_IDX                                                                 2\n\n\n\n\n#define mmDC_PERFMON17_PERFCOUNTER_CNTL                                                                0x1abe\n#define mmDC_PERFMON17_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON17_PERFCOUNTER_CNTL2                                                               0x1abf\n#define mmDC_PERFMON17_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON17_PERFCOUNTER_STATE                                                               0x1ac0\n#define mmDC_PERFMON17_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON17_PERFMON_CNTL                                                                    0x1ac1\n#define mmDC_PERFMON17_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON17_PERFMON_CNTL2                                                                   0x1ac2\n#define mmDC_PERFMON17_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON17_PERFMON_CVALUE_INT_MISC                                                         0x1ac3\n#define mmDC_PERFMON17_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON17_PERFMON_CVALUE_LOW                                                              0x1ac4\n#define mmDC_PERFMON17_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON17_PERFMON_HI                                                                      0x1ac5\n#define mmDC_PERFMON17_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON17_PERFMON_LOW                                                                     0x1ac6\n#define mmDC_PERFMON17_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmODM0_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1aca\n#define mmODM0_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define mmODM0_OPTC_DATA_SOURCE_SELECT                                                                 0x1acb\n#define mmODM0_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define mmODM0_OPTC_INPUT_CLOCK_CONTROL                                                                0x1acd\n#define mmODM0_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n#define mmODM0_OPTC_INPUT_SPARE_REGISTER                                                               0x1acf\n#define mmODM0_OPTC_INPUT_SPARE_REGISTER_BASE_IDX                                                      2\n\n\n\n\n#define mmODM1_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1ada\n#define mmODM1_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define mmODM1_OPTC_DATA_SOURCE_SELECT                                                                 0x1adb\n#define mmODM1_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define mmODM1_OPTC_INPUT_CLOCK_CONTROL                                                                0x1add\n#define mmODM1_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n#define mmODM1_OPTC_INPUT_SPARE_REGISTER                                                               0x1adf\n#define mmODM1_OPTC_INPUT_SPARE_REGISTER_BASE_IDX                                                      2\n\n\n\n\n#define mmODM2_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1aea\n#define mmODM2_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define mmODM2_OPTC_DATA_SOURCE_SELECT                                                                 0x1aeb\n#define mmODM2_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define mmODM2_OPTC_INPUT_CLOCK_CONTROL                                                                0x1aed\n#define mmODM2_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n#define mmODM2_OPTC_INPUT_SPARE_REGISTER                                                               0x1aef\n#define mmODM2_OPTC_INPUT_SPARE_REGISTER_BASE_IDX                                                      2\n\n\n\n\n#define mmODM3_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1afa\n#define mmODM3_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define mmODM3_OPTC_DATA_SOURCE_SELECT                                                                 0x1afb\n#define mmODM3_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define mmODM3_OPTC_INPUT_CLOCK_CONTROL                                                                0x1afd\n#define mmODM3_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n#define mmODM3_OPTC_INPUT_SPARE_REGISTER                                                               0x1aff\n#define mmODM3_OPTC_INPUT_SPARE_REGISTER_BASE_IDX                                                      2\n\n\n\n\n#define mmODM4_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1b0a\n#define mmODM4_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define mmODM4_OPTC_DATA_SOURCE_SELECT                                                                 0x1b0b\n#define mmODM4_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define mmODM4_OPTC_INPUT_CLOCK_CONTROL                                                                0x1b0d\n#define mmODM4_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n#define mmODM4_OPTC_INPUT_SPARE_REGISTER                                                               0x1b0f\n#define mmODM4_OPTC_INPUT_SPARE_REGISTER_BASE_IDX                                                      2\n\n\n\n\n#define mmODM5_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1b1a\n#define mmODM5_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define mmODM5_OPTC_DATA_SOURCE_SELECT                                                                 0x1b1b\n#define mmODM5_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define mmODM5_OPTC_INPUT_CLOCK_CONTROL                                                                0x1b1d\n#define mmODM5_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n#define mmODM5_OPTC_INPUT_SPARE_REGISTER                                                               0x1b1f\n#define mmODM5_OPTC_INPUT_SPARE_REGISTER_BASE_IDX                                                      2\n\n\n\n\n#define mmOTG0_OTG_H_TOTAL                                                                             0x1b2a\n#define mmOTG0_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define mmOTG0_OTG_H_BLANK_START_END                                                                   0x1b2b\n#define mmOTG0_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG0_OTG_H_SYNC_A                                                                            0x1b2c\n#define mmOTG0_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG0_OTG_H_SYNC_A_CNTL                                                                       0x1b2d\n#define mmOTG0_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG0_OTG_H_TIMING_CNTL                                                                       0x1b2e\n#define mmOTG0_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define mmOTG0_OTG_V_TOTAL                                                                             0x1b2f\n#define mmOTG0_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define mmOTG0_OTG_V_TOTAL_MIN                                                                         0x1b30\n#define mmOTG0_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define mmOTG0_OTG_V_TOTAL_MAX                                                                         0x1b31\n#define mmOTG0_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define mmOTG0_OTG_V_TOTAL_MID                                                                         0x1b32\n#define mmOTG0_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define mmOTG0_OTG_V_TOTAL_CONTROL                                                                     0x1b33\n#define mmOTG0_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define mmOTG0_OTG_V_TOTAL_INT_STATUS                                                                  0x1b34\n#define mmOTG0_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define mmOTG0_OTG_VSYNC_NOM_INT_STATUS                                                                0x1b35\n#define mmOTG0_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define mmOTG0_OTG_V_BLANK_START_END                                                                   0x1b36\n#define mmOTG0_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG0_OTG_V_SYNC_A                                                                            0x1b37\n#define mmOTG0_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG0_OTG_V_SYNC_A_CNTL                                                                       0x1b38\n#define mmOTG0_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG0_OTG_TRIGA_CNTL                                                                          0x1b39\n#define mmOTG0_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define mmOTG0_OTG_TRIGA_MANUAL_TRIG                                                                   0x1b3a\n#define mmOTG0_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG0_OTG_TRIGB_CNTL                                                                          0x1b3b\n#define mmOTG0_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define mmOTG0_OTG_TRIGB_MANUAL_TRIG                                                                   0x1b3c\n#define mmOTG0_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG0_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1b3d\n#define mmOTG0_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define mmOTG0_OTG_FLOW_CONTROL                                                                        0x1b3e\n#define mmOTG0_OTG_FLOW_CONTROL_BASE_IDX                                                               2\n#define mmOTG0_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1b3f\n#define mmOTG0_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define mmOTG0_OTG_AVSYNC_COUNTER                                                                      0x1b40\n#define mmOTG0_OTG_AVSYNC_COUNTER_BASE_IDX                                                             2\n#define mmOTG0_OTG_CONTROL                                                                             0x1b41\n#define mmOTG0_OTG_CONTROL_BASE_IDX                                                                    2\n#define mmOTG0_OTG_BLANK_CONTROL                                                                       0x1b42\n#define mmOTG0_OTG_BLANK_CONTROL_BASE_IDX                                                              2\n#define mmOTG0_OTG_PIPE_ABORT_CONTROL                                                                  0x1b43\n#define mmOTG0_OTG_PIPE_ABORT_CONTROL_BASE_IDX                                                         2\n#define mmOTG0_OTG_INTERLACE_CONTROL                                                                   0x1b44\n#define mmOTG0_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define mmOTG0_OTG_INTERLACE_STATUS                                                                    0x1b45\n#define mmOTG0_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define mmOTG0_OTG_FIELD_INDICATION_CONTROL                                                            0x1b46\n#define mmOTG0_OTG_FIELD_INDICATION_CONTROL_BASE_IDX                                                   2\n#define mmOTG0_OTG_PIXEL_DATA_READBACK0                                                                0x1b47\n#define mmOTG0_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define mmOTG0_OTG_PIXEL_DATA_READBACK1                                                                0x1b48\n#define mmOTG0_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define mmOTG0_OTG_STATUS                                                                              0x1b49\n#define mmOTG0_OTG_STATUS_BASE_IDX                                                                     2\n#define mmOTG0_OTG_STATUS_POSITION                                                                     0x1b4a\n#define mmOTG0_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define mmOTG0_OTG_NOM_VERT_POSITION                                                                   0x1b4b\n#define mmOTG0_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define mmOTG0_OTG_STATUS_FRAME_COUNT                                                                  0x1b4c\n#define mmOTG0_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define mmOTG0_OTG_STATUS_VF_COUNT                                                                     0x1b4d\n#define mmOTG0_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define mmOTG0_OTG_STATUS_HV_COUNT                                                                     0x1b4e\n#define mmOTG0_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define mmOTG0_OTG_COUNT_CONTROL                                                                       0x1b4f\n#define mmOTG0_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define mmOTG0_OTG_COUNT_RESET                                                                         0x1b50\n#define mmOTG0_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define mmOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1b51\n#define mmOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define mmOTG0_OTG_VERT_SYNC_CONTROL                                                                   0x1b52\n#define mmOTG0_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define mmOTG0_OTG_STEREO_STATUS                                                                       0x1b53\n#define mmOTG0_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define mmOTG0_OTG_STEREO_CONTROL                                                                      0x1b54\n#define mmOTG0_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmOTG0_OTG_SNAPSHOT_STATUS                                                                     0x1b55\n#define mmOTG0_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define mmOTG0_OTG_SNAPSHOT_CONTROL                                                                    0x1b56\n#define mmOTG0_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define mmOTG0_OTG_SNAPSHOT_POSITION                                                                   0x1b57\n#define mmOTG0_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define mmOTG0_OTG_SNAPSHOT_FRAME                                                                      0x1b58\n#define mmOTG0_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define mmOTG0_OTG_INTERRUPT_CONTROL                                                                   0x1b59\n#define mmOTG0_OTG_INTERRUPT_CONTROL_BASE_IDX                                                          2\n#define mmOTG0_OTG_UPDATE_LOCK                                                                         0x1b5a\n#define mmOTG0_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define mmOTG0_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1b5b\n#define mmOTG0_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define mmOTG0_OTG_TEST_PATTERN_CONTROL                                                                0x1b5c\n#define mmOTG0_OTG_TEST_PATTERN_CONTROL_BASE_IDX                                                       2\n#define mmOTG0_OTG_TEST_PATTERN_PARAMETERS                                                             0x1b5d\n#define mmOTG0_OTG_TEST_PATTERN_PARAMETERS_BASE_IDX                                                    2\n#define mmOTG0_OTG_TEST_PATTERN_COLOR                                                                  0x1b5e\n#define mmOTG0_OTG_TEST_PATTERN_COLOR_BASE_IDX                                                         2\n#define mmOTG0_OTG_MASTER_EN                                                                           0x1b5f\n#define mmOTG0_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define mmOTG0_OTG_BLANK_DATA_COLOR                                                                    0x1b61\n#define mmOTG0_OTG_BLANK_DATA_COLOR_BASE_IDX                                                           2\n#define mmOTG0_OTG_BLANK_DATA_COLOR_EXT                                                                0x1b62\n#define mmOTG0_OTG_BLANK_DATA_COLOR_EXT_BASE_IDX                                                       2\n#define mmOTG0_OTG_BLACK_COLOR                                                                         0x1b63\n#define mmOTG0_OTG_BLACK_COLOR_BASE_IDX                                                                2\n#define mmOTG0_OTG_BLACK_COLOR_EXT                                                                     0x1b64\n#define mmOTG0_OTG_BLACK_COLOR_EXT_BASE_IDX                                                            2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1b65\n#define mmOTG0_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1b66\n#define mmOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1b67\n#define mmOTG0_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1b68\n#define mmOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1b69\n#define mmOTG0_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define mmOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1b6a\n#define mmOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define mmOTG0_OTG_CRC_CNTL                                                                            0x1b6b\n#define mmOTG0_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define mmOTG0_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1b6c\n#define mmOTG0_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1b6d\n#define mmOTG0_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1b6e\n#define mmOTG0_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1b6f\n#define mmOTG0_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC0_DATA_RG                                                                        0x1b70\n#define mmOTG0_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define mmOTG0_OTG_CRC0_DATA_B                                                                         0x1b71\n#define mmOTG0_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define mmOTG0_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1b72\n#define mmOTG0_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1b73\n#define mmOTG0_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1b74\n#define mmOTG0_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1b75\n#define mmOTG0_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC1_DATA_RG                                                                        0x1b76\n#define mmOTG0_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define mmOTG0_OTG_CRC1_DATA_B                                                                         0x1b77\n#define mmOTG0_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define mmOTG0_OTG_CRC2_DATA_RG                                                                        0x1b78\n#define mmOTG0_OTG_CRC2_DATA_RG_BASE_IDX                                                               2\n#define mmOTG0_OTG_CRC2_DATA_B                                                                         0x1b79\n#define mmOTG0_OTG_CRC2_DATA_B_BASE_IDX                                                                2\n#define mmOTG0_OTG_CRC3_DATA_RG                                                                        0x1b7a\n#define mmOTG0_OTG_CRC3_DATA_RG_BASE_IDX                                                               2\n#define mmOTG0_OTG_CRC3_DATA_B                                                                         0x1b7b\n#define mmOTG0_OTG_CRC3_DATA_B_BASE_IDX                                                                2\n#define mmOTG0_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1b7c\n#define mmOTG0_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1b7d\n#define mmOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmOTG0_OTG_STATIC_SCREEN_CONTROL                                                               0x1b84\n#define mmOTG0_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define mmOTG0_OTG_3D_STRUCTURE_CONTROL                                                                0x1b85\n#define mmOTG0_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define mmOTG0_OTG_GSL_VSYNC_GAP                                                                       0x1b86\n#define mmOTG0_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define mmOTG0_OTG_MASTER_UPDATE_MODE                                                                  0x1b87\n#define mmOTG0_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define mmOTG0_OTG_CLOCK_CONTROL                                                                       0x1b88\n#define mmOTG0_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define mmOTG0_OTG_VSTARTUP_PARAM                                                                      0x1b89\n#define mmOTG0_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define mmOTG0_OTG_VUPDATE_PARAM                                                                       0x1b8a\n#define mmOTG0_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define mmOTG0_OTG_VREADY_PARAM                                                                        0x1b8b\n#define mmOTG0_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define mmOTG0_OTG_GLOBAL_SYNC_STATUS                                                                  0x1b8c\n#define mmOTG0_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define mmOTG0_OTG_MASTER_UPDATE_LOCK                                                                  0x1b8d\n#define mmOTG0_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define mmOTG0_OTG_GSL_CONTROL                                                                         0x1b8e\n#define mmOTG0_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define mmOTG0_OTG_GSL_WINDOW_X                                                                        0x1b8f\n#define mmOTG0_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define mmOTG0_OTG_GSL_WINDOW_Y                                                                        0x1b90\n#define mmOTG0_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define mmOTG0_OTG_VUPDATE_KEEPOUT                                                                     0x1b91\n#define mmOTG0_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define mmOTG0_OTG_GLOBAL_CONTROL0                                                                     0x1b92\n#define mmOTG0_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define mmOTG0_OTG_GLOBAL_CONTROL1                                                                     0x1b93\n#define mmOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define mmOTG0_OTG_GLOBAL_CONTROL2                                                                     0x1b94\n#define mmOTG0_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define mmOTG0_OTG_GLOBAL_CONTROL3                                                                     0x1b95\n#define mmOTG0_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define mmOTG0_OTG_TRIG_MANUAL_CONTROL                                                                 0x1b96\n#define mmOTG0_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define mmOTG0_OTG_MANUAL_FLOW_CONTROL                                                                 0x1b97\n#define mmOTG0_OTG_MANUAL_FLOW_CONTROL_BASE_IDX                                                        2\n#define mmOTG0_OTG_RANGE_TIMING_INT_STATUS                                                             0x1b98\n#define mmOTG0_OTG_RANGE_TIMING_INT_STATUS_BASE_IDX                                                    2\n#define mmOTG0_OTG_DRR_CONTROL                                                                         0x1b99\n#define mmOTG0_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define mmOTG0_OTG_REQUEST_CONTROL                                                                     0x1b9a\n#define mmOTG0_OTG_REQUEST_CONTROL_BASE_IDX                                                            2\n#define mmOTG0_OTG_SPARE_REGISTER                                                                      0x1b9b\n#define mmOTG0_OTG_SPARE_REGISTER_BASE_IDX                                                             2\n\n\n\n\n#define mmOTG1_OTG_H_TOTAL                                                                             0x1baa\n#define mmOTG1_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define mmOTG1_OTG_H_BLANK_START_END                                                                   0x1bab\n#define mmOTG1_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG1_OTG_H_SYNC_A                                                                            0x1bac\n#define mmOTG1_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG1_OTG_H_SYNC_A_CNTL                                                                       0x1bad\n#define mmOTG1_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG1_OTG_H_TIMING_CNTL                                                                       0x1bae\n#define mmOTG1_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define mmOTG1_OTG_V_TOTAL                                                                             0x1baf\n#define mmOTG1_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define mmOTG1_OTG_V_TOTAL_MIN                                                                         0x1bb0\n#define mmOTG1_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define mmOTG1_OTG_V_TOTAL_MAX                                                                         0x1bb1\n#define mmOTG1_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define mmOTG1_OTG_V_TOTAL_MID                                                                         0x1bb2\n#define mmOTG1_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define mmOTG1_OTG_V_TOTAL_CONTROL                                                                     0x1bb3\n#define mmOTG1_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define mmOTG1_OTG_V_TOTAL_INT_STATUS                                                                  0x1bb4\n#define mmOTG1_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define mmOTG1_OTG_VSYNC_NOM_INT_STATUS                                                                0x1bb5\n#define mmOTG1_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define mmOTG1_OTG_V_BLANK_START_END                                                                   0x1bb6\n#define mmOTG1_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG1_OTG_V_SYNC_A                                                                            0x1bb7\n#define mmOTG1_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG1_OTG_V_SYNC_A_CNTL                                                                       0x1bb8\n#define mmOTG1_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG1_OTG_TRIGA_CNTL                                                                          0x1bb9\n#define mmOTG1_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define mmOTG1_OTG_TRIGA_MANUAL_TRIG                                                                   0x1bba\n#define mmOTG1_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG1_OTG_TRIGB_CNTL                                                                          0x1bbb\n#define mmOTG1_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define mmOTG1_OTG_TRIGB_MANUAL_TRIG                                                                   0x1bbc\n#define mmOTG1_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG1_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1bbd\n#define mmOTG1_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define mmOTG1_OTG_FLOW_CONTROL                                                                        0x1bbe\n#define mmOTG1_OTG_FLOW_CONTROL_BASE_IDX                                                               2\n#define mmOTG1_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1bbf\n#define mmOTG1_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define mmOTG1_OTG_AVSYNC_COUNTER                                                                      0x1bc0\n#define mmOTG1_OTG_AVSYNC_COUNTER_BASE_IDX                                                             2\n#define mmOTG1_OTG_CONTROL                                                                             0x1bc1\n#define mmOTG1_OTG_CONTROL_BASE_IDX                                                                    2\n#define mmOTG1_OTG_BLANK_CONTROL                                                                       0x1bc2\n#define mmOTG1_OTG_BLANK_CONTROL_BASE_IDX                                                              2\n#define mmOTG1_OTG_PIPE_ABORT_CONTROL                                                                  0x1bc3\n#define mmOTG1_OTG_PIPE_ABORT_CONTROL_BASE_IDX                                                         2\n#define mmOTG1_OTG_INTERLACE_CONTROL                                                                   0x1bc4\n#define mmOTG1_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define mmOTG1_OTG_INTERLACE_STATUS                                                                    0x1bc5\n#define mmOTG1_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define mmOTG1_OTG_FIELD_INDICATION_CONTROL                                                            0x1bc6\n#define mmOTG1_OTG_FIELD_INDICATION_CONTROL_BASE_IDX                                                   2\n#define mmOTG1_OTG_PIXEL_DATA_READBACK0                                                                0x1bc7\n#define mmOTG1_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define mmOTG1_OTG_PIXEL_DATA_READBACK1                                                                0x1bc8\n#define mmOTG1_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define mmOTG1_OTG_STATUS                                                                              0x1bc9\n#define mmOTG1_OTG_STATUS_BASE_IDX                                                                     2\n#define mmOTG1_OTG_STATUS_POSITION                                                                     0x1bca\n#define mmOTG1_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define mmOTG1_OTG_NOM_VERT_POSITION                                                                   0x1bcb\n#define mmOTG1_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define mmOTG1_OTG_STATUS_FRAME_COUNT                                                                  0x1bcc\n#define mmOTG1_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define mmOTG1_OTG_STATUS_VF_COUNT                                                                     0x1bcd\n#define mmOTG1_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define mmOTG1_OTG_STATUS_HV_COUNT                                                                     0x1bce\n#define mmOTG1_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define mmOTG1_OTG_COUNT_CONTROL                                                                       0x1bcf\n#define mmOTG1_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define mmOTG1_OTG_COUNT_RESET                                                                         0x1bd0\n#define mmOTG1_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define mmOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1bd1\n#define mmOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define mmOTG1_OTG_VERT_SYNC_CONTROL                                                                   0x1bd2\n#define mmOTG1_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define mmOTG1_OTG_STEREO_STATUS                                                                       0x1bd3\n#define mmOTG1_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define mmOTG1_OTG_STEREO_CONTROL                                                                      0x1bd4\n#define mmOTG1_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmOTG1_OTG_SNAPSHOT_STATUS                                                                     0x1bd5\n#define mmOTG1_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define mmOTG1_OTG_SNAPSHOT_CONTROL                                                                    0x1bd6\n#define mmOTG1_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define mmOTG1_OTG_SNAPSHOT_POSITION                                                                   0x1bd7\n#define mmOTG1_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define mmOTG1_OTG_SNAPSHOT_FRAME                                                                      0x1bd8\n#define mmOTG1_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define mmOTG1_OTG_INTERRUPT_CONTROL                                                                   0x1bd9\n#define mmOTG1_OTG_INTERRUPT_CONTROL_BASE_IDX                                                          2\n#define mmOTG1_OTG_UPDATE_LOCK                                                                         0x1bda\n#define mmOTG1_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define mmOTG1_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1bdb\n#define mmOTG1_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define mmOTG1_OTG_TEST_PATTERN_CONTROL                                                                0x1bdc\n#define mmOTG1_OTG_TEST_PATTERN_CONTROL_BASE_IDX                                                       2\n#define mmOTG1_OTG_TEST_PATTERN_PARAMETERS                                                             0x1bdd\n#define mmOTG1_OTG_TEST_PATTERN_PARAMETERS_BASE_IDX                                                    2\n#define mmOTG1_OTG_TEST_PATTERN_COLOR                                                                  0x1bde\n#define mmOTG1_OTG_TEST_PATTERN_COLOR_BASE_IDX                                                         2\n#define mmOTG1_OTG_MASTER_EN                                                                           0x1bdf\n#define mmOTG1_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define mmOTG1_OTG_BLANK_DATA_COLOR                                                                    0x1be1\n#define mmOTG1_OTG_BLANK_DATA_COLOR_BASE_IDX                                                           2\n#define mmOTG1_OTG_BLANK_DATA_COLOR_EXT                                                                0x1be2\n#define mmOTG1_OTG_BLANK_DATA_COLOR_EXT_BASE_IDX                                                       2\n#define mmOTG1_OTG_BLACK_COLOR                                                                         0x1be3\n#define mmOTG1_OTG_BLACK_COLOR_BASE_IDX                                                                2\n#define mmOTG1_OTG_BLACK_COLOR_EXT                                                                     0x1be4\n#define mmOTG1_OTG_BLACK_COLOR_EXT_BASE_IDX                                                            2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1be5\n#define mmOTG1_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1be6\n#define mmOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1be7\n#define mmOTG1_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1be8\n#define mmOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1be9\n#define mmOTG1_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define mmOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1bea\n#define mmOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define mmOTG1_OTG_CRC_CNTL                                                                            0x1beb\n#define mmOTG1_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define mmOTG1_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1bec\n#define mmOTG1_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1bed\n#define mmOTG1_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1bee\n#define mmOTG1_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1bef\n#define mmOTG1_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC0_DATA_RG                                                                        0x1bf0\n#define mmOTG1_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define mmOTG1_OTG_CRC0_DATA_B                                                                         0x1bf1\n#define mmOTG1_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define mmOTG1_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1bf2\n#define mmOTG1_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1bf3\n#define mmOTG1_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1bf4\n#define mmOTG1_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1bf5\n#define mmOTG1_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC1_DATA_RG                                                                        0x1bf6\n#define mmOTG1_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define mmOTG1_OTG_CRC1_DATA_B                                                                         0x1bf7\n#define mmOTG1_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define mmOTG1_OTG_CRC2_DATA_RG                                                                        0x1bf8\n#define mmOTG1_OTG_CRC2_DATA_RG_BASE_IDX                                                               2\n#define mmOTG1_OTG_CRC2_DATA_B                                                                         0x1bf9\n#define mmOTG1_OTG_CRC2_DATA_B_BASE_IDX                                                                2\n#define mmOTG1_OTG_CRC3_DATA_RG                                                                        0x1bfa\n#define mmOTG1_OTG_CRC3_DATA_RG_BASE_IDX                                                               2\n#define mmOTG1_OTG_CRC3_DATA_B                                                                         0x1bfb\n#define mmOTG1_OTG_CRC3_DATA_B_BASE_IDX                                                                2\n#define mmOTG1_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1bfc\n#define mmOTG1_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1bfd\n#define mmOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmOTG1_OTG_STATIC_SCREEN_CONTROL                                                               0x1c04\n#define mmOTG1_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define mmOTG1_OTG_3D_STRUCTURE_CONTROL                                                                0x1c05\n#define mmOTG1_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define mmOTG1_OTG_GSL_VSYNC_GAP                                                                       0x1c06\n#define mmOTG1_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define mmOTG1_OTG_MASTER_UPDATE_MODE                                                                  0x1c07\n#define mmOTG1_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define mmOTG1_OTG_CLOCK_CONTROL                                                                       0x1c08\n#define mmOTG1_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define mmOTG1_OTG_VSTARTUP_PARAM                                                                      0x1c09\n#define mmOTG1_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define mmOTG1_OTG_VUPDATE_PARAM                                                                       0x1c0a\n#define mmOTG1_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define mmOTG1_OTG_VREADY_PARAM                                                                        0x1c0b\n#define mmOTG1_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define mmOTG1_OTG_GLOBAL_SYNC_STATUS                                                                  0x1c0c\n#define mmOTG1_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define mmOTG1_OTG_MASTER_UPDATE_LOCK                                                                  0x1c0d\n#define mmOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define mmOTG1_OTG_GSL_CONTROL                                                                         0x1c0e\n#define mmOTG1_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define mmOTG1_OTG_GSL_WINDOW_X                                                                        0x1c0f\n#define mmOTG1_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define mmOTG1_OTG_GSL_WINDOW_Y                                                                        0x1c10\n#define mmOTG1_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define mmOTG1_OTG_VUPDATE_KEEPOUT                                                                     0x1c11\n#define mmOTG1_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define mmOTG1_OTG_GLOBAL_CONTROL0                                                                     0x1c12\n#define mmOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define mmOTG1_OTG_GLOBAL_CONTROL1                                                                     0x1c13\n#define mmOTG1_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define mmOTG1_OTG_GLOBAL_CONTROL2                                                                     0x1c14\n#define mmOTG1_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define mmOTG1_OTG_GLOBAL_CONTROL3                                                                     0x1c15\n#define mmOTG1_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define mmOTG1_OTG_TRIG_MANUAL_CONTROL                                                                 0x1c16\n#define mmOTG1_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define mmOTG1_OTG_MANUAL_FLOW_CONTROL                                                                 0x1c17\n#define mmOTG1_OTG_MANUAL_FLOW_CONTROL_BASE_IDX                                                        2\n#define mmOTG1_OTG_RANGE_TIMING_INT_STATUS                                                             0x1c18\n#define mmOTG1_OTG_RANGE_TIMING_INT_STATUS_BASE_IDX                                                    2\n#define mmOTG1_OTG_DRR_CONTROL                                                                         0x1c19\n#define mmOTG1_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define mmOTG1_OTG_REQUEST_CONTROL                                                                     0x1c1a\n#define mmOTG1_OTG_REQUEST_CONTROL_BASE_IDX                                                            2\n#define mmOTG1_OTG_SPARE_REGISTER                                                                      0x1c1b\n#define mmOTG1_OTG_SPARE_REGISTER_BASE_IDX                                                             2\n\n\n\n\n#define mmOTG2_OTG_H_TOTAL                                                                             0x1c2a\n#define mmOTG2_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define mmOTG2_OTG_H_BLANK_START_END                                                                   0x1c2b\n#define mmOTG2_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG2_OTG_H_SYNC_A                                                                            0x1c2c\n#define mmOTG2_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG2_OTG_H_SYNC_A_CNTL                                                                       0x1c2d\n#define mmOTG2_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG2_OTG_H_TIMING_CNTL                                                                       0x1c2e\n#define mmOTG2_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define mmOTG2_OTG_V_TOTAL                                                                             0x1c2f\n#define mmOTG2_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define mmOTG2_OTG_V_TOTAL_MIN                                                                         0x1c30\n#define mmOTG2_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define mmOTG2_OTG_V_TOTAL_MAX                                                                         0x1c31\n#define mmOTG2_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define mmOTG2_OTG_V_TOTAL_MID                                                                         0x1c32\n#define mmOTG2_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define mmOTG2_OTG_V_TOTAL_CONTROL                                                                     0x1c33\n#define mmOTG2_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define mmOTG2_OTG_V_TOTAL_INT_STATUS                                                                  0x1c34\n#define mmOTG2_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define mmOTG2_OTG_VSYNC_NOM_INT_STATUS                                                                0x1c35\n#define mmOTG2_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define mmOTG2_OTG_V_BLANK_START_END                                                                   0x1c36\n#define mmOTG2_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG2_OTG_V_SYNC_A                                                                            0x1c37\n#define mmOTG2_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG2_OTG_V_SYNC_A_CNTL                                                                       0x1c38\n#define mmOTG2_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG2_OTG_TRIGA_CNTL                                                                          0x1c39\n#define mmOTG2_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define mmOTG2_OTG_TRIGA_MANUAL_TRIG                                                                   0x1c3a\n#define mmOTG2_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG2_OTG_TRIGB_CNTL                                                                          0x1c3b\n#define mmOTG2_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define mmOTG2_OTG_TRIGB_MANUAL_TRIG                                                                   0x1c3c\n#define mmOTG2_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG2_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1c3d\n#define mmOTG2_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define mmOTG2_OTG_FLOW_CONTROL                                                                        0x1c3e\n#define mmOTG2_OTG_FLOW_CONTROL_BASE_IDX                                                               2\n#define mmOTG2_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1c3f\n#define mmOTG2_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define mmOTG2_OTG_AVSYNC_COUNTER                                                                      0x1c40\n#define mmOTG2_OTG_AVSYNC_COUNTER_BASE_IDX                                                             2\n#define mmOTG2_OTG_CONTROL                                                                             0x1c41\n#define mmOTG2_OTG_CONTROL_BASE_IDX                                                                    2\n#define mmOTG2_OTG_BLANK_CONTROL                                                                       0x1c42\n#define mmOTG2_OTG_BLANK_CONTROL_BASE_IDX                                                              2\n#define mmOTG2_OTG_PIPE_ABORT_CONTROL                                                                  0x1c43\n#define mmOTG2_OTG_PIPE_ABORT_CONTROL_BASE_IDX                                                         2\n#define mmOTG2_OTG_INTERLACE_CONTROL                                                                   0x1c44\n#define mmOTG2_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define mmOTG2_OTG_INTERLACE_STATUS                                                                    0x1c45\n#define mmOTG2_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define mmOTG2_OTG_FIELD_INDICATION_CONTROL                                                            0x1c46\n#define mmOTG2_OTG_FIELD_INDICATION_CONTROL_BASE_IDX                                                   2\n#define mmOTG2_OTG_PIXEL_DATA_READBACK0                                                                0x1c47\n#define mmOTG2_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define mmOTG2_OTG_PIXEL_DATA_READBACK1                                                                0x1c48\n#define mmOTG2_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define mmOTG2_OTG_STATUS                                                                              0x1c49\n#define mmOTG2_OTG_STATUS_BASE_IDX                                                                     2\n#define mmOTG2_OTG_STATUS_POSITION                                                                     0x1c4a\n#define mmOTG2_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define mmOTG2_OTG_NOM_VERT_POSITION                                                                   0x1c4b\n#define mmOTG2_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define mmOTG2_OTG_STATUS_FRAME_COUNT                                                                  0x1c4c\n#define mmOTG2_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define mmOTG2_OTG_STATUS_VF_COUNT                                                                     0x1c4d\n#define mmOTG2_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define mmOTG2_OTG_STATUS_HV_COUNT                                                                     0x1c4e\n#define mmOTG2_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define mmOTG2_OTG_COUNT_CONTROL                                                                       0x1c4f\n#define mmOTG2_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define mmOTG2_OTG_COUNT_RESET                                                                         0x1c50\n#define mmOTG2_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define mmOTG2_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1c51\n#define mmOTG2_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define mmOTG2_OTG_VERT_SYNC_CONTROL                                                                   0x1c52\n#define mmOTG2_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define mmOTG2_OTG_STEREO_STATUS                                                                       0x1c53\n#define mmOTG2_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define mmOTG2_OTG_STEREO_CONTROL                                                                      0x1c54\n#define mmOTG2_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmOTG2_OTG_SNAPSHOT_STATUS                                                                     0x1c55\n#define mmOTG2_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define mmOTG2_OTG_SNAPSHOT_CONTROL                                                                    0x1c56\n#define mmOTG2_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define mmOTG2_OTG_SNAPSHOT_POSITION                                                                   0x1c57\n#define mmOTG2_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define mmOTG2_OTG_SNAPSHOT_FRAME                                                                      0x1c58\n#define mmOTG2_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define mmOTG2_OTG_INTERRUPT_CONTROL                                                                   0x1c59\n#define mmOTG2_OTG_INTERRUPT_CONTROL_BASE_IDX                                                          2\n#define mmOTG2_OTG_UPDATE_LOCK                                                                         0x1c5a\n#define mmOTG2_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define mmOTG2_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1c5b\n#define mmOTG2_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define mmOTG2_OTG_TEST_PATTERN_CONTROL                                                                0x1c5c\n#define mmOTG2_OTG_TEST_PATTERN_CONTROL_BASE_IDX                                                       2\n#define mmOTG2_OTG_TEST_PATTERN_PARAMETERS                                                             0x1c5d\n#define mmOTG2_OTG_TEST_PATTERN_PARAMETERS_BASE_IDX                                                    2\n#define mmOTG2_OTG_TEST_PATTERN_COLOR                                                                  0x1c5e\n#define mmOTG2_OTG_TEST_PATTERN_COLOR_BASE_IDX                                                         2\n#define mmOTG2_OTG_MASTER_EN                                                                           0x1c5f\n#define mmOTG2_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define mmOTG2_OTG_BLANK_DATA_COLOR                                                                    0x1c61\n#define mmOTG2_OTG_BLANK_DATA_COLOR_BASE_IDX                                                           2\n#define mmOTG2_OTG_BLANK_DATA_COLOR_EXT                                                                0x1c62\n#define mmOTG2_OTG_BLANK_DATA_COLOR_EXT_BASE_IDX                                                       2\n#define mmOTG2_OTG_BLACK_COLOR                                                                         0x1c63\n#define mmOTG2_OTG_BLACK_COLOR_BASE_IDX                                                                2\n#define mmOTG2_OTG_BLACK_COLOR_EXT                                                                     0x1c64\n#define mmOTG2_OTG_BLACK_COLOR_EXT_BASE_IDX                                                            2\n#define mmOTG2_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1c65\n#define mmOTG2_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define mmOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1c66\n#define mmOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define mmOTG2_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1c67\n#define mmOTG2_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define mmOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1c68\n#define mmOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define mmOTG2_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1c69\n#define mmOTG2_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define mmOTG2_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1c6a\n#define mmOTG2_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define mmOTG2_OTG_CRC_CNTL                                                                            0x1c6b\n#define mmOTG2_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define mmOTG2_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1c6c\n#define mmOTG2_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG2_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1c6d\n#define mmOTG2_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG2_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1c6e\n#define mmOTG2_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG2_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1c6f\n#define mmOTG2_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG2_OTG_CRC0_DATA_RG                                                                        0x1c70\n#define mmOTG2_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define mmOTG2_OTG_CRC0_DATA_B                                                                         0x1c71\n#define mmOTG2_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define mmOTG2_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1c72\n#define mmOTG2_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG2_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1c73\n#define mmOTG2_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG2_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1c74\n#define mmOTG2_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG2_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1c75\n#define mmOTG2_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG2_OTG_CRC1_DATA_RG                                                                        0x1c76\n#define mmOTG2_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define mmOTG2_OTG_CRC1_DATA_B                                                                         0x1c77\n#define mmOTG2_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define mmOTG2_OTG_CRC2_DATA_RG                                                                        0x1c78\n#define mmOTG2_OTG_CRC2_DATA_RG_BASE_IDX                                                               2\n#define mmOTG2_OTG_CRC2_DATA_B                                                                         0x1c79\n#define mmOTG2_OTG_CRC2_DATA_B_BASE_IDX                                                                2\n#define mmOTG2_OTG_CRC3_DATA_RG                                                                        0x1c7a\n#define mmOTG2_OTG_CRC3_DATA_RG_BASE_IDX                                                               2\n#define mmOTG2_OTG_CRC3_DATA_B                                                                         0x1c7b\n#define mmOTG2_OTG_CRC3_DATA_B_BASE_IDX                                                                2\n#define mmOTG2_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1c7c\n#define mmOTG2_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmOTG2_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1c7d\n#define mmOTG2_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmOTG2_OTG_STATIC_SCREEN_CONTROL                                                               0x1c84\n#define mmOTG2_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define mmOTG2_OTG_3D_STRUCTURE_CONTROL                                                                0x1c85\n#define mmOTG2_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define mmOTG2_OTG_GSL_VSYNC_GAP                                                                       0x1c86\n#define mmOTG2_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define mmOTG2_OTG_MASTER_UPDATE_MODE                                                                  0x1c87\n#define mmOTG2_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define mmOTG2_OTG_CLOCK_CONTROL                                                                       0x1c88\n#define mmOTG2_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define mmOTG2_OTG_VSTARTUP_PARAM                                                                      0x1c89\n#define mmOTG2_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define mmOTG2_OTG_VUPDATE_PARAM                                                                       0x1c8a\n#define mmOTG2_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define mmOTG2_OTG_VREADY_PARAM                                                                        0x1c8b\n#define mmOTG2_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define mmOTG2_OTG_GLOBAL_SYNC_STATUS                                                                  0x1c8c\n#define mmOTG2_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define mmOTG2_OTG_MASTER_UPDATE_LOCK                                                                  0x1c8d\n#define mmOTG2_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define mmOTG2_OTG_GSL_CONTROL                                                                         0x1c8e\n#define mmOTG2_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define mmOTG2_OTG_GSL_WINDOW_X                                                                        0x1c8f\n#define mmOTG2_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define mmOTG2_OTG_GSL_WINDOW_Y                                                                        0x1c90\n#define mmOTG2_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define mmOTG2_OTG_VUPDATE_KEEPOUT                                                                     0x1c91\n#define mmOTG2_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define mmOTG2_OTG_GLOBAL_CONTROL0                                                                     0x1c92\n#define mmOTG2_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define mmOTG2_OTG_GLOBAL_CONTROL1                                                                     0x1c93\n#define mmOTG2_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define mmOTG2_OTG_GLOBAL_CONTROL2                                                                     0x1c94\n#define mmOTG2_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define mmOTG2_OTG_GLOBAL_CONTROL3                                                                     0x1c95\n#define mmOTG2_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define mmOTG2_OTG_TRIG_MANUAL_CONTROL                                                                 0x1c96\n#define mmOTG2_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define mmOTG2_OTG_MANUAL_FLOW_CONTROL                                                                 0x1c97\n#define mmOTG2_OTG_MANUAL_FLOW_CONTROL_BASE_IDX                                                        2\n#define mmOTG2_OTG_RANGE_TIMING_INT_STATUS                                                             0x1c98\n#define mmOTG2_OTG_RANGE_TIMING_INT_STATUS_BASE_IDX                                                    2\n#define mmOTG2_OTG_DRR_CONTROL                                                                         0x1c99\n#define mmOTG2_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define mmOTG2_OTG_REQUEST_CONTROL                                                                     0x1c9a\n#define mmOTG2_OTG_REQUEST_CONTROL_BASE_IDX                                                            2\n#define mmOTG2_OTG_SPARE_REGISTER                                                                      0x1c9b\n#define mmOTG2_OTG_SPARE_REGISTER_BASE_IDX                                                             2\n\n\n\n\n#define mmOTG3_OTG_H_TOTAL                                                                             0x1caa\n#define mmOTG3_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define mmOTG3_OTG_H_BLANK_START_END                                                                   0x1cab\n#define mmOTG3_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG3_OTG_H_SYNC_A                                                                            0x1cac\n#define mmOTG3_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG3_OTG_H_SYNC_A_CNTL                                                                       0x1cad\n#define mmOTG3_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG3_OTG_H_TIMING_CNTL                                                                       0x1cae\n#define mmOTG3_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define mmOTG3_OTG_V_TOTAL                                                                             0x1caf\n#define mmOTG3_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define mmOTG3_OTG_V_TOTAL_MIN                                                                         0x1cb0\n#define mmOTG3_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define mmOTG3_OTG_V_TOTAL_MAX                                                                         0x1cb1\n#define mmOTG3_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define mmOTG3_OTG_V_TOTAL_MID                                                                         0x1cb2\n#define mmOTG3_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define mmOTG3_OTG_V_TOTAL_CONTROL                                                                     0x1cb3\n#define mmOTG3_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define mmOTG3_OTG_V_TOTAL_INT_STATUS                                                                  0x1cb4\n#define mmOTG3_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define mmOTG3_OTG_VSYNC_NOM_INT_STATUS                                                                0x1cb5\n#define mmOTG3_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define mmOTG3_OTG_V_BLANK_START_END                                                                   0x1cb6\n#define mmOTG3_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG3_OTG_V_SYNC_A                                                                            0x1cb7\n#define mmOTG3_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG3_OTG_V_SYNC_A_CNTL                                                                       0x1cb8\n#define mmOTG3_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG3_OTG_TRIGA_CNTL                                                                          0x1cb9\n#define mmOTG3_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define mmOTG3_OTG_TRIGA_MANUAL_TRIG                                                                   0x1cba\n#define mmOTG3_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG3_OTG_TRIGB_CNTL                                                                          0x1cbb\n#define mmOTG3_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define mmOTG3_OTG_TRIGB_MANUAL_TRIG                                                                   0x1cbc\n#define mmOTG3_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG3_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1cbd\n#define mmOTG3_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define mmOTG3_OTG_FLOW_CONTROL                                                                        0x1cbe\n#define mmOTG3_OTG_FLOW_CONTROL_BASE_IDX                                                               2\n#define mmOTG3_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1cbf\n#define mmOTG3_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define mmOTG3_OTG_AVSYNC_COUNTER                                                                      0x1cc0\n#define mmOTG3_OTG_AVSYNC_COUNTER_BASE_IDX                                                             2\n#define mmOTG3_OTG_CONTROL                                                                             0x1cc1\n#define mmOTG3_OTG_CONTROL_BASE_IDX                                                                    2\n#define mmOTG3_OTG_BLANK_CONTROL                                                                       0x1cc2\n#define mmOTG3_OTG_BLANK_CONTROL_BASE_IDX                                                              2\n#define mmOTG3_OTG_PIPE_ABORT_CONTROL                                                                  0x1cc3\n#define mmOTG3_OTG_PIPE_ABORT_CONTROL_BASE_IDX                                                         2\n#define mmOTG3_OTG_INTERLACE_CONTROL                                                                   0x1cc4\n#define mmOTG3_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define mmOTG3_OTG_INTERLACE_STATUS                                                                    0x1cc5\n#define mmOTG3_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define mmOTG3_OTG_FIELD_INDICATION_CONTROL                                                            0x1cc6\n#define mmOTG3_OTG_FIELD_INDICATION_CONTROL_BASE_IDX                                                   2\n#define mmOTG3_OTG_PIXEL_DATA_READBACK0                                                                0x1cc7\n#define mmOTG3_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define mmOTG3_OTG_PIXEL_DATA_READBACK1                                                                0x1cc8\n#define mmOTG3_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define mmOTG3_OTG_STATUS                                                                              0x1cc9\n#define mmOTG3_OTG_STATUS_BASE_IDX                                                                     2\n#define mmOTG3_OTG_STATUS_POSITION                                                                     0x1cca\n#define mmOTG3_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define mmOTG3_OTG_NOM_VERT_POSITION                                                                   0x1ccb\n#define mmOTG3_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define mmOTG3_OTG_STATUS_FRAME_COUNT                                                                  0x1ccc\n#define mmOTG3_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define mmOTG3_OTG_STATUS_VF_COUNT                                                                     0x1ccd\n#define mmOTG3_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define mmOTG3_OTG_STATUS_HV_COUNT                                                                     0x1cce\n#define mmOTG3_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define mmOTG3_OTG_COUNT_CONTROL                                                                       0x1ccf\n#define mmOTG3_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define mmOTG3_OTG_COUNT_RESET                                                                         0x1cd0\n#define mmOTG3_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define mmOTG3_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1cd1\n#define mmOTG3_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define mmOTG3_OTG_VERT_SYNC_CONTROL                                                                   0x1cd2\n#define mmOTG3_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define mmOTG3_OTG_STEREO_STATUS                                                                       0x1cd3\n#define mmOTG3_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define mmOTG3_OTG_STEREO_CONTROL                                                                      0x1cd4\n#define mmOTG3_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmOTG3_OTG_SNAPSHOT_STATUS                                                                     0x1cd5\n#define mmOTG3_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define mmOTG3_OTG_SNAPSHOT_CONTROL                                                                    0x1cd6\n#define mmOTG3_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define mmOTG3_OTG_SNAPSHOT_POSITION                                                                   0x1cd7\n#define mmOTG3_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define mmOTG3_OTG_SNAPSHOT_FRAME                                                                      0x1cd8\n#define mmOTG3_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define mmOTG3_OTG_INTERRUPT_CONTROL                                                                   0x1cd9\n#define mmOTG3_OTG_INTERRUPT_CONTROL_BASE_IDX                                                          2\n#define mmOTG3_OTG_UPDATE_LOCK                                                                         0x1cda\n#define mmOTG3_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define mmOTG3_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1cdb\n#define mmOTG3_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define mmOTG3_OTG_TEST_PATTERN_CONTROL                                                                0x1cdc\n#define mmOTG3_OTG_TEST_PATTERN_CONTROL_BASE_IDX                                                       2\n#define mmOTG3_OTG_TEST_PATTERN_PARAMETERS                                                             0x1cdd\n#define mmOTG3_OTG_TEST_PATTERN_PARAMETERS_BASE_IDX                                                    2\n#define mmOTG3_OTG_TEST_PATTERN_COLOR                                                                  0x1cde\n#define mmOTG3_OTG_TEST_PATTERN_COLOR_BASE_IDX                                                         2\n#define mmOTG3_OTG_MASTER_EN                                                                           0x1cdf\n#define mmOTG3_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define mmOTG3_OTG_BLANK_DATA_COLOR                                                                    0x1ce1\n#define mmOTG3_OTG_BLANK_DATA_COLOR_BASE_IDX                                                           2\n#define mmOTG3_OTG_BLANK_DATA_COLOR_EXT                                                                0x1ce2\n#define mmOTG3_OTG_BLANK_DATA_COLOR_EXT_BASE_IDX                                                       2\n#define mmOTG3_OTG_BLACK_COLOR                                                                         0x1ce3\n#define mmOTG3_OTG_BLACK_COLOR_BASE_IDX                                                                2\n#define mmOTG3_OTG_BLACK_COLOR_EXT                                                                     0x1ce4\n#define mmOTG3_OTG_BLACK_COLOR_EXT_BASE_IDX                                                            2\n#define mmOTG3_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1ce5\n#define mmOTG3_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define mmOTG3_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1ce6\n#define mmOTG3_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define mmOTG3_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1ce7\n#define mmOTG3_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define mmOTG3_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1ce8\n#define mmOTG3_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define mmOTG3_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1ce9\n#define mmOTG3_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define mmOTG3_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1cea\n#define mmOTG3_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define mmOTG3_OTG_CRC_CNTL                                                                            0x1ceb\n#define mmOTG3_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define mmOTG3_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1cec\n#define mmOTG3_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG3_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1ced\n#define mmOTG3_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG3_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1cee\n#define mmOTG3_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG3_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1cef\n#define mmOTG3_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG3_OTG_CRC0_DATA_RG                                                                        0x1cf0\n#define mmOTG3_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define mmOTG3_OTG_CRC0_DATA_B                                                                         0x1cf1\n#define mmOTG3_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define mmOTG3_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1cf2\n#define mmOTG3_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG3_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1cf3\n#define mmOTG3_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG3_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1cf4\n#define mmOTG3_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG3_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1cf5\n#define mmOTG3_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG3_OTG_CRC1_DATA_RG                                                                        0x1cf6\n#define mmOTG3_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define mmOTG3_OTG_CRC1_DATA_B                                                                         0x1cf7\n#define mmOTG3_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define mmOTG3_OTG_CRC2_DATA_RG                                                                        0x1cf8\n#define mmOTG3_OTG_CRC2_DATA_RG_BASE_IDX                                                               2\n#define mmOTG3_OTG_CRC2_DATA_B                                                                         0x1cf9\n#define mmOTG3_OTG_CRC2_DATA_B_BASE_IDX                                                                2\n#define mmOTG3_OTG_CRC3_DATA_RG                                                                        0x1cfa\n#define mmOTG3_OTG_CRC3_DATA_RG_BASE_IDX                                                               2\n#define mmOTG3_OTG_CRC3_DATA_B                                                                         0x1cfb\n#define mmOTG3_OTG_CRC3_DATA_B_BASE_IDX                                                                2\n#define mmOTG3_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1cfc\n#define mmOTG3_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmOTG3_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1cfd\n#define mmOTG3_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmOTG3_OTG_STATIC_SCREEN_CONTROL                                                               0x1d04\n#define mmOTG3_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define mmOTG3_OTG_3D_STRUCTURE_CONTROL                                                                0x1d05\n#define mmOTG3_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define mmOTG3_OTG_GSL_VSYNC_GAP                                                                       0x1d06\n#define mmOTG3_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define mmOTG3_OTG_MASTER_UPDATE_MODE                                                                  0x1d07\n#define mmOTG3_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define mmOTG3_OTG_CLOCK_CONTROL                                                                       0x1d08\n#define mmOTG3_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define mmOTG3_OTG_VSTARTUP_PARAM                                                                      0x1d09\n#define mmOTG3_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define mmOTG3_OTG_VUPDATE_PARAM                                                                       0x1d0a\n#define mmOTG3_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define mmOTG3_OTG_VREADY_PARAM                                                                        0x1d0b\n#define mmOTG3_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define mmOTG3_OTG_GLOBAL_SYNC_STATUS                                                                  0x1d0c\n#define mmOTG3_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define mmOTG3_OTG_MASTER_UPDATE_LOCK                                                                  0x1d0d\n#define mmOTG3_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define mmOTG3_OTG_GSL_CONTROL                                                                         0x1d0e\n#define mmOTG3_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define mmOTG3_OTG_GSL_WINDOW_X                                                                        0x1d0f\n#define mmOTG3_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define mmOTG3_OTG_GSL_WINDOW_Y                                                                        0x1d10\n#define mmOTG3_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define mmOTG3_OTG_VUPDATE_KEEPOUT                                                                     0x1d11\n#define mmOTG3_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define mmOTG3_OTG_GLOBAL_CONTROL0                                                                     0x1d12\n#define mmOTG3_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define mmOTG3_OTG_GLOBAL_CONTROL1                                                                     0x1d13\n#define mmOTG3_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define mmOTG3_OTG_GLOBAL_CONTROL2                                                                     0x1d14\n#define mmOTG3_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define mmOTG3_OTG_GLOBAL_CONTROL3                                                                     0x1d15\n#define mmOTG3_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define mmOTG3_OTG_TRIG_MANUAL_CONTROL                                                                 0x1d16\n#define mmOTG3_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define mmOTG3_OTG_MANUAL_FLOW_CONTROL                                                                 0x1d17\n#define mmOTG3_OTG_MANUAL_FLOW_CONTROL_BASE_IDX                                                        2\n#define mmOTG3_OTG_RANGE_TIMING_INT_STATUS                                                             0x1d18\n#define mmOTG3_OTG_RANGE_TIMING_INT_STATUS_BASE_IDX                                                    2\n#define mmOTG3_OTG_DRR_CONTROL                                                                         0x1d19\n#define mmOTG3_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define mmOTG3_OTG_REQUEST_CONTROL                                                                     0x1d1a\n#define mmOTG3_OTG_REQUEST_CONTROL_BASE_IDX                                                            2\n#define mmOTG3_OTG_SPARE_REGISTER                                                                      0x1d1b\n#define mmOTG3_OTG_SPARE_REGISTER_BASE_IDX                                                             2\n\n\n\n\n#define mmOTG4_OTG_H_TOTAL                                                                             0x1d2a\n#define mmOTG4_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define mmOTG4_OTG_H_BLANK_START_END                                                                   0x1d2b\n#define mmOTG4_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG4_OTG_H_SYNC_A                                                                            0x1d2c\n#define mmOTG4_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG4_OTG_H_SYNC_A_CNTL                                                                       0x1d2d\n#define mmOTG4_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG4_OTG_H_TIMING_CNTL                                                                       0x1d2e\n#define mmOTG4_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define mmOTG4_OTG_V_TOTAL                                                                             0x1d2f\n#define mmOTG4_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define mmOTG4_OTG_V_TOTAL_MIN                                                                         0x1d30\n#define mmOTG4_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define mmOTG4_OTG_V_TOTAL_MAX                                                                         0x1d31\n#define mmOTG4_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define mmOTG4_OTG_V_TOTAL_MID                                                                         0x1d32\n#define mmOTG4_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define mmOTG4_OTG_V_TOTAL_CONTROL                                                                     0x1d33\n#define mmOTG4_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define mmOTG4_OTG_V_TOTAL_INT_STATUS                                                                  0x1d34\n#define mmOTG4_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define mmOTG4_OTG_VSYNC_NOM_INT_STATUS                                                                0x1d35\n#define mmOTG4_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define mmOTG4_OTG_V_BLANK_START_END                                                                   0x1d36\n#define mmOTG4_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG4_OTG_V_SYNC_A                                                                            0x1d37\n#define mmOTG4_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG4_OTG_V_SYNC_A_CNTL                                                                       0x1d38\n#define mmOTG4_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG4_OTG_TRIGA_CNTL                                                                          0x1d39\n#define mmOTG4_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define mmOTG4_OTG_TRIGA_MANUAL_TRIG                                                                   0x1d3a\n#define mmOTG4_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG4_OTG_TRIGB_CNTL                                                                          0x1d3b\n#define mmOTG4_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define mmOTG4_OTG_TRIGB_MANUAL_TRIG                                                                   0x1d3c\n#define mmOTG4_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG4_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1d3d\n#define mmOTG4_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define mmOTG4_OTG_FLOW_CONTROL                                                                        0x1d3e\n#define mmOTG4_OTG_FLOW_CONTROL_BASE_IDX                                                               2\n#define mmOTG4_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1d3f\n#define mmOTG4_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define mmOTG4_OTG_AVSYNC_COUNTER                                                                      0x1d40\n#define mmOTG4_OTG_AVSYNC_COUNTER_BASE_IDX                                                             2\n#define mmOTG4_OTG_CONTROL                                                                             0x1d41\n#define mmOTG4_OTG_CONTROL_BASE_IDX                                                                    2\n#define mmOTG4_OTG_BLANK_CONTROL                                                                       0x1d42\n#define mmOTG4_OTG_BLANK_CONTROL_BASE_IDX                                                              2\n#define mmOTG4_OTG_PIPE_ABORT_CONTROL                                                                  0x1d43\n#define mmOTG4_OTG_PIPE_ABORT_CONTROL_BASE_IDX                                                         2\n#define mmOTG4_OTG_INTERLACE_CONTROL                                                                   0x1d44\n#define mmOTG4_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define mmOTG4_OTG_INTERLACE_STATUS                                                                    0x1d45\n#define mmOTG4_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define mmOTG4_OTG_FIELD_INDICATION_CONTROL                                                            0x1d46\n#define mmOTG4_OTG_FIELD_INDICATION_CONTROL_BASE_IDX                                                   2\n#define mmOTG4_OTG_PIXEL_DATA_READBACK0                                                                0x1d47\n#define mmOTG4_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define mmOTG4_OTG_PIXEL_DATA_READBACK1                                                                0x1d48\n#define mmOTG4_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define mmOTG4_OTG_STATUS                                                                              0x1d49\n#define mmOTG4_OTG_STATUS_BASE_IDX                                                                     2\n#define mmOTG4_OTG_STATUS_POSITION                                                                     0x1d4a\n#define mmOTG4_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define mmOTG4_OTG_NOM_VERT_POSITION                                                                   0x1d4b\n#define mmOTG4_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define mmOTG4_OTG_STATUS_FRAME_COUNT                                                                  0x1d4c\n#define mmOTG4_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define mmOTG4_OTG_STATUS_VF_COUNT                                                                     0x1d4d\n#define mmOTG4_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define mmOTG4_OTG_STATUS_HV_COUNT                                                                     0x1d4e\n#define mmOTG4_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define mmOTG4_OTG_COUNT_CONTROL                                                                       0x1d4f\n#define mmOTG4_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define mmOTG4_OTG_COUNT_RESET                                                                         0x1d50\n#define mmOTG4_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define mmOTG4_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1d51\n#define mmOTG4_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define mmOTG4_OTG_VERT_SYNC_CONTROL                                                                   0x1d52\n#define mmOTG4_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define mmOTG4_OTG_STEREO_STATUS                                                                       0x1d53\n#define mmOTG4_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define mmOTG4_OTG_STEREO_CONTROL                                                                      0x1d54\n#define mmOTG4_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmOTG4_OTG_SNAPSHOT_STATUS                                                                     0x1d55\n#define mmOTG4_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define mmOTG4_OTG_SNAPSHOT_CONTROL                                                                    0x1d56\n#define mmOTG4_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define mmOTG4_OTG_SNAPSHOT_POSITION                                                                   0x1d57\n#define mmOTG4_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define mmOTG4_OTG_SNAPSHOT_FRAME                                                                      0x1d58\n#define mmOTG4_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define mmOTG4_OTG_INTERRUPT_CONTROL                                                                   0x1d59\n#define mmOTG4_OTG_INTERRUPT_CONTROL_BASE_IDX                                                          2\n#define mmOTG4_OTG_UPDATE_LOCK                                                                         0x1d5a\n#define mmOTG4_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define mmOTG4_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1d5b\n#define mmOTG4_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define mmOTG4_OTG_TEST_PATTERN_CONTROL                                                                0x1d5c\n#define mmOTG4_OTG_TEST_PATTERN_CONTROL_BASE_IDX                                                       2\n#define mmOTG4_OTG_TEST_PATTERN_PARAMETERS                                                             0x1d5d\n#define mmOTG4_OTG_TEST_PATTERN_PARAMETERS_BASE_IDX                                                    2\n#define mmOTG4_OTG_TEST_PATTERN_COLOR                                                                  0x1d5e\n#define mmOTG4_OTG_TEST_PATTERN_COLOR_BASE_IDX                                                         2\n#define mmOTG4_OTG_MASTER_EN                                                                           0x1d5f\n#define mmOTG4_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define mmOTG4_OTG_BLANK_DATA_COLOR                                                                    0x1d61\n#define mmOTG4_OTG_BLANK_DATA_COLOR_BASE_IDX                                                           2\n#define mmOTG4_OTG_BLANK_DATA_COLOR_EXT                                                                0x1d62\n#define mmOTG4_OTG_BLANK_DATA_COLOR_EXT_BASE_IDX                                                       2\n#define mmOTG4_OTG_BLACK_COLOR                                                                         0x1d63\n#define mmOTG4_OTG_BLACK_COLOR_BASE_IDX                                                                2\n#define mmOTG4_OTG_BLACK_COLOR_EXT                                                                     0x1d64\n#define mmOTG4_OTG_BLACK_COLOR_EXT_BASE_IDX                                                            2\n#define mmOTG4_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1d65\n#define mmOTG4_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define mmOTG4_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1d66\n#define mmOTG4_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define mmOTG4_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1d67\n#define mmOTG4_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define mmOTG4_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1d68\n#define mmOTG4_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define mmOTG4_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1d69\n#define mmOTG4_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define mmOTG4_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1d6a\n#define mmOTG4_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define mmOTG4_OTG_CRC_CNTL                                                                            0x1d6b\n#define mmOTG4_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define mmOTG4_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1d6c\n#define mmOTG4_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG4_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1d6d\n#define mmOTG4_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG4_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1d6e\n#define mmOTG4_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG4_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1d6f\n#define mmOTG4_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG4_OTG_CRC0_DATA_RG                                                                        0x1d70\n#define mmOTG4_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define mmOTG4_OTG_CRC0_DATA_B                                                                         0x1d71\n#define mmOTG4_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define mmOTG4_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1d72\n#define mmOTG4_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG4_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1d73\n#define mmOTG4_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG4_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1d74\n#define mmOTG4_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG4_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1d75\n#define mmOTG4_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG4_OTG_CRC1_DATA_RG                                                                        0x1d76\n#define mmOTG4_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define mmOTG4_OTG_CRC1_DATA_B                                                                         0x1d77\n#define mmOTG4_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define mmOTG4_OTG_CRC2_DATA_RG                                                                        0x1d78\n#define mmOTG4_OTG_CRC2_DATA_RG_BASE_IDX                                                               2\n#define mmOTG4_OTG_CRC2_DATA_B                                                                         0x1d79\n#define mmOTG4_OTG_CRC2_DATA_B_BASE_IDX                                                                2\n#define mmOTG4_OTG_CRC3_DATA_RG                                                                        0x1d7a\n#define mmOTG4_OTG_CRC3_DATA_RG_BASE_IDX                                                               2\n#define mmOTG4_OTG_CRC3_DATA_B                                                                         0x1d7b\n#define mmOTG4_OTG_CRC3_DATA_B_BASE_IDX                                                                2\n#define mmOTG4_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1d7c\n#define mmOTG4_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmOTG4_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1d7d\n#define mmOTG4_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmOTG4_OTG_STATIC_SCREEN_CONTROL                                                               0x1d84\n#define mmOTG4_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define mmOTG4_OTG_3D_STRUCTURE_CONTROL                                                                0x1d85\n#define mmOTG4_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define mmOTG4_OTG_GSL_VSYNC_GAP                                                                       0x1d86\n#define mmOTG4_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define mmOTG4_OTG_MASTER_UPDATE_MODE                                                                  0x1d87\n#define mmOTG4_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define mmOTG4_OTG_CLOCK_CONTROL                                                                       0x1d88\n#define mmOTG4_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define mmOTG4_OTG_VSTARTUP_PARAM                                                                      0x1d89\n#define mmOTG4_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define mmOTG4_OTG_VUPDATE_PARAM                                                                       0x1d8a\n#define mmOTG4_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define mmOTG4_OTG_VREADY_PARAM                                                                        0x1d8b\n#define mmOTG4_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define mmOTG4_OTG_GLOBAL_SYNC_STATUS                                                                  0x1d8c\n#define mmOTG4_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define mmOTG4_OTG_MASTER_UPDATE_LOCK                                                                  0x1d8d\n#define mmOTG4_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define mmOTG4_OTG_GSL_CONTROL                                                                         0x1d8e\n#define mmOTG4_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define mmOTG4_OTG_GSL_WINDOW_X                                                                        0x1d8f\n#define mmOTG4_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define mmOTG4_OTG_GSL_WINDOW_Y                                                                        0x1d90\n#define mmOTG4_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define mmOTG4_OTG_VUPDATE_KEEPOUT                                                                     0x1d91\n#define mmOTG4_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define mmOTG4_OTG_GLOBAL_CONTROL0                                                                     0x1d92\n#define mmOTG4_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define mmOTG4_OTG_GLOBAL_CONTROL1                                                                     0x1d93\n#define mmOTG4_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define mmOTG4_OTG_GLOBAL_CONTROL2                                                                     0x1d94\n#define mmOTG4_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define mmOTG4_OTG_GLOBAL_CONTROL3                                                                     0x1d95\n#define mmOTG4_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define mmOTG4_OTG_TRIG_MANUAL_CONTROL                                                                 0x1d96\n#define mmOTG4_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define mmOTG4_OTG_MANUAL_FLOW_CONTROL                                                                 0x1d97\n#define mmOTG4_OTG_MANUAL_FLOW_CONTROL_BASE_IDX                                                        2\n#define mmOTG4_OTG_RANGE_TIMING_INT_STATUS                                                             0x1d98\n#define mmOTG4_OTG_RANGE_TIMING_INT_STATUS_BASE_IDX                                                    2\n#define mmOTG4_OTG_DRR_CONTROL                                                                         0x1d99\n#define mmOTG4_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define mmOTG4_OTG_REQUEST_CONTROL                                                                     0x1d9a\n#define mmOTG4_OTG_REQUEST_CONTROL_BASE_IDX                                                            2\n#define mmOTG4_OTG_SPARE_REGISTER                                                                      0x1d9b\n#define mmOTG4_OTG_SPARE_REGISTER_BASE_IDX                                                             2\n\n\n\n\n#define mmOTG5_OTG_H_TOTAL                                                                             0x1daa\n#define mmOTG5_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define mmOTG5_OTG_H_BLANK_START_END                                                                   0x1dab\n#define mmOTG5_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG5_OTG_H_SYNC_A                                                                            0x1dac\n#define mmOTG5_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG5_OTG_H_SYNC_A_CNTL                                                                       0x1dad\n#define mmOTG5_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG5_OTG_H_TIMING_CNTL                                                                       0x1dae\n#define mmOTG5_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define mmOTG5_OTG_V_TOTAL                                                                             0x1daf\n#define mmOTG5_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define mmOTG5_OTG_V_TOTAL_MIN                                                                         0x1db0\n#define mmOTG5_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define mmOTG5_OTG_V_TOTAL_MAX                                                                         0x1db1\n#define mmOTG5_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define mmOTG5_OTG_V_TOTAL_MID                                                                         0x1db2\n#define mmOTG5_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define mmOTG5_OTG_V_TOTAL_CONTROL                                                                     0x1db3\n#define mmOTG5_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define mmOTG5_OTG_V_TOTAL_INT_STATUS                                                                  0x1db4\n#define mmOTG5_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define mmOTG5_OTG_VSYNC_NOM_INT_STATUS                                                                0x1db5\n#define mmOTG5_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define mmOTG5_OTG_V_BLANK_START_END                                                                   0x1db6\n#define mmOTG5_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define mmOTG5_OTG_V_SYNC_A                                                                            0x1db7\n#define mmOTG5_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define mmOTG5_OTG_V_SYNC_A_CNTL                                                                       0x1db8\n#define mmOTG5_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define mmOTG5_OTG_TRIGA_CNTL                                                                          0x1db9\n#define mmOTG5_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define mmOTG5_OTG_TRIGA_MANUAL_TRIG                                                                   0x1dba\n#define mmOTG5_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG5_OTG_TRIGB_CNTL                                                                          0x1dbb\n#define mmOTG5_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define mmOTG5_OTG_TRIGB_MANUAL_TRIG                                                                   0x1dbc\n#define mmOTG5_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define mmOTG5_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1dbd\n#define mmOTG5_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define mmOTG5_OTG_FLOW_CONTROL                                                                        0x1dbe\n#define mmOTG5_OTG_FLOW_CONTROL_BASE_IDX                                                               2\n#define mmOTG5_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1dbf\n#define mmOTG5_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define mmOTG5_OTG_AVSYNC_COUNTER                                                                      0x1dc0\n#define mmOTG5_OTG_AVSYNC_COUNTER_BASE_IDX                                                             2\n#define mmOTG5_OTG_CONTROL                                                                             0x1dc1\n#define mmOTG5_OTG_CONTROL_BASE_IDX                                                                    2\n#define mmOTG5_OTG_BLANK_CONTROL                                                                       0x1dc2\n#define mmOTG5_OTG_BLANK_CONTROL_BASE_IDX                                                              2\n#define mmOTG5_OTG_PIPE_ABORT_CONTROL                                                                  0x1dc3\n#define mmOTG5_OTG_PIPE_ABORT_CONTROL_BASE_IDX                                                         2\n#define mmOTG5_OTG_INTERLACE_CONTROL                                                                   0x1dc4\n#define mmOTG5_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define mmOTG5_OTG_INTERLACE_STATUS                                                                    0x1dc5\n#define mmOTG5_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define mmOTG5_OTG_FIELD_INDICATION_CONTROL                                                            0x1dc6\n#define mmOTG5_OTG_FIELD_INDICATION_CONTROL_BASE_IDX                                                   2\n#define mmOTG5_OTG_PIXEL_DATA_READBACK0                                                                0x1dc7\n#define mmOTG5_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define mmOTG5_OTG_PIXEL_DATA_READBACK1                                                                0x1dc8\n#define mmOTG5_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define mmOTG5_OTG_STATUS                                                                              0x1dc9\n#define mmOTG5_OTG_STATUS_BASE_IDX                                                                     2\n#define mmOTG5_OTG_STATUS_POSITION                                                                     0x1dca\n#define mmOTG5_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define mmOTG5_OTG_NOM_VERT_POSITION                                                                   0x1dcb\n#define mmOTG5_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define mmOTG5_OTG_STATUS_FRAME_COUNT                                                                  0x1dcc\n#define mmOTG5_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define mmOTG5_OTG_STATUS_VF_COUNT                                                                     0x1dcd\n#define mmOTG5_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define mmOTG5_OTG_STATUS_HV_COUNT                                                                     0x1dce\n#define mmOTG5_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define mmOTG5_OTG_COUNT_CONTROL                                                                       0x1dcf\n#define mmOTG5_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define mmOTG5_OTG_COUNT_RESET                                                                         0x1dd0\n#define mmOTG5_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define mmOTG5_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1dd1\n#define mmOTG5_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define mmOTG5_OTG_VERT_SYNC_CONTROL                                                                   0x1dd2\n#define mmOTG5_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define mmOTG5_OTG_STEREO_STATUS                                                                       0x1dd3\n#define mmOTG5_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define mmOTG5_OTG_STEREO_CONTROL                                                                      0x1dd4\n#define mmOTG5_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define mmOTG5_OTG_SNAPSHOT_STATUS                                                                     0x1dd5\n#define mmOTG5_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define mmOTG5_OTG_SNAPSHOT_CONTROL                                                                    0x1dd6\n#define mmOTG5_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define mmOTG5_OTG_SNAPSHOT_POSITION                                                                   0x1dd7\n#define mmOTG5_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define mmOTG5_OTG_SNAPSHOT_FRAME                                                                      0x1dd8\n#define mmOTG5_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define mmOTG5_OTG_INTERRUPT_CONTROL                                                                   0x1dd9\n#define mmOTG5_OTG_INTERRUPT_CONTROL_BASE_IDX                                                          2\n#define mmOTG5_OTG_UPDATE_LOCK                                                                         0x1dda\n#define mmOTG5_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define mmOTG5_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1ddb\n#define mmOTG5_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define mmOTG5_OTG_TEST_PATTERN_CONTROL                                                                0x1ddc\n#define mmOTG5_OTG_TEST_PATTERN_CONTROL_BASE_IDX                                                       2\n#define mmOTG5_OTG_TEST_PATTERN_PARAMETERS                                                             0x1ddd\n#define mmOTG5_OTG_TEST_PATTERN_PARAMETERS_BASE_IDX                                                    2\n#define mmOTG5_OTG_TEST_PATTERN_COLOR                                                                  0x1dde\n#define mmOTG5_OTG_TEST_PATTERN_COLOR_BASE_IDX                                                         2\n#define mmOTG5_OTG_MASTER_EN                                                                           0x1ddf\n#define mmOTG5_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define mmOTG5_OTG_BLANK_DATA_COLOR                                                                    0x1de1\n#define mmOTG5_OTG_BLANK_DATA_COLOR_BASE_IDX                                                           2\n#define mmOTG5_OTG_BLANK_DATA_COLOR_EXT                                                                0x1de2\n#define mmOTG5_OTG_BLANK_DATA_COLOR_EXT_BASE_IDX                                                       2\n#define mmOTG5_OTG_BLACK_COLOR                                                                         0x1de3\n#define mmOTG5_OTG_BLACK_COLOR_BASE_IDX                                                                2\n#define mmOTG5_OTG_BLACK_COLOR_EXT                                                                     0x1de4\n#define mmOTG5_OTG_BLACK_COLOR_EXT_BASE_IDX                                                            2\n#define mmOTG5_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1de5\n#define mmOTG5_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define mmOTG5_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1de6\n#define mmOTG5_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define mmOTG5_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1de7\n#define mmOTG5_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define mmOTG5_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1de8\n#define mmOTG5_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define mmOTG5_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1de9\n#define mmOTG5_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define mmOTG5_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1dea\n#define mmOTG5_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define mmOTG5_OTG_CRC_CNTL                                                                            0x1deb\n#define mmOTG5_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define mmOTG5_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1dec\n#define mmOTG5_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG5_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1ded\n#define mmOTG5_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG5_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1dee\n#define mmOTG5_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG5_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1def\n#define mmOTG5_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG5_OTG_CRC0_DATA_RG                                                                        0x1df0\n#define mmOTG5_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define mmOTG5_OTG_CRC0_DATA_B                                                                         0x1df1\n#define mmOTG5_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define mmOTG5_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1df2\n#define mmOTG5_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG5_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1df3\n#define mmOTG5_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG5_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1df4\n#define mmOTG5_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define mmOTG5_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1df5\n#define mmOTG5_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define mmOTG5_OTG_CRC1_DATA_RG                                                                        0x1df6\n#define mmOTG5_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define mmOTG5_OTG_CRC1_DATA_B                                                                         0x1df7\n#define mmOTG5_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define mmOTG5_OTG_CRC2_DATA_RG                                                                        0x1df8\n#define mmOTG5_OTG_CRC2_DATA_RG_BASE_IDX                                                               2\n#define mmOTG5_OTG_CRC2_DATA_B                                                                         0x1df9\n#define mmOTG5_OTG_CRC2_DATA_B_BASE_IDX                                                                2\n#define mmOTG5_OTG_CRC3_DATA_RG                                                                        0x1dfa\n#define mmOTG5_OTG_CRC3_DATA_RG_BASE_IDX                                                               2\n#define mmOTG5_OTG_CRC3_DATA_B                                                                         0x1dfb\n#define mmOTG5_OTG_CRC3_DATA_B_BASE_IDX                                                                2\n#define mmOTG5_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1dfc\n#define mmOTG5_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define mmOTG5_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1dfd\n#define mmOTG5_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define mmOTG5_OTG_STATIC_SCREEN_CONTROL                                                               0x1e04\n#define mmOTG5_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define mmOTG5_OTG_3D_STRUCTURE_CONTROL                                                                0x1e05\n#define mmOTG5_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define mmOTG5_OTG_GSL_VSYNC_GAP                                                                       0x1e06\n#define mmOTG5_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define mmOTG5_OTG_MASTER_UPDATE_MODE                                                                  0x1e07\n#define mmOTG5_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define mmOTG5_OTG_CLOCK_CONTROL                                                                       0x1e08\n#define mmOTG5_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define mmOTG5_OTG_VSTARTUP_PARAM                                                                      0x1e09\n#define mmOTG5_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define mmOTG5_OTG_VUPDATE_PARAM                                                                       0x1e0a\n#define mmOTG5_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define mmOTG5_OTG_VREADY_PARAM                                                                        0x1e0b\n#define mmOTG5_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define mmOTG5_OTG_GLOBAL_SYNC_STATUS                                                                  0x1e0c\n#define mmOTG5_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define mmOTG5_OTG_MASTER_UPDATE_LOCK                                                                  0x1e0d\n#define mmOTG5_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define mmOTG5_OTG_GSL_CONTROL                                                                         0x1e0e\n#define mmOTG5_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define mmOTG5_OTG_GSL_WINDOW_X                                                                        0x1e0f\n#define mmOTG5_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define mmOTG5_OTG_GSL_WINDOW_Y                                                                        0x1e10\n#define mmOTG5_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define mmOTG5_OTG_VUPDATE_KEEPOUT                                                                     0x1e11\n#define mmOTG5_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define mmOTG5_OTG_GLOBAL_CONTROL0                                                                     0x1e12\n#define mmOTG5_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define mmOTG5_OTG_GLOBAL_CONTROL1                                                                     0x1e13\n#define mmOTG5_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define mmOTG5_OTG_GLOBAL_CONTROL2                                                                     0x1e14\n#define mmOTG5_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define mmOTG5_OTG_GLOBAL_CONTROL3                                                                     0x1e15\n#define mmOTG5_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define mmOTG5_OTG_TRIG_MANUAL_CONTROL                                                                 0x1e16\n#define mmOTG5_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define mmOTG5_OTG_MANUAL_FLOW_CONTROL                                                                 0x1e17\n#define mmOTG5_OTG_MANUAL_FLOW_CONTROL_BASE_IDX                                                        2\n#define mmOTG5_OTG_RANGE_TIMING_INT_STATUS                                                             0x1e18\n#define mmOTG5_OTG_RANGE_TIMING_INT_STATUS_BASE_IDX                                                    2\n#define mmOTG5_OTG_DRR_CONTROL                                                                         0x1e19\n#define mmOTG5_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define mmOTG5_OTG_REQUEST_CONTROL                                                                     0x1e1a\n#define mmOTG5_OTG_REQUEST_CONTROL_BASE_IDX                                                            2\n#define mmOTG5_OTG_SPARE_REGISTER                                                                      0x1e1b\n#define mmOTG5_OTG_SPARE_REGISTER_BASE_IDX                                                             2\n\n\n\n\n#define mmDWB_SOURCE_SELECT                                                                            0x1e2a\n#define mmDWB_SOURCE_SELECT_BASE_IDX                                                                   2\n#define mmGSL_SOURCE_SELECT                                                                            0x1e2b\n#define mmGSL_SOURCE_SELECT_BASE_IDX                                                                   2\n#define mmOPTC_CLOCK_CONTROL                                                                           0x1e2c\n#define mmOPTC_CLOCK_CONTROL_BASE_IDX                                                                  2\n#define mmOPTC_MISC_SPARE_REGISTER                                                                     0x1e2d\n#define mmOPTC_MISC_SPARE_REGISTER_BASE_IDX                                                            2\n\n\n\n\n#define mmDC_PERFMON18_PERFCOUNTER_CNTL                                                                0x1e6a\n#define mmDC_PERFMON18_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON18_PERFCOUNTER_CNTL2                                                               0x1e6b\n#define mmDC_PERFMON18_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON18_PERFCOUNTER_STATE                                                               0x1e6c\n#define mmDC_PERFMON18_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON18_PERFMON_CNTL                                                                    0x1e6d\n#define mmDC_PERFMON18_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON18_PERFMON_CNTL2                                                                   0x1e6e\n#define mmDC_PERFMON18_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON18_PERFMON_CVALUE_INT_MISC                                                         0x1e6f\n#define mmDC_PERFMON18_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON18_PERFMON_CVALUE_LOW                                                              0x1e70\n#define mmDC_PERFMON18_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON18_PERFMON_HI                                                                      0x1e71\n#define mmDC_PERFMON18_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON18_PERFMON_LOW                                                                     0x1e72\n#define mmDC_PERFMON18_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmDAC_ENABLE                                                                                   0x1e76\n#define mmDAC_ENABLE_BASE_IDX                                                                          2\n#define mmDAC_SOURCE_SELECT                                                                            0x1e77\n#define mmDAC_SOURCE_SELECT_BASE_IDX                                                                   2\n#define mmDAC_CRC_EN                                                                                   0x1e78\n#define mmDAC_CRC_EN_BASE_IDX                                                                          2\n#define mmDAC_CRC_CONTROL                                                                              0x1e79\n#define mmDAC_CRC_CONTROL_BASE_IDX                                                                     2\n#define mmDAC_CRC_SIG_RGB_MASK                                                                         0x1e7a\n#define mmDAC_CRC_SIG_RGB_MASK_BASE_IDX                                                                2\n#define mmDAC_CRC_SIG_CONTROL_MASK                                                                     0x1e7b\n#define mmDAC_CRC_SIG_CONTROL_MASK_BASE_IDX                                                            2\n#define mmDAC_CRC_SIG_RGB                                                                              0x1e7c\n#define mmDAC_CRC_SIG_RGB_BASE_IDX                                                                     2\n#define mmDAC_CRC_SIG_CONTROL                                                                          0x1e7d\n#define mmDAC_CRC_SIG_CONTROL_BASE_IDX                                                                 2\n#define mmDAC_SYNC_TRISTATE_CONTROL                                                                    0x1e7e\n#define mmDAC_SYNC_TRISTATE_CONTROL_BASE_IDX                                                           2\n#define mmDAC_STEREOSYNC_SELECT                                                                        0x1e7f\n#define mmDAC_STEREOSYNC_SELECT_BASE_IDX                                                               2\n#define mmDAC_AUTODETECT_CONTROL                                                                       0x1e80\n#define mmDAC_AUTODETECT_CONTROL_BASE_IDX                                                              2\n#define mmDAC_AUTODETECT_CONTROL2                                                                      0x1e81\n#define mmDAC_AUTODETECT_CONTROL2_BASE_IDX                                                             2\n#define mmDAC_AUTODETECT_CONTROL3                                                                      0x1e82\n#define mmDAC_AUTODETECT_CONTROL3_BASE_IDX                                                             2\n#define mmDAC_AUTODETECT_STATUS                                                                        0x1e83\n#define mmDAC_AUTODETECT_STATUS_BASE_IDX                                                               2\n#define mmDAC_AUTODETECT_INT_CONTROL                                                                   0x1e84\n#define mmDAC_AUTODETECT_INT_CONTROL_BASE_IDX                                                          2\n#define mmDAC_FORCE_OUTPUT_CNTL                                                                        0x1e85\n#define mmDAC_FORCE_OUTPUT_CNTL_BASE_IDX                                                               2\n#define mmDAC_FORCE_DATA                                                                               0x1e86\n#define mmDAC_FORCE_DATA_BASE_IDX                                                                      2\n#define mmDAC_POWERDOWN                                                                                0x1e87\n#define mmDAC_POWERDOWN_BASE_IDX                                                                       2\n#define mmDAC_CONTROL                                                                                  0x1e88\n#define mmDAC_CONTROL_BASE_IDX                                                                         2\n#define mmDAC_COMPARATOR_ENABLE                                                                        0x1e89\n#define mmDAC_COMPARATOR_ENABLE_BASE_IDX                                                               2\n#define mmDAC_COMPARATOR_OUTPUT                                                                        0x1e8a\n#define mmDAC_COMPARATOR_OUTPUT_BASE_IDX                                                               2\n#define mmDAC_PWR_CNTL                                                                                 0x1e8b\n#define mmDAC_PWR_CNTL_BASE_IDX                                                                        2\n#define mmDAC_DFT_CONFIG                                                                               0x1e8c\n#define mmDAC_DFT_CONFIG_BASE_IDX                                                                      2\n#define mmDAC_FIFO_STATUS                                                                              0x1e8d\n#define mmDAC_FIFO_STATUS_BASE_IDX                                                                     2\n\n\n\n\n#define mmDC_I2C_CONTROL                                                                               0x1e98\n#define mmDC_I2C_CONTROL_BASE_IDX                                                                      2\n#define mmDC_I2C_ARBITRATION                                                                           0x1e99\n#define mmDC_I2C_ARBITRATION_BASE_IDX                                                                  2\n#define mmDC_I2C_INTERRUPT_CONTROL                                                                     0x1e9a\n#define mmDC_I2C_INTERRUPT_CONTROL_BASE_IDX                                                            2\n#define mmDC_I2C_SW_STATUS                                                                             0x1e9b\n#define mmDC_I2C_SW_STATUS_BASE_IDX                                                                    2\n#define mmDC_I2C_DDC1_HW_STATUS                                                                        0x1e9c\n#define mmDC_I2C_DDC1_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC2_HW_STATUS                                                                        0x1e9d\n#define mmDC_I2C_DDC2_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC3_HW_STATUS                                                                        0x1e9e\n#define mmDC_I2C_DDC3_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC4_HW_STATUS                                                                        0x1e9f\n#define mmDC_I2C_DDC4_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC5_HW_STATUS                                                                        0x1ea0\n#define mmDC_I2C_DDC5_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC6_HW_STATUS                                                                        0x1ea1\n#define mmDC_I2C_DDC6_HW_STATUS_BASE_IDX                                                               2\n#define mmDC_I2C_DDC1_SPEED                                                                            0x1ea2\n#define mmDC_I2C_DDC1_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC1_SETUP                                                                            0x1ea3\n#define mmDC_I2C_DDC1_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC2_SPEED                                                                            0x1ea4\n#define mmDC_I2C_DDC2_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC2_SETUP                                                                            0x1ea5\n#define mmDC_I2C_DDC2_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC3_SPEED                                                                            0x1ea6\n#define mmDC_I2C_DDC3_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC3_SETUP                                                                            0x1ea7\n#define mmDC_I2C_DDC3_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC4_SPEED                                                                            0x1ea8\n#define mmDC_I2C_DDC4_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC4_SETUP                                                                            0x1ea9\n#define mmDC_I2C_DDC4_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC5_SPEED                                                                            0x1eaa\n#define mmDC_I2C_DDC5_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC5_SETUP                                                                            0x1eab\n#define mmDC_I2C_DDC5_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC6_SPEED                                                                            0x1eac\n#define mmDC_I2C_DDC6_SPEED_BASE_IDX                                                                   2\n#define mmDC_I2C_DDC6_SETUP                                                                            0x1ead\n#define mmDC_I2C_DDC6_SETUP_BASE_IDX                                                                   2\n#define mmDC_I2C_TRANSACTION0                                                                          0x1eae\n#define mmDC_I2C_TRANSACTION0_BASE_IDX                                                                 2\n#define mmDC_I2C_TRANSACTION1                                                                          0x1eaf\n#define mmDC_I2C_TRANSACTION1_BASE_IDX                                                                 2\n#define mmDC_I2C_TRANSACTION2                                                                          0x1eb0\n#define mmDC_I2C_TRANSACTION2_BASE_IDX                                                                 2\n#define mmDC_I2C_TRANSACTION3                                                                          0x1eb1\n#define mmDC_I2C_TRANSACTION3_BASE_IDX                                                                 2\n#define mmDC_I2C_DATA                                                                                  0x1eb2\n#define mmDC_I2C_DATA_BASE_IDX                                                                         2\n#define mmDC_I2C_DDCVGA_HW_STATUS                                                                      0x1eb3\n#define mmDC_I2C_DDCVGA_HW_STATUS_BASE_IDX                                                             2\n#define mmDC_I2C_DDCVGA_SPEED                                                                          0x1eb4\n#define mmDC_I2C_DDCVGA_SPEED_BASE_IDX                                                                 2\n#define mmDC_I2C_DDCVGA_SETUP                                                                          0x1eb5\n#define mmDC_I2C_DDCVGA_SETUP_BASE_IDX                                                                 2\n#define mmDC_I2C_EDID_DETECT_CTRL                                                                      0x1eb6\n#define mmDC_I2C_EDID_DETECT_CTRL_BASE_IDX                                                             2\n#define mmDC_I2C_READ_REQUEST_INTERRUPT                                                                0x1eb7\n#define mmDC_I2C_READ_REQUEST_INTERRUPT_BASE_IDX                                                       2\n\n\n\n\n#define mmGENERIC_I2C_CONTROL                                                                          0x1eb8\n#define mmGENERIC_I2C_CONTROL_BASE_IDX                                                                 2\n#define mmGENERIC_I2C_INTERRUPT_CONTROL                                                                0x1eb9\n#define mmGENERIC_I2C_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmGENERIC_I2C_STATUS                                                                           0x1eba\n#define mmGENERIC_I2C_STATUS_BASE_IDX                                                                  2\n#define mmGENERIC_I2C_SPEED                                                                            0x1ebb\n#define mmGENERIC_I2C_SPEED_BASE_IDX                                                                   2\n#define mmGENERIC_I2C_SETUP                                                                            0x1ebc\n#define mmGENERIC_I2C_SETUP_BASE_IDX                                                                   2\n#define mmGENERIC_I2C_TRANSACTION                                                                      0x1ebd\n#define mmGENERIC_I2C_TRANSACTION_BASE_IDX                                                             2\n#define mmGENERIC_I2C_DATA                                                                             0x1ebe\n#define mmGENERIC_I2C_DATA_BASE_IDX                                                                    2\n#define mmGENERIC_I2C_PIN_SELECTION                                                                    0x1ebf\n#define mmGENERIC_I2C_PIN_SELECTION_BASE_IDX                                                           2\n\n\n\n\n#define mmDIO_SCRATCH0                                                                                 0x1eca\n#define mmDIO_SCRATCH0_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH1                                                                                 0x1ecb\n#define mmDIO_SCRATCH1_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH2                                                                                 0x1ecc\n#define mmDIO_SCRATCH2_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH3                                                                                 0x1ecd\n#define mmDIO_SCRATCH3_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH4                                                                                 0x1ece\n#define mmDIO_SCRATCH4_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH5                                                                                 0x1ecf\n#define mmDIO_SCRATCH5_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH6                                                                                 0x1ed0\n#define mmDIO_SCRATCH6_BASE_IDX                                                                        2\n#define mmDIO_SCRATCH7                                                                                 0x1ed1\n#define mmDIO_SCRATCH7_BASE_IDX                                                                        2\n#define mmDCE_VCE_CONTROL                                                                              0x1ed2\n#define mmDCE_VCE_CONTROL_BASE_IDX                                                                     2\n#define mmDIO_MEM_PWR_STATUS                                                                           0x1edd\n#define mmDIO_MEM_PWR_STATUS_BASE_IDX                                                                  2\n#define mmDIO_MEM_PWR_CTRL                                                                             0x1ede\n#define mmDIO_MEM_PWR_CTRL_BASE_IDX                                                                    2\n#define mmDIO_MEM_PWR_CTRL2                                                                            0x1edf\n#define mmDIO_MEM_PWR_CTRL2_BASE_IDX                                                                   2\n#define mmDIO_CLK_CNTL                                                                                 0x1ee0\n#define mmDIO_CLK_CNTL_BASE_IDX                                                                        2\n#define mmDIO_POWER_MANAGEMENT_CNTL                                                                    0x1ee4\n#define mmDIO_POWER_MANAGEMENT_CNTL_BASE_IDX                                                           2\n#define mmDIO_STEREOSYNC_SEL                                                                           0x1eea\n#define mmDIO_STEREOSYNC_SEL_BASE_IDX                                                                  2\n#define mmDIO_SOFT_RESET                                                                               0x1eed\n#define mmDIO_SOFT_RESET_BASE_IDX                                                                      2\n#define mmDIG_SOFT_RESET                                                                               0x1eee\n#define mmDIG_SOFT_RESET_BASE_IDX                                                                      2\n#define mmDIO_MEM_PWR_STATUS1                                                                          0x1ef0\n#define mmDIO_MEM_PWR_STATUS1_BASE_IDX                                                                 2\n#define mmDIO_CLK_CNTL2                                                                                0x1ef2\n#define mmDIO_CLK_CNTL2_BASE_IDX                                                                       2\n#define mmDIO_CLK_CNTL3                                                                                0x1ef3\n#define mmDIO_CLK_CNTL3_BASE_IDX                                                                       2\n#define mmDIO_HDMI_RXSTATUS_TIMER_CONTROL                                                              0x1eff\n#define mmDIO_HDMI_RXSTATUS_TIMER_CONTROL_BASE_IDX                                                     2\n#define mmDIO_PSP_INTERRUPT_STATUS                                                                     0x1f00\n#define mmDIO_PSP_INTERRUPT_STATUS_BASE_IDX                                                            2\n#define mmDIO_PSP_INTERRUPT_CLEAR                                                                      0x1f01\n#define mmDIO_PSP_INTERRUPT_CLEAR_BASE_IDX                                                             2\n#define mmDIO_GENERIC_INTERRUPT_MESSAGE                                                                0x1f02\n#define mmDIO_GENERIC_INTERRUPT_MESSAGE_BASE_IDX                                                       2\n#define mmDIO_GENERIC_INTERRUPT_CLEAR                                                                  0x1f03\n#define mmDIO_GENERIC_INTERRUPT_CLEAR_BASE_IDX                                                         2\n\n\n\n\n#define mmHPD0_DC_HPD_INT_STATUS                                                                       0x1f14\n#define mmHPD0_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD0_DC_HPD_INT_CONTROL                                                                      0x1f15\n#define mmHPD0_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD0_DC_HPD_CONTROL                                                                          0x1f16\n#define mmHPD0_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD0_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f17\n#define mmHPD0_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD0_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f18\n#define mmHPD0_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmHPD1_DC_HPD_INT_STATUS                                                                       0x1f1c\n#define mmHPD1_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD1_DC_HPD_INT_CONTROL                                                                      0x1f1d\n#define mmHPD1_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD1_DC_HPD_CONTROL                                                                          0x1f1e\n#define mmHPD1_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD1_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f1f\n#define mmHPD1_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD1_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f20\n#define mmHPD1_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmHPD2_DC_HPD_INT_STATUS                                                                       0x1f24\n#define mmHPD2_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD2_DC_HPD_INT_CONTROL                                                                      0x1f25\n#define mmHPD2_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD2_DC_HPD_CONTROL                                                                          0x1f26\n#define mmHPD2_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD2_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f27\n#define mmHPD2_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD2_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f28\n#define mmHPD2_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmHPD3_DC_HPD_INT_STATUS                                                                       0x1f2c\n#define mmHPD3_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD3_DC_HPD_INT_CONTROL                                                                      0x1f2d\n#define mmHPD3_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD3_DC_HPD_CONTROL                                                                          0x1f2e\n#define mmHPD3_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD3_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f2f\n#define mmHPD3_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD3_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f30\n#define mmHPD3_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmHPD4_DC_HPD_INT_STATUS                                                                       0x1f34\n#define mmHPD4_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD4_DC_HPD_INT_CONTROL                                                                      0x1f35\n#define mmHPD4_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD4_DC_HPD_CONTROL                                                                          0x1f36\n#define mmHPD4_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD4_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f37\n#define mmHPD4_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD4_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f38\n#define mmHPD4_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmHPD5_DC_HPD_INT_STATUS                                                                       0x1f3c\n#define mmHPD5_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define mmHPD5_DC_HPD_INT_CONTROL                                                                      0x1f3d\n#define mmHPD5_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define mmHPD5_DC_HPD_CONTROL                                                                          0x1f3e\n#define mmHPD5_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define mmHPD5_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f3f\n#define mmHPD5_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define mmHPD5_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f40\n#define mmHPD5_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define mmDC_PERFMON19_PERFCOUNTER_CNTL                                                                0x1f44\n#define mmDC_PERFMON19_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define mmDC_PERFMON19_PERFCOUNTER_CNTL2                                                               0x1f45\n#define mmDC_PERFMON19_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define mmDC_PERFMON19_PERFCOUNTER_STATE                                                               0x1f46\n#define mmDC_PERFMON19_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define mmDC_PERFMON19_PERFMON_CNTL                                                                    0x1f47\n#define mmDC_PERFMON19_PERFMON_CNTL_BASE_IDX                                                           2\n#define mmDC_PERFMON19_PERFMON_CNTL2                                                                   0x1f48\n#define mmDC_PERFMON19_PERFMON_CNTL2_BASE_IDX                                                          2\n#define mmDC_PERFMON19_PERFMON_CVALUE_INT_MISC                                                         0x1f49\n#define mmDC_PERFMON19_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define mmDC_PERFMON19_PERFMON_CVALUE_LOW                                                              0x1f4a\n#define mmDC_PERFMON19_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define mmDC_PERFMON19_PERFMON_HI                                                                      0x1f4b\n#define mmDC_PERFMON19_PERFMON_HI_BASE_IDX                                                             2\n#define mmDC_PERFMON19_PERFMON_LOW                                                                     0x1f4c\n#define mmDC_PERFMON19_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define mmDP_AUX0_AUX_CONTROL                                                                          0x1f50\n#define mmDP_AUX0_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX0_AUX_SW_CONTROL                                                                       0x1f51\n#define mmDP_AUX0_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX0_AUX_ARB_CONTROL                                                                      0x1f52\n#define mmDP_AUX0_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX0_AUX_INTERRUPT_CONTROL                                                                0x1f53\n#define mmDP_AUX0_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX0_AUX_SW_STATUS                                                                        0x1f54\n#define mmDP_AUX0_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX0_AUX_LS_STATUS                                                                        0x1f55\n#define mmDP_AUX0_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX0_AUX_SW_DATA                                                                          0x1f56\n#define mmDP_AUX0_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX0_AUX_LS_DATA                                                                          0x1f57\n#define mmDP_AUX0_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL                                                              0x1f58\n#define mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX0_AUX_DPHY_TX_CONTROL                                                                  0x1f59\n#define mmDP_AUX0_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL0                                                                 0x1f5a\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL1                                                                 0x1f5b\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX0_AUX_DPHY_TX_STATUS                                                                   0x1f5c\n#define mmDP_AUX0_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX0_AUX_DPHY_RX_STATUS                                                                   0x1f5d\n#define mmDP_AUX0_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1f5f\n#define mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1f60\n#define mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX0_AUX_GTC_SYNC_STATUS                                                                  0x1f61\n#define mmDP_AUX0_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n\n\n\n\n#define mmDP_AUX1_AUX_CONTROL                                                                          0x1f6c\n#define mmDP_AUX1_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX1_AUX_SW_CONTROL                                                                       0x1f6d\n#define mmDP_AUX1_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX1_AUX_ARB_CONTROL                                                                      0x1f6e\n#define mmDP_AUX1_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX1_AUX_INTERRUPT_CONTROL                                                                0x1f6f\n#define mmDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX1_AUX_SW_STATUS                                                                        0x1f70\n#define mmDP_AUX1_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX1_AUX_LS_STATUS                                                                        0x1f71\n#define mmDP_AUX1_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX1_AUX_SW_DATA                                                                          0x1f72\n#define mmDP_AUX1_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX1_AUX_LS_DATA                                                                          0x1f73\n#define mmDP_AUX1_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL                                                              0x1f74\n#define mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX1_AUX_DPHY_TX_CONTROL                                                                  0x1f75\n#define mmDP_AUX1_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL0                                                                 0x1f76\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL1                                                                 0x1f77\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX1_AUX_DPHY_TX_STATUS                                                                   0x1f78\n#define mmDP_AUX1_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX1_AUX_DPHY_RX_STATUS                                                                   0x1f79\n#define mmDP_AUX1_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1f7b\n#define mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1f7c\n#define mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX1_AUX_GTC_SYNC_STATUS                                                                  0x1f7d\n#define mmDP_AUX1_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n\n\n\n\n#define mmDP_AUX2_AUX_CONTROL                                                                          0x1f88\n#define mmDP_AUX2_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX2_AUX_SW_CONTROL                                                                       0x1f89\n#define mmDP_AUX2_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX2_AUX_ARB_CONTROL                                                                      0x1f8a\n#define mmDP_AUX2_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX2_AUX_INTERRUPT_CONTROL                                                                0x1f8b\n#define mmDP_AUX2_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX2_AUX_SW_STATUS                                                                        0x1f8c\n#define mmDP_AUX2_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX2_AUX_LS_STATUS                                                                        0x1f8d\n#define mmDP_AUX2_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX2_AUX_SW_DATA                                                                          0x1f8e\n#define mmDP_AUX2_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX2_AUX_LS_DATA                                                                          0x1f8f\n#define mmDP_AUX2_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL                                                              0x1f90\n#define mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX2_AUX_DPHY_TX_CONTROL                                                                  0x1f91\n#define mmDP_AUX2_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL0                                                                 0x1f92\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL1                                                                 0x1f93\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX2_AUX_DPHY_TX_STATUS                                                                   0x1f94\n#define mmDP_AUX2_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX2_AUX_DPHY_RX_STATUS                                                                   0x1f95\n#define mmDP_AUX2_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1f97\n#define mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1f98\n#define mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX2_AUX_GTC_SYNC_STATUS                                                                  0x1f99\n#define mmDP_AUX2_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n\n\n\n\n#define mmDP_AUX3_AUX_CONTROL                                                                          0x1fa4\n#define mmDP_AUX3_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX3_AUX_SW_CONTROL                                                                       0x1fa5\n#define mmDP_AUX3_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX3_AUX_ARB_CONTROL                                                                      0x1fa6\n#define mmDP_AUX3_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX3_AUX_INTERRUPT_CONTROL                                                                0x1fa7\n#define mmDP_AUX3_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX3_AUX_SW_STATUS                                                                        0x1fa8\n#define mmDP_AUX3_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX3_AUX_LS_STATUS                                                                        0x1fa9\n#define mmDP_AUX3_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX3_AUX_SW_DATA                                                                          0x1faa\n#define mmDP_AUX3_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX3_AUX_LS_DATA                                                                          0x1fab\n#define mmDP_AUX3_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL                                                              0x1fac\n#define mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX3_AUX_DPHY_TX_CONTROL                                                                  0x1fad\n#define mmDP_AUX3_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL0                                                                 0x1fae\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL1                                                                 0x1faf\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX3_AUX_DPHY_TX_STATUS                                                                   0x1fb0\n#define mmDP_AUX3_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX3_AUX_DPHY_RX_STATUS                                                                   0x1fb1\n#define mmDP_AUX3_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1fb3\n#define mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1fb4\n#define mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX3_AUX_GTC_SYNC_STATUS                                                                  0x1fb5\n#define mmDP_AUX3_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n\n\n\n\n#define mmDP_AUX4_AUX_CONTROL                                                                          0x1fc0\n#define mmDP_AUX4_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX4_AUX_SW_CONTROL                                                                       0x1fc1\n#define mmDP_AUX4_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX4_AUX_ARB_CONTROL                                                                      0x1fc2\n#define mmDP_AUX4_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX4_AUX_INTERRUPT_CONTROL                                                                0x1fc3\n#define mmDP_AUX4_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX4_AUX_SW_STATUS                                                                        0x1fc4\n#define mmDP_AUX4_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX4_AUX_LS_STATUS                                                                        0x1fc5\n#define mmDP_AUX4_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX4_AUX_SW_DATA                                                                          0x1fc6\n#define mmDP_AUX4_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX4_AUX_LS_DATA                                                                          0x1fc7\n#define mmDP_AUX4_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL                                                              0x1fc8\n#define mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX4_AUX_DPHY_TX_CONTROL                                                                  0x1fc9\n#define mmDP_AUX4_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL0                                                                 0x1fca\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL1                                                                 0x1fcb\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX4_AUX_DPHY_TX_STATUS                                                                   0x1fcc\n#define mmDP_AUX4_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX4_AUX_DPHY_RX_STATUS                                                                   0x1fcd\n#define mmDP_AUX4_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1fcf\n#define mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1fd0\n#define mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX4_AUX_GTC_SYNC_STATUS                                                                  0x1fd1\n#define mmDP_AUX4_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n\n\n\n\n#define mmDP_AUX5_AUX_CONTROL                                                                          0x1fdc\n#define mmDP_AUX5_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX5_AUX_SW_CONTROL                                                                       0x1fdd\n#define mmDP_AUX5_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX5_AUX_ARB_CONTROL                                                                      0x1fde\n#define mmDP_AUX5_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX5_AUX_INTERRUPT_CONTROL                                                                0x1fdf\n#define mmDP_AUX5_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX5_AUX_SW_STATUS                                                                        0x1fe0\n#define mmDP_AUX5_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX5_AUX_LS_STATUS                                                                        0x1fe1\n#define mmDP_AUX5_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX5_AUX_SW_DATA                                                                          0x1fe2\n#define mmDP_AUX5_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX5_AUX_LS_DATA                                                                          0x1fe3\n#define mmDP_AUX5_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL                                                              0x1fe4\n#define mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX5_AUX_DPHY_TX_CONTROL                                                                  0x1fe5\n#define mmDP_AUX5_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL0                                                                 0x1fe6\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL1                                                                 0x1fe7\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX5_AUX_DPHY_TX_STATUS                                                                   0x1fe8\n#define mmDP_AUX5_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX5_AUX_DPHY_RX_STATUS                                                                   0x1fe9\n#define mmDP_AUX5_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1feb\n#define mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1fec\n#define mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX5_AUX_GTC_SYNC_STATUS                                                                  0x1fed\n#define mmDP_AUX5_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n\n\n\n\n#define mmDP_AUX6_AUX_CONTROL                                                                          0x1ff8\n#define mmDP_AUX6_AUX_CONTROL_BASE_IDX                                                                 2\n#define mmDP_AUX6_AUX_SW_CONTROL                                                                       0x1ff9\n#define mmDP_AUX6_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define mmDP_AUX6_AUX_ARB_CONTROL                                                                      0x1ffa\n#define mmDP_AUX6_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define mmDP_AUX6_AUX_INTERRUPT_CONTROL                                                                0x1ffb\n#define mmDP_AUX6_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define mmDP_AUX6_AUX_SW_STATUS                                                                        0x1ffc\n#define mmDP_AUX6_AUX_SW_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX6_AUX_LS_STATUS                                                                        0x1ffd\n#define mmDP_AUX6_AUX_LS_STATUS_BASE_IDX                                                               2\n#define mmDP_AUX6_AUX_SW_DATA                                                                          0x1ffe\n#define mmDP_AUX6_AUX_SW_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX6_AUX_LS_DATA                                                                          0x1fff\n#define mmDP_AUX6_AUX_LS_DATA_BASE_IDX                                                                 2\n#define mmDP_AUX6_AUX_DPHY_TX_REF_CONTROL                                                              0x2000\n#define mmDP_AUX6_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define mmDP_AUX6_AUX_DPHY_TX_CONTROL                                                                  0x2001\n#define mmDP_AUX6_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define mmDP_AUX6_AUX_DPHY_RX_CONTROL0                                                                 0x2002\n#define mmDP_AUX6_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define mmDP_AUX6_AUX_DPHY_RX_CONTROL1                                                                 0x2003\n#define mmDP_AUX6_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define mmDP_AUX6_AUX_DPHY_TX_STATUS                                                                   0x2004\n#define mmDP_AUX6_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX6_AUX_DPHY_RX_STATUS                                                                   0x2005\n#define mmDP_AUX6_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define mmDP_AUX6_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x2007\n#define mmDP_AUX6_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define mmDP_AUX6_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x2008\n#define mmDP_AUX6_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define mmDP_AUX6_AUX_GTC_SYNC_STATUS                                                                  0x2009\n#define mmDP_AUX6_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n\n\n\n\n#define mmDIG0_DIG_FE_CNTL                                                                             0x2068\n#define mmDIG0_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG0_DIG_OUTPUT_CRC_CNTL                                                                     0x2069\n#define mmDIG0_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG0_DIG_OUTPUT_CRC_RESULT                                                                   0x206a\n#define mmDIG0_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG0_DIG_CLOCK_PATTERN                                                                       0x206b\n#define mmDIG0_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG0_DIG_TEST_PATTERN                                                                        0x206c\n#define mmDIG0_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG0_DIG_RANDOM_PATTERN_SEED                                                                 0x206d\n#define mmDIG0_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG0_DIG_FIFO_STATUS                                                                         0x206e\n#define mmDIG0_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG0_HDMI_CONTROL                                                                            0x2071\n#define mmDIG0_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG0_HDMI_STATUS                                                                             0x2072\n#define mmDIG0_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG0_HDMI_AUDIO_PACKET_CONTROL                                                               0x2073\n#define mmDIG0_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG0_HDMI_ACR_PACKET_CONTROL                                                                 0x2074\n#define mmDIG0_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_HDMI_VBI_PACKET_CONTROL                                                                 0x2075\n#define mmDIG0_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_HDMI_INFOFRAME_CONTROL0                                                                 0x2076\n#define mmDIG0_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG0_HDMI_INFOFRAME_CONTROL1                                                                 0x2077\n#define mmDIG0_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL0                                                            0x2078\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG0_AFMT_INTERRUPT_STATUS                                                                   0x2079\n#define mmDIG0_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG0_HDMI_GC                                                                                 0x207b\n#define mmDIG0_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL2                                                              0x207c\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG0_AFMT_ISRC1_0                                                                            0x207d\n#define mmDIG0_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC1_1                                                                            0x207e\n#define mmDIG0_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC1_2                                                                            0x207f\n#define mmDIG0_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC1_3                                                                            0x2080\n#define mmDIG0_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC1_4                                                                            0x2081\n#define mmDIG0_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC2_0                                                                            0x2082\n#define mmDIG0_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC2_1                                                                            0x2083\n#define mmDIG0_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC2_2                                                                            0x2084\n#define mmDIG0_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_ISRC2_3                                                                            0x2085\n#define mmDIG0_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL2                                                            0x2086\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL3                                                            0x2087\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define mmDIG0_HDMI_DB_CONTROL                                                                         0x2088\n#define mmDIG0_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define mmDIG0_AFMT_MPEG_INFO0                                                                         0x208a\n#define mmDIG0_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG0_AFMT_MPEG_INFO1                                                                         0x208b\n#define mmDIG0_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG0_AFMT_GENERIC_HDR                                                                        0x208c\n#define mmDIG0_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG0_AFMT_GENERIC_0                                                                          0x208d\n#define mmDIG0_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_1                                                                          0x208e\n#define mmDIG0_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_2                                                                          0x208f\n#define mmDIG0_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_3                                                                          0x2090\n#define mmDIG0_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_4                                                                          0x2091\n#define mmDIG0_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_5                                                                          0x2092\n#define mmDIG0_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_6                                                                          0x2093\n#define mmDIG0_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG0_AFMT_GENERIC_7                                                                          0x2094\n#define mmDIG0_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL1                                                            0x2095\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG0_HDMI_ACR_32_0                                                                           0x2096\n#define mmDIG0_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_32_1                                                                           0x2097\n#define mmDIG0_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_44_0                                                                           0x2098\n#define mmDIG0_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_44_1                                                                           0x2099\n#define mmDIG0_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_48_0                                                                           0x209a\n#define mmDIG0_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_48_1                                                                           0x209b\n#define mmDIG0_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG0_HDMI_ACR_STATUS_0                                                                       0x209c\n#define mmDIG0_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG0_HDMI_ACR_STATUS_1                                                                       0x209d\n#define mmDIG0_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG0_AFMT_AUDIO_INFO0                                                                        0x209e\n#define mmDIG0_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG0_AFMT_AUDIO_INFO1                                                                        0x209f\n#define mmDIG0_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG0_AFMT_60958_0                                                                            0x20a0\n#define mmDIG0_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_60958_1                                                                            0x20a1\n#define mmDIG0_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_AUDIO_CRC_CONTROL                                                                  0x20a2\n#define mmDIG0_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG0_AFMT_RAMP_CONTROL0                                                                      0x20a3\n#define mmDIG0_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG0_AFMT_RAMP_CONTROL1                                                                      0x20a4\n#define mmDIG0_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG0_AFMT_RAMP_CONTROL2                                                                      0x20a5\n#define mmDIG0_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG0_AFMT_RAMP_CONTROL3                                                                      0x20a6\n#define mmDIG0_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG0_AFMT_60958_2                                                                            0x20a7\n#define mmDIG0_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG0_AFMT_AUDIO_CRC_RESULT                                                                   0x20a8\n#define mmDIG0_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG0_AFMT_STATUS                                                                             0x20a9\n#define mmDIG0_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL                                                               0x20aa\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG0_AFMT_VBI_PACKET_CONTROL                                                                 0x20ab\n#define mmDIG0_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_AFMT_INFOFRAME_CONTROL0                                                                 0x20ac\n#define mmDIG0_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG0_AFMT_AUDIO_SRC_CONTROL                                                                  0x20ad\n#define mmDIG0_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG0_DIG_BE_CNTL                                                                             0x20af\n#define mmDIG0_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG0_DIG_BE_EN_CNTL                                                                          0x20b0\n#define mmDIG0_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG0_TMDS_CNTL                                                                               0x20d3\n#define mmDIG0_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG0_TMDS_CONTROL_CHAR                                                                       0x20d4\n#define mmDIG0_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG0_TMDS_CONTROL0_FEEDBACK                                                                  0x20d5\n#define mmDIG0_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG0_TMDS_STEREOSYNC_CTL_SEL                                                                 0x20d6\n#define mmDIG0_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x20d7\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x20d8\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG0_TMDS_CTL_BITS                                                                           0x20da\n#define mmDIG0_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG0_TMDS_DCBALANCER_CONTROL                                                                 0x20db\n#define mmDIG0_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG0_TMDS_CTL0_1_GEN_CNTL                                                                    0x20dd\n#define mmDIG0_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG0_TMDS_CTL2_3_GEN_CNTL                                                                    0x20de\n#define mmDIG0_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG0_DIG_VERSION                                                                             0x20e0\n#define mmDIG0_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG0_DIG_LANE_ENABLE                                                                         0x20e1\n#define mmDIG0_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG0_AFMT_CNTL                                                                               0x20e6\n#define mmDIG0_AFMT_CNTL_BASE_IDX                                                                      2\n#define mmDIG0_AFMT_VBI_PACKET_CONTROL1                                                                0x20e7\n#define mmDIG0_AFMT_VBI_PACKET_CONTROL1_BASE_IDX                                                       2\n\n\n\n\n#define mmDP0_DP_LINK_CNTL                                                                             0x2108\n#define mmDP0_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP0_DP_PIXEL_FORMAT                                                                          0x2109\n#define mmDP0_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP0_DP_MSA_COLORIMETRY                                                                       0x210a\n#define mmDP0_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP0_DP_CONFIG                                                                                0x210b\n#define mmDP0_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP0_DP_VID_STREAM_CNTL                                                                       0x210c\n#define mmDP0_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_STEER_FIFO                                                                            0x210d\n#define mmDP0_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP0_DP_MSA_MISC                                                                              0x210e\n#define mmDP0_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP0_DP_VID_TIMING                                                                            0x2110\n#define mmDP0_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP0_DP_VID_N                                                                                 0x2111\n#define mmDP0_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP0_DP_VID_M                                                                                 0x2112\n#define mmDP0_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP0_DP_LINK_FRAMING_CNTL                                                                     0x2113\n#define mmDP0_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP0_DP_HBR2_EYE_PATTERN                                                                      0x2114\n#define mmDP0_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP0_DP_VID_MSA_VBID                                                                          0x2115\n#define mmDP0_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP0_DP_VID_INTERRUPT_CNTL                                                                    0x2116\n#define mmDP0_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP0_DP_DPHY_CNTL                                                                             0x2117\n#define mmDP0_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2118\n#define mmDP0_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP0_DP_DPHY_SYM0                                                                             0x2119\n#define mmDP0_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_SYM1                                                                             0x211a\n#define mmDP0_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_SYM2                                                                             0x211b\n#define mmDP0_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP0_DP_DPHY_8B10B_CNTL                                                                       0x211c\n#define mmDP0_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_DPHY_PRBS_CNTL                                                                        0x211d\n#define mmDP0_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP0_DP_DPHY_SCRAM_CNTL                                                                       0x211e\n#define mmDP0_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_DPHY_CRC_EN                                                                           0x211f\n#define mmDP0_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP0_DP_DPHY_CRC_CNTL                                                                         0x2120\n#define mmDP0_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP0_DP_DPHY_CRC_RESULT                                                                       0x2121\n#define mmDP0_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP0_DP_DPHY_CRC_MST_CNTL                                                                     0x2122\n#define mmDP0_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP0_DP_DPHY_CRC_MST_STATUS                                                                   0x2123\n#define mmDP0_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP0_DP_DPHY_FAST_TRAINING                                                                    0x2124\n#define mmDP0_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP0_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2125\n#define mmDP0_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP0_DP_SEC_CNTL                                                                              0x212b\n#define mmDP0_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP0_DP_SEC_CNTL1                                                                             0x212c\n#define mmDP0_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_FRAMING1                                                                          0x212d\n#define mmDP0_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_FRAMING2                                                                          0x212e\n#define mmDP0_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_FRAMING3                                                                          0x212f\n#define mmDP0_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_FRAMING4                                                                          0x2130\n#define mmDP0_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP0_DP_SEC_AUD_N                                                                             0x2131\n#define mmDP0_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_AUD_N_READBACK                                                                    0x2132\n#define mmDP0_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP0_DP_SEC_AUD_M                                                                             0x2133\n#define mmDP0_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_AUD_M_READBACK                                                                    0x2134\n#define mmDP0_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP0_DP_SEC_TIMESTAMP                                                                         0x2135\n#define mmDP0_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP0_DP_SEC_PACKET_CNTL                                                                       0x2136\n#define mmDP0_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_RATE_CNTL                                                                         0x2137\n#define mmDP0_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP0_DP_MSE_RATE_UPDATE                                                                       0x2139\n#define mmDP0_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_SAT0                                                                              0x213a\n#define mmDP0_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP0_DP_MSE_SAT1                                                                              0x213b\n#define mmDP0_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP0_DP_MSE_SAT2                                                                              0x213c\n#define mmDP0_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP0_DP_MSE_SAT_UPDATE                                                                        0x213d\n#define mmDP0_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP0_DP_MSE_LINK_TIMING                                                                       0x213e\n#define mmDP0_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_MISC_CNTL                                                                         0x213f\n#define mmDP0_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP0_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2144\n#define mmDP0_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2145\n#define mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP0_DP_MSE_SAT0_STATUS                                                                       0x2147\n#define mmDP0_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_SAT1_STATUS                                                                       0x2148\n#define mmDP0_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP0_DP_MSE_SAT2_STATUS                                                                       0x2149\n#define mmDP0_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define mmDP0_DP_MSA_TIMING_PARAM1                                                                     0x214c\n#define mmDP0_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define mmDP0_DP_MSA_TIMING_PARAM2                                                                     0x214d\n#define mmDP0_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define mmDP0_DP_MSA_TIMING_PARAM3                                                                     0x214e\n#define mmDP0_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define mmDP0_DP_MSA_TIMING_PARAM4                                                                     0x214f\n#define mmDP0_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define mmDP0_DP_MSO_CNTL                                                                              0x2150\n#define mmDP0_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define mmDP0_DP_MSO_CNTL1                                                                             0x2151\n#define mmDP0_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define mmDP0_DP_DSC_CNTL                                                                              0x2152\n#define mmDP0_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define mmDP0_DP_SEC_CNTL2                                                                             0x2153\n#define mmDP0_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL3                                                                             0x2154\n#define mmDP0_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL4                                                                             0x2155\n#define mmDP0_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL5                                                                             0x2156\n#define mmDP0_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL6                                                                             0x2157\n#define mmDP0_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define mmDP0_DP_SEC_CNTL7                                                                             0x2158\n#define mmDP0_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define mmDP0_DP_DB_CNTL                                                                               0x2159\n#define mmDP0_DP_DB_CNTL_BASE_IDX                                                                      2\n#define mmDP0_DP_MSA_VBID_MISC                                                                         0x215a\n#define mmDP0_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n\n\n\n\n#define mmDIG1_DIG_FE_CNTL                                                                             0x2168\n#define mmDIG1_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG1_DIG_OUTPUT_CRC_CNTL                                                                     0x2169\n#define mmDIG1_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG1_DIG_OUTPUT_CRC_RESULT                                                                   0x216a\n#define mmDIG1_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG1_DIG_CLOCK_PATTERN                                                                       0x216b\n#define mmDIG1_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG1_DIG_TEST_PATTERN                                                                        0x216c\n#define mmDIG1_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG1_DIG_RANDOM_PATTERN_SEED                                                                 0x216d\n#define mmDIG1_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG1_DIG_FIFO_STATUS                                                                         0x216e\n#define mmDIG1_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG1_HDMI_CONTROL                                                                            0x2171\n#define mmDIG1_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG1_HDMI_STATUS                                                                             0x2172\n#define mmDIG1_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG1_HDMI_AUDIO_PACKET_CONTROL                                                               0x2173\n#define mmDIG1_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG1_HDMI_ACR_PACKET_CONTROL                                                                 0x2174\n#define mmDIG1_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_HDMI_VBI_PACKET_CONTROL                                                                 0x2175\n#define mmDIG1_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_HDMI_INFOFRAME_CONTROL0                                                                 0x2176\n#define mmDIG1_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG1_HDMI_INFOFRAME_CONTROL1                                                                 0x2177\n#define mmDIG1_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL0                                                            0x2178\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG1_AFMT_INTERRUPT_STATUS                                                                   0x2179\n#define mmDIG1_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG1_HDMI_GC                                                                                 0x217b\n#define mmDIG1_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL2                                                              0x217c\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG1_AFMT_ISRC1_0                                                                            0x217d\n#define mmDIG1_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC1_1                                                                            0x217e\n#define mmDIG1_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC1_2                                                                            0x217f\n#define mmDIG1_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC1_3                                                                            0x2180\n#define mmDIG1_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC1_4                                                                            0x2181\n#define mmDIG1_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC2_0                                                                            0x2182\n#define mmDIG1_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC2_1                                                                            0x2183\n#define mmDIG1_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC2_2                                                                            0x2184\n#define mmDIG1_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_ISRC2_3                                                                            0x2185\n#define mmDIG1_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL2                                                            0x2186\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL3                                                            0x2187\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define mmDIG1_HDMI_DB_CONTROL                                                                         0x2188\n#define mmDIG1_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define mmDIG1_AFMT_MPEG_INFO0                                                                         0x218a\n#define mmDIG1_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG1_AFMT_MPEG_INFO1                                                                         0x218b\n#define mmDIG1_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG1_AFMT_GENERIC_HDR                                                                        0x218c\n#define mmDIG1_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG1_AFMT_GENERIC_0                                                                          0x218d\n#define mmDIG1_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_1                                                                          0x218e\n#define mmDIG1_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_2                                                                          0x218f\n#define mmDIG1_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_3                                                                          0x2190\n#define mmDIG1_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_4                                                                          0x2191\n#define mmDIG1_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_5                                                                          0x2192\n#define mmDIG1_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_6                                                                          0x2193\n#define mmDIG1_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG1_AFMT_GENERIC_7                                                                          0x2194\n#define mmDIG1_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL1                                                            0x2195\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG1_HDMI_ACR_32_0                                                                           0x2196\n#define mmDIG1_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_32_1                                                                           0x2197\n#define mmDIG1_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_44_0                                                                           0x2198\n#define mmDIG1_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_44_1                                                                           0x2199\n#define mmDIG1_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_48_0                                                                           0x219a\n#define mmDIG1_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_48_1                                                                           0x219b\n#define mmDIG1_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG1_HDMI_ACR_STATUS_0                                                                       0x219c\n#define mmDIG1_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG1_HDMI_ACR_STATUS_1                                                                       0x219d\n#define mmDIG1_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG1_AFMT_AUDIO_INFO0                                                                        0x219e\n#define mmDIG1_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG1_AFMT_AUDIO_INFO1                                                                        0x219f\n#define mmDIG1_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG1_AFMT_60958_0                                                                            0x21a0\n#define mmDIG1_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_60958_1                                                                            0x21a1\n#define mmDIG1_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_AUDIO_CRC_CONTROL                                                                  0x21a2\n#define mmDIG1_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG1_AFMT_RAMP_CONTROL0                                                                      0x21a3\n#define mmDIG1_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG1_AFMT_RAMP_CONTROL1                                                                      0x21a4\n#define mmDIG1_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG1_AFMT_RAMP_CONTROL2                                                                      0x21a5\n#define mmDIG1_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG1_AFMT_RAMP_CONTROL3                                                                      0x21a6\n#define mmDIG1_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG1_AFMT_60958_2                                                                            0x21a7\n#define mmDIG1_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG1_AFMT_AUDIO_CRC_RESULT                                                                   0x21a8\n#define mmDIG1_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG1_AFMT_STATUS                                                                             0x21a9\n#define mmDIG1_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL                                                               0x21aa\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG1_AFMT_VBI_PACKET_CONTROL                                                                 0x21ab\n#define mmDIG1_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_AFMT_INFOFRAME_CONTROL0                                                                 0x21ac\n#define mmDIG1_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG1_AFMT_AUDIO_SRC_CONTROL                                                                  0x21ad\n#define mmDIG1_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG1_DIG_BE_CNTL                                                                             0x21af\n#define mmDIG1_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG1_DIG_BE_EN_CNTL                                                                          0x21b0\n#define mmDIG1_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG1_TMDS_CNTL                                                                               0x21d3\n#define mmDIG1_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG1_TMDS_CONTROL_CHAR                                                                       0x21d4\n#define mmDIG1_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG1_TMDS_CONTROL0_FEEDBACK                                                                  0x21d5\n#define mmDIG1_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG1_TMDS_STEREOSYNC_CTL_SEL                                                                 0x21d6\n#define mmDIG1_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x21d7\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x21d8\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG1_TMDS_CTL_BITS                                                                           0x21da\n#define mmDIG1_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG1_TMDS_DCBALANCER_CONTROL                                                                 0x21db\n#define mmDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG1_TMDS_CTL0_1_GEN_CNTL                                                                    0x21dd\n#define mmDIG1_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG1_TMDS_CTL2_3_GEN_CNTL                                                                    0x21de\n#define mmDIG1_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG1_DIG_VERSION                                                                             0x21e0\n#define mmDIG1_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG1_DIG_LANE_ENABLE                                                                         0x21e1\n#define mmDIG1_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG1_AFMT_CNTL                                                                               0x21e6\n#define mmDIG1_AFMT_CNTL_BASE_IDX                                                                      2\n#define mmDIG1_AFMT_VBI_PACKET_CONTROL1                                                                0x21e7\n#define mmDIG1_AFMT_VBI_PACKET_CONTROL1_BASE_IDX                                                       2\n\n\n\n\n#define mmDP1_DP_LINK_CNTL                                                                             0x2208\n#define mmDP1_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP1_DP_PIXEL_FORMAT                                                                          0x2209\n#define mmDP1_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP1_DP_MSA_COLORIMETRY                                                                       0x220a\n#define mmDP1_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP1_DP_CONFIG                                                                                0x220b\n#define mmDP1_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP1_DP_VID_STREAM_CNTL                                                                       0x220c\n#define mmDP1_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_STEER_FIFO                                                                            0x220d\n#define mmDP1_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP1_DP_MSA_MISC                                                                              0x220e\n#define mmDP1_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP1_DP_VID_TIMING                                                                            0x2210\n#define mmDP1_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP1_DP_VID_N                                                                                 0x2211\n#define mmDP1_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP1_DP_VID_M                                                                                 0x2212\n#define mmDP1_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP1_DP_LINK_FRAMING_CNTL                                                                     0x2213\n#define mmDP1_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP1_DP_HBR2_EYE_PATTERN                                                                      0x2214\n#define mmDP1_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP1_DP_VID_MSA_VBID                                                                          0x2215\n#define mmDP1_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP1_DP_VID_INTERRUPT_CNTL                                                                    0x2216\n#define mmDP1_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP1_DP_DPHY_CNTL                                                                             0x2217\n#define mmDP1_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2218\n#define mmDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP1_DP_DPHY_SYM0                                                                             0x2219\n#define mmDP1_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_SYM1                                                                             0x221a\n#define mmDP1_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_SYM2                                                                             0x221b\n#define mmDP1_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP1_DP_DPHY_8B10B_CNTL                                                                       0x221c\n#define mmDP1_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_DPHY_PRBS_CNTL                                                                        0x221d\n#define mmDP1_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP1_DP_DPHY_SCRAM_CNTL                                                                       0x221e\n#define mmDP1_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_DPHY_CRC_EN                                                                           0x221f\n#define mmDP1_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP1_DP_DPHY_CRC_CNTL                                                                         0x2220\n#define mmDP1_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP1_DP_DPHY_CRC_RESULT                                                                       0x2221\n#define mmDP1_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP1_DP_DPHY_CRC_MST_CNTL                                                                     0x2222\n#define mmDP1_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP1_DP_DPHY_CRC_MST_STATUS                                                                   0x2223\n#define mmDP1_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP1_DP_DPHY_FAST_TRAINING                                                                    0x2224\n#define mmDP1_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP1_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2225\n#define mmDP1_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP1_DP_SEC_CNTL                                                                              0x222b\n#define mmDP1_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP1_DP_SEC_CNTL1                                                                             0x222c\n#define mmDP1_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_FRAMING1                                                                          0x222d\n#define mmDP1_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_FRAMING2                                                                          0x222e\n#define mmDP1_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_FRAMING3                                                                          0x222f\n#define mmDP1_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_FRAMING4                                                                          0x2230\n#define mmDP1_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP1_DP_SEC_AUD_N                                                                             0x2231\n#define mmDP1_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_AUD_N_READBACK                                                                    0x2232\n#define mmDP1_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP1_DP_SEC_AUD_M                                                                             0x2233\n#define mmDP1_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_AUD_M_READBACK                                                                    0x2234\n#define mmDP1_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP1_DP_SEC_TIMESTAMP                                                                         0x2235\n#define mmDP1_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP1_DP_SEC_PACKET_CNTL                                                                       0x2236\n#define mmDP1_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_RATE_CNTL                                                                         0x2237\n#define mmDP1_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP1_DP_MSE_RATE_UPDATE                                                                       0x2239\n#define mmDP1_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_SAT0                                                                              0x223a\n#define mmDP1_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP1_DP_MSE_SAT1                                                                              0x223b\n#define mmDP1_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP1_DP_MSE_SAT2                                                                              0x223c\n#define mmDP1_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP1_DP_MSE_SAT_UPDATE                                                                        0x223d\n#define mmDP1_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP1_DP_MSE_LINK_TIMING                                                                       0x223e\n#define mmDP1_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_MISC_CNTL                                                                         0x223f\n#define mmDP1_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP1_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2244\n#define mmDP1_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2245\n#define mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP1_DP_MSE_SAT0_STATUS                                                                       0x2247\n#define mmDP1_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_SAT1_STATUS                                                                       0x2248\n#define mmDP1_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP1_DP_MSE_SAT2_STATUS                                                                       0x2249\n#define mmDP1_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define mmDP1_DP_MSA_TIMING_PARAM1                                                                     0x224c\n#define mmDP1_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define mmDP1_DP_MSA_TIMING_PARAM2                                                                     0x224d\n#define mmDP1_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define mmDP1_DP_MSA_TIMING_PARAM3                                                                     0x224e\n#define mmDP1_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define mmDP1_DP_MSA_TIMING_PARAM4                                                                     0x224f\n#define mmDP1_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define mmDP1_DP_MSO_CNTL                                                                              0x2250\n#define mmDP1_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define mmDP1_DP_MSO_CNTL1                                                                             0x2251\n#define mmDP1_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define mmDP1_DP_DSC_CNTL                                                                              0x2252\n#define mmDP1_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define mmDP1_DP_SEC_CNTL2                                                                             0x2253\n#define mmDP1_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL3                                                                             0x2254\n#define mmDP1_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL4                                                                             0x2255\n#define mmDP1_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL5                                                                             0x2256\n#define mmDP1_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL6                                                                             0x2257\n#define mmDP1_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define mmDP1_DP_SEC_CNTL7                                                                             0x2258\n#define mmDP1_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define mmDP1_DP_DB_CNTL                                                                               0x2259\n#define mmDP1_DP_DB_CNTL_BASE_IDX                                                                      2\n#define mmDP1_DP_MSA_VBID_MISC                                                                         0x225a\n#define mmDP1_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n\n\n\n\n#define mmDIG2_DIG_FE_CNTL                                                                             0x2268\n#define mmDIG2_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG2_DIG_OUTPUT_CRC_CNTL                                                                     0x2269\n#define mmDIG2_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG2_DIG_OUTPUT_CRC_RESULT                                                                   0x226a\n#define mmDIG2_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG2_DIG_CLOCK_PATTERN                                                                       0x226b\n#define mmDIG2_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG2_DIG_TEST_PATTERN                                                                        0x226c\n#define mmDIG2_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG2_DIG_RANDOM_PATTERN_SEED                                                                 0x226d\n#define mmDIG2_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG2_DIG_FIFO_STATUS                                                                         0x226e\n#define mmDIG2_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG2_HDMI_CONTROL                                                                            0x2271\n#define mmDIG2_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG2_HDMI_STATUS                                                                             0x2272\n#define mmDIG2_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG2_HDMI_AUDIO_PACKET_CONTROL                                                               0x2273\n#define mmDIG2_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG2_HDMI_ACR_PACKET_CONTROL                                                                 0x2274\n#define mmDIG2_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG2_HDMI_VBI_PACKET_CONTROL                                                                 0x2275\n#define mmDIG2_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG2_HDMI_INFOFRAME_CONTROL0                                                                 0x2276\n#define mmDIG2_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG2_HDMI_INFOFRAME_CONTROL1                                                                 0x2277\n#define mmDIG2_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL0                                                            0x2278\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG2_AFMT_INTERRUPT_STATUS                                                                   0x2279\n#define mmDIG2_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG2_HDMI_GC                                                                                 0x227b\n#define mmDIG2_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL2                                                              0x227c\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG2_AFMT_ISRC1_0                                                                            0x227d\n#define mmDIG2_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC1_1                                                                            0x227e\n#define mmDIG2_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC1_2                                                                            0x227f\n#define mmDIG2_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC1_3                                                                            0x2280\n#define mmDIG2_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC1_4                                                                            0x2281\n#define mmDIG2_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC2_0                                                                            0x2282\n#define mmDIG2_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC2_1                                                                            0x2283\n#define mmDIG2_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC2_2                                                                            0x2284\n#define mmDIG2_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_ISRC2_3                                                                            0x2285\n#define mmDIG2_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL2                                                            0x2286\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL3                                                            0x2287\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define mmDIG2_HDMI_DB_CONTROL                                                                         0x2288\n#define mmDIG2_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define mmDIG2_AFMT_MPEG_INFO0                                                                         0x228a\n#define mmDIG2_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG2_AFMT_MPEG_INFO1                                                                         0x228b\n#define mmDIG2_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG2_AFMT_GENERIC_HDR                                                                        0x228c\n#define mmDIG2_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG2_AFMT_GENERIC_0                                                                          0x228d\n#define mmDIG2_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_1                                                                          0x228e\n#define mmDIG2_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_2                                                                          0x228f\n#define mmDIG2_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_3                                                                          0x2290\n#define mmDIG2_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_4                                                                          0x2291\n#define mmDIG2_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_5                                                                          0x2292\n#define mmDIG2_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_6                                                                          0x2293\n#define mmDIG2_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG2_AFMT_GENERIC_7                                                                          0x2294\n#define mmDIG2_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL1                                                            0x2295\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG2_HDMI_ACR_32_0                                                                           0x2296\n#define mmDIG2_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG2_HDMI_ACR_32_1                                                                           0x2297\n#define mmDIG2_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG2_HDMI_ACR_44_0                                                                           0x2298\n#define mmDIG2_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG2_HDMI_ACR_44_1                                                                           0x2299\n#define mmDIG2_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG2_HDMI_ACR_48_0                                                                           0x229a\n#define mmDIG2_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG2_HDMI_ACR_48_1                                                                           0x229b\n#define mmDIG2_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG2_HDMI_ACR_STATUS_0                                                                       0x229c\n#define mmDIG2_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG2_HDMI_ACR_STATUS_1                                                                       0x229d\n#define mmDIG2_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG2_AFMT_AUDIO_INFO0                                                                        0x229e\n#define mmDIG2_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG2_AFMT_AUDIO_INFO1                                                                        0x229f\n#define mmDIG2_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG2_AFMT_60958_0                                                                            0x22a0\n#define mmDIG2_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_60958_1                                                                            0x22a1\n#define mmDIG2_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_AUDIO_CRC_CONTROL                                                                  0x22a2\n#define mmDIG2_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG2_AFMT_RAMP_CONTROL0                                                                      0x22a3\n#define mmDIG2_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG2_AFMT_RAMP_CONTROL1                                                                      0x22a4\n#define mmDIG2_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG2_AFMT_RAMP_CONTROL2                                                                      0x22a5\n#define mmDIG2_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG2_AFMT_RAMP_CONTROL3                                                                      0x22a6\n#define mmDIG2_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG2_AFMT_60958_2                                                                            0x22a7\n#define mmDIG2_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG2_AFMT_AUDIO_CRC_RESULT                                                                   0x22a8\n#define mmDIG2_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG2_AFMT_STATUS                                                                             0x22a9\n#define mmDIG2_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL                                                               0x22aa\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG2_AFMT_VBI_PACKET_CONTROL                                                                 0x22ab\n#define mmDIG2_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG2_AFMT_INFOFRAME_CONTROL0                                                                 0x22ac\n#define mmDIG2_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG2_AFMT_AUDIO_SRC_CONTROL                                                                  0x22ad\n#define mmDIG2_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG2_DIG_BE_CNTL                                                                             0x22af\n#define mmDIG2_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG2_DIG_BE_EN_CNTL                                                                          0x22b0\n#define mmDIG2_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG2_TMDS_CNTL                                                                               0x22d3\n#define mmDIG2_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG2_TMDS_CONTROL_CHAR                                                                       0x22d4\n#define mmDIG2_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG2_TMDS_CONTROL0_FEEDBACK                                                                  0x22d5\n#define mmDIG2_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG2_TMDS_STEREOSYNC_CTL_SEL                                                                 0x22d6\n#define mmDIG2_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x22d7\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x22d8\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG2_TMDS_CTL_BITS                                                                           0x22da\n#define mmDIG2_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG2_TMDS_DCBALANCER_CONTROL                                                                 0x22db\n#define mmDIG2_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG2_TMDS_CTL0_1_GEN_CNTL                                                                    0x22dd\n#define mmDIG2_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG2_TMDS_CTL2_3_GEN_CNTL                                                                    0x22de\n#define mmDIG2_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG2_DIG_VERSION                                                                             0x22e0\n#define mmDIG2_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG2_DIG_LANE_ENABLE                                                                         0x22e1\n#define mmDIG2_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG2_AFMT_CNTL                                                                               0x22e6\n#define mmDIG2_AFMT_CNTL_BASE_IDX                                                                      2\n#define mmDIG2_AFMT_VBI_PACKET_CONTROL1                                                                0x22e7\n#define mmDIG2_AFMT_VBI_PACKET_CONTROL1_BASE_IDX                                                       2\n\n\n\n\n#define mmDP2_DP_LINK_CNTL                                                                             0x2308\n#define mmDP2_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP2_DP_PIXEL_FORMAT                                                                          0x2309\n#define mmDP2_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP2_DP_MSA_COLORIMETRY                                                                       0x230a\n#define mmDP2_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP2_DP_CONFIG                                                                                0x230b\n#define mmDP2_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP2_DP_VID_STREAM_CNTL                                                                       0x230c\n#define mmDP2_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP2_DP_STEER_FIFO                                                                            0x230d\n#define mmDP2_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP2_DP_MSA_MISC                                                                              0x230e\n#define mmDP2_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP2_DP_VID_TIMING                                                                            0x2310\n#define mmDP2_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP2_DP_VID_N                                                                                 0x2311\n#define mmDP2_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP2_DP_VID_M                                                                                 0x2312\n#define mmDP2_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP2_DP_LINK_FRAMING_CNTL                                                                     0x2313\n#define mmDP2_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP2_DP_HBR2_EYE_PATTERN                                                                      0x2314\n#define mmDP2_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP2_DP_VID_MSA_VBID                                                                          0x2315\n#define mmDP2_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP2_DP_VID_INTERRUPT_CNTL                                                                    0x2316\n#define mmDP2_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP2_DP_DPHY_CNTL                                                                             0x2317\n#define mmDP2_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP2_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2318\n#define mmDP2_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP2_DP_DPHY_SYM0                                                                             0x2319\n#define mmDP2_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP2_DP_DPHY_SYM1                                                                             0x231a\n#define mmDP2_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP2_DP_DPHY_SYM2                                                                             0x231b\n#define mmDP2_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP2_DP_DPHY_8B10B_CNTL                                                                       0x231c\n#define mmDP2_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP2_DP_DPHY_PRBS_CNTL                                                                        0x231d\n#define mmDP2_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP2_DP_DPHY_SCRAM_CNTL                                                                       0x231e\n#define mmDP2_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP2_DP_DPHY_CRC_EN                                                                           0x231f\n#define mmDP2_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP2_DP_DPHY_CRC_CNTL                                                                         0x2320\n#define mmDP2_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP2_DP_DPHY_CRC_RESULT                                                                       0x2321\n#define mmDP2_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP2_DP_DPHY_CRC_MST_CNTL                                                                     0x2322\n#define mmDP2_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP2_DP_DPHY_CRC_MST_STATUS                                                                   0x2323\n#define mmDP2_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP2_DP_DPHY_FAST_TRAINING                                                                    0x2324\n#define mmDP2_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP2_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2325\n#define mmDP2_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP2_DP_SEC_CNTL                                                                              0x232b\n#define mmDP2_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP2_DP_SEC_CNTL1                                                                             0x232c\n#define mmDP2_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP2_DP_SEC_FRAMING1                                                                          0x232d\n#define mmDP2_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP2_DP_SEC_FRAMING2                                                                          0x232e\n#define mmDP2_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP2_DP_SEC_FRAMING3                                                                          0x232f\n#define mmDP2_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP2_DP_SEC_FRAMING4                                                                          0x2330\n#define mmDP2_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP2_DP_SEC_AUD_N                                                                             0x2331\n#define mmDP2_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP2_DP_SEC_AUD_N_READBACK                                                                    0x2332\n#define mmDP2_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP2_DP_SEC_AUD_M                                                                             0x2333\n#define mmDP2_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP2_DP_SEC_AUD_M_READBACK                                                                    0x2334\n#define mmDP2_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP2_DP_SEC_TIMESTAMP                                                                         0x2335\n#define mmDP2_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP2_DP_SEC_PACKET_CNTL                                                                       0x2336\n#define mmDP2_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP2_DP_MSE_RATE_CNTL                                                                         0x2337\n#define mmDP2_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP2_DP_MSE_RATE_UPDATE                                                                       0x2339\n#define mmDP2_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP2_DP_MSE_SAT0                                                                              0x233a\n#define mmDP2_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP2_DP_MSE_SAT1                                                                              0x233b\n#define mmDP2_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP2_DP_MSE_SAT2                                                                              0x233c\n#define mmDP2_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP2_DP_MSE_SAT_UPDATE                                                                        0x233d\n#define mmDP2_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP2_DP_MSE_LINK_TIMING                                                                       0x233e\n#define mmDP2_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP2_DP_MSE_MISC_CNTL                                                                         0x233f\n#define mmDP2_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2344\n#define mmDP2_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2345\n#define mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP2_DP_MSE_SAT0_STATUS                                                                       0x2347\n#define mmDP2_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP2_DP_MSE_SAT1_STATUS                                                                       0x2348\n#define mmDP2_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP2_DP_MSE_SAT2_STATUS                                                                       0x2349\n#define mmDP2_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define mmDP2_DP_MSA_TIMING_PARAM1                                                                     0x234c\n#define mmDP2_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define mmDP2_DP_MSA_TIMING_PARAM2                                                                     0x234d\n#define mmDP2_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define mmDP2_DP_MSA_TIMING_PARAM3                                                                     0x234e\n#define mmDP2_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define mmDP2_DP_MSA_TIMING_PARAM4                                                                     0x234f\n#define mmDP2_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define mmDP2_DP_MSO_CNTL                                                                              0x2350\n#define mmDP2_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define mmDP2_DP_MSO_CNTL1                                                                             0x2351\n#define mmDP2_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define mmDP2_DP_DSC_CNTL                                                                              0x2352\n#define mmDP2_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define mmDP2_DP_SEC_CNTL2                                                                             0x2353\n#define mmDP2_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define mmDP2_DP_SEC_CNTL3                                                                             0x2354\n#define mmDP2_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define mmDP2_DP_SEC_CNTL4                                                                             0x2355\n#define mmDP2_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define mmDP2_DP_SEC_CNTL5                                                                             0x2356\n#define mmDP2_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define mmDP2_DP_SEC_CNTL6                                                                             0x2357\n#define mmDP2_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define mmDP2_DP_SEC_CNTL7                                                                             0x2358\n#define mmDP2_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define mmDP2_DP_DB_CNTL                                                                               0x2359\n#define mmDP2_DP_DB_CNTL_BASE_IDX                                                                      2\n#define mmDP2_DP_MSA_VBID_MISC                                                                         0x235a\n#define mmDP2_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n\n\n\n\n#define mmDIG3_DIG_FE_CNTL                                                                             0x2368\n#define mmDIG3_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG3_DIG_OUTPUT_CRC_CNTL                                                                     0x2369\n#define mmDIG3_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG3_DIG_OUTPUT_CRC_RESULT                                                                   0x236a\n#define mmDIG3_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG3_DIG_CLOCK_PATTERN                                                                       0x236b\n#define mmDIG3_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG3_DIG_TEST_PATTERN                                                                        0x236c\n#define mmDIG3_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG3_DIG_RANDOM_PATTERN_SEED                                                                 0x236d\n#define mmDIG3_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG3_DIG_FIFO_STATUS                                                                         0x236e\n#define mmDIG3_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG3_HDMI_CONTROL                                                                            0x2371\n#define mmDIG3_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG3_HDMI_STATUS                                                                             0x2372\n#define mmDIG3_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG3_HDMI_AUDIO_PACKET_CONTROL                                                               0x2373\n#define mmDIG3_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG3_HDMI_ACR_PACKET_CONTROL                                                                 0x2374\n#define mmDIG3_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG3_HDMI_VBI_PACKET_CONTROL                                                                 0x2375\n#define mmDIG3_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG3_HDMI_INFOFRAME_CONTROL0                                                                 0x2376\n#define mmDIG3_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG3_HDMI_INFOFRAME_CONTROL1                                                                 0x2377\n#define mmDIG3_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL0                                                            0x2378\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG3_AFMT_INTERRUPT_STATUS                                                                   0x2379\n#define mmDIG3_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG3_HDMI_GC                                                                                 0x237b\n#define mmDIG3_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL2                                                              0x237c\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG3_AFMT_ISRC1_0                                                                            0x237d\n#define mmDIG3_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC1_1                                                                            0x237e\n#define mmDIG3_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC1_2                                                                            0x237f\n#define mmDIG3_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC1_3                                                                            0x2380\n#define mmDIG3_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC1_4                                                                            0x2381\n#define mmDIG3_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC2_0                                                                            0x2382\n#define mmDIG3_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC2_1                                                                            0x2383\n#define mmDIG3_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC2_2                                                                            0x2384\n#define mmDIG3_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_ISRC2_3                                                                            0x2385\n#define mmDIG3_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL2                                                            0x2386\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL3                                                            0x2387\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define mmDIG3_HDMI_DB_CONTROL                                                                         0x2388\n#define mmDIG3_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define mmDIG3_AFMT_MPEG_INFO0                                                                         0x238a\n#define mmDIG3_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG3_AFMT_MPEG_INFO1                                                                         0x238b\n#define mmDIG3_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG3_AFMT_GENERIC_HDR                                                                        0x238c\n#define mmDIG3_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG3_AFMT_GENERIC_0                                                                          0x238d\n#define mmDIG3_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_1                                                                          0x238e\n#define mmDIG3_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_2                                                                          0x238f\n#define mmDIG3_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_3                                                                          0x2390\n#define mmDIG3_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_4                                                                          0x2391\n#define mmDIG3_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_5                                                                          0x2392\n#define mmDIG3_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_6                                                                          0x2393\n#define mmDIG3_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG3_AFMT_GENERIC_7                                                                          0x2394\n#define mmDIG3_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL1                                                            0x2395\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG3_HDMI_ACR_32_0                                                                           0x2396\n#define mmDIG3_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG3_HDMI_ACR_32_1                                                                           0x2397\n#define mmDIG3_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG3_HDMI_ACR_44_0                                                                           0x2398\n#define mmDIG3_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG3_HDMI_ACR_44_1                                                                           0x2399\n#define mmDIG3_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG3_HDMI_ACR_48_0                                                                           0x239a\n#define mmDIG3_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG3_HDMI_ACR_48_1                                                                           0x239b\n#define mmDIG3_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG3_HDMI_ACR_STATUS_0                                                                       0x239c\n#define mmDIG3_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG3_HDMI_ACR_STATUS_1                                                                       0x239d\n#define mmDIG3_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG3_AFMT_AUDIO_INFO0                                                                        0x239e\n#define mmDIG3_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG3_AFMT_AUDIO_INFO1                                                                        0x239f\n#define mmDIG3_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG3_AFMT_60958_0                                                                            0x23a0\n#define mmDIG3_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_60958_1                                                                            0x23a1\n#define mmDIG3_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_AUDIO_CRC_CONTROL                                                                  0x23a2\n#define mmDIG3_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG3_AFMT_RAMP_CONTROL0                                                                      0x23a3\n#define mmDIG3_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG3_AFMT_RAMP_CONTROL1                                                                      0x23a4\n#define mmDIG3_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG3_AFMT_RAMP_CONTROL2                                                                      0x23a5\n#define mmDIG3_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG3_AFMT_RAMP_CONTROL3                                                                      0x23a6\n#define mmDIG3_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG3_AFMT_60958_2                                                                            0x23a7\n#define mmDIG3_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG3_AFMT_AUDIO_CRC_RESULT                                                                   0x23a8\n#define mmDIG3_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG3_AFMT_STATUS                                                                             0x23a9\n#define mmDIG3_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL                                                               0x23aa\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG3_AFMT_VBI_PACKET_CONTROL                                                                 0x23ab\n#define mmDIG3_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG3_AFMT_INFOFRAME_CONTROL0                                                                 0x23ac\n#define mmDIG3_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG3_AFMT_AUDIO_SRC_CONTROL                                                                  0x23ad\n#define mmDIG3_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG3_DIG_BE_CNTL                                                                             0x23af\n#define mmDIG3_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG3_DIG_BE_EN_CNTL                                                                          0x23b0\n#define mmDIG3_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG3_TMDS_CNTL                                                                               0x23d3\n#define mmDIG3_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG3_TMDS_CONTROL_CHAR                                                                       0x23d4\n#define mmDIG3_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG3_TMDS_CONTROL0_FEEDBACK                                                                  0x23d5\n#define mmDIG3_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG3_TMDS_STEREOSYNC_CTL_SEL                                                                 0x23d6\n#define mmDIG3_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x23d7\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x23d8\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG3_TMDS_CTL_BITS                                                                           0x23da\n#define mmDIG3_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG3_TMDS_DCBALANCER_CONTROL                                                                 0x23db\n#define mmDIG3_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG3_TMDS_CTL0_1_GEN_CNTL                                                                    0x23dd\n#define mmDIG3_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG3_TMDS_CTL2_3_GEN_CNTL                                                                    0x23de\n#define mmDIG3_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG3_DIG_VERSION                                                                             0x23e0\n#define mmDIG3_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG3_DIG_LANE_ENABLE                                                                         0x23e1\n#define mmDIG3_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG3_AFMT_CNTL                                                                               0x23e6\n#define mmDIG3_AFMT_CNTL_BASE_IDX                                                                      2\n#define mmDIG3_AFMT_VBI_PACKET_CONTROL1                                                                0x23e7\n#define mmDIG3_AFMT_VBI_PACKET_CONTROL1_BASE_IDX                                                       2\n\n\n\n\n#define mmDP3_DP_LINK_CNTL                                                                             0x2408\n#define mmDP3_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP3_DP_PIXEL_FORMAT                                                                          0x2409\n#define mmDP3_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP3_DP_MSA_COLORIMETRY                                                                       0x240a\n#define mmDP3_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP3_DP_CONFIG                                                                                0x240b\n#define mmDP3_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP3_DP_VID_STREAM_CNTL                                                                       0x240c\n#define mmDP3_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP3_DP_STEER_FIFO                                                                            0x240d\n#define mmDP3_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP3_DP_MSA_MISC                                                                              0x240e\n#define mmDP3_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP3_DP_VID_TIMING                                                                            0x2410\n#define mmDP3_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP3_DP_VID_N                                                                                 0x2411\n#define mmDP3_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP3_DP_VID_M                                                                                 0x2412\n#define mmDP3_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP3_DP_LINK_FRAMING_CNTL                                                                     0x2413\n#define mmDP3_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP3_DP_HBR2_EYE_PATTERN                                                                      0x2414\n#define mmDP3_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP3_DP_VID_MSA_VBID                                                                          0x2415\n#define mmDP3_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP3_DP_VID_INTERRUPT_CNTL                                                                    0x2416\n#define mmDP3_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP3_DP_DPHY_CNTL                                                                             0x2417\n#define mmDP3_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP3_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2418\n#define mmDP3_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP3_DP_DPHY_SYM0                                                                             0x2419\n#define mmDP3_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP3_DP_DPHY_SYM1                                                                             0x241a\n#define mmDP3_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP3_DP_DPHY_SYM2                                                                             0x241b\n#define mmDP3_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP3_DP_DPHY_8B10B_CNTL                                                                       0x241c\n#define mmDP3_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP3_DP_DPHY_PRBS_CNTL                                                                        0x241d\n#define mmDP3_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP3_DP_DPHY_SCRAM_CNTL                                                                       0x241e\n#define mmDP3_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP3_DP_DPHY_CRC_EN                                                                           0x241f\n#define mmDP3_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP3_DP_DPHY_CRC_CNTL                                                                         0x2420\n#define mmDP3_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP3_DP_DPHY_CRC_RESULT                                                                       0x2421\n#define mmDP3_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP3_DP_DPHY_CRC_MST_CNTL                                                                     0x2422\n#define mmDP3_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP3_DP_DPHY_CRC_MST_STATUS                                                                   0x2423\n#define mmDP3_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP3_DP_DPHY_FAST_TRAINING                                                                    0x2424\n#define mmDP3_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP3_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2425\n#define mmDP3_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP3_DP_SEC_CNTL                                                                              0x242b\n#define mmDP3_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP3_DP_SEC_CNTL1                                                                             0x242c\n#define mmDP3_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP3_DP_SEC_FRAMING1                                                                          0x242d\n#define mmDP3_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP3_DP_SEC_FRAMING2                                                                          0x242e\n#define mmDP3_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP3_DP_SEC_FRAMING3                                                                          0x242f\n#define mmDP3_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP3_DP_SEC_FRAMING4                                                                          0x2430\n#define mmDP3_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP3_DP_SEC_AUD_N                                                                             0x2431\n#define mmDP3_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP3_DP_SEC_AUD_N_READBACK                                                                    0x2432\n#define mmDP3_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP3_DP_SEC_AUD_M                                                                             0x2433\n#define mmDP3_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP3_DP_SEC_AUD_M_READBACK                                                                    0x2434\n#define mmDP3_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP3_DP_SEC_TIMESTAMP                                                                         0x2435\n#define mmDP3_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP3_DP_SEC_PACKET_CNTL                                                                       0x2436\n#define mmDP3_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP3_DP_MSE_RATE_CNTL                                                                         0x2437\n#define mmDP3_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP3_DP_MSE_RATE_UPDATE                                                                       0x2439\n#define mmDP3_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP3_DP_MSE_SAT0                                                                              0x243a\n#define mmDP3_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP3_DP_MSE_SAT1                                                                              0x243b\n#define mmDP3_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP3_DP_MSE_SAT2                                                                              0x243c\n#define mmDP3_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP3_DP_MSE_SAT_UPDATE                                                                        0x243d\n#define mmDP3_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP3_DP_MSE_LINK_TIMING                                                                       0x243e\n#define mmDP3_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP3_DP_MSE_MISC_CNTL                                                                         0x243f\n#define mmDP3_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP3_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2444\n#define mmDP3_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2445\n#define mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP3_DP_MSE_SAT0_STATUS                                                                       0x2447\n#define mmDP3_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP3_DP_MSE_SAT1_STATUS                                                                       0x2448\n#define mmDP3_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP3_DP_MSE_SAT2_STATUS                                                                       0x2449\n#define mmDP3_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define mmDP3_DP_MSA_TIMING_PARAM1                                                                     0x244c\n#define mmDP3_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define mmDP3_DP_MSA_TIMING_PARAM2                                                                     0x244d\n#define mmDP3_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define mmDP3_DP_MSA_TIMING_PARAM3                                                                     0x244e\n#define mmDP3_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define mmDP3_DP_MSA_TIMING_PARAM4                                                                     0x244f\n#define mmDP3_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define mmDP3_DP_MSO_CNTL                                                                              0x2450\n#define mmDP3_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define mmDP3_DP_MSO_CNTL1                                                                             0x2451\n#define mmDP3_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define mmDP3_DP_DSC_CNTL                                                                              0x2452\n#define mmDP3_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define mmDP3_DP_SEC_CNTL2                                                                             0x2453\n#define mmDP3_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define mmDP3_DP_SEC_CNTL3                                                                             0x2454\n#define mmDP3_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define mmDP3_DP_SEC_CNTL4                                                                             0x2455\n#define mmDP3_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define mmDP3_DP_SEC_CNTL5                                                                             0x2456\n#define mmDP3_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define mmDP3_DP_SEC_CNTL6                                                                             0x2457\n#define mmDP3_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define mmDP3_DP_SEC_CNTL7                                                                             0x2458\n#define mmDP3_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define mmDP3_DP_DB_CNTL                                                                               0x2459\n#define mmDP3_DP_DB_CNTL_BASE_IDX                                                                      2\n#define mmDP3_DP_MSA_VBID_MISC                                                                         0x245a\n#define mmDP3_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n\n\n\n\n#define mmDIG4_DIG_FE_CNTL                                                                             0x2468\n#define mmDIG4_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG4_DIG_OUTPUT_CRC_CNTL                                                                     0x2469\n#define mmDIG4_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG4_DIG_OUTPUT_CRC_RESULT                                                                   0x246a\n#define mmDIG4_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG4_DIG_CLOCK_PATTERN                                                                       0x246b\n#define mmDIG4_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG4_DIG_TEST_PATTERN                                                                        0x246c\n#define mmDIG4_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG4_DIG_RANDOM_PATTERN_SEED                                                                 0x246d\n#define mmDIG4_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG4_DIG_FIFO_STATUS                                                                         0x246e\n#define mmDIG4_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG4_HDMI_CONTROL                                                                            0x2471\n#define mmDIG4_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG4_HDMI_STATUS                                                                             0x2472\n#define mmDIG4_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG4_HDMI_AUDIO_PACKET_CONTROL                                                               0x2473\n#define mmDIG4_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG4_HDMI_ACR_PACKET_CONTROL                                                                 0x2474\n#define mmDIG4_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG4_HDMI_VBI_PACKET_CONTROL                                                                 0x2475\n#define mmDIG4_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG4_HDMI_INFOFRAME_CONTROL0                                                                 0x2476\n#define mmDIG4_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG4_HDMI_INFOFRAME_CONTROL1                                                                 0x2477\n#define mmDIG4_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL0                                                            0x2478\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG4_AFMT_INTERRUPT_STATUS                                                                   0x2479\n#define mmDIG4_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG4_HDMI_GC                                                                                 0x247b\n#define mmDIG4_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL2                                                              0x247c\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG4_AFMT_ISRC1_0                                                                            0x247d\n#define mmDIG4_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC1_1                                                                            0x247e\n#define mmDIG4_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC1_2                                                                            0x247f\n#define mmDIG4_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC1_3                                                                            0x2480\n#define mmDIG4_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC1_4                                                                            0x2481\n#define mmDIG4_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC2_0                                                                            0x2482\n#define mmDIG4_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC2_1                                                                            0x2483\n#define mmDIG4_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC2_2                                                                            0x2484\n#define mmDIG4_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_ISRC2_3                                                                            0x2485\n#define mmDIG4_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL2                                                            0x2486\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL3                                                            0x2487\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define mmDIG4_HDMI_DB_CONTROL                                                                         0x2488\n#define mmDIG4_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define mmDIG4_AFMT_MPEG_INFO0                                                                         0x248a\n#define mmDIG4_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG4_AFMT_MPEG_INFO1                                                                         0x248b\n#define mmDIG4_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG4_AFMT_GENERIC_HDR                                                                        0x248c\n#define mmDIG4_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG4_AFMT_GENERIC_0                                                                          0x248d\n#define mmDIG4_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_1                                                                          0x248e\n#define mmDIG4_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_2                                                                          0x248f\n#define mmDIG4_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_3                                                                          0x2490\n#define mmDIG4_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_4                                                                          0x2491\n#define mmDIG4_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_5                                                                          0x2492\n#define mmDIG4_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_6                                                                          0x2493\n#define mmDIG4_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG4_AFMT_GENERIC_7                                                                          0x2494\n#define mmDIG4_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL1                                                            0x2495\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG4_HDMI_ACR_32_0                                                                           0x2496\n#define mmDIG4_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG4_HDMI_ACR_32_1                                                                           0x2497\n#define mmDIG4_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG4_HDMI_ACR_44_0                                                                           0x2498\n#define mmDIG4_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG4_HDMI_ACR_44_1                                                                           0x2499\n#define mmDIG4_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG4_HDMI_ACR_48_0                                                                           0x249a\n#define mmDIG4_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG4_HDMI_ACR_48_1                                                                           0x249b\n#define mmDIG4_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG4_HDMI_ACR_STATUS_0                                                                       0x249c\n#define mmDIG4_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG4_HDMI_ACR_STATUS_1                                                                       0x249d\n#define mmDIG4_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG4_AFMT_AUDIO_INFO0                                                                        0x249e\n#define mmDIG4_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG4_AFMT_AUDIO_INFO1                                                                        0x249f\n#define mmDIG4_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG4_AFMT_60958_0                                                                            0x24a0\n#define mmDIG4_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_60958_1                                                                            0x24a1\n#define mmDIG4_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_AUDIO_CRC_CONTROL                                                                  0x24a2\n#define mmDIG4_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG4_AFMT_RAMP_CONTROL0                                                                      0x24a3\n#define mmDIG4_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG4_AFMT_RAMP_CONTROL1                                                                      0x24a4\n#define mmDIG4_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG4_AFMT_RAMP_CONTROL2                                                                      0x24a5\n#define mmDIG4_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG4_AFMT_RAMP_CONTROL3                                                                      0x24a6\n#define mmDIG4_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG4_AFMT_60958_2                                                                            0x24a7\n#define mmDIG4_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG4_AFMT_AUDIO_CRC_RESULT                                                                   0x24a8\n#define mmDIG4_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG4_AFMT_STATUS                                                                             0x24a9\n#define mmDIG4_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL                                                               0x24aa\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG4_AFMT_VBI_PACKET_CONTROL                                                                 0x24ab\n#define mmDIG4_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG4_AFMT_INFOFRAME_CONTROL0                                                                 0x24ac\n#define mmDIG4_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG4_AFMT_AUDIO_SRC_CONTROL                                                                  0x24ad\n#define mmDIG4_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG4_DIG_BE_CNTL                                                                             0x24af\n#define mmDIG4_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG4_DIG_BE_EN_CNTL                                                                          0x24b0\n#define mmDIG4_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG4_TMDS_CNTL                                                                               0x24d3\n#define mmDIG4_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG4_TMDS_CONTROL_CHAR                                                                       0x24d4\n#define mmDIG4_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG4_TMDS_CONTROL0_FEEDBACK                                                                  0x24d5\n#define mmDIG4_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG4_TMDS_STEREOSYNC_CTL_SEL                                                                 0x24d6\n#define mmDIG4_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x24d7\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x24d8\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG4_TMDS_CTL_BITS                                                                           0x24da\n#define mmDIG4_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG4_TMDS_DCBALANCER_CONTROL                                                                 0x24db\n#define mmDIG4_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG4_TMDS_CTL0_1_GEN_CNTL                                                                    0x24dd\n#define mmDIG4_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG4_TMDS_CTL2_3_GEN_CNTL                                                                    0x24de\n#define mmDIG4_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG4_DIG_VERSION                                                                             0x24e0\n#define mmDIG4_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG4_DIG_LANE_ENABLE                                                                         0x24e1\n#define mmDIG4_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG4_AFMT_CNTL                                                                               0x24e6\n#define mmDIG4_AFMT_CNTL_BASE_IDX                                                                      2\n#define mmDIG4_AFMT_VBI_PACKET_CONTROL1                                                                0x24e7\n#define mmDIG4_AFMT_VBI_PACKET_CONTROL1_BASE_IDX                                                       2\n\n\n\n\n#define mmDP4_DP_LINK_CNTL                                                                             0x2508\n#define mmDP4_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP4_DP_PIXEL_FORMAT                                                                          0x2509\n#define mmDP4_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP4_DP_MSA_COLORIMETRY                                                                       0x250a\n#define mmDP4_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP4_DP_CONFIG                                                                                0x250b\n#define mmDP4_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP4_DP_VID_STREAM_CNTL                                                                       0x250c\n#define mmDP4_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP4_DP_STEER_FIFO                                                                            0x250d\n#define mmDP4_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP4_DP_MSA_MISC                                                                              0x250e\n#define mmDP4_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP4_DP_VID_TIMING                                                                            0x2510\n#define mmDP4_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP4_DP_VID_N                                                                                 0x2511\n#define mmDP4_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP4_DP_VID_M                                                                                 0x2512\n#define mmDP4_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP4_DP_LINK_FRAMING_CNTL                                                                     0x2513\n#define mmDP4_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP4_DP_HBR2_EYE_PATTERN                                                                      0x2514\n#define mmDP4_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP4_DP_VID_MSA_VBID                                                                          0x2515\n#define mmDP4_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP4_DP_VID_INTERRUPT_CNTL                                                                    0x2516\n#define mmDP4_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP4_DP_DPHY_CNTL                                                                             0x2517\n#define mmDP4_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP4_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2518\n#define mmDP4_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP4_DP_DPHY_SYM0                                                                             0x2519\n#define mmDP4_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP4_DP_DPHY_SYM1                                                                             0x251a\n#define mmDP4_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP4_DP_DPHY_SYM2                                                                             0x251b\n#define mmDP4_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP4_DP_DPHY_8B10B_CNTL                                                                       0x251c\n#define mmDP4_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP4_DP_DPHY_PRBS_CNTL                                                                        0x251d\n#define mmDP4_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP4_DP_DPHY_SCRAM_CNTL                                                                       0x251e\n#define mmDP4_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP4_DP_DPHY_CRC_EN                                                                           0x251f\n#define mmDP4_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP4_DP_DPHY_CRC_CNTL                                                                         0x2520\n#define mmDP4_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP4_DP_DPHY_CRC_RESULT                                                                       0x2521\n#define mmDP4_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP4_DP_DPHY_CRC_MST_CNTL                                                                     0x2522\n#define mmDP4_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP4_DP_DPHY_CRC_MST_STATUS                                                                   0x2523\n#define mmDP4_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP4_DP_DPHY_FAST_TRAINING                                                                    0x2524\n#define mmDP4_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP4_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2525\n#define mmDP4_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP4_DP_SEC_CNTL                                                                              0x252b\n#define mmDP4_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP4_DP_SEC_CNTL1                                                                             0x252c\n#define mmDP4_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP4_DP_SEC_FRAMING1                                                                          0x252d\n#define mmDP4_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP4_DP_SEC_FRAMING2                                                                          0x252e\n#define mmDP4_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP4_DP_SEC_FRAMING3                                                                          0x252f\n#define mmDP4_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP4_DP_SEC_FRAMING4                                                                          0x2530\n#define mmDP4_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP4_DP_SEC_AUD_N                                                                             0x2531\n#define mmDP4_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP4_DP_SEC_AUD_N_READBACK                                                                    0x2532\n#define mmDP4_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP4_DP_SEC_AUD_M                                                                             0x2533\n#define mmDP4_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP4_DP_SEC_AUD_M_READBACK                                                                    0x2534\n#define mmDP4_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP4_DP_SEC_TIMESTAMP                                                                         0x2535\n#define mmDP4_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP4_DP_SEC_PACKET_CNTL                                                                       0x2536\n#define mmDP4_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP4_DP_MSE_RATE_CNTL                                                                         0x2537\n#define mmDP4_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP4_DP_MSE_RATE_UPDATE                                                                       0x2539\n#define mmDP4_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP4_DP_MSE_SAT0                                                                              0x253a\n#define mmDP4_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP4_DP_MSE_SAT1                                                                              0x253b\n#define mmDP4_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP4_DP_MSE_SAT2                                                                              0x253c\n#define mmDP4_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP4_DP_MSE_SAT_UPDATE                                                                        0x253d\n#define mmDP4_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP4_DP_MSE_LINK_TIMING                                                                       0x253e\n#define mmDP4_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP4_DP_MSE_MISC_CNTL                                                                         0x253f\n#define mmDP4_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP4_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2544\n#define mmDP4_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2545\n#define mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP4_DP_MSE_SAT0_STATUS                                                                       0x2547\n#define mmDP4_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP4_DP_MSE_SAT1_STATUS                                                                       0x2548\n#define mmDP4_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP4_DP_MSE_SAT2_STATUS                                                                       0x2549\n#define mmDP4_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define mmDP4_DP_MSA_TIMING_PARAM1                                                                     0x254c\n#define mmDP4_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define mmDP4_DP_MSA_TIMING_PARAM2                                                                     0x254d\n#define mmDP4_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define mmDP4_DP_MSA_TIMING_PARAM3                                                                     0x254e\n#define mmDP4_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define mmDP4_DP_MSA_TIMING_PARAM4                                                                     0x254f\n#define mmDP4_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define mmDP4_DP_MSO_CNTL                                                                              0x2550\n#define mmDP4_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define mmDP4_DP_MSO_CNTL1                                                                             0x2551\n#define mmDP4_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define mmDP4_DP_DSC_CNTL                                                                              0x2552\n#define mmDP4_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define mmDP4_DP_SEC_CNTL2                                                                             0x2553\n#define mmDP4_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define mmDP4_DP_SEC_CNTL3                                                                             0x2554\n#define mmDP4_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define mmDP4_DP_SEC_CNTL4                                                                             0x2555\n#define mmDP4_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define mmDP4_DP_SEC_CNTL5                                                                             0x2556\n#define mmDP4_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define mmDP4_DP_SEC_CNTL6                                                                             0x2557\n#define mmDP4_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define mmDP4_DP_SEC_CNTL7                                                                             0x2558\n#define mmDP4_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define mmDP4_DP_DB_CNTL                                                                               0x2559\n#define mmDP4_DP_DB_CNTL_BASE_IDX                                                                      2\n#define mmDP4_DP_MSA_VBID_MISC                                                                         0x255a\n#define mmDP4_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n\n\n\n\n#define mmDIG5_DIG_FE_CNTL                                                                             0x2568\n#define mmDIG5_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG5_DIG_OUTPUT_CRC_CNTL                                                                     0x2569\n#define mmDIG5_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG5_DIG_OUTPUT_CRC_RESULT                                                                   0x256a\n#define mmDIG5_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG5_DIG_CLOCK_PATTERN                                                                       0x256b\n#define mmDIG5_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG5_DIG_TEST_PATTERN                                                                        0x256c\n#define mmDIG5_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG5_DIG_RANDOM_PATTERN_SEED                                                                 0x256d\n#define mmDIG5_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG5_DIG_FIFO_STATUS                                                                         0x256e\n#define mmDIG5_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG5_HDMI_CONTROL                                                                            0x2571\n#define mmDIG5_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG5_HDMI_STATUS                                                                             0x2572\n#define mmDIG5_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG5_HDMI_AUDIO_PACKET_CONTROL                                                               0x2573\n#define mmDIG5_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG5_HDMI_ACR_PACKET_CONTROL                                                                 0x2574\n#define mmDIG5_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG5_HDMI_VBI_PACKET_CONTROL                                                                 0x2575\n#define mmDIG5_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG5_HDMI_INFOFRAME_CONTROL0                                                                 0x2576\n#define mmDIG5_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG5_HDMI_INFOFRAME_CONTROL1                                                                 0x2577\n#define mmDIG5_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL0                                                            0x2578\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG5_AFMT_INTERRUPT_STATUS                                                                   0x2579\n#define mmDIG5_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG5_HDMI_GC                                                                                 0x257b\n#define mmDIG5_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL2                                                              0x257c\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG5_AFMT_ISRC1_0                                                                            0x257d\n#define mmDIG5_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC1_1                                                                            0x257e\n#define mmDIG5_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC1_2                                                                            0x257f\n#define mmDIG5_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC1_3                                                                            0x2580\n#define mmDIG5_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC1_4                                                                            0x2581\n#define mmDIG5_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC2_0                                                                            0x2582\n#define mmDIG5_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC2_1                                                                            0x2583\n#define mmDIG5_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC2_2                                                                            0x2584\n#define mmDIG5_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_ISRC2_3                                                                            0x2585\n#define mmDIG5_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL2                                                            0x2586\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL3                                                            0x2587\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define mmDIG5_HDMI_DB_CONTROL                                                                         0x2588\n#define mmDIG5_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define mmDIG5_AFMT_MPEG_INFO0                                                                         0x258a\n#define mmDIG5_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG5_AFMT_MPEG_INFO1                                                                         0x258b\n#define mmDIG5_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG5_AFMT_GENERIC_HDR                                                                        0x258c\n#define mmDIG5_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG5_AFMT_GENERIC_0                                                                          0x258d\n#define mmDIG5_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_1                                                                          0x258e\n#define mmDIG5_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_2                                                                          0x258f\n#define mmDIG5_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_3                                                                          0x2590\n#define mmDIG5_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_4                                                                          0x2591\n#define mmDIG5_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_5                                                                          0x2592\n#define mmDIG5_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_6                                                                          0x2593\n#define mmDIG5_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG5_AFMT_GENERIC_7                                                                          0x2594\n#define mmDIG5_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL1                                                            0x2595\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG5_HDMI_ACR_32_0                                                                           0x2596\n#define mmDIG5_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG5_HDMI_ACR_32_1                                                                           0x2597\n#define mmDIG5_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG5_HDMI_ACR_44_0                                                                           0x2598\n#define mmDIG5_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG5_HDMI_ACR_44_1                                                                           0x2599\n#define mmDIG5_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG5_HDMI_ACR_48_0                                                                           0x259a\n#define mmDIG5_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG5_HDMI_ACR_48_1                                                                           0x259b\n#define mmDIG5_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG5_HDMI_ACR_STATUS_0                                                                       0x259c\n#define mmDIG5_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG5_HDMI_ACR_STATUS_1                                                                       0x259d\n#define mmDIG5_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG5_AFMT_AUDIO_INFO0                                                                        0x259e\n#define mmDIG5_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG5_AFMT_AUDIO_INFO1                                                                        0x259f\n#define mmDIG5_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG5_AFMT_60958_0                                                                            0x25a0\n#define mmDIG5_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_60958_1                                                                            0x25a1\n#define mmDIG5_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_AUDIO_CRC_CONTROL                                                                  0x25a2\n#define mmDIG5_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG5_AFMT_RAMP_CONTROL0                                                                      0x25a3\n#define mmDIG5_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG5_AFMT_RAMP_CONTROL1                                                                      0x25a4\n#define mmDIG5_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG5_AFMT_RAMP_CONTROL2                                                                      0x25a5\n#define mmDIG5_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG5_AFMT_RAMP_CONTROL3                                                                      0x25a6\n#define mmDIG5_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG5_AFMT_60958_2                                                                            0x25a7\n#define mmDIG5_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG5_AFMT_AUDIO_CRC_RESULT                                                                   0x25a8\n#define mmDIG5_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG5_AFMT_STATUS                                                                             0x25a9\n#define mmDIG5_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL                                                               0x25aa\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG5_AFMT_VBI_PACKET_CONTROL                                                                 0x25ab\n#define mmDIG5_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG5_AFMT_INFOFRAME_CONTROL0                                                                 0x25ac\n#define mmDIG5_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG5_AFMT_AUDIO_SRC_CONTROL                                                                  0x25ad\n#define mmDIG5_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG5_DIG_BE_CNTL                                                                             0x25af\n#define mmDIG5_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG5_DIG_BE_EN_CNTL                                                                          0x25b0\n#define mmDIG5_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG5_TMDS_CNTL                                                                               0x25d3\n#define mmDIG5_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG5_TMDS_CONTROL_CHAR                                                                       0x25d4\n#define mmDIG5_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG5_TMDS_CONTROL0_FEEDBACK                                                                  0x25d5\n#define mmDIG5_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG5_TMDS_STEREOSYNC_CTL_SEL                                                                 0x25d6\n#define mmDIG5_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x25d7\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x25d8\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG5_TMDS_CTL_BITS                                                                           0x25da\n#define mmDIG5_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG5_TMDS_DCBALANCER_CONTROL                                                                 0x25db\n#define mmDIG5_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG5_TMDS_CTL0_1_GEN_CNTL                                                                    0x25dd\n#define mmDIG5_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG5_TMDS_CTL2_3_GEN_CNTL                                                                    0x25de\n#define mmDIG5_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG5_DIG_VERSION                                                                             0x25e0\n#define mmDIG5_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG5_DIG_LANE_ENABLE                                                                         0x25e1\n#define mmDIG5_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG5_AFMT_CNTL                                                                               0x25e6\n#define mmDIG5_AFMT_CNTL_BASE_IDX                                                                      2\n#define mmDIG5_AFMT_VBI_PACKET_CONTROL1                                                                0x25e7\n#define mmDIG5_AFMT_VBI_PACKET_CONTROL1_BASE_IDX                                                       2\n\n\n\n\n#define mmDP5_DP_LINK_CNTL                                                                             0x2608\n#define mmDP5_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP5_DP_PIXEL_FORMAT                                                                          0x2609\n#define mmDP5_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP5_DP_MSA_COLORIMETRY                                                                       0x260a\n#define mmDP5_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP5_DP_CONFIG                                                                                0x260b\n#define mmDP5_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP5_DP_VID_STREAM_CNTL                                                                       0x260c\n#define mmDP5_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP5_DP_STEER_FIFO                                                                            0x260d\n#define mmDP5_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP5_DP_MSA_MISC                                                                              0x260e\n#define mmDP5_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP5_DP_VID_TIMING                                                                            0x2610\n#define mmDP5_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP5_DP_VID_N                                                                                 0x2611\n#define mmDP5_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP5_DP_VID_M                                                                                 0x2612\n#define mmDP5_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP5_DP_LINK_FRAMING_CNTL                                                                     0x2613\n#define mmDP5_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP5_DP_HBR2_EYE_PATTERN                                                                      0x2614\n#define mmDP5_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP5_DP_VID_MSA_VBID                                                                          0x2615\n#define mmDP5_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP5_DP_VID_INTERRUPT_CNTL                                                                    0x2616\n#define mmDP5_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP5_DP_DPHY_CNTL                                                                             0x2617\n#define mmDP5_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP5_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2618\n#define mmDP5_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP5_DP_DPHY_SYM0                                                                             0x2619\n#define mmDP5_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP5_DP_DPHY_SYM1                                                                             0x261a\n#define mmDP5_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP5_DP_DPHY_SYM2                                                                             0x261b\n#define mmDP5_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP5_DP_DPHY_8B10B_CNTL                                                                       0x261c\n#define mmDP5_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP5_DP_DPHY_PRBS_CNTL                                                                        0x261d\n#define mmDP5_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP5_DP_DPHY_SCRAM_CNTL                                                                       0x261e\n#define mmDP5_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP5_DP_DPHY_CRC_EN                                                                           0x261f\n#define mmDP5_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP5_DP_DPHY_CRC_CNTL                                                                         0x2620\n#define mmDP5_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP5_DP_DPHY_CRC_RESULT                                                                       0x2621\n#define mmDP5_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP5_DP_DPHY_CRC_MST_CNTL                                                                     0x2622\n#define mmDP5_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP5_DP_DPHY_CRC_MST_STATUS                                                                   0x2623\n#define mmDP5_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP5_DP_DPHY_FAST_TRAINING                                                                    0x2624\n#define mmDP5_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP5_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2625\n#define mmDP5_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP5_DP_SEC_CNTL                                                                              0x262b\n#define mmDP5_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP5_DP_SEC_CNTL1                                                                             0x262c\n#define mmDP5_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP5_DP_SEC_FRAMING1                                                                          0x262d\n#define mmDP5_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP5_DP_SEC_FRAMING2                                                                          0x262e\n#define mmDP5_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP5_DP_SEC_FRAMING3                                                                          0x262f\n#define mmDP5_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP5_DP_SEC_FRAMING4                                                                          0x2630\n#define mmDP5_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP5_DP_SEC_AUD_N                                                                             0x2631\n#define mmDP5_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP5_DP_SEC_AUD_N_READBACK                                                                    0x2632\n#define mmDP5_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP5_DP_SEC_AUD_M                                                                             0x2633\n#define mmDP5_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP5_DP_SEC_AUD_M_READBACK                                                                    0x2634\n#define mmDP5_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP5_DP_SEC_TIMESTAMP                                                                         0x2635\n#define mmDP5_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP5_DP_SEC_PACKET_CNTL                                                                       0x2636\n#define mmDP5_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP5_DP_MSE_RATE_CNTL                                                                         0x2637\n#define mmDP5_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP5_DP_MSE_RATE_UPDATE                                                                       0x2639\n#define mmDP5_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP5_DP_MSE_SAT0                                                                              0x263a\n#define mmDP5_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP5_DP_MSE_SAT1                                                                              0x263b\n#define mmDP5_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP5_DP_MSE_SAT2                                                                              0x263c\n#define mmDP5_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP5_DP_MSE_SAT_UPDATE                                                                        0x263d\n#define mmDP5_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP5_DP_MSE_LINK_TIMING                                                                       0x263e\n#define mmDP5_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP5_DP_MSE_MISC_CNTL                                                                         0x263f\n#define mmDP5_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP5_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2644\n#define mmDP5_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2645\n#define mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP5_DP_MSE_SAT0_STATUS                                                                       0x2647\n#define mmDP5_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP5_DP_MSE_SAT1_STATUS                                                                       0x2648\n#define mmDP5_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP5_DP_MSE_SAT2_STATUS                                                                       0x2649\n#define mmDP5_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define mmDP5_DP_MSA_TIMING_PARAM1                                                                     0x264c\n#define mmDP5_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define mmDP5_DP_MSA_TIMING_PARAM2                                                                     0x264d\n#define mmDP5_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define mmDP5_DP_MSA_TIMING_PARAM3                                                                     0x264e\n#define mmDP5_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define mmDP5_DP_MSA_TIMING_PARAM4                                                                     0x264f\n#define mmDP5_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define mmDP5_DP_MSO_CNTL                                                                              0x2650\n#define mmDP5_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define mmDP5_DP_MSO_CNTL1                                                                             0x2651\n#define mmDP5_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define mmDP5_DP_DSC_CNTL                                                                              0x2652\n#define mmDP5_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define mmDP5_DP_SEC_CNTL2                                                                             0x2653\n#define mmDP5_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define mmDP5_DP_SEC_CNTL3                                                                             0x2654\n#define mmDP5_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define mmDP5_DP_SEC_CNTL4                                                                             0x2655\n#define mmDP5_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define mmDP5_DP_SEC_CNTL5                                                                             0x2656\n#define mmDP5_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define mmDP5_DP_SEC_CNTL6                                                                             0x2657\n#define mmDP5_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define mmDP5_DP_SEC_CNTL7                                                                             0x2658\n#define mmDP5_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define mmDP5_DP_DB_CNTL                                                                               0x2659\n#define mmDP5_DP_DB_CNTL_BASE_IDX                                                                      2\n#define mmDP5_DP_MSA_VBID_MISC                                                                         0x265a\n#define mmDP5_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n\n\n\n\n#define mmDIG6_DIG_FE_CNTL                                                                             0x2668\n#define mmDIG6_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define mmDIG6_DIG_OUTPUT_CRC_CNTL                                                                     0x2669\n#define mmDIG6_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define mmDIG6_DIG_OUTPUT_CRC_RESULT                                                                   0x266a\n#define mmDIG6_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG6_DIG_CLOCK_PATTERN                                                                       0x266b\n#define mmDIG6_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define mmDIG6_DIG_TEST_PATTERN                                                                        0x266c\n#define mmDIG6_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define mmDIG6_DIG_RANDOM_PATTERN_SEED                                                                 0x266d\n#define mmDIG6_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define mmDIG6_DIG_FIFO_STATUS                                                                         0x266e\n#define mmDIG6_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define mmDIG6_HDMI_CONTROL                                                                            0x2671\n#define mmDIG6_HDMI_CONTROL_BASE_IDX                                                                   2\n#define mmDIG6_HDMI_STATUS                                                                             0x2672\n#define mmDIG6_HDMI_STATUS_BASE_IDX                                                                    2\n#define mmDIG6_HDMI_AUDIO_PACKET_CONTROL                                                               0x2673\n#define mmDIG6_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG6_HDMI_ACR_PACKET_CONTROL                                                                 0x2674\n#define mmDIG6_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG6_HDMI_VBI_PACKET_CONTROL                                                                 0x2675\n#define mmDIG6_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG6_HDMI_INFOFRAME_CONTROL0                                                                 0x2676\n#define mmDIG6_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG6_HDMI_INFOFRAME_CONTROL1                                                                 0x2677\n#define mmDIG6_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL0                                                            0x2678\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define mmDIG6_AFMT_INTERRUPT_STATUS                                                                   0x2679\n#define mmDIG6_AFMT_INTERRUPT_STATUS_BASE_IDX                                                          2\n#define mmDIG6_HDMI_GC                                                                                 0x267b\n#define mmDIG6_HDMI_GC_BASE_IDX                                                                        2\n#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL2                                                              0x267c\n#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                     2\n#define mmDIG6_AFMT_ISRC1_0                                                                            0x267d\n#define mmDIG6_AFMT_ISRC1_0_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC1_1                                                                            0x267e\n#define mmDIG6_AFMT_ISRC1_1_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC1_2                                                                            0x267f\n#define mmDIG6_AFMT_ISRC1_2_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC1_3                                                                            0x2680\n#define mmDIG6_AFMT_ISRC1_3_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC1_4                                                                            0x2681\n#define mmDIG6_AFMT_ISRC1_4_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC2_0                                                                            0x2682\n#define mmDIG6_AFMT_ISRC2_0_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC2_1                                                                            0x2683\n#define mmDIG6_AFMT_ISRC2_1_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC2_2                                                                            0x2684\n#define mmDIG6_AFMT_ISRC2_2_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_ISRC2_3                                                                            0x2685\n#define mmDIG6_AFMT_ISRC2_3_BASE_IDX                                                                   2\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL2                                                            0x2686\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL3                                                            0x2687\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define mmDIG6_HDMI_DB_CONTROL                                                                         0x2688\n#define mmDIG6_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define mmDIG6_AFMT_MPEG_INFO0                                                                         0x268a\n#define mmDIG6_AFMT_MPEG_INFO0_BASE_IDX                                                                2\n#define mmDIG6_AFMT_MPEG_INFO1                                                                         0x268b\n#define mmDIG6_AFMT_MPEG_INFO1_BASE_IDX                                                                2\n#define mmDIG6_AFMT_GENERIC_HDR                                                                        0x268c\n#define mmDIG6_AFMT_GENERIC_HDR_BASE_IDX                                                               2\n#define mmDIG6_AFMT_GENERIC_0                                                                          0x268d\n#define mmDIG6_AFMT_GENERIC_0_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_1                                                                          0x268e\n#define mmDIG6_AFMT_GENERIC_1_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_2                                                                          0x268f\n#define mmDIG6_AFMT_GENERIC_2_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_3                                                                          0x2690\n#define mmDIG6_AFMT_GENERIC_3_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_4                                                                          0x2691\n#define mmDIG6_AFMT_GENERIC_4_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_5                                                                          0x2692\n#define mmDIG6_AFMT_GENERIC_5_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_6                                                                          0x2693\n#define mmDIG6_AFMT_GENERIC_6_BASE_IDX                                                                 2\n#define mmDIG6_AFMT_GENERIC_7                                                                          0x2694\n#define mmDIG6_AFMT_GENERIC_7_BASE_IDX                                                                 2\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL1                                                            0x2695\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define mmDIG6_HDMI_ACR_32_0                                                                           0x2696\n#define mmDIG6_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define mmDIG6_HDMI_ACR_32_1                                                                           0x2697\n#define mmDIG6_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define mmDIG6_HDMI_ACR_44_0                                                                           0x2698\n#define mmDIG6_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define mmDIG6_HDMI_ACR_44_1                                                                           0x2699\n#define mmDIG6_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define mmDIG6_HDMI_ACR_48_0                                                                           0x269a\n#define mmDIG6_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define mmDIG6_HDMI_ACR_48_1                                                                           0x269b\n#define mmDIG6_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define mmDIG6_HDMI_ACR_STATUS_0                                                                       0x269c\n#define mmDIG6_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define mmDIG6_HDMI_ACR_STATUS_1                                                                       0x269d\n#define mmDIG6_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define mmDIG6_AFMT_AUDIO_INFO0                                                                        0x269e\n#define mmDIG6_AFMT_AUDIO_INFO0_BASE_IDX                                                               2\n#define mmDIG6_AFMT_AUDIO_INFO1                                                                        0x269f\n#define mmDIG6_AFMT_AUDIO_INFO1_BASE_IDX                                                               2\n#define mmDIG6_AFMT_60958_0                                                                            0x26a0\n#define mmDIG6_AFMT_60958_0_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_60958_1                                                                            0x26a1\n#define mmDIG6_AFMT_60958_1_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_AUDIO_CRC_CONTROL                                                                  0x26a2\n#define mmDIG6_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG6_AFMT_RAMP_CONTROL0                                                                      0x26a3\n#define mmDIG6_AFMT_RAMP_CONTROL0_BASE_IDX                                                             2\n#define mmDIG6_AFMT_RAMP_CONTROL1                                                                      0x26a4\n#define mmDIG6_AFMT_RAMP_CONTROL1_BASE_IDX                                                             2\n#define mmDIG6_AFMT_RAMP_CONTROL2                                                                      0x26a5\n#define mmDIG6_AFMT_RAMP_CONTROL2_BASE_IDX                                                             2\n#define mmDIG6_AFMT_RAMP_CONTROL3                                                                      0x26a6\n#define mmDIG6_AFMT_RAMP_CONTROL3_BASE_IDX                                                             2\n#define mmDIG6_AFMT_60958_2                                                                            0x26a7\n#define mmDIG6_AFMT_60958_2_BASE_IDX                                                                   2\n#define mmDIG6_AFMT_AUDIO_CRC_RESULT                                                                   0x26a8\n#define mmDIG6_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                          2\n#define mmDIG6_AFMT_STATUS                                                                             0x26a9\n#define mmDIG6_AFMT_STATUS_BASE_IDX                                                                    2\n#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL                                                               0x26aa\n#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define mmDIG6_AFMT_VBI_PACKET_CONTROL                                                                 0x26ab\n#define mmDIG6_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define mmDIG6_AFMT_INFOFRAME_CONTROL0                                                                 0x26ac\n#define mmDIG6_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define mmDIG6_AFMT_AUDIO_SRC_CONTROL                                                                  0x26ad\n#define mmDIG6_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                         2\n#define mmDIG6_DIG_BE_CNTL                                                                             0x26af\n#define mmDIG6_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define mmDIG6_DIG_BE_EN_CNTL                                                                          0x26b0\n#define mmDIG6_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define mmDIG6_TMDS_CNTL                                                                               0x26d3\n#define mmDIG6_TMDS_CNTL_BASE_IDX                                                                      2\n#define mmDIG6_TMDS_CONTROL_CHAR                                                                       0x26d4\n#define mmDIG6_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define mmDIG6_TMDS_CONTROL0_FEEDBACK                                                                  0x26d5\n#define mmDIG6_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define mmDIG6_TMDS_STEREOSYNC_CTL_SEL                                                                 0x26d6\n#define mmDIG6_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x26d7\n#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x26d8\n#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define mmDIG6_TMDS_CTL_BITS                                                                           0x26da\n#define mmDIG6_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define mmDIG6_TMDS_DCBALANCER_CONTROL                                                                 0x26db\n#define mmDIG6_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define mmDIG6_TMDS_CTL0_1_GEN_CNTL                                                                    0x26dd\n#define mmDIG6_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG6_TMDS_CTL2_3_GEN_CNTL                                                                    0x26de\n#define mmDIG6_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define mmDIG6_DIG_VERSION                                                                             0x26e0\n#define mmDIG6_DIG_VERSION_BASE_IDX                                                                    2\n#define mmDIG6_DIG_LANE_ENABLE                                                                         0x26e1\n#define mmDIG6_DIG_LANE_ENABLE_BASE_IDX                                                                2\n#define mmDIG6_AFMT_CNTL                                                                               0x26e6\n#define mmDIG6_AFMT_CNTL_BASE_IDX                                                                      2\n#define mmDIG6_AFMT_VBI_PACKET_CONTROL1                                                                0x26e7\n#define mmDIG6_AFMT_VBI_PACKET_CONTROL1_BASE_IDX                                                       2\n\n\n\n\n#define mmDP6_DP_LINK_CNTL                                                                             0x2708\n#define mmDP6_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define mmDP6_DP_PIXEL_FORMAT                                                                          0x2709\n#define mmDP6_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define mmDP6_DP_MSA_COLORIMETRY                                                                       0x270a\n#define mmDP6_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define mmDP6_DP_CONFIG                                                                                0x270b\n#define mmDP6_DP_CONFIG_BASE_IDX                                                                       2\n#define mmDP6_DP_VID_STREAM_CNTL                                                                       0x270c\n#define mmDP6_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define mmDP6_DP_STEER_FIFO                                                                            0x270d\n#define mmDP6_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define mmDP6_DP_MSA_MISC                                                                              0x270e\n#define mmDP6_DP_MSA_MISC_BASE_IDX                                                                     2\n#define mmDP6_DP_VID_TIMING                                                                            0x2710\n#define mmDP6_DP_VID_TIMING_BASE_IDX                                                                   2\n#define mmDP6_DP_VID_N                                                                                 0x2711\n#define mmDP6_DP_VID_N_BASE_IDX                                                                        2\n#define mmDP6_DP_VID_M                                                                                 0x2712\n#define mmDP6_DP_VID_M_BASE_IDX                                                                        2\n#define mmDP6_DP_LINK_FRAMING_CNTL                                                                     0x2713\n#define mmDP6_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define mmDP6_DP_HBR2_EYE_PATTERN                                                                      0x2714\n#define mmDP6_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define mmDP6_DP_VID_MSA_VBID                                                                          0x2715\n#define mmDP6_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define mmDP6_DP_VID_INTERRUPT_CNTL                                                                    0x2716\n#define mmDP6_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define mmDP6_DP_DPHY_CNTL                                                                             0x2717\n#define mmDP6_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define mmDP6_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2718\n#define mmDP6_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define mmDP6_DP_DPHY_SYM0                                                                             0x2719\n#define mmDP6_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define mmDP6_DP_DPHY_SYM1                                                                             0x271a\n#define mmDP6_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define mmDP6_DP_DPHY_SYM2                                                                             0x271b\n#define mmDP6_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define mmDP6_DP_DPHY_8B10B_CNTL                                                                       0x271c\n#define mmDP6_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define mmDP6_DP_DPHY_PRBS_CNTL                                                                        0x271d\n#define mmDP6_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define mmDP6_DP_DPHY_SCRAM_CNTL                                                                       0x271e\n#define mmDP6_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define mmDP6_DP_DPHY_CRC_EN                                                                           0x271f\n#define mmDP6_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define mmDP6_DP_DPHY_CRC_CNTL                                                                         0x2720\n#define mmDP6_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define mmDP6_DP_DPHY_CRC_RESULT                                                                       0x2721\n#define mmDP6_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define mmDP6_DP_DPHY_CRC_MST_CNTL                                                                     0x2722\n#define mmDP6_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define mmDP6_DP_DPHY_CRC_MST_STATUS                                                                   0x2723\n#define mmDP6_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define mmDP6_DP_DPHY_FAST_TRAINING                                                                    0x2724\n#define mmDP6_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define mmDP6_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2725\n#define mmDP6_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define mmDP6_DP_SEC_CNTL                                                                              0x272b\n#define mmDP6_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define mmDP6_DP_SEC_CNTL1                                                                             0x272c\n#define mmDP6_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define mmDP6_DP_SEC_FRAMING1                                                                          0x272d\n#define mmDP6_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define mmDP6_DP_SEC_FRAMING2                                                                          0x272e\n#define mmDP6_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define mmDP6_DP_SEC_FRAMING3                                                                          0x272f\n#define mmDP6_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define mmDP6_DP_SEC_FRAMING4                                                                          0x2730\n#define mmDP6_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define mmDP6_DP_SEC_AUD_N                                                                             0x2731\n#define mmDP6_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define mmDP6_DP_SEC_AUD_N_READBACK                                                                    0x2732\n#define mmDP6_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define mmDP6_DP_SEC_AUD_M                                                                             0x2733\n#define mmDP6_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define mmDP6_DP_SEC_AUD_M_READBACK                                                                    0x2734\n#define mmDP6_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define mmDP6_DP_SEC_TIMESTAMP                                                                         0x2735\n#define mmDP6_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define mmDP6_DP_SEC_PACKET_CNTL                                                                       0x2736\n#define mmDP6_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define mmDP6_DP_MSE_RATE_CNTL                                                                         0x2737\n#define mmDP6_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define mmDP6_DP_MSE_RATE_UPDATE                                                                       0x2739\n#define mmDP6_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define mmDP6_DP_MSE_SAT0                                                                              0x273a\n#define mmDP6_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define mmDP6_DP_MSE_SAT1                                                                              0x273b\n#define mmDP6_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define mmDP6_DP_MSE_SAT2                                                                              0x273c\n#define mmDP6_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define mmDP6_DP_MSE_SAT_UPDATE                                                                        0x273d\n#define mmDP6_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define mmDP6_DP_MSE_LINK_TIMING                                                                       0x273e\n#define mmDP6_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define mmDP6_DP_MSE_MISC_CNTL                                                                         0x273f\n#define mmDP6_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define mmDP6_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2744\n#define mmDP6_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2745\n#define mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define mmDP6_DP_MSE_SAT0_STATUS                                                                       0x2747\n#define mmDP6_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define mmDP6_DP_MSE_SAT1_STATUS                                                                       0x2748\n#define mmDP6_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define mmDP6_DP_MSE_SAT2_STATUS                                                                       0x2749\n#define mmDP6_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define mmDP6_DP_MSA_TIMING_PARAM1                                                                     0x274c\n#define mmDP6_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define mmDP6_DP_MSA_TIMING_PARAM2                                                                     0x274d\n#define mmDP6_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define mmDP6_DP_MSA_TIMING_PARAM3                                                                     0x274e\n#define mmDP6_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define mmDP6_DP_MSA_TIMING_PARAM4                                                                     0x274f\n#define mmDP6_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define mmDP6_DP_MSO_CNTL                                                                              0x2750\n#define mmDP6_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define mmDP6_DP_MSO_CNTL1                                                                             0x2751\n#define mmDP6_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define mmDP6_DP_DSC_CNTL                                                                              0x2752\n#define mmDP6_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define mmDP6_DP_SEC_CNTL2                                                                             0x2753\n#define mmDP6_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define mmDP6_DP_SEC_CNTL3                                                                             0x2754\n#define mmDP6_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define mmDP6_DP_SEC_CNTL4                                                                             0x2755\n#define mmDP6_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define mmDP6_DP_SEC_CNTL5                                                                             0x2756\n#define mmDP6_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define mmDP6_DP_SEC_CNTL6                                                                             0x2757\n#define mmDP6_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define mmDP6_DP_SEC_CNTL7                                                                             0x2758\n#define mmDP6_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define mmDP6_DP_DB_CNTL                                                                               0x2759\n#define mmDP6_DP_DB_CNTL_BASE_IDX                                                                      2\n#define mmDP6_DP_MSA_VBID_MISC                                                                         0x275a\n#define mmDP6_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n\n\n\n\n#define mmDC_GENERICA                                                                                  0x2868\n#define mmDC_GENERICA_BASE_IDX                                                                         2\n#define mmDC_GENERICB                                                                                  0x2869\n#define mmDC_GENERICB_BASE_IDX                                                                         2\n#define mmDC_REF_CLK_CNTL                                                                              0x286b\n#define mmDC_REF_CLK_CNTL_BASE_IDX                                                                     2\n#define mmDC_GPIO_DEBUG                                                                                0x286c\n#define mmDC_GPIO_DEBUG_BASE_IDX                                                                       2\n#define mmUNIPHYA_LINK_CNTL                                                                            0x286d\n#define mmUNIPHYA_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYA_CHANNEL_XBAR_CNTL                                                                    0x286e\n#define mmUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYB_LINK_CNTL                                                                            0x286f\n#define mmUNIPHYB_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYB_CHANNEL_XBAR_CNTL                                                                    0x2870\n#define mmUNIPHYB_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYC_LINK_CNTL                                                                            0x2871\n#define mmUNIPHYC_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYC_CHANNEL_XBAR_CNTL                                                                    0x2872\n#define mmUNIPHYC_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYD_LINK_CNTL                                                                            0x2873\n#define mmUNIPHYD_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYD_CHANNEL_XBAR_CNTL                                                                    0x2874\n#define mmUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYE_LINK_CNTL                                                                            0x2875\n#define mmUNIPHYE_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYE_CHANNEL_XBAR_CNTL                                                                    0x2876\n#define mmUNIPHYE_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYF_LINK_CNTL                                                                            0x2877\n#define mmUNIPHYF_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYF_CHANNEL_XBAR_CNTL                                                                    0x2878\n#define mmUNIPHYF_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmUNIPHYG_LINK_CNTL                                                                            0x2879\n#define mmUNIPHYG_LINK_CNTL_BASE_IDX                                                                   2\n#define mmUNIPHYG_CHANNEL_XBAR_CNTL                                                                    0x287a\n#define mmUNIPHYG_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define mmDCIO_WRCMD_DELAY                                                                             0x287e\n#define mmDCIO_WRCMD_DELAY_BASE_IDX                                                                    2\n#define mmDC_PINSTRAPS                                                                                 0x2880\n#define mmDC_PINSTRAPS_BASE_IDX                                                                        2\n#define mmDC_DVODATA_CONFIG                                                                            0x2882\n#define mmDC_DVODATA_CONFIG_BASE_IDX                                                                   2\n#define mmLVTMA_PWRSEQ_CNTL                                                                            0x2883\n#define mmLVTMA_PWRSEQ_CNTL_BASE_IDX                                                                   2\n#define mmLVTMA_PWRSEQ_STATE                                                                           0x2884\n#define mmLVTMA_PWRSEQ_STATE_BASE_IDX                                                                  2\n#define mmLVTMA_PWRSEQ_REF_DIV                                                                         0x2885\n#define mmLVTMA_PWRSEQ_REF_DIV_BASE_IDX                                                                2\n#define mmLVTMA_PWRSEQ_DELAY1                                                                          0x2886\n#define mmLVTMA_PWRSEQ_DELAY1_BASE_IDX                                                                 2\n#define mmLVTMA_PWRSEQ_DELAY2                                                                          0x2887\n#define mmLVTMA_PWRSEQ_DELAY2_BASE_IDX                                                                 2\n#define mmBL_PWM_CNTL                                                                                  0x2888\n#define mmBL_PWM_CNTL_BASE_IDX                                                                         2\n#define mmBL_PWM_CNTL2                                                                                 0x2889\n#define mmBL_PWM_CNTL2_BASE_IDX                                                                        2\n#define mmBL_PWM_PERIOD_CNTL                                                                           0x288a\n#define mmBL_PWM_PERIOD_CNTL_BASE_IDX                                                                  2\n#define mmBL_PWM_GRP1_REG_LOCK                                                                         0x288b\n#define mmBL_PWM_GRP1_REG_LOCK_BASE_IDX                                                                2\n#define mmDCIO_GSL_GENLK_PAD_CNTL                                                                      0x288c\n#define mmDCIO_GSL_GENLK_PAD_CNTL_BASE_IDX                                                             2\n#define mmDCIO_GSL_SWAPLOCK_PAD_CNTL                                                                   0x288d\n#define mmDCIO_GSL_SWAPLOCK_PAD_CNTL_BASE_IDX                                                          2\n#define mmDCIO_CLOCK_CNTL                                                                              0x2895\n#define mmDCIO_CLOCK_CNTL_BASE_IDX                                                                     2\n#define mmDIO_OTG_EXT_VSYNC_CNTL                                                                       0x2898\n#define mmDIO_OTG_EXT_VSYNC_CNTL_BASE_IDX                                                              2\n#define mmDCIO_SOFT_RESET                                                                              0x289e\n#define mmDCIO_SOFT_RESET_BASE_IDX                                                                     2\n#define mmDCIO_DPHY_SEL                                                                                0x289f\n#define mmDCIO_DPHY_SEL_BASE_IDX                                                                       2\n#define mmUNIPHY_IMPCAL_LINKA                                                                          0x28a0\n#define mmUNIPHY_IMPCAL_LINKA_BASE_IDX                                                                 2\n#define mmUNIPHY_IMPCAL_LINKB                                                                          0x28a1\n#define mmUNIPHY_IMPCAL_LINKB_BASE_IDX                                                                 2\n#define mmUNIPHY_IMPCAL_PERIOD                                                                         0x28a2\n#define mmUNIPHY_IMPCAL_PERIOD_BASE_IDX                                                                2\n#define mmAUXP_IMPCAL                                                                                  0x28a3\n#define mmAUXP_IMPCAL_BASE_IDX                                                                         2\n#define mmAUXN_IMPCAL                                                                                  0x28a4\n#define mmAUXN_IMPCAL_BASE_IDX                                                                         2\n#define mmDCIO_IMPCAL_CNTL                                                                             0x28a5\n#define mmDCIO_IMPCAL_CNTL_BASE_IDX                                                                    2\n#define mmUNIPHY_IMPCAL_PSW_AB                                                                         0x28a6\n#define mmUNIPHY_IMPCAL_PSW_AB_BASE_IDX                                                                2\n#define mmUNIPHY_IMPCAL_LINKC                                                                          0x28a7\n#define mmUNIPHY_IMPCAL_LINKC_BASE_IDX                                                                 2\n#define mmUNIPHY_IMPCAL_LINKD                                                                          0x28a8\n#define mmUNIPHY_IMPCAL_LINKD_BASE_IDX                                                                 2\n#define mmDCIO_IMPCAL_CNTL_CD                                                                          0x28a9\n#define mmDCIO_IMPCAL_CNTL_CD_BASE_IDX                                                                 2\n#define mmUNIPHY_IMPCAL_PSW_CD                                                                         0x28aa\n#define mmUNIPHY_IMPCAL_PSW_CD_BASE_IDX                                                                2\n#define mmUNIPHY_IMPCAL_LINKE                                                                          0x28ab\n#define mmUNIPHY_IMPCAL_LINKE_BASE_IDX                                                                 2\n#define mmUNIPHY_IMPCAL_LINKF                                                                          0x28ac\n#define mmUNIPHY_IMPCAL_LINKF_BASE_IDX                                                                 2\n#define mmDCIO_IMPCAL_CNTL_EF                                                                          0x28ad\n#define mmDCIO_IMPCAL_CNTL_EF_BASE_IDX                                                                 2\n#define mmUNIPHY_IMPCAL_PSW_EF                                                                         0x28ae\n#define mmUNIPHY_IMPCAL_PSW_EF_BASE_IDX                                                                2\n#define mmDCIO_DPCS_TX_INTERRUPT                                                                       0x28b3\n#define mmDCIO_DPCS_TX_INTERRUPT_BASE_IDX                                                              2\n#define mmDCIO_DPCS_RX_INTERRUPT                                                                       0x28b4\n#define mmDCIO_DPCS_RX_INTERRUPT_BASE_IDX                                                              2\n#define mmDCIO_SEMAPHORE0                                                                              0x28b5\n#define mmDCIO_SEMAPHORE0_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE1                                                                              0x28b6\n#define mmDCIO_SEMAPHORE1_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE2                                                                              0x28b7\n#define mmDCIO_SEMAPHORE2_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE3                                                                              0x28b8\n#define mmDCIO_SEMAPHORE3_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE4                                                                              0x28b9\n#define mmDCIO_SEMAPHORE4_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE5                                                                              0x28ba\n#define mmDCIO_SEMAPHORE5_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE6                                                                              0x28bb\n#define mmDCIO_SEMAPHORE6_BASE_IDX                                                                     2\n#define mmDCIO_SEMAPHORE7                                                                              0x28bc\n#define mmDCIO_SEMAPHORE7_BASE_IDX                                                                     2\n#define mmDCIO_USBC_FLIP_EN_SEL                                                                        0x28bd\n#define mmDCIO_USBC_FLIP_EN_SEL_BASE_IDX                                                               2\n\n\n\n\n#define mmDC_GPIO_GENERIC_MASK                                                                         0x28c8\n#define mmDC_GPIO_GENERIC_MASK_BASE_IDX                                                                2\n#define mmDC_GPIO_GENERIC_A                                                                            0x28c9\n#define mmDC_GPIO_GENERIC_A_BASE_IDX                                                                   2\n#define mmDC_GPIO_GENERIC_EN                                                                           0x28ca\n#define mmDC_GPIO_GENERIC_EN_BASE_IDX                                                                  2\n#define mmDC_GPIO_GENERIC_Y                                                                            0x28cb\n#define mmDC_GPIO_GENERIC_Y_BASE_IDX                                                                   2\n#define mmDC_GPIO_DVODATA_MASK                                                                         0x28cc\n#define mmDC_GPIO_DVODATA_MASK_BASE_IDX                                                                2\n#define mmDC_GPIO_DVODATA_A                                                                            0x28cd\n#define mmDC_GPIO_DVODATA_A_BASE_IDX                                                                   2\n#define mmDC_GPIO_DVODATA_EN                                                                           0x28ce\n#define mmDC_GPIO_DVODATA_EN_BASE_IDX                                                                  2\n#define mmDC_GPIO_DVODATA_Y                                                                            0x28cf\n#define mmDC_GPIO_DVODATA_Y_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC1_MASK                                                                            0x28d0\n#define mmDC_GPIO_DDC1_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC1_A                                                                               0x28d1\n#define mmDC_GPIO_DDC1_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC1_EN                                                                              0x28d2\n#define mmDC_GPIO_DDC1_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC1_Y                                                                               0x28d3\n#define mmDC_GPIO_DDC1_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC2_MASK                                                                            0x28d4\n#define mmDC_GPIO_DDC2_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC2_A                                                                               0x28d5\n#define mmDC_GPIO_DDC2_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC2_EN                                                                              0x28d6\n#define mmDC_GPIO_DDC2_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC2_Y                                                                               0x28d7\n#define mmDC_GPIO_DDC2_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC3_MASK                                                                            0x28d8\n#define mmDC_GPIO_DDC3_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC3_A                                                                               0x28d9\n#define mmDC_GPIO_DDC3_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC3_EN                                                                              0x28da\n#define mmDC_GPIO_DDC3_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC3_Y                                                                               0x28db\n#define mmDC_GPIO_DDC3_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC4_MASK                                                                            0x28dc\n#define mmDC_GPIO_DDC4_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC4_A                                                                               0x28dd\n#define mmDC_GPIO_DDC4_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC4_EN                                                                              0x28de\n#define mmDC_GPIO_DDC4_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC4_Y                                                                               0x28df\n#define mmDC_GPIO_DDC4_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC5_MASK                                                                            0x28e0\n#define mmDC_GPIO_DDC5_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC5_A                                                                               0x28e1\n#define mmDC_GPIO_DDC5_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC5_EN                                                                              0x28e2\n#define mmDC_GPIO_DDC5_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC5_Y                                                                               0x28e3\n#define mmDC_GPIO_DDC5_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC6_MASK                                                                            0x28e4\n#define mmDC_GPIO_DDC6_MASK_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDC6_A                                                                               0x28e5\n#define mmDC_GPIO_DDC6_A_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDC6_EN                                                                              0x28e6\n#define mmDC_GPIO_DDC6_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_DDC6_Y                                                                               0x28e7\n#define mmDC_GPIO_DDC6_Y_BASE_IDX                                                                      2\n#define mmDC_GPIO_DDCVGA_MASK                                                                          0x28e8\n#define mmDC_GPIO_DDCVGA_MASK_BASE_IDX                                                                 2\n#define mmDC_GPIO_DDCVGA_A                                                                             0x28e9\n#define mmDC_GPIO_DDCVGA_A_BASE_IDX                                                                    2\n#define mmDC_GPIO_DDCVGA_EN                                                                            0x28ea\n#define mmDC_GPIO_DDCVGA_EN_BASE_IDX                                                                   2\n#define mmDC_GPIO_DDCVGA_Y                                                                             0x28eb\n#define mmDC_GPIO_DDCVGA_Y_BASE_IDX                                                                    2\n#define mmDC_GPIO_SYNCA_MASK                                                                           0x28ec\n#define mmDC_GPIO_SYNCA_MASK_BASE_IDX                                                                  2\n#define mmDC_GPIO_SYNCA_A                                                                              0x28ed\n#define mmDC_GPIO_SYNCA_A_BASE_IDX                                                                     2\n#define mmDC_GPIO_SYNCA_EN                                                                             0x28ee\n#define mmDC_GPIO_SYNCA_EN_BASE_IDX                                                                    2\n#define mmDC_GPIO_SYNCA_Y                                                                              0x28ef\n#define mmDC_GPIO_SYNCA_Y_BASE_IDX                                                                     2\n#define mmDC_GPIO_GENLK_MASK                                                                           0x28f0\n#define mmDC_GPIO_GENLK_MASK_BASE_IDX                                                                  2\n#define mmDC_GPIO_GENLK_A                                                                              0x28f1\n#define mmDC_GPIO_GENLK_A_BASE_IDX                                                                     2\n#define mmDC_GPIO_GENLK_EN                                                                             0x28f2\n#define mmDC_GPIO_GENLK_EN_BASE_IDX                                                                    2\n#define mmDC_GPIO_GENLK_Y                                                                              0x28f3\n#define mmDC_GPIO_GENLK_Y_BASE_IDX                                                                     2\n#define mmDC_GPIO_HPD_MASK                                                                             0x28f4\n#define mmDC_GPIO_HPD_MASK_BASE_IDX                                                                    2\n#define mmDC_GPIO_HPD_A                                                                                0x28f5\n#define mmDC_GPIO_HPD_A_BASE_IDX                                                                       2\n#define mmDC_GPIO_HPD_EN                                                                               0x28f6\n#define mmDC_GPIO_HPD_EN_BASE_IDX                                                                      2\n#define mmDC_GPIO_HPD_Y                                                                                0x28f7\n#define mmDC_GPIO_HPD_Y_BASE_IDX                                                                       2\n#define mmDC_GPIO_PWRSEQ_MASK                                                                          0x28f8\n#define mmDC_GPIO_PWRSEQ_MASK_BASE_IDX                                                                 2\n#define mmDC_GPIO_PWRSEQ_A                                                                             0x28f9\n#define mmDC_GPIO_PWRSEQ_A_BASE_IDX                                                                    2\n#define mmDC_GPIO_PWRSEQ_EN                                                                            0x28fa\n#define mmDC_GPIO_PWRSEQ_EN_BASE_IDX                                                                   2\n#define mmDC_GPIO_PWRSEQ_Y                                                                             0x28fb\n#define mmDC_GPIO_PWRSEQ_Y_BASE_IDX                                                                    2\n#define mmDC_GPIO_PAD_STRENGTH_1                                                                       0x28fc\n#define mmDC_GPIO_PAD_STRENGTH_1_BASE_IDX                                                              2\n#define mmDC_GPIO_PAD_STRENGTH_2                                                                       0x28fd\n#define mmDC_GPIO_PAD_STRENGTH_2_BASE_IDX                                                              2\n#define mmPHY_AUX_CNTL                                                                                 0x28ff\n#define mmPHY_AUX_CNTL_BASE_IDX                                                                        2\n#define mmDC_GPIO_I2CPAD_MASK                                                                          0x2900\n#define mmDC_GPIO_I2CPAD_MASK_BASE_IDX                                                                 2\n#define mmDC_GPIO_I2CPAD_A                                                                             0x2901\n#define mmDC_GPIO_I2CPAD_A_BASE_IDX                                                                    2\n#define mmDC_GPIO_I2CPAD_EN                                                                            0x2902\n#define mmDC_GPIO_I2CPAD_EN_BASE_IDX                                                                   2\n#define mmDC_GPIO_I2CPAD_Y                                                                             0x2903\n#define mmDC_GPIO_I2CPAD_Y_BASE_IDX                                                                    2\n#define mmDC_GPIO_I2CPAD_STRENGTH                                                                      0x2904\n#define mmDC_GPIO_I2CPAD_STRENGTH_BASE_IDX                                                             2\n#define mmDVO_STRENGTH_CONTROL                                                                         0x2905\n#define mmDVO_STRENGTH_CONTROL_BASE_IDX                                                                2\n#define mmDVO_VREF_CONTROL                                                                             0x2906\n#define mmDVO_VREF_CONTROL_BASE_IDX                                                                    2\n#define mmDVO_SKEW_ADJUST                                                                              0x2907\n#define mmDVO_SKEW_ADJUST_BASE_IDX                                                                     2\n#define mmDC_GPIO_I2S_SPDIF_MASK                                                                       0x2910\n#define mmDC_GPIO_I2S_SPDIF_MASK_BASE_IDX                                                              2\n#define mmDC_GPIO_I2S_SPDIF_A                                                                          0x2911\n#define mmDC_GPIO_I2S_SPDIF_A_BASE_IDX                                                                 2\n#define mmDC_GPIO_I2S_SPDIF_EN                                                                         0x2912\n#define mmDC_GPIO_I2S_SPDIF_EN_BASE_IDX                                                                2\n#define mmDC_GPIO_I2S_SPDIF_Y                                                                          0x2913\n#define mmDC_GPIO_I2S_SPDIF_Y_BASE_IDX                                                                 2\n#define mmDC_GPIO_I2S_SPDIF_STRENGTH                                                                   0x2914\n#define mmDC_GPIO_I2S_SPDIF_STRENGTH_BASE_IDX                                                          2\n#define mmDC_GPIO_TX12_EN                                                                              0x2915\n#define mmDC_GPIO_TX12_EN_BASE_IDX                                                                     2\n#define mmDC_GPIO_AUX_CTRL_0                                                                           0x2916\n#define mmDC_GPIO_AUX_CTRL_0_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_1                                                                           0x2917\n#define mmDC_GPIO_AUX_CTRL_1_BASE_IDX                                                                  2\n#define mmDC_GPIO_AUX_CTRL_2                                                                           0x2918\n#define mmDC_GPIO_AUX_CTRL_2_BASE_IDX                                                                  2\n#define mmDC_GPIO_RXEN                                                                                 0x2919\n#define mmDC_GPIO_RXEN_BASE_IDX                                                                        2\n#define mmDC_GPIO_PULLUPEN                                                                             0x291a\n#define mmDC_GPIO_PULLUPEN_BASE_IDX                                                                    2\n\n\n\n\n#define mmDAC_MACRO_CNTL_RESERVED0                                                                     0x2920\n#define mmDAC_MACRO_CNTL_RESERVED0_BASE_IDX                                                            2\n#define mmDAC_MACRO_CNTL_RESERVED1                                                                     0x2921\n#define mmDAC_MACRO_CNTL_RESERVED1_BASE_IDX                                                            2\n#define mmDAC_MACRO_CNTL_RESERVED2                                                                     0x2922\n#define mmDAC_MACRO_CNTL_RESERVED2_BASE_IDX                                                            2\n#define mmDAC_MACRO_CNTL_RESERVED3                                                                     0x2923\n#define mmDAC_MACRO_CNTL_RESERVED3_BASE_IDX                                                            2\n\n\n\n\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2928\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2929\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x292a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x292b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x292c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x292d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x292e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x292f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x2930\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x2931\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2932\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2933\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x2934\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x2935\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x2936\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x2937\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x2938\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x2939\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x293a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x293b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x293c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x293d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x293e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x293f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2940\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2941\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2942\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2943\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x2944\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x2945\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x2946\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x2947\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x2948\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x2949\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x294a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x294b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x294c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x294d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x294e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x294f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2950\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2951\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2952\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2953\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x2954\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x2955\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x2956\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x2957\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x2958\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x2959\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x295a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x295b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x295c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x295d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x295e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x295f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2960\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2961\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2962\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2963\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x2964\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x2965\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x2966\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x2967\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x2968\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x2969\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x296a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x296b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x296c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x296d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x296e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x296f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x2970\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x2971\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2972\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2973\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x2974\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x2975\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x2976\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x2977\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x2978\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x2979\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x297a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x297b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x297c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x297d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x297e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x297f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x2980\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x2981\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2982\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2983\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x2984\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x2985\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x2986\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x2987\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x2988\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x2989\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x298a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x298b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x298c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x298d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x298e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x298f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x2990\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x2991\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2992\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2993\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x2994\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x2995\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x2996\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x2997\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x2998\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x2999\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x299a\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x299b\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x299c\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x299d\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x299e\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x299f\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x29a0\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x29a1\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x29a2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x29a3\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x29a4\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x29a5\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x29a6\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x29a7\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x29a8\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x29a9\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x29aa\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x29ab\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x29ac\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x29ad\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x29ae\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x29af\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x29b0\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x29b1\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x29b2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x29b3\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x29b4\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x29b5\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x29b6\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x29b7\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x29b8\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x29b9\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x29ba\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x29bb\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x29bc\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x29bd\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x29be\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x29bf\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x29c0\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x29c1\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x29c2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x29c3\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x29c4\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x29c5\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x29c6\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x29c7\n#define mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2\n\n\n\n\n#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE1                                                              0x2928\n#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE1_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE2                                                              0x2929\n#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE2_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE3                                                              0x292a\n#define mmDC_COMBOPHYCMREGS0_COMMON_FUSE3_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM                                                     0x292b\n#define mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2\n#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT                                                       0x292c\n#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT_BASE_IDX                                              2\n#define mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL                                                            0x292d\n#define mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL_BASE_IDX                                                   2\n#define mmDC_COMBOPHYCMREGS0_COMMON_TMDP                                                               0x292e\n#define mmDC_COMBOPHYCMREGS0_COMMON_TMDP_BASE_IDX                                                      2\n#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS                                                        0x292f\n#define mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS_BASE_IDX                                               2\n#define mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL                                                      0x2930\n#define mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1                                                          0x2931\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2                                                          0x2932\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3                                                          0x2933\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4                                                          0x2934\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5                                                          0x2935\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6                                                          0x2936\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7                                                          0x2937\n#define mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7_BASE_IDX                                                 2\n\n\n\n\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0                                                  0x2948\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0                                                       0x2949\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x294a\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0                                                        0x294b\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0                                                        0x294c\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0                                                        0x294d\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0                                                        0x294e\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0                                                        0x294f\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0                                                        0x2950\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0                                                        0x2951\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0                                                        0x2952\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0                                                        0x2953\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0                                                        0x2954\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0                                                       0x2955\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0                                                       0x2956\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0                                                       0x2957\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1                                                  0x2958\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1                                                       0x2959\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x295a\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1                                                        0x295b\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1                                                        0x295c\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1                                                        0x295d\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1                                                        0x295e\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1                                                        0x295f\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1                                                        0x2960\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1                                                        0x2961\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1                                                        0x2962\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1                                                        0x2963\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1                                                        0x2964\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1                                                       0x2965\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1                                                       0x2966\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1                                                       0x2967\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2                                                  0x2968\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2                                                       0x2969\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x296a\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2                                                        0x296b\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2                                                        0x296c\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2                                                        0x296d\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2                                                        0x296e\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2                                                        0x296f\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2                                                        0x2970\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2                                                        0x2971\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2                                                        0x2972\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2                                                        0x2973\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2                                                        0x2974\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2                                                       0x2975\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2                                                       0x2976\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2                                                       0x2977\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3                                                  0x2978\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3                                                       0x2979\n#define mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x297a\n#define mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3                                                        0x297b\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3                                                        0x297c\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3                                                        0x297d\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3                                                        0x297e\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3                                                        0x297f\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3                                                        0x2980\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3                                                        0x2981\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3                                                        0x2982\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3                                                        0x2983\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3                                                        0x2984\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3                                                       0x2985\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3                                                       0x2986\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3                                                       0x2987\n#define mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3_BASE_IDX                                              2\n\n\n\n\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0                                                               0x2988\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1                                                               0x2989\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2                                                               0x298a\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3                                                               0x298b\n#define mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE                                                           0x298c\n#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE_BASE_IDX                                                  2\n#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE                                                             0x298d\n#define mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE_BASE_IDX                                                    2\n#define mmDC_COMBOPHYPLLREGS0_CAL_CTRL                                                                 0x298e\n#define mmDC_COMBOPHYPLLREGS0_CAL_CTRL_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS0_LOOP_CTRL                                                                0x298f\n#define mmDC_COMBOPHYPLLREGS0_LOOP_CTRL_BASE_IDX                                                       2\n#define mmDC_COMBOPHYPLLREGS0_VREG_CFG                                                                 0x2991\n#define mmDC_COMBOPHYPLLREGS0_VREG_CFG_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS0_OBSERVE0                                                                 0x2992\n#define mmDC_COMBOPHYPLLREGS0_OBSERVE0_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS0_OBSERVE1                                                                 0x2993\n#define mmDC_COMBOPHYPLLREGS0_OBSERVE1_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS0_DFT_OUT                                                                  0x2994\n#define mmDC_COMBOPHYPLLREGS0_DFT_OUT_BASE_IDX                                                         2\n#define mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL1                                                          0x29c6\n#define mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL                                                           0x29c7\n#define mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL_BASE_IDX                                                  2\n\n\n\n\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2a00\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2a01\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2a02\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2a03\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x2a04\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x2a05\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x2a06\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x2a07\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x2a08\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x2a09\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2a0a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2a0b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x2a0c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x2a0d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x2a0e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x2a0f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x2a10\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x2a11\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2a12\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2a13\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x2a14\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x2a15\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x2a16\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x2a17\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2a18\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2a19\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2a1a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2a1b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x2a1c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x2a1d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x2a1e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x2a1f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x2a20\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x2a21\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2a22\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2a23\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x2a24\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x2a25\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x2a26\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x2a27\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2a28\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2a29\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2a2a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2a2b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x2a2c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x2a2d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x2a2e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x2a2f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x2a30\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x2a31\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2a32\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2a33\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2a34\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2a35\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2a36\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2a37\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2a38\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2a39\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2a3a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2a3b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x2a3c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x2a3d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x2a3e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x2a3f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x2a40\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x2a41\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x2a42\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x2a43\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x2a44\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x2a45\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x2a46\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x2a47\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x2a48\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x2a49\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2a4a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2a4b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x2a4c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x2a4d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x2a4e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x2a4f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x2a50\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x2a51\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2a52\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2a53\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x2a54\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x2a55\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x2a56\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x2a57\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x2a58\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x2a59\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2a5a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2a5b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x2a5c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x2a5d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x2a5e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x2a5f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x2a60\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x2a61\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x2a62\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x2a63\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x2a64\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x2a65\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x2a66\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x2a67\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x2a68\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x2a69\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2a6a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2a6b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x2a6c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x2a6d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x2a6e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x2a6f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x2a70\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x2a71\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2a72\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2a73\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x2a74\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x2a75\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x2a76\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x2a77\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x2a78\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x2a79\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x2a7a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x2a7b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x2a7c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x2a7d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x2a7e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x2a7f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x2a80\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x2a81\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x2a82\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x2a83\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x2a84\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x2a85\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x2a86\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x2a87\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x2a88\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x2a89\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x2a8a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x2a8b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x2a8c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x2a8d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x2a8e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x2a8f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x2a90\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x2a91\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x2a92\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x2a93\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x2a94\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x2a95\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x2a96\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x2a97\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x2a98\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x2a99\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x2a9a\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x2a9b\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x2a9c\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x2a9d\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x2a9e\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x2a9f\n#define mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2\n\n\n\n\n#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE1                                                              0x2a00\n#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE1_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE2                                                              0x2a01\n#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE2_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE3                                                              0x2a02\n#define mmDC_COMBOPHYCMREGS1_COMMON_FUSE3_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM                                                     0x2a03\n#define mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2\n#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT                                                       0x2a04\n#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT_BASE_IDX                                              2\n#define mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL                                                            0x2a05\n#define mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL_BASE_IDX                                                   2\n#define mmDC_COMBOPHYCMREGS1_COMMON_TMDP                                                               0x2a06\n#define mmDC_COMBOPHYCMREGS1_COMMON_TMDP_BASE_IDX                                                      2\n#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS                                                        0x2a07\n#define mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS_BASE_IDX                                               2\n#define mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL                                                      0x2a08\n#define mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1                                                          0x2a09\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2                                                          0x2a0a\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3                                                          0x2a0b\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4                                                          0x2a0c\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5                                                          0x2a0d\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6                                                          0x2a0e\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7                                                          0x2a0f\n#define mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7_BASE_IDX                                                 2\n\n\n\n\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0                                                  0x2a20\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0                                                       0x2a21\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x2a22\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0                                                        0x2a23\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0                                                        0x2a24\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0                                                        0x2a25\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0                                                        0x2a26\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0                                                        0x2a27\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0                                                        0x2a28\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0                                                        0x2a29\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0                                                        0x2a2a\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0                                                        0x2a2b\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0                                                        0x2a2c\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0                                                       0x2a2d\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0                                                       0x2a2e\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0                                                       0x2a2f\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1                                                  0x2a30\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1                                                       0x2a31\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2a32\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1                                                        0x2a33\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1                                                        0x2a34\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1                                                        0x2a35\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1                                                        0x2a36\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1                                                        0x2a37\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1                                                        0x2a38\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1                                                        0x2a39\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1                                                        0x2a3a\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1                                                        0x2a3b\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1                                                        0x2a3c\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1                                                       0x2a3d\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1                                                       0x2a3e\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1                                                       0x2a3f\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2                                                  0x2a40\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2                                                       0x2a41\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x2a42\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2                                                        0x2a43\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2                                                        0x2a44\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2                                                        0x2a45\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2                                                        0x2a46\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2                                                        0x2a47\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2                                                        0x2a48\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2                                                        0x2a49\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2                                                        0x2a4a\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2                                                        0x2a4b\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2                                                        0x2a4c\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2                                                       0x2a4d\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2                                                       0x2a4e\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2                                                       0x2a4f\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3                                                  0x2a50\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3                                                       0x2a51\n#define mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2a52\n#define mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3                                                        0x2a53\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3                                                        0x2a54\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3                                                        0x2a55\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3                                                        0x2a56\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3                                                        0x2a57\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3                                                        0x2a58\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3                                                        0x2a59\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3                                                        0x2a5a\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3                                                        0x2a5b\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3                                                        0x2a5c\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3                                                       0x2a5d\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3                                                       0x2a5e\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3                                                       0x2a5f\n#define mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3_BASE_IDX                                              2\n\n\n\n\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0                                                               0x2a60\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1                                                               0x2a61\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2                                                               0x2a62\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3                                                               0x2a63\n#define mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE                                                           0x2a64\n#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE_BASE_IDX                                                  2\n#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE                                                             0x2a65\n#define mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE_BASE_IDX                                                    2\n#define mmDC_COMBOPHYPLLREGS1_CAL_CTRL                                                                 0x2a66\n#define mmDC_COMBOPHYPLLREGS1_CAL_CTRL_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS1_LOOP_CTRL                                                                0x2a67\n#define mmDC_COMBOPHYPLLREGS1_LOOP_CTRL_BASE_IDX                                                       2\n#define mmDC_COMBOPHYPLLREGS1_VREG_CFG                                                                 0x2a69\n#define mmDC_COMBOPHYPLLREGS1_VREG_CFG_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS1_OBSERVE0                                                                 0x2a6a\n#define mmDC_COMBOPHYPLLREGS1_OBSERVE0_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS1_OBSERVE1                                                                 0x2a6b\n#define mmDC_COMBOPHYPLLREGS1_OBSERVE1_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS1_DFT_OUT                                                                  0x2a6c\n#define mmDC_COMBOPHYPLLREGS1_DFT_OUT_BASE_IDX                                                         2\n#define mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL1                                                          0x2a9e\n#define mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL                                                           0x2a9f\n#define mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL_BASE_IDX                                                  2\n\n\n\n\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2ad8\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2ad9\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2ada\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2adb\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x2adc\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x2add\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x2ade\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x2adf\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x2ae0\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x2ae1\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2ae2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2ae3\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x2ae4\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x2ae5\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x2ae6\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x2ae7\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x2ae8\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x2ae9\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2aea\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2aeb\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x2aec\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x2aed\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x2aee\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x2aef\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2af0\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2af1\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2af2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2af3\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x2af4\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x2af5\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x2af6\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x2af7\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x2af8\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x2af9\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2afa\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2afb\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x2afc\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x2afd\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x2afe\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x2aff\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2b00\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2b01\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2b02\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2b03\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x2b04\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x2b05\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x2b06\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x2b07\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x2b08\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x2b09\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2b0a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2b0b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2b0c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2b0d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2b0e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2b0f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2b10\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2b11\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2b12\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2b13\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x2b14\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x2b15\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x2b16\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x2b17\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x2b18\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x2b19\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x2b1a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x2b1b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x2b1c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x2b1d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x2b1e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x2b1f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x2b20\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x2b21\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2b22\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2b23\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x2b24\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x2b25\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x2b26\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x2b27\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x2b28\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x2b29\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2b2a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2b2b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x2b2c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x2b2d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x2b2e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x2b2f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x2b30\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x2b31\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2b32\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2b33\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x2b34\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x2b35\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x2b36\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x2b37\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x2b38\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x2b39\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x2b3a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x2b3b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x2b3c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x2b3d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x2b3e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x2b3f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x2b40\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x2b41\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2b42\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2b43\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x2b44\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x2b45\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x2b46\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x2b47\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x2b48\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x2b49\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2b4a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2b4b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x2b4c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x2b4d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x2b4e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x2b4f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x2b50\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x2b51\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x2b52\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x2b53\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x2b54\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x2b55\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x2b56\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x2b57\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x2b58\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x2b59\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x2b5a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x2b5b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x2b5c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x2b5d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x2b5e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x2b5f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x2b60\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x2b61\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x2b62\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x2b63\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x2b64\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x2b65\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x2b66\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x2b67\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x2b68\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x2b69\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x2b6a\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x2b6b\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x2b6c\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x2b6d\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x2b6e\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x2b6f\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x2b70\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x2b71\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x2b72\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x2b73\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x2b74\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x2b75\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x2b76\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x2b77\n#define mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2\n\n\n\n\n#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE1                                                              0x2ad8\n#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE1_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE2                                                              0x2ad9\n#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE2_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE3                                                              0x2ada\n#define mmDC_COMBOPHYCMREGS2_COMMON_FUSE3_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM                                                     0x2adb\n#define mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2\n#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT                                                       0x2adc\n#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT_BASE_IDX                                              2\n#define mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL                                                            0x2add\n#define mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL_BASE_IDX                                                   2\n#define mmDC_COMBOPHYCMREGS2_COMMON_TMDP                                                               0x2ade\n#define mmDC_COMBOPHYCMREGS2_COMMON_TMDP_BASE_IDX                                                      2\n#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS                                                        0x2adf\n#define mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS_BASE_IDX                                               2\n#define mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL                                                      0x2ae0\n#define mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1                                                          0x2ae1\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2                                                          0x2ae2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3                                                          0x2ae3\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4                                                          0x2ae4\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5                                                          0x2ae5\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6                                                          0x2ae6\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7                                                          0x2ae7\n#define mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7_BASE_IDX                                                 2\n\n\n\n\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0                                                  0x2af8\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0                                                       0x2af9\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x2afa\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0                                                        0x2afb\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0                                                        0x2afc\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0                                                        0x2afd\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0                                                        0x2afe\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0                                                        0x2aff\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0                                                        0x2b00\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0                                                        0x2b01\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0                                                        0x2b02\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0                                                        0x2b03\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0                                                        0x2b04\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0                                                       0x2b05\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0                                                       0x2b06\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0                                                       0x2b07\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1                                                  0x2b08\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1                                                       0x2b09\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2b0a\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1                                                        0x2b0b\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1                                                        0x2b0c\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1                                                        0x2b0d\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1                                                        0x2b0e\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1                                                        0x2b0f\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1                                                        0x2b10\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1                                                        0x2b11\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1                                                        0x2b12\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1                                                        0x2b13\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1                                                        0x2b14\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1                                                       0x2b15\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1                                                       0x2b16\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1                                                       0x2b17\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2                                                  0x2b18\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2                                                       0x2b19\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x2b1a\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2                                                        0x2b1b\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2                                                        0x2b1c\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2                                                        0x2b1d\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2                                                        0x2b1e\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2                                                        0x2b1f\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2                                                        0x2b20\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2                                                        0x2b21\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2                                                        0x2b22\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2                                                        0x2b23\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2                                                        0x2b24\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2                                                       0x2b25\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2                                                       0x2b26\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2                                                       0x2b27\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3                                                  0x2b28\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3                                                       0x2b29\n#define mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2b2a\n#define mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3                                                        0x2b2b\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3                                                        0x2b2c\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3                                                        0x2b2d\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3                                                        0x2b2e\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3                                                        0x2b2f\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3                                                        0x2b30\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3                                                        0x2b31\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3                                                        0x2b32\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3                                                        0x2b33\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3                                                        0x2b34\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3                                                       0x2b35\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3                                                       0x2b36\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3                                                       0x2b37\n#define mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3_BASE_IDX                                              2\n\n\n\n\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0                                                               0x2b38\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1                                                               0x2b39\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2                                                               0x2b3a\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3                                                               0x2b3b\n#define mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE                                                           0x2b3c\n#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE_BASE_IDX                                                  2\n#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE                                                             0x2b3d\n#define mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE_BASE_IDX                                                    2\n#define mmDC_COMBOPHYPLLREGS2_CAL_CTRL                                                                 0x2b3e\n#define mmDC_COMBOPHYPLLREGS2_CAL_CTRL_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS2_LOOP_CTRL                                                                0x2b3f\n#define mmDC_COMBOPHYPLLREGS2_LOOP_CTRL_BASE_IDX                                                       2\n#define mmDC_COMBOPHYPLLREGS2_VREG_CFG                                                                 0x2b41\n#define mmDC_COMBOPHYPLLREGS2_VREG_CFG_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS2_OBSERVE0                                                                 0x2b42\n#define mmDC_COMBOPHYPLLREGS2_OBSERVE0_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS2_OBSERVE1                                                                 0x2b43\n#define mmDC_COMBOPHYPLLREGS2_OBSERVE1_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS2_DFT_OUT                                                                  0x2b44\n#define mmDC_COMBOPHYPLLREGS2_DFT_OUT_BASE_IDX                                                         2\n#define mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL1                                                          0x2b76\n#define mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL                                                           0x2b77\n#define mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL_BASE_IDX                                                  2\n\n\n\n\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2bb0\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2bb1\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2bb2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2bb3\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x2bb4\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x2bb5\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x2bb6\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x2bb7\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x2bb8\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x2bb9\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2bba\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2bbb\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x2bbc\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x2bbd\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x2bbe\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x2bbf\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x2bc0\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x2bc1\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2bc2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2bc3\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x2bc4\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x2bc5\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x2bc6\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x2bc7\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2bc8\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2bc9\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2bca\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2bcb\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x2bcc\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x2bcd\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x2bce\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x2bcf\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x2bd0\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x2bd1\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2bd2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2bd3\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x2bd4\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x2bd5\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x2bd6\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x2bd7\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2bd8\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2bd9\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2bda\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2bdb\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x2bdc\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x2bdd\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x2bde\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x2bdf\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x2be0\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x2be1\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2be2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2be3\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2be4\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2be5\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2be6\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2be7\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2be8\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2be9\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58                                                    0x2bea\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59                                                    0x2beb\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60                                                    0x2bec\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61                                                    0x2bed\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62                                                    0x2bee\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63                                                    0x2bef\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64                                                    0x2bf0\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65                                                    0x2bf1\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66                                                    0x2bf2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67                                                    0x2bf3\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68                                                    0x2bf4\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69                                                    0x2bf5\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70                                                    0x2bf6\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71                                                    0x2bf7\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72                                                    0x2bf8\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73                                                    0x2bf9\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74                                                    0x2bfa\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75                                                    0x2bfb\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76                                                    0x2bfc\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77                                                    0x2bfd\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78                                                    0x2bfe\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79                                                    0x2bff\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80                                                    0x2c00\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81                                                    0x2c01\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82                                                    0x2c02\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83                                                    0x2c03\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84                                                    0x2c04\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85                                                    0x2c05\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86                                                    0x2c06\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87                                                    0x2c07\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88                                                    0x2c08\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89                                                    0x2c09\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90                                                    0x2c0a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91                                                    0x2c0b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92                                                    0x2c0c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93                                                    0x2c0d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94                                                    0x2c0e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95                                                    0x2c0f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96                                                    0x2c10\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97                                                    0x2c11\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98                                                    0x2c12\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99                                                    0x2c13\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99_BASE_IDX                                           2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100                                                   0x2c14\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101                                                   0x2c15\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102                                                   0x2c16\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103                                                   0x2c17\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104                                                   0x2c18\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105                                                   0x2c19\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106                                                   0x2c1a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107                                                   0x2c1b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108                                                   0x2c1c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109                                                   0x2c1d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110                                                   0x2c1e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111                                                   0x2c1f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112                                                   0x2c20\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113                                                   0x2c21\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114                                                   0x2c22\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115                                                   0x2c23\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116                                                   0x2c24\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117                                                   0x2c25\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118                                                   0x2c26\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119                                                   0x2c27\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120                                                   0x2c28\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121                                                   0x2c29\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122                                                   0x2c2a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123                                                   0x2c2b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124                                                   0x2c2c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125                                                   0x2c2d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126                                                   0x2c2e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127                                                   0x2c2f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128                                                   0x2c30\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129                                                   0x2c31\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130                                                   0x2c32\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131                                                   0x2c33\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132                                                   0x2c34\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133                                                   0x2c35\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134                                                   0x2c36\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135                                                   0x2c37\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136                                                   0x2c38\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137                                                   0x2c39\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138                                                   0x2c3a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139                                                   0x2c3b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140                                                   0x2c3c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141                                                   0x2c3d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142                                                   0x2c3e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143                                                   0x2c3f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144                                                   0x2c40\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145                                                   0x2c41\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146                                                   0x2c42\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147                                                   0x2c43\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148                                                   0x2c44\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149                                                   0x2c45\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150                                                   0x2c46\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151                                                   0x2c47\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152                                                   0x2c48\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153                                                   0x2c49\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154                                                   0x2c4a\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155                                                   0x2c4b\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156                                                   0x2c4c\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157                                                   0x2c4d\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158                                                   0x2c4e\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158_BASE_IDX                                          2\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159                                                   0x2c4f\n#define mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159_BASE_IDX                                          2\n\n\n\n\n#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE1                                                              0x2bb0\n#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE1_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE2                                                              0x2bb1\n#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE2_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE3                                                              0x2bb2\n#define mmDC_COMBOPHYCMREGS3_COMMON_FUSE3_BASE_IDX                                                     2\n#define mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM                                                     0x2bb3\n#define mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM_BASE_IDX                                            2\n#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT                                                       0x2bb4\n#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT_BASE_IDX                                              2\n#define mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL                                                            0x2bb5\n#define mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL_BASE_IDX                                                   2\n#define mmDC_COMBOPHYCMREGS3_COMMON_TMDP                                                               0x2bb6\n#define mmDC_COMBOPHYCMREGS3_COMMON_TMDP_BASE_IDX                                                      2\n#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS                                                        0x2bb7\n#define mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS_BASE_IDX                                               2\n#define mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL                                                      0x2bb8\n#define mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL_BASE_IDX                                             2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1                                                          0x2bb9\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2                                                          0x2bba\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3                                                          0x2bbb\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4                                                          0x2bbc\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5                                                          0x2bbd\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6                                                          0x2bbe\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6_BASE_IDX                                                 2\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7                                                          0x2bbf\n#define mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7_BASE_IDX                                                 2\n\n\n\n\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0                                                  0x2bd0\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0                                                       0x2bd1\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0                                               0x2bd2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0                                                        0x2bd3\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0                                                        0x2bd4\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0                                                        0x2bd5\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0                                                        0x2bd6\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0                                                        0x2bd7\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0                                                        0x2bd8\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0                                                        0x2bd9\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0                                                        0x2bda\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0                                                        0x2bdb\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0                                                        0x2bdc\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0                                                       0x2bdd\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0                                                       0x2bde\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0                                                       0x2bdf\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1                                                  0x2be0\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1                                                       0x2be1\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1                                               0x2be2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1                                                        0x2be3\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1                                                        0x2be4\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1                                                        0x2be5\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1                                                        0x2be6\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1                                                        0x2be7\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1                                                        0x2be8\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1                                                        0x2be9\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1                                                        0x2bea\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1                                                        0x2beb\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1                                                        0x2bec\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1                                                       0x2bed\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1                                                       0x2bee\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1                                                       0x2bef\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2                                                  0x2bf0\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2                                                       0x2bf1\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2                                               0x2bf2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2                                                        0x2bf3\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2                                                        0x2bf4\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2                                                        0x2bf5\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2                                                        0x2bf6\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2                                                        0x2bf7\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2                                                        0x2bf8\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2                                                        0x2bf9\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2                                                        0x2bfa\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2                                                        0x2bfb\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2                                                        0x2bfc\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2                                                       0x2bfd\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2                                                       0x2bfe\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2                                                       0x2bff\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3                                                  0x2c00\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3_BASE_IDX                                         2\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3                                                       0x2c01\n#define mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3                                               0x2c02\n#define mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3_BASE_IDX                                      2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3                                                        0x2c03\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3                                                        0x2c04\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3                                                        0x2c05\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3                                                        0x2c06\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3                                                        0x2c07\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3                                                        0x2c08\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3                                                        0x2c09\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3                                                        0x2c0a\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3                                                        0x2c0b\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3                                                        0x2c0c\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3_BASE_IDX                                               2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3                                                       0x2c0d\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3                                                       0x2c0e\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3_BASE_IDX                                              2\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3                                                       0x2c0f\n#define mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3_BASE_IDX                                              2\n\n\n\n\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0                                                               0x2c10\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1                                                               0x2c11\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2                                                               0x2c12\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3                                                               0x2c13\n#define mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3_BASE_IDX                                                      2\n#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE                                                           0x2c14\n#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE_BASE_IDX                                                  2\n#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE                                                             0x2c15\n#define mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE_BASE_IDX                                                    2\n#define mmDC_COMBOPHYPLLREGS3_CAL_CTRL                                                                 0x2c16\n#define mmDC_COMBOPHYPLLREGS3_CAL_CTRL_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS3_LOOP_CTRL                                                                0x2c17\n#define mmDC_COMBOPHYPLLREGS3_LOOP_CTRL_BASE_IDX                                                       2\n#define mmDC_COMBOPHYPLLREGS3_VREG_CFG                                                                 0x2c19\n#define mmDC_COMBOPHYPLLREGS3_VREG_CFG_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS3_OBSERVE0                                                                 0x2c1a\n#define mmDC_COMBOPHYPLLREGS3_OBSERVE0_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS3_OBSERVE1                                                                 0x2c1b\n#define mmDC_COMBOPHYPLLREGS3_OBSERVE1_BASE_IDX                                                        2\n#define mmDC_COMBOPHYPLLREGS3_DFT_OUT                                                                  0x2c1c\n#define mmDC_COMBOPHYPLLREGS3_DFT_OUT_BASE_IDX                                                         2\n#define mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL1                                                          0x2c4e\n#define mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL1_BASE_IDX                                                 2\n#define mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL                                                           0x2c4f\n#define mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL_BASE_IDX                                                  2\n\n\n\n\n#define mmZCAL_MACRO_CNTL_RESERVED0                                                                    0x2fe8\n#define mmZCAL_MACRO_CNTL_RESERVED0_BASE_IDX                                                           2\n#define mmZCAL_MACRO_CNTL_RESERVED1                                                                    0x2fe9\n#define mmZCAL_MACRO_CNTL_RESERVED1_BASE_IDX                                                           2\n#define mmZCAL_MACRO_CNTL_RESERVED2                                                                    0x2fea\n#define mmZCAL_MACRO_CNTL_RESERVED2_BASE_IDX                                                           2\n#define mmZCAL_MACRO_CNTL_RESERVED3                                                                    0x2feb\n#define mmZCAL_MACRO_CNTL_RESERVED3_BASE_IDX                                                           2\n#define mmZCAL_MACRO_CNTL_RESERVED4                                                                    0x2fec\n#define mmZCAL_MACRO_CNTL_RESERVED4_BASE_IDX                                                           2\n\n\n\n\n#define mmCOMP_EN_CTL                                                                                  0x2fe8\n#define mmCOMP_EN_CTL_BASE_IDX                                                                         2\n#define mmCOMP_EN_DFX                                                                                  0x2fe9\n#define mmCOMP_EN_DFX_BASE_IDX                                                                         2\n#define mmZCAL_FUSES                                                                                   0x2fea\n#define mmZCAL_FUSES_BASE_IDX                                                                          2\n\n\n\n\n#define ixSEQ00                                                                                        0x0000\n#define ixSEQ01                                                                                        0x0001\n#define ixSEQ02                                                                                        0x0002\n#define ixSEQ03                                                                                        0x0003\n#define ixSEQ04                                                                                        0x0004\n\n\n\n\n#define ixCRT00                                                                                        0x0000\n#define ixCRT01                                                                                        0x0001\n#define ixCRT02                                                                                        0x0002\n#define ixCRT03                                                                                        0x0003\n#define ixCRT04                                                                                        0x0004\n#define ixCRT05                                                                                        0x0005\n#define ixCRT06                                                                                        0x0006\n#define ixCRT07                                                                                        0x0007\n#define ixCRT08                                                                                        0x0008\n#define ixCRT09                                                                                        0x0009\n#define ixCRT0A                                                                                        0x000a\n#define ixCRT0B                                                                                        0x000b\n#define ixCRT0C                                                                                        0x000c\n#define ixCRT0D                                                                                        0x000d\n#define ixCRT0E                                                                                        0x000e\n#define ixCRT0F                                                                                        0x000f\n#define ixCRT10                                                                                        0x0010\n#define ixCRT11                                                                                        0x0011\n#define ixCRT12                                                                                        0x0012\n#define ixCRT13                                                                                        0x0013\n#define ixCRT14                                                                                        0x0014\n#define ixCRT15                                                                                        0x0015\n#define ixCRT16                                                                                        0x0016\n#define ixCRT17                                                                                        0x0017\n#define ixCRT18                                                                                        0x0018\n#define ixCRT1E                                                                                        0x001e\n#define ixCRT1F                                                                                        0x001f\n#define ixCRT22                                                                                        0x0022\n\n\n\n\n#define ixGRA00                                                                                        0x0000\n#define ixGRA01                                                                                        0x0001\n#define ixGRA02                                                                                        0x0002\n#define ixGRA03                                                                                        0x0003\n#define ixGRA04                                                                                        0x0004\n#define ixGRA05                                                                                        0x0005\n#define ixGRA06                                                                                        0x0006\n#define ixGRA07                                                                                        0x0007\n#define ixGRA08                                                                                        0x0008\n\n\n\n\n#define ixATTR00                                                                                       0x0000\n#define ixATTR01                                                                                       0x0001\n#define ixATTR02                                                                                       0x0002\n#define ixATTR03                                                                                       0x0003\n#define ixATTR04                                                                                       0x0004\n#define ixATTR05                                                                                       0x0005\n#define ixATTR06                                                                                       0x0006\n#define ixATTR07                                                                                       0x0007\n#define ixATTR08                                                                                       0x0008\n#define ixATTR09                                                                                       0x0009\n#define ixATTR0A                                                                                       0x000a\n#define ixATTR0B                                                                                       0x000b\n#define ixATTR0C                                                                                       0x000c\n#define ixATTR0D                                                                                       0x000d\n#define ixATTR0E                                                                                       0x000e\n#define ixATTR0F                                                                                       0x000f\n#define ixATTR10                                                                                       0x0010\n#define ixATTR11                                                                                       0x0011\n#define ixATTR12                                                                                       0x0012\n#define ixATTR13                                                                                       0x0013\n#define ixATTR14                                                                                       0x0014\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                                           0x2200\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                                          0x2706\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                                          0x270d\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2                                        0x270e\n#define ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL                                                     0x2724\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3                                        0x273e\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE                                                  0x2770\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                              0x2771\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                0x2f09\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                                     0x2f0a\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                                           0x2f0b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY                                   0x3702\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL                                                   0x3707\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                                             0x3708\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                               0x3709\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                                   0x371c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2                                 0x371d\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3                                 0x371e\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4                                 0x371f\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION                                      0x3770\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION                                               0x3771\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO                                                    0x3772\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR                                                 0x3776\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA                                            0x3776\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE                                            0x3777\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE                                            0x3778\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE                                            0x3779\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE                                            0x377a\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC                                                          0x377b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_HBR                                                              0x377c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX                                            0x3780\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA                                             0x3781\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE                                             0x3785\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE                                             0x3786\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE                                             0x3787\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE                                             0x3788\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                                0x3789\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                                    0x378a\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                                    0x378b\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                                    0x378c\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                                    0x378d\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                                    0x378e\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                                    0x378f\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                                    0x3790\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                                    0x3791\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                                    0x3792\n#define ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO                                                         0x3793\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                                            0x3797\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                                            0x3798\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB                                                             0x3799\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                              0x379a\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE                                                      0x379b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED                                                   0x379c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                                  0x379d\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                                 0x379e\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                      0x3f09\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES                                                   0x3f0c\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH                                         0x3f0e\n\n\n\n\n#define ixAUDIO_DESCRIPTOR0                                                                            0x0001\n#define ixAUDIO_DESCRIPTOR1                                                                            0x0002\n#define ixAUDIO_DESCRIPTOR2                                                                            0x0003\n#define ixAUDIO_DESCRIPTOR3                                                                            0x0004\n#define ixAUDIO_DESCRIPTOR4                                                                            0x0005\n#define ixAUDIO_DESCRIPTOR5                                                                            0x0006\n#define ixAUDIO_DESCRIPTOR6                                                                            0x0007\n#define ixAUDIO_DESCRIPTOR7                                                                            0x0008\n#define ixAUDIO_DESCRIPTOR8                                                                            0x0009\n#define ixAUDIO_DESCRIPTOR9                                                                            0x000a\n#define ixAUDIO_DESCRIPTOR10                                                                           0x000b\n#define ixAUDIO_DESCRIPTOR11                                                                           0x000c\n#define ixAUDIO_DESCRIPTOR12                                                                           0x000d\n#define ixAUDIO_DESCRIPTOR13                                                                           0x000e\n\n\n\n\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID                                                  0x0000\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID                                                       0x0001\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN                                             0x0002\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0                                                          0x0003\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1                                                          0x0004\n#define ixSINK_DESCRIPTION0                                                                            0x0005\n#define ixSINK_DESCRIPTION1                                                                            0x0006\n#define ixSINK_DESCRIPTION2                                                                            0x0007\n#define ixSINK_DESCRIPTION3                                                                            0x0008\n#define ixSINK_DESCRIPTION4                                                                            0x0009\n#define ixSINK_DESCRIPTION5                                                                            0x000a\n#define ixSINK_DESCRIPTION6                                                                            0x000b\n#define ixSINK_DESCRIPTION7                                                                            0x000c\n#define ixSINK_DESCRIPTION8                                                                            0x000d\n#define ixSINK_DESCRIPTION9                                                                            0x000e\n#define ixSINK_DESCRIPTION10                                                                           0x000f\n#define ixSINK_DESCRIPTION11                                                                           0x0010\n#define ixSINK_DESCRIPTION12                                                                           0x0011\n#define ixSINK_DESCRIPTION13                                                                           0x0012\n#define ixSINK_DESCRIPTION14                                                                           0x0013\n#define ixSINK_DESCRIPTION15                                                                           0x0014\n#define ixSINK_DESCRIPTION16                                                                           0x0015\n#define ixSINK_DESCRIPTION17                                                                           0x0016\n\n\n\n\n#define ixAZALIA_INPUT_CRC0_CHANNEL0                                                                   0x0000\n#define ixAZALIA_INPUT_CRC0_CHANNEL1                                                                   0x0001\n#define ixAZALIA_INPUT_CRC0_CHANNEL2                                                                   0x0002\n#define ixAZALIA_INPUT_CRC0_CHANNEL3                                                                   0x0003\n#define ixAZALIA_INPUT_CRC0_CHANNEL4                                                                   0x0004\n#define ixAZALIA_INPUT_CRC0_CHANNEL5                                                                   0x0005\n#define ixAZALIA_INPUT_CRC0_CHANNEL6                                                                   0x0006\n#define ixAZALIA_INPUT_CRC0_CHANNEL7                                                                   0x0007\n\n\n\n\n#define ixAZALIA_INPUT_CRC1_CHANNEL0                                                                   0x0000\n#define ixAZALIA_INPUT_CRC1_CHANNEL1                                                                   0x0001\n#define ixAZALIA_INPUT_CRC1_CHANNEL2                                                                   0x0002\n#define ixAZALIA_INPUT_CRC1_CHANNEL3                                                                   0x0003\n#define ixAZALIA_INPUT_CRC1_CHANNEL4                                                                   0x0004\n#define ixAZALIA_INPUT_CRC1_CHANNEL5                                                                   0x0005\n#define ixAZALIA_INPUT_CRC1_CHANNEL6                                                                   0x0006\n#define ixAZALIA_INPUT_CRC1_CHANNEL7                                                                   0x0007\n\n\n\n\n#define ixAZALIA_CRC0_CHANNEL0                                                                         0x0000\n#define ixAZALIA_CRC0_CHANNEL1                                                                         0x0001\n#define ixAZALIA_CRC0_CHANNEL2                                                                         0x0002\n#define ixAZALIA_CRC0_CHANNEL3                                                                         0x0003\n#define ixAZALIA_CRC0_CHANNEL4                                                                         0x0004\n#define ixAZALIA_CRC0_CHANNEL5                                                                         0x0005\n#define ixAZALIA_CRC0_CHANNEL6                                                                         0x0006\n#define ixAZALIA_CRC0_CHANNEL7                                                                         0x0007\n\n\n\n\n#define ixAZALIA_CRC1_CHANNEL0                                                                         0x0000\n#define ixAZALIA_CRC1_CHANNEL1                                                                         0x0001\n#define ixAZALIA_CRC1_CHANNEL2                                                                         0x0002\n#define ixAZALIA_CRC1_CHANNEL3                                                                         0x0003\n#define ixAZALIA_CRC1_CHANNEL4                                                                         0x0004\n#define ixAZALIA_CRC1_CHANNEL5                                                                         0x0005\n#define ixAZALIA_CRC1_CHANNEL6                                                                         0x0006\n#define ixAZALIA_CRC1_CHANNEL7                                                                         0x0007\n\n\n\n\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                                     0x6200\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                                    0x6706\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                                    0x670d\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                          0x6f09\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                               0x6f0a\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                                     0x6f0b\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                                             0x7707\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                                       0x7708\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE                                         0x7709\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                             0x771c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2                           0x771d\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3                           0x771e\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4                           0x771f\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                                         0x7771\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE                                       0x7777\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE                                       0x7778\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE                                       0x7779\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE                                       0x777a\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR                                                        0x777c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE                                       0x7785\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE                                       0x7786\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE                                       0x7787\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE                                       0x7788\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                                      0x7798\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB                                                       0x7799\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                        0x779a\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                                       0x779b\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME                                                  0x779c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L                                           0x779d\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H                                           0x779e\n#define ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                0x7f09\n#define ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                                             0x7f0c\n\n\n\n\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                                          0x0f00\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID                                                   0x0f02\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT                                        0x0f04\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE                                                 0x1705\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                                       0x1720\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2                                     0x1721\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3                                     0x1722\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4                                     0x1723\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION                                   0x1770\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET                                                       0x17ff\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT                                    0x1f04\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                                                0x1f05\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES                                      0x1f0a\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                                            0x1f0b\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES                                              0x1f0f\n\n\n\n\n#define ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}