// Seed: 1575771614
module module_0 (
    output tri0 id_0
);
  supply1 id_2;
  tri0 id_3;
  always_latch begin
    id_3 = 1;
    id_0 += id_3 && 1;
    wait (~id_3);
  end
  assign id_0 = 1;
  assign id_0 = id_2;
  wand id_4 = id_4 + id_2 != id_3, id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    output wire id_6,
    input wand id_7,
    input wand id_8,
    output tri id_9,
    input wor id_10,
    input tri1 id_11,
    input tri id_12,
    input wand id_13,
    input supply1 id_14,
    input wand id_15,
    input wire id_16,
    input wand id_17
);
  integer id_19;
  module_0(
      id_2
  );
endmodule
