`timescale 1ns/1ps

module interpolation_calc_tb();
    reg clk;
    reg rst_n;
    reg i_valid;
    reg [7:0] A;
    reg [7:0] B;
    reg [7:0] C;
    reg [7:0] D;
    wire[31:0] data_o;
    wire ;
    interpolation_calc #(.R(R) , .RADIUS(RADIUS))
    uut (.clk(clk), .rst_n(rst_n), .i_valid(i_valid),
    .A(A), .B(B), .C(C), .D(D), .data_o(data_o),
    .());
    
    // Clock generation
    always #5 clk = ~clk;
    
    initial begin
        // Initialize Inputs
        clk    = 0;
        rst_n    = 1;
        i_valid = 0;
        A      = 0;
        B      = 0;
        C      = 0;
        D      = 0;
        
        #20;
        rst_n = 0;
        
        #10;
        i_valid = 1;
        A      = 8'd106; // 16
        B      = 8'd235; // 32
        C      = 8'd103; // 48
        D      = 8'd184; // 64
        
        #50;
        $stop;
    end
    
endmodule
