// Seed: 2619930446
module module_0 ();
  logic id_1;
  always @(-1) begin : LABEL_0
    disable id_2;
  end
  always begin : LABEL_1
    `define pp_3 0
  end
  wire id_4;
  assign module_1.id_8 = 0;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output tri id_2,
    input supply0 id_3,
    output wand id_4,
    output tri1 id_5,
    output tri id_6,
    output uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    output wand id_11,
    output supply0 id_12,
    output wor id_13,
    input tri1 id_14,
    output uwire id_15,
    input wire id_16
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  logic id_18 = id_3;
  assign id_12 = id_16;
  tri0 id_19, id_20, id_21, id_22, id_23, id_24 = 'b0 * "";
  assign id_1 = 1;
  wire id_25;
  wire id_26;
  wire id_27;
  parameter id_28 = 1;
endmodule
