// Seed: 3837587074
module module_0;
  assign id_1 = "";
  assign module_1.type_0 = 0;
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_5 = 32'd36,
    parameter id_6 = 32'd11
) (
    output uwire id_0,
    input  wor   id_1,
    output wor   id_2,
    output uwire id_3
);
  assign id_3 = 1;
  assign id_2 = 1;
  defparam id_5 = -1, id_6 = -1;
  wire id_7;
  wire id_8;
  assign id_2 = 1;
  wire id_9, id_10, id_11;
  module_0 modCall_1 ();
endmodule
module module_2;
  wor id_2;
  always @(posedge 1) begin : LABEL_0
    @(negedge id_1) @(-1 == -1 or id_1 !== id_1 or id_2 or negedge id_2 or 'b0);
  end
  id_3(
      -1 << -1, -1
  );
  assign module_0.id_1 = "";
endmodule
