\hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type}{}\doxysection{PORT\+\_\+\+WRCONFIG\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type}\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a4835496b61a9a8df952d0223c5c86412}{PINMASK}}:16\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a87f8df34e0bc8985e7e0e732365793c4}{PMUXEN}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a8f73ef7ea857bc325bb1def2b1c1eb7f}{INEN}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_ade543dc1f3384521d8a170ce354ba99e}{PULLEN}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_ad011c4c3aaf588ae67ad6cb5535054f4}{\_\_pad0\_\_}}:3\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a38282849247d65f9a28351883b11cb4b}{DRVSTR}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a9c095377f4ce5114181e159884eaa70b}{\_\_pad1\_\_}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a0e2cc7c125a7f6778cd83f792c5465b3}{PMUX}}:4\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a3fcee4fef27eba12a3e623065e245fde}{WRPMUX}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a01162ce1914c42d127addf2916bd86a1}{\_\_pad2\_\_}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a96a58eebd76c15378400be16831a3455}{WRPINCFG}}:1\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a80691fb2eb17ed13201d9ca4ec6eac5f}{HWSEL}}:1\\
\} \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a85b53d12c89c3d905ee14c367c0418ce}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a45e2976294e67a10997915c6d5cf4c1a}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_ad011c4c3aaf588ae67ad6cb5535054f4}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_ad011c4c3aaf588ae67ad6cb5535054f4}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::\+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 19..21 Reserved ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a9c095377f4ce5114181e159884eaa70b}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a9c095377f4ce5114181e159884eaa70b}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::\+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 23 Reserved ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a01162ce1914c42d127addf2916bd86a1}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a01162ce1914c42d127addf2916bd86a1}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!\_\_pad2\_\_@{\_\_pad2\_\_}}
\index{\_\_pad2\_\_@{\_\_pad2\_\_}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad2\_\_}{\_\_pad2\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::\+\_\+\+\_\+pad2\+\_\+\+\_\+}

bit\+: 29 Reserved ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a85b53d12c89c3d905ee14c367c0418ce}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a85b53d12c89c3d905ee14c367c0418ce}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a38282849247d65f9a28351883b11cb4b}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a38282849247d65f9a28351883b11cb4b}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!DRVSTR@{DRVSTR}}
\index{DRVSTR@{DRVSTR}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{DRVSTR}{DRVSTR}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::\+DRVSTR}

bit\+: 22 Output Driver Strength Selection ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a80691fb2eb17ed13201d9ca4ec6eac5f}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a80691fb2eb17ed13201d9ca4ec6eac5f}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!HWSEL@{HWSEL}}
\index{HWSEL@{HWSEL}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{HWSEL}{HWSEL}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::\+HWSEL}

bit\+: 31 Half-\/\+Word Select ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a8f73ef7ea857bc325bb1def2b1c1eb7f}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a8f73ef7ea857bc325bb1def2b1c1eb7f}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!INEN@{INEN}}
\index{INEN@{INEN}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{INEN}{INEN}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::\+INEN}

bit\+: 17 Input Enable ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a4835496b61a9a8df952d0223c5c86412}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a4835496b61a9a8df952d0223c5c86412}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!PINMASK@{PINMASK}}
\index{PINMASK@{PINMASK}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{PINMASK}{PINMASK}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::\+PINMASK}

bit\+: 0..15 Pin Mask for Multiple Pin Configuration \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a0e2cc7c125a7f6778cd83f792c5465b3}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a0e2cc7c125a7f6778cd83f792c5465b3}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!PMUX@{PMUX}}
\index{PMUX@{PMUX}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{PMUX}{PMUX}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::\+PMUX}

bit\+: 24..27 Peripheral Multiplexing ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a87f8df34e0bc8985e7e0e732365793c4}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a87f8df34e0bc8985e7e0e732365793c4}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!PMUXEN@{PMUXEN}}
\index{PMUXEN@{PMUXEN}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{PMUXEN}{PMUXEN}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::\+PMUXEN}

bit\+: 16 Peripheral Multiplexer Enable ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_ade543dc1f3384521d8a170ce354ba99e}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_ade543dc1f3384521d8a170ce354ba99e}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!PULLEN@{PULLEN}}
\index{PULLEN@{PULLEN}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{PULLEN}{PULLEN}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::\+PULLEN}

bit\+: 18 Pull Enable ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a45e2976294e67a10997915c6d5cf4c1a}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a45e2976294e67a10997915c6d5cf4c1a}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a96a58eebd76c15378400be16831a3455}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a96a58eebd76c15378400be16831a3455}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!WRPINCFG@{WRPINCFG}}
\index{WRPINCFG@{WRPINCFG}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{WRPINCFG}{WRPINCFG}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::\+WRPINCFG}

bit\+: 30 Write PINCFG ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a3fcee4fef27eba12a3e623065e245fde}\label{union_p_o_r_t___w_r_c_o_n_f_i_g___type_a3fcee4fef27eba12a3e623065e245fde}} 
\index{PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}!WRPMUX@{WRPMUX}}
\index{WRPMUX@{WRPMUX}!PORT\_WRCONFIG\_Type@{PORT\_WRCONFIG\_Type}}
\doxysubsubsection{\texorpdfstring{WRPMUX}{WRPMUX}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+WRCONFIG\+\_\+\+Type\+::\+WRPMUX}

bit\+: 28 Write PMUX ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
