[general]
# Architecture name
name: Brian
# Instruction size (bits)
inst_size: 16
# Highest register number
max_reg: 7
# Prefix for register names in assembly
reg_prefix: $
# Sample assembly file (default code for asmweb)
samplefile: S24_Brian_sample.asm

[special_regs]
# Special registers
# Write as 'regname: number'
# e.g. '$zero: 0'
$branch: 6
$ra: 7

[instruction_opcodes]
# Write as 'instruction: opcode'
# e.g. 'add: 0'
lb: 0
sb: 1
add: 2
sub: 3
move: 4
addi: 5
seti: 6
beq: 7
bne: 8
blt: 9
jr: 10
jal: 11

#[instruction_funccodes]
# Write as 'instruction: funccode'
# e.g. 'add: 0'
# Leave this section out if function codes are not used

[instruction_parts]
# Write as 'instruction: fieldchars'
# e.g. 'add: orr'
# Specify the order in the **assembly** code.  If it's different in binary, tweaks will adjust it.
# Field characters:
#  o = opcode
#  r = register
#  f = function code
#  i = immediate
#  l = label [as a relative offset]
#  j = label [as an absolute address]
#  x = unused (fill w/ 0 bits -- requires field_size set below, if used)
lb: orxr
sb: oxrr
add: orrr
sub: orrr
move: orr
jr: oxr

addi: ori
seti: ori
beq: orl
bne: orl
blt: orl

jal: oj


[instruction_tweaks]
# Write as 'instruction: tweak'
# where 'tweak' is one of:
#   flip_args: flip first and second argument when encoding to machine code
#   dupe1to3: copy first argument to be third argument when encoding to machine code
# Instructions w/o tweaks can be left blank ('add: ') or not listed at all.


[field_sizes]
# Bits per field in machine code instructions
# Write as 'fieldchar: length'
# See [instruction_parts] section for field characters
# e.g. 'r: 3'
o: 4
r: 3
i: 9
f: 0
l: 9
j: 12
x: 3
