

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3'
================================================================
* Date:           Sat Jun  1 06:31:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    27031|    27031|  0.270 ms|  0.270 ms|  27031|  27031|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_1_loop_for_ap_3  |    27029|    27029|       171|         21|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 171


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 171
* Pipeline : 1
  Pipeline-0 : II = 21, D = 171, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.40>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:93->CNN.cpp:37]   --->   Operation 174 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 175 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 176 'alloca' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten48"   --->   Operation 178 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 179 [1/1] (0.42ns)   --->   "%store_ln91 = store i4 0, i4 %n" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 179 'store' 'store_ln91' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 180 [1/1] (0.42ns)   --->   "%store_ln93 = store i8 0, i8 %y" [Conv.cpp:93->CNN.cpp:37]   --->   Operation 180 'store' 'store_ln93' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_for_fc_3.i"   --->   Operation 181 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i11 %indvar_flatten48" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 182 'load' 'indvar_flatten48_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.79ns)   --->   "%icmp_ln91 = icmp_eq  i11 %indvar_flatten48_load, i11 1280" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 183 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.79ns)   --->   "%add_ln91 = add i11 %indvar_flatten48_load, i11 1" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 184 'add' 'add_ln91' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc44.i137, void %VITIS_LOOP_33_1.i.preheader.exitStub" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 185 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%y_load = load i8 %y" [Conv.cpp:93->CNN.cpp:37]   --->   Operation 186 'load' 'y_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%n_load = load i4 %n" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 187 'load' 'n_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.76ns)   --->   "%icmp_ln93 = icmp_eq  i8 %y_load, i8 160" [Conv.cpp:93->CNN.cpp:37]   --->   Operation 188 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.39ns)   --->   "%select_ln91 = select i1 %icmp_ln93, i8 0, i8 %y_load" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 189 'select' 'select_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.79ns)   --->   "%add_ln91_1 = add i4 %n_load, i4 1" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 190 'add' 'add_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.39ns)   --->   "%select_ln91_1 = select i1 %icmp_ln93, i4 %add_ln91_1, i4 %n_load" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 191 'select' 'select_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%empty = trunc i4 %select_ln91_1" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 192 'trunc' 'empty' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty, i5 0" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 193 'bitconcatenate' 'p_shl13' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%p_shl23_cast = zext i8 %p_shl13" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 194 'zext' 'p_shl23_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 195 'bitconcatenate' 'p_shl14' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%p_shl24_cast = zext i6 %p_shl14" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 196 'zext' 'p_shl24_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.76ns)   --->   "%empty_142 = add i9 %p_shl23_cast, i9 %p_shl24_cast" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 197 'add' 'empty_142' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%p_cast78 = zext i9 %empty_142" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 198 'zext' 'p_cast78' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i8 %select_ln91" [Conv.cpp:93->CNN.cpp:37]   --->   Operation 199 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.78ns)   --->   "%add_ln99 = add i10 %p_cast78, i10 276" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 200 'add' 'add_ln99' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i10 %add_ln99" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 201 'zext' 'zext_ln99' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%Weights_addr_49 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 202 'getelementptr' 'Weights_addr_49' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 203 [2/2] (1.23ns)   --->   "%Weights_load_49 = load i14 %Weights_addr_49" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 203 'load' 'Weights_load_49' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%OutPadConv3_addr = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln93_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 204 'getelementptr' 'OutPadConv3_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 205 [2/2] (1.23ns)   --->   "%OutPadConv3_load = load i11 %OutPadConv3_addr" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 205 'load' 'OutPadConv3_load' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_1 : Operation 206 [1/1] (0.78ns)   --->   "%add_ln99_1 = add i10 %p_cast78, i10 277" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 206 'add' 'add_ln99_1' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i10 %add_ln99_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 207 'zext' 'zext_ln99_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%Weights_addr_50 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 208 'getelementptr' 'Weights_addr_50' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 209 [2/2] (1.23ns)   --->   "%Weights_load_50 = load i14 %Weights_addr_50" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 209 'load' 'Weights_load_50' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 210 [1/1] (0.76ns)   --->   "%add_ln99_2 = add i8 %select_ln91, i8 1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 210 'add' 'add_ln99_2' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i8 %add_ln99_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 211 'zext' 'zext_ln99_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_1 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 212 'getelementptr' 'OutPadConv3_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 213 [2/2] (1.23ns)   --->   "%OutPadConv3_load_1 = load i11 %OutPadConv3_addr_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 213 'load' 'OutPadConv3_load_1' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_1 : Operation 214 [1/1] (0.42ns)   --->   "%store_ln91 = store i11 %add_ln91, i11 %indvar_flatten48" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 214 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_1 : Operation 215 [1/1] (0.42ns)   --->   "%store_ln91 = store i4 %select_ln91_1, i4 %n" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 215 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_1 : Operation 216 [1/1] (0.42ns)   --->   "%store_ln93 = store i8 %add_ln99_2, i8 %y" [Conv.cpp:93->CNN.cpp:37]   --->   Operation 216 'store' 'store_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 217 [1/2] (1.23ns)   --->   "%Weights_load_49 = load i14 %Weights_addr_49" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 217 'load' 'Weights_load_49' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 218 [1/2] (1.23ns)   --->   "%OutPadConv3_load = load i11 %OutPadConv3_addr" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 218 'load' 'OutPadConv3_load' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_2 : Operation 219 [1/2] (1.23ns)   --->   "%Weights_load_50 = load i14 %Weights_addr_50" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 219 'load' 'Weights_load_50' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 220 [1/2] (1.23ns)   --->   "%OutPadConv3_load_1 = load i11 %OutPadConv3_addr_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 220 'load' 'OutPadConv3_load_1' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_2 : Operation 221 [1/1] (0.78ns)   --->   "%add_ln99_3 = add i10 %p_cast78, i10 278" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 221 'add' 'add_ln99_3' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln99_3 = zext i10 %add_ln99_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 222 'zext' 'zext_ln99_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%Weights_addr_51 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 223 'getelementptr' 'Weights_addr_51' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 224 [2/2] (1.23ns)   --->   "%Weights_load_51 = load i14 %Weights_addr_51" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 224 'load' 'Weights_load_51' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 225 [1/1] (0.76ns)   --->   "%add_ln99_4 = add i8 %select_ln91, i8 2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 225 'add' 'add_ln99_4' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln99_4 = zext i8 %add_ln99_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 226 'zext' 'zext_ln99_4' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_2 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 227 'getelementptr' 'OutPadConv3_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 228 [2/2] (1.23ns)   --->   "%OutPadConv3_load_2 = load i11 %OutPadConv3_addr_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 228 'load' 'OutPadConv3_load_2' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_2 : Operation 229 [1/1] (0.78ns)   --->   "%add_ln99_5 = add i10 %p_cast78, i10 279" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 229 'add' 'add_ln99_5' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln99_5 = zext i10 %add_ln99_5" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 230 'zext' 'zext_ln99_5' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%Weights_addr_52 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_5" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 231 'getelementptr' 'Weights_addr_52' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 232 [2/2] (1.23ns)   --->   "%Weights_load_52 = load i14 %Weights_addr_52" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 232 'load' 'Weights_load_52' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 233 [1/1] (0.76ns)   --->   "%add_ln99_6 = add i8 %select_ln91, i8 3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 233 'add' 'add_ln99_6' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln99_6 = zext i8 %add_ln99_6" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 234 'zext' 'zext_ln99_6' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_3 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_6" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 235 'getelementptr' 'OutPadConv3_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 236 [2/2] (1.23ns)   --->   "%OutPadConv3_load_3 = load i11 %OutPadConv3_addr_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 236 'load' 'OutPadConv3_load_3' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %empty, i7 0" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 237 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %p_shl" [Conv.cpp:93->CNN.cpp:37]   --->   Operation 238 'zext' 'zext_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln93_4 = zext i8 %select_ln91" [Conv.cpp:93->CNN.cpp:37]   --->   Operation 239 'zext' 'zext_ln93_4' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln99 = bitcast i32 %Weights_load_49" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 240 'bitcast' 'bitcast_ln99' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 241 [3/3] (7.01ns)   --->   "%mul21_i3 = fmul i32 %bitcast_ln99, i32 %OutPadConv3_load" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 241 'fmul' 'mul21_i3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln99_1 = bitcast i32 %Weights_load_50" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 242 'bitcast' 'bitcast_ln99_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 243 [3/3] (7.01ns)   --->   "%mul21_i117_s = fmul i32 %bitcast_ln99_1, i32 %OutPadConv3_load_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 243 'fmul' 'mul21_i117_s' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/2] (1.23ns)   --->   "%Weights_load_51 = load i14 %Weights_addr_51" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 244 'load' 'Weights_load_51' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 245 [1/2] (1.23ns)   --->   "%OutPadConv3_load_2 = load i11 %OutPadConv3_addr_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 245 'load' 'OutPadConv3_load_2' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_3 : Operation 246 [1/2] (1.23ns)   --->   "%Weights_load_52 = load i14 %Weights_addr_52" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 246 'load' 'Weights_load_52' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 247 [1/2] (1.23ns)   --->   "%OutPadConv3_load_3 = load i11 %OutPadConv3_addr_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 247 'load' 'OutPadConv3_load_3' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_3 : Operation 248 [1/1] (0.78ns)   --->   "%add_ln99_7 = add i10 %p_cast78, i10 280" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 248 'add' 'add_ln99_7' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln99_7 = zext i10 %add_ln99_7" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 249 'zext' 'zext_ln99_7' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_7" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 250 'getelementptr' 'Weights_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 251 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 251 'load' 'Weights_load' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 252 [1/1] (0.76ns)   --->   "%add_ln99_8 = add i8 %select_ln91, i8 4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 252 'add' 'add_ln99_8' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln99_8 = zext i8 %add_ln99_8" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 253 'zext' 'zext_ln99_8' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_4 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_8" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 254 'getelementptr' 'OutPadConv3_addr_4' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 255 [2/2] (1.23ns)   --->   "%OutPadConv3_load_4 = load i11 %OutPadConv3_addr_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 255 'load' 'OutPadConv3_load_4' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_3 : Operation 256 [1/1] (0.78ns)   --->   "%add_ln99_9 = add i10 %p_cast78, i10 281" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 256 'add' 'add_ln99_9' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln99_9 = zext i10 %add_ln99_9" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 257 'zext' 'zext_ln99_9' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%Weights_addr_53 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_9" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 258 'getelementptr' 'Weights_addr_53' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 259 [2/2] (1.23ns)   --->   "%Weights_load_53 = load i14 %Weights_addr_53" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 259 'load' 'Weights_load_53' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 260 [1/1] (0.77ns)   --->   "%add_ln99_10 = add i9 %zext_ln93_4, i9 164" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 260 'add' 'add_ln99_10' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln99_10 = zext i9 %add_ln99_10" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 261 'zext' 'zext_ln99_10' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_5 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_10" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 262 'getelementptr' 'OutPadConv3_addr_5' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 263 [2/2] (1.23ns)   --->   "%OutPadConv3_load_5 = load i11 %OutPadConv3_addr_5" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 263 'load' 'OutPadConv3_load_5' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_3 : Operation 264 [1/1] (0.76ns)   --->   "%add_ln101_1 = add i9 %p_shl23_cast, i9 %zext_ln93_4" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 264 'add' 'add_ln101_1' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i9 %add_ln101_1" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 265 'zext' 'zext_ln101' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.78ns)   --->   "%add_ln101 = add i11 %zext_ln101, i11 %zext_ln93" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 266 'add' 'add_ln101' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 267 [2/3] (7.01ns)   --->   "%mul21_i3 = fmul i32 %bitcast_ln99, i32 %OutPadConv3_load" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 267 'fmul' 'mul21_i3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [2/3] (7.01ns)   --->   "%mul21_i117_s = fmul i32 %bitcast_ln99_1, i32 %OutPadConv3_load_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 268 'fmul' 'mul21_i117_s' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%bitcast_ln99_2 = bitcast i32 %Weights_load_51" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 269 'bitcast' 'bitcast_ln99_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 270 [3/3] (7.01ns)   --->   "%mul21_i117_8 = fmul i32 %bitcast_ln99_2, i32 %OutPadConv3_load_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 270 'fmul' 'mul21_i117_8' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln99_3 = bitcast i32 %Weights_load_52" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 271 'bitcast' 'bitcast_ln99_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 272 [3/3] (7.01ns)   --->   "%mul21_i117_9 = fmul i32 %bitcast_ln99_3, i32 %OutPadConv3_load_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 272 'fmul' 'mul21_i117_9' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 273 'load' 'Weights_load' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 274 [1/2] (1.23ns)   --->   "%OutPadConv3_load_4 = load i11 %OutPadConv3_addr_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 274 'load' 'OutPadConv3_load_4' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_4 : Operation 275 [1/2] (1.23ns)   --->   "%Weights_load_53 = load i14 %Weights_addr_53" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 275 'load' 'Weights_load_53' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 276 [1/2] (1.23ns)   --->   "%OutPadConv3_load_5 = load i11 %OutPadConv3_addr_5" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 276 'load' 'OutPadConv3_load_5' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_4 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln99_11)   --->   "%or_ln99 = or i9 %empty_142, i9 6" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 277 'or' 'or_ln99' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln99_11)   --->   "%zext_ln99_11 = zext i9 %or_ln99" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 278 'zext' 'zext_ln99_11' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln99_11 = add i10 %zext_ln99_11, i10 276" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 279 'add' 'add_ln99_11' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln99_12 = zext i10 %add_ln99_11" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 280 'zext' 'zext_ln99_12' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%Weights_addr_54 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_12" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 281 'getelementptr' 'Weights_addr_54' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 282 [2/2] (1.23ns)   --->   "%Weights_load_54 = load i14 %Weights_addr_54" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 282 'load' 'Weights_load_54' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 283 [1/1] (0.77ns)   --->   "%add_ln99_12 = add i9 %zext_ln93_4, i9 165" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 283 'add' 'add_ln99_12' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln99_13 = zext i9 %add_ln99_12" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 284 'zext' 'zext_ln99_13' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_6 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_13" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 285 'getelementptr' 'OutPadConv3_addr_6' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 286 [2/2] (1.23ns)   --->   "%OutPadConv3_load_6 = load i11 %OutPadConv3_addr_6" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 286 'load' 'OutPadConv3_load_6' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_4 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln99_13)   --->   "%or_ln99_1 = or i9 %empty_142, i9 7" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 287 'or' 'or_ln99_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln99_13)   --->   "%zext_ln99_14 = zext i9 %or_ln99_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 288 'zext' 'zext_ln99_14' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln99_13 = add i10 %zext_ln99_14, i10 276" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 289 'add' 'add_ln99_13' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln99_15 = zext i10 %add_ln99_13" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 290 'zext' 'zext_ln99_15' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%Weights_addr_55 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_15" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 291 'getelementptr' 'Weights_addr_55' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 292 [2/2] (1.23ns)   --->   "%Weights_load_55 = load i14 %Weights_addr_55" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 292 'load' 'Weights_load_55' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 293 [1/1] (0.77ns)   --->   "%add_ln99_14 = add i9 %zext_ln93_4, i9 166" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 293 'add' 'add_ln99_14' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln99_16 = zext i9 %add_ln99_14" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 294 'zext' 'zext_ln99_16' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_7 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_16" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 295 'getelementptr' 'OutPadConv3_addr_7' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 296 [2/2] (1.23ns)   --->   "%OutPadConv3_load_7 = load i11 %OutPadConv3_addr_7" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 296 'load' 'OutPadConv3_load_7' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 297 [1/3] (7.01ns)   --->   "%mul21_i3 = fmul i32 %bitcast_ln99, i32 %OutPadConv3_load" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 297 'fmul' 'mul21_i3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/3] (7.01ns)   --->   "%mul21_i117_s = fmul i32 %bitcast_ln99_1, i32 %OutPadConv3_load_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 298 'fmul' 'mul21_i117_s' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [2/3] (7.01ns)   --->   "%mul21_i117_8 = fmul i32 %bitcast_ln99_2, i32 %OutPadConv3_load_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 299 'fmul' 'mul21_i117_8' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [2/3] (7.01ns)   --->   "%mul21_i117_9 = fmul i32 %bitcast_ln99_3, i32 %OutPadConv3_load_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 300 'fmul' 'mul21_i117_9' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln99_4 = bitcast i32 %Weights_load" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 301 'bitcast' 'bitcast_ln99_4' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 302 [3/3] (7.01ns)   --->   "%mul21_i117_10 = fmul i32 %bitcast_ln99_4, i32 %OutPadConv3_load_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 302 'fmul' 'mul21_i117_10' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln99_5 = bitcast i32 %Weights_load_53" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 303 'bitcast' 'bitcast_ln99_5' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 304 [3/3] (7.01ns)   --->   "%mul21_i117_1 = fmul i32 %bitcast_ln99_5, i32 %OutPadConv3_load_5" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 304 'fmul' 'mul21_i117_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/2] (1.23ns)   --->   "%Weights_load_54 = load i14 %Weights_addr_54" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 305 'load' 'Weights_load_54' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 306 [1/2] (1.23ns)   --->   "%OutPadConv3_load_6 = load i11 %OutPadConv3_addr_6" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 306 'load' 'OutPadConv3_load_6' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_5 : Operation 307 [1/2] (1.23ns)   --->   "%Weights_load_55 = load i14 %Weights_addr_55" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 307 'load' 'Weights_load_55' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 308 [1/2] (1.23ns)   --->   "%OutPadConv3_load_7 = load i11 %OutPadConv3_addr_7" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 308 'load' 'OutPadConv3_load_7' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_5 : Operation 309 [1/1] (0.78ns)   --->   "%add_ln99_15 = add i10 %p_cast78, i10 284" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 309 'add' 'add_ln99_15' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln99_17 = zext i10 %add_ln99_15" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 310 'zext' 'zext_ln99_17' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%Weights_addr_56 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_17" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 311 'getelementptr' 'Weights_addr_56' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 312 [2/2] (1.23ns)   --->   "%Weights_load_56 = load i14 %Weights_addr_56" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 312 'load' 'Weights_load_56' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 313 [1/1] (0.77ns)   --->   "%add_ln99_16 = add i9 %zext_ln93_4, i9 167" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 313 'add' 'add_ln99_16' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln99_18 = zext i9 %add_ln99_16" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 314 'zext' 'zext_ln99_18' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_8 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_18" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 315 'getelementptr' 'OutPadConv3_addr_8' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 316 [2/2] (1.23ns)   --->   "%OutPadConv3_load_8 = load i11 %OutPadConv3_addr_8" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 316 'load' 'OutPadConv3_load_8' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_5 : Operation 317 [1/1] (0.78ns)   --->   "%add_ln99_17 = add i10 %p_cast78, i10 285" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 317 'add' 'add_ln99_17' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln99_19 = zext i10 %add_ln99_17" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 318 'zext' 'zext_ln99_19' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%Weights_addr_57 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_19" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 319 'getelementptr' 'Weights_addr_57' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 320 [2/2] (1.23ns)   --->   "%Weights_load_57 = load i14 %Weights_addr_57" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 320 'load' 'Weights_load_57' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 321 [1/1] (0.77ns)   --->   "%add_ln99_18 = add i9 %zext_ln93_4, i9 168" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 321 'add' 'add_ln99_18' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln99_20 = zext i9 %add_ln99_18" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 322 'zext' 'zext_ln99_20' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_9 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_20" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 323 'getelementptr' 'OutPadConv3_addr_9' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 324 [2/2] (1.23ns)   --->   "%OutPadConv3_load_9 = load i11 %OutPadConv3_addr_9" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 324 'load' 'OutPadConv3_load_9' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 325 [4/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i3, i32 0" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 325 'fadd' 's' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/3] (7.01ns)   --->   "%mul21_i117_8 = fmul i32 %bitcast_ln99_2, i32 %OutPadConv3_load_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 326 'fmul' 'mul21_i117_8' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 327 [1/3] (7.01ns)   --->   "%mul21_i117_9 = fmul i32 %bitcast_ln99_3, i32 %OutPadConv3_load_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 327 'fmul' 'mul21_i117_9' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [2/3] (7.01ns)   --->   "%mul21_i117_10 = fmul i32 %bitcast_ln99_4, i32 %OutPadConv3_load_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 328 'fmul' 'mul21_i117_10' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 329 [2/3] (7.01ns)   --->   "%mul21_i117_1 = fmul i32 %bitcast_ln99_5, i32 %OutPadConv3_load_5" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 329 'fmul' 'mul21_i117_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln99_6 = bitcast i32 %Weights_load_54" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 330 'bitcast' 'bitcast_ln99_6' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 331 [3/3] (7.01ns)   --->   "%mul21_i117_1_1 = fmul i32 %bitcast_ln99_6, i32 %OutPadConv3_load_6" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 331 'fmul' 'mul21_i117_1_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln99_7 = bitcast i32 %Weights_load_55" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 332 'bitcast' 'bitcast_ln99_7' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 333 [3/3] (7.01ns)   --->   "%mul21_i117_1_2 = fmul i32 %bitcast_ln99_7, i32 %OutPadConv3_load_7" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 333 'fmul' 'mul21_i117_1_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/2] (1.23ns)   --->   "%Weights_load_56 = load i14 %Weights_addr_56" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 334 'load' 'Weights_load_56' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 335 [1/2] (1.23ns)   --->   "%OutPadConv3_load_8 = load i11 %OutPadConv3_addr_8" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 335 'load' 'OutPadConv3_load_8' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_6 : Operation 336 [1/2] (1.23ns)   --->   "%Weights_load_57 = load i14 %Weights_addr_57" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 336 'load' 'Weights_load_57' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 337 [1/2] (1.23ns)   --->   "%OutPadConv3_load_9 = load i11 %OutPadConv3_addr_9" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 337 'load' 'OutPadConv3_load_9' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_6 : Operation 338 [1/1] (0.78ns)   --->   "%add_ln99_19 = add i10 %p_cast78, i10 286" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 338 'add' 'add_ln99_19' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln99_21 = zext i10 %add_ln99_19" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 339 'zext' 'zext_ln99_21' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%Weights_addr_58 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_21" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 340 'getelementptr' 'Weights_addr_58' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 341 [2/2] (1.23ns)   --->   "%Weights_load_58 = load i14 %Weights_addr_58" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 341 'load' 'Weights_load_58' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 342 [1/1] (0.77ns)   --->   "%add_ln99_20 = add i9 %zext_ln93_4, i9 328" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 342 'add' 'add_ln99_20' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln99_22 = zext i9 %add_ln99_20" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 343 'zext' 'zext_ln99_22' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_10 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_22" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 344 'getelementptr' 'OutPadConv3_addr_10' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 345 [2/2] (1.23ns)   --->   "%OutPadConv3_load_10 = load i11 %OutPadConv3_addr_10" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 345 'load' 'OutPadConv3_load_10' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_6 : Operation 346 [1/1] (0.78ns)   --->   "%add_ln99_21 = add i10 %p_cast78, i10 287" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 346 'add' 'add_ln99_21' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln99_23 = zext i10 %add_ln99_21" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 347 'zext' 'zext_ln99_23' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%Weights_addr_59 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_23" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 348 'getelementptr' 'Weights_addr_59' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 349 [2/2] (1.23ns)   --->   "%Weights_load_59 = load i14 %Weights_addr_59" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 349 'load' 'Weights_load_59' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 350 [1/1] (0.77ns)   --->   "%add_ln99_22 = add i9 %zext_ln93_4, i9 329" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 350 'add' 'add_ln99_22' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln99_24 = zext i9 %add_ln99_22" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 351 'zext' 'zext_ln99_24' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_11 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_24" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 352 'getelementptr' 'OutPadConv3_addr_11' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 353 [2/2] (1.23ns)   --->   "%OutPadConv3_load_11 = load i11 %OutPadConv3_addr_11" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 353 'load' 'OutPadConv3_load_11' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 354 [3/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i3, i32 0" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 354 'fadd' 's' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 355 [1/3] (7.01ns)   --->   "%mul21_i117_10 = fmul i32 %bitcast_ln99_4, i32 %OutPadConv3_load_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 355 'fmul' 'mul21_i117_10' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 356 [1/3] (7.01ns)   --->   "%mul21_i117_1 = fmul i32 %bitcast_ln99_5, i32 %OutPadConv3_load_5" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 356 'fmul' 'mul21_i117_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 357 [2/3] (7.01ns)   --->   "%mul21_i117_1_1 = fmul i32 %bitcast_ln99_6, i32 %OutPadConv3_load_6" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 357 'fmul' 'mul21_i117_1_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [2/3] (7.01ns)   --->   "%mul21_i117_1_2 = fmul i32 %bitcast_ln99_7, i32 %OutPadConv3_load_7" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 358 'fmul' 'mul21_i117_1_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%bitcast_ln99_8 = bitcast i32 %Weights_load_56" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 359 'bitcast' 'bitcast_ln99_8' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 360 [3/3] (7.01ns)   --->   "%mul21_i117_1_3 = fmul i32 %bitcast_ln99_8, i32 %OutPadConv3_load_8" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 360 'fmul' 'mul21_i117_1_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%bitcast_ln99_9 = bitcast i32 %Weights_load_57" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 361 'bitcast' 'bitcast_ln99_9' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 362 [3/3] (7.01ns)   --->   "%mul21_i117_1_4 = fmul i32 %bitcast_ln99_9, i32 %OutPadConv3_load_9" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 362 'fmul' 'mul21_i117_1_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 363 [1/2] (1.23ns)   --->   "%Weights_load_58 = load i14 %Weights_addr_58" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 363 'load' 'Weights_load_58' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 364 [1/2] (1.23ns)   --->   "%OutPadConv3_load_10 = load i11 %OutPadConv3_addr_10" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 364 'load' 'OutPadConv3_load_10' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_7 : Operation 365 [1/2] (1.23ns)   --->   "%Weights_load_59 = load i14 %Weights_addr_59" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 365 'load' 'Weights_load_59' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 366 [1/2] (1.23ns)   --->   "%OutPadConv3_load_11 = load i11 %OutPadConv3_addr_11" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 366 'load' 'OutPadConv3_load_11' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_7 : Operation 367 [1/1] (0.78ns)   --->   "%add_ln99_23 = add i10 %p_cast78, i10 288" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 367 'add' 'add_ln99_23' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln99_25 = zext i10 %add_ln99_23" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 368 'zext' 'zext_ln99_25' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%Weights_addr_60 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_25" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 369 'getelementptr' 'Weights_addr_60' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 370 [2/2] (1.23ns)   --->   "%Weights_load_60 = load i14 %Weights_addr_60" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 370 'load' 'Weights_load_60' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 371 [1/1] (0.77ns)   --->   "%add_ln99_24 = add i9 %zext_ln93_4, i9 330" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 371 'add' 'add_ln99_24' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln99_26 = zext i9 %add_ln99_24" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 372 'zext' 'zext_ln99_26' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_12 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_26" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 373 'getelementptr' 'OutPadConv3_addr_12' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 374 [2/2] (1.23ns)   --->   "%OutPadConv3_load_12 = load i11 %OutPadConv3_addr_12" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 374 'load' 'OutPadConv3_load_12' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_7 : Operation 375 [1/1] (0.78ns)   --->   "%add_ln99_25 = add i10 %p_cast78, i10 289" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 375 'add' 'add_ln99_25' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln99_27 = zext i10 %add_ln99_25" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 376 'zext' 'zext_ln99_27' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%Weights_addr_61 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_27" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 377 'getelementptr' 'Weights_addr_61' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 378 [2/2] (1.23ns)   --->   "%Weights_load_61 = load i14 %Weights_addr_61" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 378 'load' 'Weights_load_61' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 379 [1/1] (0.77ns)   --->   "%add_ln99_26 = add i9 %zext_ln93_4, i9 331" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 379 'add' 'add_ln99_26' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln99_28 = zext i9 %add_ln99_26" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 380 'zext' 'zext_ln99_28' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_13 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_28" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 381 'getelementptr' 'OutPadConv3_addr_13' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 382 [2/2] (1.23ns)   --->   "%OutPadConv3_load_13 = load i11 %OutPadConv3_addr_13" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 382 'load' 'OutPadConv3_load_13' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln93_3 = zext i8 %select_ln91" [Conv.cpp:93->CNN.cpp:37]   --->   Operation 383 'zext' 'zext_ln93_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 384 [2/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i3, i32 0" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 384 'fadd' 's' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 385 [1/3] (7.01ns)   --->   "%mul21_i117_1_1 = fmul i32 %bitcast_ln99_6, i32 %OutPadConv3_load_6" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 385 'fmul' 'mul21_i117_1_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 386 [1/3] (7.01ns)   --->   "%mul21_i117_1_2 = fmul i32 %bitcast_ln99_7, i32 %OutPadConv3_load_7" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 386 'fmul' 'mul21_i117_1_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 387 [2/3] (7.01ns)   --->   "%mul21_i117_1_3 = fmul i32 %bitcast_ln99_8, i32 %OutPadConv3_load_8" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 387 'fmul' 'mul21_i117_1_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 388 [2/3] (7.01ns)   --->   "%mul21_i117_1_4 = fmul i32 %bitcast_ln99_9, i32 %OutPadConv3_load_9" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 388 'fmul' 'mul21_i117_1_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 389 [1/1] (0.00ns)   --->   "%bitcast_ln99_10 = bitcast i32 %Weights_load_58" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 389 'bitcast' 'bitcast_ln99_10' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 390 [3/3] (7.01ns)   --->   "%mul21_i117_2 = fmul i32 %bitcast_ln99_10, i32 %OutPadConv3_load_10" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 390 'fmul' 'mul21_i117_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%bitcast_ln99_11 = bitcast i32 %Weights_load_59" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 391 'bitcast' 'bitcast_ln99_11' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 392 [3/3] (7.01ns)   --->   "%mul21_i117_2_1 = fmul i32 %bitcast_ln99_11, i32 %OutPadConv3_load_11" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 392 'fmul' 'mul21_i117_2_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 393 [1/2] (1.23ns)   --->   "%Weights_load_60 = load i14 %Weights_addr_60" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 393 'load' 'Weights_load_60' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 394 [1/2] (1.23ns)   --->   "%OutPadConv3_load_12 = load i11 %OutPadConv3_addr_12" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 394 'load' 'OutPadConv3_load_12' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_8 : Operation 395 [1/2] (1.23ns)   --->   "%Weights_load_61 = load i14 %Weights_addr_61" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 395 'load' 'Weights_load_61' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 396 [1/2] (1.23ns)   --->   "%OutPadConv3_load_13 = load i11 %OutPadConv3_addr_13" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 396 'load' 'OutPadConv3_load_13' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_8 : Operation 397 [1/1] (0.78ns)   --->   "%add_ln99_27 = add i10 %p_cast78, i10 290" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 397 'add' 'add_ln99_27' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln99_29 = zext i10 %add_ln99_27" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 398 'zext' 'zext_ln99_29' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%Weights_addr_62 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_29" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 399 'getelementptr' 'Weights_addr_62' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 400 [2/2] (1.23ns)   --->   "%Weights_load_62 = load i14 %Weights_addr_62" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 400 'load' 'Weights_load_62' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 401 [1/1] (0.77ns)   --->   "%add_ln99_28 = add i9 %zext_ln93_4, i9 332" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 401 'add' 'add_ln99_28' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln99_30 = zext i9 %add_ln99_28" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 402 'zext' 'zext_ln99_30' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_14 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_30" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 403 'getelementptr' 'OutPadConv3_addr_14' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 404 [2/2] (1.23ns)   --->   "%OutPadConv3_load_14 = load i11 %OutPadConv3_addr_14" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 404 'load' 'OutPadConv3_load_14' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_8 : Operation 405 [1/1] (0.78ns)   --->   "%add_ln99_29 = add i10 %p_cast78, i10 291" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 405 'add' 'add_ln99_29' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln99_31 = zext i10 %add_ln99_29" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 406 'zext' 'zext_ln99_31' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%Weights_addr_63 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_31" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 407 'getelementptr' 'Weights_addr_63' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 408 [2/2] (1.23ns)   --->   "%Weights_load_63 = load i14 %Weights_addr_63" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 408 'load' 'Weights_load_63' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 409 [1/1] (0.78ns)   --->   "%add_ln99_30 = add i10 %zext_ln93_3, i10 492" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 409 'add' 'add_ln99_30' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln99_32 = zext i10 %add_ln99_30" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 410 'zext' 'zext_ln99_32' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 411 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_15 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_32" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 411 'getelementptr' 'OutPadConv3_addr_15' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 412 [2/2] (1.23ns)   --->   "%OutPadConv3_load_15 = load i11 %OutPadConv3_addr_15" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 412 'load' 'OutPadConv3_load_15' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 413 [1/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i3, i32 0" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 413 'fadd' 's' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 414 [1/3] (7.01ns)   --->   "%mul21_i117_1_3 = fmul i32 %bitcast_ln99_8, i32 %OutPadConv3_load_8" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 414 'fmul' 'mul21_i117_1_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 415 [1/3] (7.01ns)   --->   "%mul21_i117_1_4 = fmul i32 %bitcast_ln99_9, i32 %OutPadConv3_load_9" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 415 'fmul' 'mul21_i117_1_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 416 [2/3] (7.01ns)   --->   "%mul21_i117_2 = fmul i32 %bitcast_ln99_10, i32 %OutPadConv3_load_10" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 416 'fmul' 'mul21_i117_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 417 [2/3] (7.01ns)   --->   "%mul21_i117_2_1 = fmul i32 %bitcast_ln99_11, i32 %OutPadConv3_load_11" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 417 'fmul' 'mul21_i117_2_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%bitcast_ln99_12 = bitcast i32 %Weights_load_60" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 418 'bitcast' 'bitcast_ln99_12' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 419 [3/3] (7.01ns)   --->   "%mul21_i117_2_2 = fmul i32 %bitcast_ln99_12, i32 %OutPadConv3_load_12" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 419 'fmul' 'mul21_i117_2_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%bitcast_ln99_13 = bitcast i32 %Weights_load_61" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 420 'bitcast' 'bitcast_ln99_13' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 421 [3/3] (7.01ns)   --->   "%mul21_i117_2_3 = fmul i32 %bitcast_ln99_13, i32 %OutPadConv3_load_13" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 421 'fmul' 'mul21_i117_2_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 422 [1/2] (1.23ns)   --->   "%Weights_load_62 = load i14 %Weights_addr_62" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 422 'load' 'Weights_load_62' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 423 [1/2] (1.23ns)   --->   "%OutPadConv3_load_14 = load i11 %OutPadConv3_addr_14" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 423 'load' 'OutPadConv3_load_14' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_9 : Operation 424 [1/2] (1.23ns)   --->   "%Weights_load_63 = load i14 %Weights_addr_63" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 424 'load' 'Weights_load_63' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 425 [1/2] (1.23ns)   --->   "%OutPadConv3_load_15 = load i11 %OutPadConv3_addr_15" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 425 'load' 'OutPadConv3_load_15' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_9 : Operation 426 [1/1] (0.78ns)   --->   "%add_ln99_31 = add i10 %p_cast78, i10 292" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 426 'add' 'add_ln99_31' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln99_33 = zext i10 %add_ln99_31" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 427 'zext' 'zext_ln99_33' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 428 [1/1] (0.00ns)   --->   "%Weights_addr_64 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_33" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 428 'getelementptr' 'Weights_addr_64' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 429 [2/2] (1.23ns)   --->   "%Weights_load_64 = load i14 %Weights_addr_64" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 429 'load' 'Weights_load_64' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 430 [1/1] (0.78ns)   --->   "%add_ln99_32 = add i10 %zext_ln93_3, i10 493" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 430 'add' 'add_ln99_32' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln99_34 = zext i10 %add_ln99_32" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 431 'zext' 'zext_ln99_34' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_16 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_34" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 432 'getelementptr' 'OutPadConv3_addr_16' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 433 [2/2] (1.23ns)   --->   "%OutPadConv3_load_16 = load i11 %OutPadConv3_addr_16" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 433 'load' 'OutPadConv3_load_16' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_9 : Operation 434 [1/1] (0.78ns)   --->   "%add_ln99_33 = add i10 %p_cast78, i10 293" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 434 'add' 'add_ln99_33' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln99_35 = zext i10 %add_ln99_33" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 435 'zext' 'zext_ln99_35' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "%Weights_addr_65 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_35" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 436 'getelementptr' 'Weights_addr_65' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 437 [2/2] (1.23ns)   --->   "%Weights_load_65 = load i14 %Weights_addr_65" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 437 'load' 'Weights_load_65' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 438 [1/1] (0.78ns)   --->   "%add_ln99_34 = add i10 %zext_ln93_3, i10 494" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 438 'add' 'add_ln99_34' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln99_36 = zext i10 %add_ln99_34" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 439 'zext' 'zext_ln99_36' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 440 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_17 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_36" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 440 'getelementptr' 'OutPadConv3_addr_17' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 441 [2/2] (1.23ns)   --->   "%OutPadConv3_load_17 = load i11 %OutPadConv3_addr_17" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 441 'load' 'OutPadConv3_load_17' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 442 [4/4] (6.43ns)   --->   "%s_85 = fadd i32 %s, i32 %mul21_i117_s" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 442 'fadd' 's_85' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 443 [1/3] (7.01ns)   --->   "%mul21_i117_2 = fmul i32 %bitcast_ln99_10, i32 %OutPadConv3_load_10" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 443 'fmul' 'mul21_i117_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 444 [1/3] (7.01ns)   --->   "%mul21_i117_2_1 = fmul i32 %bitcast_ln99_11, i32 %OutPadConv3_load_11" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 444 'fmul' 'mul21_i117_2_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 445 [2/3] (7.01ns)   --->   "%mul21_i117_2_2 = fmul i32 %bitcast_ln99_12, i32 %OutPadConv3_load_12" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 445 'fmul' 'mul21_i117_2_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 446 [2/3] (7.01ns)   --->   "%mul21_i117_2_3 = fmul i32 %bitcast_ln99_13, i32 %OutPadConv3_load_13" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 446 'fmul' 'mul21_i117_2_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln99_14 = bitcast i32 %Weights_load_62" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 447 'bitcast' 'bitcast_ln99_14' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 448 [3/3] (7.01ns)   --->   "%mul21_i117_2_4 = fmul i32 %bitcast_ln99_14, i32 %OutPadConv3_load_14" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 448 'fmul' 'mul21_i117_2_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln99_15 = bitcast i32 %Weights_load_63" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 449 'bitcast' 'bitcast_ln99_15' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 450 [3/3] (7.01ns)   --->   "%mul21_i117_3 = fmul i32 %bitcast_ln99_15, i32 %OutPadConv3_load_15" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 450 'fmul' 'mul21_i117_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 451 [1/2] (1.23ns)   --->   "%Weights_load_64 = load i14 %Weights_addr_64" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 451 'load' 'Weights_load_64' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 452 [1/2] (1.23ns)   --->   "%OutPadConv3_load_16 = load i11 %OutPadConv3_addr_16" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 452 'load' 'OutPadConv3_load_16' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_10 : Operation 453 [1/2] (1.23ns)   --->   "%Weights_load_65 = load i14 %Weights_addr_65" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 453 'load' 'Weights_load_65' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 454 [1/2] (1.23ns)   --->   "%OutPadConv3_load_17 = load i11 %OutPadConv3_addr_17" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 454 'load' 'OutPadConv3_load_17' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_10 : Operation 455 [1/1] (0.78ns)   --->   "%add_ln99_35 = add i10 %p_cast78, i10 294" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 455 'add' 'add_ln99_35' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln99_37 = zext i10 %add_ln99_35" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 456 'zext' 'zext_ln99_37' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 457 [1/1] (0.00ns)   --->   "%Weights_addr_66 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_37" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 457 'getelementptr' 'Weights_addr_66' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 458 [2/2] (1.23ns)   --->   "%Weights_load_66 = load i14 %Weights_addr_66" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 458 'load' 'Weights_load_66' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 459 [1/1] (0.78ns)   --->   "%add_ln99_36 = add i10 %zext_ln93_3, i10 495" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 459 'add' 'add_ln99_36' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln99_38 = zext i10 %add_ln99_36" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 460 'zext' 'zext_ln99_38' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 461 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_18 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_38" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 461 'getelementptr' 'OutPadConv3_addr_18' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 462 [2/2] (1.23ns)   --->   "%OutPadConv3_load_18 = load i11 %OutPadConv3_addr_18" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 462 'load' 'OutPadConv3_load_18' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_10 : Operation 463 [1/1] (0.78ns)   --->   "%add_ln99_37 = add i10 %p_cast78, i10 295" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 463 'add' 'add_ln99_37' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln99_39 = zext i10 %add_ln99_37" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 464 'zext' 'zext_ln99_39' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%Weights_addr_67 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_39" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 465 'getelementptr' 'Weights_addr_67' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 466 [2/2] (1.23ns)   --->   "%Weights_load_67 = load i14 %Weights_addr_67" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 466 'load' 'Weights_load_67' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 467 [1/1] (0.78ns)   --->   "%add_ln99_38 = add i10 %zext_ln93_3, i10 496" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 467 'add' 'add_ln99_38' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln99_40 = zext i10 %add_ln99_38" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 468 'zext' 'zext_ln99_40' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_19 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_40" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 469 'getelementptr' 'OutPadConv3_addr_19' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 470 [2/2] (1.23ns)   --->   "%OutPadConv3_load_19 = load i11 %OutPadConv3_addr_19" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 470 'load' 'OutPadConv3_load_19' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 471 [3/4] (6.43ns)   --->   "%s_85 = fadd i32 %s, i32 %mul21_i117_s" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 471 'fadd' 's_85' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 472 [1/3] (7.01ns)   --->   "%mul21_i117_2_2 = fmul i32 %bitcast_ln99_12, i32 %OutPadConv3_load_12" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 472 'fmul' 'mul21_i117_2_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 473 [1/3] (7.01ns)   --->   "%mul21_i117_2_3 = fmul i32 %bitcast_ln99_13, i32 %OutPadConv3_load_13" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 473 'fmul' 'mul21_i117_2_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 474 [2/3] (7.01ns)   --->   "%mul21_i117_2_4 = fmul i32 %bitcast_ln99_14, i32 %OutPadConv3_load_14" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 474 'fmul' 'mul21_i117_2_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 475 [2/3] (7.01ns)   --->   "%mul21_i117_3 = fmul i32 %bitcast_ln99_15, i32 %OutPadConv3_load_15" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 475 'fmul' 'mul21_i117_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%bitcast_ln99_16 = bitcast i32 %Weights_load_64" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 476 'bitcast' 'bitcast_ln99_16' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_11 : Operation 477 [3/3] (7.01ns)   --->   "%mul21_i117_3_1 = fmul i32 %bitcast_ln99_16, i32 %OutPadConv3_load_16" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 477 'fmul' 'mul21_i117_3_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln99_17 = bitcast i32 %Weights_load_65" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 478 'bitcast' 'bitcast_ln99_17' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_11 : Operation 479 [3/3] (7.01ns)   --->   "%mul21_i117_3_2 = fmul i32 %bitcast_ln99_17, i32 %OutPadConv3_load_17" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 479 'fmul' 'mul21_i117_3_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 480 [1/2] (1.23ns)   --->   "%Weights_load_66 = load i14 %Weights_addr_66" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 480 'load' 'Weights_load_66' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 481 [1/2] (1.23ns)   --->   "%OutPadConv3_load_18 = load i11 %OutPadConv3_addr_18" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 481 'load' 'OutPadConv3_load_18' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_11 : Operation 482 [1/2] (1.23ns)   --->   "%Weights_load_67 = load i14 %Weights_addr_67" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 482 'load' 'Weights_load_67' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 483 [1/2] (1.23ns)   --->   "%OutPadConv3_load_19 = load i11 %OutPadConv3_addr_19" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 483 'load' 'OutPadConv3_load_19' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_11 : Operation 484 [1/1] (0.78ns)   --->   "%add_ln99_39 = add i10 %p_cast78, i10 296" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 484 'add' 'add_ln99_39' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln99_41 = zext i10 %add_ln99_39" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 485 'zext' 'zext_ln99_41' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_11 : Operation 486 [1/1] (0.00ns)   --->   "%Weights_addr_68 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_41" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 486 'getelementptr' 'Weights_addr_68' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_11 : Operation 487 [2/2] (1.23ns)   --->   "%Weights_load_68 = load i14 %Weights_addr_68" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 487 'load' 'Weights_load_68' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 488 [1/1] (0.78ns)   --->   "%add_ln99_40 = add i10 %zext_ln93_3, i10 656" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 488 'add' 'add_ln99_40' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln99_42 = zext i10 %add_ln99_40" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 489 'zext' 'zext_ln99_42' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_11 : Operation 490 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_20 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_42" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 490 'getelementptr' 'OutPadConv3_addr_20' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_11 : Operation 491 [2/2] (1.23ns)   --->   "%OutPadConv3_load_20 = load i11 %OutPadConv3_addr_20" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 491 'load' 'OutPadConv3_load_20' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_11 : Operation 492 [1/1] (0.78ns)   --->   "%add_ln99_41 = add i10 %p_cast78, i10 297" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 492 'add' 'add_ln99_41' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln99_43 = zext i10 %add_ln99_41" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 493 'zext' 'zext_ln99_43' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_11 : Operation 494 [1/1] (0.00ns)   --->   "%Weights_addr_69 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_43" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 494 'getelementptr' 'Weights_addr_69' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_11 : Operation 495 [2/2] (1.23ns)   --->   "%Weights_load_69 = load i14 %Weights_addr_69" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 495 'load' 'Weights_load_69' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 496 [1/1] (0.78ns)   --->   "%add_ln99_42 = add i10 %zext_ln93_3, i10 657" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 496 'add' 'add_ln99_42' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln99_44 = zext i10 %add_ln99_42" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 497 'zext' 'zext_ln99_44' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_11 : Operation 498 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_21 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_44" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 498 'getelementptr' 'OutPadConv3_addr_21' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_11 : Operation 499 [2/2] (1.23ns)   --->   "%OutPadConv3_load_21 = load i11 %OutPadConv3_addr_21" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 499 'load' 'OutPadConv3_load_21' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 500 [2/4] (6.43ns)   --->   "%s_85 = fadd i32 %s, i32 %mul21_i117_s" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 500 'fadd' 's_85' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 501 [1/3] (7.01ns)   --->   "%mul21_i117_2_4 = fmul i32 %bitcast_ln99_14, i32 %OutPadConv3_load_14" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 501 'fmul' 'mul21_i117_2_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 502 [1/3] (7.01ns)   --->   "%mul21_i117_3 = fmul i32 %bitcast_ln99_15, i32 %OutPadConv3_load_15" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 502 'fmul' 'mul21_i117_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 503 [2/3] (7.01ns)   --->   "%mul21_i117_3_1 = fmul i32 %bitcast_ln99_16, i32 %OutPadConv3_load_16" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 503 'fmul' 'mul21_i117_3_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 504 [2/3] (7.01ns)   --->   "%mul21_i117_3_2 = fmul i32 %bitcast_ln99_17, i32 %OutPadConv3_load_17" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 504 'fmul' 'mul21_i117_3_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 505 [1/1] (0.00ns)   --->   "%bitcast_ln99_18 = bitcast i32 %Weights_load_66" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 505 'bitcast' 'bitcast_ln99_18' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 506 [3/3] (7.01ns)   --->   "%mul21_i117_3_3 = fmul i32 %bitcast_ln99_18, i32 %OutPadConv3_load_18" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 506 'fmul' 'mul21_i117_3_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%bitcast_ln99_19 = bitcast i32 %Weights_load_67" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 507 'bitcast' 'bitcast_ln99_19' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 508 [3/3] (7.01ns)   --->   "%mul21_i117_3_4 = fmul i32 %bitcast_ln99_19, i32 %OutPadConv3_load_19" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 508 'fmul' 'mul21_i117_3_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 509 [1/2] (1.23ns)   --->   "%Weights_load_68 = load i14 %Weights_addr_68" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 509 'load' 'Weights_load_68' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_12 : Operation 510 [1/2] (1.23ns)   --->   "%OutPadConv3_load_20 = load i11 %OutPadConv3_addr_20" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 510 'load' 'OutPadConv3_load_20' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_12 : Operation 511 [1/2] (1.23ns)   --->   "%Weights_load_69 = load i14 %Weights_addr_69" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 511 'load' 'Weights_load_69' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_12 : Operation 512 [1/2] (1.23ns)   --->   "%OutPadConv3_load_21 = load i11 %OutPadConv3_addr_21" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 512 'load' 'OutPadConv3_load_21' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_12 : Operation 513 [1/1] (0.78ns)   --->   "%add_ln99_43 = add i10 %p_cast78, i10 298" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 513 'add' 'add_ln99_43' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln99_45 = zext i10 %add_ln99_43" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 514 'zext' 'zext_ln99_45' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 515 [1/1] (0.00ns)   --->   "%Weights_addr_70 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_45" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 515 'getelementptr' 'Weights_addr_70' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 516 [2/2] (1.23ns)   --->   "%Weights_load_70 = load i14 %Weights_addr_70" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 516 'load' 'Weights_load_70' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_12 : Operation 517 [1/1] (0.78ns)   --->   "%add_ln99_44 = add i10 %zext_ln93_3, i10 658" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 517 'add' 'add_ln99_44' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln99_46 = zext i10 %add_ln99_44" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 518 'zext' 'zext_ln99_46' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 519 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_22 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_46" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 519 'getelementptr' 'OutPadConv3_addr_22' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 520 [2/2] (1.23ns)   --->   "%OutPadConv3_load_22 = load i11 %OutPadConv3_addr_22" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 520 'load' 'OutPadConv3_load_22' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_12 : Operation 521 [1/1] (0.78ns)   --->   "%add_ln99_45 = add i10 %p_cast78, i10 299" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 521 'add' 'add_ln99_45' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln99_47 = zext i10 %add_ln99_45" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 522 'zext' 'zext_ln99_47' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 523 [1/1] (0.00ns)   --->   "%Weights_addr_71 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_47" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 523 'getelementptr' 'Weights_addr_71' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 524 [2/2] (1.23ns)   --->   "%Weights_load_71 = load i14 %Weights_addr_71" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 524 'load' 'Weights_load_71' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_12 : Operation 525 [1/1] (0.78ns)   --->   "%add_ln99_46 = add i10 %zext_ln93_3, i10 659" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 525 'add' 'add_ln99_46' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln99_48 = zext i10 %add_ln99_46" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 526 'zext' 'zext_ln99_48' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 527 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_23 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_48" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 527 'getelementptr' 'OutPadConv3_addr_23' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 528 [2/2] (1.23ns)   --->   "%OutPadConv3_load_23 = load i11 %OutPadConv3_addr_23" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 528 'load' 'OutPadConv3_load_23' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 529 [1/4] (6.43ns)   --->   "%s_85 = fadd i32 %s, i32 %mul21_i117_s" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 529 'fadd' 's_85' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 530 [1/3] (7.01ns)   --->   "%mul21_i117_3_1 = fmul i32 %bitcast_ln99_16, i32 %OutPadConv3_load_16" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 530 'fmul' 'mul21_i117_3_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 531 [1/3] (7.01ns)   --->   "%mul21_i117_3_2 = fmul i32 %bitcast_ln99_17, i32 %OutPadConv3_load_17" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 531 'fmul' 'mul21_i117_3_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 532 [2/3] (7.01ns)   --->   "%mul21_i117_3_3 = fmul i32 %bitcast_ln99_18, i32 %OutPadConv3_load_18" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 532 'fmul' 'mul21_i117_3_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 533 [2/3] (7.01ns)   --->   "%mul21_i117_3_4 = fmul i32 %bitcast_ln99_19, i32 %OutPadConv3_load_19" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 533 'fmul' 'mul21_i117_3_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 534 [1/1] (0.00ns)   --->   "%bitcast_ln99_20 = bitcast i32 %Weights_load_68" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 534 'bitcast' 'bitcast_ln99_20' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 535 [3/3] (7.01ns)   --->   "%mul21_i117_4 = fmul i32 %bitcast_ln99_20, i32 %OutPadConv3_load_20" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 535 'fmul' 'mul21_i117_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 536 [1/1] (0.00ns)   --->   "%bitcast_ln99_21 = bitcast i32 %Weights_load_69" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 536 'bitcast' 'bitcast_ln99_21' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 537 [3/3] (7.01ns)   --->   "%mul21_i117_4_1 = fmul i32 %bitcast_ln99_21, i32 %OutPadConv3_load_21" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 537 'fmul' 'mul21_i117_4_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 538 [1/2] (1.23ns)   --->   "%Weights_load_70 = load i14 %Weights_addr_70" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 538 'load' 'Weights_load_70' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_13 : Operation 539 [1/2] (1.23ns)   --->   "%OutPadConv3_load_22 = load i11 %OutPadConv3_addr_22" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 539 'load' 'OutPadConv3_load_22' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_13 : Operation 540 [1/2] (1.23ns)   --->   "%Weights_load_71 = load i14 %Weights_addr_71" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 540 'load' 'Weights_load_71' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_13 : Operation 541 [1/2] (1.23ns)   --->   "%OutPadConv3_load_23 = load i11 %OutPadConv3_addr_23" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 541 'load' 'OutPadConv3_load_23' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_13 : Operation 542 [1/1] (0.78ns)   --->   "%add_ln99_47 = add i10 %p_cast78, i10 300" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 542 'add' 'add_ln99_47' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln99_49 = zext i10 %add_ln99_47" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 543 'zext' 'zext_ln99_49' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 544 [1/1] (0.00ns)   --->   "%Weights_addr_72 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_49" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 544 'getelementptr' 'Weights_addr_72' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 545 [2/2] (1.23ns)   --->   "%Weights_load_72 = load i14 %Weights_addr_72" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 545 'load' 'Weights_load_72' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_13 : Operation 546 [1/1] (0.78ns)   --->   "%add_ln99_48 = add i10 %zext_ln93_3, i10 660" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 546 'add' 'add_ln99_48' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln99_50 = zext i10 %add_ln99_48" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 547 'zext' 'zext_ln99_50' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 548 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_24 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_50" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 548 'getelementptr' 'OutPadConv3_addr_24' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 549 [2/2] (1.23ns)   --->   "%OutPadConv3_load_24 = load i11 %OutPadConv3_addr_24" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 549 'load' 'OutPadConv3_load_24' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_13 : Operation 550 [1/1] (0.78ns)   --->   "%add_ln99_49 = add i10 %p_cast78, i10 301" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 550 'add' 'add_ln99_49' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln99_51 = zext i10 %add_ln99_49" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 551 'zext' 'zext_ln99_51' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 552 [1/1] (0.00ns)   --->   "%Weights_addr_73 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_51" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 552 'getelementptr' 'Weights_addr_73' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 553 [2/2] (1.23ns)   --->   "%Weights_load_73 = load i14 %Weights_addr_73" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 553 'load' 'Weights_load_73' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_13 : Operation 554 [1/1] (0.77ns)   --->   "%add_ln99_50 = add i9 %zext_ln93_4, i9 308" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 554 'add' 'add_ln99_50' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i9 %add_ln99_50" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 555 'sext' 'sext_ln99' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln99_52 = zext i10 %sext_ln99" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 556 'zext' 'zext_ln99_52' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 557 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_25 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_52" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 557 'getelementptr' 'OutPadConv3_addr_25' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 558 [2/2] (1.23ns)   --->   "%OutPadConv3_load_25 = load i11 %OutPadConv3_addr_25" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 558 'load' 'OutPadConv3_load_25' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 559 [4/4] (6.43ns)   --->   "%s_86 = fadd i32 %s_85, i32 %mul21_i117_8" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 559 'fadd' 's_86' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 560 [1/3] (7.01ns)   --->   "%mul21_i117_3_3 = fmul i32 %bitcast_ln99_18, i32 %OutPadConv3_load_18" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 560 'fmul' 'mul21_i117_3_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 561 [1/3] (7.01ns)   --->   "%mul21_i117_3_4 = fmul i32 %bitcast_ln99_19, i32 %OutPadConv3_load_19" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 561 'fmul' 'mul21_i117_3_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 562 [2/3] (7.01ns)   --->   "%mul21_i117_4 = fmul i32 %bitcast_ln99_20, i32 %OutPadConv3_load_20" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 562 'fmul' 'mul21_i117_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 563 [2/3] (7.01ns)   --->   "%mul21_i117_4_1 = fmul i32 %bitcast_ln99_21, i32 %OutPadConv3_load_21" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 563 'fmul' 'mul21_i117_4_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 564 [1/1] (0.00ns)   --->   "%bitcast_ln99_22 = bitcast i32 %Weights_load_70" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 564 'bitcast' 'bitcast_ln99_22' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 565 [3/3] (7.01ns)   --->   "%mul21_i117_4_2 = fmul i32 %bitcast_ln99_22, i32 %OutPadConv3_load_22" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 565 'fmul' 'mul21_i117_4_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln99_23 = bitcast i32 %Weights_load_71" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 566 'bitcast' 'bitcast_ln99_23' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 567 [3/3] (7.01ns)   --->   "%mul21_i117_4_3 = fmul i32 %bitcast_ln99_23, i32 %OutPadConv3_load_23" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 567 'fmul' 'mul21_i117_4_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 568 [1/2] (1.23ns)   --->   "%Weights_load_72 = load i14 %Weights_addr_72" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 568 'load' 'Weights_load_72' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_14 : Operation 569 [1/2] (1.23ns)   --->   "%OutPadConv3_load_24 = load i11 %OutPadConv3_addr_24" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 569 'load' 'OutPadConv3_load_24' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_14 : Operation 570 [1/2] (1.23ns)   --->   "%Weights_load_73 = load i14 %Weights_addr_73" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 570 'load' 'Weights_load_73' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_14 : Operation 571 [1/2] (1.23ns)   --->   "%OutPadConv3_load_25 = load i11 %OutPadConv3_addr_25" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 571 'load' 'OutPadConv3_load_25' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_14 : Operation 572 [1/1] (0.78ns)   --->   "%add_ln99_51 = add i10 %p_cast78, i10 302" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 572 'add' 'add_ln99_51' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln99_53 = zext i10 %add_ln99_51" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 573 'zext' 'zext_ln99_53' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 574 [1/1] (0.00ns)   --->   "%Weights_addr_74 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_53" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 574 'getelementptr' 'Weights_addr_74' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 575 [2/2] (1.23ns)   --->   "%Weights_load_74 = load i14 %Weights_addr_74" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 575 'load' 'Weights_load_74' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_14 : Operation 576 [1/1] (0.77ns)   --->   "%add_ln99_52 = add i9 %zext_ln93_4, i9 309" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 576 'add' 'add_ln99_52' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln99_1 = sext i9 %add_ln99_52" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 577 'sext' 'sext_ln99_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln99_54 = zext i10 %sext_ln99_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 578 'zext' 'zext_ln99_54' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 579 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_26 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_54" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 579 'getelementptr' 'OutPadConv3_addr_26' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 580 [2/2] (1.23ns)   --->   "%OutPadConv3_load_26 = load i11 %OutPadConv3_addr_26" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 580 'load' 'OutPadConv3_load_26' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_14 : Operation 581 [1/1] (0.78ns)   --->   "%add_ln99_53 = add i10 %p_cast78, i10 303" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 581 'add' 'add_ln99_53' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln99_55 = zext i10 %add_ln99_53" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 582 'zext' 'zext_ln99_55' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 583 [1/1] (0.00ns)   --->   "%Weights_addr_75 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_55" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 583 'getelementptr' 'Weights_addr_75' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 584 [2/2] (1.23ns)   --->   "%Weights_load_75 = load i14 %Weights_addr_75" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 584 'load' 'Weights_load_75' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_14 : Operation 585 [1/1] (0.77ns)   --->   "%add_ln99_54 = add i9 %zext_ln93_4, i9 310" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 585 'add' 'add_ln99_54' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln99_2 = sext i9 %add_ln99_54" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 586 'sext' 'sext_ln99_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln99_56 = zext i10 %sext_ln99_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 587 'zext' 'zext_ln99_56' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 588 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_27 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_56" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 588 'getelementptr' 'OutPadConv3_addr_27' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 589 [2/2] (1.23ns)   --->   "%OutPadConv3_load_27 = load i11 %OutPadConv3_addr_27" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 589 'load' 'OutPadConv3_load_27' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 590 [3/4] (6.43ns)   --->   "%s_86 = fadd i32 %s_85, i32 %mul21_i117_8" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 590 'fadd' 's_86' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 591 [1/3] (7.01ns)   --->   "%mul21_i117_4 = fmul i32 %bitcast_ln99_20, i32 %OutPadConv3_load_20" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 591 'fmul' 'mul21_i117_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 592 [1/3] (7.01ns)   --->   "%mul21_i117_4_1 = fmul i32 %bitcast_ln99_21, i32 %OutPadConv3_load_21" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 592 'fmul' 'mul21_i117_4_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 593 [2/3] (7.01ns)   --->   "%mul21_i117_4_2 = fmul i32 %bitcast_ln99_22, i32 %OutPadConv3_load_22" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 593 'fmul' 'mul21_i117_4_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 594 [2/3] (7.01ns)   --->   "%mul21_i117_4_3 = fmul i32 %bitcast_ln99_23, i32 %OutPadConv3_load_23" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 594 'fmul' 'mul21_i117_4_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 595 [1/1] (0.00ns)   --->   "%bitcast_ln99_24 = bitcast i32 %Weights_load_72" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 595 'bitcast' 'bitcast_ln99_24' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 596 [3/3] (7.01ns)   --->   "%mul21_i117_4_4 = fmul i32 %bitcast_ln99_24, i32 %OutPadConv3_load_24" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 596 'fmul' 'mul21_i117_4_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 597 [1/1] (0.00ns)   --->   "%bitcast_ln99_25 = bitcast i32 %Weights_load_73" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 597 'bitcast' 'bitcast_ln99_25' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 598 [3/3] (7.01ns)   --->   "%mul21_i117_5 = fmul i32 %bitcast_ln99_25, i32 %OutPadConv3_load_25" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 598 'fmul' 'mul21_i117_5' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 599 [1/2] (1.23ns)   --->   "%Weights_load_74 = load i14 %Weights_addr_74" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 599 'load' 'Weights_load_74' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_15 : Operation 600 [1/2] (1.23ns)   --->   "%OutPadConv3_load_26 = load i11 %OutPadConv3_addr_26" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 600 'load' 'OutPadConv3_load_26' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_15 : Operation 601 [1/2] (1.23ns)   --->   "%Weights_load_75 = load i14 %Weights_addr_75" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 601 'load' 'Weights_load_75' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_15 : Operation 602 [1/2] (1.23ns)   --->   "%OutPadConv3_load_27 = load i11 %OutPadConv3_addr_27" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 602 'load' 'OutPadConv3_load_27' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_15 : Operation 603 [1/1] (0.78ns)   --->   "%add_ln99_55 = add i10 %p_cast78, i10 304" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 603 'add' 'add_ln99_55' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln99_57 = zext i10 %add_ln99_55" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 604 'zext' 'zext_ln99_57' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 605 [1/1] (0.00ns)   --->   "%Weights_addr_76 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_57" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 605 'getelementptr' 'Weights_addr_76' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 606 [2/2] (1.23ns)   --->   "%Weights_load_76 = load i14 %Weights_addr_76" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 606 'load' 'Weights_load_76' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_15 : Operation 607 [1/1] (0.77ns)   --->   "%add_ln99_56 = add i9 %zext_ln93_4, i9 311" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 607 'add' 'add_ln99_56' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln99_3 = sext i9 %add_ln99_56" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 608 'sext' 'sext_ln99_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln99_58 = zext i10 %sext_ln99_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 609 'zext' 'zext_ln99_58' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 610 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_28 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_58" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 610 'getelementptr' 'OutPadConv3_addr_28' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 611 [2/2] (1.23ns)   --->   "%OutPadConv3_load_28 = load i11 %OutPadConv3_addr_28" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 611 'load' 'OutPadConv3_load_28' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_15 : Operation 612 [1/1] (0.78ns)   --->   "%add_ln99_57 = add i10 %p_cast78, i10 305" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 612 'add' 'add_ln99_57' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln99_59 = zext i10 %add_ln99_57" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 613 'zext' 'zext_ln99_59' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 614 [1/1] (0.00ns)   --->   "%Weights_addr_77 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_59" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 614 'getelementptr' 'Weights_addr_77' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 615 [2/2] (1.23ns)   --->   "%Weights_load_77 = load i14 %Weights_addr_77" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 615 'load' 'Weights_load_77' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_15 : Operation 616 [1/1] (0.77ns)   --->   "%add_ln99_58 = add i9 %zext_ln93_4, i9 312" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 616 'add' 'add_ln99_58' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln99_4 = sext i9 %add_ln99_58" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 617 'sext' 'sext_ln99_4' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln99_60 = zext i10 %sext_ln99_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 618 'zext' 'zext_ln99_60' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 619 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_29 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_60" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 619 'getelementptr' 'OutPadConv3_addr_29' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 620 [2/2] (1.23ns)   --->   "%OutPadConv3_load_29 = load i11 %OutPadConv3_addr_29" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 620 'load' 'OutPadConv3_load_29' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i8 %select_ln91" [Conv.cpp:93->CNN.cpp:37]   --->   Operation 621 'zext' 'zext_ln93_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 622 [2/4] (6.43ns)   --->   "%s_86 = fadd i32 %s_85, i32 %mul21_i117_8" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 622 'fadd' 's_86' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 623 [1/3] (7.01ns)   --->   "%mul21_i117_4_2 = fmul i32 %bitcast_ln99_22, i32 %OutPadConv3_load_22" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 623 'fmul' 'mul21_i117_4_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 624 [1/3] (7.01ns)   --->   "%mul21_i117_4_3 = fmul i32 %bitcast_ln99_23, i32 %OutPadConv3_load_23" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 624 'fmul' 'mul21_i117_4_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 625 [2/3] (7.01ns)   --->   "%mul21_i117_4_4 = fmul i32 %bitcast_ln99_24, i32 %OutPadConv3_load_24" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 625 'fmul' 'mul21_i117_4_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 626 [2/3] (7.01ns)   --->   "%mul21_i117_5 = fmul i32 %bitcast_ln99_25, i32 %OutPadConv3_load_25" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 626 'fmul' 'mul21_i117_5' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 627 [1/1] (0.00ns)   --->   "%bitcast_ln99_26 = bitcast i32 %Weights_load_74" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 627 'bitcast' 'bitcast_ln99_26' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 628 [3/3] (7.01ns)   --->   "%mul21_i117_5_1 = fmul i32 %bitcast_ln99_26, i32 %OutPadConv3_load_26" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 628 'fmul' 'mul21_i117_5_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 629 [1/1] (0.00ns)   --->   "%bitcast_ln99_27 = bitcast i32 %Weights_load_75" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 629 'bitcast' 'bitcast_ln99_27' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 630 [3/3] (7.01ns)   --->   "%mul21_i117_5_2 = fmul i32 %bitcast_ln99_27, i32 %OutPadConv3_load_27" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 630 'fmul' 'mul21_i117_5_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 631 [1/2] (1.23ns)   --->   "%Weights_load_76 = load i14 %Weights_addr_76" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 631 'load' 'Weights_load_76' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_16 : Operation 632 [1/2] (1.23ns)   --->   "%OutPadConv3_load_28 = load i11 %OutPadConv3_addr_28" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 632 'load' 'OutPadConv3_load_28' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_16 : Operation 633 [1/2] (1.23ns)   --->   "%Weights_load_77 = load i14 %Weights_addr_77" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 633 'load' 'Weights_load_77' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_16 : Operation 634 [1/2] (1.23ns)   --->   "%OutPadConv3_load_29 = load i11 %OutPadConv3_addr_29" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 634 'load' 'OutPadConv3_load_29' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_16 : Operation 635 [1/1] (0.78ns)   --->   "%add_ln99_59 = add i10 %p_cast78, i10 306" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 635 'add' 'add_ln99_59' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln99_61 = zext i10 %add_ln99_59" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 636 'zext' 'zext_ln99_61' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 637 [1/1] (0.00ns)   --->   "%Weights_addr_78 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_61" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 637 'getelementptr' 'Weights_addr_78' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 638 [2/2] (1.23ns)   --->   "%Weights_load_78 = load i14 %Weights_addr_78" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 638 'load' 'Weights_load_78' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_16 : Operation 639 [1/1] (0.79ns)   --->   "%add_ln99_60 = add i11 %zext_ln93_2, i11 984" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 639 'add' 'add_ln99_60' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln99_62 = zext i11 %add_ln99_60" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 640 'zext' 'zext_ln99_62' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 641 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_30 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_62" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 641 'getelementptr' 'OutPadConv3_addr_30' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 642 [2/2] (1.23ns)   --->   "%OutPadConv3_load_30 = load i11 %OutPadConv3_addr_30" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 642 'load' 'OutPadConv3_load_30' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_16 : Operation 643 [1/1] (0.78ns)   --->   "%add_ln99_61 = add i10 %p_cast78, i10 307" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 643 'add' 'add_ln99_61' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln99_63 = zext i10 %add_ln99_61" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 644 'zext' 'zext_ln99_63' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 645 [1/1] (0.00ns)   --->   "%Weights_addr_79 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_63" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 645 'getelementptr' 'Weights_addr_79' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 646 [2/2] (1.23ns)   --->   "%Weights_load_79 = load i14 %Weights_addr_79" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 646 'load' 'Weights_load_79' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_16 : Operation 647 [1/1] (0.79ns)   --->   "%add_ln99_62 = add i11 %zext_ln93_2, i11 985" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 647 'add' 'add_ln99_62' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln99_64 = zext i11 %add_ln99_62" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 648 'zext' 'zext_ln99_64' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 649 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_31 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_64" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 649 'getelementptr' 'OutPadConv3_addr_31' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 650 [2/2] (1.23ns)   --->   "%OutPadConv3_load_31 = load i11 %OutPadConv3_addr_31" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 650 'load' 'OutPadConv3_load_31' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 651 [1/4] (6.43ns)   --->   "%s_86 = fadd i32 %s_85, i32 %mul21_i117_8" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 651 'fadd' 's_86' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 652 [1/3] (7.01ns)   --->   "%mul21_i117_4_4 = fmul i32 %bitcast_ln99_24, i32 %OutPadConv3_load_24" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 652 'fmul' 'mul21_i117_4_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 653 [1/3] (7.01ns)   --->   "%mul21_i117_5 = fmul i32 %bitcast_ln99_25, i32 %OutPadConv3_load_25" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 653 'fmul' 'mul21_i117_5' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 654 [2/3] (7.01ns)   --->   "%mul21_i117_5_1 = fmul i32 %bitcast_ln99_26, i32 %OutPadConv3_load_26" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 654 'fmul' 'mul21_i117_5_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 655 [2/3] (7.01ns)   --->   "%mul21_i117_5_2 = fmul i32 %bitcast_ln99_27, i32 %OutPadConv3_load_27" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 655 'fmul' 'mul21_i117_5_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 656 [1/1] (0.00ns)   --->   "%bitcast_ln99_28 = bitcast i32 %Weights_load_76" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 656 'bitcast' 'bitcast_ln99_28' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 657 [3/3] (7.01ns)   --->   "%mul21_i117_5_3 = fmul i32 %bitcast_ln99_28, i32 %OutPadConv3_load_28" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 657 'fmul' 'mul21_i117_5_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 658 [1/1] (0.00ns)   --->   "%bitcast_ln99_29 = bitcast i32 %Weights_load_77" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 658 'bitcast' 'bitcast_ln99_29' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 659 [3/3] (7.01ns)   --->   "%mul21_i117_5_4 = fmul i32 %bitcast_ln99_29, i32 %OutPadConv3_load_29" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 659 'fmul' 'mul21_i117_5_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 660 [1/2] (1.23ns)   --->   "%Weights_load_78 = load i14 %Weights_addr_78" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 660 'load' 'Weights_load_78' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_17 : Operation 661 [1/2] (1.23ns)   --->   "%OutPadConv3_load_30 = load i11 %OutPadConv3_addr_30" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 661 'load' 'OutPadConv3_load_30' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_17 : Operation 662 [1/2] (1.23ns)   --->   "%Weights_load_79 = load i14 %Weights_addr_79" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 662 'load' 'Weights_load_79' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_17 : Operation 663 [1/2] (1.23ns)   --->   "%OutPadConv3_load_31 = load i11 %OutPadConv3_addr_31" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 663 'load' 'OutPadConv3_load_31' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_17 : Operation 664 [1/1] (0.78ns)   --->   "%add_ln99_63 = add i10 %p_cast78, i10 308" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 664 'add' 'add_ln99_63' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln99_65 = zext i10 %add_ln99_63" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 665 'zext' 'zext_ln99_65' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 666 [1/1] (0.00ns)   --->   "%Weights_addr_80 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_65" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 666 'getelementptr' 'Weights_addr_80' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 667 [2/2] (1.23ns)   --->   "%Weights_load_80 = load i14 %Weights_addr_80" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 667 'load' 'Weights_load_80' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_17 : Operation 668 [1/1] (0.79ns)   --->   "%add_ln99_64 = add i11 %zext_ln93_2, i11 986" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 668 'add' 'add_ln99_64' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln99_66 = zext i11 %add_ln99_64" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 669 'zext' 'zext_ln99_66' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 670 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_32 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_66" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 670 'getelementptr' 'OutPadConv3_addr_32' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 671 [2/2] (1.23ns)   --->   "%OutPadConv3_load_32 = load i11 %OutPadConv3_addr_32" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 671 'load' 'OutPadConv3_load_32' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_17 : Operation 672 [1/1] (0.78ns)   --->   "%add_ln99_65 = add i10 %p_cast78, i10 309" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 672 'add' 'add_ln99_65' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln99_67 = zext i10 %add_ln99_65" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 673 'zext' 'zext_ln99_67' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 674 [1/1] (0.00ns)   --->   "%Weights_addr_81 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_67" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 674 'getelementptr' 'Weights_addr_81' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 675 [2/2] (1.23ns)   --->   "%Weights_load_81 = load i14 %Weights_addr_81" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 675 'load' 'Weights_load_81' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_17 : Operation 676 [1/1] (0.79ns)   --->   "%add_ln99_66 = add i11 %zext_ln93_2, i11 987" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 676 'add' 'add_ln99_66' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln99_68 = zext i11 %add_ln99_66" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 677 'zext' 'zext_ln99_68' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 678 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_33 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_68" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 678 'getelementptr' 'OutPadConv3_addr_33' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 679 [2/2] (1.23ns)   --->   "%OutPadConv3_load_33 = load i11 %OutPadConv3_addr_33" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 679 'load' 'OutPadConv3_load_33' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 680 [4/4] (6.43ns)   --->   "%s_87 = fadd i32 %s_86, i32 %mul21_i117_9" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 680 'fadd' 's_87' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 681 [1/3] (7.01ns)   --->   "%mul21_i117_5_1 = fmul i32 %bitcast_ln99_26, i32 %OutPadConv3_load_26" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 681 'fmul' 'mul21_i117_5_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 682 [1/3] (7.01ns)   --->   "%mul21_i117_5_2 = fmul i32 %bitcast_ln99_27, i32 %OutPadConv3_load_27" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 682 'fmul' 'mul21_i117_5_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 683 [2/3] (7.01ns)   --->   "%mul21_i117_5_3 = fmul i32 %bitcast_ln99_28, i32 %OutPadConv3_load_28" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 683 'fmul' 'mul21_i117_5_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 684 [2/3] (7.01ns)   --->   "%mul21_i117_5_4 = fmul i32 %bitcast_ln99_29, i32 %OutPadConv3_load_29" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 684 'fmul' 'mul21_i117_5_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 685 [1/1] (0.00ns)   --->   "%bitcast_ln99_30 = bitcast i32 %Weights_load_78" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 685 'bitcast' 'bitcast_ln99_30' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 686 [3/3] (7.01ns)   --->   "%mul21_i117_6 = fmul i32 %bitcast_ln99_30, i32 %OutPadConv3_load_30" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 686 'fmul' 'mul21_i117_6' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 687 [1/1] (0.00ns)   --->   "%bitcast_ln99_31 = bitcast i32 %Weights_load_79" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 687 'bitcast' 'bitcast_ln99_31' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 688 [3/3] (7.01ns)   --->   "%mul21_i117_6_1 = fmul i32 %bitcast_ln99_31, i32 %OutPadConv3_load_31" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 688 'fmul' 'mul21_i117_6_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 689 [1/2] (1.23ns)   --->   "%Weights_load_80 = load i14 %Weights_addr_80" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 689 'load' 'Weights_load_80' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_18 : Operation 690 [1/2] (1.23ns)   --->   "%OutPadConv3_load_32 = load i11 %OutPadConv3_addr_32" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 690 'load' 'OutPadConv3_load_32' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_18 : Operation 691 [1/2] (1.23ns)   --->   "%Weights_load_81 = load i14 %Weights_addr_81" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 691 'load' 'Weights_load_81' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_18 : Operation 692 [1/2] (1.23ns)   --->   "%OutPadConv3_load_33 = load i11 %OutPadConv3_addr_33" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 692 'load' 'OutPadConv3_load_33' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_18 : Operation 693 [1/1] (0.78ns)   --->   "%add_ln99_67 = add i10 %p_cast78, i10 310" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 693 'add' 'add_ln99_67' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln99_69 = zext i10 %add_ln99_67" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 694 'zext' 'zext_ln99_69' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 695 [1/1] (0.00ns)   --->   "%Weights_addr_82 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_69" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 695 'getelementptr' 'Weights_addr_82' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 696 [2/2] (1.23ns)   --->   "%Weights_load_82 = load i14 %Weights_addr_82" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 696 'load' 'Weights_load_82' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_18 : Operation 697 [1/1] (0.79ns)   --->   "%add_ln99_68 = add i11 %zext_ln93_2, i11 988" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 697 'add' 'add_ln99_68' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln99_70 = zext i11 %add_ln99_68" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 698 'zext' 'zext_ln99_70' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 699 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_34 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_70" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 699 'getelementptr' 'OutPadConv3_addr_34' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 700 [2/2] (1.23ns)   --->   "%OutPadConv3_load_34 = load i11 %OutPadConv3_addr_34" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 700 'load' 'OutPadConv3_load_34' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_18 : Operation 701 [1/1] (0.78ns)   --->   "%add_ln99_69 = add i10 %p_cast78, i10 311" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 701 'add' 'add_ln99_69' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln99_71 = zext i10 %add_ln99_69" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 702 'zext' 'zext_ln99_71' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 703 [1/1] (0.00ns)   --->   "%Weights_addr_83 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_71" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 703 'getelementptr' 'Weights_addr_83' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 704 [2/2] (1.23ns)   --->   "%Weights_load_83 = load i14 %Weights_addr_83" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 704 'load' 'Weights_load_83' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_18 : Operation 705 [1/1] (0.79ns)   --->   "%add_ln99_70 = add i11 %zext_ln93_2, i11 1148" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 705 'add' 'add_ln99_70' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln99_72 = zext i11 %add_ln99_70" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 706 'zext' 'zext_ln99_72' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 707 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_35 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_72" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 707 'getelementptr' 'OutPadConv3_addr_35' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 708 [2/2] (1.23ns)   --->   "%OutPadConv3_load_35 = load i11 %OutPadConv3_addr_35" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 708 'load' 'OutPadConv3_load_35' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 709 [3/4] (6.43ns)   --->   "%s_87 = fadd i32 %s_86, i32 %mul21_i117_9" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 709 'fadd' 's_87' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 710 [1/3] (7.01ns)   --->   "%mul21_i117_5_3 = fmul i32 %bitcast_ln99_28, i32 %OutPadConv3_load_28" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 710 'fmul' 'mul21_i117_5_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 711 [1/3] (7.01ns)   --->   "%mul21_i117_5_4 = fmul i32 %bitcast_ln99_29, i32 %OutPadConv3_load_29" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 711 'fmul' 'mul21_i117_5_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 712 [2/3] (7.01ns)   --->   "%mul21_i117_6 = fmul i32 %bitcast_ln99_30, i32 %OutPadConv3_load_30" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 712 'fmul' 'mul21_i117_6' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 713 [2/3] (7.01ns)   --->   "%mul21_i117_6_1 = fmul i32 %bitcast_ln99_31, i32 %OutPadConv3_load_31" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 713 'fmul' 'mul21_i117_6_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 714 [1/1] (0.00ns)   --->   "%bitcast_ln99_32 = bitcast i32 %Weights_load_80" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 714 'bitcast' 'bitcast_ln99_32' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 715 [3/3] (7.01ns)   --->   "%mul21_i117_6_2 = fmul i32 %bitcast_ln99_32, i32 %OutPadConv3_load_32" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 715 'fmul' 'mul21_i117_6_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 716 [1/1] (0.00ns)   --->   "%bitcast_ln99_33 = bitcast i32 %Weights_load_81" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 716 'bitcast' 'bitcast_ln99_33' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 717 [3/3] (7.01ns)   --->   "%mul21_i117_6_3 = fmul i32 %bitcast_ln99_33, i32 %OutPadConv3_load_33" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 717 'fmul' 'mul21_i117_6_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 718 [1/2] (1.23ns)   --->   "%Weights_load_82 = load i14 %Weights_addr_82" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 718 'load' 'Weights_load_82' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_19 : Operation 719 [1/2] (1.23ns)   --->   "%OutPadConv3_load_34 = load i11 %OutPadConv3_addr_34" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 719 'load' 'OutPadConv3_load_34' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_19 : Operation 720 [1/2] (1.23ns)   --->   "%Weights_load_83 = load i14 %Weights_addr_83" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 720 'load' 'Weights_load_83' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_19 : Operation 721 [1/2] (1.23ns)   --->   "%OutPadConv3_load_35 = load i11 %OutPadConv3_addr_35" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 721 'load' 'OutPadConv3_load_35' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_19 : Operation 722 [1/1] (0.78ns)   --->   "%add_ln99_71 = add i10 %p_cast78, i10 312" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 722 'add' 'add_ln99_71' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln99_73 = zext i10 %add_ln99_71" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 723 'zext' 'zext_ln99_73' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 724 [1/1] (0.00ns)   --->   "%Weights_addr_84 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_73" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 724 'getelementptr' 'Weights_addr_84' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 725 [2/2] (1.23ns)   --->   "%Weights_load_84 = load i14 %Weights_addr_84" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 725 'load' 'Weights_load_84' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_19 : Operation 726 [1/1] (0.79ns)   --->   "%add_ln99_72 = add i11 %zext_ln93_2, i11 1149" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 726 'add' 'add_ln99_72' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln99_74 = zext i11 %add_ln99_72" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 727 'zext' 'zext_ln99_74' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 728 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_36 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_74" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 728 'getelementptr' 'OutPadConv3_addr_36' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 729 [2/2] (1.23ns)   --->   "%OutPadConv3_load_36 = load i11 %OutPadConv3_addr_36" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 729 'load' 'OutPadConv3_load_36' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_19 : Operation 730 [1/1] (0.78ns)   --->   "%add_ln99_73 = add i10 %p_cast78, i10 313" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 730 'add' 'add_ln99_73' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln99_75 = zext i10 %add_ln99_73" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 731 'zext' 'zext_ln99_75' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 732 [1/1] (0.00ns)   --->   "%Weights_addr_85 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_75" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 732 'getelementptr' 'Weights_addr_85' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 733 [2/2] (1.23ns)   --->   "%Weights_load_85 = load i14 %Weights_addr_85" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 733 'load' 'Weights_load_85' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_19 : Operation 734 [1/1] (0.79ns)   --->   "%add_ln99_74 = add i11 %zext_ln93_2, i11 1150" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 734 'add' 'add_ln99_74' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln99_76 = zext i11 %add_ln99_74" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 735 'zext' 'zext_ln99_76' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 736 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_37 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_76" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 736 'getelementptr' 'OutPadConv3_addr_37' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 737 [2/2] (1.23ns)   --->   "%OutPadConv3_load_37 = load i11 %OutPadConv3_addr_37" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 737 'load' 'OutPadConv3_load_37' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 738 [2/4] (6.43ns)   --->   "%s_87 = fadd i32 %s_86, i32 %mul21_i117_9" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 738 'fadd' 's_87' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 739 [1/3] (7.01ns)   --->   "%mul21_i117_6 = fmul i32 %bitcast_ln99_30, i32 %OutPadConv3_load_30" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 739 'fmul' 'mul21_i117_6' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 740 [1/3] (7.01ns)   --->   "%mul21_i117_6_1 = fmul i32 %bitcast_ln99_31, i32 %OutPadConv3_load_31" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 740 'fmul' 'mul21_i117_6_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 741 [2/3] (7.01ns)   --->   "%mul21_i117_6_2 = fmul i32 %bitcast_ln99_32, i32 %OutPadConv3_load_32" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 741 'fmul' 'mul21_i117_6_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 742 [2/3] (7.01ns)   --->   "%mul21_i117_6_3 = fmul i32 %bitcast_ln99_33, i32 %OutPadConv3_load_33" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 742 'fmul' 'mul21_i117_6_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 743 [1/1] (0.00ns)   --->   "%bitcast_ln99_34 = bitcast i32 %Weights_load_82" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 743 'bitcast' 'bitcast_ln99_34' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_20 : Operation 744 [3/3] (7.01ns)   --->   "%mul21_i117_6_4 = fmul i32 %bitcast_ln99_34, i32 %OutPadConv3_load_34" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 744 'fmul' 'mul21_i117_6_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 745 [1/1] (0.00ns)   --->   "%bitcast_ln99_35 = bitcast i32 %Weights_load_83" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 745 'bitcast' 'bitcast_ln99_35' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_20 : Operation 746 [3/3] (7.01ns)   --->   "%mul21_i117_7 = fmul i32 %bitcast_ln99_35, i32 %OutPadConv3_load_35" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 746 'fmul' 'mul21_i117_7' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 747 [1/2] (1.23ns)   --->   "%Weights_load_84 = load i14 %Weights_addr_84" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 747 'load' 'Weights_load_84' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_20 : Operation 748 [1/2] (1.23ns)   --->   "%OutPadConv3_load_36 = load i11 %OutPadConv3_addr_36" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 748 'load' 'OutPadConv3_load_36' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_20 : Operation 749 [1/2] (1.23ns)   --->   "%Weights_load_85 = load i14 %Weights_addr_85" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 749 'load' 'Weights_load_85' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_20 : Operation 750 [1/2] (1.23ns)   --->   "%OutPadConv3_load_37 = load i11 %OutPadConv3_addr_37" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 750 'load' 'OutPadConv3_load_37' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_20 : Operation 751 [1/1] (0.78ns)   --->   "%add_ln99_75 = add i10 %p_cast78, i10 314" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 751 'add' 'add_ln99_75' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln99_77 = zext i10 %add_ln99_75" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 752 'zext' 'zext_ln99_77' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_20 : Operation 753 [1/1] (0.00ns)   --->   "%Weights_addr_86 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_77" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 753 'getelementptr' 'Weights_addr_86' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_20 : Operation 754 [2/2] (1.23ns)   --->   "%Weights_load_86 = load i14 %Weights_addr_86" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 754 'load' 'Weights_load_86' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_20 : Operation 755 [1/1] (0.79ns)   --->   "%add_ln99_76 = add i11 %zext_ln93_2, i11 1151" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 755 'add' 'add_ln99_76' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln99_78 = zext i11 %add_ln99_76" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 756 'zext' 'zext_ln99_78' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_20 : Operation 757 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_38 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_78" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 757 'getelementptr' 'OutPadConv3_addr_38' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_20 : Operation 758 [2/2] (1.23ns)   --->   "%OutPadConv3_load_38 = load i11 %OutPadConv3_addr_38" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 758 'load' 'OutPadConv3_load_38' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_20 : Operation 759 [1/1] (0.78ns)   --->   "%add_ln99_77 = add i10 %p_cast78, i10 315" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 759 'add' 'add_ln99_77' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln99_79 = zext i10 %add_ln99_77" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 760 'zext' 'zext_ln99_79' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_20 : Operation 761 [1/1] (0.00ns)   --->   "%Weights_addr_87 = getelementptr i32 %Weights, i64 0, i64 %zext_ln99_79" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 761 'getelementptr' 'Weights_addr_87' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_20 : Operation 762 [2/2] (1.23ns)   --->   "%Weights_load_87 = load i14 %Weights_addr_87" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 762 'load' 'Weights_load_87' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_20 : Operation 763 [1/1] (0.79ns)   --->   "%add_ln99_78 = add i11 %zext_ln93_2, i11 1152" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 763 'add' 'add_ln99_78' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln99_80 = zext i11 %add_ln99_78" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 764 'zext' 'zext_ln99_80' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_20 : Operation 765 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_39 = getelementptr i32 %OutPadConv3, i64 0, i64 %zext_ln99_80" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 765 'getelementptr' 'OutPadConv3_addr_39' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_20 : Operation 766 [2/2] (1.23ns)   --->   "%OutPadConv3_load_39 = load i11 %OutPadConv3_addr_39" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 766 'load' 'OutPadConv3_load_39' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 767 [1/4] (6.43ns)   --->   "%s_87 = fadd i32 %s_86, i32 %mul21_i117_9" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 767 'fadd' 's_87' <Predicate = (!icmp_ln91)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 768 [1/3] (7.01ns)   --->   "%mul21_i117_6_2 = fmul i32 %bitcast_ln99_32, i32 %OutPadConv3_load_32" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 768 'fmul' 'mul21_i117_6_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 769 [1/3] (7.01ns)   --->   "%mul21_i117_6_3 = fmul i32 %bitcast_ln99_33, i32 %OutPadConv3_load_33" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 769 'fmul' 'mul21_i117_6_3' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 770 [2/3] (7.01ns)   --->   "%mul21_i117_6_4 = fmul i32 %bitcast_ln99_34, i32 %OutPadConv3_load_34" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 770 'fmul' 'mul21_i117_6_4' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 771 [2/3] (7.01ns)   --->   "%mul21_i117_7 = fmul i32 %bitcast_ln99_35, i32 %OutPadConv3_load_35" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 771 'fmul' 'mul21_i117_7' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 772 [1/1] (0.00ns)   --->   "%bitcast_ln99_36 = bitcast i32 %Weights_load_84" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 772 'bitcast' 'bitcast_ln99_36' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_21 : Operation 773 [3/3] (7.01ns)   --->   "%mul21_i117_7_1 = fmul i32 %bitcast_ln99_36, i32 %OutPadConv3_load_36" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 773 'fmul' 'mul21_i117_7_1' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 774 [1/1] (0.00ns)   --->   "%bitcast_ln99_37 = bitcast i32 %Weights_load_85" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 774 'bitcast' 'bitcast_ln99_37' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_21 : Operation 775 [3/3] (7.01ns)   --->   "%mul21_i117_7_2 = fmul i32 %bitcast_ln99_37, i32 %OutPadConv3_load_37" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 775 'fmul' 'mul21_i117_7_2' <Predicate = (!icmp_ln91)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 776 [1/2] (1.23ns)   --->   "%Weights_load_86 = load i14 %Weights_addr_86" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 776 'load' 'Weights_load_86' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_21 : Operation 777 [1/2] (1.23ns)   --->   "%OutPadConv3_load_38 = load i11 %OutPadConv3_addr_38" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 777 'load' 'OutPadConv3_load_38' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>
ST_21 : Operation 778 [1/2] (1.23ns)   --->   "%Weights_load_87 = load i14 %Weights_addr_87" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 778 'load' 'Weights_load_87' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_21 : Operation 779 [1/2] (1.23ns)   --->   "%OutPadConv3_load_39 = load i11 %OutPadConv3_addr_39" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 779 'load' 'OutPadConv3_load_39' <Predicate = (!icmp_ln91)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1312> <RAM>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 780 [4/4] (6.43ns)   --->   "%s_88 = fadd i32 %s_87, i32 %mul21_i117_10" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 780 'fadd' 's_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 781 [1/3] (7.01ns)   --->   "%mul21_i117_6_4 = fmul i32 %bitcast_ln99_34, i32 %OutPadConv3_load_34" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 781 'fmul' 'mul21_i117_6_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 782 [1/3] (7.01ns)   --->   "%mul21_i117_7 = fmul i32 %bitcast_ln99_35, i32 %OutPadConv3_load_35" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 782 'fmul' 'mul21_i117_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 783 [2/3] (7.01ns)   --->   "%mul21_i117_7_1 = fmul i32 %bitcast_ln99_36, i32 %OutPadConv3_load_36" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 783 'fmul' 'mul21_i117_7_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 784 [2/3] (7.01ns)   --->   "%mul21_i117_7_2 = fmul i32 %bitcast_ln99_37, i32 %OutPadConv3_load_37" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 784 'fmul' 'mul21_i117_7_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 785 [1/1] (0.00ns)   --->   "%bitcast_ln99_38 = bitcast i32 %Weights_load_86" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 785 'bitcast' 'bitcast_ln99_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 786 [3/3] (7.01ns)   --->   "%mul21_i117_7_3 = fmul i32 %bitcast_ln99_38, i32 %OutPadConv3_load_38" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 786 'fmul' 'mul21_i117_7_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 787 [1/1] (0.00ns)   --->   "%bitcast_ln99_39 = bitcast i32 %Weights_load_87" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 787 'bitcast' 'bitcast_ln99_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 788 [3/3] (7.01ns)   --->   "%mul21_i117_7_4 = fmul i32 %bitcast_ln99_39, i32 %OutPadConv3_load_39" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 788 'fmul' 'mul21_i117_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 789 [3/4] (6.43ns)   --->   "%s_88 = fadd i32 %s_87, i32 %mul21_i117_10" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 789 'fadd' 's_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 790 [1/3] (7.01ns)   --->   "%mul21_i117_7_1 = fmul i32 %bitcast_ln99_36, i32 %OutPadConv3_load_36" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 790 'fmul' 'mul21_i117_7_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 791 [1/3] (7.01ns)   --->   "%mul21_i117_7_2 = fmul i32 %bitcast_ln99_37, i32 %OutPadConv3_load_37" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 791 'fmul' 'mul21_i117_7_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 792 [2/3] (7.01ns)   --->   "%mul21_i117_7_3 = fmul i32 %bitcast_ln99_38, i32 %OutPadConv3_load_38" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 792 'fmul' 'mul21_i117_7_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 793 [2/3] (7.01ns)   --->   "%mul21_i117_7_4 = fmul i32 %bitcast_ln99_39, i32 %OutPadConv3_load_39" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 793 'fmul' 'mul21_i117_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 794 [2/4] (6.43ns)   --->   "%s_88 = fadd i32 %s_87, i32 %mul21_i117_10" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 794 'fadd' 's_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 795 [1/3] (7.01ns)   --->   "%mul21_i117_7_3 = fmul i32 %bitcast_ln99_38, i32 %OutPadConv3_load_38" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 795 'fmul' 'mul21_i117_7_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 796 [1/3] (7.01ns)   --->   "%mul21_i117_7_4 = fmul i32 %bitcast_ln99_39, i32 %OutPadConv3_load_39" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 796 'fmul' 'mul21_i117_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 797 [1/4] (6.43ns)   --->   "%s_88 = fadd i32 %s_87, i32 %mul21_i117_10" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 797 'fadd' 's_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 798 [4/4] (6.43ns)   --->   "%s_89 = fadd i32 %s_88, i32 %mul21_i117_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 798 'fadd' 's_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 799 [3/4] (6.43ns)   --->   "%s_89 = fadd i32 %s_88, i32 %mul21_i117_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 799 'fadd' 's_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 800 [2/4] (6.43ns)   --->   "%s_89 = fadd i32 %s_88, i32 %mul21_i117_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 800 'fadd' 's_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 801 [1/4] (6.43ns)   --->   "%s_89 = fadd i32 %s_88, i32 %mul21_i117_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 801 'fadd' 's_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 802 [4/4] (6.43ns)   --->   "%s_90 = fadd i32 %s_89, i32 %mul21_i117_1_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 802 'fadd' 's_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 803 [3/4] (6.43ns)   --->   "%s_90 = fadd i32 %s_89, i32 %mul21_i117_1_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 803 'fadd' 's_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 804 [2/4] (6.43ns)   --->   "%s_90 = fadd i32 %s_89, i32 %mul21_i117_1_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 804 'fadd' 's_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 805 [1/4] (6.43ns)   --->   "%s_90 = fadd i32 %s_89, i32 %mul21_i117_1_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 805 'fadd' 's_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 806 [4/4] (6.43ns)   --->   "%s_91 = fadd i32 %s_90, i32 %mul21_i117_1_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 806 'fadd' 's_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 807 [3/4] (6.43ns)   --->   "%s_91 = fadd i32 %s_90, i32 %mul21_i117_1_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 807 'fadd' 's_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 808 [2/4] (6.43ns)   --->   "%s_91 = fadd i32 %s_90, i32 %mul21_i117_1_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 808 'fadd' 's_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 809 [1/4] (6.43ns)   --->   "%s_91 = fadd i32 %s_90, i32 %mul21_i117_1_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 809 'fadd' 's_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 810 [4/4] (6.43ns)   --->   "%s_92 = fadd i32 %s_91, i32 %mul21_i117_1_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 810 'fadd' 's_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 811 [3/4] (6.43ns)   --->   "%s_92 = fadd i32 %s_91, i32 %mul21_i117_1_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 811 'fadd' 's_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 812 [2/4] (6.43ns)   --->   "%s_92 = fadd i32 %s_91, i32 %mul21_i117_1_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 812 'fadd' 's_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 813 [1/4] (6.43ns)   --->   "%s_92 = fadd i32 %s_91, i32 %mul21_i117_1_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 813 'fadd' 's_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 814 [4/4] (6.43ns)   --->   "%s_93 = fadd i32 %s_92, i32 %mul21_i117_1_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 814 'fadd' 's_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 815 [3/4] (6.43ns)   --->   "%s_93 = fadd i32 %s_92, i32 %mul21_i117_1_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 815 'fadd' 's_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 816 [2/4] (6.43ns)   --->   "%s_93 = fadd i32 %s_92, i32 %mul21_i117_1_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 816 'fadd' 's_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 817 [1/4] (6.43ns)   --->   "%s_93 = fadd i32 %s_92, i32 %mul21_i117_1_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 817 'fadd' 's_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 818 [4/4] (6.43ns)   --->   "%s_94 = fadd i32 %s_93, i32 %mul21_i117_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 818 'fadd' 's_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 819 [3/4] (6.43ns)   --->   "%s_94 = fadd i32 %s_93, i32 %mul21_i117_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 819 'fadd' 's_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 820 [2/4] (6.43ns)   --->   "%s_94 = fadd i32 %s_93, i32 %mul21_i117_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 820 'fadd' 's_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 821 [1/4] (6.43ns)   --->   "%s_94 = fadd i32 %s_93, i32 %mul21_i117_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 821 'fadd' 's_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 822 [4/4] (6.43ns)   --->   "%s_95 = fadd i32 %s_94, i32 %mul21_i117_2_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 822 'fadd' 's_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 823 [3/4] (6.43ns)   --->   "%s_95 = fadd i32 %s_94, i32 %mul21_i117_2_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 823 'fadd' 's_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 824 [2/4] (6.43ns)   --->   "%s_95 = fadd i32 %s_94, i32 %mul21_i117_2_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 824 'fadd' 's_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 825 [1/4] (6.43ns)   --->   "%s_95 = fadd i32 %s_94, i32 %mul21_i117_2_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 825 'fadd' 's_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 826 [4/4] (6.43ns)   --->   "%s_96 = fadd i32 %s_95, i32 %mul21_i117_2_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 826 'fadd' 's_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 827 [3/4] (6.43ns)   --->   "%s_96 = fadd i32 %s_95, i32 %mul21_i117_2_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 827 'fadd' 's_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : Operation 828 [2/4] (6.43ns)   --->   "%s_96 = fadd i32 %s_95, i32 %mul21_i117_2_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 828 'fadd' 's_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 829 [1/4] (6.43ns)   --->   "%s_96 = fadd i32 %s_95, i32 %mul21_i117_2_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 829 'fadd' 's_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 830 [4/4] (6.43ns)   --->   "%s_97 = fadd i32 %s_96, i32 %mul21_i117_2_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 830 'fadd' 's_97' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 831 [3/4] (6.43ns)   --->   "%s_97 = fadd i32 %s_96, i32 %mul21_i117_2_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 831 'fadd' 's_97' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 832 [2/4] (6.43ns)   --->   "%s_97 = fadd i32 %s_96, i32 %mul21_i117_2_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 832 'fadd' 's_97' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 833 [1/4] (6.43ns)   --->   "%s_97 = fadd i32 %s_96, i32 %mul21_i117_2_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 833 'fadd' 's_97' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 834 [4/4] (6.43ns)   --->   "%s_98 = fadd i32 %s_97, i32 %mul21_i117_2_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 834 'fadd' 's_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 835 [3/4] (6.43ns)   --->   "%s_98 = fadd i32 %s_97, i32 %mul21_i117_2_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 835 'fadd' 's_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : Operation 836 [2/4] (6.43ns)   --->   "%s_98 = fadd i32 %s_97, i32 %mul21_i117_2_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 836 'fadd' 's_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 837 [1/4] (6.43ns)   --->   "%s_98 = fadd i32 %s_97, i32 %mul21_i117_2_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 837 'fadd' 's_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 838 [4/4] (6.43ns)   --->   "%s_99 = fadd i32 %s_98, i32 %mul21_i117_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 838 'fadd' 's_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 839 [3/4] (6.43ns)   --->   "%s_99 = fadd i32 %s_98, i32 %mul21_i117_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 839 'fadd' 's_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 840 [2/4] (6.43ns)   --->   "%s_99 = fadd i32 %s_98, i32 %mul21_i117_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 840 'fadd' 's_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 841 [1/4] (6.43ns)   --->   "%s_99 = fadd i32 %s_98, i32 %mul21_i117_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 841 'fadd' 's_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 842 [4/4] (6.43ns)   --->   "%s_100 = fadd i32 %s_99, i32 %mul21_i117_3_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 842 'fadd' 's_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 843 [3/4] (6.43ns)   --->   "%s_100 = fadd i32 %s_99, i32 %mul21_i117_3_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 843 'fadd' 's_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 844 [2/4] (6.43ns)   --->   "%s_100 = fadd i32 %s_99, i32 %mul21_i117_3_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 844 'fadd' 's_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 845 [1/4] (6.43ns)   --->   "%s_100 = fadd i32 %s_99, i32 %mul21_i117_3_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 845 'fadd' 's_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 846 [4/4] (6.43ns)   --->   "%s_101 = fadd i32 %s_100, i32 %mul21_i117_3_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 846 'fadd' 's_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 847 [3/4] (6.43ns)   --->   "%s_101 = fadd i32 %s_100, i32 %mul21_i117_3_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 847 'fadd' 's_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : Operation 848 [2/4] (6.43ns)   --->   "%s_101 = fadd i32 %s_100, i32 %mul21_i117_3_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 848 'fadd' 's_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 849 [1/4] (6.43ns)   --->   "%s_101 = fadd i32 %s_100, i32 %mul21_i117_3_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 849 'fadd' 's_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 850 [4/4] (6.43ns)   --->   "%s_102 = fadd i32 %s_101, i32 %mul21_i117_3_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 850 'fadd' 's_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 851 [3/4] (6.43ns)   --->   "%s_102 = fadd i32 %s_101, i32 %mul21_i117_3_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 851 'fadd' 's_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : Operation 852 [2/4] (6.43ns)   --->   "%s_102 = fadd i32 %s_101, i32 %mul21_i117_3_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 852 'fadd' 's_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 853 [1/4] (6.43ns)   --->   "%s_102 = fadd i32 %s_101, i32 %mul21_i117_3_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 853 'fadd' 's_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 854 [4/4] (6.43ns)   --->   "%s_103 = fadd i32 %s_102, i32 %mul21_i117_3_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 854 'fadd' 's_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 855 [3/4] (6.43ns)   --->   "%s_103 = fadd i32 %s_102, i32 %mul21_i117_3_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 855 'fadd' 's_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : Operation 856 [2/4] (6.43ns)   --->   "%s_103 = fadd i32 %s_102, i32 %mul21_i117_3_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 856 'fadd' 's_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 857 [1/4] (6.43ns)   --->   "%s_103 = fadd i32 %s_102, i32 %mul21_i117_3_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 857 'fadd' 's_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 858 [4/4] (6.43ns)   --->   "%s_104 = fadd i32 %s_103, i32 %mul21_i117_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 858 'fadd' 's_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 859 [3/4] (6.43ns)   --->   "%s_104 = fadd i32 %s_103, i32 %mul21_i117_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 859 'fadd' 's_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : Operation 860 [2/4] (6.43ns)   --->   "%s_104 = fadd i32 %s_103, i32 %mul21_i117_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 860 'fadd' 's_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : Operation 861 [1/4] (6.43ns)   --->   "%s_104 = fadd i32 %s_103, i32 %mul21_i117_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 861 'fadd' 's_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 862 [4/4] (6.43ns)   --->   "%s_105 = fadd i32 %s_104, i32 %mul21_i117_4_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 862 'fadd' 's_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.43>
ST_91 : Operation 863 [3/4] (6.43ns)   --->   "%s_105 = fadd i32 %s_104, i32 %mul21_i117_4_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 863 'fadd' 's_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.43>
ST_92 : Operation 864 [2/4] (6.43ns)   --->   "%s_105 = fadd i32 %s_104, i32 %mul21_i117_4_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 864 'fadd' 's_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.43>
ST_93 : Operation 865 [1/4] (6.43ns)   --->   "%s_105 = fadd i32 %s_104, i32 %mul21_i117_4_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 865 'fadd' 's_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.43>
ST_94 : Operation 866 [4/4] (6.43ns)   --->   "%s_106 = fadd i32 %s_105, i32 %mul21_i117_4_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 866 'fadd' 's_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.43>
ST_95 : Operation 867 [3/4] (6.43ns)   --->   "%s_106 = fadd i32 %s_105, i32 %mul21_i117_4_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 867 'fadd' 's_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.43>
ST_96 : Operation 868 [2/4] (6.43ns)   --->   "%s_106 = fadd i32 %s_105, i32 %mul21_i117_4_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 868 'fadd' 's_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.43>
ST_97 : Operation 869 [1/4] (6.43ns)   --->   "%s_106 = fadd i32 %s_105, i32 %mul21_i117_4_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 869 'fadd' 's_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.43>
ST_98 : Operation 870 [4/4] (6.43ns)   --->   "%s_107 = fadd i32 %s_106, i32 %mul21_i117_4_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 870 'fadd' 's_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.43>
ST_99 : Operation 871 [3/4] (6.43ns)   --->   "%s_107 = fadd i32 %s_106, i32 %mul21_i117_4_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 871 'fadd' 's_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.43>
ST_100 : Operation 872 [2/4] (6.43ns)   --->   "%s_107 = fadd i32 %s_106, i32 %mul21_i117_4_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 872 'fadd' 's_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.43>
ST_101 : Operation 873 [1/4] (6.43ns)   --->   "%s_107 = fadd i32 %s_106, i32 %mul21_i117_4_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 873 'fadd' 's_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.43>
ST_102 : Operation 874 [4/4] (6.43ns)   --->   "%s_108 = fadd i32 %s_107, i32 %mul21_i117_4_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 874 'fadd' 's_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.43>
ST_103 : Operation 875 [3/4] (6.43ns)   --->   "%s_108 = fadd i32 %s_107, i32 %mul21_i117_4_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 875 'fadd' 's_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 6.43>
ST_104 : Operation 876 [2/4] (6.43ns)   --->   "%s_108 = fadd i32 %s_107, i32 %mul21_i117_4_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 876 'fadd' 's_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.43>
ST_105 : Operation 877 [1/4] (6.43ns)   --->   "%s_108 = fadd i32 %s_107, i32 %mul21_i117_4_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 877 'fadd' 's_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.43>
ST_106 : Operation 878 [4/4] (6.43ns)   --->   "%s_109 = fadd i32 %s_108, i32 %mul21_i117_5" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 878 'fadd' 's_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.43>
ST_107 : Operation 879 [3/4] (6.43ns)   --->   "%s_109 = fadd i32 %s_108, i32 %mul21_i117_5" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 879 'fadd' 's_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 6.43>
ST_108 : Operation 880 [2/4] (6.43ns)   --->   "%s_109 = fadd i32 %s_108, i32 %mul21_i117_5" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 880 'fadd' 's_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.43>
ST_109 : Operation 881 [1/4] (6.43ns)   --->   "%s_109 = fadd i32 %s_108, i32 %mul21_i117_5" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 881 'fadd' 's_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 6.43>
ST_110 : Operation 882 [4/4] (6.43ns)   --->   "%s_110 = fadd i32 %s_109, i32 %mul21_i117_5_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 882 'fadd' 's_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.43>
ST_111 : Operation 883 [3/4] (6.43ns)   --->   "%s_110 = fadd i32 %s_109, i32 %mul21_i117_5_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 883 'fadd' 's_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 6.43>
ST_112 : Operation 884 [2/4] (6.43ns)   --->   "%s_110 = fadd i32 %s_109, i32 %mul21_i117_5_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 884 'fadd' 's_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 6.43>
ST_113 : Operation 885 [1/4] (6.43ns)   --->   "%s_110 = fadd i32 %s_109, i32 %mul21_i117_5_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 885 'fadd' 's_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 6.43>
ST_114 : Operation 886 [4/4] (6.43ns)   --->   "%s_111 = fadd i32 %s_110, i32 %mul21_i117_5_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 886 'fadd' 's_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.43>
ST_115 : Operation 887 [3/4] (6.43ns)   --->   "%s_111 = fadd i32 %s_110, i32 %mul21_i117_5_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 887 'fadd' 's_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.43>
ST_116 : Operation 888 [2/4] (6.43ns)   --->   "%s_111 = fadd i32 %s_110, i32 %mul21_i117_5_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 888 'fadd' 's_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.43>
ST_117 : Operation 889 [1/4] (6.43ns)   --->   "%s_111 = fadd i32 %s_110, i32 %mul21_i117_5_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 889 'fadd' 's_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.43>
ST_118 : Operation 890 [4/4] (6.43ns)   --->   "%s_112 = fadd i32 %s_111, i32 %mul21_i117_5_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 890 'fadd' 's_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.43>
ST_119 : Operation 891 [3/4] (6.43ns)   --->   "%s_112 = fadd i32 %s_111, i32 %mul21_i117_5_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 891 'fadd' 's_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.43>
ST_120 : Operation 892 [2/4] (6.43ns)   --->   "%s_112 = fadd i32 %s_111, i32 %mul21_i117_5_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 892 'fadd' 's_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.43>
ST_121 : Operation 893 [1/4] (6.43ns)   --->   "%s_112 = fadd i32 %s_111, i32 %mul21_i117_5_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 893 'fadd' 's_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.43>
ST_122 : Operation 894 [4/4] (6.43ns)   --->   "%s_113 = fadd i32 %s_112, i32 %mul21_i117_5_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 894 'fadd' 's_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.43>
ST_123 : Operation 895 [3/4] (6.43ns)   --->   "%s_113 = fadd i32 %s_112, i32 %mul21_i117_5_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 895 'fadd' 's_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.43>
ST_124 : Operation 896 [2/4] (6.43ns)   --->   "%s_113 = fadd i32 %s_112, i32 %mul21_i117_5_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 896 'fadd' 's_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.43>
ST_125 : Operation 897 [1/4] (6.43ns)   --->   "%s_113 = fadd i32 %s_112, i32 %mul21_i117_5_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 897 'fadd' 's_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.43>
ST_126 : Operation 898 [4/4] (6.43ns)   --->   "%s_114 = fadd i32 %s_113, i32 %mul21_i117_6" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 898 'fadd' 's_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.43>
ST_127 : Operation 899 [3/4] (6.43ns)   --->   "%s_114 = fadd i32 %s_113, i32 %mul21_i117_6" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 899 'fadd' 's_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.43>
ST_128 : Operation 900 [2/4] (6.43ns)   --->   "%s_114 = fadd i32 %s_113, i32 %mul21_i117_6" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 900 'fadd' 's_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.43>
ST_129 : Operation 901 [1/4] (6.43ns)   --->   "%s_114 = fadd i32 %s_113, i32 %mul21_i117_6" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 901 'fadd' 's_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.43>
ST_130 : Operation 902 [4/4] (6.43ns)   --->   "%s_115 = fadd i32 %s_114, i32 %mul21_i117_6_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 902 'fadd' 's_115' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.43>
ST_131 : Operation 903 [3/4] (6.43ns)   --->   "%s_115 = fadd i32 %s_114, i32 %mul21_i117_6_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 903 'fadd' 's_115' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.43>
ST_132 : Operation 904 [2/4] (6.43ns)   --->   "%s_115 = fadd i32 %s_114, i32 %mul21_i117_6_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 904 'fadd' 's_115' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.43>
ST_133 : Operation 905 [1/4] (6.43ns)   --->   "%s_115 = fadd i32 %s_114, i32 %mul21_i117_6_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 905 'fadd' 's_115' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 6.43>
ST_134 : Operation 906 [4/4] (6.43ns)   --->   "%s_116 = fadd i32 %s_115, i32 %mul21_i117_6_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 906 'fadd' 's_116' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 6.43>
ST_135 : Operation 907 [3/4] (6.43ns)   --->   "%s_116 = fadd i32 %s_115, i32 %mul21_i117_6_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 907 'fadd' 's_116' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 6.43>
ST_136 : Operation 908 [2/4] (6.43ns)   --->   "%s_116 = fadd i32 %s_115, i32 %mul21_i117_6_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 908 'fadd' 's_116' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 6.43>
ST_137 : Operation 909 [1/4] (6.43ns)   --->   "%s_116 = fadd i32 %s_115, i32 %mul21_i117_6_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 909 'fadd' 's_116' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 6.43>
ST_138 : Operation 910 [4/4] (6.43ns)   --->   "%s_117 = fadd i32 %s_116, i32 %mul21_i117_6_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 910 'fadd' 's_117' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 6.43>
ST_139 : Operation 911 [3/4] (6.43ns)   --->   "%s_117 = fadd i32 %s_116, i32 %mul21_i117_6_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 911 'fadd' 's_117' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 6.43>
ST_140 : Operation 912 [2/4] (6.43ns)   --->   "%s_117 = fadd i32 %s_116, i32 %mul21_i117_6_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 912 'fadd' 's_117' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 6.43>
ST_141 : Operation 913 [1/4] (6.43ns)   --->   "%s_117 = fadd i32 %s_116, i32 %mul21_i117_6_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 913 'fadd' 's_117' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 6.43>
ST_142 : Operation 914 [4/4] (6.43ns)   --->   "%s_118 = fadd i32 %s_117, i32 %mul21_i117_6_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 914 'fadd' 's_118' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 6.43>
ST_143 : Operation 915 [3/4] (6.43ns)   --->   "%s_118 = fadd i32 %s_117, i32 %mul21_i117_6_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 915 'fadd' 's_118' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 6.43>
ST_144 : Operation 916 [2/4] (6.43ns)   --->   "%s_118 = fadd i32 %s_117, i32 %mul21_i117_6_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 916 'fadd' 's_118' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 6.43>
ST_145 : Operation 917 [1/4] (6.43ns)   --->   "%s_118 = fadd i32 %s_117, i32 %mul21_i117_6_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 917 'fadd' 's_118' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 6.43>
ST_146 : Operation 918 [4/4] (6.43ns)   --->   "%s_119 = fadd i32 %s_118, i32 %mul21_i117_7" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 918 'fadd' 's_119' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 6.43>
ST_147 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i4 %select_ln91_1" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 919 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 920 [1/1] (0.78ns)   --->   "%arrayidx23_sum = add i10 %zext_ln91, i10 596" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 920 'add' 'arrayidx23_sum' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 921 [1/1] (0.00ns)   --->   "%arrayidx23_sum_cast = zext i10 %arrayidx23_sum" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 921 'zext' 'arrayidx23_sum_cast' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 922 [1/1] (0.00ns)   --->   "%Weights_addr_48 = getelementptr i32 %Weights, i64 0, i64 %arrayidx23_sum_cast" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 922 'getelementptr' 'Weights_addr_48' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 923 [2/2] (1.23ns)   --->   "%Weights_load_48 = load i14 %Weights_addr_48" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 923 'load' 'Weights_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_147 : Operation 924 [3/4] (6.43ns)   --->   "%s_119 = fadd i32 %s_118, i32 %mul21_i117_7" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 924 'fadd' 's_119' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 6.43>
ST_148 : Operation 925 [1/2] (1.23ns)   --->   "%Weights_load_48 = load i14 %Weights_addr_48" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 925 'load' 'Weights_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_148 : Operation 926 [2/4] (6.43ns)   --->   "%s_119 = fadd i32 %s_118, i32 %mul21_i117_7" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 926 'fadd' 's_119' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 6.43>
ST_149 : Operation 927 [1/4] (6.43ns)   --->   "%s_119 = fadd i32 %s_118, i32 %mul21_i117_7" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 927 'fadd' 's_119' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 6.43>
ST_150 : Operation 928 [4/4] (6.43ns)   --->   "%s_120 = fadd i32 %s_119, i32 %mul21_i117_7_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 928 'fadd' 's_120' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 966 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 966 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 151 <SV = 150> <Delay = 6.43>
ST_151 : Operation 929 [3/4] (6.43ns)   --->   "%s_120 = fadd i32 %s_119, i32 %mul21_i117_7_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 929 'fadd' 's_120' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 6.43>
ST_152 : Operation 930 [2/4] (6.43ns)   --->   "%s_120 = fadd i32 %s_119, i32 %mul21_i117_7_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 930 'fadd' 's_120' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 6.43>
ST_153 : Operation 931 [1/4] (6.43ns)   --->   "%s_120 = fadd i32 %s_119, i32 %mul21_i117_7_1" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 931 'fadd' 's_120' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 6.43>
ST_154 : Operation 932 [4/4] (6.43ns)   --->   "%s_121 = fadd i32 %s_120, i32 %mul21_i117_7_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 932 'fadd' 's_121' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 6.43>
ST_155 : Operation 933 [3/4] (6.43ns)   --->   "%s_121 = fadd i32 %s_120, i32 %mul21_i117_7_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 933 'fadd' 's_121' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 6.43>
ST_156 : Operation 934 [2/4] (6.43ns)   --->   "%s_121 = fadd i32 %s_120, i32 %mul21_i117_7_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 934 'fadd' 's_121' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 6.43>
ST_157 : Operation 935 [1/4] (6.43ns)   --->   "%s_121 = fadd i32 %s_120, i32 %mul21_i117_7_2" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 935 'fadd' 's_121' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 6.43>
ST_158 : Operation 936 [4/4] (6.43ns)   --->   "%s_122 = fadd i32 %s_121, i32 %mul21_i117_7_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 936 'fadd' 's_122' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 6.43>
ST_159 : Operation 937 [3/4] (6.43ns)   --->   "%s_122 = fadd i32 %s_121, i32 %mul21_i117_7_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 937 'fadd' 's_122' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 6.43>
ST_160 : Operation 938 [2/4] (6.43ns)   --->   "%s_122 = fadd i32 %s_121, i32 %mul21_i117_7_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 938 'fadd' 's_122' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 6.43>
ST_161 : Operation 939 [1/4] (6.43ns)   --->   "%s_122 = fadd i32 %s_121, i32 %mul21_i117_7_3" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 939 'fadd' 's_122' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 6.43>
ST_162 : Operation 940 [4/4] (6.43ns)   --->   "%s_123 = fadd i32 %s_122, i32 %mul21_i117_7_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 940 'fadd' 's_123' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 6.43>
ST_163 : Operation 941 [3/4] (6.43ns)   --->   "%s_123 = fadd i32 %s_122, i32 %mul21_i117_7_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 941 'fadd' 's_123' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 6.43>
ST_164 : Operation 942 [2/4] (6.43ns)   --->   "%s_123 = fadd i32 %s_122, i32 %mul21_i117_7_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 942 'fadd' 's_123' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 6.43>
ST_165 : Operation 943 [1/4] (6.43ns)   --->   "%s_123 = fadd i32 %s_122, i32 %mul21_i117_7_4" [Conv.cpp:99->CNN.cpp:37]   --->   Operation 943 'fadd' 's_123' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 6.43>
ST_166 : Operation 944 [1/1] (0.00ns)   --->   "%empty_143 = bitcast i32 %Weights_load_48" [Conv.cpp:91->CNN.cpp:37]   --->   Operation 944 'bitcast' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 945 [4/4] (6.43ns)   --->   "%add28_i3 = fadd i32 %s_123, i32 %empty_143" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 945 'fadd' 'add28_i3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 6.43>
ST_167 : Operation 946 [3/4] (6.43ns)   --->   "%add28_i3 = fadd i32 %s_123, i32 %empty_143" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 946 'fadd' 'add28_i3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 6.43>
ST_168 : Operation 947 [2/4] (6.43ns)   --->   "%add28_i3 = fadd i32 %s_123, i32 %empty_143" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 947 'fadd' 'add28_i3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 6.43>
ST_169 : Operation 948 [1/4] (6.43ns)   --->   "%add28_i3 = fadd i32 %s_123, i32 %empty_143" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 948 'fadd' 'add28_i3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 2.78>
ST_170 : Operation 949 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %add28_i3, i32 0" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 949 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 4.46>
ST_171 : Operation 950 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_91_1_loop_for_ap_3_str"   --->   Operation 950 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 951 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 951 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 952 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:93->CNN.cpp:37]   --->   Operation 952 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 953 [1/1] (0.00ns)   --->   "%bitcast_ln101 = bitcast i32 %add28_i3" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 953 'bitcast' 'bitcast_ln101' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln101, i32 23, i32 30" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 954 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %bitcast_ln101" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 955 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 956 [1/1] (0.76ns)   --->   "%icmp_ln101 = icmp_ne  i8 %tmp_16, i8 255" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 956 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 957 [1/1] (0.92ns)   --->   "%icmp_ln101_1 = icmp_eq  i23 %trunc_ln101, i23 0" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 957 'icmp' 'icmp_ln101_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node select_ln101)   --->   "%or_ln101 = or i1 %icmp_ln101_1, i1 %icmp_ln101" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 958 'or' 'or_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 959 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %add28_i3, i32 0" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 959 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node select_ln101)   --->   "%and_ln101 = and i1 %or_ln101, i1 %tmp_17" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 960 'and' 'and_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i11 %add_ln101" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 961 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 962 [1/1] (0.00ns)   --->   "%OutConv3_addr = getelementptr i32 %OutConv3, i64 0, i64 %zext_ln101_1" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 962 'getelementptr' 'OutConv3_addr' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 963 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln101 = select i1 %and_ln101, i32 0, i32 %add28_i3" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 963 'select' 'select_ln101' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 964 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 %select_ln101, i11 %OutConv3_addr" [Conv.cpp:101->CNN.cpp:37]   --->   Operation 964 'store' 'store_ln101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_171 : Operation 965 [1/1] (0.00ns)   --->   "%br_ln93 = br void %loop_for_fc_3.i" [Conv.cpp:93->CNN.cpp:37]   --->   Operation 965 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.404ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln91', Conv.cpp:91->CNN.cpp:37) of constant 0 on local variable 'n', Conv.cpp:91->CNN.cpp:37 [9]  (0.427 ns)
	'load' operation 4 bit ('n_load', Conv.cpp:91->CNN.cpp:37) on local variable 'n', Conv.cpp:91->CNN.cpp:37 [19]  (0.000 ns)
	'add' operation 4 bit ('add_ln91_1', Conv.cpp:91->CNN.cpp:37) [24]  (0.797 ns)
	'select' operation 4 bit ('select_ln91_1', Conv.cpp:91->CNN.cpp:37) [25]  (0.391 ns)
	'add' operation 9 bit ('empty_142', Conv.cpp:91->CNN.cpp:37) [32]  (0.765 ns)
	'add' operation 10 bit ('add_ln99', Conv.cpp:99->CNN.cpp:37) [46]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_49', Conv.cpp:99->CNN.cpp:37) [48]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_49', Conv.cpp:99->CNN.cpp:37) on array 'Weights' [49]  (1.237 ns)

 <State 2>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln99_3', Conv.cpp:99->CNN.cpp:37) [66]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_51', Conv.cpp:99->CNN.cpp:37) [68]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_51', Conv.cpp:99->CNN.cpp:37) on array 'Weights' [69]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i3', Conv.cpp:99->CNN.cpp:37) [53]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i3', Conv.cpp:99->CNN.cpp:37) [53]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i3', Conv.cpp:99->CNN.cpp:37) [53]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_8', Conv.cpp:99->CNN.cpp:37) [75]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_10', Conv.cpp:99->CNN.cpp:37) [97]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_1_1', Conv.cpp:99->CNN.cpp:37) [121]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_1_3', Conv.cpp:99->CNN.cpp:37) [145]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_2', Conv.cpp:99->CNN.cpp:37) [167]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_2_2', Conv.cpp:99->CNN.cpp:37) [189]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_2_4', Conv.cpp:99->CNN.cpp:37) [211]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_3_1', Conv.cpp:99->CNN.cpp:37) [233]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_3_3', Conv.cpp:99->CNN.cpp:37) [255]  (7.016 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_4', Conv.cpp:99->CNN.cpp:37) [277]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_4_2', Conv.cpp:99->CNN.cpp:37) [299]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_4_4', Conv.cpp:99->CNN.cpp:37) [321]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_5_1', Conv.cpp:99->CNN.cpp:37) [345]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_5_3', Conv.cpp:99->CNN.cpp:37) [369]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_6', Conv.cpp:99->CNN.cpp:37) [392]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_6_2', Conv.cpp:99->CNN.cpp:37) [414]  (7.016 ns)

 <State 22>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_6_4', Conv.cpp:99->CNN.cpp:37) [436]  (7.016 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_7_1', Conv.cpp:99->CNN.cpp:37) [458]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i117_7_3', Conv.cpp:99->CNN.cpp:37) [480]  (7.016 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [98]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [109]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [109]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [109]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [109]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [122]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [122]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [122]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [122]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [135]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [135]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [135]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [135]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [146]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [146]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [146]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [146]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [157]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [157]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [157]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [157]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [168]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [168]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [168]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [168]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [179]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [179]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [179]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [179]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [190]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [190]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [190]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [190]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [201]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [201]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [201]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [201]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [212]  (6.437 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [212]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [212]  (6.437 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [212]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [223]  (6.437 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [223]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [223]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [223]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [234]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [234]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [234]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [234]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [245]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [245]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [245]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [245]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [256]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [256]  (6.437 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [256]  (6.437 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [256]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [267]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [267]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [267]  (6.437 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [267]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [278]  (6.437 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [278]  (6.437 ns)

 <State 88>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [278]  (6.437 ns)

 <State 89>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [278]  (6.437 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [289]  (6.437 ns)

 <State 91>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [289]  (6.437 ns)

 <State 92>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [289]  (6.437 ns)

 <State 93>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [289]  (6.437 ns)

 <State 94>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [300]  (6.437 ns)

 <State 95>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [300]  (6.437 ns)

 <State 96>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [300]  (6.437 ns)

 <State 97>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [300]  (6.437 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [311]  (6.437 ns)

 <State 99>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [311]  (6.437 ns)

 <State 100>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [311]  (6.437 ns)

 <State 101>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [311]  (6.437 ns)

 <State 102>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [322]  (6.437 ns)

 <State 103>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [322]  (6.437 ns)

 <State 104>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [322]  (6.437 ns)

 <State 105>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [322]  (6.437 ns)

 <State 106>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [334]  (6.437 ns)

 <State 107>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [334]  (6.437 ns)

 <State 108>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [334]  (6.437 ns)

 <State 109>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [334]  (6.437 ns)

 <State 110>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [346]  (6.437 ns)

 <State 111>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [346]  (6.437 ns)

 <State 112>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [346]  (6.437 ns)

 <State 113>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [346]  (6.437 ns)

 <State 114>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [358]  (6.437 ns)

 <State 115>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [358]  (6.437 ns)

 <State 116>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [358]  (6.437 ns)

 <State 117>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [358]  (6.437 ns)

 <State 118>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [370]  (6.437 ns)

 <State 119>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [370]  (6.437 ns)

 <State 120>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [370]  (6.437 ns)

 <State 121>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [370]  (6.437 ns)

 <State 122>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [382]  (6.437 ns)

 <State 123>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [382]  (6.437 ns)

 <State 124>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [382]  (6.437 ns)

 <State 125>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [382]  (6.437 ns)

 <State 126>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [393]  (6.437 ns)

 <State 127>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [393]  (6.437 ns)

 <State 128>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [393]  (6.437 ns)

 <State 129>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [393]  (6.437 ns)

 <State 130>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [404]  (6.437 ns)

 <State 131>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [404]  (6.437 ns)

 <State 132>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [404]  (6.437 ns)

 <State 133>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [404]  (6.437 ns)

 <State 134>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [415]  (6.437 ns)

 <State 135>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [415]  (6.437 ns)

 <State 136>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [415]  (6.437 ns)

 <State 137>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [415]  (6.437 ns)

 <State 138>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [426]  (6.437 ns)

 <State 139>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [426]  (6.437 ns)

 <State 140>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [426]  (6.437 ns)

 <State 141>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [426]  (6.437 ns)

 <State 142>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [437]  (6.437 ns)

 <State 143>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [437]  (6.437 ns)

 <State 144>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [437]  (6.437 ns)

 <State 145>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [437]  (6.437 ns)

 <State 146>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [448]  (6.437 ns)

 <State 147>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [448]  (6.437 ns)

 <State 148>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [448]  (6.437 ns)

 <State 149>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [448]  (6.437 ns)

 <State 150>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [459]  (6.437 ns)

 <State 151>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [459]  (6.437 ns)

 <State 152>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [459]  (6.437 ns)

 <State 153>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [459]  (6.437 ns)

 <State 154>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [470]  (6.437 ns)

 <State 155>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [470]  (6.437 ns)

 <State 156>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [470]  (6.437 ns)

 <State 157>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [470]  (6.437 ns)

 <State 158>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [481]  (6.437 ns)

 <State 159>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [481]  (6.437 ns)

 <State 160>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [481]  (6.437 ns)

 <State 161>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [481]  (6.437 ns)

 <State 162>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [492]  (6.437 ns)

 <State 163>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [492]  (6.437 ns)

 <State 164>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [492]  (6.437 ns)

 <State 165>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:99->CNN.cpp:37) [492]  (6.437 ns)

 <State 166>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i3', Conv.cpp:101->CNN.cpp:37) [493]  (6.437 ns)

 <State 167>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i3', Conv.cpp:101->CNN.cpp:37) [493]  (6.437 ns)

 <State 168>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i3', Conv.cpp:101->CNN.cpp:37) [493]  (6.437 ns)

 <State 169>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i3', Conv.cpp:101->CNN.cpp:37) [493]  (6.437 ns)

 <State 170>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_17', Conv.cpp:101->CNN.cpp:37) [500]  (2.782 ns)

 <State 171>: 4.468ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_17', Conv.cpp:101->CNN.cpp:37) [500]  (2.782 ns)
	'and' operation 1 bit ('and_ln101', Conv.cpp:101->CNN.cpp:37) [501]  (0.000 ns)
	'select' operation 32 bit ('select_ln101', Conv.cpp:101->CNN.cpp:37) [507]  (0.449 ns)
	'store' operation 0 bit ('store_ln101', Conv.cpp:101->CNN.cpp:37) of variable 'select_ln101', Conv.cpp:101->CNN.cpp:37 on array 'OutConv3' [508]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
