[RUN_BUTTON]
	c:\ACC-EDA\PEAKDEMO.EXE  |Peak VHDL
[COMPILE_BUTTON]
[BUILD_BUTTON]
[HELP_BUTTON]
	c:\ACC-EDA\Peakdemo.hlp |VHDL Help
[VARIABLES]
	signal 
	signal EQ,LT,GT: std_ulogic;
	signal a,b: std_ulogic_vector(0 to 7);
[HELP]
[TOOLS]
	EXPLORER.EXE  <CurrentDir> |Explore Current Directory
	EXPLORER.EXE  c:\ACC-EDA\ |Explore Peak VHDL Directory
						SEPARATOR
	CONSOLE:   					|Start Console
	C:\WINdows\COMMAND.COM   			|DOS Shell
	C:\WINdows\RSRCMTR.EXE				|Resource Meter
	C:\Program Files\Accessories\BACKUP.EXE		|Backup
	C:\WINdows\CALC.EXE				|Calculator
	C:\WINdows\CLIPBRD.EXE				|Clipbaord Viewer
	C:\WINdows\sndvol32.EXE				|Volume
	C:\WINdows\CDPLAYER.EXE				|CD Player
	c:\WINdows\pbrush.exe				|Paint Brush
	c:\psp\psp.exe					|Paint Shop
						SEPARATOR
	c:\MSDEV\BIN\WIN95\PVIEW95.EXE  		|Process Viewer
	c:\MSDEV\BIN\SPYXX.EXE 				|Spy++
	C:\WINdows\SYSMON.EXE				|System Monitor
[HELP]
	Fgrep.hlp	 |Help on FGREP
[DEFAULT_EXTENSION]
	.vhd
[INPUT]	
	entity  is
	component
	architecture 
	--
	-- Libraries
	-- Signals
	VERSION
	#
	MODULE
[EVENT]
	wait
[PROCESS]
	port
[OUTPUT]	
	begin
	OPTION
[SET]
	library
	signal
	VARIABLE <= '0'
[LOOP]
	process
[LEND]
	end process
[BRANCH]
	EQ <= '1' $|$ when (A = B ) $|$ else '0' $|$ ;
	EQ <= '1' $|$ when (A < B ) $|$ else '0' $|$ ;
	EQ <= '1' $|$ when (A > B ) $|$ else '0' $|$ ;
	-- $|$ architecture $|$ --
	port( $|$ A: in std_ulogic_vector(0 to 7); $|$ );
	ENTITY
[PATH]
	A: in std_ulogic_vector(0 to 7);
	B: in std_ulogic_vector(0 to 7);
	EQ: out std_ulogic;
	EQ: out std_ulogic
	USE
[BEND]
	)
[END]
	end
[COMMENTS]
	--
	..
[NO_CASE_SENSITIVE]
[MATCH_ORDER]
[]
