// Seed: 622404276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3
    , id_13,
    input uwire id_4
    , id_14,
    input tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    output supply0 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output tri1 id_11
);
  supply0 id_15 = id_4;
  nor (id_0, id_5, id_1, id_9, id_14, id_13, id_3, id_15);
  module_0(
      id_14, id_13, id_13, id_14, id_13, id_14
  );
endmodule
