<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/VSDK/VisionSDK_UserGuide_MemoryMap by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 11:41:55 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>VSDK/VisionSDK UserGuide MemoryMap - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"VSDK/VisionSDK_UserGuide_MemoryMap","wgTitle":"VSDK/VisionSDK UserGuide MemoryMap","wgCurRevisionId":231908,"wgRevisionId":231908,"wgArticleId":45794,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Advanced Driver Assistance Systems (ADAS)","Pages with broken file links"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"VSDK/VisionSDK_UserGuide_MemoryMap","wgRelevantArticleId":45794,"wgRequestId":"6a96f49cb3e5c8aeb4684fe6","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-VSDK_VisionSDK_UserGuide_MemoryMap rootpage-VSDK skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">VSDK/VisionSDK UserGuide MemoryMap</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p><b>Memory Map of Vision SDK</b> 
<i>by Shiju Sivasankaran,	ADAS Software, Processor BU</i>
</p>
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#ABSTRACT"><span class="tocnumber">1</span> <span class="toctext"><b>ABSTRACT</b></span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Introduction"><span class="tocnumber">2</span> <span class="toctext"><b>Introduction</b></span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Memory_Sections_of_VISION_SDK_Memory_Map"><span class="tocnumber">3</span> <span class="toctext"><b>Memory Sections of VISION SDK Memory Map</b></span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#VSDK_Memory_Map_Table"><span class="tocnumber">4</span> <span class="toctext"><b>VSDK Memory Map Table </b></span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Software_and_Hardware_Constraints_to_Consider_For_Deciding_Memory_Map"><span class="tocnumber">5</span> <span class="toctext"><b>Software and Hardware Constraints to Consider For Deciding Memory Map</b></span></a>
<ul>
<li class="toclevel-2 tocsection-6"><a href="#Hardware_Constraints"><span class="tocnumber">5.1</span> <span class="toctext">Hardware Constraints</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Software_Constraints"><span class="tocnumber">5.2</span> <span class="toctext">Software Constraints</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-8"><a href="#Memory_Allocation"><span class="tocnumber">6</span> <span class="toctext"><b>Memory Allocation</b></span></a>
<ul>
<li class="toclevel-2 tocsection-9"><a href="#External_Buffer_Memory_Allocation"><span class="tocnumber">6.1</span> <span class="toctext">External Buffer Memory Allocation</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Internal_Buffer_Memory_Allocation"><span class="tocnumber">6.2</span> <span class="toctext">Internal Buffer Memory Allocation</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Static_Memory_Sections_Allocation"><span class="tocnumber">6.3</span> <span class="toctext">Static Memory Sections Allocation</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-12"><a href="#Memory_Map_of_the_Application"><span class="tocnumber">7</span> <span class="toctext"><b>Memory Map of the Application</b></span></a>
<ul>
<li class="toclevel-2 tocsection-13"><a href="#Adding_a_new_Section_to_Memory_map"><span class="tocnumber">7.1</span> <span class="toctext">Adding a new Section to Memory map</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#Changing_size_of_a_Section_in_the_Memory_map"><span class="tocnumber">7.2</span> <span class="toctext">Changing size of a Section in the Memory map</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#How_To_-_Add_a_new_Memory_map"><span class="tocnumber">7.3</span> <span class="toctext">How To - Add a new Memory map</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#How_To_.E2.80.93_Modify_Linux.2FBios_VSDK_Memory_Map"><span class="tocnumber">7.4</span> <span class="toctext">How To – Modify Linux/Bios VSDK Memory Map</span></a>
<ul>
<li class="toclevel-3 tocsection-17"><a href="#Cache_and_MMU_configurations"><span class="tocnumber">7.4.1</span> <span class="toctext">Cache and MMU configurations</span></a></li>
<li class="toclevel-3 tocsection-18"><a href="#Modify_default_Memory_maps_of_VSDK"><span class="tocnumber">7.4.2</span> <span class="toctext">Modify default Memory maps of VSDK</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-19"><a href="#How_To_.E2.80.93_Modify_512MB_Bios_Memory_map_to_1GB_Bios_Memory_map"><span class="tocnumber">7.5</span> <span class="toctext">How To – Modify 512MB Bios Memory map to 1GB Bios Memory map</span></a></li>
<li class="toclevel-2 tocsection-20"><a href="#How_To_-_Modify_1GB_Linux_Memory_map_to_512MB_Linux_Memory_map"><span class="tocnumber">7.6</span> <span class="toctext">How To - Modify 1GB Linux Memory map to 512MB Linux Memory map</span></a>
<ul>
<li class="toclevel-3 tocsection-21"><a href="#Sample_patch_for_TDA2xx_VSDK_files_modification"><span class="tocnumber">7.6.1</span> <span class="toctext">Sample patch for TDA2xx VSDK files modification</span></a></li>
<li class="toclevel-3 tocsection-22"><a href="#Sample_patch_for_TDA2xx_Linux_Kernel_modification"><span class="tocnumber">7.6.2</span> <span class="toctext">Sample patch for TDA2xx Linux Kernel modification</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-23"><a href="#Revision_History"><span class="tocnumber">8</span> <span class="toctext"><b>Revision History</b></span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="ABSTRACT"><b>ABSTRACT</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=1" title="Edit section: ABSTRACT">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>	TDA2x and TDA3x series of automotive processor are designed to be used in automotive safety systems. TI Vision SDK is a multi-processor multi-channel software development platform, which enables the easy integration of new vision applications using different heterogeneous CPUs of TI ADAS SoCs. VISION SDK allows different usecases for different platforms and hence a generic memory map might not be sufficient for all users. This document gives insight on different sections of the memory map that a user can change for their usecases. The document discusses about the Vision SDK (VSDK) memory map implementation on TDA2xx, TDA2Ex, TDA2Px and TDA3xx
</p><p><br />
</p>
<h2><span class="mw-headline" id="Introduction"><b>Introduction</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=2" title="Edit section: Introduction">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>It is expected that the user has gone through the below documentations to understand the hardware and software architecture/partitioning.
</p>
<table class="wikitable">

<tbody><tr>
<th>Description</th>
<th>Document name
</th></tr>
<tr>
<td>TDAxx SoC architecture</td>
<td>TDAxx SoC Technical Reference Manuel  (TRM)
</td></tr>
<tr>
<td>Vision SDK (Links &amp; chain) Framework UserGuides</td>
<td>VisionSDK_SW_Architecture_Details.pdf, VisionSDK_SW_Architecture_Overview.pdf
</td></tr>
<tr>
<td>VSDK Developer guides</td>
<td>VisionSDK_DevelopmentGuide.pdf, VisionSDK_Linux_DevelopmentGuide.pdf
</td></tr>
<tr>
<td></td>
<td>
</td></tr>
<tr>
<td></td>
<td>
</td></tr></tbody></table>
<p><br />
</p>
<h2><span class="mw-headline" id="Memory_Sections_of_VISION_SDK_Memory_Map"><b>Memory Sections of VISION SDK Memory Map</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=3" title="Edit section: Memory Sections of VISION SDK Memory Map">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>VISION SDK has multiple memory map configurations supported based on the usage scenarios and available total memory on various platforms. The total system memory is divided into various sub-sections/processors. The broad classification of the sections is listed below:
</p><p><b>Shared regions: SRs are different memory partitions that are shared across processors</b>
</p>
<ul><li>SR0:  Shared Region 0. This shared region is used to allocate memory for data structures needed for inter processor communication. This shared region is not cached on any of the processor cores.</li>
<li>SR1_FRAME_BUFFER_MEM: This memory region is used for allocating data buffers for capturing video data, scaling, Alg processing &amp; displaying video frames. Accessible &amp; cached from all cores.</li>
<li>SR2_MEM: Used only with VSDK Linux reserving memory for CMEM allocations (contiguous memory for Linux)</li>
<li>SYSTEM_IPC_SHM_MEM: Non-Cached Memory section for keeping IPC link data structures</li></ul>
<p><b>Log Mem:</b>
</p>
<ul><li>REMOTE_LOG_MEM: Non-Cached Memory section reserved and accessible from all processor cores to dump the debug/profile print messages. Each processor core uses VPS_printf() to dump the status/debug messages on this memory region. Remote Debug Client running on master cores (IPU1-0 for Bios and A15 in case of Linux) reads this memory region and prints the content on the (UART) console.</li>
<li>LINK_STATS_MEM: Non Cached Memory section reserved and accessible from all processor cores to dump the Link statistics</li>
<li>TRACE_BUF: Remote proc logs, non-Cached, used only with VSDK Linux</li></ul>
<p><b>DDR Code/data:</b>
</p>
<ul><li>CODE_MEM: Partition for code section of each core’s executable binary</li>
<li>DATA_MEM: Partition for data section of each core’s executable binary</li></ul>
<p><b>Internal memory:</b>
</p>
<ul><li>OCMC_RAM: Internal Memory section accessible from all processor cores</li>
<li>L2_SRAM: DSP L2 Internal Memory section, only accessible from DSP core</li></ul>
<p><b>Linux mem:</b>
</p>
<ul><li>Memory partitions given to Linux kernel memory manager</li></ul>
<p><b>Others:</b>
</p>
<ul><li>HDVPSS_DESC_MEM: Memory section used by BSP/STW. It is used by these drivers for its internal descriptor data structures.</li></ul>
<p><br />
</p>
<h2><span class="mw-headline" id="VSDK_Memory_Map_Table"><b>VSDK Memory Map Table </b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=4" title="Edit section: VSDK Memory Map Table">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Refer the .xs file under /vision_sdk/&lt;apps&gt;/build/&lt;SoC&gt;/ for the complete memory map configuration,<br />
For example, /vision_sdk/apps/build/tda2xx/mem_segment_definition_bios.xs, defines the memory map for TDA2xx BIOS only with 512MB DDR.
<br />
Also refer the generated map files under<br />
/vision_sdk/binaries/&lt;apps&gt;/&lt;tdaxx_evm_bios_all&gt;/vision_sdk/bin/&lt;tdaxx-evm&gt;/, 
For example, vision_sdk_ipu1_0_release.xem4.map, to know how the Memory sections are arranged
</p><p>Refer /vision_sdk/links_fw/include/link_api/systemLink_common_if.h for the available Memory Heaps,
<br />
Here is a brief list; detailed description is in systemLink_common_if.h file
</p>
<ul><li>SYSTEM_HEAPID_DDR_NON_CACHED_SR0: Heap ID of heap in DDR, This is non-cached memory</li>
<li>SYSTEM_HEAPID_DDR_CACHED_SR1: Heap ID of heap in DDR, This is cached memory</li>
<li>SYSTEM_HEAPID_OCMC_SR2: Heap ID of heap in OCMC</li>
<li>SYSTEM_HEAPID_RESERVED1: Heap ID of heap in DDR, This is cached memory</li>
<li>SYSTEM_HEAPID_RESERVED2: Heap ID of heap in L2 Memory, Internal memory</li></ul>
<p><br />
</p>
<h2><span class="mw-headline" id="Software_and_Hardware_Constraints_to_Consider_For_Deciding_Memory_Map"><b>Software and Hardware Constraints to Consider For Deciding Memory Map</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=5" title="Edit section: Software and Hardware Constraints to Consider For Deciding Memory Map">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Hardware_Constraints">Hardware Constraints</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=6" title="Edit section: Hardware Constraints">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>AMMU in IPU1/2 handles large memory segments of size 512MB/32MB only and there can be 4 such segments.</li>
<li>For EVE we have only 32 TLB entries to map the memory, one TLB can map a max of 16MB</li></ul>
<h3><span class="mw-headline" id="Software_Constraints">Software Constraints</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=7" title="Edit section: Software Constraints">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>For VSDK Linux, the first 64MB from 0x8000 0000 is reserved for Linux Kernel</li>
<li>Frame Buffer Shared Region (SR1) is mapped on A15 Linux. But if user wants Linux side app/links to allocate memory/buffers from any other heap, then user need to mmap the physical address in the application code to map those memory/buffers on A15.</li></ul>
<p>Important things to pay attention to, while porting the map file are:
</p>
<ul><li>DDR, OCMC &amp; DSP/EVE SRAM sizes</li>
<li>Core specific code/data/vecs sizes</li>
<li>Size of the shared frame buffer pools</li></ul>
<p>DDR is divided into 2 sections: cached and non-cached.
</p>
<ul><li>The cached part is used mainly for frame buffer (SR1) and core specific code/data sections.</li>
<li>The non-cached part is used mainly for Vision SDK log buffers, IPC shared data structure (SR0), HDVPSS descriptors etc.</li></ul>
<p><br />
</p>
<h2><span class="mw-headline" id="Memory_Allocation"><b>Memory Allocation</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=8" title="Edit section: Memory Allocation">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>This section describes the different methods by which memory is allocated in the Vision SDK framework. The Vision SDK framework also supports static memory allocation.
</p><p>Memory in Vision SDK framework is allocated for the following purposes
</p>
<table class="wikitable">

<tbody><tr>
<th>Purpose</th>
<th>Region in memory used for allocation</th>
<th>Type of allocation (Dynamic, Static)
</th></tr>
<tr>
<td>External Buffer memory for storing video, algorithms results and/or HW engine results</td>
<td>SR1_FRAME_BUFFER_MEM</td>
<td>Dynamic (heap based) and/or Static
</td></tr>
<tr>
<td>Internal Buffer memory for storing algorithms results and/or HW engine results</td>
<td>OCMC_RAM</td>
<td>Dynamic (heap based) and/or Static
</td></tr>
<tr>
<td>Notify Shared region – ONLY used during Notify setup (IPC_Start()), not used later</td>
<td>SR0</td>
<td>Dynamic (heap based)
</td></tr>
<tr>
<td>Temporary scratch memory in internal memory for algorithms results</td>
<td>DMEM in EVE or L2SRAM in DSP</td>
<td>Dynamic (non-heap, linear allocation)
</td></tr>
<tr>
<td>Shared memory for remote core print logs</td>
<td>REMOTE_LOG_MEM</td>
<td>Static
</td></tr>
<tr>
<td>Shared memory for link statistics</td>
<td>LINK_STATS_MEM</td>
<td>Static
</td></tr>
<tr>
<td>Shared memory for inter processor communication</td>
<td>SYSTEM_IPC_SHM_MEM</td>
<td>Static
</td></tr>
<tr>
<td>VPDMA descriptor memory for VIP, VPE HW engines</td>
<td>HDVPSS_DESC_MEM</td>
<td>Static
</td></tr>
<tr>
<td>CPU specific memory for BIOS objects like semaphores, tasks, interrupts, clocks</td>
<td>CPU specific data section</td>
<td>Static
</td></tr></tbody></table>
<p>The subsequent sections provide more details on each type of memory allocation
In the below description,<br />
&lt;soc&gt; = tda2xx, tda2ex, tda3xx, tda2x-entry &amp; TDA2Px <br />
&lt;ddr_size&gt; = 128MB, 256MB, 512MB, 1024MB <br />
&lt;os_type&gt; = Bios, Linux
</p>
<h3><span class="mw-headline" id="External_Buffer_Memory_Allocation">External Buffer Memory Allocation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=9" title="Edit section: External Buffer Memory Allocation">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Location where memory map is specified</b>
</p>
<ul><li>The memory region used for external buffer memory allocation is specified via the below file</li></ul>
<pre>    File: /vision_sdk/&lt;apps&gt;/build/&lt;soc&gt;/mem_segment_definition_&lt;os_type&gt;.xs
      Variable SR1_FRAME_BUFFER_SIZE
</pre>
<ul><li>The heap from which memory is allocated is defined in file</li></ul>
<pre>    FILE: /vision_sdk/links_fw/src/rtos/utils_common/src/utils_mem_ipu1_0.c
      #pragma DATA_SECTION(gUtils_memHeapDDR, ".bss:heapMemDDR")
    This heap is placed in “SR1_FRAME_BUFFER” section via the IPU1-0 cfg file
    FILE: /vision_sdk/links_fw/src/rtos/bios_app_common/&lt;soc&gt;/ipu1_0/Ipu1_0.cfg
      Program.sectMap[".bss:heapMemDDR"]   = "SR1_FRAME_BUFFER_MEM";
</pre>
<ul><li>The heap is defined only on IPU1-0 CPU; all other CPUs sends message to IPU1-0 to allocate memory. This is done internally inside the Utils_memAlloc APIs.</li></ul>
<p><b>API to allocate and free memory</b>
</p>
<ul><li>Below APIs are used to allocate and free memory</li></ul>
<pre>    FILE: /vision_sdk/links_fw/src/rtos/utils_common/include/utils_mem.h
    API:
      Utils_memAlloc() with heapId as SYSTEM_HEAPID_DDR_CACHED_SR1
      Utils_memFree() with heapId as SYSTEM_HEAPID_DDR_CACHED_SR1
      Utils_memGetHeapStats() with heapId as SYSTEM_HEAPID_DDR_CACHED_SR1
</pre>
<ul><li>Other APIs from this file are not recommended to be used by users and are used internally by the framework</li></ul>
<p><b>Using static memory allocation</b>
</p>
<ul><li>When a system wants to use static memory allocation and avoid the heap, it should set the size of this heap segment as 0 by modifying the #define in utils_mem_cfg.h file</li>
<li>Define static memory objects (arrays, data structures) in IPU1-0 use-case file. Make sure the objects are placed in data section “.bss:heapMemDDR" via #pragma</li>
<li>The links which support static memory allocation allow passing of memory region pointers from use-case file via System_LinkMemAllocInfo data structure</li>
<li>When creating a link from a use-case, user should now pass memory pointer allocated statically from use-case file. This prevents the link for allocating memory internally. Thus dynamic memory allocation is avoided</li></ul>
<pre>      See capture link “captureLink.h” for example
      See use-case “/vision_sdk/apps/src/rtos/usecases/vip_single_cam_view” for sample usage of passing user memory pointer to a link
      NOTE: In the use-case the memory allocation is still done using Utils_memAlloc APIs. In a fully static memory system, this API won’t be used by the user.
</pre>
<ul><li>The links assert if the memory segment size passed to it is smaller than what is needed. In this case, it also reports the size required by the link.</li>
<li>When creating user specific AlgPlugins same mechanism should be used, i.e algorithm plugin should take memory pointer passed from use-case file rather than allocating memory internally. See “Capture” link for example</li></ul>
<p><br />
</p>
<h3><span class="mw-headline" id="Internal_Buffer_Memory_Allocation">Internal Buffer Memory Allocation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=10" title="Edit section: Internal Buffer Memory Allocation">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Location where memory is specified</b>
</p>
<ul><li>The memory region used for buffer memory allocation is specified via the below file</li></ul>
<pre>    File: /vision_sdk/&lt;apps&gt;/build/&lt;soc&gt;/mem_segment_definition_&lt;os_type&gt;.xs
      Variable OCMC1_SIZE
</pre>
<ul><li>The heap from which memory is allocated is defined in file</li></ul>
<pre>    FILE: /vision_sdk/links_fw/src/rtos /utils_common/src/utils_mem_ipu1_0.c
      #pragma DATA_SECTION(gUtils_memHeapOCMC, ".bss:heapMemOCMC")
    FILE: /vision_sdk/links_fw/src/rtos /utils_common/include/utils_mem_cfg.h
      #define UTILS_MEM_HEAP_OCMC_SIZE
    This heap is placed in “OCMC” section via the IPU1-0 cfg file
    FILE: /vision_sdk/links_fw/src/rtos/bios_app_common/&lt;soc&gt;/ipu1_0/Ipu1_0.cfg
      Program.sectMap[".bss:heapMemOCMC"]     = "OCMC_RAM";
</pre>
<ul><li>The heap is defined only on IPU1-0 CPU; all other CPUs send a command to IPU1-0 to allocate memory. This is done internally inside the Utils_memAlloc APIs.</li></ul>
<p><b>API to allocate and free memory</b>
</p>
<ul><li>Below APIs are used to allocate and free memory</li></ul>
<pre>    FILE: /vision_sdk/links_fw/src/rtos/utils_common/include/utils_mem.h
    API:
      Utils_memAlloc() with heapId as SYSTEM_HEAPID_OCMC_SR2
      Utils_memFree() with heapId as SYSTEM_HEAPID_OCMC_SR2
      Utils_memGetHeapStats() with heapId as SYSTEM_HEAPID_OCMC_SR2
</pre>
<ul><li>Other APIs from this file are not recommended to be used by users and are used internally by the framework</li></ul>
<p><br />
</p>
<h3><span class="mw-headline" id="Static_Memory_Sections_Allocation">Static Memory Sections Allocation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=11" title="Edit section: Static Memory Sections Allocation">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>The memory region used for these sections are specified via the below file</li></ul>
<pre>    File: /vision_sdk/&lt;apps&gt;/build/&lt;soc&gt;/mem_segment_definition_&lt;os_type&gt;.xs
      Variable “REMOTE_LOG_SIZE” for Remote Log memory
      Variable “SYSTEM_IPC_SHM_SIZE” for inter-processor communication
      Variable “LINK_STATS_SIZE” for Link Statistics
      Variable “HDVPSS_DESC_SIZE” for VPDMA descriptors
</pre>
<p><br />
</p>
<h2><span class="mw-headline" id="Memory_Map_of_the_Application"><b>Memory Map of the Application</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=12" title="Edit section: Memory Map of the Application">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Memory map of the entire usecase is governed by following artifacts.<br />
DDR_MEM variable in /vision_sdk/apps/configs/tdaxxx_evm_&lt;OS&gt;_all/cfg.mk 
</p><p>List of VSDK files need to be reviewed &amp; modified
</p>
<ol><li>/vision_sdk/apps/build/tdaxxx/mem_segment_definition_&lt;OS&gt;.xs</li>
<li>/vision_sdk/links_fw/rtos/src/utils_common/include/utils_mem_cfg.h</li>
<li>/vision_sdk/links_fw/src/rtos/bios_app_common/tdaxx/ipu1_0/ Ammu1.cfg or Ammu1_linux.cfg (if you modify the IPU1 memory map)</li>
<li>/vision_sdk/links_fw/src/rtos/ bios_app_common/tdaxx/ipu2/ Ammu2.cfg or Ammu2_linux.cfg (if you modify the IPU2 memory map)</li>
<li>/vision_sdk/links_fw/src/rtos/links_ipu/system/system_bsp_init.c (vpsInitPrms.virtBaseAddr &amp; vpsInitPrms.physBaseAddr translation)</li>
<li>/vision_sdk/links_fw/include/link_api/system_vring_config.h  (only for Linux/HLOS build)</li>
<li>/vision_sdk/links_fw/src/hlos/osa/include/osa_mem_map.h (Generated file, only for Linux/HLOS build)</li>
<li>/vision_sdk/links_fw/src/rtos /links_common/system/system_rsc_table_ipu.h  (only for Linux/HLOS build, if resource table modification  required)</li>
<li>/vision_sdk/links_fw/src/rtos /links_common/system/system_rsc_table_dsp.h  (only for Linux/HLOS build, if resource table modification  required)</li>
<li>/vision_sdk/links_fw/src/rtos/bios_app_common/tdaxxx/&lt;ipu2 or ipu1&gt;/gen_system_mem_map.xs (only for Linux/HLOS build, This file auto generates a .h file using XDC varaiables defined in mem_segment_definition_&lt;OS&gt;.xs</li></ol>
<p>List of Linux Kernel files need to be modified
</p>
<ol><li>/ti_components/os_tools/kernel/omap/arch/arm/boot/dts/dra7-evm-infoadas.dts (For TDA2x)</li>
<li>/ti_components/os_tools/kernel/omap/arch/arm/boot/dts/dra72-evm-infoadas.dts (For TDA2Ex)</li>
<li>/ti_components/os_tools/kernel/omap/arch/arm/boot/dts/dra76-evm-infoadas.dts (For TDA2Px)</li></ol>
<p><br />
</p>
<ul><li>DDR_MEM is an environment variable that tells build system which .xs is to be picked up for the final executable.</li>
<li>The .xs file overrides default implementation for the platform defined by xdc.runtime. This file can be modified to increase/decrease size of a section or add/remove sections from the memory map. For Linux/HLOS, Linux enables L2MMU for each core, so all the addresses mentioned in the .xs file are slave virtual addresses.</li>
<li>The .dts file is used to reserve memory from Linux, this is a platform specific file. This ensures Linux and bios side don’t overwrite into each other. Typically the bios side needs some memory sections and rest all can be given to Linux. Essentially this creates a few holes in Linux memory that is later mapped to user space at the application startup time.</li></ul>
<h3><span class="mw-headline" id="Adding_a_new_Section_to_Memory_map">Adding a new Section to Memory map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=13" title="Edit section: Adding a new Section to Memory map">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>While adding a new section in the memory map of ipu/dsp/eve/A15, following things needs to be taken care of:
A
</p>
<ol><li>dd a new section in appropriate .xs file by defining NEW_SECTION_SIZE, NEW_SECTION_ADDR &amp; NEW_SECTION_MEM (just follow the convention used in .xs file)</li>
<li>Its advised to remove or reduce some unwanted sections to free-up the memory required for the new section</li>
<li>Make sure the total memory should not exceeds the total available physical memory</li>
<li>Make sure the new section doesn’t overlap with any other sections.</li>
<li>If you add any new memory section and, the data/code corresponding to that can be placed into the section by adding Program.sectMap in the appropriate /vision_sdk/links_fw/src/rtos/bios_app_common/tdaxxx/&lt;cpu&gt;/&lt;cpu&gt;.cfg file.</li>
<li>In case of Linux, it should lie within the hole of memory declared in .dts file in kernel using /memreserve</li>
<li>If needed, /memreserve can be used to increase the size of the hole accommodate new section’s memory requirement.</li>
<li>If this newly added section has to be mapped into L2MMU of ipu/dsp by Linux and hence it needs to be added in the resource table i.e. in system_rsc_table_ipu.h or system_rsc_table_dsp.h accordingly.</li>
<li>If this section is going to be accessed from Linux user space or kernel space, this mapping needs to be taken care by the application or through OSA_mem module in vision_sdk</li>
<li>If you are changing base addresses and sizes for IPU’s, DSP’s carve-out sections (code/data) and if you plan to change CMA address in linux kernel (.dts) please ensure you also make this changes to /vision_sdk/links_fw/include/link_api/system_vring_config.h.</li>
<li>Refer section “6.4: How To – Modify Linux/Bios VSDK Memory Map” for more details</li></ol>
<p><br />
</p>
<h3><span class="mw-headline" id="Changing_size_of_a_Section_in_the_Memory_map">Changing size of a Section in the Memory map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=14" title="Edit section: Changing size of a Section in the Memory map">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>While changing the size of the section in the memory map from ipu/dsp/eve/A15, following things needs to be taken care of:
</p>
<ol><li>Do changes in respective .xs file for the section sizes</li>
<li>Its advised to reduce some unwanted sections to free-up the memory required for new size (increase)</li>
<li>Make sure the total memory should not exceeds the total available physical memory</li>
<li>Make sure the new section doesn’t overlap with any other sections.</li>
<li>In case of Linux, it should lie within the hole of memory declared in .dts file in kernel using /memreserve</li>
<li>If needed, /memreserve can be used to increase the size of the hole accommodate new section’s memory requirement.</li>
<li>As you are modifying existing section, no need to change resource table mappings, the updated value will be picked up in resource table in the build process.</li>
<li>If you are changing base addresses and sizes for IPU’s, DSP’s carve-out sections (code/data) and if you plan to change CMA address in linux kernel (.dts) please ensure you also make this changes to /vision_sdk/links_fw/include/link_api/system_vring_config.h.</li>
<li>Refer section “6.4: How To – Modify Linux/Bios VSDK Memory Map” for more details</li></ol>
<p><br />
</p>
<h3><span class="mw-headline" id="How_To_-_Add_a_new_Memory_map">How To - Add a new Memory map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=15" title="Edit section: How To - Add a new Memory map">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In general, if you are planning to have your own memory map for the application, you can follow these steps
</p>
<ul><li>Evaluate memory requirements of the sections e.g. (Is 256 MB SR1 sufficient or you need more or less?)</li>
<li>Add appropriate .xs file under $INSTALL_DIR/vision_sdk/apps/build/tdaxxx/, for example  mem_segment_definition_bios.xs</li>
<li>Modify DDR_MEM_XXXX, for example DDR_MEM_512M variable in /vision_sdk/apps/configs/tdaxxx_evm_&lt;OS&gt;_all/cfg.mk</li>
<li>Modify appropriate platform ISI build files to pick the correct memory map (.xs) file, for example, refer below files for TDA2x,</li></ul>
<ol><li>/vision_sdk/build/rtos/tda2xx/config_arp32.bld</li>
<li>/vision_sdk/build/rtos/tda2xx/config_c66.bld</li>
<li>/vision_sdk/build/rtos/tda2xx/config_m4.bld</li>
<li>/vision_sdk/build/rtos/tda2xx/config_a15.bld</li></ol>
<ul><li>Now follow the section “6.4: How To – Modify Linux/Bios VSDK Memory Map” for more details and how to modify all necessary VSDK and Linux kernel files</li></ul>
<p><br />
</p>
<h3><span id="How_To_–_Modify_Linux/Bios_VSDK_Memory_Map"></span><span class="mw-headline" id="How_To_.E2.80.93_Modify_Linux.2FBios_VSDK_Memory_Map">How To – Modify Linux/Bios VSDK Memory Map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=16" title="Edit section: How To – Modify Linux/Bios VSDK Memory Map">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The memory map of complete VISION SDK is controlled in <br />
/vision_sdk/build/rtos/tdaxxx/config_&lt;ISI&gt;.bld
</p><p>The mem_segment_definition (for example - mem_segment_definition_linux.xs) file is included in this build configuration file, size of each sections are reconfigured in .xs file. For example, DSP code size and DSP data size section can be changed by modifying the following entries.<br />
</p>
<pre>   DSP1_CODE_SIZE              = 3*MB;
   DSP1_DATA_SIZE              = 13*MB;
</pre>
<p>The base addresses of each section are incremented based on the base address of previous section and the size of the previous section. For example, if sections are created in the numerical order, base address of Section 2 is calculated as below:<br />
&lt;Start Addr of Sect 2&gt; = &lt;Start Addr of Sec 1&gt; + &lt;Size of Sect 1&gt;
</p><p>VSDK need one cached and one non-cached memory segments in the memory map (.xs) file. <br />
<b>Cached segment:</b> You can place any memory sections in this segment except the ones listed under Non-cached segments
</p><p><b>Non-cached segments:</b> Below sections must be placed under non-cached segments
</p>
<pre>   SR0_ADDR   
   REMOTE_LOG_ADDR    
   LINK_STATS_ADDR        
   SYSTEM_IPC_SHM_ADDR 
   HDVPSS_DESC_ADDR         
   OPENVX_SHM_ADDR         
</pre>
<p>Below Sections are used only for A15 Linux memory map 
</p>
<pre>   TRACE_BUF_BASE   
   EXC_DATA_BASE    
   PM_DATA_BASE  
</pre>
<p><br />
To modify the memory map, user needs to consider the following:
</p>
<ul><li>Refer to the hardware limitations and software limitations in section 4:</li></ul>
<ol><li>We assume a one-to-one mapping of AMMU virtual address to physical address.</li></ol>
<ul><li>The other sections like “Remote Debug”, “HDVPSS Shared Memory” etc. are read directly from the build configuration file</li>
<li>Changes in the Linux memory size in build configuration file has to be reflected in the boot arguments of the Linux kernel using “mem=&lt;SIZE&gt;M” entry.</li>
<li>Consider the overall buffer requirement for the specific usecase before modifying the Frame Buffer or Meta data buffer or BitsBuffer section sizes.</li></ul>
<p><br />
The current default memory maps of VSDK (as per 3.0 releases) as below
</p>
<ol><li>TDA2xx Bios – 512 MB</li>
<li>TDA2xx Linux – 1024 MB</li>
<li>TDA2Ex Bios – 512 MB</li>
<li>TDA2Ex Linux – 1024 MB</li>
<li>TDA3xx Bios – 512 MB</li>
<li>TDA3xx Bios – 128 MB</li>
<li>TDA2Px Bios – 512 MB</li>
<li>TDA2Px Linux – 1024 MB</li></ol>
<p><br />
</p>
<h4><span class="mw-headline" id="Cache_and_MMU_configurations">Cache and MMU configurations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=17" title="Edit section: Cache and MMU configurations">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>List of VSDK files sets the Cache and MMU configurations
<br />
&lt;1&gt; DSP<br />
DSP L1 &amp; L2 Cache configuration is in /vision_sdk/links_fw/src/rtos/bios_app_common/tdaxxx/cfg/DSP_common.cfg,<br />
Below the default cache size setting for L1P, L1D and L2 as 32K<br />
</p>
<pre>   var Cache = xdc.useModule('ti.sysbios.family.c66.Cache');
   Cache.initSize.l1pSize = Cache.L1Size_32K;
   Cache.initSize.l1dSize = Cache.L1Size_32K;
   Cache.initSize.l2Size  = Cache.L2Size_32K;
</pre>
<p>Cache ON/OFF setting of DSP also in /vision_sdk/links_fw/src/rtos/bios_app_common/tdaxxx/cfg/DSP_common.cfg
</p>
<pre>   /* Set cache sections */
   /* configure MARs, by default cache is enabled for the entire memory region */
   for (var i = 0; i &lt; Program.cpu.memoryMap.length; i++)
   {
     memSegment = Program.cpu.memoryMap[i];
     Cache.setMarMeta(memSegment.base, memSegment.len, Cache.Mar_ENABLE);
   }
</pre>
<pre>   /* set non-cached sections */
   for (var i = 0; i &lt; Program.cpu.memoryMap.length; i++)
   {
     memSegment = Program.cpu.memoryMap[i];
     if ((memSegment.name == "SR0") ||
         (memSegment.name == "REMOTE_LOG_MEM") ||
         (memSegment.name == "LINK_STATS_MEM") ||
         (memSegment.name == "SYSTEM_IPC_SHM_MEM") ||
         (memSegment.name == "OPENVX_SHM_MEM"))
     {
       Cache.setMarMeta(memSegment.base, memSegment.len, Cache.Mar_DISABLE);
     }
   }
</pre>
<p>If you plan to add any new non-cached DSP section, then add the same section in above code snippet in DSP_common.cfg.
</p><p>&lt;2&gt; IPU<br />
Refer below files which set the AMMU of IPU to configure MMU and Cache settings
</p>
<ol><li>/vision_sdk/links_fw/src/rtos/bios_app_common/tdaXxx/ipu1_0/Ammu1_bios.cfg or Ammu1_linux.cfg</li>
<li>/vision_sdk/links_fw/src/rtos/bios_app_common /tdaXxx/ipu2/Ammu2_bios.cfg or Ammu2_linux.cfg</li></ol>
<ul><li>Map program code/data &amp; other cached memory into ammu (cacheable) by AMMU.largePages[1]</li>
<li>Map SR_0 &amp; other non-cached data memory into ammu (non-cacheable) by AMMU.largePages[2]</li></ul>
<p>Note: Only for TDA3x, IPU1 AMMU setting is done in SBL.
<br />
Refer /vision_sdk/links_fw/src/rtos/bios_app_common/tda3xx/ipu1_0/Ammu1_bios.cfg,
</p>
<pre>   AMMU.configureAmmu = false;
</pre>
<p>If configureAmmu is set to false, then AMMU setting is done in SBL.
</p><p>&lt;3&gt; EVE<br />
Refer /vision_sdk/links_fw/src/rtos/bios_app_common/tda2xx/eve_common/tlb_config_eve_common.c for EVE memory mapping by programming the TLB registers, each TLB can map a max of 16MB contiguous region and 16MB aligned.
<br />
No changes required in this file as it has been taken care automatically.
</p><p>&lt;4&gt; A15 (Bios)<br />
If A15 running Bios, then /vision_sdk/links_fw/src/rtos/bios_app_common/tda2xx/a15_0/ a15_0.cfg does the MMU &amp; cache configurations,
</p>
<pre>   Mmu.setSecondLevelDescMeta();
</pre>
<p><br />
</p>
<h4><span class="mw-headline" id="Modify_default_Memory_maps_of_VSDK">Modify default Memory maps of VSDK</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=18" title="Edit section: Modify default Memory maps of VSDK">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Please revisit &amp; modify the list of below files (as required)
</p><p><b>List of VSDK files</b>
<br />
</p><p>&lt;1&gt;<br />
</p><p>/vision_sdk/apps/build/tdaxxx/mem_segment_definition_&lt;OS&gt;.xs.<br />
A single file that configures the entire memory map of all cores in the SoC,  and the major file to be modified if you want to make changes in VSDK memory map. This file defines all the memory sections for IPU, DSP, EVE, A15 and other heaps such as SR1, SR0 etc. Below a sample section,
</p>
<pre> DSP1_START_ADDR           = 0x99000000;
 DSP1_CODE_SIZE              = 2*MB;
 DSP1_DATA_SIZE              = 24*MB;
 ………………………………………………………….
 ………………………………………………………….
 DSP1_CODE_ADDR              = DSP1_START_ADDR;
 DSP1_DATA_ADDR              = DSP1_CODE_ADDR        + DSP1_CODE_SIZE;
 ………………………………………………………….
 ………………………………………………………….
</pre>
<pre> function getMemSegmentDefinition_external(core)
 {
   memory[index++] = ["DSP1_CODE_MEM", {
   comment&#160;: "DSP1_CODE_MEM",
   name   &#160;: "DSP1_CODE_MEM",
   base   &#160;: DSP1_CODE_ADDR,
   len    &#160;: DSP1_CODE_SIZE
   }];
   ………………………………………………………….
   ………………………………………………………….
 }
</pre>
<p>If you add any new memory section and, the data/code corresponding to that can be placed into the section by adding Program.sectMap[] in the appropriate /vision_sdk/links_fw/src/rtos/bios_app_common/tdaxxx/&lt;cpu&gt;/&lt;cpu&gt;.cfg file.<br />
For example, /vision_sdk/links_fw/src/rtos/bios_app_common/tda2xx/dsp1/Dsp1.cfg is the file for DSP1 of TDA2x, and below code place “bss:extMemNonCache:ipcShm” into the memory section “SYSTEM_IPC_SHM_MEM”
</p>
<pre> Program.sectMap[".bss:extMemNonCache:ipcShm"] = "SYSTEM_IPC_SHM_MEM";
 Program.sectMap[".bss:extMemNonCache:linkStats"] = "LINK_STATS_MEM";
</pre>
<p>Same apply for all cores like IPU1-0, IPU1-1, IPU2, A15, DSP1-2 and EVE1-4 of TDA2x, TDA2Px, TDA2Ex and TDA3x.
</p><p>The .xs file to look at depends on SoC, A15 OS and DDR memory config selected; here is a list of default memory map of VSDK 3.1.0.0
</p>
<table class="wikitable">

<tbody><tr>
<th>Header text</th>
<th>A15 OS</th>
<th>DDR config</th>
<th>.xs file
</th></tr>
<tr>
<td>TDA2XX_BUILD</td>
<td>Bios</td>
<td>TDA2XX_512MB_DDR</td>
<td>vision_sdk/apps/build/tda2xx/mem_segment_definition_bios.xs
</td></tr>
<tr>
<td>TDA2XX_BUILD</td>
<td>Linux</td>
<td>TDA2XX_1024MB_DDR</td>
<td>vision_sdk/ apps/build/tda2xx/mem_segment_definition_linux.xs
</td></tr>
<tr>
<td>TDA3XX_BUILD</td>
<td>NA</td>
<td>TDA3XX_128MB_DDR</td>
<td>vision_sdk/ apps/build/tda3xx/mem_segment_definition_128mb.xs
</td></tr>
<tr>
<td>TDA3XX_BUILD</td>
<td>NA</td>
<td>TDA3XX_512MB_DDR</td>
<td>vision_sdk/ apps/build/tda3xx/mem_segment_definition_512mb.xs
</td></tr>
<tr>
<td>TDA2EX_BUILD</td>
<td>Bios</td>
<td>TDA2EX_512MB_DDR</td>
<td>vision_sdk/ apps/build/tda2ex/mem_segment_definition_bios.xs
</td></tr>
<tr>
<td>TDA2EX_BUILD</td>
<td>Linux</td>
<td>TDA2EX_1024MB_DDR</td>
<td>vision_sdk/ apps/build/tda2ex/mem_segment_definition_linux.xs
</td></tr>
<tr>
<td>TDA2PX_BUILD</td>
<td>Bios</td>
<td>TDA2PX_512MB_DDR</td>
<td>vision_sdk/apps/build/tda2px/mem_segment_definition_bios.xs
</td></tr>
<tr>
<td>TDA2PX_BUILD</td>
<td>Linux</td>
<td>TDA2PX_1024MB_DDR</td>
<td>vision_sdk/ apps/build/tda2px/mem_segment_definition_linux.xs
</td></tr></tbody></table>
<p>Modify “start address”, “size” or even add/remove a memory section to change the memory map as per your requirement.
</p><p><br />
&lt;2&gt;<br />
/vision_sdk/links_fw/src/rtos/utils_common/include/utils_mem_cfg.h
<br />
This file defines the size of major internal memory heaps, and these sizes need to be in sync with above .xs file. The memory allocation utility/API refers this file for the heap size. Any modification of these heap size to be updated in both utils_mem_cfg.h &amp; mem_segment_definition_&lt;OS&gt;.xs file.
</p>
<pre> #define UTILS_MEM_HEAP_L2_SIZE  (224*1024) – DSP internal memory (SRAM)
 #define UTILS_MEM_HEAP_L2_SIZE  (24*1024) - EVE internal memory (SRAM)
 #define UTILS_MEM_HEAP_OCMC_SIZE        (512*1024) – Shared OCMC internal memory
 #define UTILS_MEM_HEAP_DDR_CACHED_SIZE      (256*1024*1024) – Shared cached DDR heap memory.
</pre>
<p>&lt;3&gt;<br />
/vision_sdk/links_fw/src/rtos/links_ipu/system/system_bsp_init.c (vpsInitPrms.virtBaseAddr &amp; vpsInitPrms.physBaseAddr translation)<br />
</p>
<pre>    /* This one to one mapping is required for the 1GB builds */
    vpsInitPrms.virtBaseAddr = 0x80000000U;
    vpsInitPrms.physBaseAddr = 0x80000000U;
    /* if Virtual address&#160;!= Physical address then enable translation */
    vpsInitPrms.isAddrTransReq = FALSE;
</pre>
<pre>    /* This one to one mapping is required for the 512MB builds */
    vpsInitPrms.virtBaseAddr = 0xA0000000U;
    vpsInitPrms.physBaseAddr = 0x80000000U;
    /* if Virtual address&#160;!= Physical address then enable translation */
    vpsInitPrms.isAddrTransReq = TRUE;
</pre>
<p>&lt;4&gt;<br />
/vision_sdk/links_fw/src/rtos/bios_app_common/tda2xx/ipu1_0/Ammu1_bios.cfg or Ammu1_linux.cfg (if you modify the IPU1 memory map)
<br />
/vision_sdk/links_fw/src/rtos/bios_app_common/tda2xx/ipu2/Ammu2_bios.cfg or Ammu2_linux.cfg (if you modify the IPU2 memory map)
<br />
This file set IPU subsystem (core 0 and core 1) AMMU and Cache configurations. IPU can access only the memory sections mapped via AMMU. A sinle AMMU sets the memory map of both cores (core 0 &amp; core 1) of an IPU subsystem.
</p>
<pre> function init()
 {
   ………………………………………………………….
   ………………………………………………………….
   Map program code/data &amp; other cached memory into ammu (cacheable) by AMMU.largePages[1]
   Map SR_0 &amp; other non-cached data memory into ammu (non-cacheable) by AMMU.largePages[2]
   ………………………………………………………….
   ………………………………………………………….
 }
</pre>
<p>&lt;5&gt;<br />
/vision_sdk/links_fw/src/rtos/bios_app_common/tda2xx/eve_common/tlb_config_eve_common.c (if you modify any EVE1-4 memory map)
<br />
This file implements common MMU configuration for all EVE as per Vision SDK requirements
<br />
There are only 32 TLB entries in EVE, Each TBL entry can maps a max of 16MB, and need 16MB alignment,
<br />
No changes required in this file as it has been taken care automatically.
</p><p>&lt;6&gt;<br />
/vision_sdk/links_fw/include/link_api/system_vring_config.h (used only in A15 Linux Build)
<br />
Vring virtual addresses (For Start address) of IPU &amp; DSP are used by IPC, if it is changed in .XS file, same need to be updated in this system_vring_config.h also.
</p>
<pre> #ifdef BUILD_M4_0
   #define IPU_PHYS_MEM_IPC_VRING      0x9e000000	
 #endif
 #ifdef BUILD_DSP_1
   #define DSP_PHYS_MEM_IPC_VRING      0xa1000000
 #endif
 #ifdef BUILD_DSP_2
   #define DSP_PHYS_MEM_IPC_VRING      0xa3000000
 #endif 
 #ifdef BUILD_M4_2
   #define IPU_PHYS_MEM_IPC_VRING      0x99000000
 #endif
</pre>
<p>&lt;7&gt;<br />
/vision_sdk/links_fw/src/hlos/osa/include/osa_mem_map.h (Build time generated file, used only in A15 Linux Build)
<br />
This is an auto generated file from [gen_system_mem_map.xs], please check and confirm the entries in osa_mem_map.h is matching with .XS file or the MAP file
</p>
<pre> #define SR0_ADDR    0xa0100000
 #define SR0_SIZE    0x100000
 #define SYSTEM_IPC_SHM_MEM_ADDR    0xa02c0000
 #define SYSTEM_IPC_SHM_MEM_SIZE    0x80000
 #define REMOTE_LOG_MEM_ADDR       0xa0200000
 #define REMOTE_LOG_MEM_SIZE       0x40000
 #define SR1_FRAME_BUFFER_MEM_ADDR 0x84203000
 #define SR1_FRAME_BUFFER_MEM_SIZE 0xfa00000
 #define SR2_FRAME_BUFFER_MEM_ADDR 0xa9000000
 #define SR2_FRAME_BUFFER_MEM_SIZE 0x4000000
 #define OPENVX_OBJ_DESC_MEM_ADDR 0xa0440000
 #define OPENVX_OBJ_DESC_MEM_SIZE 0x200000
</pre>
<p>&lt;8&gt;<br />
If a newly added section has to be mapped into L2MMU of ipu/dsp by Linux and hence it needs to be added in the resource table i.e. in system_rsc_table_ipu.h or system_rsc_table_dsp.h accordingly.
<br />
/vision_sdk/links_fw/src/rtos/links_common/system/system_rsc_table_ipu.h (modify if required, used only in A15 Linux Build )
</p>
<pre> struct my_resource_table {…}
 struct my_resource_table ti_ipc_remoteproc_ResourceTable = {…}
</pre>
<p>system_rsc_table_ipu.h define the resource table entries for all IPU cores. This will be incorporated into corresponding base images, and used by the remoteproc on the host-side to allocated/reserve resources.
<br />
/vision_sdk/links_fw/src/rtos/links_common/system/system_rsc_table_dsp.h (modify if required, used only in A15 Linux Build)
</p>
<pre> struct my_resource_table {…}
 struct my_resource_table ti_ipc_remoteproc_ResourceTable = {…}
</pre>
<p>system_rsc_table_dsp.h define the resource table entries for all DSP cores. This will be incorporated into corresponding base images, and used by the remoteproc on the host-side to allocated/reserve resources.
</p><p>&lt;9&gt;<br />
/vision_sdk/links_fw/src/rtos/bios_app_common/tdaxxx/&lt;ipu2 or ipu1&gt;/gen_system_mem_map.xs (only for Linux/HLOS build, This file auto generates a .h file using XDC varaiables defined in mem_segment_definition_&lt;OS&gt;.xs
<br />
Change this file only when you want to create a 512MB or &lt;512MB Linux memory map
</p><p><br />
<b>List of Linux Kernel files</b>
<br />
</p><p>&lt;1&gt;<br />
/ti_components/os_tools/kernel/omap/arch/arm/boot/dts/dra7-evm-infoadas.dts (for TDA2x only)
<br />
Modify the start address of IPU1, IPU2, DSP1, DSP2 or CMEM, if any of this is changed in the memory map,
</p>
<pre> /* Update the CMA regions for Vision SDK binaries */
 &amp;ipu2_cma_pool {
    reg = &lt;0x0 0x99000000 0x0 0x5000000&gt;;
 };
 &amp;dsp1_cma_pool {
    reg = &lt;0x0 0xa1000000 0x0 0x2000000&gt;;
 };
 &amp;ipu1_cma_pool {
    reg = &lt;0x0 0x9e000000 0x0 0x2000000&gt;;
 };
 &amp;dsp2_cma_pool {
    reg = &lt;0x0 0xa3000000 0x0 0x2000000&gt;;
 };
</pre>
<p>This file reserves the memory for SR1, SR0, CMEM and EVE data/code memory sections and the size. Additional memory regions required for Vision SDK Keep this in sync with VSDK apps/build/tda2xx/mem_segment_definition_linux.xs
</p>
<pre> &amp;reserved_mem {
   cmem_ocmc: cmem@40300000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0x40300000 0x0 0x300000&gt;;
     sram = &lt;&amp;ocmcram1&gt;;
     no-map;
     status = "okay";
   };
   cmem_pool: cmem@A9000000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0xA9000000 0x0 0x4000000&gt;;
     no-map;
     status = "okay";
   };
   vsdk_sr1_mem: vsdk_sr1_mem@84000000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0x84000000 0x0 0x10000000&gt;;
     status = "okay";
   };
   vsdk_sr0_mem: vsdk_sr0_mem@A0000000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0xA0000000 0x0 0x1000000&gt;;
     status = "okay";
   };
   vsdk_eve_mem: vsdk_eve_mem@A5000000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0xA5000000 0x0 0x4000000&gt;;
     status = "okay";
   };
 };
</pre>
<p>&lt;2&gt;<br />
/ti_components/os_tools/kernel/omap/arch/arm/boot/dts/dra72-evm-infoadas.dts (for TDA2Ex only)
<br />
Modify the start address of IPU1, IPU2, DSP1 or CMEM, if any of this is changed in the memory map,
</p>
<pre> /* Update the CMA regions for Vision SDK binaries */
 &amp;ipu2_cma_pool {
   reg = &lt;0x0 0x99000000 0x0 0x5000000&gt;;
 };
 &amp;dsp1_cma_pool {
   reg = &lt;0x0 0xa1000000 0x0 0x2000000&gt;;
 };
 &amp;ipu1_cma_pool {
   reg = &lt;0x0 0x9e000000 0x0 0x2000000&gt;;
 };
</pre>
<p>This file reserves the memory for SR1, SR0 and CMEM sections and the size. Additional memory regions required for Vision SDK Keep this in sync with VSDK apps/build/tda2Ex/mem_segment_definition_linux.xs
</p>
<pre> &amp;reserved_mem {
   cmem_ocmc: cmem@40300000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0x40300000 0x0 0x300000&gt;;
     sram = &lt;&amp;ocmcram1&gt;;
     no-map;
     status = "okay";
   };
   cmem_pool: cmem@A9000000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0xA9000000 0x0 0x4000000&gt;;
     no-map;
     status = "okay";
   };
   vsdk_sr1_mem: vsdk_sr1_mem@84000000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0x84000000 0x0 0x10000000&gt;;
     status = "okay";
   };
   vsdk_sr0_mem: vsdk_sr0_mem@A0000000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0xA0000000 0x0 0x1000000&gt;;
     status = "okay";
   };
 };
</pre>
<p>&lt;3&gt;<br />
/ti_components/os_tools/kernel/omap/arch/arm/boot/dts/dra76-evm-infoadas.dts (for TDA2Px only)
<br />
Modify the start address of IPU1, IPU2, DSP1, DSP2 or CMEM, if any of this is changed in the memory map,
</p>
<pre> /* Update the CMA regions for Vision SDK binaries */
 &amp;ipu2_cma_pool {
   reg = &lt;0x0 0x99000000 0x0 0x5000000&gt;;
 };
 &amp;dsp1_cma_pool {
   reg = &lt;0x0 0xa1000000 0x0 0x2000000&gt;;
 };
 &amp;ipu1_cma_pool {
   reg = &lt;0x0 0x9e000000 0x0 0x2000000&gt;;
 };
 &amp;dsp2_cma_pool {
   reg = &lt;0x0 0xa3000000 0x0 0x2000000&gt;;
 };
</pre>
<p>This file reserves the memory for SR1, SR0, CMEM and EVE data/code memory sections and the size. Additional memory regions required for Vision SDK Keep this in sync with VSDK apps/build/tda2Px/mem_segment_definition_linux.xs
</p>
<pre> &amp;reserved_mem {
   cmem_ocmc: cmem@40300000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0x40300000 0x0 0x300000&gt;;
     sram = &lt;&amp;ocmcram1&gt;;
     no-map;
     status = "okay";
   };
   cmem_pool: cmem@A9000000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0xA9000000 0x0 0x4000000&gt;;
     no-map;
     status = "okay";
   };
   vsdk_sr1_mem: vsdk_sr1_mem@84000000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0x84000000 0x0 0x10000000&gt;;
     status = "okay";
   };
   vsdk_sr0_mem: vsdk_sr0_mem@A0000000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0xA0000000 0x0 0x1000000&gt;;
     status = "okay";
   };
   vsdk_eve_mem: vsdk_eve_mem@A5000000 {
     compatible = "shared-dma-pool";
     reg = &lt;0x0 0xA5000000 0x0 0x4000000&gt;;
     status = "okay";
   };
 };
</pre>
<p>Clean and Rebuild Kernel &amp; VSDK.
<br />
<b>Note1:</b> If SR1 or IPU1-2 memory needs to be increased to very high value, then Move DSP1-2 or EVE1-4 out of 0xA000 0000 address space. This will avoid the need of any IPU AMMU reconfiguration.
<br />
<b>Note2:</b> To build SBL, Build appropriate secondary boot loader as per your memory configuration. Refer file /vision_sdk/build/rtos/makerules/build_sbl.mk for all valid configurations. For examples, EMIFMODE = DUAL_EMIF_1GB_512MB (default) or DUAL_EMIF_2X512MB or SINGLE_EMIF_256MB
<br />
<b>Note3:</b> In case of A15 Linux, You also need to change DMM configuration in Uboot to set the DDR configuration, i.e., the EMIF and LISA map configuration as per custom board or memory map.
</p>
<h3><span id="How_To_–_Modify_512MB_Bios_Memory_map_to_1GB_Bios_Memory_map"></span><span class="mw-headline" id="How_To_.E2.80.93_Modify_512MB_Bios_Memory_map_to_1GB_Bios_Memory_map">How To – Modify 512MB Bios Memory map to 1GB Bios Memory map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=19" title="Edit section: How To – Modify 512MB Bios Memory map to 1GB Bios Memory map">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Sample patch</b> - Assume TDA2xx build
</p><p>Subject: [PATCH] 1GB Bios memory map for TDA2x
</p>
<ul><li>All default cores enabled</li>
<li>DSP and EVE moved to the second 512MB</li></ul>
<p><br />
</p>
<div class="thumb tleft"><div class="thumbinner" style="width:182px;"><a href="https://processors.wiki.ti.com/index.php?title=Special:Upload&amp;wpDestFile=0001-1GB-Bios-memory-map-for-TDA2x.patch" class="new" title="File:0001-1GB-Bios-memory-map-for-TDA2x.patch">File:0001-1GB-Bios-memory-map-for-TDA2x.patch</a>  <div class="thumbcaption">1GB Bios memory map for TDA2x</div></div></div>
<p><br />
<br />
<br />
<br />
<br />
<br />
list of files modified in this patch<br />
</p>
<pre>apps/build/tda2xx/mem_segment_definition_bios.xs   | 53 ++++++++++++----------
build/rtos/makerules/build_sbl.mk                  |  2 +-
.../rtos/bios_app_common/tda2xx/a15_0/a15_0.cfg    |  2 +-
.../bios_app_common/tda2xx/ipu1_0/Ammu1_bios.cfg   |  6 +--
.../bios_app_common/tda2xx/ipu2/Ammu2_bios.cfg     |  6 +--
.../src/rtos/links_ipu/system/system_bsp_init.c    |  4 +-
</pre>
<p>--
</p>
<h3><span class="mw-headline" id="How_To_-_Modify_1GB_Linux_Memory_map_to_512MB_Linux_Memory_map">How To - Modify 1GB Linux Memory map to 512MB Linux Memory map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=20" title="Edit section: How To - Modify 1GB Linux Memory map to 512MB Linux Memory map">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Sample patch</b> - Assume TDA2xx build
<br />
You need below 2 patches on top of VSDK3.1
</p>
<ol><li>VSDK patch&#160;: 0001-Do-not-merge-512MB-map-for-VSDK-Linux.patch</li>
<li>Linux Kernel patch&#160;: 0001-Do-not-merge-Kernel-patch-512MB-map-for-VSDK-Linux.patch</li></ol>
<h4><span class="mw-headline" id="Sample_patch_for_TDA2xx_VSDK_files_modification">Sample patch for TDA2xx VSDK files modification</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=21" title="Edit section: Sample patch for TDA2xx VSDK files modification">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Subject: [PATCH] [vsdk.30] - TDA2x 512MB linux build
</p>
<ul><li>VSDK changes to make TDA2x 512MB linux build</li>
<li>All EVE cores and IPU1 are disabled</li></ul>
<p><br />
</p>
<div class="thumb tleft"><div class="thumbinner" style="width:182px;"><a href="https://processors.wiki.ti.com/index.php?title=Special:Upload&amp;wpDestFile=0001-Do-not-merge-512MB-map-for-VSDK-Linux.patch" class="new" title="File:0001-Do-not-merge-512MB-map-for-VSDK-Linux.patch">File:0001-Do-not-merge-512MB-map-for-VSDK-Linux.patch</a>  <div class="thumbcaption">VSDK patch for VSDK Linux 512MB memory map on TDA2x</div></div></div>
<p><br />
<br />
<br />
<br />
<br />
<br />
<br />
list of files modified in this patch<br />
</p>
<pre>apps/build/tda2xx/mem_segment_definition_linux.xs  | 70 ++++++++++++----------
apps/configs/tda2xx_evm_linux_all/cfg.mk           | 10 ++--
build/Rules.make                                   |  2 +-
links_fw/include/link_api/system_vring_config.h    | 16 ++---
links_fw/src/hlos/osa/include/osa_mem_map.h        | 15 ++---
.../tda2xx/ipu2/gen_system_mem_map.xs              |  6 +-
.../links_common/system/system_rsc_table_ipu.h     | 24 ++++++--
.../src/rtos/links_ipu/system/system_bsp_init.c    |  4 +-
</pre>
<p>--
</p>
<h4><span class="mw-headline" id="Sample_patch_for_TDA2xx_Linux_Kernel_modification">Sample patch for TDA2xx Linux Kernel modification</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=22" title="Edit section: Sample patch for TDA2xx Linux Kernel modification">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Subject: [PATCH] Linux kernel- TDA2x 512MB VSDK build
</p>
<ul><li>Changes in DRA7x infoAdas dts for 512MB VSDK linux build</li></ul>
<p><br />
</p>
<div class="thumb tleft"><div class="thumbinner" style="width:182px;"><a href="https://processors.wiki.ti.com/index.php?title=Special:Upload&amp;wpDestFile=0001-Do-not-merge-Kernel-patch-512MB-map-for-VSDK-Linux.patch" class="new" title="File:0001-Do-not-merge-Kernel-patch-512MB-map-for-VSDK-Linux.patch">File:0001-Do-not-merge-Kernel-patch-512MB-map-for-VSDK-Linux.patch</a>  <div class="thumbcaption">Linux Kernel patch for VSDK Linux 512MB memory map on TDA2x</div></div></div>
<p><br />
<br />
<br />
<br />
<br />
<br />
<br />
list of files modified in this patch<br />
</p>
<pre>arch/arm/boot/dts/dra7-evm-infoadas.dts | 22 +++++++++++-----------
</pre>
<p>--
</p>
<h2><span class="mw-headline" id="Revision_History"><b>Revision History</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;section=23" title="Edit section: Revision History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">

<tbody><tr>
<th>Version #</th>
<th>date</th>
<th>Author</th>
<th>Revision History
</th></tr>
<tr>
<td>0.1</td>
<td>26/12/2016</td>
<td>Shiju S</td>
<td>First draft
</td></tr>
<tr>
<td>0.2</td>
<td>28/6/2017</td>
<td>Shiju S</td>
<td>Updated for VSDK3.0
</td></tr>
<tr>
<td>0.3</td>
<td>16/10/2017</td>
<td>Shiju S</td>
<td>Updated for VSDK3.1
</td></tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>
</td></tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>
</td></tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>
</td></tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>
</td></tr></tbody></table>

<!-- 
NewPP limit report
Cached time: 20201130101321
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.090 seconds
Real time usage: 0.091 seconds
Preprocessor visited node count: 176/1000000
Preprocessor generated node count: 266/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:45794-0!canonical and timestamp 20201130101321 and revision id 231908
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="../File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>VSDK/VisionSDK UserGuide MemoryMap</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>VSDK/VisionSDK UserGuide MemoryMap</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>VSDK/VisionSDK UserGuide MemoryMap</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>VSDK/VisionSDK UserGuide MemoryMap</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>VSDK/VisionSDK UserGuide MemoryMap</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>VSDK/VisionSDK UserGuide MemoryMap</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>VSDK/VisionSDK UserGuide MemoryMap</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>VSDK/VisionSDK UserGuide MemoryMap</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>VSDK/VisionSDK UserGuide MemoryMap</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="../File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;oldid=231908">https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;oldid=231908</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="../Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="../Category_Advanced_Driver_Assistance_Systems_(ADAS).html" title="Category:Advanced Driver Assistance Systems (ADAS)">Advanced Driver Assistance Systems (ADAS)</a></li><li><a href="https://processors.wiki.ti.com/index.php?title=Category:Pages_with_broken_file_links&amp;action=edit&amp;redlink=1" class="new" title="Category:Pages with broken file links (page does not exist)">Pages with broken file links</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=VSDK%2FVisionSDK+UserGuide+MemoryMap" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="../Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="VisionSDK_UserGuide_MemoryMap.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="VisionSDK_UserGuide_MemoryMap.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="../Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="../Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="../Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="../Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="../Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="../Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="../Special_WhatLinksHere/VSDK/VisionSDK_UserGuide_MemoryMap.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="../Special_RecentChangesLinked/VSDK/VisionSDK_UserGuide_MemoryMap.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="../Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;oldid=231908" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=VSDK/VisionSDK_UserGuide_MemoryMap&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 15 November 2017, at 02:07.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="../Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="../Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="../Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="../Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.090","walltime":"0.091","ppvisitednodes":{"value":176,"limit":1000000},"ppgeneratednodes":{"value":266,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201130101321","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":226});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/VSDK/VisionSDK_UserGuide_MemoryMap by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 11:41:57 GMT -->
</html>
