XSG_core_config	xps:xsg	hw_sys	ROACH2:sx475t
XSG_core_config	xps:xsg	clk_src	adc0_clk
XSG_core_config	xps:xsg	roach_clk_src	adc0_clk
XSG_core_config	xps:xsg	roach2_clk_src	adc0_clk
XSG_core_config	xps:xsg	mkdig_clk_src	sys_clk
XSG_core_config	xps:xsg	clk_rate	175
XSG_core_config	xps:xsg	sample_period	1
XSG_core_config	xps:xsg	synthesis_tool	XST
snap_0/snapshot/bram	xps:bram	arith_type	Unsigned
snap_0/snapshot/bram	xps:bram	addr_width	14
snap_0/snapshot/bram	xps:bram	data_width	128
snap_0/snapshot/bram	xps:bram	reg_prim_output	on
snap_0/snapshot/bram	xps:bram	reg_core_output	on
snap_0/snapshot/bram	xps:bram	optimization	Minimum_Area
snap_0/snapshot/bram	xps:bram	data_bin_pt	0
snap_0/snapshot/bram	xps:bram	init_vals	[0:2^10-1]
snap_0/snapshot/bram	xps:bram	sample_rate	1
snap_1/snapshot/bram	xps:bram	arith_type	Unsigned
snap_1/snapshot/bram	xps:bram	addr_width	14
snap_1/snapshot/bram	xps:bram	data_width	128
snap_1/snapshot/bram	xps:bram	reg_prim_output	on
snap_1/snapshot/bram	xps:bram	reg_core_output	on
snap_1/snapshot/bram	xps:bram	optimization	Minimum_Area
snap_1/snapshot/bram	xps:bram	data_bin_pt	0
snap_1/snapshot/bram	xps:bram	init_vals	[0:2^10-1]
snap_1/snapshot/bram	xps:bram	sample_rate	1
fft_ctrl	xps:sw_reg	io_dir	From\_Processor
fft_ctrl	xps:sw_reg	io_delay	0
fft_ctrl	xps:sw_reg	sample_period	1
fft_ctrl	xps:sw_reg	names	reg
fft_ctrl	xps:sw_reg	bitwidths	32
fft_ctrl	xps:sw_reg	bin_pts	0
fft_ctrl	xps:sw_reg	arith_types	0
fft_ctrl	xps:sw_reg	sim_port	on
fft_ctrl	xps:sw_reg	show_format	off
gain_ctrl	xps:sw_reg	io_dir	From\_Processor
gain_ctrl	xps:sw_reg	io_delay	0
gain_ctrl	xps:sw_reg	sample_period	1
gain_ctrl	xps:sw_reg	names	reg
gain_ctrl	xps:sw_reg	bitwidths	32
gain_ctrl	xps:sw_reg	bin_pts	0
gain_ctrl	xps:sw_reg	arith_types	0
gain_ctrl	xps:sw_reg	sim_port	on
gain_ctrl	xps:sw_reg	show_format	off
master_ctrl	xps:sw_reg	io_dir	From\_Processor
master_ctrl	xps:sw_reg	io_delay	0
master_ctrl	xps:sw_reg	sample_period	1
master_ctrl	xps:sw_reg	names	reg
master_ctrl	xps:sw_reg	bitwidths	32
master_ctrl	xps:sw_reg	bin_pts	0
master_ctrl	xps:sw_reg	arith_types	0
master_ctrl	xps:sw_reg	sim_port	on
master_ctrl	xps:sw_reg	show_format	off
master_status	xps:sw_reg	io_dir	To\_Processor
master_status	xps:sw_reg	io_delay	0
master_status	xps:sw_reg	sample_period	1
master_status	xps:sw_reg	names	reg
master_status	xps:sw_reg	bitwidths	32
master_status	xps:sw_reg	bin_pts	0
master_status	xps:sw_reg	arith_types	0
master_status	xps:sw_reg	sim_port	on
master_status	xps:sw_reg	show_format	off
snap_0/snapshot/ctrl	xps:sw_reg	io_dir	From\_Processor
snap_0/snapshot/ctrl	xps:sw_reg	io_delay	0
snap_0/snapshot/ctrl	xps:sw_reg	sample_period	1
snap_0/snapshot/ctrl	xps:sw_reg	names	reg
snap_0/snapshot/ctrl	xps:sw_reg	bitwidths	32
snap_0/snapshot/ctrl	xps:sw_reg	bin_pts	0
snap_0/snapshot/ctrl	xps:sw_reg	arith_types	0
snap_0/snapshot/ctrl	xps:sw_reg	sim_port	on
snap_0/snapshot/ctrl	xps:sw_reg	show_format	off
snap_0/snapshot/status	xps:sw_reg	io_dir	To\_Processor
snap_0/snapshot/status	xps:sw_reg	io_delay	0
snap_0/snapshot/status	xps:sw_reg	sample_period	1
snap_0/snapshot/status	xps:sw_reg	names	reg
snap_0/snapshot/status	xps:sw_reg	bitwidths	32
snap_0/snapshot/status	xps:sw_reg	bin_pts	0
snap_0/snapshot/status	xps:sw_reg	arith_types	0
snap_0/snapshot/status	xps:sw_reg	sim_port	on
snap_0/snapshot/status	xps:sw_reg	show_format	off
snap_1/snapshot/ctrl	xps:sw_reg	io_dir	From\_Processor
snap_1/snapshot/ctrl	xps:sw_reg	io_delay	0
snap_1/snapshot/ctrl	xps:sw_reg	sample_period	1
snap_1/snapshot/ctrl	xps:sw_reg	names	reg
snap_1/snapshot/ctrl	xps:sw_reg	bitwidths	32
snap_1/snapshot/ctrl	xps:sw_reg	bin_pts	0
snap_1/snapshot/ctrl	xps:sw_reg	arith_types	0
snap_1/snapshot/ctrl	xps:sw_reg	sim_port	on
snap_1/snapshot/ctrl	xps:sw_reg	show_format	off
snap_1/snapshot/status	xps:sw_reg	io_dir	To\_Processor
snap_1/snapshot/status	xps:sw_reg	io_delay	0
snap_1/snapshot/status	xps:sw_reg	sample_period	1
snap_1/snapshot/status	xps:sw_reg	names	reg
snap_1/snapshot/status	xps:sw_reg	bitwidths	32
snap_1/snapshot/status	xps:sw_reg	bin_pts	0
snap_1/snapshot/status	xps:sw_reg	arith_types	0
snap_1/snapshot/status	xps:sw_reg	sim_port	on
snap_1/snapshot/status	xps:sw_reg	show_format	off
tengbe_a/ctrl	xps:sw_reg	io_dir	From\_Processor
tengbe_a/ctrl	xps:sw_reg	io_delay	0
tengbe_a/ctrl	xps:sw_reg	sample_period	1
tengbe_a/ctrl	xps:sw_reg	names	reg
tengbe_a/ctrl	xps:sw_reg	bitwidths	32
tengbe_a/ctrl	xps:sw_reg	bin_pts	0
tengbe_a/ctrl	xps:sw_reg	arith_types	0
tengbe_a/ctrl	xps:sw_reg	sim_port	on
tengbe_a/ctrl	xps:sw_reg	show_format	off
tengbe_a/ip	xps:sw_reg	io_dir	From\_Processor
tengbe_a/ip	xps:sw_reg	io_delay	0
tengbe_a/ip	xps:sw_reg	sample_period	1
tengbe_a/ip	xps:sw_reg	names	reg
tengbe_a/ip	xps:sw_reg	bitwidths	32
tengbe_a/ip	xps:sw_reg	bin_pts	0
tengbe_a/ip	xps:sw_reg	arith_types	0
tengbe_a/ip	xps:sw_reg	sim_port	on
tengbe_a/ip	xps:sw_reg	show_format	off
tengbe_a/port	xps:sw_reg	io_dir	From\_Processor
tengbe_a/port	xps:sw_reg	io_delay	0
tengbe_a/port	xps:sw_reg	sample_period	1
tengbe_a/port	xps:sw_reg	names	reg
tengbe_a/port	xps:sw_reg	bitwidths	32
tengbe_a/port	xps:sw_reg	bin_pts	0
tengbe_a/port	xps:sw_reg	arith_types	0
tengbe_a/port	xps:sw_reg	sim_port	on
tengbe_a/port	xps:sw_reg	show_format	off
tengbe_a/software_register	xps:sw_reg	io_dir	To\_Processor
tengbe_a/software_register	xps:sw_reg	io_delay	0
tengbe_a/software_register	xps:sw_reg	sample_period	1
tengbe_a/software_register	xps:sw_reg	names	reg
tengbe_a/software_register	xps:sw_reg	bitwidths	32
tengbe_a/software_register	xps:sw_reg	bin_pts	0
tengbe_a/software_register	xps:sw_reg	arith_types	0
tengbe_a/software_register	xps:sw_reg	sim_port	on
tengbe_a/software_register	xps:sw_reg	show_format	off
tengbe_b/ctrl	xps:sw_reg	io_dir	From\_Processor
tengbe_b/ctrl	xps:sw_reg	io_delay	0
tengbe_b/ctrl	xps:sw_reg	sample_period	1
tengbe_b/ctrl	xps:sw_reg	names	reg
tengbe_b/ctrl	xps:sw_reg	bitwidths	32
tengbe_b/ctrl	xps:sw_reg	bin_pts	0
tengbe_b/ctrl	xps:sw_reg	arith_types	0
tengbe_b/ctrl	xps:sw_reg	sim_port	on
tengbe_b/ctrl	xps:sw_reg	show_format	off
tengbe_b/ip	xps:sw_reg	io_dir	From\_Processor
tengbe_b/ip	xps:sw_reg	io_delay	0
tengbe_b/ip	xps:sw_reg	sample_period	1
tengbe_b/ip	xps:sw_reg	names	reg
tengbe_b/ip	xps:sw_reg	bitwidths	32
tengbe_b/ip	xps:sw_reg	bin_pts	0
tengbe_b/ip	xps:sw_reg	arith_types	0
tengbe_b/ip	xps:sw_reg	sim_port	on
tengbe_b/ip	xps:sw_reg	show_format	off
tengbe_b/port	xps:sw_reg	io_dir	From\_Processor
tengbe_b/port	xps:sw_reg	io_delay	0
tengbe_b/port	xps:sw_reg	sample_period	1
tengbe_b/port	xps:sw_reg	names	reg
tengbe_b/port	xps:sw_reg	bitwidths	32
tengbe_b/port	xps:sw_reg	bin_pts	0
tengbe_b/port	xps:sw_reg	arith_types	0
tengbe_b/port	xps:sw_reg	sim_port	on
tengbe_b/port	xps:sw_reg	show_format	off
tengbe_b/software_register	xps:sw_reg	io_dir	To\_Processor
tengbe_b/software_register	xps:sw_reg	io_delay	0
tengbe_b/software_register	xps:sw_reg	sample_period	1
tengbe_b/software_register	xps:sw_reg	names	reg
tengbe_b/software_register	xps:sw_reg	bitwidths	32
tengbe_b/software_register	xps:sw_reg	bin_pts	0
tengbe_b/software_register	xps:sw_reg	arith_types	0
tengbe_b/software_register	xps:sw_reg	sim_port	on
tengbe_b/software_register	xps:sw_reg	show_format	off
unix_time0	xps:sw_reg	io_dir	From\_Processor
unix_time0	xps:sw_reg	io_delay	0
unix_time0	xps:sw_reg	sample_period	1
unix_time0	xps:sw_reg	names	reg
unix_time0	xps:sw_reg	bitwidths	32
unix_time0	xps:sw_reg	bin_pts	0
unix_time0	xps:sw_reg	arith_types	0
unix_time0	xps:sw_reg	sim_port	on
unix_time0	xps:sw_reg	show_format	off
tengbe_a/core	xps:tengbe_v2	flavour	sfp+
tengbe_a/core	xps:tengbe_v2	slot	0
tengbe_a/core	xps:tengbe_v2	port_r1	0
tengbe_a/core	xps:tengbe_v2	port_r2_cx4	0
tengbe_a/core	xps:tengbe_v2	port_r2_sfpp	0
tengbe_a/core	xps:tengbe_v2	rx_dist_ram	off
tengbe_a/core	xps:tengbe_v2	large_frames	on
tengbe_a/core	xps:tengbe_v2	show_param	on
tengbe_a/core	xps:tengbe_v2	pre_emph_r2	0.74
tengbe_a/core	xps:tengbe_v2	pre_emph	3
tengbe_a/core	xps:tengbe_v2	post_emph_r2	0.18
tengbe_a/core	xps:tengbe_v2	rxeqmix_r2	7
tengbe_a/core	xps:tengbe_v2	swing_r2	940
tengbe_a/core	xps:tengbe_v2	swing	800
tengbe_a/core	xps:tengbe_v2	fab_en	on
tengbe_a/core	xps:tengbe_v2	fab_mac	20015998304256
tengbe_a/core	xps:tengbe_v2	fab_ip	167774978
tengbe_a/core	xps:tengbe_v2	fab_udp	4000
tengbe_a/core	xps:tengbe_v2	fab_gate	1
tengbe_a/core	xps:tengbe_v2	cpu_rx_en	off
tengbe_a/core	xps:tengbe_v2	cpu_tx_en	on
tengbe_a/core	xps:tengbe_v2	ttl	255
tengbe_a/core	xps:tengbe_v2	promisc_mode	off
tengbe_a/core	xps:tengbe_v2	debug_ctr_width	16
tengbe_a/core	xps:tengbe_v2	txctr	off
tengbe_a/core	xps:tengbe_v2	txerrctr	off
tengbe_a/core	xps:tengbe_v2	txerrctr_len	100
tengbe_a/core	xps:tengbe_v2	txofctr	off
tengbe_a/core	xps:tengbe_v2	txfullctr	off
tengbe_a/core	xps:tengbe_v2	txvldctr	off
tengbe_a/core	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
tengbe_a/core	xps:tengbe_v2	rxctr	off
tengbe_a/core	xps:tengbe_v2	rxerrctr	off
tengbe_a/core	xps:tengbe_v2	rxerrctr_len	100
tengbe_a/core	xps:tengbe_v2	rxofctr	off
tengbe_a/core	xps:tengbe_v2	rxbadctr	off
tengbe_a/core	xps:tengbe_v2	rxvldctr	off
tengbe_a/core	xps:tengbe_v2	rxeofctr	off
tengbe_a/core	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
tengbe_b/core	xps:tengbe_v2	flavour	sfp+
tengbe_b/core	xps:tengbe_v2	slot	0
tengbe_b/core	xps:tengbe_v2	port_r1	0
tengbe_b/core	xps:tengbe_v2	port_r2_cx4	0
tengbe_b/core	xps:tengbe_v2	port_r2_sfpp	1
tengbe_b/core	xps:tengbe_v2	rx_dist_ram	off
tengbe_b/core	xps:tengbe_v2	large_frames	on
tengbe_b/core	xps:tengbe_v2	show_param	on
tengbe_b/core	xps:tengbe_v2	pre_emph_r2	0.74
tengbe_b/core	xps:tengbe_v2	pre_emph	3
tengbe_b/core	xps:tengbe_v2	post_emph_r2	0.18
tengbe_b/core	xps:tengbe_v2	rxeqmix_r2	7
tengbe_b/core	xps:tengbe_v2	swing_r2	940
tengbe_b/core	xps:tengbe_v2	swing	800
tengbe_b/core	xps:tengbe_v2	fab_en	on
tengbe_b/core	xps:tengbe_v2	fab_mac	20015998304256
tengbe_b/core	xps:tengbe_v2	fab_ip	167774978
tengbe_b/core	xps:tengbe_v2	fab_udp	4000
tengbe_b/core	xps:tengbe_v2	fab_gate	1
tengbe_b/core	xps:tengbe_v2	cpu_rx_en	off
tengbe_b/core	xps:tengbe_v2	cpu_tx_en	on
tengbe_b/core	xps:tengbe_v2	ttl	255
tengbe_b/core	xps:tengbe_v2	promisc_mode	off
tengbe_b/core	xps:tengbe_v2	debug_ctr_width	16
tengbe_b/core	xps:tengbe_v2	txctr	off
tengbe_b/core	xps:tengbe_v2	txerrctr	off
tengbe_b/core	xps:tengbe_v2	txerrctr_len	100
tengbe_b/core	xps:tengbe_v2	txofctr	off
tengbe_b/core	xps:tengbe_v2	txfullctr	off
tengbe_b/core	xps:tengbe_v2	txvldctr	off
tengbe_b/core	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
tengbe_b/core	xps:tengbe_v2	rxctr	off
tengbe_b/core	xps:tengbe_v2	rxerrctr	off
tengbe_b/core	xps:tengbe_v2	rxerrctr_len	100
tengbe_b/core	xps:tengbe_v2	rxofctr	off
tengbe_b/core	xps:tengbe_v2	rxbadctr	off
tengbe_b/core	xps:tengbe_v2	rxvldctr	off
tengbe_b/core	xps:tengbe_v2	rxeofctr	off
tengbe_b/core	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
XSG_core_config	xps:xsg	hw_sys	ROACH2:sx475t
XSG_core_config	xps:xsg	clk_src	adc0_clk
XSG_core_config	xps:xsg	roach_clk_src	adc0_clk
XSG_core_config	xps:xsg	roach2_clk_src	adc0_clk
XSG_core_config	xps:xsg	mkdig_clk_src	sys_clk
XSG_core_config	xps:xsg	clk_rate	175
XSG_core_config	xps:xsg	sample_period	1
XSG_core_config	xps:xsg	synthesis_tool	XST
fft_wideband_real	casper:fft_wideband_real	n_streams	1
fft_wideband_real	casper:fft_wideband_real	fftsize	14
fft_wideband_real	casper:fft_wideband_real	n_inputs	4
fft_wideband_real	casper:fft_wideband_real	input_bit_width	18
fft_wideband_real	casper:fft_wideband_real	bin_pt_in	17
fft_wideband_real	casper:fft_wideband_real	coeff_bit_width	18
fft_wideband_real	casper:fft_wideband_real	unscramble	on
fft_wideband_real	casper:fft_wideband_real	async	off
fft_wideband_real	casper:fft_wideband_real	add_latency	1
fft_wideband_real	casper:fft_wideband_real	mult_latency	3
fft_wideband_real	casper:fft_wideband_real	bram_latency	3
fft_wideband_real	casper:fft_wideband_real	conv_latency	3
fft_wideband_real	casper:fft_wideband_real	input_latency	1
fft_wideband_real	casper:fft_wideband_real	biplex_direct_latency	1
fft_wideband_real	casper:fft_wideband_real	quantization	Round\_\_(unbiased:\_Even\_Values)
fft_wideband_real	casper:fft_wideband_real	overflow	Wrap
fft_wideband_real	casper:fft_wideband_real	delays_bit_limit	8
fft_wideband_real	casper:fft_wideband_real	coeffs_bit_limit	8
fft_wideband_real	casper:fft_wideband_real	coeff_sharing	off
fft_wideband_real	casper:fft_wideband_real	coeff_decimation	off
fft_wideband_real	casper:fft_wideband_real	coeff_generation	off
fft_wideband_real	casper:fft_wideband_real	cal_bits	1
fft_wideband_real	casper:fft_wideband_real	n_bits_rotation	25
fft_wideband_real	casper:fft_wideband_real	mult_spec	1
fft_wideband_real	casper:fft_wideband_real	max_fanout	4
fft_wideband_real	casper:fft_wideband_real	bitgrowth	off
fft_wideband_real	casper:fft_wideband_real	max_bits	19
fft_wideband_real	casper:fft_wideband_real	hardcode_shifts	off
fft_wideband_real	casper:fft_wideband_real	shift_schedule	[]
fft_wideband_real	casper:fft_wideband_real	dsp48_adders	off
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	n_inputs	4
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	fftsize	10
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	input_bit_width	18
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	bin_pt_in	17
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	coeff_bit_width	18
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	async	off
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	add_latency	1
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	mult_latency	3
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	bram_latency	3
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	conv_latency	3
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	quantization	Round\_\_(unbiased:\_Even\_Values)
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	overflow	Wrap
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	delays_bit_limit	8
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	coeffs_bit_limit	8
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	coeff_sharing	off
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	coeff_decimation	off
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	max_fanout	4
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	mult_spec	[1\_1\_1\_1\_1\_1\_1\_1\_1\_1]
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	bitgrowth	off
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	max_bits	19
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	hardcode_shifts	off
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	shift_schedule	[1\_1\_1\_1\_1\_1\_1\_1\_1\_1]
fft_wideband_real/fft_biplex_real_4x	casper:fft_biplex_real_4x	dsp48_adders	off
pfb_fir_real	casper:pfb_fir_real	pfbsize	14
pfb_fir_real	casper:pfb_fir_real	totaltaps	4
pfb_fir_real	casper:pfb_fir_real	windowtype	hamming
pfb_fir_real	casper:pfb_fir_real	n_inputs	4
pfb_fir_real	casper:pfb_fir_real	makebiplex	off
pfb_fir_real	casper:pfb_fir_real	bitwidthin	15
pfb_fir_real	casper:pfb_fir_real	bitwidthout	18
pfb_fir_real	casper:pfb_fir_real	coeffbitwidth	18
pfb_fir_real	casper:pfb_fir_real	coeffdistmem	off
pfb_fir_real	casper:pfb_fir_real	add_latency	1
pfb_fir_real	casper:pfb_fir_real	mult_latency	2
pfb_fir_real	casper:pfb_fir_real	bram_latency	2
pfb_fir_real	casper:pfb_fir_real	fan_latency	1
pfb_fir_real	casper:pfb_fir_real	conv_latency	1
pfb_fir_real	casper:pfb_fir_real	quantization	Round\_\_(unbiased:\_Even\_Values)
pfb_fir_real	casper:pfb_fir_real	fwidth	1
pfb_fir_real	casper:pfb_fir_real	mult_spec	2
pfb_fir_real	casper:pfb_fir_real	adder_folding	on
pfb_fir_real	casper:pfb_fir_real	adder_imp	Fabric
pfb_fir_real	casper:pfb_fir_real	coeffs_share	off
snap_0/snapshot	casper:snapshot	storage	bram
snap_0/snapshot	casper:snapshot	dram_dimm	1
snap_0/snapshot	casper:snapshot	dram_clock	200
snap_0/snapshot	casper:snapshot	nsamples	14
snap_0/snapshot	casper:snapshot	data_width	128
snap_0/snapshot	casper:snapshot	offset	off
snap_0/snapshot	casper:snapshot	circap	off
snap_0/snapshot	casper:snapshot	value	off
snap_0/snapshot	casper:snapshot	use_dsp48	on
snap_1/snapshot	casper:snapshot	storage	bram
snap_1/snapshot	casper:snapshot	dram_dimm	1
snap_1/snapshot	casper:snapshot	dram_clock	200
snap_1/snapshot	casper:snapshot	nsamples	14
snap_1/snapshot	casper:snapshot	data_width	128
snap_1/snapshot	casper:snapshot	offset	off
snap_1/snapshot	casper:snapshot	circap	off
snap_1/snapshot	casper:snapshot	value	off
snap_1/snapshot	casper:snapshot	use_dsp48	on
77777	77777	tags	casper:fft_biplex_real_4x,casper:fft_wideband_real,casper:pfb_fir_real,casper:snapshot,xps:bram,xps:sw_reg,xps:tengbe_v2,xps:xsg
77777	77777	system	he6_cres_correlator
77777	77777	builddate	16-Aug-2018\_12:40:35
77777	77777	blk	he6_cres_correlator/tengbe_b/core
77777	77777	demux	1:1
77777	77777	hardcode_shifts	off
77777	77777	hw_subsys	sx475t
77777	77777	hw_sys	ROACH2
77777	77777	map_tail	on
77777	77777	myclksrc	adc0_clk
77777	77777	myname	he6_cres_correlator/XSG_core_config
77777	77777	use_hdl	on
