#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x143e1e410 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x143e19650 .scope module, "tb_vpu_reduce" "tb_vpu_reduce" 3 13;
 .timescale -9 -12;
P_0x143e14820 .param/l "CLK" 0 3 19, +C4<00000000000000000000000000001010>;
P_0x143e14860 .param/l "DATA_WIDTH" 0 3 16, +C4<00000000000000000000000000010000>;
P_0x143e148a0 .param/l "LANES" 0 3 15, +C4<00000000000000000000000000001000>;
P_0x143e148e0 .param/l "SRAM_ADDR_W" 0 3 18, +C4<00000000000000000000000000010100>;
P_0x143e14920 .param/l "VOP_MAX" 1 3 58, C4<00100001>;
P_0x143e14960 .param/l "VOP_MIN" 1 3 59, C4<00100010>;
P_0x143e149a0 .param/l "VOP_SUM" 1 3 57, C4<00100000>;
P_0x143e149e0 .param/l "VREG_COUNT" 0 3 17, +C4<00000000000000000000000000100000>;
v0x60000394cbd0_0 .var "clk", 0 0;
v0x60000394cc60_0 .var "cmd", 127 0;
v0x60000394ccf0_0 .net "cmd_done", 0 0, L_0x60000204cd20;  1 drivers
v0x60000394cd80_0 .net "cmd_ready", 0 0, L_0x600003a49ea0;  1 drivers
v0x60000394ce10_0 .var "cmd_valid", 0 0;
v0x60000394cea0_0 .var/i "errors", 31 0;
v0x60000394cf30_0 .var/i "i", 31 0;
v0x60000394cfc0_0 .var "rst_n", 0 0;
v0x60000394d050_0 .net "sram_addr", 19 0, L_0x60000204d420;  1 drivers
v0x60000394d0e0_0 .var "sram_rdata", 127 0;
v0x60000394d170_0 .net "sram_re", 0 0, L_0x60000204d3b0;  1 drivers
v0x60000394d200_0 .var "sram_ready", 0 0;
v0x60000394d290_0 .net "sram_wdata", 127 0, L_0x60000204d490;  1 drivers
v0x60000394d320_0 .net "sram_we", 0 0, L_0x60000204d340;  1 drivers
v0x60000394d3b0_0 .var/s "val", 15 0;
S_0x143e04b10 .scope module, "dut" "vector_unit" 3 41, 4 17 0, S_0x143e19650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 128 "sram_wdata";
    .port_info 8 /INPUT 128 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14400ea00 .param/l "DATA_WIDTH" 0 4 19, +C4<00000000000000000000000000010000>;
P_0x14400ea40 .param/l "LANES" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x14400ea80 .param/l "REDUCE_STAGES" 1 4 201, +C4<00000000000000000000000000000011>;
P_0x14400eac0 .param/l "SRAM_ADDR_W" 0 4 21, +C4<00000000000000000000000000010100>;
P_0x14400eb00 .param/l "S_DECODE" 1 4 112, C4<001>;
P_0x14400eb40 .param/l "S_DONE" 1 4 117, C4<110>;
P_0x14400eb80 .param/l "S_EXECUTE" 1 4 113, C4<010>;
P_0x14400ebc0 .param/l "S_IDLE" 1 4 111, C4<000>;
P_0x14400ec00 .param/l "S_MEM_WAIT" 1 4 114, C4<011>;
P_0x14400ec40 .param/l "S_REDUCE" 1 4 115, C4<100>;
P_0x14400ec80 .param/l "S_WRITEBACK" 1 4 116, C4<101>;
P_0x14400ecc0 .param/l "VOP_ADD" 1 4 78, C4<00000001>;
P_0x14400ed00 .param/l "VOP_BCAST" 1 4 92, C4<00110010>;
P_0x14400ed40 .param/l "VOP_GELU" 1 4 83, C4<00010001>;
P_0x14400ed80 .param/l "VOP_LOAD" 1 4 90, C4<00110000>;
P_0x14400edc0 .param/l "VOP_MADD" 1 4 81, C4<00000100>;
P_0x14400ee00 .param/l "VOP_MAX" 1 4 88, C4<00100001>;
P_0x14400ee40 .param/l "VOP_MIN" 1 4 89, C4<00100010>;
P_0x14400ee80 .param/l "VOP_MOV" 1 4 93, C4<00110011>;
P_0x14400eec0 .param/l "VOP_MUL" 1 4 80, C4<00000011>;
P_0x14400ef00 .param/l "VOP_RELU" 1 4 82, C4<00010000>;
P_0x14400ef40 .param/l "VOP_SIGMOID" 1 4 85, C4<00010011>;
P_0x14400ef80 .param/l "VOP_SILU" 1 4 84, C4<00010010>;
P_0x14400efc0 .param/l "VOP_STORE" 1 4 91, C4<00110001>;
P_0x14400f000 .param/l "VOP_SUB" 1 4 79, C4<00000010>;
P_0x14400f040 .param/l "VOP_SUM" 1 4 87, C4<00100000>;
P_0x14400f080 .param/l "VOP_TANH" 1 4 86, C4<00010100>;
P_0x14400f0c0 .param/l "VOP_ZERO" 1 4 94, C4<00110100>;
P_0x14400f100 .param/l "VREG_COUNT" 0 4 20, +C4<00000000000000000000000000100000>;
L_0x60000204cc40 .functor BUFZ 128, L_0x600003a49c20, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000204ccb0 .functor BUFZ 128, L_0x600003a49d60, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000204cd20 .functor BUFZ 1, v0x60000394b2a0_0, C4<0>, C4<0>, C4<0>;
L_0x60000204d420 .functor BUFZ 20, v0x60000394bb10_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000204d490 .functor BUFZ 128, v0x60000394be70_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000204d340 .functor BUFZ 1, v0x60000394c000_0, C4<0>, C4<0>, C4<0>;
L_0x60000204d3b0 .functor BUFZ 1, v0x60000394bcc0_0, C4<0>, C4<0>, C4<0>;
v0x60000394a910_0 .net *"_ivl_32", 127 0, L_0x600003a49c20;  1 drivers
v0x60000394a9a0_0 .net *"_ivl_34", 6 0, L_0x600003a49cc0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000394aa30_0 .net *"_ivl_37", 1 0, L_0x148088010;  1 drivers
v0x60000394aac0_0 .net *"_ivl_40", 127 0, L_0x600003a49d60;  1 drivers
v0x60000394ab50_0 .net *"_ivl_42", 6 0, L_0x600003a49e00;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000394abe0_0 .net *"_ivl_45", 1 0, L_0x148088058;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000394ac70_0 .net/2u *"_ivl_48", 2 0, L_0x1480880a0;  1 drivers
v0x60000394ad00_0 .var "addr_reg", 19 0;
v0x60000394ad90_0 .var "alu_result", 127 0;
v0x60000394ae20_0 .net "clk", 0 0, v0x60000394cbd0_0;  1 drivers
v0x60000394aeb0_0 .net "cmd", 127 0, v0x60000394cc60_0;  1 drivers
v0x60000394af40_0 .net "cmd_done", 0 0, L_0x60000204cd20;  alias, 1 drivers
v0x60000394afd0_0 .net "cmd_ready", 0 0, L_0x600003a49ea0;  alias, 1 drivers
v0x60000394b060_0 .var "cmd_reg", 127 0;
v0x60000394b0f0_0 .net "cmd_valid", 0 0, v0x60000394ce10_0;  1 drivers
v0x60000394b180_0 .net "count", 15 0, L_0x600003a49b80;  1 drivers
v0x60000394b210_0 .var "count_reg", 15 0;
v0x60000394b2a0_0 .var "done_reg", 0 0;
v0x60000394b330_0 .var "elem_count", 15 0;
v0x60000394b3c0_0 .net "imm", 15 0, L_0x600003a49900;  1 drivers
v0x60000394b450_0 .var "imm_reg", 15 0;
v0x60000394b4e0_0 .var/i "lane", 31 0;
v0x60000394b570 .array "lane_a", 7 0;
v0x60000394b570_0 .net v0x60000394b570 0, 15 0, L_0x600003a48000; 1 drivers
v0x60000394b570_1 .net v0x60000394b570 1, 15 0, L_0x600003a48140; 1 drivers
v0x60000394b570_2 .net v0x60000394b570 2, 15 0, L_0x600003a48be0; 1 drivers
v0x60000394b570_3 .net v0x60000394b570 3, 15 0, L_0x600003a48aa0; 1 drivers
v0x60000394b570_4 .net v0x60000394b570 4, 15 0, L_0x600003a48960; 1 drivers
v0x60000394b570_5 .net v0x60000394b570 5, 15 0, L_0x600003a48820; 1 drivers
v0x60000394b570_6 .net v0x60000394b570 6, 15 0, L_0x600003a486e0; 1 drivers
v0x60000394b570_7 .net v0x60000394b570 7, 15 0, L_0x600003a485a0; 1 drivers
v0x60000394b600 .array "lane_b", 7 0;
v0x60000394b600_0 .net v0x60000394b600 0, 15 0, L_0x600003a480a0; 1 drivers
v0x60000394b600_1 .net v0x60000394b600 1, 15 0, L_0x600003a481e0; 1 drivers
v0x60000394b600_2 .net v0x60000394b600 2, 15 0, L_0x600003a48c80; 1 drivers
v0x60000394b600_3 .net v0x60000394b600 3, 15 0, L_0x600003a48b40; 1 drivers
v0x60000394b600_4 .net v0x60000394b600 4, 15 0, L_0x600003a48a00; 1 drivers
v0x60000394b600_5 .net v0x60000394b600 5, 15 0, L_0x600003a488c0; 1 drivers
v0x60000394b600_6 .net v0x60000394b600 6, 15 0, L_0x600003a48780; 1 drivers
v0x60000394b600_7 .net v0x60000394b600 7, 15 0, L_0x600003a48640; 1 drivers
v0x60000394b690 .array "lane_result", 7 0, 15 0;
v0x60000394b720_0 .net "mem_addr", 19 0, L_0x600003a49ae0;  1 drivers
v0x60000394b7b0_0 .var "mem_addr_reg", 19 0;
v0x60000394b840_0 .net "opcode", 7 0, L_0x600003a48460;  1 drivers
v0x60000394b8d0_0 .var "reduce_result", 15 0;
v0x60000394b960 .array "reduce_tree", 31 0, 15 0;
v0x60000394b9f0_0 .net "rst_n", 0 0, v0x60000394cfc0_0;  1 drivers
v0x60000394ba80_0 .net "sram_addr", 19 0, L_0x60000204d420;  alias, 1 drivers
v0x60000394bb10_0 .var "sram_addr_reg", 19 0;
v0x60000394bba0_0 .net "sram_rdata", 127 0, v0x60000394d0e0_0;  1 drivers
v0x60000394bc30_0 .net "sram_re", 0 0, L_0x60000204d3b0;  alias, 1 drivers
v0x60000394bcc0_0 .var "sram_re_reg", 0 0;
v0x60000394bd50_0 .net "sram_ready", 0 0, v0x60000394d200_0;  1 drivers
v0x60000394bde0_0 .net "sram_wdata", 127 0, L_0x60000204d490;  alias, 1 drivers
v0x60000394be70_0 .var "sram_wdata_reg", 127 0;
v0x60000394bf00_0 .net "sram_we", 0 0, L_0x60000204d340;  alias, 1 drivers
v0x60000394c000_0 .var "sram_we_reg", 0 0;
v0x60000394c090_0 .var/i "stage", 31 0;
v0x60000394c120_0 .var "state", 2 0;
v0x60000394c1b0_0 .net "subop", 7 0, L_0x600003a48500;  1 drivers
v0x60000394c240_0 .var "subop_reg", 7 0;
v0x60000394c2d0_0 .net "vd", 4 0, L_0x600003a49860;  1 drivers
v0x60000394c360_0 .var "vd_reg", 4 0;
v0x60000394c3f0 .array "vrf", 31 0, 127 0;
v0x60000394c480_0 .net "vs1", 4 0, L_0x600003a499a0;  1 drivers
v0x60000394c510_0 .net "vs1_data", 127 0, L_0x60000204cc40;  1 drivers
v0x60000394c5a0_0 .var "vs1_reg", 4 0;
v0x60000394c630_0 .net "vs2", 4 0, L_0x600003a49a40;  1 drivers
v0x60000394c6c0_0 .net "vs2_data", 127 0, L_0x60000204ccb0;  1 drivers
v0x60000394c750_0 .var "vs2_reg", 4 0;
E_0x600001e55bc0/0 .event negedge, v0x60000394b9f0_0;
E_0x600001e55bc0/1 .event posedge, v0x60000394ae20_0;
E_0x600001e55bc0 .event/or E_0x600001e55bc0/0, E_0x600001e55bc0/1;
E_0x600001e55c00/0 .event anyedge, v0x60000394b570_0, v0x60000394b570_1, v0x60000394b570_2, v0x60000394b570_3;
E_0x600001e55c00/1 .event anyedge, v0x60000394b570_4, v0x60000394b570_5, v0x60000394b570_6, v0x60000394b570_7;
v0x60000394b960_0 .array/port v0x60000394b960, 0;
v0x60000394b960_1 .array/port v0x60000394b960, 1;
v0x60000394b960_2 .array/port v0x60000394b960, 2;
E_0x600001e55c00/2 .event anyedge, v0x60000394c240_0, v0x60000394b960_0, v0x60000394b960_1, v0x60000394b960_2;
v0x60000394b960_3 .array/port v0x60000394b960, 3;
v0x60000394b960_4 .array/port v0x60000394b960, 4;
v0x60000394b960_5 .array/port v0x60000394b960, 5;
v0x60000394b960_6 .array/port v0x60000394b960, 6;
E_0x600001e55c00/3 .event anyedge, v0x60000394b960_3, v0x60000394b960_4, v0x60000394b960_5, v0x60000394b960_6;
v0x60000394b960_7 .array/port v0x60000394b960, 7;
v0x60000394b960_8 .array/port v0x60000394b960, 8;
v0x60000394b960_9 .array/port v0x60000394b960, 9;
v0x60000394b960_10 .array/port v0x60000394b960, 10;
E_0x600001e55c00/4 .event anyedge, v0x60000394b960_7, v0x60000394b960_8, v0x60000394b960_9, v0x60000394b960_10;
v0x60000394b960_11 .array/port v0x60000394b960, 11;
v0x60000394b960_12 .array/port v0x60000394b960, 12;
v0x60000394b960_13 .array/port v0x60000394b960, 13;
v0x60000394b960_14 .array/port v0x60000394b960, 14;
E_0x600001e55c00/5 .event anyedge, v0x60000394b960_11, v0x60000394b960_12, v0x60000394b960_13, v0x60000394b960_14;
v0x60000394b960_15 .array/port v0x60000394b960, 15;
v0x60000394b960_16 .array/port v0x60000394b960, 16;
v0x60000394b960_17 .array/port v0x60000394b960, 17;
v0x60000394b960_18 .array/port v0x60000394b960, 18;
E_0x600001e55c00/6 .event anyedge, v0x60000394b960_15, v0x60000394b960_16, v0x60000394b960_17, v0x60000394b960_18;
v0x60000394b960_19 .array/port v0x60000394b960, 19;
v0x60000394b960_20 .array/port v0x60000394b960, 20;
v0x60000394b960_21 .array/port v0x60000394b960, 21;
v0x60000394b960_22 .array/port v0x60000394b960, 22;
E_0x600001e55c00/7 .event anyedge, v0x60000394b960_19, v0x60000394b960_20, v0x60000394b960_21, v0x60000394b960_22;
v0x60000394b960_23 .array/port v0x60000394b960, 23;
v0x60000394b960_24 .array/port v0x60000394b960, 24;
v0x60000394b960_25 .array/port v0x60000394b960, 25;
v0x60000394b960_26 .array/port v0x60000394b960, 26;
E_0x600001e55c00/8 .event anyedge, v0x60000394b960_23, v0x60000394b960_24, v0x60000394b960_25, v0x60000394b960_26;
v0x60000394b960_27 .array/port v0x60000394b960, 27;
v0x60000394b960_28 .array/port v0x60000394b960, 28;
v0x60000394b960_29 .array/port v0x60000394b960, 29;
v0x60000394b960_30 .array/port v0x60000394b960, 30;
E_0x600001e55c00/9 .event anyedge, v0x60000394b960_27, v0x60000394b960_28, v0x60000394b960_29, v0x60000394b960_30;
v0x60000394b960_31 .array/port v0x60000394b960, 31;
E_0x600001e55c00/10 .event anyedge, v0x60000394b960_31;
E_0x600001e55c00 .event/or E_0x600001e55c00/0, E_0x600001e55c00/1, E_0x600001e55c00/2, E_0x600001e55c00/3, E_0x600001e55c00/4, E_0x600001e55c00/5, E_0x600001e55c00/6, E_0x600001e55c00/7, E_0x600001e55c00/8, E_0x600001e55c00/9, E_0x600001e55c00/10;
L_0x600003a48000 .part L_0x60000204cc40, 0, 16;
L_0x600003a480a0 .part L_0x60000204ccb0, 0, 16;
L_0x600003a48140 .part L_0x60000204cc40, 16, 16;
L_0x600003a481e0 .part L_0x60000204ccb0, 16, 16;
L_0x600003a48be0 .part L_0x60000204cc40, 32, 16;
L_0x600003a48c80 .part L_0x60000204ccb0, 32, 16;
L_0x600003a48aa0 .part L_0x60000204cc40, 48, 16;
L_0x600003a48b40 .part L_0x60000204ccb0, 48, 16;
L_0x600003a48960 .part L_0x60000204cc40, 64, 16;
L_0x600003a48a00 .part L_0x60000204ccb0, 64, 16;
L_0x600003a48820 .part L_0x60000204cc40, 80, 16;
L_0x600003a488c0 .part L_0x60000204ccb0, 80, 16;
L_0x600003a486e0 .part L_0x60000204cc40, 96, 16;
L_0x600003a48780 .part L_0x60000204ccb0, 96, 16;
L_0x600003a485a0 .part L_0x60000204cc40, 112, 16;
L_0x600003a48640 .part L_0x60000204ccb0, 112, 16;
L_0x600003a48460 .part v0x60000394cc60_0, 120, 8;
L_0x600003a48500 .part v0x60000394cc60_0, 112, 8;
L_0x600003a49860 .part v0x60000394cc60_0, 107, 5;
L_0x600003a499a0 .part v0x60000394cc60_0, 102, 5;
L_0x600003a49a40 .part v0x60000394cc60_0, 97, 5;
L_0x600003a49900 .part v0x60000394cc60_0, 32, 16;
L_0x600003a49ae0 .part v0x60000394cc60_0, 76, 20;
L_0x600003a49b80 .part v0x60000394cc60_0, 48, 16;
L_0x600003a49c20 .array/port v0x60000394c3f0, L_0x600003a49cc0;
L_0x600003a49cc0 .concat [ 5 2 0 0], v0x60000394c5a0_0, L_0x148088010;
L_0x600003a49d60 .array/port v0x60000394c3f0, L_0x600003a49e00;
L_0x600003a49e00 .concat [ 5 2 0 0], v0x60000394c750_0, L_0x148088058;
L_0x600003a49ea0 .cmp/eq 3, v0x60000394c120_0, L_0x1480880a0;
S_0x143e09c30 .scope generate, "lane_extract[0]" "lane_extract[0]" 4 137, 4 137 0, S_0x143e04b10;
 .timescale 0 0;
P_0x600001e55c40 .param/l "i" 1 4 137, +C4<00>;
v0x60000394b690_0 .array/port v0x60000394b690, 0;
v0x60000394b690_1 .array/port v0x60000394b690, 1;
v0x60000394b690_2 .array/port v0x60000394b690, 2;
v0x60000394b690_3 .array/port v0x60000394b690, 3;
E_0x600001e55cc0/0 .event anyedge, v0x60000394b690_0, v0x60000394b690_1, v0x60000394b690_2, v0x60000394b690_3;
v0x60000394b690_4 .array/port v0x60000394b690, 4;
v0x60000394b690_5 .array/port v0x60000394b690, 5;
v0x60000394b690_6 .array/port v0x60000394b690, 6;
v0x60000394b690_7 .array/port v0x60000394b690, 7;
E_0x600001e55cc0/1 .event anyedge, v0x60000394b690_4, v0x60000394b690_5, v0x60000394b690_6, v0x60000394b690_7;
E_0x600001e55cc0 .event/or E_0x600001e55cc0/0, E_0x600001e55cc0/1;
E_0x600001e55d40/0 .event anyedge, v0x60000394c240_0, v0x60000394b570_0, v0x60000394b570_1, v0x60000394b570_2;
E_0x600001e55d40/1 .event anyedge, v0x60000394b570_3, v0x60000394b570_4, v0x60000394b570_5, v0x60000394b570_6;
E_0x600001e55d40/2 .event anyedge, v0x60000394b570_7, v0x60000394b600_0, v0x60000394b600_1, v0x60000394b600_2;
E_0x600001e55d40/3 .event anyedge, v0x60000394b600_3, v0x60000394b600_4, v0x60000394b600_5, v0x60000394b600_6;
E_0x600001e55d40/4 .event anyedge, v0x60000394b600_7, v0x60000394b450_0;
E_0x600001e55d40 .event/or E_0x600001e55d40/0, E_0x600001e55d40/1, E_0x600001e55d40/2, E_0x600001e55d40/3, E_0x600001e55d40/4;
S_0x143e09da0 .scope generate, "lane_extract[1]" "lane_extract[1]" 4 137, 4 137 0, S_0x143e04b10;
 .timescale 0 0;
P_0x600001e55d80 .param/l "i" 1 4 137, +C4<01>;
S_0x143e1b730 .scope generate, "lane_extract[2]" "lane_extract[2]" 4 137, 4 137 0, S_0x143e04b10;
 .timescale 0 0;
P_0x600001e55e00 .param/l "i" 1 4 137, +C4<010>;
S_0x143e1b8a0 .scope generate, "lane_extract[3]" "lane_extract[3]" 4 137, 4 137 0, S_0x143e04b10;
 .timescale 0 0;
P_0x600001e55e80 .param/l "i" 1 4 137, +C4<011>;
S_0x143e18940 .scope generate, "lane_extract[4]" "lane_extract[4]" 4 137, 4 137 0, S_0x143e04b10;
 .timescale 0 0;
P_0x600001e55f40 .param/l "i" 1 4 137, +C4<0100>;
S_0x143e18ab0 .scope generate, "lane_extract[5]" "lane_extract[5]" 4 137, 4 137 0, S_0x143e04b10;
 .timescale 0 0;
P_0x600001e55fc0 .param/l "i" 1 4 137, +C4<0101>;
S_0x143e18c20 .scope generate, "lane_extract[6]" "lane_extract[6]" 4 137, 4 137 0, S_0x143e04b10;
 .timescale 0 0;
P_0x600001e56040 .param/l "i" 1 4 137, +C4<0110>;
S_0x143e14e90 .scope generate, "lane_extract[7]" "lane_extract[7]" 4 137, 4 137 0, S_0x143e04b10;
 .timescale 0 0;
P_0x600001e560c0 .param/l "i" 1 4 137, +C4<0111>;
S_0x143e15200 .scope task, "init_vrf" "init_vrf" 3 88, 3 88 0, S_0x143e19650;
 .timescale -9 -12;
v0x60000394c7e0_0 .var/i "k", 31 0;
TD_tb_vpu_reduce.init_vrf ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000394c7e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x60000394c7e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x60000394c7e0_0;
    %store/vec4a v0x60000394c3f0, 4, 0;
    %load/vec4 v0x60000394c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394c7e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x143e15370 .scope task, "issue_cmd" "issue_cmd" 3 75, 3 75 0, S_0x143e19650;
 .timescale -9 -12;
v0x60000394c870_0 .var "c", 127 0;
E_0x600001e56200 .event posedge, v0x60000394ae20_0;
TD_tb_vpu_reduce.issue_cmd ;
    %load/vec4 v0x60000394c870_0;
    %store/vec4 v0x60000394cc60_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000394ce10_0, 0, 1;
    %wait E_0x600001e56200;
T_1.2 ;
    %load/vec4 v0x60000394cd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.3, 8;
    %wait E_0x600001e56200;
    %jmp T_1.2;
T_1.3 ;
    %wait E_0x600001e56200;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000394ce10_0, 0, 1;
T_1.4 ;
    %load/vec4 v0x60000394ccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %wait E_0x600001e56200;
    %jmp T_1.4;
T_1.5 ;
    %wait E_0x600001e56200;
    %end;
S_0x143e154e0 .scope function.vec4.s128, "make_cmd" "make_cmd" 3 62, 3 62 0, S_0x143e19650;
 .timescale -9 -12;
; Variable make_cmd is vec4 return value of scope S_0x143e154e0
v0x60000394c990_0 .var "subop", 7 0;
v0x60000394ca20_0 .var "vd", 4 0;
v0x60000394cab0_0 .var "vs1", 4 0;
v0x60000394cb40_0 .var "vs2", 4 0;
TD_tb_vpu_reduce.make_cmd ;
    %pushi/vec4 0, 0, 128;
    %ret/vec4 0, 0, 128;  Assign to make_cmd (store_vec4_to_lval)
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x60000394c990_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x60000394ca20_0;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x60000394cab0_0;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x60000394cb40_0;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_cmd (store_vec4_to_lval)
    %end;
    .scope S_0x143e09c30;
T_3 ;
    %wait E_0x600001e55d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %load/vec4 v0x60000394c240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_3.9;
T_3.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_3.9;
T_3.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_3.9;
T_3.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_3.9;
T_3.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_3.9;
T_3.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_3.9;
T_3.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x60000394b450_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x143e09c30;
T_4 ;
    %wait E_0x600001e55cc0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b690, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000394ad90_0, 4, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x143e09da0;
T_5 ;
    %wait E_0x600001e55d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %load/vec4 v0x60000394c240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_5.9;
T_5.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_5.9;
T_5.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_5.9;
T_5.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_5.9;
T_5.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_5.9;
T_5.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_5.9;
T_5.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x60000394b450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x143e09da0;
T_6 ;
    %wait E_0x600001e55cc0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b690, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000394ad90_0, 4, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x143e1b730;
T_7 ;
    %wait E_0x600001e55d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %load/vec4 v0x60000394c240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_7.9;
T_7.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_7.9;
T_7.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_7.9;
T_7.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_7.9;
T_7.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_7.9;
T_7.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_7.9;
T_7.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x60000394b450_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x143e1b730;
T_8 ;
    %wait E_0x600001e55cc0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b690, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000394ad90_0, 4, 16;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x143e1b8a0;
T_9 ;
    %wait E_0x600001e55d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %load/vec4 v0x60000394c240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_9.9;
T_9.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_9.9;
T_9.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_9.9;
T_9.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_9.9;
T_9.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_9.9;
T_9.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_9.9;
T_9.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_9.9;
T_9.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x60000394b450_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x143e1b8a0;
T_10 ;
    %wait E_0x600001e55cc0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b690, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000394ad90_0, 4, 16;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x143e18940;
T_11 ;
    %wait E_0x600001e55d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %load/vec4 v0x60000394c240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_11.9;
T_11.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_11.9;
T_11.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_11.9;
T_11.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_11.9;
T_11.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_11.9;
T_11.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_11.9;
T_11.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_11.9;
T_11.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x60000394b450_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x143e18940;
T_12 ;
    %wait E_0x600001e55cc0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b690, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000394ad90_0, 4, 16;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x143e18ab0;
T_13 ;
    %wait E_0x600001e55d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %load/vec4 v0x60000394c240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_13.9;
T_13.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_13.9;
T_13.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_13.9;
T_13.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_13.9;
T_13.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_13.9;
T_13.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_13.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_13.13, 8;
T_13.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_13.13, 8;
 ; End of false expr.
    %blend;
T_13.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_13.9;
T_13.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x60000394b450_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x143e18ab0;
T_14 ;
    %wait E_0x600001e55cc0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b690, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000394ad90_0, 4, 16;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x143e18c20;
T_15 ;
    %wait E_0x600001e55d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %load/vec4 v0x60000394c240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_15.9;
T_15.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_15.9;
T_15.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_15.9;
T_15.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_15.9;
T_15.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_15.9;
T_15.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_15.9;
T_15.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_15.9;
T_15.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0x60000394b450_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x143e18c20;
T_16 ;
    %wait E_0x600001e55cc0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b690, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000394ad90_0, 4, 16;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x143e14e90;
T_17 ;
    %wait E_0x600001e55d40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %load/vec4 v0x60000394c240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_17.9;
T_17.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_17.9;
T_17.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_17.9;
T_17.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b600, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_17.9;
T_17.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_17.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_17.11, 8;
T_17.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_17.11, 8;
 ; End of false expr.
    %blend;
T_17.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_17.9;
T_17.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_17.9;
T_17.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_17.9;
T_17.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v0x60000394b450_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000394b690, 4, 0;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x143e14e90;
T_18 ;
    %wait E_0x600001e55cc0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b690, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000394ad90_0, 4, 16;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x143e04b10;
T_19 ;
    %wait E_0x600001e55c00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000394b4e0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x60000394b4e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0x60000394b4e0_0;
    %load/vec4a v0x60000394b570, 4;
    %ix/getv/s 4, v0x60000394b4e0_0;
    %store/vec4a v0x60000394b960, 4, 0;
    %load/vec4 v0x60000394b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394b4e0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000394c090_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x60000394c090_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000394b4e0_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x60000394b4e0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x60000394c090_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_19.5, 5;
    %load/vec4 v0x60000394c240_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %load/vec4 v0x60000394c090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000394b960, 4;
    %load/vec4 v0x60000394c090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000394b960, 4, 0;
    %jmp T_19.10;
T_19.6 ;
    %load/vec4 v0x60000394c090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000394b960, 4;
    %load/vec4 v0x60000394c090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000394b960, 4;
    %add;
    %load/vec4 v0x60000394c090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000394b960, 4, 0;
    %jmp T_19.10;
T_19.7 ;
    %load/vec4 v0x60000394c090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000394b960, 4;
    %load/vec4 v0x60000394c090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000394b960, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_19.11, 8;
    %load/vec4 v0x60000394c090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000394b960, 4;
    %jmp/1 T_19.12, 8;
T_19.11 ; End of true expr.
    %load/vec4 v0x60000394c090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000394b960, 4;
    %jmp/0 T_19.12, 8;
 ; End of false expr.
    %blend;
T_19.12;
    %load/vec4 v0x60000394c090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000394b960, 4, 0;
    %jmp T_19.10;
T_19.8 ;
    %load/vec4 v0x60000394c090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000394b960, 4;
    %load/vec4 v0x60000394c090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000394b960, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_19.13, 8;
    %load/vec4 v0x60000394c090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000394b960, 4;
    %jmp/1 T_19.14, 8;
T_19.13 ; End of true expr.
    %load/vec4 v0x60000394c090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000394b960, 4;
    %jmp/0 T_19.14, 8;
 ; End of false expr.
    %blend;
T_19.14;
    %load/vec4 v0x60000394c090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x60000394b4e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000394b960, 4, 0;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000394b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394b4e0_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %load/vec4 v0x60000394c090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394c090_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394b960, 4;
    %store/vec4 v0x60000394b8d0_0, 0, 16;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x143e04b10;
T_20 ;
    %wait E_0x600001e55bc0;
    %load/vec4 v0x60000394b9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000394b060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000394b330_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000394ad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000394c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000394bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000394b2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000394c240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000394c360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000394c5a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000394c750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000394b450_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000394b7b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000394b210_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000394c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000394bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000394b2a0_0, 0;
    %load/vec4 v0x60000394c120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
    %jmp T_20.10;
T_20.2 ;
    %load/vec4 v0x60000394b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %load/vec4 v0x60000394aeb0_0;
    %assign/vec4 v0x60000394b060_0, 0;
    %load/vec4 v0x60000394c1b0_0;
    %assign/vec4 v0x60000394c240_0, 0;
    %load/vec4 v0x60000394c2d0_0;
    %assign/vec4 v0x60000394c360_0, 0;
    %load/vec4 v0x60000394c480_0;
    %assign/vec4 v0x60000394c5a0_0, 0;
    %load/vec4 v0x60000394c630_0;
    %assign/vec4 v0x60000394c750_0, 0;
    %load/vec4 v0x60000394b3c0_0;
    %assign/vec4 v0x60000394b450_0, 0;
    %load/vec4 v0x60000394b720_0;
    %assign/vec4 v0x60000394b7b0_0, 0;
    %load/vec4 v0x60000394b180_0;
    %assign/vec4 v0x60000394b210_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
T_20.11 ;
    %jmp T_20.10;
T_20.3 ;
    %load/vec4 v0x60000394b210_0;
    %assign/vec4 v0x60000394b330_0, 0;
    %load/vec4 v0x60000394b7b0_0;
    %assign/vec4 v0x60000394ad00_0, 0;
    %load/vec4 v0x60000394c240_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_20.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_20.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
    %jmp T_20.19;
T_20.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000394bcc0_0, 0;
    %load/vec4 v0x60000394b7b0_0;
    %assign/vec4 v0x60000394bb10_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
    %jmp T_20.19;
T_20.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000394c000_0, 0;
    %load/vec4 v0x60000394b7b0_0;
    %assign/vec4 v0x60000394bb10_0, 0;
    %load/vec4 v0x60000394c510_0;
    %assign/vec4 v0x60000394be70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
    %jmp T_20.19;
T_20.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
    %jmp T_20.19;
T_20.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
    %jmp T_20.19;
T_20.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
    %jmp T_20.19;
T_20.19 ;
    %pop/vec4 1;
    %jmp T_20.10;
T_20.4 ;
    %load/vec4 v0x60000394ad90_0;
    %load/vec4 v0x60000394c360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000394c3f0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
    %jmp T_20.10;
T_20.5 ;
    %load/vec4 v0x60000394bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.20, 8;
    %load/vec4 v0x60000394c240_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_20.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
T_20.23 ;
T_20.20 ;
    %jmp T_20.10;
T_20.6 ;
    %load/vec4 v0x60000394bba0_0;
    %load/vec4 v0x60000394c360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000394c3f0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
    %jmp T_20.10;
T_20.7 ;
    %pushi/vec4 0, 0, 112;
    %load/vec4 v0x60000394b8d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000394c360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000394c3f0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
    %jmp T_20.10;
T_20.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000394b2a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000394c120_0, 0;
    %jmp T_20.10;
T_20.10 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x143e19650;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000394cbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000394cfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000394d200_0, 0, 1;
    %end;
    .thread T_21, $init;
    .scope S_0x143e19650;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x60000394cbd0_0;
    %inv;
    %store/vec4 v0x60000394cbd0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x143e19650;
T_23 ;
    %vpi_call/w 3 99 "$display", "\000" {0 0 0};
    %vpi_call/w 3 100 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 101 "$display", "\342\225\221         VPU Reduction Tests: SUM, MAX, MIN                   \342\225\221" {0 0 0};
    %vpi_call/w 3 102 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 103 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000394cea0_0, 0, 32;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000394cc60_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000394ce10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000394cfc0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000394cfc0_0, 0, 1;
    %delay 50000, 0;
    %fork TD_tb_vpu_reduce.init_vrf, S_0x143e15200;
    %join;
    %vpi_call/w 3 119 "$display", "[TEST 1] SUM reduction" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000394cf30_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x60000394cf30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x60000394cf30_0;
    %addi 1, 0, 32;
    %pad/s 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %load/vec4 v0x60000394cf30_0;
    %muli 16, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %load/vec4 v0x60000394cf30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394cf30_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 32, 0, 8;
    %pushi/vec4 1, 0, 5;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x60000394cb40_0, 0, 5;
    %store/vec4 v0x60000394cab0_0, 0, 5;
    %store/vec4 v0x60000394ca20_0, 0, 5;
    %store/vec4 v0x60000394c990_0, 0, 8;
    %callf/vec4 TD_tb_vpu_reduce.make_cmd, S_0x143e154e0;
    %store/vec4 v0x60000394c870_0, 0, 128;
    %fork TD_tb_vpu_reduce.issue_cmd, S_0x143e15370;
    %join;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394c3f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x60000394d3b0_0, 0, 16;
    %load/vec4 v0x60000394d3b0_0;
    %pad/s 32;
    %cmpi/e 36, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %vpi_call/w 3 132 "$display", "  PASS: SUM([1..8]) = 36" {0 0 0};
    %jmp T_23.3;
T_23.2 ;
    %vpi_call/w 3 134 "$display", "  FAIL: SUM([1..8]) = %0d (expected 36)", v0x60000394d3b0_0 {0 0 0};
    %load/vec4 v0x60000394cea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394cea0_0, 0, 32;
T_23.3 ;
    %vpi_call/w 3 141 "$display", "\000" {0 0 0};
    %vpi_call/w 3 142 "$display", "[TEST 2] SUM with negatives" {0 0 0};
    %pushi/vec4 65532, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 65533, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 65534, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 48, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 80, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 112, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 32, 0, 8;
    %pushi/vec4 3, 0, 5;
    %pushi/vec4 2, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x60000394cb40_0, 0, 5;
    %store/vec4 v0x60000394cab0_0, 0, 5;
    %store/vec4 v0x60000394ca20_0, 0, 5;
    %store/vec4 v0x60000394c990_0, 0, 8;
    %callf/vec4 TD_tb_vpu_reduce.make_cmd, S_0x143e154e0;
    %store/vec4 v0x60000394c870_0, 0, 128;
    %fork TD_tb_vpu_reduce.issue_cmd, S_0x143e15370;
    %join;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394c3f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x60000394d3b0_0, 0, 16;
    %load/vec4 v0x60000394d3b0_0;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %vpi_call/w 3 157 "$display", "  PASS: SUM([-4..4]) = 0" {0 0 0};
    %jmp T_23.5;
T_23.4 ;
    %vpi_call/w 3 159 "$display", "  FAIL: SUM([-4..4]) = %0d (expected 0)", v0x60000394d3b0_0 {0 0 0};
    %load/vec4 v0x60000394cea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394cea0_0, 0, 32;
T_23.5 ;
    %vpi_call/w 3 166 "$display", "\000" {0 0 0};
    %vpi_call/w 3 167 "$display", "[TEST 3] MAX reduction" {0 0 0};
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 7, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 9, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 48, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 80, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 6, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 112, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 33, 0, 8;
    %pushi/vec4 5, 0, 5;
    %pushi/vec4 4, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x60000394cb40_0, 0, 5;
    %store/vec4 v0x60000394cab0_0, 0, 5;
    %store/vec4 v0x60000394ca20_0, 0, 5;
    %store/vec4 v0x60000394c990_0, 0, 8;
    %callf/vec4 TD_tb_vpu_reduce.make_cmd, S_0x143e154e0;
    %store/vec4 v0x60000394c870_0, 0, 128;
    %fork TD_tb_vpu_reduce.issue_cmd, S_0x143e15370;
    %join;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394c3f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x60000394d3b0_0, 0, 16;
    %load/vec4 v0x60000394d3b0_0;
    %pad/s 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_23.6, 4;
    %vpi_call/w 3 182 "$display", "  PASS: MAX([3,7,2,9,1,8,4,6]) = 9" {0 0 0};
    %jmp T_23.7;
T_23.6 ;
    %vpi_call/w 3 184 "$display", "  FAIL: MAX = %0d (expected 9)", v0x60000394d3b0_0 {0 0 0};
    %load/vec4 v0x60000394cea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394cea0_0, 0, 32;
T_23.7 ;
    %vpi_call/w 3 191 "$display", "\000" {0 0 0};
    %vpi_call/w 3 192 "$display", "[TEST 4] MAX with negatives" {0 0 0};
    %pushi/vec4 65531, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 65528, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 48, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 65533, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 80, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 65529, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 112, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %pushi/vec4 33, 0, 8;
    %pushi/vec4 7, 0, 5;
    %pushi/vec4 6, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x60000394cb40_0, 0, 5;
    %store/vec4 v0x60000394cab0_0, 0, 5;
    %store/vec4 v0x60000394ca20_0, 0, 5;
    %store/vec4 v0x60000394c990_0, 0, 8;
    %callf/vec4 TD_tb_vpu_reduce.make_cmd, S_0x143e154e0;
    %store/vec4 v0x60000394c870_0, 0, 128;
    %fork TD_tb_vpu_reduce.issue_cmd, S_0x143e15370;
    %join;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394c3f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x60000394d3b0_0, 0, 16;
    %load/vec4 v0x60000394d3b0_0;
    %pad/s 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_23.8, 4;
    %vpi_call/w 3 207 "$display", "  PASS: MAX([-5,2,-8,1,-3,4,-7,0]) = 4" {0 0 0};
    %jmp T_23.9;
T_23.8 ;
    %vpi_call/w 3 209 "$display", "  FAIL: MAX = %0d (expected 4)", v0x60000394d3b0_0 {0 0 0};
    %load/vec4 v0x60000394cea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394cea0_0, 0, 32;
T_23.9 ;
    %vpi_call/w 3 216 "$display", "\000" {0 0 0};
    %vpi_call/w 3 217 "$display", "[TEST 5] MIN reduction" {0 0 0};
    %pushi/vec4 34, 0, 8;
    %pushi/vec4 8, 0, 5;
    %pushi/vec4 4, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x60000394cb40_0, 0, 5;
    %store/vec4 v0x60000394cab0_0, 0, 5;
    %store/vec4 v0x60000394ca20_0, 0, 5;
    %store/vec4 v0x60000394c990_0, 0, 8;
    %callf/vec4 TD_tb_vpu_reduce.make_cmd, S_0x143e154e0;
    %store/vec4 v0x60000394c870_0, 0, 128;
    %fork TD_tb_vpu_reduce.issue_cmd, S_0x143e15370;
    %join;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394c3f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x60000394d3b0_0, 0, 16;
    %load/vec4 v0x60000394d3b0_0;
    %pad/s 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.10, 4;
    %vpi_call/w 3 224 "$display", "  PASS: MIN([3,7,2,9,1,8,4,6]) = 1" {0 0 0};
    %jmp T_23.11;
T_23.10 ;
    %vpi_call/w 3 226 "$display", "  FAIL: MIN = %0d (expected 1)", v0x60000394d3b0_0 {0 0 0};
    %load/vec4 v0x60000394cea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394cea0_0, 0, 32;
T_23.11 ;
    %vpi_call/w 3 233 "$display", "\000" {0 0 0};
    %vpi_call/w 3 234 "$display", "[TEST 6] MIN with negatives" {0 0 0};
    %pushi/vec4 34, 0, 8;
    %pushi/vec4 9, 0, 5;
    %pushi/vec4 6, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x60000394cb40_0, 0, 5;
    %store/vec4 v0x60000394cab0_0, 0, 5;
    %store/vec4 v0x60000394ca20_0, 0, 5;
    %store/vec4 v0x60000394c990_0, 0, 8;
    %callf/vec4 TD_tb_vpu_reduce.make_cmd, S_0x143e154e0;
    %store/vec4 v0x60000394c870_0, 0, 128;
    %fork TD_tb_vpu_reduce.issue_cmd, S_0x143e15370;
    %join;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394c3f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x60000394d3b0_0, 0, 16;
    %load/vec4 v0x60000394d3b0_0;
    %pad/s 32;
    %cmpi/e 4294967288, 0, 32;
    %jmp/0xz  T_23.12, 4;
    %vpi_call/w 3 241 "$display", "  PASS: MIN([-5,2,-8,1,-3,4,-7,0]) = -8" {0 0 0};
    %jmp T_23.13;
T_23.12 ;
    %vpi_call/w 3 243 "$display", "  FAIL: MIN = %0d (expected -8)", v0x60000394d3b0_0 {0 0 0};
    %load/vec4 v0x60000394cea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394cea0_0, 0, 32;
T_23.13 ;
    %vpi_call/w 3 250 "$display", "\000" {0 0 0};
    %vpi_call/w 3 251 "$display", "[TEST 7] All same values" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000394cf30_0, 0, 32;
T_23.14 ;
    %load/vec4 v0x60000394cf30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.15, 5;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %load/vec4 v0x60000394cf30_0;
    %muli 16, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x60000394c3f0, 4, 5;
    %load/vec4 v0x60000394cf30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394cf30_0, 0, 32;
    %jmp T_23.14;
T_23.15 ;
    %pushi/vec4 32, 0, 8;
    %pushi/vec4 11, 0, 5;
    %pushi/vec4 10, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x60000394cb40_0, 0, 5;
    %store/vec4 v0x60000394cab0_0, 0, 5;
    %store/vec4 v0x60000394ca20_0, 0, 5;
    %store/vec4 v0x60000394c990_0, 0, 8;
    %callf/vec4 TD_tb_vpu_reduce.make_cmd, S_0x143e154e0;
    %store/vec4 v0x60000394c870_0, 0, 128;
    %fork TD_tb_vpu_reduce.issue_cmd, S_0x143e15370;
    %join;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394c3f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x60000394d3b0_0, 0, 16;
    %load/vec4 v0x60000394d3b0_0;
    %pad/s 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_23.16, 4;
    %vpi_call/w 3 259 "$display", "  PASS: SUM([5,5,5,5,5,5,5,5]) = 40" {0 0 0};
    %jmp T_23.17;
T_23.16 ;
    %vpi_call/w 3 261 "$display", "  FAIL: SUM = %0d (expected 40)", v0x60000394d3b0_0 {0 0 0};
    %load/vec4 v0x60000394cea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394cea0_0, 0, 32;
T_23.17 ;
    %pushi/vec4 33, 0, 8;
    %pushi/vec4 12, 0, 5;
    %pushi/vec4 10, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x60000394cb40_0, 0, 5;
    %store/vec4 v0x60000394cab0_0, 0, 5;
    %store/vec4 v0x60000394ca20_0, 0, 5;
    %store/vec4 v0x60000394c990_0, 0, 8;
    %callf/vec4 TD_tb_vpu_reduce.make_cmd, S_0x143e154e0;
    %store/vec4 v0x60000394c870_0, 0, 128;
    %fork TD_tb_vpu_reduce.issue_cmd, S_0x143e15370;
    %join;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394c3f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x60000394d3b0_0, 0, 16;
    %load/vec4 v0x60000394d3b0_0;
    %pad/s 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_23.18, 4;
    %vpi_call/w 3 268 "$display", "  PASS: MAX([5,5,...]) = 5" {0 0 0};
    %jmp T_23.19;
T_23.18 ;
    %vpi_call/w 3 270 "$display", "  FAIL: MAX = %0d (expected 5)", v0x60000394d3b0_0 {0 0 0};
    %load/vec4 v0x60000394cea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394cea0_0, 0, 32;
T_23.19 ;
    %pushi/vec4 34, 0, 8;
    %pushi/vec4 13, 0, 5;
    %pushi/vec4 10, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x60000394cb40_0, 0, 5;
    %store/vec4 v0x60000394cab0_0, 0, 5;
    %store/vec4 v0x60000394ca20_0, 0, 5;
    %store/vec4 v0x60000394c990_0, 0, 8;
    %callf/vec4 TD_tb_vpu_reduce.make_cmd, S_0x143e154e0;
    %store/vec4 v0x60000394c870_0, 0, 128;
    %fork TD_tb_vpu_reduce.issue_cmd, S_0x143e15370;
    %join;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000394c3f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x60000394d3b0_0, 0, 16;
    %load/vec4 v0x60000394d3b0_0;
    %pad/s 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_23.20, 4;
    %vpi_call/w 3 277 "$display", "  PASS: MIN([5,5,...]) = 5" {0 0 0};
    %jmp T_23.21;
T_23.20 ;
    %vpi_call/w 3 279 "$display", "  FAIL: MIN = %0d (expected 5)", v0x60000394d3b0_0 {0 0 0};
    %load/vec4 v0x60000394cea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000394cea0_0, 0, 32;
T_23.21 ;
    %vpi_call/w 3 286 "$display", "\000" {0 0 0};
    %vpi_call/w 3 287 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 288 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 289 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x60000394cea0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.22, 4;
    %vpi_call/w 3 291 "$display", "\342\225\221   PASSED: All VPU reduction tests (SUM, MAX, MIN)          \342\225\221" {0 0 0};
    %vpi_call/w 3 292 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 293 "$display", ">>> VPU REDUCE TEST PASSED! <<<" {0 0 0};
    %jmp T_23.23;
T_23.22 ;
    %vpi_call/w 3 295 "$display", "\342\225\221   FAILED: %0d errors                                        \342\225\221", v0x60000394cea0_0 {0 0 0};
    %vpi_call/w 3 296 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 297 "$display", ">>> VPU REDUCE TEST FAILED <<<" {0 0 0};
T_23.23 ;
    %delay 100000, 0;
    %vpi_call/w 3 301 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x143e19650;
T_24 ;
    %delay 100000000, 0;
    %vpi_call/w 3 306 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 307 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_vpu_reduce.v";
    "rtl/core/vector_unit.v";
