/*
 * \brief   i.MX6Quad Apalis specific board definitions
 * \author  Stefan Kalkowski
 * \author  Pirmin Duss
 * \date    2019-05-22
 */

/*
 * Copyright (C) 2019 Genode Labs GmbH
 *
 * This file is part of the Genode OS framework, which is distributed
 * under the terms of the GNU Affero General Public License version 3.
 */

#ifndef _SRC__BOOTSTRAP__SPEC__IMX6Q_APALIS__BOARD_H_
#define _SRC__BOOTSTRAP__SPEC__IMX6Q_APALIS__BOARD_H_

#include <hw/spec/arm/imx6q_apalis_board.h>
#include <spec/arm/cortex_a9_actlr.h>
#include <spec/arm/cortex_a9_page_table.h>
#include <spec/arm/cpu.h>
#include <spec/arm/pic.h>

namespace Board {
	using namespace Hw::Imx6q_apalis_board;

	struct L2_cache;

	static volatile unsigned long initial_values[][2] {
		// (IOMUX Controller)
		{ 0x20e0004, 0x48611005 },  // GPR (IOMUXC_GPR1)
		{ 0x20e0008, 0x201 },       // GPR (IOMUXC_GPR2)
		{ 0x20e000c, 0x1e00000 },   // GPR (IOMUXC_GPR3)
		{ 0x20e0010, 0xf00000cf },  // GPR (IOMUXC_GPR4)
		{ 0x20e0014, 0x8 },         // GPR (IOMUXC_GPR5)
		{ 0x20e0018, 0x7f007f },    // GPR (IOMUXC_GPR6)
		{ 0x20e001c, 0x7f007f },    // GPR (IOMUXC_GPR7)
		{ 0x20e0020, 0xe7cd4514 },  // GPR (IOMUXC_GPR8)
		{ 0x20e0024, 0x0 },         // GPR (IOMUXC_GPR9)
		{ 0x20e0028, 0x3800 },      // GPR (IOMUXC_GPR10)
		{ 0x20e002c, 0x0 },         // GPR (IOMUXC_GPR11)
		{ 0x20e0030, 0xf004490 },   // GPR (IOMUXC_GPR12)
		{ 0x20e0034, 0x593e4a4 },   // GPR (IOMUXC_GPR13)
		{ 0x20e004c, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1)
		{ 0x20e0050, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2)
		{ 0x20e0054, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0)
		{ 0x20e0058, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_RGMII_TXC)
		{ 0x20e005c, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_RGMII_TD0)
		{ 0x20e0060, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_RGMII_TD1)
		{ 0x20e0064, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_RGMII_TD2)
		{ 0x20e0068, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_RGMII_TD3)
		{ 0x20e006c, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_RGMII_RX_CTL)
		{ 0x20e0070, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_RGMII_RD0)
		{ 0x20e0074, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_RGMII_TX_CTL)
		{ 0x20e0078, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_RGMII_RD1)
		{ 0x20e007c, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_RGMII_RD2)
		{ 0x20e0080, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_RGMII_RD3)
		{ 0x20e0084, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_RGMII_RXC)
		{ 0x20e0088, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR25)
		{ 0x20e008c, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_EB2_B)
		{ 0x20e0090, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16)
		{ 0x20e0094, 0x16 },        // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA17)
		{ 0x20e0098, 0x16 },        // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA18)
		{ 0x20e009c, 0x4 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA19)
		{ 0x20e00a0, 0x4 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA20)
		{ 0x20e00a4, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21)
		{ 0x20e00a8, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA22)
		{ 0x20e00ac, 0x3 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA23)
		{ 0x20e00b0, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_EB3_B)
		{ 0x20e00b4, 0x7 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA24)
		{ 0x20e00b8, 0x7 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA25)
		{ 0x20e00bc, 0x7 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA26)
		{ 0x20e00c0, 0x7 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA27)
		{ 0x20e00c4, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA28)
		{ 0x20e00c8, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA29)
		{ 0x20e00cc, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA30)
		{ 0x20e00d0, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_DATA31)
		{ 0x20e00d4, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR24)
		{ 0x20e00d8, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR23)
		{ 0x20e00dc, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR22)
		{ 0x20e00e0, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR21)
		{ 0x20e00e4, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR20)
		{ 0x20e00e8, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR19)
		{ 0x20e00ec, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR18)
		{ 0x20e00f0, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR17)
		{ 0x20e00f4, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR16)
		{ 0x20e00f8, 0x2 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_CS0_B)
		{ 0x20e00fc, 0x2 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_CS1_B)
		{ 0x20e0100, 0x2 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_OE_B)
		{ 0x20e0104, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_RW)
		{ 0x20e0108, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_LBA_B)
		{ 0x20e010c, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_EB0_B)
		{ 0x20e0110, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_EB1_B)
		{ 0x20e0114, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD00)
		{ 0x20e0118, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD01)
		{ 0x20e011c, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD02)
		{ 0x20e0120, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD03)
		{ 0x20e0124, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD04)
		{ 0x20e0128, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD05)
		{ 0x20e012c, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD06)
		{ 0x20e0130, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD07)
		{ 0x20e0134, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD08)
		{ 0x20e0138, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD09)
		{ 0x20e013c, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD10)
		{ 0x20e0140, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD11)
		{ 0x20e0144, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD12)
		{ 0x20e0148, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD13)
		{ 0x20e014c, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD14)
		{ 0x20e0150, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_AD15)
		{ 0x20e0154, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT_B)
		{ 0x20e0158, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK)
		{ 0x20e015c, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DI0_DISP_CLK)
		{ 0x20e0160, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15)
		{ 0x20e0164, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DI0_PIN02)
		{ 0x20e0168, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DI0_PIN03)
		{ 0x20e016c, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DI0_PIN04)
		{ 0x20e0170, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA00)
		{ 0x20e0174, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA01)
		{ 0x20e0178, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA02)
		{ 0x20e017c, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA03)
		{ 0x20e0180, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA04)
		{ 0x20e0184, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA05)
		{ 0x20e0188, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA06)
		{ 0x20e018c, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA07)
		{ 0x20e0190, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA08)
		{ 0x20e0194, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA09)
		{ 0x20e0198, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA10)
		{ 0x20e019c, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA11)
		{ 0x20e01a0, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA12)
		{ 0x20e01a4, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA13)
		{ 0x20e01a8, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA14)
		{ 0x20e01ac, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA15)
		{ 0x20e01b0, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA16)
		{ 0x20e01b4, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA17)
		{ 0x20e01b8, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA18)
		{ 0x20e01bc, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA19)
		{ 0x20e01c0, 0x3 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA20)
		{ 0x20e01c4, 0x3 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA21)
		{ 0x20e01c8, 0x3 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA22)
		{ 0x20e01cc, 0x3 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA23)
		{ 0x20e01d0, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO)
		{ 0x20e01d4, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_ENET_REF_CLK)
		{ 0x20e01d8, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER)
		{ 0x20e01dc, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV)
		{ 0x20e01e0, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA1)
		{ 0x20e01e4, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA0)
		{ 0x20e01e8, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_ENET_TX_EN)
		{ 0x20e01ec, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1)
		{ 0x20e01f0, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA0)
		{ 0x20e01f4, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_ENET_MDC)
		{ 0x20e01f8, 0x4 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_KEY_COL0)
		{ 0x20e01fc, 0x4 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0)
		{ 0x20e0200, 0x4 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_KEY_COL1)
		{ 0x20e0204, 0x4 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1)
		{ 0x20e0208, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_KEY_COL2)
		{ 0x20e020c, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2)
		{ 0x20e0210, 0x14 },        // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_KEY_COL3)
		{ 0x20e0214, 0x14 },        // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3)
		{ 0x20e0218, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_KEY_COL4)
		{ 0x20e021c, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4)
		{ 0x20e0220, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO00)
		{ 0x20e0224, 0x4 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO01)
		{ 0x20e0228, 0x4 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO09)
		{ 0x20e022c, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO03)
		{ 0x20e0230, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO06)
		{ 0x20e0234, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO02)
		{ 0x20e0238, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO04)
		{ 0x20e023c, 0x3 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO05)
		{ 0x20e0240, 0x3 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO07)
		{ 0x20e0244, 0x3 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO08)
		{ 0x20e0248, 0x4 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO16)
		{ 0x20e024c, 0x4 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO17)
		{ 0x20e0250, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO18)
		{ 0x20e0254, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO19)
		{ 0x20e0258, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK)
		{ 0x20e025c, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_HSYNC)
		{ 0x20e0260, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN)
		{ 0x20e0264, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC)
		{ 0x20e0268, 0x2 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA04)
		{ 0x20e026c, 0x2 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA05)
		{ 0x20e0270, 0x2 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA06)
		{ 0x20e0274, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA07)
		{ 0x20e0278, 0x14 },        // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA08)
		{ 0x20e027c, 0x14 },        // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA09)
		{ 0x20e0280, 0x3 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA10)
		{ 0x20e0284, 0x3 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA11)
		{ 0x20e0288, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA12)
		{ 0x20e028c, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA13)
		{ 0x20e0290, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA14)
		{ 0x20e0294, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA15)
		{ 0x20e0298, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA16)
		{ 0x20e029c, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA17)
		{ 0x20e02a0, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA18)
		{ 0x20e02a4, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA19)
		{ 0x20e02a8, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7)
		{ 0x20e02ac, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6)
		{ 0x20e02b0, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5)
		{ 0x20e02b4, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4)
		{ 0x20e02b8, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD3_CMD)
		{ 0x20e02bc, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD3_CLK)
		{ 0x20e02c0, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0)
		{ 0x20e02c4, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1)
		{ 0x20e02c8, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2)
		{ 0x20e02cc, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3)
		{ 0x20e02d0, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD3_RESET)
		{ 0x20e02d4, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_CLE)
		{ 0x20e02d8, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_ALE)
		{ 0x20e02dc, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B)
		{ 0x20e02e0, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B)
		{ 0x20e02e4, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_CS0_B)
		{ 0x20e02e8, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_CS1_B)
		{ 0x20e02ec, 0x4 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_CS2_B)
		{ 0x20e02f0, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_CS3_B)
		{ 0x20e02f4, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD4_CMD)
		{ 0x20e02f8, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD4_CLK)
		{ 0x20e02fc, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00)
		{ 0x20e0300, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01)
		{ 0x20e0304, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02)
		{ 0x20e0308, 0x1 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03)
		{ 0x20e030c, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04)
		{ 0x20e0310, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05)
		{ 0x20e0314, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06)
		{ 0x20e0318, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07)
		{ 0x20e031c, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0)
		{ 0x20e0320, 0x2 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1)
		{ 0x20e0324, 0x2 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2)
		{ 0x20e0328, 0x5 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3)
		{ 0x20e032c, 0x2 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4)
		{ 0x20e0330, 0x2 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5)
		{ 0x20e0334, 0x2 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6)
		{ 0x20e0338, 0x2 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7)
		{ 0x20e033c, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1)
		{ 0x20e0340, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0)
		{ 0x20e0344, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3)
		{ 0x20e0348, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD1_CMD)
		{ 0x20e034c, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2)
		{ 0x20e0350, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD1_CLK)
		{ 0x20e0354, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD2_CLK)
		{ 0x20e0358, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD2_CMD)
		{ 0x20e035c, 0x0 },         // Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3)
		{ 0x20e0360, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1)
		{ 0x20e0364, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2)
		{ 0x20e0368, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0)
		{ 0x20e036c, 0x10030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_RGMII_TXC)
		{ 0x20e0370, 0x10030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_RGMII_TD0)
		{ 0x20e0374, 0x10030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_RGMII_TD1)
		{ 0x20e0378, 0x10030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_RGMII_TD2)
		{ 0x20e037c, 0x10030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_RGMII_TD3)
		{ 0x20e0380, 0x1b030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_RGMII_RX_CTL)
		{ 0x20e0384, 0x1b030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_RGMII_RD0)
		{ 0x20e0388, 0x10030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_RGMII_TX_CTL)
		{ 0x20e038c, 0x1b030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_RGMII_RD1)
		{ 0x20e0390, 0x1b030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_RGMII_RD2)
		{ 0x20e0394, 0x1b030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_RGMII_RD3)
		{ 0x20e0398, 0x1b030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_RGMII_RXC)
		{ 0x20e039c, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR25)
		{ 0x20e03a0, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_EB2_B)
		{ 0x20e03a4, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA16)
		{ 0x20e03a8, 0x1b8b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA17)
		{ 0x20e03ac, 0x1b8b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA18)
		{ 0x20e03b0, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA19)
		{ 0x20e03b4, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA20)
		{ 0x20e03b8, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA21)
		{ 0x20e03bc, 0xf058 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA22)
		{ 0x20e03c0, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA23)
		{ 0x20e03c4, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_EB3_B)
		{ 0x20e03c8, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA24)
		{ 0x20e03cc, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA25)
		{ 0x20e03d0, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA26)
		{ 0x20e03d4, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA27)
		{ 0x20e03d8, 0xf058 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA28)
		{ 0x20e03dc, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA29)
		{ 0x20e03e0, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA30)
		{ 0x20e03e4, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_DATA31)
		{ 0x20e03e8, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR24)
		{ 0x20e03ec, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR23)
		{ 0x20e03f0, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR22)
		{ 0x20e03f4, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR21)
		{ 0x20e03f8, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR20)
		{ 0x20e03fc, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR19)
		{ 0x20e0400, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR18)
		{ 0x20e0404, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR17)
		{ 0x20e0408, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_ADDR16)
		{ 0x20e040c, 0x100b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_CS0_B)
		{ 0x20e0410, 0x100b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_CS1_B)
		{ 0x20e0414, 0x100b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_OE_B)
		{ 0x20e0418, 0xb1 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_RW)
		{ 0x20e041c, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_LBA_B)
		{ 0x20e0420, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_EB0_B)
		{ 0x20e0424, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_EB1_B)
		{ 0x20e0428, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD00)
		{ 0x20e042c, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD01)
		{ 0x20e0430, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD02)
		{ 0x20e0434, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD03)
		{ 0x20e0438, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD04)
		{ 0x20e043c, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD05)
		{ 0x20e0440, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD06)
		{ 0x20e0444, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD07)
		{ 0x20e0448, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD08)
		{ 0x20e044c, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD09)
		{ 0x20e0450, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD10)
		{ 0x20e0454, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD11)
		{ 0x20e0458, 0x61 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD12)
		{ 0x20e045c, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD13)
		{ 0x20e0460, 0x10080 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD14)
		{ 0x20e0464, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_AD15)
		{ 0x20e0468, 0xb060 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT_B)
		{ 0x20e046c, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK)
		{ 0x20e0470, 0xd1 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK)
		{ 0x20e0474, 0xd1 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15)
		{ 0x20e0478, 0xd1 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DI0_PIN02)
		{ 0x20e047c, 0xd1 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DI0_PIN03)
		{ 0x20e0480, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DI0_PIN04)
		{ 0x20e0484, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA00)
		{ 0x20e0488, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA01)
		{ 0x20e048c, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA02)
		{ 0x20e0490, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA03)
		{ 0x20e0494, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA04)
		{ 0x20e0498, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA05)
		{ 0x20e049c, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA06)
		{ 0x20e04a0, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA07)
		{ 0x20e04a4, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA08)
		{ 0x20e04a8, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA09)
		{ 0x20e04ac, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA10)
		{ 0x20e04b0, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA11)
		{ 0x20e04b4, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA12)
		{ 0x20e04b8, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA13)
		{ 0x20e04bc, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA14)
		{ 0x20e04c0, 0xf9 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA15)
		{ 0x20e04c4, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA16)
		{ 0x20e04c8, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA17)
		{ 0x20e04cc, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA18)
		{ 0x20e04d0, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA19)
		{ 0x20e04d4, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA20)
		{ 0x20e04d8, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA21)
		{ 0x20e04dc, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA22)
		{ 0x20e04e0, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DISP0_DATA23)
		{ 0x20e04e4, 0x100b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_ENET_MDIO)
		{ 0x20e04e8, 0x100b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_ENET_REF_CLK)
		{ 0x20e04ec, 0x17059 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_ENET_RX_ER)
		{ 0x20e04f0, 0xb0 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_ENET_CRS_DV)
		{ 0x20e04f4, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_ENET_RX_DATA1)
		{ 0x20e04f8, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_ENET_RX_DATA0)
		{ 0x20e04fc, 0xf058 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_ENET_TX_EN)
		{ 0x20e0500, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA1)
		{ 0x20e0504, 0xb1 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA0)
		{ 0x20e0508, 0x100b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_ENET_MDC)
		{ 0x20e050c, 0x30 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_P)
		{ 0x20e0510, 0x28030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5)
		{ 0x20e0514, 0x28030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4)
		{ 0x20e0518, 0x30 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_P)
		{ 0x20e051c, 0x30 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P)
		{ 0x20e0520, 0x28030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3)
		{ 0x20e0524, 0x30 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P)
		{ 0x20e0528, 0x28030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2)
		{ 0x20e052c, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00)
		{ 0x20e0530, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01)
		{ 0x20e0534, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02)
		{ 0x20e0538, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03)
		{ 0x20e053c, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04)
		{ 0x20e0540, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05)
		{ 0x20e0544, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06)
		{ 0x20e0548, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07)
		{ 0x20e054c, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08)
		{ 0x20e0550, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09)
		{ 0x20e0554, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10)
		{ 0x20e0558, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11)
		{ 0x20e055c, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12)
		{ 0x20e0560, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13)
		{ 0x20e0564, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14)
		{ 0x20e0568, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15)
		{ 0x20e056c, 0x28030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B)
		{ 0x20e0570, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B)
		{ 0x20e0574, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B)
		{ 0x20e0578, 0x28030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B)
		{ 0x20e057c, 0x20030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET)
		{ 0x20e0580, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0)
		{ 0x20e0584, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1)
		{ 0x20e0588, 0x28030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P)
		{ 0x20e058c, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2)
		{ 0x20e0590, 0x3000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0)
		{ 0x20e0594, 0x28030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK1_P)
		{ 0x20e0598, 0x3000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1)
		{ 0x20e059c, 0x3030 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0)
		{ 0x20e05a0, 0x3030 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1)
		{ 0x20e05a4, 0x8000 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B)
		{ 0x20e05a8, 0x30 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P)
		{ 0x20e05ac, 0x28030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0)
		{ 0x20e05b0, 0x30 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P)
		{ 0x20e05b4, 0x28030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1)
		{ 0x20e05b8, 0x30 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_P)
		{ 0x20e05bc, 0x28030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6)
		{ 0x20e05c0, 0x30 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_P)
		{ 0x20e05c4, 0x28030 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7)
		{ 0x20e05c8, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_KEY_COL0)
		{ 0x20e05cc, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0)
		{ 0x20e05d0, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_KEY_COL1)
		{ 0x20e05d4, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1)
		{ 0x20e05d8, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_KEY_COL2)
		{ 0x20e05dc, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2)
		{ 0x20e05e0, 0x1b8b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_KEY_COL3)
		{ 0x20e05e4, 0x1b8b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3)
		{ 0x20e05e8, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_KEY_COL4)
		{ 0x20e05ec, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4)
		{ 0x20e05f0, 0xf098 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO00)
		{ 0x20e05f4, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO01)
		{ 0x20e05f8, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO09)
		{ 0x20e05fc, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO03)
		{ 0x20e0600, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO06)
		{ 0x20e0604, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO02)
		{ 0x20e0608, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO04)
		{ 0x20e060c, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO05)
		{ 0x20e0610, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO07)
		{ 0x20e0614, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO08)
		{ 0x20e0618, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO16)
		{ 0x20e061c, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO17)
		{ 0x20e0620, 0x70f0 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO18)
		{ 0x20e0624, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO19)
		{ 0x20e0628, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK)
		{ 0x20e062c, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_HSYNC)
		{ 0x20e0630, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN)
		{ 0x20e0634, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC)
		{ 0x20e0638, 0x100b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA04)
		{ 0x20e063c, 0x100b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA05)
		{ 0x20e0640, 0x100b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA06)
		{ 0x20e0644, 0xb1 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA07)
		{ 0x20e0648, 0x1b8b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA08)
		{ 0x20e064c, 0x1b8b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA09)
		{ 0x20e0650, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA10)
		{ 0x20e0654, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA11)
		{ 0x20e0658, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA12)
		{ 0x20e065c, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA13)
		{ 0x20e0660, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA14)
		{ 0x20e0664, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA15)
		{ 0x20e0668, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA16)
		{ 0x20e066c, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA17)
		{ 0x20e0670, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA18)
		{ 0x20e0674, 0xb0b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA19)
		{ 0x20e0678, 0x7060 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS)
		{ 0x20e067c, 0xb060 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD)
		{ 0x20e0680, 0x7060 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_JTAG_TRSTB)
		{ 0x20e0684, 0x7060 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI)
		{ 0x20e0688, 0x7060 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK)
		{ 0x20e068c, 0x90b1 },      // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO)
		{ 0x20e0690, 0x17059 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7)
		{ 0x20e0694, 0x17059 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6)
		{ 0x20e0698, 0x17059 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5)
		{ 0x20e069c, 0x17059 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4)
		{ 0x20e06a0, 0x17059 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD3_CMD)
		{ 0x20e06a4, 0x10059 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD3_CLK)
		{ 0x20e06a8, 0x17059 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0)
		{ 0x20e06ac, 0x17059 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1)
		{ 0x20e06b0, 0x17059 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2)
		{ 0x20e06b4, 0x17059 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3)
		{ 0x20e06b8, 0x17059 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD3_RESET)
		{ 0x20e06bc, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_CLE)
		{ 0x20e06c0, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_ALE)
		{ 0x20e06c4, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B)
		{ 0x20e06c8, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B)
		{ 0x20e06cc, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_CS0_B)
		{ 0x20e06d0, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_CS1_B)
		{ 0x20e06d4, 0xb0 },        // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_CS2_B)
		{ 0x20e06d8, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_CS3_B)
		{ 0x20e06dc, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD4_CMD)
		{ 0x20e06e0, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD4_CLK)
		{ 0x20e06e4, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00)
		{ 0x20e06e8, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01)
		{ 0x20e06ec, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02)
		{ 0x20e06f0, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03)
		{ 0x20e06f4, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04)
		{ 0x20e06f8, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05)
		{ 0x20e06fc, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06)
		{ 0x20e0700, 0x130b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07)
		{ 0x20e0704, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0)
		{ 0x20e0708, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1)
		{ 0x20e070c, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2)
		{ 0x20e0710, 0x1b0b0 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3)
		{ 0x20e0714, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4)
		{ 0x20e0718, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5)
		{ 0x20e071c, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6)
		{ 0x20e0720, 0x1b0b1 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7)
		{ 0x20e0724, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1)
		{ 0x20e0728, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0)
		{ 0x20e072c, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3)
		{ 0x20e0730, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD1_CMD)
		{ 0x20e0734, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2)
		{ 0x20e0738, 0x10071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD1_CLK)
		{ 0x20e073c, 0x10071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD2_CLK)
		{ 0x20e0740, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD2_CMD)
		{ 0x20e0744, 0x17071 },     // Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3)
		{ 0x20e0748, 0x30 },        // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_B7DS)
		{ 0x20e074c, 0x30 },        // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_ADDDS)
		{ 0x20e0750, 0x20000 },     // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL)
		{ 0x20e0754, 0x0 },         // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0)
		{ 0x20e0758, 0x0 },         // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_DDRPKE)
		{ 0x20e075c, 0x0 },         // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1)
		{ 0x20e0760, 0x0 },         // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2)
		{ 0x20e0764, 0x0 },         // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3)
		{ 0x20e0768, 0x2000 },      // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_DDRPK)
		{ 0x20e076c, 0x0 },         // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4)
		{ 0x20e0770, 0x0 },         // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_DDRHYS)
		{ 0x20e0774, 0x20000 },     // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_DDRMODE)
		{ 0x20e0778, 0x0 },         // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5)
		{ 0x20e077c, 0x0 },         // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6)
		{ 0x20e0780, 0x0 },         // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7)
		{ 0x20e0784, 0x30 },        // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_B0DS)
		{ 0x20e0788, 0x30 },        // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_B1DS)
		{ 0x20e078c, 0x30 },        // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_CTLDS)
		{ 0x20e0790, 0x80000 },     // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII)
		{ 0x20e0794, 0x30 },        // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_B2DS)
		{ 0x20e0798, 0xc0000 },     // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE)
		{ 0x20e079c, 0x30 },        // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_B3DS)
		{ 0x20e07a0, 0x30 },        // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_B4DS)
		{ 0x20e07a4, 0x30 },        // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_B5DS)
		{ 0x20e07a8, 0x30 },        // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_B6DS)
		{ 0x20e07ac, 0x0 },         // Pad Group Control Register (IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM)
		{ 0x20e07b0, 0x0 },         // Select Input Register (IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT)
		{ 0x20e07b4, 0x1 },         // Select Input Register (IOMUXC_AUD4_INPUT_DA_AMX_SELECT_INPUT)
		{ 0x20e07b8, 0x1 },         // Select Input Register (IOMUXC_AUD4_INPUT_DB_AMX_SELECT_INPUT)
		{ 0x20e07bc, 0x0 },         // Select Input Register (IOMUXC_AUD4_INPUT_RXCLK_AMX_SELECT_INPUT)
		{ 0x20e07c0, 0x0 },         // Select Input Register (IOMUXC_AUD4_INPUT_RXFS_AMX_SELECT_INPUT)
		{ 0x20e07c4, 0x0 },         // Select Input Register (IOMUXC_AUD4_INPUT_TXCLK_AMX_SELECT_INPUT)
		{ 0x20e07c8, 0x1 },         // Select Input Register (IOMUXC_AUD4_INPUT_TXFS_AMX_SELECT_INPUT)
		{ 0x20e07cc, 0x0 },         // Select Input Register (IOMUXC_AUD5_INPUT_DA_AMX_SELECT_INPUT)
		{ 0x20e07d0, 0x0 },         // Select Input Register (IOMUXC_AUD5_INPUT_DB_AMX_SELECT_INPUT)
		{ 0x20e07d4, 0x0 },         // Select Input Register (IOMUXC_AUD5_INPUT_RXCLK_AMX_SELECT_INPUT)
		{ 0x20e07d8, 0x0 },         // Select Input Register (IOMUXC_AUD5_INPUT_RXFS_AMX_SELECT_INPUT)
		{ 0x20e07dc, 0x0 },         // Select Input Register (IOMUXC_AUD5_INPUT_TXCLK_AMX_SELECT_INPUT)
		{ 0x20e07e0, 0x0 },         // Select Input Register (IOMUXC_AUD5_INPUT_TXFS_AMX_SELECT_INPUT)
		{ 0x20e07e4, 0x1 },         // Select Input Register (IOMUXC_FLEXCAN1_RX_SELECT_INPUT)
		{ 0x20e07e8, 0x0 },         // Select Input Register (IOMUXC_FLEXCAN2_RX_SELECT_INPUT)
		{ 0x20e07f0, 0x0 },         // Select Input Register (IOMUXC_CCM_PMIC_READY_SELECT_INPUT)
		{ 0x20e07f4, 0x3 },         // Select Input Register (IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT)
		{ 0x20e07f8, 0x3 },         // Select Input Register (IOMUXC_ECSPI1_MISO_SELECT_INPUT)
		{ 0x20e07fc, 0x3 },         // Select Input Register (IOMUXC_ECSPI1_MOSI_SELECT_INPUT)
		{ 0x20e0800, 0x0 },         // Select Input Register (IOMUXC_ECSPI1_SS0_SELECT_INPUT)
		{ 0x20e0804, 0x0 },         // Select Input Register (IOMUXC_ECSPI1_SS1_SELECT_INPUT)
		{ 0x20e0808, 0x0 },         // Select Input Register (IOMUXC_ECSPI1_SS2_SELECT_INPUT)
		{ 0x20e080c, 0x0 },         // Select Input Register (IOMUXC_ECSPI1_SS3_SELECT_INPUT)
		{ 0x20e0810, 0x0 },         // Select Input Register (IOMUXC_ECSPI2_CSPI_CLK_IN_SELECT_INPUT)
		{ 0x20e0814, 0x0 },         // Select Input Register (IOMUXC_ECSPI2_MISO_SELECT_INPUT)
		{ 0x20e0818, 0x0 },         // Select Input Register (IOMUXC_ECSPI2_MOSI_SELECT_INPUT)
		{ 0x20e081c, 0x0 },         // Select Input Register (IOMUXC_ECSPI2_SS0_SELECT_INPUT)
		{ 0x20e0820, 0x0 },         // Select Input Register (IOMUXC_ECSPI2_SS1_SELECT_INPUT)
		{ 0x20e0824, 0x0 },         // Select Input Register (IOMUXC_ECSPI4_SS0_SELECT_INPUT)
		{ 0x20e0828, 0x0 },         // Select Input Register (IOMUXC_ECSPI5_CSPI_CLK_IN_SELECT_INPUT)
		{ 0x20e082c, 0x0 },         // Select Input Register (IOMUXC_ECSPI5_MISO_SELECT_INPUT)
		{ 0x20e0830, 0x0 },         // Select Input Register (IOMUXC_ECSPI5_MOSI_SELECT_INPUT)
		{ 0x20e0834, 0x0 },         // Select Input Register (IOMUXC_ECSPI5_SS0_SELECT_INPUT)
		{ 0x20e0838, 0x0 },         // Select Input Register (IOMUXC_ECSPI5_SS1_SELECT_INPUT)
		{ 0x20e083c, 0x0 },         // Select Input Register (IOMUXC_ENET_REF_CLK_SELECT_INPUT)
		{ 0x20e0840, 0x0 },         // Select Input Register (IOMUXC_ENET_MAC0_MDIO_SELECT_INPUT)
		{ 0x20e0844, 0x0 },         // Select Input Register (IOMUXC_ENET_MAC0_RX_CLK_SELECT_INPUT)
		{ 0x20e0848, 0x0 },         // Select Input Register (IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUT)
		{ 0x20e084c, 0x0 },         // Select Input Register (IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUT)
		{ 0x20e0850, 0x0 },         // Select Input Register (IOMUXC_ENET_MAC0_RX_DATA2_SELECT_INPUT)
		{ 0x20e0854, 0x0 },         // Select Input Register (IOMUXC_ENET_MAC0_RX_DATA3_SELECT_INPUT)
		{ 0x20e0858, 0x0 },         // Select Input Register (IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUT)
		{ 0x20e085c, 0x0 },         // Select Input Register (IOMUXC_ESAI_RX_FS_SELECT_INPUT)
		{ 0x20e0860, 0x0 },         // Select Input Register (IOMUXC_ESAI_TX_FS_SELECT_INPUT)
		{ 0x20e0864, 0x0 },         // Select Input Register (IOMUXC_ESAI_RX_HF_CLK_SELECT_INPUT)
		{ 0x20e0868, 0x0 },         // Select Input Register (IOMUXC_ESAI_TX_HF_CLK_SELECT_INPUT)
		{ 0x20e086c, 0x0 },         // Select Input Register (IOMUXC_ESAI_RX_CLK_SELECT_INPUT)
		{ 0x20e0870, 0x0 },         // Select Input Register (IOMUXC_ESAI_TX_CLK_SELECT_INPUT)
		{ 0x20e0874, 0x0 },         // Select Input Register (IOMUXC_ESAI_SDO0_SELECT_INPUT)
		{ 0x20e0878, 0x0 },         // Select Input Register (IOMUXC_ESAI_SDO1_SELECT_INPUT)
		{ 0x20e087c, 0x0 },         // Select Input Register (IOMUXC_ESAI_SDO2_SDI3_SELECT_INPUT)
		{ 0x20e0880, 0x0 },         // Select Input Register (IOMUXC_ESAI_SDO3_SDI2_SELECT_INPUT)
		{ 0x20e0884, 0x0 },         // Select Input Register (IOMUXC_ESAI_SDO4_SDI1_SELECT_INPUT)
		{ 0x20e0888, 0x0 },         // Select Input Register (IOMUXC_ESAI_SDO5_SDI0_SELECT_INPUT)
		{ 0x20e088c, 0x0 },         // Select Input Register (IOMUXC_HDMI_ICECIN_SELECT_INPUT)
		{ 0x20e0890, 0x0 },         // Select Input Register (IOMUXC_HDMI_II2C_CLKIN_SELECT_INPUT)
		{ 0x20e0894, 0x0 },         // Select Input Register (IOMUXC_HDMI_II2C_DATAIN_SELECT_INPUT)
		{ 0x20e0898, 0x1 },         // Select Input Register (IOMUXC_I2C1_SCL_IN_SELECT_INPUT)
		{ 0x20e089c, 0x1 },         // Select Input Register (IOMUXC_I2C1_SDA_IN_SELECT_INPUT)
		{ 0x20e08a0, 0x1 },         // Select Input Register (IOMUXC_I2C2_SCL_IN_SELECT_INPUT)
		{ 0x20e08a4, 0x1 },         // Select Input Register (IOMUXC_I2C2_SDA_IN_SELECT_INPUT)
		{ 0x20e08a8, 0x0 },         // Select Input Register (IOMUXC_I2C3_SCL_IN_SELECT_INPUT)
		{ 0x20e08ac, 0x0 },         // Select Input Register (IOMUXC_I2C3_SDA_IN_SELECT_INPUT)
		{ 0x20e08b0, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_DATA10_SELECT_INPUT)
		{ 0x20e08b4, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_DATA11_SELECT_INPUT)
		{ 0x20e08b8, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_DATA12_SELECT_INPUT)
		{ 0x20e08bc, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_DATA13_SELECT_INPUT)
		{ 0x20e08c0, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_DATA14_SELECT_INPUT)
		{ 0x20e08c4, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_DATA15_SELECT_INPUT)
		{ 0x20e08c8, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_DATA16_SELECT_INPUT)
		{ 0x20e08cc, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_DATA17_SELECT_INPUT)
		{ 0x20e08d0, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_DATA18_SELECT_INPUT)
		{ 0x20e08d4, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_DATA19_SELECT_INPUT)
		{ 0x20e08d8, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_DATA_EN_SELECT_INPUT)
		{ 0x20e08dc, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_HSYNC_SELECT_INPUT)
		{ 0x20e08e0, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_PIX_CLK_SELECT_INPUT)
		{ 0x20e08e4, 0x0 },         // Select Input Register (IOMUXC_IPU2_SENS1_VSYNC_SELECT_INPUT)
		{ 0x20e08e8, 0x0 },         // Select Input Register (IOMUXC_KEY_COL5_SELECT_INPUT)
		{ 0x20e08ec, 0x0 },         // Select Input Register (IOMUXC_KEY_COL6_SELECT_INPUT)
		{ 0x20e08f0, 0x0 },         // Select Input Register (IOMUXC_KEY_COL7_SELECT_INPUT)
		{ 0x20e08f4, 0x0 },         // Select Input Register (IOMUXC_KEY_ROW5_SELECT_INPUT)
		{ 0x20e08f8, 0x0 },         // Select Input Register (IOMUXC_KEY_ROW6_SELECT_INPUT)
		{ 0x20e08fc, 0x0 },         // Select Input Register (IOMUXC_KEY_ROW7_SELECT_INPUT)
		{ 0x20e0900, 0x0 },         // Select Input Register (IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT)
		{ 0x20e0904, 0x0 },         // Select Input Register (IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT)
		{ 0x20e0908, 0x0 },         // Select Input Register (IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT)
		{ 0x20e090c, 0x0 },         // Select Input Register (IOMUXC_SDMA_EVENTS14_SELECT_INPUT)
		{ 0x20e0910, 0x0 },         // Select Input Register (IOMUXC_SDMA_EVENTS47_SELECT_INPUT)
		{ 0x20e0914, 0x3 },         // Select Input Register (IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT)
		{ 0x20e0918, 0x0 },         // Select Input Register (IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT)
		{ 0x20e091c, 0x0 },         // Select Input Register (IOMUXC_UART1_UART_RTS_B_SELECT_INPUT)
		{ 0x20e0920, 0x0 },         // Select Input Register (IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT)
		{ 0x20e0924, 0x5 },         // Select Input Register (IOMUXC_UART2_UART_RTS_B_SELECT_INPUT)
		{ 0x20e0928, 0x7 },         // Select Input Register (IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT)
		{ 0x20e092c, 0x0 },         // Select Input Register (IOMUXC_UART3_UART_RTS_B_SELECT_INPUT)
		{ 0x20e0930, 0x0 },         // Select Input Register (IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT)
		{ 0x20e0934, 0x0 },         // Select Input Register (IOMUXC_UART4_UART_RTS_B_SELECT_INPUT)
		{ 0x20e0938, 0x0 },         // Select Input Register (IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT)
		{ 0x20e093c, 0x0 },         // Select Input Register (IOMUXC_UART5_UART_RTS_B_SELECT_INPUT)
		{ 0x20e0940, 0x0 },         // Select Input Register (IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT)
		{ 0x20e0944, 0x0 },         // Select Input Register (IOMUXC_USB_OTG_OC_SELECT_INPUT)
		{ 0x20e0948, 0x0 },         // Select Input Register (IOMUXC_USB_H1_OC_SELECT_INPUT)
		{ 0x20e094c, 0x0 },         // Select Input Register (IOMUXC_USDHC1_WP_ON_SELECT_INPUT)
		// (Global Power Controller)
		{ 0x20dc008, 0x70f7f01b },         // IRQ masking register 1 (GPC_IMR1)
		{ 0x20dc00c, 0xff79b60f },         // IRQ masking register 2 (GPC_IMR2)
		{ 0x20dc010, 0xfffe0003 },         // IRQ masking register 3 (GPC_IMR3)
		{ 0x20dc014, 0xfef7f9ff },         // IRQ masking register 4 (GPC_IMR4)
		// (Power Management Unit)
		{ 0x20c8110, 0x21073 },     // Regulator 1P1 Register (PMU_REG_1P1)
		{ 0x20c8120, 0x11775 },     // Regulator 3P0 Register (PMU_REG_3P0)
		{ 0x20c8130, 0x21073 },     // Regulator 2P5 Register (PMU_REG_2P5)
		{ 0x20c8140, 0x580016 },    // Digital Regulator Core Register (PMU_REG_CORE)
		{ 0x20c8150, 0x4010088 },   // Miscellaneous Register 0 (PMU_MISC0)
		{ 0x20c8160, 0x8000000b },  // Miscellaneous Register 1 (PMU_MISC1)
		{ 0x20c8170, 0x40676767 },  // Miscellaneous Control Register (PMU_MISC2)
		// (Clock Controller Module)
		{ 0x20c4000, 0x40110ff },   // CCM Control Register (CCM_CCR)
		{ 0x20c4004, 0x10000 },     // CCM Control Divider Register (CCM_CCDR)
		{ 0x20c4008, 0x38 },        // CCM Status Register (CCM_CSR)
		{ 0x20c400c, 0x100 },       // CCM Clock Switcher Register (CCM_CCSR)
		{ 0x20c4010, 0x0 },         // CCM Arm Clock Root Register (CCM_CACRR)
		{ 0x20c4014, 0x18d00 },     // CCM Bus Clock Divider Register (CCM_CBCDR)
		{ 0x20c4018, 0x11204 },     // CCM Bus Clock Multiplexer Register (CCM_CBCMR)
		{ 0x20c401c, 0x900000 },    // CCM Serial Clock Multiplexer Register 1 (CCM_CSCMR1)
		{ 0x20c4020, 0x2b92f06 },   // CCM Serial Clock Multiplexer Register 2 (CCM_CSCMR2)
		{ 0x20c4024, 0x490b00 },    // CCM Serial Clock Divider Register 1 (CCM_CSCDR1)
		{ 0x20c4028, 0xec102c1 },   // CCM SSI1 Clock Divider Register (CCM_CS1CDR)
		{ 0x20c402c, 0x7336c1 },    // CCM SSI2 Clock Divider Register (CCM_CS2CDR)
		{ 0x20c4030, 0x33e71f92 },  // CCM D1 Clock Divider Register (CCM_CDCDR)
		{ 0x20c4034, 0x12080 },     // CCM HSC Clock Divider Register (CCM_CHSCCDR)
		{ 0x20c4038, 0x12090 },     // CCM Serial Clock Divider Register 2 (CCM_CSCDR2)
		{ 0x20c403c, 0x10841 },     // CCM Serial Clock Divider Register 3 (CCM_CSCDR3)
		{ 0x20c4048, 0x0 },         // CCM Divider Handshake In-Process Register (CCM_CDHIPR)
		{ 0x20c4054, 0x78 },        // CCM Low Power Control Register (CCM_CLPCR)
		{ 0x20c4058, 0x45a0000 },   // CCM Interrupt Status Register (CCM_CISR)
		{ 0x20c405c, 0xffffffff },  // CCM Interrupt Mask Register (CCM_CIMR)
		{ 0x20c4060, 0x10e017b },   // CCM Clock Output Source Register (CCM_CCOSR)
		{ 0x20c4064, 0x2fe62 },     // CCM General Purpose Register (CCM_CGPR)
		{ 0x20c4068, 0xc03f0f },    // CCM Clock Gating Register 0 (CCM_CCGR0)
		{ 0x20c406c, 0x30fc00 },    // CCM Clock Gating Register 1 (CCM_CCGR1)
		{ 0x20c4070, 0x3ff0033 },   // CCM Clock Gating Register 2 (CCM_CCGR2)
		{ 0x20c4074, 0x3f33000f },  // CCM Clock Gating Register 3 (CCM_CCGR3)
		{ 0x20c4078, 0xc0c300 },    // CCM Clock Gating Register 4 (CCM_CCGR4)
		{ 0x20c407c, 0xf0000f3 },   // CCM Clock Gating Register 5 (CCM_CCGR5)
		{ 0x20c4080, 0xc0f },       // CCM Clock Gating Register 6 (CCM_CCGR6)
		{ 0x20c4088, 0x7fffffff },  // CCM Module Enable Overide Register (CCM_CMEOR)
		// (Clock Controller Module - Analog)
		{ 0x20c8010, 0x80003040 },  // Analog USB1 480MHz PLL Control Register (CCM_ANALOG_PLL_USB1)
		{ 0x20c8070, 0x1006 },      // Analog Audio PLL control Register (CCM_ANALOG_PLL_AUDIO)
		{ 0x20c80a0, 0x1028 },      // Analog Video PLL control Register (CCM_ANALOG_PLL_VIDEO)
		{ 0x20c80b0, 0x0 },         // Numerator of Video PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_VIDEO_NUM)
		{ 0x20c80c0, 0xf4240 },     // Denominator of Video PLL Fractional Loop Divider Register (CCM_ANALOG_PLL_VIDEO_DENOM)
		{ 0x20c80e0, 0x80182001 },  // Analog ENET PLL Control Register (CCM_ANALOG_PLL_ENET)
		{ 0x20c80f0, 0xd3d150cc },  // 480MHz Clock (PLL3) Phase Fractional Divider Control Register (CCM_ANALOG_PFD_480)
		{ 0x20c8100, 0x5018d0db }   // 528MHz Clock (PLL2) Phase Fractional Divider Control Register (CCM_ANALOG_PFD_528)
	};
}

struct Board::L2_cache : Hw::Pl310
{
	L2_cache(Genode::addr_t mmio) : Hw::Pl310(mmio)
	{
		Aux::access_t aux = 0;
		Aux::Full_line_of_zero::set(aux, true);
		Aux::Associativity::set(aux, Aux::Associativity::WAY_16);
		Aux::Way_size::set(aux, Aux::Way_size::KB_64);
		Aux::Share_override::set(aux, true);
		Aux::Replacement_policy::set(aux, Aux::Replacement_policy::PRAND);
		Aux::Ns_lockdown::set(aux, true);
		Aux::Data_prefetch::set(aux, true);
		Aux::Inst_prefetch::set(aux, true);
		Aux::Early_bresp::set(aux, true);
		write<Aux>(aux);

		Tag_ram::access_t tag_ram = 0;
		Tag_ram::Setup_latency::set(tag_ram, 2);
		Tag_ram::Read_latency::set(tag_ram, 3);
		Tag_ram::Write_latency::set(tag_ram, 1);
		write<Tag_ram>(tag_ram);

		Data_ram::access_t data_ram = 0;
		Data_ram::Setup_latency::set(data_ram, 2);
		Data_ram::Read_latency::set(data_ram, 3);
		Data_ram::Write_latency::set(data_ram, 1);
		write<Data_ram>(data_ram);

		Prefetch_ctrl::access_t prefetch = 0;
		Prefetch_ctrl::Data_prefetch::set(prefetch, 1);
		Prefetch_ctrl::Inst_prefetch::set(prefetch, 1);
		write<Prefetch_ctrl>(prefetch | 0xF);
	}

	using Hw::Pl310::invalidate;

	void enable()
	{
		Pl310::mask_interrupts();
		write<Control::Enable>(1);
	}

	void disable() {
		write<Control::Enable>(0);
	}
};

#endif /* _SRC__BOOTSTRAP__SPEC__IMX6Q_APALIS__BOARD_H_ */
