Running in Lattice mode


Starting:    I:\iCE_Cubed\synpbase\bin64\mbin\synbatch.exe
Install:     I:\iCE_Cubed\synpbase
Hostname:    TONY-MALONEY
Date:        Sun Dec 13 21:13:48 2020
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch PongDevBoard_syn.prj
ProductType: synplify_pro





log file: "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.srr"
Running: PongDevBoard_Implmnt in foreground

Running PongDevBoard_syn|PongDevBoard_Implmnt

Running: compile (Compile) on PongDevBoard_syn|PongDevBoard_Implmnt
# Sun Dec 13 21:13:48 2020

Running: compile_flow (Compile Process) on PongDevBoard_syn|PongDevBoard_Implmnt
# Sun Dec 13 21:13:48 2020

Running: compiler (Compile Input) on PongDevBoard_syn|PongDevBoard_Implmnt
# Sun Dec 13 21:13:48 2020
Copied C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs to C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.srs

compiler completed
# Sun Dec 13 21:13:50 2020

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on PongDevBoard_syn|PongDevBoard_Implmnt
# Sun Dec 13 21:13:50 2020

multi_srs_gen completed
# Sun Dec 13 21:13:50 2020

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_mult.srs to C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.srs
Complete: Compile Process on PongDevBoard_syn|PongDevBoard_Implmnt

Running: premap (Pre-mapping) on PongDevBoard_syn|PongDevBoard_Implmnt
# Sun Dec 13 21:13:50 2020

premap completed
# Sun Dec 13 21:13:50 2020

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on PongDevBoard_syn|PongDevBoard_Implmnt

Running: map (Map) on PongDevBoard_syn|PongDevBoard_Implmnt
# Sun Dec 13 21:13:50 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on PongDevBoard_syn|PongDevBoard_Implmnt
# Sun Dec 13 21:13:50 2020
Copied C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm to C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.srm

fpga_mapper completed with warnings
# Sun Dec 13 21:13:52 2020

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on PongDevBoard_syn|PongDevBoard_Implmnt
Complete: Logic Synthesis on PongDevBoard_syn|PongDevBoard_Implmnt

exit status=0

exit status=0

