-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
-- Date        : Tue Feb  3 16:57:24 2026
-- Host        : MDD-ECE-785KL84 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub
--               e:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/top_Spindle_0_0_stub.vhdl
-- Design      : top_Spindle_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity top_Spindle_0_0 is
  Port ( 
    clk : in STD_LOGIC;
    en : in STD_LOGIC;
    en_spindle : out STD_LOGIC;
    dir : in STD_LOGIC;
    speed : in STD_LOGIC_VECTOR ( 1 downto 0 );
    kill : in STD_LOGIC;
    INHA : out STD_LOGIC;
    INLA : out STD_LOGIC;
    INHB : out STD_LOGIC;
    INLB : out STD_LOGIC;
    INHC : out STD_LOGIC;
    INLC : out STD_LOGIC
  );

  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_Spindle_0_0 : entity is "top_Spindle_0_0,Spindle,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of top_Spindle_0_0 : entity is "top_Spindle_0_0,Spindle,{x_ipProduct=Vivado 2025.1,x_ipVendor=xilinx.com,x_ipLibrary=module_ref,x_ipName=Spindle,x_ipVersion=1.0,x_ipCoreRevision=1,x_ipLanguage=VHDL,x_ipSimLanguage=VHDL}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of top_Spindle_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of top_Spindle_0_0 : entity is "module_ref";
end top_Spindle_0_0;

architecture stub of top_Spindle_0_0 is
  attribute syn_black_box : boolean;
  attribute black_box_pad_pin : string;
  attribute syn_black_box of stub : architecture is true;
  attribute black_box_pad_pin of stub : architecture is "clk,en,en_spindle,dir,speed[1:0],kill,INHA,INLA,INHB,INLB,INHC,INLC";
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_mode : string;
  attribute x_interface_mode of clk : signal is "slave clk";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_core_info : string;
  attribute x_core_info of stub : architecture is "Spindle,Vivado 2025.1";
begin
end;
