# -------------------------------------------------------------------------- #
#
# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition
# Date created = 16:36:37  July 05, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		RISCV_tb_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "cyclone v"
set_global_assignment -name DEVICE 5cgxfc5c6f27c7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 19.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:36:37  JULY 05, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "19.1.0 Standard Edition"
set_global_assignment -name FMAX_REQUIREMENT "50 MHz"
set_global_assignment -name TOP_LEVEL_ENTITY RISCV_tb
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/riscv_tb_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/constants_pkg.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/data_types_pkg.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/riscv_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/ISA_pkg.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/pc_reg_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/pc_reg_behave.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/im_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/IM_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/me_reg_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/me_reg_behave.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_alu_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_alu_behave.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/memory_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/Memory_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_memory_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_memory_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_fw_rs1_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_fw_rs1_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_fw_rs2_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_fw_rs2_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_fw_memory_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_fw_memory_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_nop_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_nop_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/dbpu_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/DBPU_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/sbpu_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/SBPU_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/if_reg_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/if_reg_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_bpu_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/mux_bpu_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/io_controller_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/io_controller_behave.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/pc_inc_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/pc_inc_behave.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/decoder_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/decoder_behave.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/rf_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/RF_behave.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/dec_reg_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/dec_reg_behave.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/alu_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/ALU_behave.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/ex_reg_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/ex_reg_behave.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/imm_gen_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/Imm_Gen_behave.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/riscv_struct.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/clk_res_gen_entity.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/clk_res_gen_behav.vhd
set_global_assignment -name VHDL_FILE /u/home/stud/flxbrggr/dev/HDS/RISCV/RISCV_lib/hdl/riscv_tb_struct.vhd