<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000ZE
Package:     TQFP144
Performance: 1
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.0.99.2</big></U></B>
Wed Apr 19 12:28:25 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   39.537MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.023ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i3

   Delay:              24.591ns  (35.5% logic, 64.5% route), 14 logic levels.

 Constraint Details:

     24.591ns physical path delay SPI_I/SLICE_9 to SLICE_1257 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.023ns

 Physical Path Details:

      Data path SPI_I/SLICE_9 to SLICE_1257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R19C20A.CLK to     R19C20A.Q0 SPI_I/SLICE_9 (from clkout_c)
ROUTE         4     4.832     R19C20A.Q0 to     R19C21A.A1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     1.789     R19C21A.A1 to    R19C21A.FCO SPI_I/SLICE_81
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI SPI_I/n18718
FCITOFCO_D  ---     0.316    R19C21B.FCI to    R19C21B.FCO SPI_I/SLICE_80
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI SPI_I/n18719
FCITOFCO_D  ---     0.316    R19C21C.FCI to    R19C21C.FCO SPI_I/SLICE_79
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI SPI_I/n18720
FCITOFCO_D  ---     0.316    R19C21D.FCI to    R19C21D.FCO SPI_I/SLICE_78
ROUTE         1     0.000    R19C21D.FCO to    R19C22A.FCI SPI_I/n18721
FCITOFCO_D  ---     0.316    R19C22A.FCI to    R19C22A.FCO SPI_I/SLICE_77
ROUTE         1     0.000    R19C22A.FCO to    R19C22B.FCI SPI_I/n18722
FCITOFCO_D  ---     0.316    R19C22B.FCI to    R19C22B.FCO SPI_I/SLICE_76
ROUTE         1     0.000    R19C22B.FCO to    R19C22C.FCI SPI_I/n18723
FCITOFCO_D  ---     0.316    R19C22C.FCI to    R19C22C.FCO SPI_I/SLICE_75
ROUTE         1     0.000    R19C22C.FCO to    R19C22D.FCI SPI_I/n18724
FCITOFCO_D  ---     0.316    R19C22D.FCI to    R19C22D.FCO SPI_I/SLICE_74
ROUTE         1     0.000    R19C22D.FCO to    R19C23A.FCI SPI_I/n18725
FCITOFCO_D  ---     0.316    R19C23A.FCI to    R19C23A.FCO SPI_I/SLICE_73
ROUTE         1     0.000    R19C23A.FCO to    R19C23B.FCI SPI_I/n18726
FCITOFCO_D  ---     0.316    R19C23B.FCI to    R19C23B.FCO SPI_I/SLICE_72
ROUTE         1     0.000    R19C23B.FCO to    R19C23C.FCI SPI_I/n18727
FCITOF1_DE  ---     1.294    R19C23C.FCI to     R19C23C.F1 SPI_I/SLICE_71
ROUTE         1     4.019     R19C23C.F1 to     R16C22C.D0 SPI_I/n3311
CTOF_DEL    ---     0.920     R16C22C.D0 to     R16C22C.F0 SPI_I/SLICE_1018
ROUTE         2     2.255     R16C22C.F0 to     R16C21B.A0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.920     R16C21B.A0 to     R16C21B.F0 SPI_I/SLICE_1370
ROUTE        11     4.766     R16C21B.F0 to    R18C18A.LSR SPI_I/n12617 (to clkout_c)
                  --------
                   24.591   (35.5% logic, 64.5% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R19C20A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R18C18A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.056ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i17  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i16

   Delay:              24.558ns  (35.5% logic, 64.5% route), 14 logic levels.

 Constraint Details:

     24.558ns physical path delay SPI_I/SLICE_9 to SLICE_1462 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.056ns

 Physical Path Details:

      Data path SPI_I/SLICE_9 to SLICE_1462:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R19C20A.CLK to     R19C20A.Q0 SPI_I/SLICE_9 (from clkout_c)
ROUTE         4     4.832     R19C20A.Q0 to     R19C21A.A1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     1.789     R19C21A.A1 to    R19C21A.FCO SPI_I/SLICE_81
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI SPI_I/n18718
FCITOFCO_D  ---     0.316    R19C21B.FCI to    R19C21B.FCO SPI_I/SLICE_80
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI SPI_I/n18719
FCITOFCO_D  ---     0.316    R19C21C.FCI to    R19C21C.FCO SPI_I/SLICE_79
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI SPI_I/n18720
FCITOFCO_D  ---     0.316    R19C21D.FCI to    R19C21D.FCO SPI_I/SLICE_78
ROUTE         1     0.000    R19C21D.FCO to    R19C22A.FCI SPI_I/n18721
FCITOFCO_D  ---     0.316    R19C22A.FCI to    R19C22A.FCO SPI_I/SLICE_77
ROUTE         1     0.000    R19C22A.FCO to    R19C22B.FCI SPI_I/n18722
FCITOFCO_D  ---     0.316    R19C22B.FCI to    R19C22B.FCO SPI_I/SLICE_76
ROUTE         1     0.000    R19C22B.FCO to    R19C22C.FCI SPI_I/n18723
FCITOFCO_D  ---     0.316    R19C22C.FCI to    R19C22C.FCO SPI_I/SLICE_75
ROUTE         1     0.000    R19C22C.FCO to    R19C22D.FCI SPI_I/n18724
FCITOFCO_D  ---     0.316    R19C22D.FCI to    R19C22D.FCO SPI_I/SLICE_74
ROUTE         1     0.000    R19C22D.FCO to    R19C23A.FCI SPI_I/n18725
FCITOFCO_D  ---     0.316    R19C23A.FCI to    R19C23A.FCO SPI_I/SLICE_73
ROUTE         1     0.000    R19C23A.FCO to    R19C23B.FCI SPI_I/n18726
FCITOFCO_D  ---     0.316    R19C23B.FCI to    R19C23B.FCO SPI_I/SLICE_72
ROUTE         1     0.000    R19C23B.FCO to    R19C23C.FCI SPI_I/n18727
FCITOF1_DE  ---     1.294    R19C23C.FCI to     R19C23C.F1 SPI_I/SLICE_71
ROUTE         1     4.019     R19C23C.F1 to     R16C22C.D0 SPI_I/n3311
CTOF_DEL    ---     0.920     R16C22C.D0 to     R16C22C.F0 SPI_I/SLICE_1018
ROUTE         2     2.255     R16C22C.F0 to     R16C21B.A0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.920     R16C21B.A0 to     R16C21B.F0 SPI_I/SLICE_1370
ROUTE        11     4.733     R16C21B.F0 to    R18C19D.LSR SPI_I/n12617 (to clkout_c)
                  --------
                   24.558   (35.5% logic, 64.5% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R19C20A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1462:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R18C19D.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.056ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i20  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i2

   Delay:              24.558ns  (35.5% logic, 64.5% route), 14 logic levels.

 Constraint Details:

     24.558ns physical path delay SPI_I/SLICE_9 to SLICE_1463 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.056ns

 Physical Path Details:

      Data path SPI_I/SLICE_9 to SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R19C20A.CLK to     R19C20A.Q0 SPI_I/SLICE_9 (from clkout_c)
ROUTE         4     4.832     R19C20A.Q0 to     R19C21A.A1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     1.789     R19C21A.A1 to    R19C21A.FCO SPI_I/SLICE_81
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI SPI_I/n18718
FCITOFCO_D  ---     0.316    R19C21B.FCI to    R19C21B.FCO SPI_I/SLICE_80
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI SPI_I/n18719
FCITOFCO_D  ---     0.316    R19C21C.FCI to    R19C21C.FCO SPI_I/SLICE_79
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI SPI_I/n18720
FCITOFCO_D  ---     0.316    R19C21D.FCI to    R19C21D.FCO SPI_I/SLICE_78
ROUTE         1     0.000    R19C21D.FCO to    R19C22A.FCI SPI_I/n18721
FCITOFCO_D  ---     0.316    R19C22A.FCI to    R19C22A.FCO SPI_I/SLICE_77
ROUTE         1     0.000    R19C22A.FCO to    R19C22B.FCI SPI_I/n18722
FCITOFCO_D  ---     0.316    R19C22B.FCI to    R19C22B.FCO SPI_I/SLICE_76
ROUTE         1     0.000    R19C22B.FCO to    R19C22C.FCI SPI_I/n18723
FCITOFCO_D  ---     0.316    R19C22C.FCI to    R19C22C.FCO SPI_I/SLICE_75
ROUTE         1     0.000    R19C22C.FCO to    R19C22D.FCI SPI_I/n18724
FCITOFCO_D  ---     0.316    R19C22D.FCI to    R19C22D.FCO SPI_I/SLICE_74
ROUTE         1     0.000    R19C22D.FCO to    R19C23A.FCI SPI_I/n18725
FCITOFCO_D  ---     0.316    R19C23A.FCI to    R19C23A.FCO SPI_I/SLICE_73
ROUTE         1     0.000    R19C23A.FCO to    R19C23B.FCI SPI_I/n18726
FCITOFCO_D  ---     0.316    R19C23B.FCI to    R19C23B.FCO SPI_I/SLICE_72
ROUTE         1     0.000    R19C23B.FCO to    R19C23C.FCI SPI_I/n18727
FCITOF1_DE  ---     1.294    R19C23C.FCI to     R19C23C.F1 SPI_I/SLICE_71
ROUTE         1     4.019     R19C23C.F1 to     R16C22C.D0 SPI_I/n3311
CTOF_DEL    ---     0.920     R16C22C.D0 to     R16C22C.F0 SPI_I/SLICE_1018
ROUTE         2     2.255     R16C22C.F0 to     R16C21B.A0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.920     R16C21B.A0 to     R16C21B.F0 SPI_I/SLICE_1370
ROUTE        11     4.733     R16C21B.F0 to    R18C19B.LSR SPI_I/n12617 (to clkout_c)
                  --------
                   24.558   (35.5% logic, 64.5% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R19C20A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R18C19B.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.088ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i8  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i5  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i4

   Delay:              24.526ns  (31.5% logic, 68.5% route), 10 logic levels.

 Constraint Details:

     24.526ns physical path delay SPI_I/SLICE_16 to SLICE_1110 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.088ns

 Physical Path Details:

      Data path SPI_I/SLICE_16 to SLICE_1110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C24B.CLK to     R17C24B.Q0 SPI_I/SLICE_16 (from clkout_c)
ROUTE         5     4.920     R17C24B.Q0 to     R18C21B.A0 SPI_I/recv_buffer_20
C0TOFCO_DE  ---     2.057     R18C21B.A0 to    R18C21B.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SPI_I/n18657
FCITOFCO_D  ---     0.316    R18C21C.FCI to    R18C21C.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SPI_I/n18658
FCITOFCO_D  ---     0.316    R18C21D.FCI to    R18C21D.FCO SPI_I/SLICE_55
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SPI_I/n18659
FCITOFCO_D  ---     0.316    R18C22A.FCI to    R18C22A.FCO SPI_I/SLICE_54
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SPI_I/n18660
FCITOFCO_D  ---     0.316    R18C22B.FCI to    R18C22B.FCO SPI_I/SLICE_53
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI SPI_I/n18661
FCITOFCO_D  ---     0.316    R18C22C.FCI to    R18C22C.FCO SPI_I/SLICE_52
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI SPI_I/n18662
FCITOF1_DE  ---     1.294    R18C22D.FCI to     R18C22D.F1 SPI_I/SLICE_50
ROUTE         1     3.002     R18C22D.F1 to     R17C20B.B1 SPI_I/n3479
CTOF_DEL    ---     0.920     R17C20B.B1 to     R17C20B.F1 SPI_I/SLICE_1019
ROUTE         2     4.167     R17C20B.F1 to     R12C17C.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.920     R12C17C.D1 to     R12C17C.F1 SPI_I/SLICE_1369
ROUTE        11     4.714     R12C17C.F1 to     R9C26C.LSR SPI_I/n12557 (to clkout_c)
                  --------
                   24.526   (31.5% logic, 68.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R17C24B.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to     R9C26C.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.121ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i8  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i19  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i18

   Delay:              24.493ns  (31.5% logic, 68.5% route), 10 logic levels.

 Constraint Details:

     24.493ns physical path delay SPI_I/SLICE_16 to SPI_I/SLICE_1117 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.121ns

 Physical Path Details:

      Data path SPI_I/SLICE_16 to SPI_I/SLICE_1117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C24B.CLK to     R17C24B.Q0 SPI_I/SLICE_16 (from clkout_c)
ROUTE         5     4.920     R17C24B.Q0 to     R18C21B.A0 SPI_I/recv_buffer_20
C0TOFCO_DE  ---     2.057     R18C21B.A0 to    R18C21B.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SPI_I/n18657
FCITOFCO_D  ---     0.316    R18C21C.FCI to    R18C21C.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SPI_I/n18658
FCITOFCO_D  ---     0.316    R18C21D.FCI to    R18C21D.FCO SPI_I/SLICE_55
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SPI_I/n18659
FCITOFCO_D  ---     0.316    R18C22A.FCI to    R18C22A.FCO SPI_I/SLICE_54
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SPI_I/n18660
FCITOFCO_D  ---     0.316    R18C22B.FCI to    R18C22B.FCO SPI_I/SLICE_53
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI SPI_I/n18661
FCITOFCO_D  ---     0.316    R18C22C.FCI to    R18C22C.FCO SPI_I/SLICE_52
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI SPI_I/n18662
FCITOF1_DE  ---     1.294    R18C22D.FCI to     R18C22D.F1 SPI_I/SLICE_50
ROUTE         1     3.002     R18C22D.F1 to     R17C20B.B1 SPI_I/n3479
CTOF_DEL    ---     0.920     R17C20B.B1 to     R17C20B.F1 SPI_I/SLICE_1019
ROUTE         2     4.167     R17C20B.F1 to     R12C17C.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.920     R12C17C.D1 to     R12C17C.F1 SPI_I/SLICE_1369
ROUTE        11     4.681     R12C17C.F1 to    R17C22C.LSR SPI_I/n12557 (to clkout_c)
                  --------
                   24.493   (31.5% logic, 68.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R17C24B.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R17C22C.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i8  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i3  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i2

   Delay:              24.441ns  (31.6% logic, 68.4% route), 10 logic levels.

 Constraint Details:

     24.441ns physical path delay SPI_I/SLICE_16 to SLICE_1109 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.173ns

 Physical Path Details:

      Data path SPI_I/SLICE_16 to SLICE_1109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C24B.CLK to     R17C24B.Q0 SPI_I/SLICE_16 (from clkout_c)
ROUTE         5     4.920     R17C24B.Q0 to     R18C21B.A0 SPI_I/recv_buffer_20
C0TOFCO_DE  ---     2.057     R18C21B.A0 to    R18C21B.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SPI_I/n18657
FCITOFCO_D  ---     0.316    R18C21C.FCI to    R18C21C.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SPI_I/n18658
FCITOFCO_D  ---     0.316    R18C21D.FCI to    R18C21D.FCO SPI_I/SLICE_55
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SPI_I/n18659
FCITOFCO_D  ---     0.316    R18C22A.FCI to    R18C22A.FCO SPI_I/SLICE_54
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SPI_I/n18660
FCITOFCO_D  ---     0.316    R18C22B.FCI to    R18C22B.FCO SPI_I/SLICE_53
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI SPI_I/n18661
FCITOFCO_D  ---     0.316    R18C22C.FCI to    R18C22C.FCO SPI_I/SLICE_52
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI SPI_I/n18662
FCITOF1_DE  ---     1.294    R18C22D.FCI to     R18C22D.F1 SPI_I/SLICE_50
ROUTE         1     3.002     R18C22D.F1 to     R17C20B.B1 SPI_I/n3479
CTOF_DEL    ---     0.920     R17C20B.B1 to     R17C20B.F1 SPI_I/SLICE_1019
ROUTE         2     4.167     R17C20B.F1 to     R12C17C.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.920     R12C17C.D1 to     R12C17C.F1 SPI_I/SLICE_1369
ROUTE        11     4.629     R12C17C.F1 to     R8C21B.LSR SPI_I/n12557 (to clkout_c)
                  --------
                   24.441   (31.6% logic, 68.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R17C24B.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to     R8C21B.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i8  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i20  (to clkout_c +)

   Delay:              24.435ns  (31.6% logic, 68.4% route), 10 logic levels.

 Constraint Details:

     24.435ns physical path delay SPI_I/SLICE_16 to SPI_I/SLICE_1118 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.179ns

 Physical Path Details:

      Data path SPI_I/SLICE_16 to SPI_I/SLICE_1118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C24B.CLK to     R17C24B.Q0 SPI_I/SLICE_16 (from clkout_c)
ROUTE         5     4.920     R17C24B.Q0 to     R18C21B.A0 SPI_I/recv_buffer_20
C0TOFCO_DE  ---     2.057     R18C21B.A0 to    R18C21B.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SPI_I/n18657
FCITOFCO_D  ---     0.316    R18C21C.FCI to    R18C21C.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SPI_I/n18658
FCITOFCO_D  ---     0.316    R18C21D.FCI to    R18C21D.FCO SPI_I/SLICE_55
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SPI_I/n18659
FCITOFCO_D  ---     0.316    R18C22A.FCI to    R18C22A.FCO SPI_I/SLICE_54
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SPI_I/n18660
FCITOFCO_D  ---     0.316    R18C22B.FCI to    R18C22B.FCO SPI_I/SLICE_53
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI SPI_I/n18661
FCITOFCO_D  ---     0.316    R18C22C.FCI to    R18C22C.FCO SPI_I/SLICE_52
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI SPI_I/n18662
FCITOF1_DE  ---     1.294    R18C22D.FCI to     R18C22D.F1 SPI_I/SLICE_50
ROUTE         1     3.002     R18C22D.F1 to     R17C20B.B1 SPI_I/n3479
CTOF_DEL    ---     0.920     R17C20B.B1 to     R17C20B.F1 SPI_I/SLICE_1019
ROUTE         2     4.167     R17C20B.F1 to     R12C17C.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.920     R12C17C.D1 to     R12C17C.F1 SPI_I/SLICE_1369
ROUTE        11     4.623     R12C17C.F1 to    R17C21A.LSR SPI_I/n12557 (to clkout_c)
                  --------
                   24.435   (31.6% logic, 68.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R17C24B.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R17C21A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i8  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i17  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i16

   Delay:              24.355ns  (31.7% logic, 68.3% route), 10 logic levels.

 Constraint Details:

     24.355ns physical path delay SPI_I/SLICE_16 to SPI_I/SLICE_1116 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.259ns

 Physical Path Details:

      Data path SPI_I/SLICE_16 to SPI_I/SLICE_1116:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R17C24B.CLK to     R17C24B.Q0 SPI_I/SLICE_16 (from clkout_c)
ROUTE         5     4.920     R17C24B.Q0 to     R18C21B.A0 SPI_I/recv_buffer_20
C0TOFCO_DE  ---     2.057     R18C21B.A0 to    R18C21B.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SPI_I/n18657
FCITOFCO_D  ---     0.316    R18C21C.FCI to    R18C21C.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SPI_I/n18658
FCITOFCO_D  ---     0.316    R18C21D.FCI to    R18C21D.FCO SPI_I/SLICE_55
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SPI_I/n18659
FCITOFCO_D  ---     0.316    R18C22A.FCI to    R18C22A.FCO SPI_I/SLICE_54
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SPI_I/n18660
FCITOFCO_D  ---     0.316    R18C22B.FCI to    R18C22B.FCO SPI_I/SLICE_53
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI SPI_I/n18661
FCITOFCO_D  ---     0.316    R18C22C.FCI to    R18C22C.FCO SPI_I/SLICE_52
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI SPI_I/n18662
FCITOF1_DE  ---     1.294    R18C22D.FCI to     R18C22D.F1 SPI_I/SLICE_50
ROUTE         1     3.002     R18C22D.F1 to     R17C20B.B1 SPI_I/n3479
CTOF_DEL    ---     0.920     R17C20B.B1 to     R17C20B.F1 SPI_I/SLICE_1019
ROUTE         2     4.167     R17C20B.F1 to     R12C17C.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.920     R12C17C.D1 to     R12C17C.F1 SPI_I/SLICE_1369
ROUTE        11     4.543     R12C17C.F1 to    R16C21C.LSR SPI_I/n12557 (to clkout_c)
                  --------
                   24.355   (31.7% logic, 68.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R17C24B.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R16C21C.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i26  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i9  (to clkout_c +)

   Delay:              24.311ns  (22.8% logic, 77.2% route), 6 logic levels.

 Constraint Details:

     24.311ns physical path delay SPI_I/SLICE_78 to SLICE_452 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.303ns

 Physical Path Details:

      Data path SPI_I/SLICE_78 to SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R19C21D.CLK to     R19C21D.Q0 SPI_I/SLICE_78 (from clkout_c)
ROUTE         5     4.099     R19C21D.Q0 to     R14C20B.A1 SPI_I/recv_buffer_38
CTOF_DEL    ---     0.920     R14C20B.A1 to     R14C20B.F1 SPI_I/SLICE_1233
ROUTE         1     2.208     R14C20B.F1 to     R14C20B.A0 SPI_I/n24_adj_1917
CTOF_DEL    ---     0.920     R14C20B.A0 to     R14C20B.F0 SPI_I/SLICE_1233
ROUTE         1     2.191     R14C20B.F0 to     R16C20C.D0 SPI_I/n38_adj_1914
CTOF_DEL    ---     0.920     R16C20C.D0 to     R16C20C.F0 SPI_I/SLICE_1232
ROUTE         1     2.294     R16C20C.F0 to     R17C20B.B0 SPI_I/n40_adj_1911
CTOF_DEL    ---     0.920     R17C20B.B0 to     R17C20B.F0 SPI_I/SLICE_1019
ROUTE         2     2.469     R17C20B.F0 to     R16C21B.C1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.920     R16C21B.C1 to     R16C21B.F1 SPI_I/SLICE_1370
ROUTE        11     5.498     R16C21B.F1 to     R3C16B.LSR SPI_I/n12577 (to clkout_c)
                  --------
                   24.311   (22.8% logic, 77.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R19C21D.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to     R3C16B.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i26  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i7

   Delay:              24.311ns  (22.8% logic, 77.2% route), 6 logic levels.

 Constraint Details:

     24.311ns physical path delay SPI_I/SLICE_78 to SLICE_453 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.702ns LSR_SET requirement (totaling 25.614ns) by 1.303ns

 Physical Path Details:

      Data path SPI_I/SLICE_78 to SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R19C21D.CLK to     R19C21D.Q0 SPI_I/SLICE_78 (from clkout_c)
ROUTE         5     4.099     R19C21D.Q0 to     R14C20B.A1 SPI_I/recv_buffer_38
CTOF_DEL    ---     0.920     R14C20B.A1 to     R14C20B.F1 SPI_I/SLICE_1233
ROUTE         1     2.208     R14C20B.F1 to     R14C20B.A0 SPI_I/n24_adj_1917
CTOF_DEL    ---     0.920     R14C20B.A0 to     R14C20B.F0 SPI_I/SLICE_1233
ROUTE         1     2.191     R14C20B.F0 to     R16C20C.D0 SPI_I/n38_adj_1914
CTOF_DEL    ---     0.920     R16C20C.D0 to     R16C20C.F0 SPI_I/SLICE_1232
ROUTE         1     2.294     R16C20C.F0 to     R17C20B.B0 SPI_I/n40_adj_1911
CTOF_DEL    ---     0.920     R17C20B.B0 to     R17C20B.F0 SPI_I/SLICE_1019
ROUTE         2     2.469     R17C20B.F0 to     R16C21B.C1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.920     R16C21B.C1 to     R16C21B.F1 SPI_I/SLICE_1370
ROUTE        11     5.498     R16C21B.F1 to     R3C16A.LSR SPI_I/n12577 (to clkout_c)
                  --------
                   24.311   (22.8% logic, 77.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to    R19C21D.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.950        OSC.OSC to     R3C16A.CLK clkout_c
                  --------
                    8.950   (0.0% logic, 100.0% route), 0 logic levels.

Report:   39.537MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   39.537 MHz|  14  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_451.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1   Loads: 166
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 201
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_451.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5113 paths, 1 nets, and 9263 connections (99.80% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.0.99.2</big></U></B>
Wed Apr 19 12:28:25 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i76  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i75  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_11 to SPI_I/SLICE_11 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_11 to SPI_I/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R19C19C.CLK to     R19C19C.Q1 SPI_I/SLICE_11 (from clkout_c)
ROUTE         5     0.363     R19C19C.Q1 to     R19C19C.M0 SPI_I/recv_buffer_88 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R19C19C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R19C19C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i32  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i31  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_53 to SPI_I/SLICE_53 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_53 to SPI_I/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C22B.CLK to     R18C22B.Q1 SPI_I/SLICE_53 (from clkout_c)
ROUTE         5     0.363     R18C22B.Q1 to     R18C22B.M0 SPI_I/recv_buffer_44 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R18C22B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R18C22B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay CLKDIV_I/SLICE_586 to CLKDIV_I/SLICE_586 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_586 to CLKDIV_I/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C2C.CLK to      R12C2C.Q0 CLKDIV_I/SLICE_586 (from clkout_c)
ROUTE         2     0.363      R12C2C.Q0 to      R12C2C.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to     R12C2C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to     R12C2C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i31  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i30  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_53 to SPI_I/SLICE_54 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_53 to SPI_I/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C22B.CLK to     R18C22B.Q0 SPI_I/SLICE_53 (from clkout_c)
ROUTE         5     0.363     R18C22B.Q0 to     R18C22A.M1 SPI_I/recv_buffer_43 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R18C22B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R18C22A.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i33  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i32  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_52 to SPI_I/SLICE_53 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_52 to SPI_I/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C22C.CLK to     R18C22C.Q0 SPI_I/SLICE_52 (from clkout_c)
ROUTE         5     0.363     R18C22C.Q0 to     R18C22B.M1 SPI_I/recv_buffer_45 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R18C22C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R18C22B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i47  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i46  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_64 to SPI_I/SLICE_65 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_64 to SPI_I/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C24C.CLK to     R18C24C.Q0 SPI_I/SLICE_64 (from clkout_c)
ROUTE         5     0.363     R18C24C.Q0 to     R18C24B.M1 SPI_I/recv_buffer_59 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R18C24C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R18C24B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i55  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i54  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_60 to SPI_I/SLICE_61 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_60 to SPI_I/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C25C.CLK to     R18C25C.Q0 SPI_I/SLICE_60 (from clkout_c)
ROUTE         5     0.363     R18C25C.Q0 to     R18C25B.M1 SPI_I/recv_buffer_67 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R18C25C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R18C25B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i15  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i14  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_74 to SPI_I/SLICE_75 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_74 to SPI_I/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R19C22D.CLK to     R19C22D.Q0 SPI_I/SLICE_74 (from clkout_c)
ROUTE         5     0.363     R19C22D.Q0 to     R19C22C.M1 SPI_I/recv_buffer_27 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R19C22D.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R19C22C.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i74  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i73  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_12 to SPI_I/SLICE_12 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_12 to SPI_I/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R19C19B.CLK to     R19C19B.Q1 SPI_I/SLICE_12 (from clkout_c)
ROUTE         5     0.363     R19C19B.Q1 to     R19C19B.M0 SPI_I/recv_buffer_86 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R19C19B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R19C19B.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i36  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i35  (to clkout_c +)

   Delay:               0.620ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.620ns physical path delay SPI_I/SLICE_50 to SPI_I/SLICE_50 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.687ns

 Physical Path Details:

      Data path SPI_I/SLICE_50 to SPI_I/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C22D.CLK to     R18C22D.Q1 SPI_I/SLICE_50 (from clkout_c)
ROUTE         5     0.363     R18C22D.Q1 to     R18C22D.M0 SPI_I/recv_buffer_48 (to clkout_c)
                  --------
                    0.620   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R18C22D.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.878        OSC.OSC to    R18C22D.CLK clkout_c
                  --------
                    2.878   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.687 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_451.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1   Loads: 166
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 201
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_451.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5113 paths, 1 nets, and 9263 connections (99.80% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
