<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1315pt" height="680pt"
 viewBox="0.00 0.00 1315.00 680.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 676)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-676 1311,-676 1311,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1287,-8 1287,-8 1293,-8 1299,-14 1299,-20 1299,-20 1299,-652 1299,-652 1299,-658 1293,-664 1287,-664 1287,-664 20,-664 20,-664 14,-664 8,-658 8,-652 8,-652 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="653.5" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="653.5" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=atomic&#10;mem_ranges=0:4294967296&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1279,-16 1279,-16 1285,-16 1291,-22 1291,-28 1291,-28 1291,-606 1291,-606 1291,-612 1285,-618 1279,-618 1279,-618 28,-618 28,-618 22,-618 16,-612 16,-606 16,-606 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="653.5" y="-602.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="653.5" y="-587.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decoder=system.cpu.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=10000000&#10;mmu=system.cpu.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;width=1&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M406,-24C406,-24 1271,-24 1271,-24 1277,-24 1283,-30 1283,-36 1283,-36 1283,-378 1283,-378 1283,-384 1277,-390 1271,-390 1271,-390 406,-390 406,-390 400,-390 394,-384 394,-378 394,-378 394,-36 394,-36 394,-30 400,-24 406,-24"/>
<text text-anchor="middle" x="838.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="838.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M929,-146C929,-146 1263,-146 1263,-146 1269,-146 1275,-152 1275,-158 1275,-158 1275,-332 1275,-332 1275,-338 1269,-344 1263,-344 1263,-344 929,-344 929,-344 923,-344 917,-338 917,-332 917,-332 917,-158 917,-158 917,-152 923,-146 929,-146"/>
<text text-anchor="middle" x="1096" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1096" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M937,-154C937,-154 1080,-154 1080,-154 1086,-154 1092,-160 1092,-166 1092,-166 1092,-286 1092,-286 1092,-292 1086,-298 1080,-298 1080,-298 937,-298 937,-298 931,-298 925,-292 925,-286 925,-286 925,-166 925,-166 925,-160 931,-154 937,-154"/>
<text text-anchor="middle" x="1008.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1008.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M945,-162C945,-162 1072,-162 1072,-162 1078,-162 1084,-168 1084,-174 1084,-174 1084,-240 1084,-240 1084,-246 1078,-252 1072,-252 1072,-252 945,-252 945,-252 939,-252 933,-246 933,-240 933,-240 933,-174 933,-174 933,-168 939,-162 945,-162"/>
<text text-anchor="middle" x="1008.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1008.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1112,-154C1112,-154 1255,-154 1255,-154 1261,-154 1267,-160 1267,-166 1267,-166 1267,-286 1267,-286 1267,-292 1261,-298 1255,-298 1255,-298 1112,-298 1112,-298 1106,-298 1100,-292 1100,-286 1100,-286 1100,-166 1100,-166 1100,-160 1106,-154 1112,-154"/>
<text text-anchor="middle" x="1183.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1183.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1120,-162C1120,-162 1247,-162 1247,-162 1253,-162 1259,-168 1259,-174 1259,-174 1259,-240 1259,-240 1259,-246 1253,-252 1247,-252 1247,-252 1120,-252 1120,-252 1114,-252 1108,-246 1108,-240 1108,-240 1108,-174 1108,-174 1108,-168 1114,-162 1120,-162"/>
<text text-anchor="middle" x="1183.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1183.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust17"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=3&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=32&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=3&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=3&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=16&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M608,-32C608,-32 770,-32 770,-32 776,-32 782,-38 782,-44 782,-44 782,-110 782,-110 782,-116 776,-122 770,-122 770,-122 608,-122 608,-122 602,-122 596,-116 596,-110 596,-110 596,-44 596,-44 596,-38 602,-32 608,-32"/>
<text text-anchor="middle" x="689" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="689" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust23" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust23"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=3&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=32&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=3&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=3&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=16&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M414,-32C414,-32 576,-32 576,-32 582,-32 588,-38 588,-44 588,-44 588,-110 588,-110 588,-116 582,-122 576,-122 576,-122 414,-122 414,-122 408,-122 402,-116 402,-110 402,-110 402,-44 402,-44 402,-38 408,-32 414,-32"/>
<text text-anchor="middle" x="495" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="495" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust29" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust29"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M810,-32C810,-32 972,-32 972,-32 978,-32 984,-38 984,-44 984,-44 984,-110 984,-110 984,-116 978,-122 972,-122 972,-122 810,-122 810,-122 804,-122 798,-116 798,-110 798,-110 798,-44 798,-44 798,-38 804,-32 810,-32"/>
<text text-anchor="middle" x="891" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="891" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust35" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust35"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1008,-32C1008,-32 1170,-32 1170,-32 1176,-32 1182,-38 1182,-44 1182,-44 1182,-110 1182,-110 1182,-116 1176,-122 1170,-122 1170,-122 1008,-122 1008,-122 1002,-122 996,-116 996,-110 996,-110 996,-44 996,-44 996,-38 1002,-32 1008,-32"/>
<text text-anchor="middle" x="1089" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1089" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust41" class="cluster">
<title>cluster_system_cpu_interrupts</title>
<g id="a_clust41"><a xlink:title="clk_domain=system.cpu.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M620,-162C620,-162 897,-162 897,-162 903,-162 909,-168 909,-174 909,-174 909,-240 909,-240 909,-246 903,-252 897,-252 897,-252 620,-252 620,-252 614,-252 608,-246 608,-240 608,-240 608,-174 608,-174 608,-168 614,-162 620,-162"/>
<text text-anchor="middle" x="758.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="758.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust47" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust47"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M598,-398C598,-398 834,-398 834,-398 840,-398 846,-404 846,-410 846,-410 846,-476 846,-476 846,-482 840,-488 834,-488 834,-488 598,-488 598,-488 592,-488 586,-482 586,-476 586,-476 586,-410 586,-410 586,-404 592,-398 598,-398"/>
<text text-anchor="middle" x="716" y="-472.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="716" y="-457.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust50" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust50"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=9&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=32&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=9&#10;sequential_access=false&#10;size=262144&#10;system=system&#10;tag_latency=9&#10;tags=system.l2.tags&#10;tgts_per_mshr=16&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M49,-32C49,-32 211,-32 211,-32 217,-32 223,-38 223,-44 223,-44 223,-110 223,-110 223,-116 217,-122 211,-122 211,-122 49,-122 49,-122 43,-122 37,-116 37,-110 37,-110 37,-44 37,-44 37,-38 43,-32 49,-32"/>
<text text-anchor="middle" x="130" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="130" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust56" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust56"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M138,-162C138,-162 374,-162 374,-162 380,-162 386,-168 386,-174 386,-174 386,-240 386,-240 386,-246 380,-252 374,-252 374,-252 138,-252 138,-252 132,-252 126,-246 126,-240 126,-240 126,-174 126,-174 126,-168 132,-162 138,-162"/>
<text text-anchor="middle" x="256" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="256" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust59" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust59"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M46,-162C46,-162 106,-162 106,-162 112,-162 118,-168 118,-174 118,-174 118,-240 118,-240 118,-246 112,-252 106,-252 106,-252 46,-252 46,-252 40,-252 34,-246 34,-240 34,-240 34,-174 34,-174 34,-168 40,-162 46,-162"/>
<text text-anchor="middle" x="76" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="76" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M681.5,-572C681.5,-572 614.5,-572 614.5,-572 608.5,-572 602.5,-566 602.5,-560 602.5,-560 602.5,-548 602.5,-548 602.5,-542 608.5,-536 614.5,-536 614.5,-536 681.5,-536 681.5,-536 687.5,-536 693.5,-542 693.5,-548 693.5,-548 693.5,-560 693.5,-560 693.5,-566 687.5,-572 681.5,-572"/>
<text text-anchor="middle" x="648" y="-550.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node17" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M690,-442C690,-442 606,-442 606,-442 600,-442 594,-436 594,-430 594,-430 594,-418 594,-418 594,-412 600,-406 606,-406 606,-406 690,-406 690,-406 696,-406 702,-412 702,-418 702,-418 702,-430 702,-430 702,-436 696,-442 690,-442"/>
<text text-anchor="middle" x="648" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M648,-535.74C648,-514.36 648,-477.69 648,-452.44"/>
<polygon fill="black" stroke="black" points="651.5,-452.4 648,-442.4 644.5,-452.4 651.5,-452.4"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M586,-206C586,-206 524,-206 524,-206 518,-206 512,-200 512,-194 512,-194 512,-182 512,-182 512,-176 518,-170 524,-170 524,-170 586,-170 586,-170 592,-170 598,-176 598,-182 598,-182 598,-194 598,-194 598,-200 592,-206 586,-206"/>
<text text-anchor="middle" x="555" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M761.5,-76C761.5,-76 714.5,-76 714.5,-76 708.5,-76 702.5,-70 702.5,-64 702.5,-64 702.5,-52 702.5,-52 702.5,-46 708.5,-40 714.5,-40 714.5,-40 761.5,-40 761.5,-40 767.5,-40 773.5,-46 773.5,-52 773.5,-52 773.5,-64 773.5,-64 773.5,-70 767.5,-76 761.5,-76"/>
<text text-anchor="middle" x="738" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M571.8,-169.79C580.69,-161.54 592.19,-152.15 604,-146 640.34,-127.08 659.35,-145.37 693,-122 706.41,-112.68 717.23,-98.02 724.9,-85.18"/>
<polygon fill="black" stroke="black" points="728.06,-86.69 729.91,-76.26 721.96,-83.26 728.06,-86.69"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M481.5,-206C481.5,-206 414.5,-206 414.5,-206 408.5,-206 402.5,-200 402.5,-194 402.5,-194 402.5,-182 402.5,-182 402.5,-176 408.5,-170 414.5,-170 414.5,-170 481.5,-170 481.5,-170 487.5,-170 493.5,-176 493.5,-182 493.5,-182 493.5,-194 493.5,-194 493.5,-200 487.5,-206 481.5,-206"/>
<text text-anchor="middle" x="448" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M567.5,-76C567.5,-76 520.5,-76 520.5,-76 514.5,-76 508.5,-70 508.5,-64 508.5,-64 508.5,-52 508.5,-52 508.5,-46 514.5,-40 520.5,-40 520.5,-40 567.5,-40 567.5,-40 573.5,-40 579.5,-46 579.5,-52 579.5,-52 579.5,-64 579.5,-64 579.5,-70 573.5,-76 567.5,-76"/>
<text text-anchor="middle" x="544" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M461.85,-169.78C472.23,-156.78 486.71,-138.42 499,-122 508.12,-109.83 517.97,-96.11 526.12,-84.58"/>
<polygon fill="black" stroke="black" points="529.08,-86.45 531.98,-76.26 523.36,-82.42 529.08,-86.45"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M983,-206C983,-206 953,-206 953,-206 947,-206 941,-200 941,-194 941,-194 941,-182 941,-182 941,-176 947,-170 953,-170 953,-170 983,-170 983,-170 989,-170 995,-176 995,-182 995,-182 995,-194 995,-194 995,-200 989,-206 983,-206"/>
<text text-anchor="middle" x="968" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M963.5,-76C963.5,-76 916.5,-76 916.5,-76 910.5,-76 904.5,-70 904.5,-64 904.5,-64 904.5,-52 904.5,-52 904.5,-46 910.5,-40 916.5,-40 916.5,-40 963.5,-40 963.5,-40 969.5,-40 975.5,-46 975.5,-52 975.5,-52 975.5,-64 975.5,-64 975.5,-70 969.5,-76 963.5,-76"/>
<text text-anchor="middle" x="940" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M964.22,-169.74C959.55,-148.36 951.53,-111.69 946,-86.44"/>
<polygon fill="black" stroke="black" points="949.36,-85.42 943.81,-76.4 942.52,-86.91 949.36,-85.42"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1158,-206C1158,-206 1128,-206 1128,-206 1122,-206 1116,-200 1116,-194 1116,-194 1116,-182 1116,-182 1116,-176 1122,-170 1128,-170 1128,-170 1158,-170 1158,-170 1164,-170 1170,-176 1170,-182 1170,-182 1170,-194 1170,-194 1170,-200 1164,-206 1158,-206"/>
<text text-anchor="middle" x="1143" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1161.5,-76C1161.5,-76 1114.5,-76 1114.5,-76 1108.5,-76 1102.5,-70 1102.5,-64 1102.5,-64 1102.5,-52 1102.5,-52 1102.5,-46 1108.5,-40 1114.5,-40 1114.5,-40 1161.5,-40 1161.5,-40 1167.5,-40 1173.5,-46 1173.5,-52 1173.5,-52 1173.5,-64 1173.5,-64 1173.5,-70 1167.5,-76 1161.5,-76"/>
<text text-anchor="middle" x="1138" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1142.33,-169.74C1141.49,-148.36 1140.06,-111.69 1139.07,-86.44"/>
<polygon fill="black" stroke="black" points="1142.57,-86.25 1138.68,-76.4 1135.57,-86.53 1142.57,-86.25"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M672,-76C672,-76 616,-76 616,-76 610,-76 604,-70 604,-64 604,-64 604,-52 604,-52 604,-46 610,-40 616,-40 616,-40 672,-40 672,-40 678,-40 684,-46 684,-52 684,-52 684,-64 684,-64 684,-70 678,-76 672,-76"/>
<text text-anchor="middle" x="644" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M478,-76C478,-76 422,-76 422,-76 416,-76 410,-70 410,-64 410,-64 410,-52 410,-52 410,-46 416,-40 422,-40 422,-40 478,-40 478,-40 484,-40 490,-46 490,-52 490,-52 490,-64 490,-64 490,-70 484,-76 478,-76"/>
<text text-anchor="middle" x="450" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M874,-76C874,-76 818,-76 818,-76 812,-76 806,-70 806,-64 806,-64 806,-52 806,-52 806,-46 812,-40 818,-40 818,-40 874,-40 874,-40 880,-40 886,-46 886,-52 886,-52 886,-64 886,-64 886,-70 880,-76 874,-76"/>
<text text-anchor="middle" x="846" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1072,-76C1072,-76 1016,-76 1016,-76 1010,-76 1004,-70 1004,-64 1004,-64 1004,-52 1004,-52 1004,-46 1010,-40 1016,-40 1016,-40 1072,-40 1072,-40 1078,-40 1084,-46 1084,-52 1084,-52 1084,-64 1084,-64 1084,-70 1078,-76 1072,-76"/>
<text text-anchor="middle" x="1044" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M699.5,-206C699.5,-206 628.5,-206 628.5,-206 622.5,-206 616.5,-200 616.5,-194 616.5,-194 616.5,-182 616.5,-182 616.5,-176 622.5,-170 628.5,-170 628.5,-170 699.5,-170 699.5,-170 705.5,-170 711.5,-176 711.5,-182 711.5,-182 711.5,-194 711.5,-194 711.5,-200 705.5,-206 699.5,-206"/>
<text text-anchor="middle" x="664" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M816.5,-206C816.5,-206 741.5,-206 741.5,-206 735.5,-206 729.5,-200 729.5,-194 729.5,-194 729.5,-182 729.5,-182 729.5,-176 735.5,-170 741.5,-170 741.5,-170 816.5,-170 816.5,-170 822.5,-170 828.5,-176 828.5,-182 828.5,-182 828.5,-194 828.5,-194 828.5,-200 822.5,-206 816.5,-206"/>
<text text-anchor="middle" x="779" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M889,-206C889,-206 859,-206 859,-206 853,-206 847,-200 847,-194 847,-194 847,-182 847,-182 847,-176 853,-170 859,-170 859,-170 889,-170 889,-170 895,-170 901,-176 901,-182 901,-182 901,-194 901,-194 901,-200 895,-206 889,-206"/>
<text text-anchor="middle" x="874" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor -->
<g id="edge7" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M649.87,-395.68C653.2,-346.98 660.07,-246.49 662.82,-206.23"/>
<polygon fill="black" stroke="black" points="646.37,-395.58 649.18,-405.79 653.35,-396.06 646.37,-395.58"/>
</g>
<!-- system_l2_mem_side -->
<g id="node20" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M113,-76C113,-76 57,-76 57,-76 51,-76 45,-70 45,-64 45,-64 45,-52 45,-52 45,-46 51,-40 57,-40 57,-40 113,-40 113,-40 119,-40 125,-46 125,-52 125,-52 125,-64 125,-64 125,-70 119,-76 113,-76"/>
<text text-anchor="middle" x="85" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M583.5,-421.92C428.95,-419.01 48.82,-409.85 30,-390 -7.3,-350.65 14.92,-198.08 30,-146 37.75,-119.22 56.48,-92.77 69.93,-76.2"/>
<polygon fill="black" stroke="black" points="583.73,-425.42 593.79,-422.11 583.86,-418.42 583.73,-425.42"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node18" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M826,-442C826,-442 732,-442 732,-442 726,-442 720,-436 720,-430 720,-430 720,-418 720,-418 720,-412 726,-406 732,-406 732,-406 826,-406 826,-406 832,-406 838,-412 838,-418 838,-418 838,-430 838,-430 838,-436 832,-442 826,-442"/>
<text text-anchor="middle" x="779" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder -->
<g id="edge9" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M779,-405.79C779,-365.56 779,-265.08 779,-216.35"/>
<polygon fill="black" stroke="black" points="782.5,-216.23 779,-206.23 775.5,-216.23 782.5,-216.23"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge8" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M820.83,-405.87C827.41,-401.56 833.51,-396.31 838,-390 875.48,-337.39 877.84,-257.84 876.09,-216.35"/>
<polygon fill="black" stroke="black" points="879.58,-215.99 875.55,-206.19 872.59,-216.36 879.58,-215.99"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node23" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M98,-206C98,-206 68,-206 68,-206 62,-206 56,-200 56,-194 56,-194 56,-182 56,-182 56,-176 62,-170 68,-170 68,-170 98,-170 98,-170 104,-170 110,-176 110,-182 110,-182 110,-194 110,-194 110,-200 104,-206 98,-206"/>
<text text-anchor="middle" x="83" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge10" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M739.36,-405.88C730.21,-402.65 720.4,-399.74 711,-398 694.91,-395.02 134.55,-400.5 122,-390 71.24,-347.56 73.68,-260.56 78.79,-216.25"/>
<polygon fill="black" stroke="black" points="82.28,-216.57 80.08,-206.2 75.33,-215.68 82.28,-216.57"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node19" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M202.5,-76C202.5,-76 155.5,-76 155.5,-76 149.5,-76 143.5,-70 143.5,-64 143.5,-64 143.5,-52 143.5,-52 143.5,-46 149.5,-40 155.5,-40 155.5,-40 202.5,-40 202.5,-40 208.5,-40 214.5,-46 214.5,-52 214.5,-52 214.5,-64 214.5,-64 214.5,-70 208.5,-76 202.5,-76"/>
<text text-anchor="middle" x="179" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node21" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M366,-206C366,-206 282,-206 282,-206 276,-206 270,-200 270,-194 270,-194 270,-182 270,-182 270,-176 276,-170 282,-170 282,-170 366,-170 366,-170 372,-170 378,-176 378,-182 378,-182 378,-194 378,-194 378,-200 372,-206 366,-206"/>
<text text-anchor="middle" x="324" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge11" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M354.5,-164.18C365.22,-157.24 377.67,-150.32 390,-146 475.32,-116.1 512.64,-165.31 592,-122 611.17,-111.54 626.1,-90.87 634.94,-76.05"/>
<polygon fill="black" stroke="black" points="352.29,-161.46 345.96,-169.95 356.2,-167.26 352.29,-161.46"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge12" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M348.24,-162.37C373.06,-137.16 411.01,-98.6 432.87,-76.4"/>
<polygon fill="black" stroke="black" points="345.51,-160.16 340.99,-169.74 350.5,-165.07 345.51,-160.16"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge13" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M354.11,-163.93C364.87,-156.91 377.45,-150 390,-146 474.01,-119.26 706.05,-159.16 786,-122 807.23,-112.13 824.75,-91.12 835.26,-76.07"/>
<polygon fill="black" stroke="black" points="351.81,-161.26 345.54,-169.8 355.77,-167.04 351.81,-161.26"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge14" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M353.48,-164.17C364.36,-157 377.18,-149.94 390,-146 517.13,-106.95 867.79,-178.9 988,-122 1008.5,-112.29 1024.71,-91.25 1034.3,-76.15"/>
<polygon fill="black" stroke="black" points="351.45,-161.32 345.2,-169.88 355.42,-167.08 351.45,-161.32"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node22" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M240,-206C240,-206 146,-206 146,-206 140,-206 134,-200 134,-194 134,-194 134,-182 134,-182 134,-176 140,-170 146,-170 146,-170 240,-170 240,-170 246,-170 252,-176 252,-182 252,-182 252,-194 252,-194 252,-200 246,-206 240,-206"/>
<text text-anchor="middle" x="193" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge15" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M191.11,-169.74C188.77,-148.36 184.76,-111.69 182,-86.44"/>
<polygon fill="black" stroke="black" points="185.47,-85.96 180.9,-76.4 178.51,-86.72 185.47,-85.96"/>
</g>
</g>
</svg>
