// Seed: 1802465755
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_7 (
      .id_0(id_3),
      .id_1(id_1),
      .id_2(1),
      .id_3(),
      .id_4(id_3),
      .id_5(1),
      .id_6(id_2)
  );
endmodule
module module_1 (
    output logic id_0
    , id_2
);
  always
  fork
    id_0 <= 1'b0;
    if (1) begin
      id_0 = id_2;
      #1 id_2 <= #1 1;
      assume #1  (1);
      {|id_2, id_2, 1} = 1;
    end
  join : id_2
  tri1 id_3 = 1;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
  logic [7:0] id_4, id_5;
  wor id_6 = 1;
  logic [7:0] id_7 = id_4;
  assign id_3 = 1'h0;
  assign id_0 = 1;
  assign id_7[1] = 1'b0;
endmodule
