PUSH 2
LOADL 20
LOADL 150
STORE (2) 0[SB]
LOADL 0
PUSH 1
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@18eed359
LOAD (2) 0[SB]
POP (0) 1
STORE (1) 2[SB]
PUSH 1
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@3e9b1010
LOAD (2) 0[SB]
POP (1) 1
STORE (1) 3[SB]
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@6c3708b3
;(a * b)
;((a * b) != test)
begin_while_1
LOAD (1) 2[SB]
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@6f1fba17
LOAD (1) 3[SB]
SUBR IMul
LOADL 0
SUBR INeq
JUMPIF (0) end_while_1
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@210366b4
;(a > b)
LOAD (1) 2[SB]
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@eec5a4a
LOAD (1) 3[SB]
SUBR IGtr
JUMPIF (0) elseBranch2
PUSH 1
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@2b2948e2
;(a - b)
LOAD (1) 2[SB]
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@6ddf90b0
LOAD (1) 3[SB]
SUBR ISub
STORE (1) 0[SB]
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@57536d79
LOAD (1) 0[SB]
LOADA 2[SB]
STOREI (1)
JUMP endCondition2
elseBranch2
PUSH 1
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@3b0143d3
;(b - a)
LOAD (1) 3[SB]
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@5a8e6209
LOAD (1) 2[SB]
SUBR ISub
STORE (1) 0[SB]
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@4b4523f8
LOAD (1) 0[SB]
LOADA 3[SB]
STOREI (1)
endCondition2
JUMP begin_while_1
end_while_1
PUSH 1
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@731a74c
LOAD (1) 2[SB]
STORE (1) 4[SB]
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@369f73a2
;(res == test)
LOAD (1) 4[SB]
LOADL 0
SUBR IEq
JUMPIF (0) elseBranch3
;fr.n7.stl.block.ast.expression.accessible.VariableAccess@1f28c152
LOAD (1) 3[SB]
LOADA 4[SB]
STOREI (1)
JUMP endCondition3
elseBranch3
endCondition3
HALT

