# *************************************** #
#      THIS FILE IS AUTO GENERATED        #
# *************************************** #

Regsize: 32

DATA:
  Address:           0x0
  ArraySize:         131072  # 512KB (0x80000)
  AddressIncrement:  0x4

DUMP:
  Address:           0xF000
  ArraySize:         106496  # 416KB (0x68000)
  AddressIncrement:  0x4

TTKMD_ARC_IF:
  Address:           0x77000
  ArraySize:         12       # 48B (0x30)
  AddressIncrement:  0x4
  Fields:
    magic_number[0]:        [ 0,  31,  0,   0x0,   "" ]
    magic_number[1]:        [ 0,  31,  0,   0x4,   "" ]
    version:                [ 0,  31,  0,   0x8,   "" ]
    stage2_init:            [ 0,  7,   0,   0xC,   "" ]
    padding0[0]:            [ 0,  15,  8,   0xC,   "" ]
    padding0[1]:            [ 0,  23,  16,  0xC,   "" ]
    padding0[2]:            [ 0,  31,  24,  0xC,   "" ]
    aiclk_ppm_en:           [ 0,  7,   0,   0x10,  "" ]
    padding1[0]:            [ 0,  15,  8,   0x10,  "" ]
    padding1[1]:            [ 0,  23,  16,  0x10,  "" ]
    padding1[2]:            [ 0,  31,  24,  0x10,  "" ]
    aiclk_ppm_ovr:          [ 0,  31,  0,   0x14,  "" ]
    ddr_train_en:           [ 0,  7,   0,   0x18,  "" ]
    ddr_test_mode:          [ 0,  15,  8,   0x18,  "" ]
    padding2[0]:            [ 0,  23,  16,  0x18,  "" ]
    padding2[1]:            [ 0,  31,  24,  0x18,  "" ]
    ddr_freq_ovr:           [ 0,  31,  0,   0x1C,  "" ]
    watchdog_fw_load:       [ 0,  7,   0,   0x20,  "" ]
    watchdog_fw_en:         [ 0,  15,  8,   0x20,  "" ]
    smbus_fw_load:          [ 0,  23,  16,  0x20,  "" ]
    smbus_fw_en:            [ 0,  31,  24,  0x20,  "" ]
    watchdog_fw_reset_vec:  [ 0,  31,  0,   0x24,  "" ]
    feature_disable_ovr:    [ 0,  31,  0,   0x28,  "" ]
    smbus_fw_reset_vec:     [ 0,  31,  0,   0x2C,  "" ]

PWR_RPT:
  Address:           0x78000
  ArraySize:         64       # 256B (0x100)
  AddressIncrement:  0x4
  Fields:
    uint_voltage:       [ 0,  31,  0,  0x0,   "" ]
    uint_current:       [ 0,  31,  0,  0x4,   "" ]
    board_id:           [ 0,  31,  0,  0x8,   "" ]
    boardrev_id:        [ 0,  31,  0,  0xC,   "" ]
    voltage:            [ 0,  31,  0,  0x10,  "" ]
    current:            [ 0,  31,  0,  0x14,  "" ]
    power:              [ 0,  31,  0,  0x18,  "" ]
    count:              [ 0,  31,  0,  0x1C,  "" ]
    min_current:        [ 0,  31,  0,  0x20,  "" ]
    max_current:        [ 0,  31,  0,  0x24,  "" ]
    sum_current:        [ 0,  31,  0,  0x28,  "" ]
    mean_current:       [ 0,  31,  0,  0x2C,  "" ]
    min_power:          [ 0,  31,  0,  0x30,  "" ]
    max_power:          [ 0,  31,  0,  0x34,  "" ]
    sum_power:          [ 0,  31,  0,  0x38,  "" ]
    mean_power:         [ 0,  31,  0,  0x3C,  "" ]
    power_samples[0]:   [ 0,  31,  0,  0x40,  "" ]
    power_samples[1]:   [ 0,  31,  0,  0x44,  "" ]
    power_samples[2]:   [ 0,  31,  0,  0x48,  "" ]
    power_samples[3]:   [ 0,  31,  0,  0x4C,  "" ]
    power_samples[4]:   [ 0,  31,  0,  0x50,  "" ]
    power_samples[5]:   [ 0,  31,  0,  0x54,  "" ]
    power_samples[6]:   [ 0,  31,  0,  0x58,  "" ]
    power_samples[7]:   [ 0,  31,  0,  0x5C,  "" ]
    power_samples[8]:   [ 0,  31,  0,  0x60,  "" ]
    power_samples[9]:   [ 0,  31,  0,  0x64,  "" ]
    power_samples[10]:  [ 0,  31,  0,  0x68,  "" ]
    power_samples[11]:  [ 0,  31,  0,  0x6C,  "" ]
    power_samples[12]:  [ 0,  31,  0,  0x70,  "" ]
    power_samples[13]:  [ 0,  31,  0,  0x74,  "" ]
    power_samples[14]:  [ 0,  31,  0,  0x78,  "" ]
    power_samples[15]:  [ 0,  31,  0,  0x7C,  "" ]
    power_samples[16]:  [ 0,  31,  0,  0x80,  "" ]
    power_samples[17]:  [ 0,  31,  0,  0x84,  "" ]
    power_samples[18]:  [ 0,  31,  0,  0x88,  "" ]
    power_samples[19]:  [ 0,  31,  0,  0x8C,  "" ]
    power_samples[20]:  [ 0,  31,  0,  0x90,  "" ]
    power_samples[21]:  [ 0,  31,  0,  0x94,  "" ]
    power_samples[22]:  [ 0,  31,  0,  0x98,  "" ]
    power_samples[23]:  [ 0,  31,  0,  0x9C,  "" ]
    power_samples[24]:  [ 0,  31,  0,  0xA0,  "" ]
    power_samples[25]:  [ 0,  31,  0,  0xA4,  "" ]
    power_samples[26]:  [ 0,  31,  0,  0xA8,  "" ]
    power_samples[27]:  [ 0,  31,  0,  0xAC,  "" ]
    power_samples[28]:  [ 0,  31,  0,  0xB0,  "" ]
    power_samples[29]:  [ 0,  31,  0,  0xB4,  "" ]
    power_samples[30]:  [ 0,  31,  0,  0xB8,  "" ]
    power_samples[31]:  [ 0,  31,  0,  0xBC,  "" ]
    fused_ro:           [ 0,  31,  0,  0xC0,  "" ]
    fused_idd:          [ 0,  31,  0,  0xC4,  "" ]
    reserved_1[0]:      [ 0,  31,  0,  0xC8,  "" ]
    reserved_1[1]:      [ 0,  31,  0,  0xCC,  "" ]
    reserved_1[2]:      [ 0,  31,  0,  0xD0,  "" ]
    reserved_1[3]:      [ 0,  31,  0,  0xD4,  "" ]
    reserved_1[4]:      [ 0,  31,  0,  0xD8,  "" ]
    reserved_1[5]:      [ 0,  31,  0,  0xDC,  "" ]
    reserved_1[6]:      [ 0,  31,  0,  0xE0,  "" ]
    reserved_1[7]:      [ 0,  31,  0,  0xE4,  "" ]
    reserved_1[8]:      [ 0,  31,  0,  0xE8,  "" ]
    reserved_1[9]:      [ 0,  31,  0,  0xEC,  "" ]
    reserved_1[10]:     [ 0,  31,  0,  0xF0,  "" ]
    reserved_1[11]:     [ 0,  31,  0,  0xF4,  "" ]
    reserved_1[12]:     [ 0,  31,  0,  0xF8,  "" ]
    reserved_1[13]:     [ 0,  31,  0,  0xFC,  "" ]

RESNET50_DEMO:
  Address:           0x78100
  ArraySize:         8        # 32B (0x20)
  AddressIncrement:  0x4
  Fields:
    counter:              [ 0,  31,  0,  0x0,   "" ]
    image_count_per_ttx:  [ 0,  31,  0,  0x4,   "" ]
    cmd:                  [ 0,  31,  0,  0x8,   "" ]
    image_count:          [ 0,  31,  0,  0xC,   "" ]
    loop_ttx:             [ 0,  31,  0,  0x10,  "" ]
    out_per_image:        [ 0,  31,  0,  0x14,  "" ]
    reset:                [ 0,  31,  0,  0x18,  "" ]
    reserved[0]:          [ 0,  31,  0,  0x1C,  "" ]

PER_CORE_MAX:
  Address:           0x78120
  ArraySize:         84       # 336B (0x150)
  AddressIncrement:  0x4
  Fields:
    value[0]:   [ 0,  15,  0,   0x0,    "Max 5 values from FC output per core" ]
    value[1]:   [ 0,  31,  16,  0x0,    "Max 5 values from FC output per core" ]
    value[2]:   [ 0,  15,  0,   0x4,    "Max 5 values from FC output per core" ]
    value[3]:   [ 0,  31,  16,  0x4,    "Max 5 values from FC output per core" ]
    value[4]:   [ 0,  15,  0,   0x8,    "Max 5 values from FC output per core" ]
    value[5]:   [ 0,  31,  16,  0x8,    "Max 5 values from FC output per core" ]
    value[6]:   [ 0,  15,  0,   0xC,    "Max 5 values from FC output per core" ]
    value[7]:   [ 0,  31,  16,  0xC,    "Max 5 values from FC output per core" ]
    value[8]:   [ 0,  15,  0,   0x10,   "Max 5 values from FC output per core" ]
    value[9]:   [ 0,  31,  16,  0x10,   "Max 5 values from FC output per core" ]
    value[10]:  [ 0,  15,  0,   0x14,   "Max 5 values from FC output per core" ]
    value[11]:  [ 0,  31,  16,  0x14,   "Max 5 values from FC output per core" ]
    value[12]:  [ 0,  15,  0,   0x18,   "Max 5 values from FC output per core" ]
    value[13]:  [ 0,  31,  16,  0x18,   "Max 5 values from FC output per core" ]
    value[14]:  [ 0,  15,  0,   0x1C,   "Max 5 values from FC output per core" ]
    value[15]:  [ 0,  31,  16,  0x1C,   "Max 5 values from FC output per core" ]
    value[16]:  [ 0,  15,  0,   0x20,   "Max 5 values from FC output per core" ]
    value[17]:  [ 0,  31,  16,  0x20,   "Max 5 values from FC output per core" ]
    value[18]:  [ 0,  15,  0,   0x24,   "Max 5 values from FC output per core" ]
    value[19]:  [ 0,  31,  16,  0x24,   "Max 5 values from FC output per core" ]
    value[20]:  [ 0,  15,  0,   0x28,   "Max 5 values from FC output per core" ]
    value[21]:  [ 0,  31,  16,  0x28,   "Max 5 values from FC output per core" ]
    value[22]:  [ 0,  15,  0,   0x2C,   "Max 5 values from FC output per core" ]
    value[23]:  [ 0,  31,  16,  0x2C,   "Max 5 values from FC output per core" ]
    value[24]:  [ 0,  15,  0,   0x30,   "Max 5 values from FC output per core" ]
    value[25]:  [ 0,  31,  16,  0x30,   "Max 5 values from FC output per core" ]
    value[26]:  [ 0,  15,  0,   0x34,   "Max 5 values from FC output per core" ]
    value[27]:  [ 0,  31,  16,  0x34,   "Max 5 values from FC output per core" ]
    value[28]:  [ 0,  15,  0,   0x38,   "Max 5 values from FC output per core" ]
    value[29]:  [ 0,  31,  16,  0x38,   "Max 5 values from FC output per core" ]
    value[30]:  [ 0,  15,  0,   0x3C,   "Max 5 values from FC output per core" ]
    value[31]:  [ 0,  31,  16,  0x3C,   "Max 5 values from FC output per core" ]
    value[32]:  [ 0,  15,  0,   0x40,   "Max 5 values from FC output per core" ]
    value[33]:  [ 0,  31,  16,  0x40,   "Max 5 values from FC output per core" ]
    value[34]:  [ 0,  15,  0,   0x44,   "Max 5 values from FC output per core" ]
    value[35]:  [ 0,  31,  16,  0x44,   "Max 5 values from FC output per core" ]
    value[36]:  [ 0,  15,  0,   0x48,   "Max 5 values from FC output per core" ]
    value[37]:  [ 0,  31,  16,  0x48,   "Max 5 values from FC output per core" ]
    value[38]:  [ 0,  15,  0,   0x4C,   "Max 5 values from FC output per core" ]
    value[39]:  [ 0,  31,  16,  0x4C,   "Max 5 values from FC output per core" ]
    value[40]:  [ 0,  15,  0,   0x50,   "Max 5 values from FC output per core" ]
    value[41]:  [ 0,  31,  16,  0x50,   "Max 5 values from FC output per core" ]
    value[42]:  [ 0,  15,  0,   0x54,   "Max 5 values from FC output per core" ]
    value[43]:  [ 0,  31,  16,  0x54,   "Max 5 values from FC output per core" ]
    value[44]:  [ 0,  15,  0,   0x58,   "Max 5 values from FC output per core" ]
    value[45]:  [ 0,  31,  16,  0x58,   "Max 5 values from FC output per core" ]
    value[46]:  [ 0,  15,  0,   0x5C,   "Max 5 values from FC output per core" ]
    value[47]:  [ 0,  31,  16,  0x5C,   "Max 5 values from FC output per core" ]
    value[48]:  [ 0,  15,  0,   0x60,   "Max 5 values from FC output per core" ]
    value[49]:  [ 0,  31,  16,  0x60,   "Max 5 values from FC output per core" ]
    value[50]:  [ 0,  15,  0,   0x64,   "Max 5 values from FC output per core" ]
    value[51]:  [ 0,  31,  16,  0x64,   "Max 5 values from FC output per core" ]
    value[52]:  [ 0,  15,  0,   0x68,   "Max 5 values from FC output per core" ]
    value[53]:  [ 0,  31,  16,  0x68,   "Max 5 values from FC output per core" ]
    value[54]:  [ 0,  15,  0,   0x6C,   "Max 5 values from FC output per core" ]
    value[55]:  [ 0,  31,  16,  0x6C,   "Max 5 values from FC output per core" ]
    value[56]:  [ 0,  15,  0,   0x70,   "Max 5 values from FC output per core" ]
    value[57]:  [ 0,  31,  16,  0x70,   "Max 5 values from FC output per core" ]
    value[58]:  [ 0,  15,  0,   0x74,   "Max 5 values from FC output per core" ]
    value[59]:  [ 0,  31,  16,  0x74,   "Max 5 values from FC output per core" ]
    value[60]:  [ 0,  15,  0,   0x78,   "Max 5 values from FC output per core" ]
    value[61]:  [ 0,  31,  16,  0x78,   "Max 5 values from FC output per core" ]
    value[62]:  [ 0,  15,  0,   0x7C,   "Max 5 values from FC output per core" ]
    value[63]:  [ 0,  31,  16,  0x7C,   "Max 5 values from FC output per core" ]
    value[64]:  [ 0,  15,  0,   0x80,   "Max 5 values from FC output per core" ]
    value[65]:  [ 0,  31,  16,  0x80,   "Max 5 values from FC output per core" ]
    value[66]:  [ 0,  15,  0,   0x84,   "Max 5 values from FC output per core" ]
    value[67]:  [ 0,  31,  16,  0x84,   "Max 5 values from FC output per core" ]
    value[68]:  [ 0,  15,  0,   0x88,   "Max 5 values from FC output per core" ]
    value[69]:  [ 0,  31,  16,  0x88,   "Max 5 values from FC output per core" ]
    value[70]:  [ 0,  15,  0,   0x8C,   "Max 5 values from FC output per core" ]
    value[71]:  [ 0,  31,  16,  0x8C,   "Max 5 values from FC output per core" ]
    value[72]:  [ 0,  15,  0,   0x90,   "Max 5 values from FC output per core" ]
    value[73]:  [ 0,  31,  16,  0x90,   "Max 5 values from FC output per core" ]
    value[74]:  [ 0,  15,  0,   0x94,   "Max 5 values from FC output per core" ]
    value[75]:  [ 0,  31,  16,  0x94,   "Max 5 values from FC output per core" ]
    value[76]:  [ 0,  15,  0,   0x98,   "Max 5 values from FC output per core" ]
    value[77]:  [ 0,  31,  16,  0x98,   "Max 5 values from FC output per core" ]
    value[78]:  [ 0,  15,  0,   0x9C,   "Max 5 values from FC output per core" ]
    value[79]:  [ 0,  31,  16,  0x9C,   "Max 5 values from FC output per core" ]
    index[0]:   [ 0,  15,  0,   0xA0,   "Indexes for top 5 values from FC output core" ]
    index[1]:   [ 0,  31,  16,  0xA0,   "Indexes for top 5 values from FC output core" ]
    index[2]:   [ 0,  15,  0,   0xA4,   "Indexes for top 5 values from FC output core" ]
    index[3]:   [ 0,  31,  16,  0xA4,   "Indexes for top 5 values from FC output core" ]
    index[4]:   [ 0,  15,  0,   0xA8,   "Indexes for top 5 values from FC output core" ]
    index[5]:   [ 0,  31,  16,  0xA8,   "Indexes for top 5 values from FC output core" ]
    index[6]:   [ 0,  15,  0,   0xAC,   "Indexes for top 5 values from FC output core" ]
    index[7]:   [ 0,  31,  16,  0xAC,   "Indexes for top 5 values from FC output core" ]
    index[8]:   [ 0,  15,  0,   0xB0,   "Indexes for top 5 values from FC output core" ]
    index[9]:   [ 0,  31,  16,  0xB0,   "Indexes for top 5 values from FC output core" ]
    index[10]:  [ 0,  15,  0,   0xB4,   "Indexes for top 5 values from FC output core" ]
    index[11]:  [ 0,  31,  16,  0xB4,   "Indexes for top 5 values from FC output core" ]
    index[12]:  [ 0,  15,  0,   0xB8,   "Indexes for top 5 values from FC output core" ]
    index[13]:  [ 0,  31,  16,  0xB8,   "Indexes for top 5 values from FC output core" ]
    index[14]:  [ 0,  15,  0,   0xBC,   "Indexes for top 5 values from FC output core" ]
    index[15]:  [ 0,  31,  16,  0xBC,   "Indexes for top 5 values from FC output core" ]
    index[16]:  [ 0,  15,  0,   0xC0,   "Indexes for top 5 values from FC output core" ]
    index[17]:  [ 0,  31,  16,  0xC0,   "Indexes for top 5 values from FC output core" ]
    index[18]:  [ 0,  15,  0,   0xC4,   "Indexes for top 5 values from FC output core" ]
    index[19]:  [ 0,  31,  16,  0xC4,   "Indexes for top 5 values from FC output core" ]
    index[20]:  [ 0,  15,  0,   0xC8,   "Indexes for top 5 values from FC output core" ]
    index[21]:  [ 0,  31,  16,  0xC8,   "Indexes for top 5 values from FC output core" ]
    index[22]:  [ 0,  15,  0,   0xCC,   "Indexes for top 5 values from FC output core" ]
    index[23]:  [ 0,  31,  16,  0xCC,   "Indexes for top 5 values from FC output core" ]
    index[24]:  [ 0,  15,  0,   0xD0,   "Indexes for top 5 values from FC output core" ]
    index[25]:  [ 0,  31,  16,  0xD0,   "Indexes for top 5 values from FC output core" ]
    index[26]:  [ 0,  15,  0,   0xD4,   "Indexes for top 5 values from FC output core" ]
    index[27]:  [ 0,  31,  16,  0xD4,   "Indexes for top 5 values from FC output core" ]
    index[28]:  [ 0,  15,  0,   0xD8,   "Indexes for top 5 values from FC output core" ]
    index[29]:  [ 0,  31,  16,  0xD8,   "Indexes for top 5 values from FC output core" ]
    index[30]:  [ 0,  15,  0,   0xDC,   "Indexes for top 5 values from FC output core" ]
    index[31]:  [ 0,  31,  16,  0xDC,   "Indexes for top 5 values from FC output core" ]
    index[32]:  [ 0,  15,  0,   0xE0,   "Indexes for top 5 values from FC output core" ]
    index[33]:  [ 0,  31,  16,  0xE0,   "Indexes for top 5 values from FC output core" ]
    index[34]:  [ 0,  15,  0,   0xE4,   "Indexes for top 5 values from FC output core" ]
    index[35]:  [ 0,  31,  16,  0xE4,   "Indexes for top 5 values from FC output core" ]
    index[36]:  [ 0,  15,  0,   0xE8,   "Indexes for top 5 values from FC output core" ]
    index[37]:  [ 0,  31,  16,  0xE8,   "Indexes for top 5 values from FC output core" ]
    index[38]:  [ 0,  15,  0,   0xEC,   "Indexes for top 5 values from FC output core" ]
    index[39]:  [ 0,  31,  16,  0xEC,   "Indexes for top 5 values from FC output core" ]
    index[40]:  [ 0,  15,  0,   0xF0,   "Indexes for top 5 values from FC output core" ]
    index[41]:  [ 0,  31,  16,  0xF0,   "Indexes for top 5 values from FC output core" ]
    index[42]:  [ 0,  15,  0,   0xF4,   "Indexes for top 5 values from FC output core" ]
    index[43]:  [ 0,  31,  16,  0xF4,   "Indexes for top 5 values from FC output core" ]
    index[44]:  [ 0,  15,  0,   0xF8,   "Indexes for top 5 values from FC output core" ]
    index[45]:  [ 0,  31,  16,  0xF8,   "Indexes for top 5 values from FC output core" ]
    index[46]:  [ 0,  15,  0,   0xFC,   "Indexes for top 5 values from FC output core" ]
    index[47]:  [ 0,  31,  16,  0xFC,   "Indexes for top 5 values from FC output core" ]
    index[48]:  [ 0,  15,  0,   0x100,  "Indexes for top 5 values from FC output core" ]
    index[49]:  [ 0,  31,  16,  0x100,  "Indexes for top 5 values from FC output core" ]
    index[50]:  [ 0,  15,  0,   0x104,  "Indexes for top 5 values from FC output core" ]
    index[51]:  [ 0,  31,  16,  0x104,  "Indexes for top 5 values from FC output core" ]
    index[52]:  [ 0,  15,  0,   0x108,  "Indexes for top 5 values from FC output core" ]
    index[53]:  [ 0,  31,  16,  0x108,  "Indexes for top 5 values from FC output core" ]
    index[54]:  [ 0,  15,  0,   0x10C,  "Indexes for top 5 values from FC output core" ]
    index[55]:  [ 0,  31,  16,  0x10C,  "Indexes for top 5 values from FC output core" ]
    index[56]:  [ 0,  15,  0,   0x110,  "Indexes for top 5 values from FC output core" ]
    index[57]:  [ 0,  31,  16,  0x110,  "Indexes for top 5 values from FC output core" ]
    index[58]:  [ 0,  15,  0,   0x114,  "Indexes for top 5 values from FC output core" ]
    index[59]:  [ 0,  31,  16,  0x114,  "Indexes for top 5 values from FC output core" ]
    index[60]:  [ 0,  15,  0,   0x118,  "Indexes for top 5 values from FC output core" ]
    index[61]:  [ 0,  31,  16,  0x118,  "Indexes for top 5 values from FC output core" ]
    index[62]:  [ 0,  15,  0,   0x11C,  "Indexes for top 5 values from FC output core" ]
    index[63]:  [ 0,  31,  16,  0x11C,  "Indexes for top 5 values from FC output core" ]
    index[64]:  [ 0,  15,  0,   0x120,  "Indexes for top 5 values from FC output core" ]
    index[65]:  [ 0,  31,  16,  0x120,  "Indexes for top 5 values from FC output core" ]
    index[66]:  [ 0,  15,  0,   0x124,  "Indexes for top 5 values from FC output core" ]
    index[67]:  [ 0,  31,  16,  0x124,  "Indexes for top 5 values from FC output core" ]
    index[68]:  [ 0,  15,  0,   0x128,  "Indexes for top 5 values from FC output core" ]
    index[69]:  [ 0,  31,  16,  0x128,  "Indexes for top 5 values from FC output core" ]
    index[70]:  [ 0,  15,  0,   0x12C,  "Indexes for top 5 values from FC output core" ]
    index[71]:  [ 0,  31,  16,  0x12C,  "Indexes for top 5 values from FC output core" ]
    index[72]:  [ 0,  15,  0,   0x130,  "Indexes for top 5 values from FC output core" ]
    index[73]:  [ 0,  31,  16,  0x130,  "Indexes for top 5 values from FC output core" ]
    index[74]:  [ 0,  15,  0,   0x134,  "Indexes for top 5 values from FC output core" ]
    index[75]:  [ 0,  31,  16,  0x134,  "Indexes for top 5 values from FC output core" ]
    index[76]:  [ 0,  15,  0,   0x138,  "Indexes for top 5 values from FC output core" ]
    index[77]:  [ 0,  31,  16,  0x138,  "Indexes for top 5 values from FC output core" ]
    index[78]:  [ 0,  15,  0,   0x13C,  "Indexes for top 5 values from FC output core" ]
    index[79]:  [ 0,  31,  16,  0x13C,  "Indexes for top 5 values from FC output core" ]
    c0_ready:   [ 0,  31,  0,   0x140,  "" ]
    c1_ready:   [ 0,  31,  0,   0x144,  "" ]
    c2_ready:   [ 0,  31,  0,   0x148,  "" ]
    c3_ready:   [ 0,  31,  0,   0x14C,  "" ]

AICLK_PPM:
  Address:           0x78270
  ArraySize:         60       # 240B (0xF0)
  AddressIncrement:  0x4
  Fields:
    curr_aiclk:                   [ 0,  31,  0,   0x0,   "" ]
    targ_aiclk:                   [ 0,  31,  0,   0x4,   "" ]
    force:                        [ 0,  31,  0,   0x8,   "" ]
    force_aiclk:                  [ 0,  31,  0,   0xC,   "" ]
    sweep_en:                     [ 0,  31,  0,   0x10,  "" ]
    sweep_high:                   [ 0,  31,  0,   0x14,  "" ]
    sweep_low:                    [ 0,  31,  0,   0x18,  "" ]
    sweep_period:                 [ 0,  31,  0,   0x1C,  "" ]
    sweep_count:                  [ 0,  31,  0,   0x20,  "" ]
    short_idle:                   [ 0,  15,  0,   0x24,  "" ]
    gpio_polarity:                [ 0,  23,  16,  0x24,  "" ]
    gpio_polling:                 [ 0,  31,  24,  0x24,  "" ]
    curr_vdd:                     [ 0,  31,  0,   0x28,  "stored as mV" ]
    targ_vdd:                     [ 0,  31,  0,   0x2C,  "stored as mV" ]
    force_vdd_en:                 [ 0,  15,  0,   0x30,  "" ]
    force_vdd:                    [ 0,  31,  16,  0x30,  "stored as mv" ]
    arc_pll_init:                 [ 0,  31,  0,   0x34,  "0 = infrastructured controled, so no ARC/AXI switching, 1 == ARC FW controlled" ]
    curr_arcaxi_state:            [ 0,  15,  0,   0x38,  "0 = low, 1 == med, 2 == high" ]
    targ_arcaxi_state:            [ 0,  31,  16,  0x38,  "0 = low, 1 == med, 2 == high" ]
    curr_arcclk:                  [ 0,  31,  0,   0x3C,  "" ]
    curr_axiclk:                  [ 0,  31,  0,   0x40,  "" ]
    aiclk_arb_max[0]:             [ 0,  31,  0,   0x44,  "" ]
    aiclk_arb_max[1]:             [ 0,  31,  0,   0x48,  "" ]
    aiclk_arb_max[2]:             [ 0,  31,  0,   0x4C,  "" ]
    aiclk_arb_max[3]:             [ 0,  31,  0,   0x50,  "" ]
    aiclk_arb_max[4]:             [ 0,  31,  0,   0x54,  "" ]
    aiclk_arb_max[5]:             [ 0,  31,  0,   0x58,  "" ]
    aiclk_arb_max[6]:             [ 0,  31,  0,   0x5C,  "" ]
    aiclk_arb_max[7]:             [ 0,  31,  0,   0x60,  "" ]
    aiclk_arb_max[8]:             [ 0,  31,  0,   0x64,  "" ]
    aiclk_arb_max[9]:             [ 0,  31,  0,   0x68,  "" ]
    aiclk_throttler_count_en:     [ 0,  31,  0,   0x6C,  "" ]
    aiclk_throttler_total_count:  [ 0,  31,  0,   0x70,  "" ]
    aiclk_throttler_sum_freq:     [ 0,  31,  0,   0x74,  "" ]
    aiclk_throttler_count[0]:     [ 0,  31,  0,   0x78,  "" ]
    aiclk_throttler_count[1]:     [ 0,  31,  0,   0x7C,  "" ]
    aiclk_throttler_count[2]:     [ 0,  31,  0,   0x80,  "" ]
    aiclk_throttler_count[3]:     [ 0,  31,  0,   0x84,  "" ]
    aiclk_throttler_count[4]:     [ 0,  31,  0,   0x88,  "" ]
    aiclk_throttler_count[5]:     [ 0,  31,  0,   0x8C,  "" ]
    aiclk_throttler_count[6]:     [ 0,  31,  0,   0x90,  "" ]
    aiclk_throttler_count[7]:     [ 0,  31,  0,   0x94,  "" ]
    aiclk_throttler_count[8]:     [ 0,  31,  0,   0x98,  "" ]
    aiclk_throttler_count[9]:     [ 0,  31,  0,   0x9C,  "" ]
    bus_3p3_current:              [ 0,  31,  0,   0xA0,  "" ]
    efuse_vf_init:                [ 0,  15,  0,   0xA4,  "" ]
    spipmon_vf_init:              [ 0,  31,  16,  0xA4,  "" ]
    voltage_at_fmax:              [ 0,  15,  0,   0xA8,  "this is the Max frequency specified by that particular product, provided in from the SPIROM" ]
    frequency_at_product_vmax:    [ 0,  31,  16,  0xA8,  "this is the Max voltage specified by that particular proudct, provided in from the SPIROM" ]
    frequency_0p93:               [ 0,  15,  0,   0xAC,  "this will be used to determine BOOST" ]
    aiclk_boost_en:               [ 0,  31,  16,  0xAC,  "" ]
    frequency_at_inflection:      [ 0,  15,  0,   0xB0,  "" ]
    aiclk_boost_org_fmax:         [ 0,  31,  16,  0xB0,  "" ]
    voltage_switch_time:          [ 0,  31,  0,   0xB4,  "" ]
    reset_safe:                   [ 0,  7,   0,   0xB8,  "" ]
    spare0[0]:                    [ 0,  15,  8,   0xB8,  "" ]
    spare0[1]:                    [ 0,  23,  16,  0xB8,  "" ]
    spare0[2]:                    [ 0,  31,  24,  0xB8,  "" ]
    spare[0]:                     [ 0,  31,  0,   0xBC,  "This structure needs to sum up to 60 for now until we remove all hardcoded indexing from the infrastructure specifically related to ARC Mailbox" ]
    spare[1]:                     [ 0,  31,  0,   0xC0,  "This structure needs to sum up to 60 for now until we remove all hardcoded indexing from the infrastructure specifically related to ARC Mailbox" ]
    spare[2]:                     [ 0,  31,  0,   0xC4,  "This structure needs to sum up to 60 for now until we remove all hardcoded indexing from the infrastructure specifically related to ARC Mailbox" ]
    spare[3]:                     [ 0,  31,  0,   0xC8,  "This structure needs to sum up to 60 for now until we remove all hardcoded indexing from the infrastructure specifically related to ARC Mailbox" ]
    spare[4]:                     [ 0,  31,  0,   0xCC,  "This structure needs to sum up to 60 for now until we remove all hardcoded indexing from the infrastructure specifically related to ARC Mailbox" ]
    spare[5]:                     [ 0,  31,  0,   0xD0,  "This structure needs to sum up to 60 for now until we remove all hardcoded indexing from the infrastructure specifically related to ARC Mailbox" ]
    spare[6]:                     [ 0,  31,  0,   0xD4,  "This structure needs to sum up to 60 for now until we remove all hardcoded indexing from the infrastructure specifically related to ARC Mailbox" ]
    spare[7]:                     [ 0,  31,  0,   0xD8,  "This structure needs to sum up to 60 for now until we remove all hardcoded indexing from the infrastructure specifically related to ARC Mailbox" ]
    spare[8]:                     [ 0,  31,  0,   0xDC,  "This structure needs to sum up to 60 for now until we remove all hardcoded indexing from the infrastructure specifically related to ARC Mailbox" ]
    spare[9]:                     [ 0,  31,  0,   0xE0,  "This structure needs to sum up to 60 for now until we remove all hardcoded indexing from the infrastructure specifically related to ARC Mailbox" ]
    spare[10]:                    [ 0,  31,  0,   0xE4,  "This structure needs to sum up to 60 for now until we remove all hardcoded indexing from the infrastructure specifically related to ARC Mailbox" ]
    spare[11]:                    [ 0,  31,  0,   0xE8,  "This structure needs to sum up to 60 for now until we remove all hardcoded indexing from the infrastructure specifically related to ARC Mailbox" ]
    spare[12]:                    [ 0,  31,  0,   0xEC,  "This structure needs to sum up to 60 for now until we remove all hardcoded indexing from the infrastructure specifically related to ARC Mailbox" ]

FAN_CTRL_PPM:
  Address:           0x78360
  ArraySize:         3        # 12B (0xC)
  AddressIncrement:  0x4
  Fields:
    curr_fan:  [ 0,  31,  0,  0x0,  "" ]
    spare[0]:  [ 0,  31,  0,  0x4,  "" ]
    spare[1]:  [ 0,  31,  0,  0x8,  "" ]

HARVESTING_OVERRIDE:
  Address:           0x7836C
  ArraySize:         1        # 4B (0x4)
  AddressIncrement:  0x4

TMON:
  Address:           0x78370
  ArraySize:         10       # 40B (0x28)
  AddressIncrement:  0x4
  Fields:
    ts[0]:             [ 0,  15,  0,   0x0,   "" ]
    ts[1]:             [ 0,  31,  16,  0x0,   "" ]
    ts[2]:             [ 0,  15,  0,   0x4,   "" ]
    ts[3]:             [ 0,  31,  16,  0x4,   "" ]
    ts[4]:             [ 0,  15,  0,   0x8,   "" ]
    ts[5]:             [ 0,  31,  16,  0x8,   "" ]
    ts_fail_count[0]:  [ 0,  7,   0,   0xC,   "" ]
    ts_fail_count[1]:  [ 0,  15,  8,   0xC,   "" ]
    ts_fail_count[2]:  [ 0,  23,  16,  0xC,   "" ]
    ts_fail_count[3]:  [ 0,  31,  24,  0xC,   "" ]
    ts_fail_count[4]:  [ 0,  7,   0,   0x10,  "" ]
    ts_fail_count[5]:  [ 0,  15,  8,   0x10,  "" ]
    ts_efuse_invalid:  [ 0,  23,  16,  0x10,  "" ]
    spare[0]:          [ 0,  31,  24,  0x10,  "" ]
    spare[1]:          [ 0,  7,   0,   0x14,  "" ]
    spare[2]:          [ 0,  15,  8,   0x14,  "" ]
    spare[3]:          [ 0,  23,  16,  0x14,  "" ]
    spare[4]:          [ 0,  31,  24,  0x14,  "" ]
    ts_caldone:        [ 0,  7,   0,   0x18,  "" ]
    ts_using_efuse:    [ 0,  15,  8,   0x18,  "" ]
    ts_total:          [ 0,  23,  16,  0x18,  "" ]
    ts_valid:          [ 0,  31,  24,  0x18,  "" ]
    ts_avg:            [ 0,  31,  0,   0x1C,  "Being stored as 4 bit percision" ]
    ts_lta:            [ 0,  31,  0,   0x20,  "Being stored as 4 bit percision because the rounding get lots and LTA value is always lower than AVG by several degree" ]
    ts_max:            [ 0,  31,  0,   0x24,  "" ]

DRAM_STATUS:
  Address:           0x78398
  ArraySize:         8        # 32B (0x20)
  AddressIncrement:  0x4
  Fields:
    training_bit_status:  [ 0,  15,  0,   0x0,  "" ]
    error_bit_status:     [ 0,  23,  16,  0x0,  "" ]
    channel_status:       [ 0,  31,  24,  0x0,  "" ]

FEATURE_ENABLE_BIT:
  Address:           0x783B8
  ArraySize:         1        # 4B (0x4)
  AddressIncrement:  0x4
  Fields:
    pmon_en:          [ 0,  0,   0,   0x0,  "" ]
    tmon_en:          [ 0,  1,   1,   0x0,  "" ]
    fan_ctrl_en:      [ 0,  2,   2,   0x0,  "" ]
    telemetry_en:     [ 0,  3,   3,   0x0,  "" ]
    debug_en:         [ 0,  4,   4,   0x0,  "" ]
    aiclk_ppm_en:     [ 0,  5,   5,   0x0,  "" ]
    tdp_ppm_en:       [ 0,  6,   6,   0x0,  "" ]
    tdc_ppm_en:       [ 0,  7,   7,   0x0,  "" ]
    thm_ppm_en:       [ 0,  8,   8,   0x0,  "" ]
    dma_dump_en:      [ 0,  9,   9,   0x0,  "" ]
    bus_peak_ppm_en:  [ 0,  10,  10,  0x0,  "" ]
    pcie_acpi_en:     [ 0,  11,  11,  0x0,  "" ]
    reg_hot_en:       [ 0,  12,  12,  0x0,  "" ]
    pwr_brake_en:     [ 0,  13,  13,  0x0,  "" ]
    bb_debug_en:      [ 0,  14,  14,  0x0,  "" ]
    debug_data_en:    [ 0,  15,  15,  0x0,  "" ]
    reserved:         [ 0,  31,  16,  0x0,  "" ]

ARC_MAILBOX:
  Address:           0x783BC
  ArraySize:         64       # 256B (0x100)
  AddressIncrement:  0x4

ARC_MAILBOX_SIZE:
  Address:           0x784BC
  ArraySize:         1        # 4B (0x4)
  AddressIncrement:  0x4

ARC_PCIE_DMA_REQUEST:
  Address:           0x784C0
  ArraySize:         5        # 20B (0x14)
  AddressIncrement:  0x4
  Fields:
    chip_addr:                  [ 0,  31,  0,   0x0,   "" ]
    host_phys_addr_lo:          [ 0,  31,  0,   0x4,   "" ]
    completion_flag_phys_addr:  [ 0,  31,  0,   0x8,   "" ]
    size_bytes:                 [ 0,  27,  0,   0xC,   "" ]
    write:                      [ 0,  28,  28,  0xC,   "" ]
    pcie_msi_on_done:           [ 0,  29,  29,  0xC,   "" ]
    pcie_write_on_done:         [ 0,  30,  30,  0xC,   "" ]
    trigger:                    [ 0,  31,  31,  0xC,   "" ]
    repeat:                     [ 0,  31,  0,   0x10,  "" ]

PCIE_CONFIG:
  Address:           0x784D4
  ArraySize:         3        # 12B (0xC)
  AddressIncrement:  0x4
  Fields:
    msi_32b_addr:       [ 0,  31,  0,  0x0,  "" ]
    msi_data:           [ 0,  31,  0,  0x4,  "" ]
    host_phys_addr_hi:  [ 0,  31,  0,  0x8,  "" ]

PMON:
  Address:           0x784E0
  ArraySize:         129      # 516B (0x204)
  AddressIncrement:  0x4
  Fields:
    pmon_val[0]:            [ 0,  15,  0,   0x0,    "" ]
    pmon_val[1]:            [ 0,  31,  16,  0x0,    "" ]
    pmon_val[2]:            [ 0,  15,  0,   0x4,    "" ]
    pmon_val[3]:            [ 0,  31,  16,  0x4,    "" ]
    pmon_val[4]:            [ 0,  15,  0,   0x8,    "" ]
    pmon_val[5]:            [ 0,  31,  16,  0x8,    "" ]
    pmon_val[6]:            [ 0,  15,  0,   0xC,    "" ]
    pmon_val[7]:            [ 0,  31,  16,  0xC,    "" ]
    pmon_val[8]:            [ 0,  15,  0,   0x10,   "" ]
    pmon_val[9]:            [ 0,  31,  16,  0x10,   "" ]
    pmon_val[10]:           [ 0,  15,  0,   0x14,   "" ]
    pmon_val[11]:           [ 0,  31,  16,  0x14,   "" ]
    pmon_val[12]:           [ 0,  15,  0,   0x18,   "" ]
    pmon_val[13]:           [ 0,  31,  16,  0x18,   "" ]
    pmon_val[14]:           [ 0,  15,  0,   0x1C,   "" ]
    pmon_val[15]:           [ 0,  31,  16,  0x1C,   "" ]
    pmon_val[16]:           [ 0,  15,  0,   0x20,   "" ]
    pmon_val[17]:           [ 0,  31,  16,  0x20,   "" ]
    pmon_val[18]:           [ 0,  15,  0,   0x24,   "" ]
    pmon_val[19]:           [ 0,  31,  16,  0x24,   "" ]
    pmon_val[20]:           [ 0,  15,  0,   0x28,   "" ]
    pmon_val[21]:           [ 0,  31,  16,  0x28,   "" ]
    pmon_val[22]:           [ 0,  15,  0,   0x2C,   "" ]
    pmon_val[23]:           [ 0,  31,  16,  0x2C,   "" ]
    pmon_val[24]:           [ 0,  15,  0,   0x30,   "" ]
    pmon_cal[0]:            [ 0,  31,  16,  0x30,   "" ]
    pmon_cal[1]:            [ 0,  15,  0,   0x34,   "" ]
    pmon_cal[2]:            [ 0,  31,  16,  0x34,   "" ]
    pmon_cal[3]:            [ 0,  15,  0,   0x38,   "" ]
    pmon_cal[4]:            [ 0,  31,  16,  0x38,   "" ]
    pmon_cal[5]:            [ 0,  15,  0,   0x3C,   "" ]
    pmon_cal[6]:            [ 0,  31,  16,  0x3C,   "" ]
    pmon_cal[7]:            [ 0,  15,  0,   0x40,   "" ]
    pmon_cal[8]:            [ 0,  31,  16,  0x40,   "" ]
    pmon_cal[9]:            [ 0,  15,  0,   0x44,   "" ]
    pmon_cal[10]:           [ 0,  31,  16,  0x44,   "" ]
    pmon_cal[11]:           [ 0,  15,  0,   0x48,   "" ]
    pmon_cal[12]:           [ 0,  31,  16,  0x48,   "" ]
    pmon_cal[13]:           [ 0,  15,  0,   0x4C,   "" ]
    pmon_cal[14]:           [ 0,  31,  16,  0x4C,   "" ]
    pmon_cal[15]:           [ 0,  15,  0,   0x50,   "" ]
    pmon_cal[16]:           [ 0,  31,  16,  0x50,   "" ]
    pmon_cal[17]:           [ 0,  15,  0,   0x54,   "" ]
    pmon_cal[18]:           [ 0,  31,  16,  0x54,   "" ]
    pmon_cal[19]:           [ 0,  15,  0,   0x58,   "" ]
    pmon_cal[20]:           [ 0,  31,  16,  0x58,   "" ]
    pmon_cal[21]:           [ 0,  15,  0,   0x5C,   "" ]
    pmon_cal[22]:           [ 0,  31,  16,  0x5C,   "" ]
    pmon_cal[23]:           [ 0,  15,  0,   0x60,   "" ]
    pmon_cal[24]:           [ 0,  31,  16,  0x60,   "" ]
    pmon_fail_count_l1:     [ 0,  31,  0,   0x64,   "" ]
    pmon_fail_count_l2:     [ 0,  31,  0,   0x68,   "" ]
    pmon_max:               [ 0,  15,  0,   0x6C,   "" ]
    pmon_min:               [ 0,  31,  16,  0x6C,   "" ]
    pmon_avg:               [ 0,  31,  0,   0x70,   "stored as 4 bit percision" ]
    pmon_calavg:            [ 0,  31,  0,   0x74,   "stored as 4 bit percision" ]
    pmon_l2_under_per[0]:   [ 0,  15,  0,   0x78,   "" ]
    pmon_l2_under_per[1]:   [ 0,  31,  16,  0x78,   "" ]
    pmon_l2_under_per[2]:   [ 0,  15,  0,   0x7C,   "" ]
    pmon_l2_under_per[3]:   [ 0,  31,  16,  0x7C,   "" ]
    pmon_l2_under_per[4]:   [ 0,  15,  0,   0x80,   "" ]
    pmon_l2_under_per[5]:   [ 0,  31,  16,  0x80,   "" ]
    pmon_l2_under_per[6]:   [ 0,  15,  0,   0x84,   "" ]
    pmon_l2_under_per[7]:   [ 0,  31,  16,  0x84,   "" ]
    pmon_l2_under_per[8]:   [ 0,  15,  0,   0x88,   "" ]
    pmon_l2_under_per[9]:   [ 0,  31,  16,  0x88,   "" ]
    pmon_l2_under_per[10]:  [ 0,  15,  0,   0x8C,   "" ]
    pmon_l2_under_per[11]:  [ 0,  31,  16,  0x8C,   "" ]
    pmon_l2_under_per[12]:  [ 0,  15,  0,   0x90,   "" ]
    pmon_l2_under_per[13]:  [ 0,  31,  16,  0x90,   "" ]
    pmon_l2_under_per[14]:  [ 0,  15,  0,   0x94,   "" ]
    pmon_l2_under_per[15]:  [ 0,  31,  16,  0x94,   "" ]
    pmon_l2_under_per[16]:  [ 0,  15,  0,   0x98,   "" ]
    pmon_l2_under_per[17]:  [ 0,  31,  16,  0x98,   "" ]
    pmon_l2_under_per[18]:  [ 0,  15,  0,   0x9C,   "" ]
    pmon_l2_under_per[19]:  [ 0,  31,  16,  0x9C,   "" ]
    pmon_l2_under_per[20]:  [ 0,  15,  0,   0xA0,   "" ]
    pmon_l2_under_per[21]:  [ 0,  31,  16,  0xA0,   "" ]
    pmon_l2_under_per[22]:  [ 0,  15,  0,   0xA4,   "" ]
    pmon_l2_under_per[23]:  [ 0,  31,  16,  0xA4,   "" ]
    pmon_l2_under_per[24]:  [ 0,  15,  0,   0xA8,   "" ]
    pmon_l2_over_per[0]:    [ 0,  31,  16,  0xA8,   "" ]
    pmon_l2_over_per[1]:    [ 0,  15,  0,   0xAC,   "" ]
    pmon_l2_over_per[2]:    [ 0,  31,  16,  0xAC,   "" ]
    pmon_l2_over_per[3]:    [ 0,  15,  0,   0xB0,   "" ]
    pmon_l2_over_per[4]:    [ 0,  31,  16,  0xB0,   "" ]
    pmon_l2_over_per[5]:    [ 0,  15,  0,   0xB4,   "" ]
    pmon_l2_over_per[6]:    [ 0,  31,  16,  0xB4,   "" ]
    pmon_l2_over_per[7]:    [ 0,  15,  0,   0xB8,   "" ]
    pmon_l2_over_per[8]:    [ 0,  31,  16,  0xB8,   "" ]
    pmon_l2_over_per[9]:    [ 0,  15,  0,   0xBC,   "" ]
    pmon_l2_over_per[10]:   [ 0,  31,  16,  0xBC,   "" ]
    pmon_l2_over_per[11]:   [ 0,  15,  0,   0xC0,   "" ]
    pmon_l2_over_per[12]:   [ 0,  31,  16,  0xC0,   "" ]
    pmon_l2_over_per[13]:   [ 0,  15,  0,   0xC4,   "" ]
    pmon_l2_over_per[14]:   [ 0,  31,  16,  0xC4,   "" ]
    pmon_l2_over_per[15]:   [ 0,  15,  0,   0xC8,   "" ]
    pmon_l2_over_per[16]:   [ 0,  31,  16,  0xC8,   "" ]
    pmon_l2_over_per[17]:   [ 0,  15,  0,   0xCC,   "" ]
    pmon_l2_over_per[18]:   [ 0,  31,  16,  0xCC,   "" ]
    pmon_l2_over_per[19]:   [ 0,  15,  0,   0xD0,   "" ]
    pmon_l2_over_per[20]:   [ 0,  31,  16,  0xD0,   "" ]
    pmon_l2_over_per[21]:   [ 0,  15,  0,   0xD4,   "" ]
    pmon_l2_over_per[22]:   [ 0,  31,  16,  0xD4,   "" ]
    pmon_l2_over_per[23]:   [ 0,  15,  0,   0xD8,   "" ]
    pmon_l2_over_per[24]:   [ 0,  31,  16,  0xD8,   "" ]
    pmon_avg_bin[0]:        [ 0,  31,  0,   0xDC,   "" ]
    pmon_avg_bin[1]:        [ 0,  31,  0,   0xE0,   "" ]
    pmon_avg_bin[2]:        [ 0,  31,  0,   0xE4,   "" ]
    pmon_avg_bin[3]:        [ 0,  31,  0,   0xE8,   "" ]
    pmon_avg_bin[4]:        [ 0,  31,  0,   0xEC,   "" ]
    pmon_avg_bin[5]:        [ 0,  31,  0,   0xF0,   "" ]
    pmon_avg_bin[6]:        [ 0,  31,  0,   0xF4,   "" ]
    pmon_avg_bin[7]:        [ 0,  31,  0,   0xF8,   "" ]
    pmon_avg_bin[8]:        [ 0,  31,  0,   0xFC,   "" ]
    pmon_ro_sel:            [ 0,  7,   0,   0x100,  "" ]
    spare1[0]:              [ 0,  15,  8,   0x100,  "" ]
    spare1[1]:              [ 0,  23,  16,  0x100,  "" ]
    spare1[2]:              [ 0,  31,  24,  0x100,  "" ]
    spare2[0]:              [ 0,  31,  0,   0x104,  "" ]
    spare2[1]:              [ 0,  31,  0,   0x108,  "" ]
    spare2[2]:              [ 0,  31,  0,   0x10C,  "" ]
    spare2[3]:              [ 0,  31,  0,   0x110,  "" ]
    spare2[4]:              [ 0,  31,  0,   0x114,  "" ]
    spare2[5]:              [ 0,  31,  0,   0x118,  "" ]
    spare2[6]:              [ 0,  31,  0,   0x11C,  "" ]
    spare2[7]:              [ 0,  31,  0,   0x120,  "" ]
    spare2[8]:              [ 0,  31,  0,   0x124,  "" ]
    spare2[9]:              [ 0,  31,  0,   0x128,  "" ]
    spare2[10]:             [ 0,  31,  0,   0x12C,  "" ]
    spare2[11]:             [ 0,  31,  0,   0x130,  "" ]
    spare2[12]:             [ 0,  31,  0,   0x134,  "" ]
    spare2[13]:             [ 0,  31,  0,   0x138,  "" ]
    spare2[14]:             [ 0,  31,  0,   0x13C,  "" ]
    spare2[15]:             [ 0,  31,  0,   0x140,  "" ]
    spare2[16]:             [ 0,  31,  0,   0x144,  "" ]
    spare2[17]:             [ 0,  31,  0,   0x148,  "" ]
    spare2[18]:             [ 0,  31,  0,   0x14C,  "" ]
    spare2[19]:             [ 0,  31,  0,   0x150,  "" ]
    spare2[20]:             [ 0,  31,  0,   0x154,  "" ]
    spare2[21]:             [ 0,  31,  0,   0x158,  "" ]
    spare2[22]:             [ 0,  31,  0,   0x15C,  "" ]
    spare2[23]:             [ 0,  31,  0,   0x160,  "" ]
    spare2[24]:             [ 0,  31,  0,   0x164,  "" ]
    spare2[25]:             [ 0,  31,  0,   0x168,  "" ]
    spare2[26]:             [ 0,  31,  0,   0x16C,  "" ]
    spare2[27]:             [ 0,  31,  0,   0x170,  "" ]
    spare2[28]:             [ 0,  31,  0,   0x174,  "" ]
    spare2[29]:             [ 0,  31,  0,   0x178,  "" ]
    spare2[30]:             [ 0,  31,  0,   0x17C,  "" ]
    spare2[31]:             [ 0,  31,  0,   0x180,  "" ]
    spare2[32]:             [ 0,  31,  0,   0x184,  "" ]
    spare2[33]:             [ 0,  31,  0,   0x188,  "" ]
    spare2[34]:             [ 0,  31,  0,   0x18C,  "" ]
    spare2[35]:             [ 0,  31,  0,   0x190,  "" ]
    spare2[36]:             [ 0,  31,  0,   0x194,  "" ]
    spare2[37]:             [ 0,  31,  0,   0x198,  "" ]
    spare2[38]:             [ 0,  31,  0,   0x19C,  "" ]
    spare2[39]:             [ 0,  31,  0,   0x1A0,  "" ]
    spare2[40]:             [ 0,  31,  0,   0x1A4,  "" ]
    spare2[41]:             [ 0,  31,  0,   0x1A8,  "" ]
    spare2[42]:             [ 0,  31,  0,   0x1AC,  "" ]
    spare2[43]:             [ 0,  31,  0,   0x1B0,  "" ]
    spare2[44]:             [ 0,  31,  0,   0x1B4,  "" ]
    spare2[45]:             [ 0,  31,  0,   0x1B8,  "" ]
    spare2[46]:             [ 0,  31,  0,   0x1BC,  "" ]
    spare2[47]:             [ 0,  31,  0,   0x1C0,  "" ]
    spare2[48]:             [ 0,  31,  0,   0x1C4,  "" ]
    spare2[49]:             [ 0,  31,  0,   0x1C8,  "" ]
    spare2[50]:             [ 0,  31,  0,   0x1CC,  "" ]
    spare2[51]:             [ 0,  31,  0,   0x1D0,  "" ]
    spare2[52]:             [ 0,  31,  0,   0x1D4,  "" ]
    spare2[53]:             [ 0,  31,  0,   0x1D8,  "" ]
    spare2[54]:             [ 0,  31,  0,   0x1DC,  "" ]
    spare2[55]:             [ 0,  31,  0,   0x1E0,  "" ]
    spare2[56]:             [ 0,  31,  0,   0x1E4,  "" ]
    spare2[57]:             [ 0,  31,  0,   0x1E8,  "" ]
    spare2[58]:             [ 0,  31,  0,   0x1EC,  "" ]
    spare2[59]:             [ 0,  31,  0,   0x1F0,  "" ]
    spare2[60]:             [ 0,  31,  0,   0x1F4,  "" ]
    spare2[61]:             [ 0,  31,  0,   0x1F8,  "" ]
    spare2[62]:             [ 0,  31,  0,   0x1FC,  "" ]
    spare2[63]:             [ 0,  31,  0,   0x200,  "" ]

DEBUG:
  Address:           0x786E4
  ArraySize:         58       # 232B (0xE8)
  AddressIncrement:  0x4
  Fields:
    heartbeat:                [ 0,  31,  0,   0x0,   "" ]
    total_timer_irqs:         [ 0,  31,  0,   0x4,   "" ]
    missed_timer_irqs:        [ 0,  31,  0,   0x8,   "" ]
    message_pending:          [ 0,  31,  0,   0xC,   "" ]
    workq_addr:               [ 0,  31,  0,   0x10,  "" ]
    exception_cause:          [ 0,  31,  0,   0x14,  "" ]
    exception_fault_address:  [ 0,  31,  0,   0x18,  "" ]
    dma_dump_phys_addr:       [ 0,  31,  0,   0x1C,  "" ]
    dma_dump_chunks:          [ 0,  31,  0,   0x20,  "" ]
    dma_dump_words:           [ 0,  31,  0,   0x24,  "" ]
    dma_dump_addr_list[0]:    [ 0,  31,  0,   0x28,  "" ]
    dma_dump_addr_list[1]:    [ 0,  31,  0,   0x2C,  "" ]
    dma_dump_addr_list[2]:    [ 0,  31,  0,   0x30,  "" ]
    dma_dump_addr_list[3]:    [ 0,  31,  0,   0x34,  "" ]
    dma_dump_addr_list[4]:    [ 0,  31,  0,   0x38,  "" ]
    dma_dump_addr_list[5]:    [ 0,  31,  0,   0x3C,  "" ]
    dma_dump_addr_list[6]:    [ 0,  31,  0,   0x40,  "" ]
    dma_dump_addr_list[7]:    [ 0,  31,  0,   0x44,  "" ]
    dma_dump_addr_list[8]:    [ 0,  31,  0,   0x48,  "" ]
    dma_dump_addr_list[9]:    [ 0,  31,  0,   0x4C,  "" ]
    dma_dump_addr_list[10]:   [ 0,  31,  0,   0x50,  "" ]
    dma_dump_addr_list[11]:   [ 0,  31,  0,   0x54,  "" ]
    dma_dump_addr_list[12]:   [ 0,  31,  0,   0x58,  "" ]
    dma_dump_addr_list[13]:   [ 0,  31,  0,   0x5C,  "" ]
    dma_dump_addr_list[14]:   [ 0,  31,  0,   0x60,  "" ]
    dma_dump_addr_list[15]:   [ 0,  31,  0,   0x64,  "" ]
    dma_dump_addr_list[16]:   [ 0,  31,  0,   0x68,  "" ]
    dma_dump_addr_list[17]:   [ 0,  31,  0,   0x6C,  "" ]
    dma_dump_addr_list[18]:   [ 0,  31,  0,   0x70,  "" ]
    dma_dump_addr_list[19]:   [ 0,  31,  0,   0x74,  "" ]
    dma_dump_addr_list[20]:   [ 0,  31,  0,   0x78,  "" ]
    dma_dump_addr_list[21]:   [ 0,  31,  0,   0x7C,  "" ]
    dma_dump_addr_list[22]:   [ 0,  31,  0,   0x80,  "" ]
    dma_dump_addr_list[23]:   [ 0,  31,  0,   0x84,  "" ]
    dma_dump_addr_list[24]:   [ 0,  31,  0,   0x88,  "" ]
    dma_dump_addr_list[25]:   [ 0,  31,  0,   0x8C,  "" ]
    dma_dump_addr_list[26]:   [ 0,  31,  0,   0x90,  "" ]
    dma_dump_addr_list[27]:   [ 0,  31,  0,   0x94,  "" ]
    dma_dump_addr_list[28]:   [ 0,  31,  0,   0x98,  "" ]
    dma_dump_addr_list[29]:   [ 0,  31,  0,   0x9C,  "" ]
    dma_dump_addr_list[30]:   [ 0,  31,  0,   0xA0,  "" ]
    dma_dump_addr_list[31]:   [ 0,  31,  0,   0xA4,  "" ]
    pcie_error_count:         [ 0,  31,  0,   0xA8,  "" ]
    bb_debug_level_flag[0]:   [ 0,  7,   0,   0xAC,  "" ]
    bb_debug_level_flag[1]:   [ 0,  15,  8,   0xAC,  "" ]
    bb_debug_level_flag[2]:   [ 0,  23,  16,  0xAC,  "" ]
    bb_debug_level_flag[3]:   [ 0,  31,  24,  0xAC,  "" ]
    bb_debug_level_flag[4]:   [ 0,  7,   0,   0xB0,  "" ]
    bb_debug_level_flag[5]:   [ 0,  15,  8,   0xB0,  "" ]
    bb_debug_index:           [ 0,  31,  16,  0xB0,  "" ]
    pcie_mutex_acquire:       [ 0,  15,  0,   0xB4,  "" ]
    pcie_dstate:              [ 0,  23,  16,  0xB4,  "" ]
    spare0:                   [ 0,  31,  24,  0xB4,  "" ]
    TS_RAW[0]:                [ 0,  15,  0,   0xB8,  "" ]
    TS_RAW[1]:                [ 0,  31,  16,  0xB8,  "" ]
    TS_RAW[2]:                [ 0,  15,  0,   0xBC,  "" ]
    TS_RAW[3]:                [ 0,  31,  16,  0xBC,  "" ]
    TS_RAW[4]:                [ 0,  15,  0,   0xC0,  "" ]
    TS_RAW[5]:                [ 0,  31,  16,  0xC0,  "" ]
    device_vendor_id:         [ 0,  31,  0,   0xC4,  "" ]
    pcie_status:              [ 0,  31,  0,   0xC8,  "" ]
    spare[0]:                 [ 0,  31,  0,   0xCC,  "" ]
    spare[1]:                 [ 0,  31,  0,   0xD0,  "" ]
    spare[2]:                 [ 0,  31,  0,   0xD4,  "" ]
    spare[3]:                 [ 0,  31,  0,   0xD8,  "" ]
    spare[4]:                 [ 0,  31,  0,   0xDC,  "" ]
    spare[5]:                 [ 0,  31,  0,   0xE0,  "" ]
    spare[6]:                 [ 0,  31,  0,   0xE4,  "" ]

DRAM_FREQUENCY:
  Address:           0x787CC
  ArraySize:         1        # 4B (0x4)
  AddressIncrement:  0x4

DRAM_DUAL_RANK:
  Address:           0x787D0
  ArraySize:         1        # 4B (0x4)
  AddressIncrement:  0x4

SPARE:
  Address:           0x787D4
  ArraySize:         4        # 16B (0x10)
  AddressIncrement:  0x4

TDP_PPM:
  Address:           0x787E4
  ArraySize:         9        # 36B (0x24)
  AddressIncrement:  0x4
  Fields:
    limit:             [ 0,  31,  0,  0x0,   "" ]
    value:             [ 0,  31,  0,  0x4,   "" ]
    alpha:             [ 0,  31,  0,  0x8,   "" ]
    err_rate_P:        [ 0,  31,  0,  0xC,   "" ]
    err_rate_coeff_D:  [ 0,  31,  0,  0x10,  "" ]
    error:             [ 0,  31,  0,  0x14,  "" ]
    error_prev:        [ 0,  31,  0,  0x18,  "" ]
    output:            [ 0,  31,  0,  0x1C,  "" ]
    throttle:          [ 0,  31,  0,  0x20,  "" ]

TDC_PPM:
  Address:           0x78808
  ArraySize:         9        # 36B (0x24)
  AddressIncrement:  0x4
  Fields:
    limit:             [ 0,  31,  0,  0x0,   "" ]
    value:             [ 0,  31,  0,  0x4,   "" ]
    alpha:             [ 0,  31,  0,  0x8,   "" ]
    err_rate_P:        [ 0,  31,  0,  0xC,   "" ]
    err_rate_coeff_D:  [ 0,  31,  0,  0x10,  "" ]
    error:             [ 0,  31,  0,  0x14,  "" ]
    error_prev:        [ 0,  31,  0,  0x18,  "" ]
    output:            [ 0,  31,  0,  0x1C,  "" ]
    throttle:          [ 0,  31,  0,  0x20,  "" ]

THM_PPM:
  Address:           0x7882C
  ArraySize:         9        # 36B (0x24)
  AddressIncrement:  0x4
  Fields:
    limit:             [ 0,  31,  0,  0x0,   "" ]
    value:             [ 0,  31,  0,  0x4,   "" ]
    alpha:             [ 0,  31,  0,  0x8,   "" ]
    err_rate_P:        [ 0,  31,  0,  0xC,   "" ]
    err_rate_coeff_D:  [ 0,  31,  0,  0x10,  "" ]
    error:             [ 0,  31,  0,  0x14,  "" ]
    error_prev:        [ 0,  31,  0,  0x18,  "" ]
    output:            [ 0,  31,  0,  0x1C,  "" ]
    throttle:          [ 0,  31,  0,  0x20,  "" ]

BUS_PEAK_PPM:
  Address:           0x78850
  ArraySize:         9        # 36B (0x24)
  AddressIncrement:  0x4
  Fields:
    limit:             [ 0,  31,  0,  0x0,   "" ]
    value:             [ 0,  31,  0,  0x4,   "" ]
    alpha:             [ 0,  31,  0,  0x8,   "" ]
    err_rate_P:        [ 0,  31,  0,  0xC,   "" ]
    err_rate_coeff_D:  [ 0,  31,  0,  0x10,  "" ]
    error:             [ 0,  31,  0,  0x14,  "" ]
    error_prev:        [ 0,  31,  0,  0x18,  "" ]
    output:            [ 0,  31,  0,  0x1C,  "" ]
    throttle:          [ 0,  31,  0,  0x20,  "" ]

SPI_TABLE:
  Address:           0x78874
  ArraySize:         139      # 556B (0x22C)
  AddressIncrement:  0x4
  Fields:
    mapping_version:             [ 0,  15,  0,   0x0,    "Initial release is version 1" ]
    reprogrammed_count:          [ 0,  31,  16,  0x0,    "Keep incrementing this value as the header gets updated every time" ]
    date_programmed:             [ 0,  31,  0,   0x4,    "Created/Modified" ]
    mapping_table[0]:            [ 0,  31,  0,   0x8,    "Mapping the high level content of the above table" ]
    mapping_table[1]:            [ 0,  31,  0,   0xC,    "Mapping the high level content of the above table" ]
    mapping_table[2]:            [ 0,  31,  0,   0x10,   "Mapping the high level content of the above table" ]
    mapping_table[3]:            [ 0,  31,  0,   0x14,   "Mapping the high level content of the above table" ]
    mapping_table[4]:            [ 0,  31,  0,   0x18,   "Mapping the high level content of the above table" ]
    mapping_table[5]:            [ 0,  31,  0,   0x1C,   "Mapping the high level content of the above table" ]
    mapping_table[6]:            [ 0,  31,  0,   0x20,   "Mapping the high level content of the above table" ]
    mapping_table[7]:            [ 0,  31,  0,   0x24,   "Mapping the high level content of the above table" ]
    mapping_table[8]:            [ 0,  31,  0,   0x28,   "Mapping the high level content of the above table" ]
    mapping_table[9]:            [ 0,  31,  0,   0x2C,   "Mapping the high level content of the above table" ]
    mapping_table[10]:           [ 0,  31,  0,   0x30,   "Mapping the high level content of the above table" ]
    mapping_table[11]:           [ 0,  31,  0,   0x34,   "Mapping the high level content of the above table" ]
    mapping_table[12]:           [ 0,  31,  0,   0x38,   "Mapping the high level content of the above table" ]
    mapping_table[13]:           [ 0,  31,  0,   0x3C,   "Mapping the high level content of the above table" ]
    mapping_table[14]:           [ 0,  31,  0,   0x40,   "Mapping the high level content of the above table" ]
    mapping_table[15]:           [ 0,  31,  0,   0x44,   "Mapping the high level content of the above table" ]
    mapping_table[16]:           [ 0,  31,  0,   0x48,   "Mapping the high level content of the above table" ]
    mapping_table[17]:           [ 0,  31,  0,   0x4C,   "Mapping the high level content of the above table" ]
    mapping_table[18]:           [ 0,  31,  0,   0x50,   "Mapping the high level content of the above table" ]
    mapping_table[19]:           [ 0,  31,  0,   0x54,   "Mapping the high level content of the above table" ]
    mapping_table[20]:           [ 0,  31,  0,   0x58,   "Mapping the high level content of the above table" ]
    mapping_table[21]:           [ 0,  31,  0,   0x5C,   "Mapping the high level content of the above table" ]
    mapping_table[22]:           [ 0,  31,  0,   0x60,   "Mapping the high level content of the above table" ]
    mapping_table[23]:           [ 0,  31,  0,   0x64,   "Mapping the high level content of the above table" ]
    mapping_table[24]:           [ 0,  31,  0,   0x68,   "Mapping the high level content of the above table" ]
    mapping_table[25]:           [ 0,  31,  0,   0x6C,   "Mapping the high level content of the above table" ]
    mapping_table[26]:           [ 0,  31,  0,   0x70,   "Mapping the high level content of the above table" ]
    mapping_table[27]:           [ 0,  31,  0,   0x74,   "Mapping the high level content of the above table" ]
    mapping_table[28]:           [ 0,  31,  0,   0x78,   "Mapping the high level content of the above table" ]
    mapping_table[29]:           [ 0,  31,  0,   0x7C,   "Mapping the high level content of the above table" ]
    mapping_table[30]:           [ 0,  31,  0,   0x80,   "Mapping the high level content of the above table" ]
    mapping_table[31]:           [ 0,  31,  0,   0x84,   "Mapping the high level content of the above table" ]
    mapping_table[32]:           [ 0,  31,  0,   0x88,   "Mapping the high level content of the above table" ]
    mapping_table[33]:           [ 0,  31,  0,   0x8C,   "Mapping the high level content of the above table" ]
    mapping_table[34]:           [ 0,  31,  0,   0x90,   "Mapping the high level content of the above table" ]
    mapping_table[35]:           [ 0,  31,  0,   0x94,   "Mapping the high level content of the above table" ]
    mapping_table[36]:           [ 0,  31,  0,   0x98,   "Mapping the high level content of the above table" ]
    mapping_table[37]:           [ 0,  31,  0,   0x9C,   "Mapping the high level content of the above table" ]
    mapping_table[38]:           [ 0,  31,  0,   0xA0,   "Mapping the high level content of the above table" ]
    mapping_table[39]:           [ 0,  31,  0,   0xA4,   "Mapping the high level content of the above table" ]
    mapping_table[40]:           [ 0,  31,  0,   0xA8,   "Mapping the high level content of the above table" ]
    mapping_table[41]:           [ 0,  31,  0,   0xAC,   "Mapping the high level content of the above table" ]
    mapping_table[42]:           [ 0,  31,  0,   0xB0,   "Mapping the high level content of the above table" ]
    mapping_table[43]:           [ 0,  31,  0,   0xB4,   "Mapping the high level content of the above table" ]
    mapping_table[44]:           [ 0,  31,  0,   0xB8,   "Mapping the high level content of the above table" ]
    mapping_table[45]:           [ 0,  31,  0,   0xBC,   "Mapping the high level content of the above table" ]
    mapping_table[46]:           [ 0,  31,  0,   0xC0,   "Mapping the high level content of the above table" ]
    mapping_table[47]:           [ 0,  31,  0,   0xC4,   "Mapping the high level content of the above table" ]
    mapping_table[48]:           [ 0,  31,  0,   0xC8,   "Mapping the high level content of the above table" ]
    mapping_table[49]:           [ 0,  31,  0,   0xCC,   "Mapping the high level content of the above table" ]
    mapping_table[50]:           [ 0,  31,  0,   0xD0,   "Mapping the high level content of the above table" ]
    mapping_table[51]:           [ 0,  31,  0,   0xD4,   "Mapping the high level content of the above table" ]
    mapping_table[52]:           [ 0,  31,  0,   0xD8,   "Mapping the high level content of the above table" ]
    mapping_table[53]:           [ 0,  31,  0,   0xDC,   "Mapping the high level content of the above table" ]
    mapping_table[54]:           [ 0,  31,  0,   0xE0,   "Mapping the high level content of the above table" ]
    mapping_table[55]:           [ 0,  31,  0,   0xE4,   "Mapping the high level content of the above table" ]
    mapping_table[56]:           [ 0,  31,  0,   0xE8,   "Mapping the high level content of the above table" ]
    mapping_table[57]:           [ 0,  31,  0,   0xEC,   "Mapping the high level content of the above table" ]
    mapping_table[58]:           [ 0,  31,  0,   0xF0,   "Mapping the high level content of the above table" ]
    mapping_table[59]:           [ 0,  31,  0,   0xF4,   "Mapping the high level content of the above table" ]
    mapping_table[60]:           [ 0,  31,  0,   0xF8,   "Mapping the high level content of the above table" ]
    mapping_table[61]:           [ 0,  31,  0,   0xFC,   "Mapping the high level content of the above table" ]
    mapping_table[62]:           [ 0,  31,  0,   0x100,  "Mapping the high level content of the above table" ]
    mapping_table[63]:           [ 0,  31,  0,   0x104,  "Mapping the high level content of the above table" ]
    board_info[0]:               [ 0,  31,  0,   0x108,  "See table corresponding to this" ]
    board_info[1]:               [ 0,  31,  0,   0x10C,  "See table corresponding to this" ]
    vrm_checksum:                [ 0,  31,  0,   0x110,  "" ]
    rework_id[0]:                [ 0,  31,  0,   0x114,  "Each bit corresponds to a specific rework - this will be mapped per Unique Part Identifier" ]
    rework_id[1]:                [ 0,  31,  0,   0x118,  "Each bit corresponds to a specific rework - this will be mapped per Unique Part Identifier" ]
    rework_id[2]:                [ 0,  31,  0,   0x11C,  "Each bit corresponds to a specific rework - this will be mapped per Unique Part Identifier" ]
    rework_id[3]:                [ 0,  31,  0,   0x120,  "Each bit corresponds to a specific rework - this will be mapped per Unique Part Identifier" ]
    asic_id[0]:                  [ 0,  31,  0,   0x124,  "ASIC ID (8 ASCII to cover TT/FF/SSxx-xxx) - Will be teporary until everything is fused in" ]
    asic_id[1]:                  [ 0,  31,  0,   0x128,  "ASIC ID (8 ASCII to cover TT/FF/SSxx-xxx) - Will be teporary until everything is fused in" ]
    asic_id[2]:                  [ 0,  31,  0,   0x12C,  "ASIC ID (8 ASCII to cover TT/FF/SSxx-xxx) - Will be teporary until everything is fused in" ]
    asic_id[3]:                  [ 0,  31,  0,   0x130,  "ASIC ID (8 ASCII to cover TT/FF/SSxx-xxx) - Will be teporary until everything is fused in" ]
    stage2_init_allowed:         [ 0,  15,  0,   0x134,  "Determines if the board is ready to be auto initialized upon OS bootup (0 == block stage2 init)" ]
    asic_fmax:                   [ 0,  31,  16,  0x134,  "" ]
    vdd_max:                     [ 0,  15,  0,   0x138,  "Stored as mV" ]
    vdd_min:                     [ 0,  31,  16,  0x138,  "" ]
    voltage_margin:              [ 0,  31,  0,   0x13C,  "Stored as mV as an integer" ]
    tdp_limit:                   [ 0,  15,  0,   0x140,  "This is VDD Core TDP rather than board TDP" ]
    tdc_limit:                   [ 0,  31,  16,  0x140,  "" ]
    thm_limit:                   [ 0,  15,  0,   0x144,  "" ]
    therm_trip_l1_limit:         [ 0,  31,  16,  0x144,  "" ]
    bus_peak_limit:              [ 0,  15,  0,   0x148,  "" ]
    dual_rank:                   [ 0,  31,  16,  0x148,  "" ]
    vf_slope:                    [ 0,  31,  0,   0x14C,  "" ]
    vf_offset:                   [ 0,  31,  0,   0x150,  "" ]
    pmon[0]:                     [ 0,  15,  0,   0x154,  "" ]
    pmon[1]:                     [ 0,  31,  16,  0x154,  "" ]
    pmon[2]:                     [ 0,  15,  0,   0x158,  "" ]
    pmon[3]:                     [ 0,  31,  16,  0x158,  "" ]
    pmon[4]:                     [ 0,  15,  0,   0x15C,  "" ]
    pmon[5]:                     [ 0,  31,  16,  0x15C,  "" ]
    pmon[6]:                     [ 0,  15,  0,   0x160,  "" ]
    pmon[7]:                     [ 0,  31,  16,  0x160,  "" ]
    pmon[8]:                     [ 0,  15,  0,   0x164,  "" ]
    pmon[9]:                     [ 0,  31,  16,  0x164,  "" ]
    pmon[10]:                    [ 0,  15,  0,   0x168,  "" ]
    pmon[11]:                    [ 0,  31,  16,  0x168,  "" ]
    pmon[12]:                    [ 0,  15,  0,   0x16C,  "" ]
    pmon[13]:                    [ 0,  31,  16,  0x16C,  "" ]
    pmon[14]:                    [ 0,  15,  0,   0x170,  "" ]
    pmon[15]:                    [ 0,  31,  16,  0x170,  "" ]
    pmon[16]:                    [ 0,  15,  0,   0x174,  "" ]
    idd:                         [ 0,  31,  16,  0x174,  "" ]
    harvesting_ovr:              [ 0,  31,  0,   0x178,  "" ]
    harvesting_ovr_en:           [ 0,  7,   0,   0x17C,  "" ]
    ft_stage[0]:                 [ 0,  15,  8,   0x17C,  "" ]
    ft_stage[1]:                 [ 0,  23,  16,  0x17C,  "" ]
    ft_stage[2]:                 [ 0,  31,  24,  0x17C,  "" ]
    ft1_exit_code[0]:            [ 0,  7,   0,   0x180,  "" ]
    ft1_exit_code[1]:            [ 0,  15,  8,   0x180,  "" ]
    ft1_exit_code[2]:            [ 0,  23,  16,  0x180,  "" ]
    ft2_exit_code[0]:            [ 0,  31,  24,  0x180,  "" ]
    ft2_exit_code[1]:            [ 0,  7,   0,   0x184,  "" ]
    ft2_exit_code[2]:            [ 0,  15,  8,   0x184,  "" ]
    frequency_margin:            [ 0,  31,  16,  0x184,  "Stored as Mhz as an integer" ]
    ft_version[0]:               [ 0,  31,  0,   0x188,  "" ]
    ft_version[1]:               [ 0,  31,  0,   0x18C,  "" ]
    ft_version[2]:               [ 0,  31,  0,   0x190,  "" ]
    ft_version[3]:               [ 0,  31,  0,   0x194,  "" ]
    aiclk_step_size:             [ 0,  31,  0,   0x198,  "" ]
    ddr_frequency:               [ 0,  15,  0,   0x19C,  "" ]
    e300x2_autoboost:            [ 0,  31,  16,  0x19C,  "" ]
    max_pcie_speed:              [ 0,  7,   0,   0x1A0,  "" ]
    spare2[0]:                   [ 0,  15,  8,   0x1A0,  "" ]
    spare2[1]:                   [ 0,  23,  16,  0x1A0,  "" ]
    spare2[2]:                   [ 0,  31,  24,  0x1A0,  "" ]
    ft_build_date:               [ 0,  31,  0,   0x1A4,  "0xYYYYMMDD" ]
    rom_patch_num:               [ 0,  31,  0,   0x1A8,  "" ]
    dram_retrain_en_msk:         [ 0,  31,  0,   0x1AC,  "" ]
    dram_min_read_margin_init:   [ 0,  31,  0,   0x1B0,  "" ]
    dram_min_write_margin_init:  [ 0,  31,  0,   0x1B4,  "" ]
    dram_num_retrain_per_step:   [ 0,  31,  0,   0x1B8,  "" ]
    dram_retrain_step_size:      [ 0,  31,  0,   0x1BC,  "" ]
    dram_retrain_step_range:     [ 0,  31,  0,   0x1C0,  "" ]
    dram_retrain_timeout_us:     [ 0,  31,  0,   0x1C4,  "" ]
    dram_max_train_fail:         [ 0,  31,  0,   0x1C8,  "" ]
    fw_bundle_version:           [ 0,  31,  0,   0x1CC,  "" ]
    spare3[0]:                   [ 0,  31,  0,   0x1D0,  "" ]
    spare3[1]:                   [ 0,  31,  0,   0x1D4,  "" ]
    spare3[2]:                   [ 0,  31,  0,   0x1D8,  "" ]
    spare3[3]:                   [ 0,  31,  0,   0x1DC,  "" ]
    spare3[4]:                   [ 0,  31,  0,   0x1E0,  "" ]
    spare3[5]:                   [ 0,  31,  0,   0x1E4,  "" ]
    spare3[6]:                   [ 0,  31,  0,   0x1E8,  "" ]
    spare3[7]:                   [ 0,  31,  0,   0x1EC,  "" ]
    spare3[8]:                   [ 0,  31,  0,   0x1F0,  "" ]
    spare3[9]:                   [ 0,  31,  0,   0x1F4,  "" ]
    spare3[10]:                  [ 0,  31,  0,   0x1F8,  "" ]
    spare3[11]:                  [ 0,  31,  0,   0x1FC,  "" ]
    spare3[12]:                  [ 0,  31,  0,   0x200,  "" ]
    spare3[13]:                  [ 0,  31,  0,   0x204,  "" ]
    spare3[14]:                  [ 0,  31,  0,   0x208,  "" ]
    spare3[15]:                  [ 0,  31,  0,   0x20C,  "" ]
    spare3[16]:                  [ 0,  31,  0,   0x210,  "" ]
    spare3[17]:                  [ 0,  31,  0,   0x214,  "" ]
    spare3[18]:                  [ 0,  31,  0,   0x218,  "" ]
    spare3[19]:                  [ 0,  31,  0,   0x21C,  "" ]
    spare3[20]:                  [ 0,  31,  0,   0x220,  "" ]
    spare3[21]:                  [ 0,  31,  0,   0x224,  "" ]
    spare3[22]:                  [ 0,  31,  0,   0x228,  "" ]

ARC_STATE:
  Address:           0x78AA0
  ArraySize:         1        # 4B (0x4)
  AddressIncrement:  0x4

VF_DATA:
  Address:           0x78AA4
  ArraySize:         10       # 40B (0x28)
  AddressIncrement:  0x4
  Fields:
    version:   [ 0,  31,  0,  0x0,   "" ]
    func:      [ 0,  31,  0,  0x4,   "" ]
    inv_func:  [ 0,  31,  0,  0x10,  "" ]
    stats:     [ 0,  31,  0,  0x1C,  "" ]

VERSION:
  Address:           0x78ACC
  ArraySize:         12       # 48B (0x30)
  AddressIncrement:  0x4
  Fields:
    production_fw:  [ 0,  31,  0,  0x0,   "" ]
    watchdog_fw:    [ 0,  31,  0,  0x10,  "" ]
    smbus_fw:       [ 0,  31,  0,  0x20,  "" ]

DRAM_RETRAIN:
  Address:           0x78AFC
  ArraySize:         40       # 160B (0xA0)
  AddressIncrement:  0x4
  Fields:
    status[0]:            [ 0,  31,  0,  0x0,   "" ]
    status[1]:            [ 0,  31,  0,  0x4,   "" ]
    status[2]:            [ 0,  31,  0,  0x8,   "" ]
    status[3]:            [ 0,  31,  0,  0xC,   "" ]
    status[4]:            [ 0,  31,  0,  0x10,  "" ]
    status[5]:            [ 0,  31,  0,  0x14,  "" ]
    status[6]:            [ 0,  31,  0,  0x18,  "" ]
    status[7]:            [ 0,  31,  0,  0x1C,  "" ]
    count[0]:             [ 0,  31,  0,  0x20,  "" ]
    count[1]:             [ 0,  31,  0,  0x24,  "" ]
    count[2]:             [ 0,  31,  0,  0x28,  "" ]
    count[3]:             [ 0,  31,  0,  0x2C,  "" ]
    count[4]:             [ 0,  31,  0,  0x30,  "" ]
    count[5]:             [ 0,  31,  0,  0x34,  "" ]
    count[6]:             [ 0,  31,  0,  0x38,  "" ]
    count[7]:             [ 0,  31,  0,  0x3C,  "" ]
    min_read_margin[0]:   [ 0,  31,  0,  0x40,  "" ]
    min_read_margin[1]:   [ 0,  31,  0,  0x44,  "" ]
    min_read_margin[2]:   [ 0,  31,  0,  0x48,  "" ]
    min_read_margin[3]:   [ 0,  31,  0,  0x4C,  "" ]
    min_read_margin[4]:   [ 0,  31,  0,  0x50,  "" ]
    min_read_margin[5]:   [ 0,  31,  0,  0x54,  "" ]
    min_read_margin[6]:   [ 0,  31,  0,  0x58,  "" ]
    min_read_margin[7]:   [ 0,  31,  0,  0x5C,  "" ]
    min_write_margin[0]:  [ 0,  31,  0,  0x60,  "" ]
    min_write_margin[1]:  [ 0,  31,  0,  0x64,  "" ]
    min_write_margin[2]:  [ 0,  31,  0,  0x68,  "" ]
    min_write_margin[3]:  [ 0,  31,  0,  0x6C,  "" ]
    min_write_margin[4]:  [ 0,  31,  0,  0x70,  "" ]
    min_write_margin[5]:  [ 0,  31,  0,  0x74,  "" ]
    min_write_margin[6]:  [ 0,  31,  0,  0x78,  "" ]
    min_write_margin[7]:  [ 0,  31,  0,  0x7C,  "" ]
    num_fail[0]:          [ 0,  31,  0,  0x80,  "" ]
    num_fail[1]:          [ 0,  31,  0,  0x84,  "" ]
    num_fail[2]:          [ 0,  31,  0,  0x88,  "" ]
    num_fail[3]:          [ 0,  31,  0,  0x8C,  "" ]
    num_fail[4]:          [ 0,  31,  0,  0x90,  "" ]
    num_fail[5]:          [ 0,  31,  0,  0x94,  "" ]
    num_fail[6]:          [ 0,  31,  0,  0x98,  "" ]
    num_fail[7]:          [ 0,  31,  0,  0x9C,  "" ]

SMBUS_TELEMETRY:
  Address:           0x78B9C
  ArraySize:         63       # 252B (0xFC)
  AddressIncrement:  0x4

CURR_DATE:
  Address:           0x78C98
  ArraySize:         1        # 4B (0x4)
  AddressIncrement:  0x4

RUNTIME_SECONDS:
  Address:           0x78C9C
  ArraySize:         1        # 4B (0x4)
  AddressIncrement:  0x4

