<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p269" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_269{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_269{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_269{left:732px;bottom:1141px;letter-spacing:-0.16px;}
#t4_269{left:70px;bottom:538px;letter-spacing:0.12px;}
#t5_269{left:152px;bottom:538px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_269{left:70px;bottom:514px;letter-spacing:-0.13px;word-spacing:-1.33px;}
#t7_269{left:70px;bottom:497px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t8_269{left:70px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_269{left:70px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_269{left:70px;bottom:439px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_269{left:70px;bottom:422px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_269{left:70px;bottom:406px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#td_269{left:70px;bottom:389px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#te_269{left:70px;bottom:372px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tf_269{left:70px;bottom:348px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#tg_269{left:70px;bottom:331px;letter-spacing:-0.19px;word-spacing:-0.82px;}
#th_269{left:70px;bottom:314px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#ti_269{left:70px;bottom:297px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_269{left:70px;bottom:280px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tk_269{left:70px;bottom:256px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#tl_269{left:70px;bottom:239px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#tm_269{left:70px;bottom:222px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tn_269{left:70px;bottom:205px;letter-spacing:-0.16px;word-spacing:-0.34px;}
#to_269{left:70px;bottom:181px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#tp_269{left:70px;bottom:164px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tq_269{left:249px;bottom:587px;letter-spacing:0.11px;word-spacing:0.03px;}
#tr_269{left:332px;bottom:587px;letter-spacing:0.13px;word-spacing:-0.04px;}
#ts_269{left:249px;bottom:879px;letter-spacing:0.13px;}
#tt_269{left:341px;bottom:879px;letter-spacing:0.05px;word-spacing:-0.04px;}
#tu_269{left:443px;bottom:879px;letter-spacing:0.12px;word-spacing:0.09px;}
#tv_269{left:482px;bottom:879px;letter-spacing:0.04px;}
#tw_269{left:469px;bottom:879px;letter-spacing:0.13px;}
#tx_269{left:495px;bottom:879px;letter-spacing:-0.2px;word-spacing:2px;}
#ty_269{left:550px;bottom:879px;}
#tz_269{left:563px;bottom:879px;}
#t10_269{left:655px;bottom:879px;}
#t11_269{left:458px;bottom:848px;}
#t12_269{left:273px;bottom:847px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t13_269{left:354px;bottom:848px;}
#t14_269{left:476px;bottom:857px;}
#t15_269{left:476px;bottom:847px;}
#t16_269{left:477px;bottom:837px;}
#t17_269{left:521px;bottom:855px;letter-spacing:-0.36px;}
#t18_269{left:498px;bottom:836px;}
#t19_269{left:381px;bottom:848px;}
#t1a_269{left:248px;bottom:812px;letter-spacing:0.13px;}
#t1b_269{left:443px;bottom:812px;letter-spacing:0.12px;word-spacing:0.08px;}
#t1c_269{left:655px;bottom:812px;}
#t1d_269{left:303px;bottom:781px;letter-spacing:-0.15px;word-spacing:-0.33px;}
#t1e_269{left:511px;bottom:780px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1f_269{left:583px;bottom:847px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t1g_269{left:393px;bottom:857px;}
#t1h_269{left:393px;bottom:847px;}
#t1i_269{left:394px;bottom:837px;}
#t1j_269{left:417px;bottom:852px;letter-spacing:-0.15px;}
#t1k_269{left:415px;bottom:842px;letter-spacing:-0.16px;}
#t1l_269{left:368px;bottom:849px;}
#t1m_269{left:370px;bottom:1046px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1n_269{left:293px;bottom:733px;letter-spacing:-0.32px;}
#t1o_269{left:293px;bottom:718px;}
#t1p_269{left:293px;bottom:704px;letter-spacing:0.12px;}
#t1q_269{left:293px;bottom:690px;letter-spacing:0.14px;}
#t1r_269{left:293px;bottom:676px;}
#t1s_269{left:340px;bottom:733px;letter-spacing:0.09px;}
#t1t_269{left:340px;bottom:718px;letter-spacing:0.1px;}
#t1u_269{left:340px;bottom:704px;letter-spacing:0.11px;word-spacing:-0.33px;}
#t1v_269{left:340px;bottom:690px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1w_269{left:340px;bottom:676px;letter-spacing:0.1px;}
#t1x_269{left:293px;bottom:661px;letter-spacing:0.11px;}
#t1y_269{left:293px;bottom:647px;}
#t1z_269{left:293px;bottom:632px;letter-spacing:0.14px;}
#t20_269{left:340px;bottom:661px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t21_269{left:340px;bottom:647px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t22_269{left:340px;bottom:633px;letter-spacing:0.06px;word-spacing:-0.22px;}
#t23_269{left:666px;bottom:777px;}
#t24_269{left:665px;bottom:848px;}
#t25_269{left:247px;bottom:1025px;letter-spacing:0.04px;}
#t26_269{left:481px;bottom:1024px;letter-spacing:0.07px;word-spacing:0.17px;}
#t27_269{left:549px;bottom:1024px;}
#t28_269{left:562px;bottom:1024px;}
#t29_269{left:654px;bottom:1024px;}
#t2a_269{left:340px;bottom:996px;letter-spacing:-0.18px;}
#t2b_269{left:247px;bottom:957px;letter-spacing:0.13px;}
#t2c_269{left:654px;bottom:957px;}
#t2d_269{left:399px;bottom:924px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#t2e_269{left:581px;bottom:993px;letter-spacing:-0.17px;}
#t2f_269{left:515px;bottom:996px;}
#t2g_269{left:664px;bottom:922px;}
#t2h_269{left:664px;bottom:993px;letter-spacing:0.11px;}

.s1_269{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_269{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_269{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_269{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_269{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_269{font-size:9px;font-family:Arial_3ed;color:#000;}
.s7_269{font-size:11px;font-family:Arial_3ed;color:#000;}
.s8_269{font-size:12px;font-family:Arial-Bold_3ea;color:#000;}
.s9_269{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts269" type="text/css" >

@font-face {
	font-family: Arial-Bold_3ea;
	src: url("fonts/Arial-Bold_3ea.woff") format("woff");
}

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg269Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg269" style="-webkit-user-select: none;"><object width="935" height="1210" data="269/269.svg" type="image/svg+xml" id="pdf269" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_269" class="t s1_269">Vol. 3A </span><span id="t2_269" class="t s1_269">8-7 </span>
<span id="t3_269" class="t s2_269">TASK MANAGEMENT </span>
<span id="t4_269" class="t s3_269">8.2.4 </span><span id="t5_269" class="t s3_269">Task Register </span>
<span id="t6_269" class="t s4_269">The task register holds the 16-bit segment selector and the entire segment descriptor (32-bit base address (64 bits </span>
<span id="t7_269" class="t s4_269">in IA-32e mode), 16-bit segment limit, and descriptor attributes) for the TSS of the current task (see Figure 2-6). </span>
<span id="t8_269" class="t s4_269">This information is copied from the TSS descriptor in the GDT for the current task. Figure 8-5 shows the path the </span>
<span id="t9_269" class="t s4_269">processor uses to access the TSS (using the information in the task register). </span>
<span id="ta_269" class="t s4_269">The task register has a visible part (that can be read and changed by software) and an invisible part (maintained </span>
<span id="tb_269" class="t s4_269">by the processor and is inaccessible by software). The segment selector in the visible portion points to a TSS </span>
<span id="tc_269" class="t s4_269">descriptor in the GDT. The processor uses the invisible portion of the task register to cache the segment descriptor </span>
<span id="td_269" class="t s4_269">for the TSS. Caching these values in a register makes execution of the task more efficient. The LTR (load task </span>
<span id="te_269" class="t s4_269">register) and STR (store task register) instructions load and read the visible portion of the task register: </span>
<span id="tf_269" class="t s4_269">The LTR instruction loads a segment selector (source operand) into the task register that points to a TSS descriptor </span>
<span id="tg_269" class="t s4_269">in the GDT. It then loads the invisible portion of the task register with information from the TSS descriptor. LTR is a </span>
<span id="th_269" class="t s4_269">privileged instruction that may be executed only when the CPL is 0. Itâ€™s used during system initialization to put an </span>
<span id="ti_269" class="t s4_269">initial value in the task register. Afterwards, the contents of the task register are changed implicitly when a task </span>
<span id="tj_269" class="t s4_269">switch occurs. </span>
<span id="tk_269" class="t s4_269">The STR (store task register) instruction stores the visible portion of the task register in a general-purpose register </span>
<span id="tl_269" class="t s4_269">or memory. This instruction can be executed by code running at any privilege level in order to identify the currently </span>
<span id="tm_269" class="t s4_269">running task. However, it is normally used only by operating system software. (If CR4.UMIP = 1, STR can be </span>
<span id="tn_269" class="t s4_269">executed only when CPL = 0.) </span>
<span id="to_269" class="t s4_269">On power up or reset of the processor, segment selector and base address are set to the default value of 0; the limit </span>
<span id="tp_269" class="t s4_269">is set to FFFFH. </span>
<span id="tq_269" class="t s5_269">Figure 8-4. </span><span id="tr_269" class="t s5_269">Format of TSS and LDT Descriptors in 64-bit Mode </span>
<span id="ts_269" class="t s6_269">31 </span><span id="tt_269" class="t s6_269">24 23 22 21 20 19 </span><span id="tu_269" class="t s6_269">16 15 </span><span id="tv_269" class="t s6_269">13 </span><span id="tw_269" class="t s6_269">14 </span><span id="tx_269" class="t s6_269">12 11 </span><span id="ty_269" class="t s6_269">8 </span><span id="tz_269" class="t s6_269">7 </span><span id="t10_269" class="t s6_269">0 </span>
<span id="t11_269" class="t s6_269">P </span><span id="t12_269" class="t s7_269">Base 31:24 </span><span id="t13_269" class="t s6_269">G </span>
<span id="t14_269" class="t s6_269">D </span>
<span id="t15_269" class="t s6_269">P </span>
<span id="t16_269" class="t s6_269">L </span>
<span id="t17_269" class="t s7_269">Type </span>
<span id="t18_269" class="t s6_269">0 </span>
<span id="t19_269" class="t s6_269">0 </span>
<span id="t1a_269" class="t s6_269">31 </span><span id="t1b_269" class="t s6_269">16 15 </span><span id="t1c_269" class="t s6_269">0 </span>
<span id="t1d_269" class="t s7_269">Base Address 15:00 </span><span id="t1e_269" class="t s7_269">Segment Limit 15:00 </span>
<span id="t1f_269" class="t s7_269">Base 23:16 </span>
<span id="t1g_269" class="t s6_269">A </span>
<span id="t1h_269" class="t s6_269">V </span>
<span id="t1i_269" class="t s6_269">L </span>
<span id="t1j_269" class="t s7_269">Limit </span>
<span id="t1k_269" class="t s7_269">19:16 </span>
<span id="t1l_269" class="t s6_269">0 </span>
<span id="t1m_269" class="t s8_269">TSS (or LDT) Descriptor </span>
<span id="t1n_269" class="t s9_269">AVL </span>
<span id="t1o_269" class="t s9_269">B </span>
<span id="t1p_269" class="t s9_269">BASE </span>
<span id="t1q_269" class="t s9_269">DPL </span>
<span id="t1r_269" class="t s9_269">G </span>
<span id="t1s_269" class="t s9_269">Available for use by system software </span>
<span id="t1t_269" class="t s9_269">Busy flag </span>
<span id="t1u_269" class="t s9_269">Segment Base Address </span>
<span id="t1v_269" class="t s9_269">Descriptor Privilege Level </span>
<span id="t1w_269" class="t s9_269">Granularity </span>
<span id="t1x_269" class="t s9_269">LIMIT </span>
<span id="t1y_269" class="t s9_269">P </span>
<span id="t1z_269" class="t s9_269">TYPE </span>
<span id="t20_269" class="t s9_269">Segment Limit </span>
<span id="t21_269" class="t s9_269">Segment Present </span>
<span id="t22_269" class="t s9_269">Segment Type </span>
<span id="t23_269" class="t s9_269">0 </span>
<span id="t24_269" class="t s9_269">4 </span>
<span id="t25_269" class="t s6_269">31 </span><span id="t26_269" class="t s6_269">13 12 </span><span id="t27_269" class="t s6_269">8 </span><span id="t28_269" class="t s6_269">7 </span><span id="t29_269" class="t s6_269">0 </span>
<span id="t2a_269" class="t s7_269">Reserved </span>
<span id="t2b_269" class="t s6_269">31 </span><span id="t2c_269" class="t s6_269">0 </span>
<span id="t2d_269" class="t s7_269">Base Address 63:32 </span>
<span id="t2e_269" class="t s7_269">Reserved </span>
<span id="t2f_269" class="t s6_269">0 </span>
<span id="t2g_269" class="t s9_269">8 </span>
<span id="t2h_269" class="t s9_269">12 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
