Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 12 07:10:47 2023
| Host         : DESKTOP-SM4QN4U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: nolabel_line49/baudrate_gen/baud_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line49/tx/sent_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.785        0.000                      0                  315        0.098        0.000                      0                  315        4.500        0.000                       0                   143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.785        0.000                      0                  220        0.098        0.000                      0                  220        4.500        0.000                       0                   143  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.887        0.000                      0                   95        0.408        0.000                      0                   95  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 nolabel_line62/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 2.088ns (30.268%)  route 4.810ns (69.732%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y12          FDCE                                         r  nolabel_line62/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  nolabel_line62/x_ball_reg_reg[1]/Q
                         net (fo=22, routed)          1.209     6.817    nolabel_line62/x_ball_reg_reg[9]_0[1]
    SLICE_X10Y14         LUT4 (Prop_lut4_I2_O)        0.146     6.963 r  nolabel_line62/i__carry_i_10/O
                         net (fo=4, routed)           0.331     7.295    nolabel_line62/i__carry_i_10_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I1_O)        0.328     7.623 r  nolabel_line62/i__carry__0_i_3/O
                         net (fo=2, routed)           0.416     8.039    nolabel_line62/i__carry__0_i_3_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124     8.163 r  nolabel_line62/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.398     8.561    nolabel_line62/i__carry__0_i_1__0_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     8.954 r  nolabel_line62/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.648     9.602    vga_unit/rgb_reg_reg[11]_1[0]
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.367     9.969 r  vga_unit/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.457    10.426    vga_unit/rgb_reg[11]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.550 r  vga_unit/rgb_reg[9]_i_2/O
                         net (fo=2, routed)           0.634    11.184    vga_unit/rgb_reg[9]_i_2_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.150    11.334 r  vga_unit/rgb_reg[9]_i_1/O
                         net (fo=3, routed)           0.717    12.051    rgb_next[9]
    SLICE_X2Y20          FDCE                                         r  rgb_reg_reg[9]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  rgb_reg_reg[9]_lopt_replica_2/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)       -0.238    14.836    rgb_reg_reg[9]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 nolabel_line62/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 2.088ns (30.268%)  route 4.810ns (69.732%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y12          FDCE                                         r  nolabel_line62/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  nolabel_line62/x_ball_reg_reg[1]/Q
                         net (fo=22, routed)          1.209     6.817    nolabel_line62/x_ball_reg_reg[9]_0[1]
    SLICE_X10Y14         LUT4 (Prop_lut4_I2_O)        0.146     6.963 r  nolabel_line62/i__carry_i_10/O
                         net (fo=4, routed)           0.331     7.295    nolabel_line62/i__carry_i_10_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I1_O)        0.328     7.623 r  nolabel_line62/i__carry__0_i_3/O
                         net (fo=2, routed)           0.416     8.039    nolabel_line62/i__carry__0_i_3_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124     8.163 r  nolabel_line62/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.398     8.561    nolabel_line62/i__carry__0_i_1__0_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     8.954 r  nolabel_line62/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.648     9.602    vga_unit/rgb_reg_reg[11]_1[0]
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.367     9.969 r  vga_unit/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.457    10.426    vga_unit/rgb_reg[11]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.550 r  vga_unit/rgb_reg[9]_i_2/O
                         net (fo=2, routed)           0.634    11.184    vga_unit/rgb_reg[9]_i_2_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.150    11.334 r  vga_unit/rgb_reg[9]_i_1/O
                         net (fo=3, routed)           0.717    12.051    rgb_next[9]
    SLICE_X2Y20          FDCE                                         r  rgb_reg_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  rgb_reg_reg[9]_lopt_replica/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)       -0.224    14.850    rgb_reg_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 nolabel_line62/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 2.088ns (31.122%)  route 4.621ns (68.878%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.631     5.152    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y12          FDCE                                         r  nolabel_line62/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  nolabel_line62/x_ball_reg_reg[1]/Q
                         net (fo=22, routed)          1.209     6.817    nolabel_line62/x_ball_reg_reg[9]_0[1]
    SLICE_X10Y14         LUT4 (Prop_lut4_I2_O)        0.146     6.963 r  nolabel_line62/i__carry_i_10/O
                         net (fo=4, routed)           0.331     7.295    nolabel_line62/i__carry_i_10_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I1_O)        0.328     7.623 r  nolabel_line62/i__carry__0_i_3/O
                         net (fo=2, routed)           0.416     8.039    nolabel_line62/i__carry__0_i_3_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.124     8.163 r  nolabel_line62/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.398     8.561    nolabel_line62/i__carry__0_i_1__0_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     8.954 r  nolabel_line62/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.648     9.602    vga_unit/rgb_reg_reg[11]_1[0]
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.367     9.969 r  vga_unit/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.457    10.426    vga_unit/rgb_reg[11]_i_3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.550 r  vga_unit/rgb_reg[9]_i_2/O
                         net (fo=2, routed)           0.634    11.184    vga_unit/rgb_reg[9]_i_2_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.150    11.334 r  vga_unit/rgb_reg[9]_i_1/O
                         net (fo=3, routed)           0.527    11.861    rgb_next[9]
    SLICE_X2Y20          FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)       -0.236    14.838    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 2.220ns (33.244%)  route 4.458ns (66.756%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y14          FDCE                                         r  nolabel_line62/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.478     5.629 r  nolabel_line62/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.901     6.531    nolabel_line62/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.295     6.826 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=8, routed)           0.642     7.467    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.116     7.583 f  nolabel_line62/sq_ball_on0_carry__0_i_3/O
                         net (fo=8, routed)           0.770     8.353    nolabel_line62/y_ball_reg_reg[9]_1
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.354     8.707 r  nolabel_line62/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.707    nolabel_line62/x_delta_next3_carry__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.063 f  nolabel_line62/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.540     9.603    nolabel_line62/x_delta_next312_in
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.373     9.976 r  nolabel_line62/r_p1_dig0[3]_i_4/O
                         net (fo=4, routed)           0.431    10.406    nolabel_line62/r_p1_dig0[3]_i_4_n_0
    SLICE_X9Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.530 r  nolabel_line62/r_p1_dig0[3]_i_1/O
                         net (fo=6, routed)           0.796    11.326    nolabel_line76/E[0]
    SLICE_X13Y11         LUT5 (Prop_lut5_I0_O)        0.124    11.450 r  nolabel_line76/r_p1_dig1[3]_i_1/O
                         net (fo=4, routed)           0.379    11.829    nolabel_line76/p1_dig1_next
    SLICE_X13Y11         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.447    14.788    nolabel_line76/r_p2_dig1_reg[3]_0
    SLICE_X13Y11         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.808    nolabel_line76/r_p1_dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 2.220ns (33.244%)  route 4.458ns (66.756%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y14          FDCE                                         r  nolabel_line62/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.478     5.629 r  nolabel_line62/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.901     6.531    nolabel_line62/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.295     6.826 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=8, routed)           0.642     7.467    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.116     7.583 f  nolabel_line62/sq_ball_on0_carry__0_i_3/O
                         net (fo=8, routed)           0.770     8.353    nolabel_line62/y_ball_reg_reg[9]_1
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.354     8.707 r  nolabel_line62/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.707    nolabel_line62/x_delta_next3_carry__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.063 f  nolabel_line62/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.540     9.603    nolabel_line62/x_delta_next312_in
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.373     9.976 r  nolabel_line62/r_p1_dig0[3]_i_4/O
                         net (fo=4, routed)           0.431    10.406    nolabel_line62/r_p1_dig0[3]_i_4_n_0
    SLICE_X9Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.530 r  nolabel_line62/r_p1_dig0[3]_i_1/O
                         net (fo=6, routed)           0.796    11.326    nolabel_line76/E[0]
    SLICE_X13Y11         LUT5 (Prop_lut5_I0_O)        0.124    11.450 r  nolabel_line76/r_p1_dig1[3]_i_1/O
                         net (fo=4, routed)           0.379    11.829    nolabel_line76/p1_dig1_next
    SLICE_X13Y11         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.447    14.788    nolabel_line76/r_p2_dig1_reg[3]_0
    SLICE_X13Y11         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.808    nolabel_line76/r_p1_dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 2.220ns (33.244%)  route 4.458ns (66.756%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y14          FDCE                                         r  nolabel_line62/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.478     5.629 r  nolabel_line62/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.901     6.531    nolabel_line62/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.295     6.826 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=8, routed)           0.642     7.467    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.116     7.583 f  nolabel_line62/sq_ball_on0_carry__0_i_3/O
                         net (fo=8, routed)           0.770     8.353    nolabel_line62/y_ball_reg_reg[9]_1
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.354     8.707 r  nolabel_line62/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.707    nolabel_line62/x_delta_next3_carry__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.063 f  nolabel_line62/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.540     9.603    nolabel_line62/x_delta_next312_in
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.373     9.976 r  nolabel_line62/r_p1_dig0[3]_i_4/O
                         net (fo=4, routed)           0.431    10.406    nolabel_line62/r_p1_dig0[3]_i_4_n_0
    SLICE_X9Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.530 r  nolabel_line62/r_p1_dig0[3]_i_1/O
                         net (fo=6, routed)           0.796    11.326    nolabel_line76/E[0]
    SLICE_X13Y11         LUT5 (Prop_lut5_I0_O)        0.124    11.450 r  nolabel_line76/r_p1_dig1[3]_i_1/O
                         net (fo=4, routed)           0.379    11.829    nolabel_line76/p1_dig1_next
    SLICE_X13Y11         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.447    14.788    nolabel_line76/r_p2_dig1_reg[3]_0
    SLICE_X13Y11         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.808    nolabel_line76/r_p1_dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 2.220ns (33.244%)  route 4.458ns (66.756%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y14          FDCE                                         r  nolabel_line62/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.478     5.629 r  nolabel_line62/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.901     6.531    nolabel_line62/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.295     6.826 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=8, routed)           0.642     7.467    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.116     7.583 f  nolabel_line62/sq_ball_on0_carry__0_i_3/O
                         net (fo=8, routed)           0.770     8.353    nolabel_line62/y_ball_reg_reg[9]_1
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.354     8.707 r  nolabel_line62/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.707    nolabel_line62/x_delta_next3_carry__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.063 f  nolabel_line62/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.540     9.603    nolabel_line62/x_delta_next312_in
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.373     9.976 r  nolabel_line62/r_p1_dig0[3]_i_4/O
                         net (fo=4, routed)           0.431    10.406    nolabel_line62/r_p1_dig0[3]_i_4_n_0
    SLICE_X9Y13          LUT4 (Prop_lut4_I1_O)        0.124    10.530 r  nolabel_line62/r_p1_dig0[3]_i_1/O
                         net (fo=6, routed)           0.796    11.326    nolabel_line76/E[0]
    SLICE_X13Y11         LUT5 (Prop_lut5_I0_O)        0.124    11.450 r  nolabel_line76/r_p1_dig1[3]_i_1/O
                         net (fo=4, routed)           0.379    11.829    nolabel_line76/p1_dig1_next
    SLICE_X13Y11         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.447    14.788    nolabel_line76/r_p2_dig1_reg[3]_0
    SLICE_X13Y11         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.808    nolabel_line76/r_p1_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p2_dig1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.211ns (33.180%)  route 4.453ns (66.820%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y14          FDCE                                         r  nolabel_line62/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.478     5.629 r  nolabel_line62/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.901     6.531    nolabel_line62/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.295     6.826 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=8, routed)           0.642     7.467    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.116     7.583 f  nolabel_line62/sq_ball_on0_carry__0_i_3/O
                         net (fo=8, routed)           0.930     8.513    nolabel_line62/y_ball_reg_reg[9]_1
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.354     8.867 r  nolabel_line62/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     8.867    nolabel_line62/i__carry__0_i_1__1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.220 f  nolabel_line62/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.724     9.944    nolabel_line62/x_delta_next2
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.367    10.311 r  nolabel_line62/r_p2_dig0[3]_i_8/O
                         net (fo=1, routed)           0.405    10.716    nolabel_line62/r_p2_dig0[3]_i_8_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I2_O)        0.124    10.840 r  nolabel_line62/r_p2_dig0[3]_i_3/O
                         net (fo=3, routed)           0.357    11.197    nolabel_line62/r_p2_dig0[3]_i_3_n_0
    SLICE_X10Y12         LUT4 (Prop_lut4_I2_O)        0.124    11.321 r  nolabel_line62/r_p2_dig1[3]_i_1/O
                         net (fo=4, routed)           0.494    11.815    nolabel_line76/r_p2_dig1_reg[3]_1[0]
    SLICE_X12Y11         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.447    14.788    nolabel_line76/r_p2_dig1_reg[3]_0
    SLICE_X12Y11         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y11         FDCE (Setup_fdce_C_CE)      -0.169    14.844    nolabel_line76/r_p2_dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p2_dig1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.211ns (33.180%)  route 4.453ns (66.820%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y14          FDCE                                         r  nolabel_line62/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.478     5.629 r  nolabel_line62/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.901     6.531    nolabel_line62/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.295     6.826 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=8, routed)           0.642     7.467    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.116     7.583 f  nolabel_line62/sq_ball_on0_carry__0_i_3/O
                         net (fo=8, routed)           0.930     8.513    nolabel_line62/y_ball_reg_reg[9]_1
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.354     8.867 r  nolabel_line62/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     8.867    nolabel_line62/i__carry__0_i_1__1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.220 f  nolabel_line62/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.724     9.944    nolabel_line62/x_delta_next2
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.367    10.311 r  nolabel_line62/r_p2_dig0[3]_i_8/O
                         net (fo=1, routed)           0.405    10.716    nolabel_line62/r_p2_dig0[3]_i_8_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I2_O)        0.124    10.840 r  nolabel_line62/r_p2_dig0[3]_i_3/O
                         net (fo=3, routed)           0.357    11.197    nolabel_line62/r_p2_dig0[3]_i_3_n_0
    SLICE_X10Y12         LUT4 (Prop_lut4_I2_O)        0.124    11.321 r  nolabel_line62/r_p2_dig1[3]_i_1/O
                         net (fo=4, routed)           0.494    11.815    nolabel_line76/r_p2_dig1_reg[3]_1[0]
    SLICE_X12Y11         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.447    14.788    nolabel_line76/r_p2_dig1_reg[3]_0
    SLICE_X12Y11         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y11         FDCE (Setup_fdce_C_CE)      -0.169    14.844    nolabel_line76/r_p2_dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 nolabel_line62/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p2_dig1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.211ns (33.180%)  route 4.453ns (66.820%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y14          FDCE                                         r  nolabel_line62/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.478     5.629 r  nolabel_line62/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.901     6.531    nolabel_line62/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.295     6.826 r  nolabel_line62/sq_ball_on0_carry_i_9/O
                         net (fo=8, routed)           0.642     7.467    nolabel_line62/sq_ball_on0_carry_i_9_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.116     7.583 f  nolabel_line62/sq_ball_on0_carry__0_i_3/O
                         net (fo=8, routed)           0.930     8.513    nolabel_line62/y_ball_reg_reg[9]_1
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.354     8.867 r  nolabel_line62/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     8.867    nolabel_line62/i__carry__0_i_1__1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.220 f  nolabel_line62/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.724     9.944    nolabel_line62/x_delta_next2
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.367    10.311 r  nolabel_line62/r_p2_dig0[3]_i_8/O
                         net (fo=1, routed)           0.405    10.716    nolabel_line62/r_p2_dig0[3]_i_8_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I2_O)        0.124    10.840 r  nolabel_line62/r_p2_dig0[3]_i_3/O
                         net (fo=3, routed)           0.357    11.197    nolabel_line62/r_p2_dig0[3]_i_3_n_0
    SLICE_X10Y12         LUT4 (Prop_lut4_I2_O)        0.124    11.321 r  nolabel_line62/r_p2_dig1[3]_i_1/O
                         net (fo=4, routed)           0.494    11.815    nolabel_line76/r_p2_dig1_reg[3]_1[0]
    SLICE_X12Y11         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.447    14.788    nolabel_line76/r_p2_dig1_reg[3]_0
    SLICE_X12Y11         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y11         FDCE (Setup_fdce_C_CE)      -0.169    14.844    nolabel_line76/r_p2_dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  3.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y49         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line49/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    nolabel_line49/baudrate_gen/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  nolabel_line49/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    nolabel_line49/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  nolabel_line49/baudrate_gen/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    nolabel_line49/baudrate_gen/counter_reg[24]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y50         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line49/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y49         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line49/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    nolabel_line49/baudrate_gen/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  nolabel_line49/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    nolabel_line49/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  nolabel_line49/baudrate_gen/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    nolabel_line49/baudrate_gen/counter_reg[24]_i_1_n_5
    SLICE_X38Y50         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y50         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line49/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y49         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line49/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    nolabel_line49/baudrate_gen/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  nolabel_line49/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    nolabel_line49/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  nolabel_line49/baudrate_gen/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    nolabel_line49/baudrate_gen/counter_reg[24]_i_1_n_6
    SLICE_X38Y50         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y50         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line49/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y49         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line49/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    nolabel_line49/baudrate_gen/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  nolabel_line49/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    nolabel_line49/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  nolabel_line49/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    nolabel_line49/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X38Y50         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y50         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line49/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y49         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line49/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    nolabel_line49/baudrate_gen/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  nolabel_line49/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    nolabel_line49/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  nolabel_line49/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    nolabel_line49/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  nolabel_line49/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    nolabel_line49/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X38Y51         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y51         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line49/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y49         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line49/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    nolabel_line49/baudrate_gen/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  nolabel_line49/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    nolabel_line49/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  nolabel_line49/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    nolabel_line49/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  nolabel_line49/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    nolabel_line49/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X38Y51         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y51         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line49/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nolabel_line62/rad_way_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_delta_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.589     1.472    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y13          FDRE                                         r  nolabel_line62/rad_way_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line62/rad_way_reg[0]/Q
                         net (fo=3, routed)           0.103     1.716    nolabel_line62/rad_way[0]
    SLICE_X6Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.761 r  nolabel_line62/y_delta_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.761    nolabel_line62/y_delta_reg[9]_i_1_n_0
    SLICE_X6Y13          FDCE                                         r  nolabel_line62/y_delta_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.859     1.986    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y13          FDCE                                         r  nolabel_line62/y_delta_reg_reg[9]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.121     1.606    nolabel_line62/y_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y49         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line49/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    nolabel_line49/baudrate_gen/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  nolabel_line49/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    nolabel_line49/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  nolabel_line49/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    nolabel_line49/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.022 r  nolabel_line49/baudrate_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.022    nolabel_line49/baudrate_gen/counter_reg[28]_i_1_n_6
    SLICE_X38Y51         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y51         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line49/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y49         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  nolabel_line49/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    nolabel_line49/baudrate_gen/counter_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  nolabel_line49/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    nolabel_line49/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  nolabel_line49/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    nolabel_line49/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.024 r  nolabel_line49/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    nolabel_line49/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X38Y51         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.830     1.958    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X38Y51         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    nolabel_line49/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 reset_btn/deb_inst/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn/pulser_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.787%)  route 0.137ns (49.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.587     1.470    reset_btn/deb_inst/r3_reg_1
    SLICE_X3Y19          FDRE                                         r  reset_btn/deb_inst/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  reset_btn/deb_inst/r3_reg/Q
                         net (fo=3, routed)           0.137     1.748    reset_btn/pulser_inst/debounced_btn
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.854     1.981    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/state_reg/C
                         clock pessimism             -0.478     1.503    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.066     1.569    reset_btn/pulser_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    nolabel_line86/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y9    genblk1[0].fdiv/clkDiv_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y49   nolabel_line49/baudrate_gen/counter_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y49   nolabel_line49/baudrate_gen/counter_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y49   nolabel_line49/baudrate_gen/counter_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y50   nolabel_line49/baudrate_gen/counter_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y50   nolabel_line49/baudrate_gen/counter_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y50   nolabel_line49/baudrate_gen/counter_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y50   nolabel_line49/baudrate_gen/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y49   nolabel_line49/baudrate_gen/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y49   nolabel_line49/baudrate_gen/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y49   nolabel_line49/baudrate_gen/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13    nolabel_line62/x_delta_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y14   vga_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13    vga_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y14   vga_unit/h_count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y12    vga_unit/h_count_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   nolabel_line49/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   nolabel_line49/baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y50   nolabel_line49/baudrate_gen/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y50   nolabel_line49/baudrate_gen/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y50   nolabel_line49/baudrate_gen/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y50   nolabel_line49/baudrate_gen/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y51   nolabel_line49/baudrate_gen/counter_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y19    vga_unit/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y16    vga_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y16   vga_unit/h_count_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y51   nolabel_line49/baudrate_gen/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y51   nolabel_line49/baudrate_gen/counter_reg[30]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig0_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.456ns (17.393%)  route 2.166ns (82.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.623     5.144    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.166     7.766    nolabel_line76/AR[0]
    SLICE_X12Y10         FDCE                                         f  nolabel_line76/r_p1_dig0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.448    14.789    nolabel_line76/r_p2_dig1_reg[3]_0
    SLICE_X12Y10         FDCE                                         r  nolabel_line76/r_p1_dig0_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y10         FDCE (Recov_fdce_C_CLR)     -0.361    14.653    nolabel_line76/r_p1_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig0_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.456ns (17.393%)  route 2.166ns (82.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.623     5.144    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.166     7.766    nolabel_line76/AR[0]
    SLICE_X12Y10         FDCE                                         f  nolabel_line76/r_p1_dig0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.448    14.789    nolabel_line76/r_p2_dig1_reg[3]_0
    SLICE_X12Y10         FDCE                                         r  nolabel_line76/r_p1_dig0_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y10         FDCE (Recov_fdce_C_CLR)     -0.361    14.653    nolabel_line76/r_p1_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.456ns (17.467%)  route 2.155ns (82.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.623     5.144    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.155     7.755    nolabel_line62/AR[0]
    SLICE_X0Y12          FDCE                                         f  nolabel_line62/y_pad2_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.515    14.856    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X0Y12          FDCE                                         r  nolabel_line62/y_pad2_reg_reg[1]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y12          FDCE (Recov_fdce_C_CLR)     -0.405    14.676    nolabel_line62/y_pad2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.456ns (17.467%)  route 2.155ns (82.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.623     5.144    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.155     7.755    nolabel_line62/AR[0]
    SLICE_X0Y12          FDCE                                         f  nolabel_line62/y_pad2_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.515    14.856    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X0Y12          FDCE                                         r  nolabel_line62/y_pad2_reg_reg[4]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y12          FDCE (Recov_fdce_C_CLR)     -0.405    14.676    nolabel_line62/y_pad2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.456ns (17.496%)  route 2.150ns (82.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.623     5.144    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.150     7.751    nolabel_line62/AR[0]
    SLICE_X1Y12          FDCE                                         f  nolabel_line62/y_pad2_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.515    14.856    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X1Y12          FDCE                                         r  nolabel_line62/y_pad2_reg_reg[0]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X1Y12          FDCE (Recov_fdce_C_CLR)     -0.405    14.676    nolabel_line62/y_pad2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.456ns (17.396%)  route 2.165ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.623     5.144    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.165     7.766    vga_unit/AR[0]
    SLICE_X10Y14         FDCE                                         f  vga_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.446    14.787    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y14         FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y14         FDCE (Recov_fdce_C_CLR)     -0.319    14.693    vga_unit/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.456ns (17.396%)  route 2.165ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.623     5.144    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.165     7.766    vga_unit/AR[0]
    SLICE_X10Y14         FDCE                                         f  vga_unit/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.446    14.787    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y14         FDCE                                         r  vga_unit/h_count_reg_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y14         FDCE (Recov_fdce_C_CLR)     -0.319    14.693    vga_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig0_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.456ns (17.393%)  route 2.166ns (82.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.623     5.144    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.166     7.766    nolabel_line76/AR[0]
    SLICE_X12Y10         FDCE                                         f  nolabel_line76/r_p1_dig0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.448    14.789    nolabel_line76/r_p2_dig1_reg[3]_0
    SLICE_X12Y10         FDCE                                         r  nolabel_line76/r_p1_dig0_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y10         FDCE (Recov_fdce_C_CLR)     -0.319    14.695    nolabel_line76/r_p1_dig0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig0_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.456ns (17.393%)  route 2.166ns (82.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.623     5.144    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.166     7.766    nolabel_line76/AR[0]
    SLICE_X12Y10         FDCE                                         f  nolabel_line76/r_p1_dig0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.448    14.789    nolabel_line76/r_p2_dig1_reg[3]_0
    SLICE_X12Y10         FDCE                                         r  nolabel_line76/r_p1_dig0_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y10         FDCE (Recov_fdce_C_CLR)     -0.319    14.695    nolabel_line76/r_p1_dig0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.456ns (17.467%)  route 2.155ns (82.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.623     5.144    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.155     7.755    nolabel_line62/AR[0]
    SLICE_X0Y12          FDPE                                         f  nolabel_line62/y_pad2_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.515    14.856    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X0Y12          FDPE                                         r  nolabel_line62/y_pad2_reg_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y12          FDPE (Recov_fdpe_C_PRE)     -0.359    14.722    nolabel_line62/y_pad2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  6.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/x_ball_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.579%)  route 0.215ns (60.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.215     1.824    nolabel_line62/AR[0]
    SLICE_X6Y18          FDCE                                         f  nolabel_line62/x_ball_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.855     1.982    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y18          FDCE                                         r  nolabel_line62/x_ball_reg_reg[9]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    nolabel_line62/x_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.968%)  route 0.212ns (60.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.212     1.821    reset
    SLICE_X4Y18          FDCE                                         f  rgb_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.579%)  route 0.215ns (60.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.215     1.824    vga_unit/AR[0]
    SLICE_X7Y18          FDCE                                         f  vga_unit/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.855     1.982    vga_unit/v_sync_reg_reg_0
    SLICE_X7Y18          FDCE                                         r  vga_unit/h_sync_reg_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    vga_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/x_ball_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.174%)  route 0.272ns (65.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.272     1.881    nolabel_line62/AR[0]
    SLICE_X6Y17          FDCE                                         f  nolabel_line62/x_ball_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.856     1.983    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y17          FDCE                                         r  nolabel_line62/x_ball_reg_reg[5]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y17          FDCE (Remov_fdce_C_CLR)     -0.067     1.417    nolabel_line62/x_ball_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/x_ball_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.174%)  route 0.272ns (65.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.272     1.881    nolabel_line62/AR[0]
    SLICE_X6Y17          FDCE                                         f  nolabel_line62/x_ball_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.856     1.983    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y17          FDCE                                         r  nolabel_line62/x_ball_reg_reg[6]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y17          FDCE (Remov_fdce_C_CLR)     -0.067     1.417    nolabel_line62/x_ball_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/x_ball_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.174%)  route 0.272ns (65.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.272     1.881    nolabel_line62/AR[0]
    SLICE_X6Y17          FDCE                                         f  nolabel_line62/x_ball_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.856     1.983    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y17          FDCE                                         r  nolabel_line62/x_ball_reg_reg[7]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y17          FDCE (Remov_fdce_C_CLR)     -0.067     1.417    nolabel_line62/x_ball_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/x_ball_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.174%)  route 0.272ns (65.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.272     1.881    nolabel_line62/AR[0]
    SLICE_X6Y17          FDCE                                         f  nolabel_line62/x_ball_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.856     1.983    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y17          FDCE                                         r  nolabel_line62/x_ball_reg_reg[8]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y17          FDCE (Remov_fdce_C_CLR)     -0.067     1.417    nolabel_line62/x_ball_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/x_ball_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.991%)  route 0.286ns (67.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.286     1.896    nolabel_line62/AR[0]
    SLICE_X6Y16          FDCE                                         f  nolabel_line62/x_ball_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.857     1.984    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y16          FDCE                                         r  nolabel_line62/x_ball_reg_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.418    nolabel_line62/x_ball_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/x_ball_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.991%)  route 0.286ns (67.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.286     1.896    nolabel_line62/AR[0]
    SLICE_X6Y16          FDCE                                         f  nolabel_line62/x_ball_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.857     1.984    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y16          FDCE                                         r  nolabel_line62/x_ball_reg_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.418    nolabel_line62/x_ball_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/x_ball_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.991%)  route 0.286ns (67.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.585     1.468    reset_btn/pulser_inst/btn_out_reg_1
    SLICE_X4Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.286     1.896    nolabel_line62/AR[0]
    SLICE_X6Y16          FDCE                                         f  nolabel_line62/x_ball_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.857     1.984    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X6Y16          FDCE                                         r  nolabel_line62/x_ball_reg_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.418    nolabel_line62/x_ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.477    





