-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- Quartus II generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=2048;

ADDRESS_RADIX=HEX;
DATA_RADIX=HEX;

CONTENT BEGIN


	0:		00000463;  --		beq x0 x0 8 <reset>
	1:		02000263;  --		beq x0 x0 36 <trap>

-- <reset>:
	2:		00100093;  --		addi x1 x0 1
	3:		00200113;  --		addi x2 x0 2
	4:		00300193;  --		addi x3 x0 3
	5:		00118213;  --		addi x4 x3 1
	6:		00120293;  --		addi x5 x4 1
	7:		00000000;  --		<------------- illegal instruction
	8:		00128313;  --		addi x6 x5 1      ; should return here <---- test mepc == 0x20, x3 == 0x20, x6 == 0xa

-- <loop_in_reset>:
	9:		00000063;  --		beq x0 x0 0 <loop_in_reset>

-- <trap>:
	a:		00a00313;  --		addi x6 x0 10
	b:		341021f3;  --           csrrs x3 mepc x0 (csrr rd mepc)
	c:		00418193;  --		addi x3 x3 4
	d:		34119073;  --		csrrw x0 mepc x3 (csrw mepc rs)
	e:		30200073;  --		mret
	f:		00000013;  --		nop  ; should never be here 

-- <loop_in_trap>:
	10:		00000063;  --		beq x0 x0 0 <loop_in_trap>


	[11..7FF]  :   00000013; -- nop
END;
