// Seed: 4269907198
module module_0;
  wire id_1;
  assign module_2.id_8 = 0;
  wire id_2 = id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1
);
  supply0 id_3;
  module_0 modCall_1 ();
  assign id_3 = 1'h0;
endmodule
module module_2 (
    input wand id_0,
    input tri id_1,
    input supply1 id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    input uwire id_10,
    input wand id_11,
    output tri1 id_12,
    input tri1 id_13
    , id_19,
    input supply0 id_14,
    input uwire id_15,
    input wand id_16,
    input supply1 id_17
);
  module_0 modCall_1 ();
  id_20 :
  assert property (@(id_16) id_5 & id_5)
  else;
  always_ff @(id_2 or 1)
    if (id_19) begin : LABEL_0
      id_12 = id_8;
    end
  wire id_21;
endmodule
