
*** Running vivado
    with args -log float_mul_nb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source float_mul_nb.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source float_mul_nb.tcl -notrace
Command: synth_design -top float_mul_nb -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9048 
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_mul_nb with formal parameter declaration list [F:/jpeg_encoder/asic/float_mul_nb/src/fixed_mul_nb.sv:22]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 512.223 ; gain = 191.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_mul_nb' [F:/jpeg_encoder/asic/float_mul_nb/src/float_mul_nb.sv:33]
INFO: [Synth 8-6157] synthesizing module 'shift_reg' [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:8]
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter STAGE bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg' (1#1) [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:8]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized0' [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGE bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized0' (1#1) [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:8]
INFO: [Synth 8-6157] synthesizing module 'fixed_mul_nb' [F:/jpeg_encoder/asic/float_mul_nb/src/fixed_mul_nb.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter STEPS bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'booth_algo' [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo' (2#1) [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized0' [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized0' (2#1) [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized1' [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized1' (2#1) [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized2' [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized2' (2#1) [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized3' [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized3' (2#1) [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized4' [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized4' (2#1) [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized5' [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized5' (2#1) [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized6' [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized6' (2#1) [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized7' [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized7' (2#1) [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized8' [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized8' (2#1) [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized9' [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized9' (2#1) [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized10' [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 11 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized10' (2#1) [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized11' [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized11' (2#1) [F:/jpeg_encoder/asic/float_mul_nb/src/booth_algo.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'fixed_mul_nb' (3#1) [F:/jpeg_encoder/asic/float_mul_nb/src/fixed_mul_nb.sv:8]
WARNING: [Synth 8-689] width (48) of port connection 'dout' does not match port width (52) of module 'fixed_mul_nb' [F:/jpeg_encoder/asic/float_mul_nb/src/float_mul_nb.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'float_mul_nb' (4#1) [F:/jpeg_encoder/asic/float_mul_nb/src/float_mul_nb.sv:33]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 554.461 ; gain = 233.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 554.461 ; gain = 233.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 554.461 ; gain = 233.473
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 561.652 ; gain = 240.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 27    
	   2 Input     23 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               28 Bit    Registers := 26    
	               26 Bit    Registers := 26    
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 13    
	   2 Input     23 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 39    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module float_mul_nb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 13    
Module shift_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
Module booth_algo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fixed_mul_nb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'mul/dout_reg' and it is trimmed from '52' to '48' bits. [F:/jpeg_encoder/asic/float_mul_nb/src/fixed_mul_nb.sv:651]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_sf/shift.genblk1[13].shift_reg_int_reg[13]' and it is trimmed from '9' to '8' bits. [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_sf/shift.genblk1[12].shift_reg_int_reg[12]' and it is trimmed from '9' to '8' bits. [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_sf/shift.genblk1[11].shift_reg_int_reg[11]' and it is trimmed from '9' to '8' bits. [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_sf/shift.genblk1[10].shift_reg_int_reg[10]' and it is trimmed from '9' to '8' bits. [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_sf/shift.genblk1[9].shift_reg_int_reg[9]' and it is trimmed from '9' to '8' bits. [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_sf/shift.genblk1[8].shift_reg_int_reg[8]' and it is trimmed from '9' to '8' bits. [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_sf/shift.genblk1[7].shift_reg_int_reg[7]' and it is trimmed from '9' to '8' bits. [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_sf/shift.genblk1[6].shift_reg_int_reg[6]' and it is trimmed from '9' to '8' bits. [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_sf/shift.genblk1[5].shift_reg_int_reg[5]' and it is trimmed from '9' to '8' bits. [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_sf/shift.genblk1[4].shift_reg_int_reg[4]' and it is trimmed from '9' to '8' bits. [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_sf/shift.genblk1[3].shift_reg_int_reg[3]' and it is trimmed from '9' to '8' bits. [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_sf/shift.genblk1[2].shift_reg_int_reg[2]' and it is trimmed from '9' to '8' bits. [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_sf/shift.genblk1[1].shift_reg_int_reg[1]' and it is trimmed from '9' to '8' bits. [F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.srcs/sources_1/new/shift_reg.sv:30]
INFO: [Synth 8-3886] merging instance 'mul/bm_0/dout_addend_reg[25]' (FDRE) to 'mul/bm_0/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_0/dout_addend_reg[26]' (FDRE) to 'mul/bm_0/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_0/dout_multiplicand_reg[25]' (FDE) to 'mul/bm_0/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_0/dout_multiplicand_reg[24]' (FDE) to 'mul/bm_0/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_0/dout_multilplier_reg[24]' (FDE) to 'mul/bm_0/dout_multilplier_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/bm_0/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'mul/bm_1/dout_augend_reg[25]' (FDE) to 'mul/bm_1/dout_augend_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul/bm_1/dout_augend_reg[26]' (FDE) to 'mul/bm_1/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_1/dout_multiplicand_reg[25]' (FDE) to 'mul/bm_1/dout_multiplicand_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_1/dout_multiplicand_reg[24]' (FDE) to 'mul/bm_1/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_1/dout_multilplier_reg[24]' (FDE) to 'mul/bm_1/dout_multilplier_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul/bm_2/dout_multiplicand_reg[25]' (FDE) to 'mul/bm_2/dout_multiplicand_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_2/dout_multiplicand_reg[24]' (FDE) to 'mul/bm_2/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_2/dout_multilplier_reg[24]' (FDE) to 'mul/bm_2/dout_multilplier_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul/bm_3/dout_multiplicand_reg[25]' (FDE) to 'mul/bm_3/dout_multiplicand_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_3/dout_multiplicand_reg[24]' (FDE) to 'mul/bm_3/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_3/dout_multilplier_reg[24]' (FDE) to 'mul/bm_3/dout_multilplier_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul/bm_4/dout_multiplicand_reg[25]' (FDE) to 'mul/bm_4/dout_multiplicand_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_4/dout_multiplicand_reg[24]' (FDE) to 'mul/bm_4/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_4/dout_multilplier_reg[24]' (FDE) to 'mul/bm_4/dout_multilplier_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul/bm_5/dout_multiplicand_reg[25]' (FDE) to 'mul/bm_5/dout_multiplicand_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_5/dout_multiplicand_reg[24]' (FDE) to 'mul/bm_5/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_5/dout_multilplier_reg[24]' (FDE) to 'mul/bm_5/dout_multilplier_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul/bm_6/dout_multiplicand_reg[25]' (FDE) to 'mul/bm_6/dout_multiplicand_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_6/dout_multiplicand_reg[24]' (FDE) to 'mul/bm_6/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_6/dout_multilplier_reg[24]' (FDE) to 'mul/bm_6/dout_multilplier_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul/bm_7/dout_multiplicand_reg[25]' (FDE) to 'mul/bm_7/dout_multiplicand_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_7/dout_multiplicand_reg[24]' (FDE) to 'mul/bm_7/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_7/dout_multilplier_reg[24]' (FDE) to 'mul/bm_7/dout_multilplier_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul/bm_8/dout_multiplicand_reg[25]' (FDE) to 'mul/bm_8/dout_multiplicand_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_8/dout_multiplicand_reg[24]' (FDE) to 'mul/bm_8/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_8/dout_multilplier_reg[24]' (FDE) to 'mul/bm_8/dout_multilplier_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul/bm_9/dout_multiplicand_reg[25]' (FDE) to 'mul/bm_9/dout_multiplicand_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_9/dout_multiplicand_reg[24]' (FDE) to 'mul/bm_9/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_9/dout_multilplier_reg[24]' (FDE) to 'mul/bm_9/dout_multilplier_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul/bm_10/dout_multiplicand_reg[25]' (FDE) to 'mul/bm_10/dout_multiplicand_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_10/dout_multiplicand_reg[24]' (FDE) to 'mul/bm_10/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_10/dout_multilplier_reg[24]' (FDE) to 'mul/bm_10/dout_multilplier_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul/bm_11/dout_multiplicand_reg[24]' (FDE) to 'mul/bm_11/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_11/dout_multiplicand_reg[25]' (FDE) to 'mul/bm_11/dout_multilplier_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul/bm_11/dout_multilplier_reg[24]' (FDE) to 'mul/bm_11/dout_multilplier_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul/bm_1/dout_addend_reg[25]' (FDRE) to 'mul/bm_1/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_1/dout_addend_reg[26]' (FDRE) to 'mul/bm_1/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/bm_1/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'mul/bm_2/dout_augend_reg[26]' (FDE) to 'mul/bm_2/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_2/dout_addend_reg[25]' (FDRE) to 'mul/bm_2/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_2/dout_addend_reg[26]' (FDRE) to 'mul/bm_2/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/bm_2/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'mul/bm_3/dout_augend_reg[26]' (FDE) to 'mul/bm_3/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_3/dout_addend_reg[25]' (FDRE) to 'mul/bm_3/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_3/dout_addend_reg[26]' (FDRE) to 'mul/bm_3/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/bm_3/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'mul/bm_4/dout_augend_reg[26]' (FDE) to 'mul/bm_4/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_4/dout_addend_reg[25]' (FDRE) to 'mul/bm_4/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_4/dout_addend_reg[26]' (FDRE) to 'mul/bm_4/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/bm_4/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'mul/bm_5/dout_augend_reg[26]' (FDE) to 'mul/bm_5/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_5/dout_addend_reg[25]' (FDRE) to 'mul/bm_5/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_5/dout_addend_reg[26]' (FDRE) to 'mul/bm_5/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/bm_5/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'mul/bm_6/dout_augend_reg[26]' (FDE) to 'mul/bm_6/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_6/dout_addend_reg[25]' (FDRE) to 'mul/bm_6/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_6/dout_addend_reg[26]' (FDRE) to 'mul/bm_6/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/bm_6/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'mul/bm_7/dout_augend_reg[26]' (FDE) to 'mul/bm_7/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_7/dout_addend_reg[25]' (FDRE) to 'mul/bm_7/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_7/dout_addend_reg[26]' (FDRE) to 'mul/bm_7/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/bm_7/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'mul/bm_8/dout_addend_reg[27]' (FDRE) to 'mul/bm_8/dout_addend_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul/bm_8/dout_augend_reg[26]' (FDE) to 'mul/bm_8/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul/bm_8/dout_addend_reg[25]' (FDRE) to 'mul/bm_8/dout_addend_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/bm_8/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'mul/bm_9/dout_addend_reg[27]' (FDRE) to 'mul/bm_9/dout_addend_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul/bm_9/dout_augend_reg[27]' (FDE) to 'mul/bm_9/dout_augend_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul/bm_9/dout_addend_reg[25]' (FDRE) to 'mul/bm_9/dout_addend_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/bm_9/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'mul/bm_10/dout_addend_reg[27]' (FDRE) to 'mul/bm_10/dout_addend_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul/bm_10/dout_addend_reg[26]' (FDRE) to 'mul/bm_10/dout_addend_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul/bm_10/dout_augend_reg[27]' (FDE) to 'mul/bm_10/dout_augend_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/bm_10/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'mul/bm_11/dout_augend_reg[27]' (FDE) to 'mul/bm_11/dout_augend_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul/bm_11/dout_multilplier_reg[25] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 742.738 ; gain = 421.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 748.520 ; gain = 427.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 748.703 ; gain = 427.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 748.703 ; gain = 427.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 748.703 ; gain = 427.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 748.703 ; gain = 427.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 748.703 ; gain = 427.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 748.703 ; gain = 427.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 748.703 ; gain = 427.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|float_mul_nb | exp_sf/shift.genblk1[13].shift_reg_int_reg[13][7] | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|float_mul_nb | sig_sf/shift.genblk1[14].shift_reg_int_reg[14][0] | 14     | 1     | NO           | NO                 | NO                | 1      | 0       | 
+-------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   169|
|3     |LUT1   |   299|
|4     |LUT2   |   356|
|5     |LUT3   |    61|
|6     |LUT4   |    52|
|7     |LUT5   |    27|
|8     |LUT6   |   274|
|9     |SRL16E |     9|
|10    |FDCE   |    16|
|11    |FDRE   |  1351|
|12    |IBUF   |    67|
|13    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+----------+----------------------------+------+
|      |Instance  |Module                      |Cells |
+------+----------+----------------------------+------+
|1     |top       |                            |  2715|
|2     |  exp_sf  |shift_reg                   |    43|
|3     |  mul     |fixed_mul_nb                |  2470|
|4     |    bm_0  |booth_algo                  |   190|
|5     |    bm_1  |booth_algo__parameterized0  |   160|
|6     |    bm_10 |booth_algo__parameterized9  |   176|
|7     |    bm_11 |booth_algo__parameterized10 |   121|
|8     |    bm_12 |booth_algo__parameterized11 |    83|
|9     |    bm_2  |booth_algo__parameterized1  |   192|
|10    |    bm_3  |booth_algo__parameterized2  |   190|
|11    |    bm_4  |booth_algo__parameterized3  |   188|
|12    |    bm_5  |booth_algo__parameterized4  |   186|
|13    |    bm_6  |booth_algo__parameterized5  |   184|
|14    |    bm_7  |booth_algo__parameterized6  |   182|
|15    |    bm_8  |booth_algo__parameterized7  |   180|
|16    |    bm_9  |booth_algo__parameterized8  |   178|
|17    |  sig_sf  |shift_reg__parameterized0   |     2|
+------+----------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 748.703 ; gain = 427.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 748.703 ; gain = 427.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 748.703 ; gain = 427.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 869.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 869.250 ; gain = 571.688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 869.250 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/jpeg_encoder/asic/float_mul_nb/float_mul_nb.runs/synth_1/float_mul_nb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file float_mul_nb_utilization_synth.rpt -pb float_mul_nb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 14 00:10:45 2020...
