ModuleName time_part_two
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 72
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 536 ,Y1: 136 ,X2: 640 ,Y2: 136
End
Branches
Branch Left: 576 ,Top: 136
BranchStrList
2
End
Branch Left: 592 ,Top: 136
BranchStrList
1
End
Branch Left: 608 ,Top: 136
BranchStrList
0
End
End
Wire Name: b1
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 536 ,Y1: 184 ,X2: 560 ,Y2: 184
Edge X1: 560 ,Y1: 168 ,X2: 560 ,Y2: 184
Edge X1: 560 ,Y1: 168 ,X2: 640 ,Y2: 168
End
Branches
Branch Left: 608 ,Top: 168
BranchStrList
0
End
Branch Left: 592 ,Top: 168
BranchStrList
1
End
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 184 ,Y1: 136 ,X2: 272 ,Y2: 136
Edge X1: 272 ,Y1: 136 ,X2: 344 ,Y2: 136
Edge X1: 272 ,Y1: 136 ,X2: 272 ,Y2: 184
Edge X1: 272 ,Y1: 184 ,X2: 384 ,Y2: 184
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 200 ,X2: 384 ,Y2: 200
Edge X1: 248 ,Y1: 176 ,X2: 248 ,Y2: 200
Edge X1: 184 ,Y1: 176 ,X2: 248 ,Y2: 176
Edge X1: 248 ,Y1: 152 ,X2: 248 ,Y2: 176
Edge X1: 248 ,Y1: 152 ,X2: 344 ,Y2: 152
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 48 ,X2: 704 ,Y2: 48
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 64 ,X2: 704 ,Y2: 64
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 80 ,X2: 704 ,Y2: 80
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 776 ,Y1: 280 ,X2: 808 ,Y2: 280
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 696 ,Y1: 272 ,X2: 712 ,Y2: 272
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 696 ,Y1: 288 ,X2: 712 ,Y2: 288
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 608 ,Y1: 80 ,X2: 608 ,Y2: 136
Edge X1: 608 ,Y1: 80 ,X2: 632 ,Y2: 80
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 592 ,Y1: 64 ,X2: 632 ,Y2: 64
Edge X1: 592 ,Y1: 64 ,X2: 592 ,Y2: 136
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 576 ,Y1: 48 ,X2: 632 ,Y2: 48
Edge X1: 576 ,Y1: 48 ,X2: 576 ,Y2: 136
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 608 ,Y1: 168 ,X2: 608 ,Y2: 272
Edge X1: 608 ,Y1: 272 ,X2: 640 ,Y2: 272
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 592 ,Y1: 168 ,X2: 592 ,Y2: 288
Edge X1: 592 ,Y1: 288 ,X2: 640 ,Y2: 288
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 768 ,Y1: 64 ,X2: 880 ,Y2: 64
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 856 ,Y1: 80 ,X2: 880 ,Y2: 80
End
Branches
End
Wire Name: w27
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 944 ,Y1: 72 ,X2: 976 ,Y2: 72
End
Branches
End
Wire Name: b19
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 824 ,Y1: 136 ,X2: 856 ,Y2: 136
End
Branches
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 544 ,Y1: 152 ,X2: 624 ,Y2: 152
Edge X1: 624 ,Y1: 152 ,X2: 640 ,Y2: 152
Edge X1: 624 ,Y1: 96 ,X2: 624 ,Y2: 152
Edge X1: 624 ,Y1: 152 ,X2: 624 ,Y2: 256
Edge X1: 624 ,Y1: 96 ,X2: 784 ,Y2: 96
Edge X1: 784 ,Y1: 80 ,X2: 784 ,Y2: 96
Edge X1: 784 ,Y1: 80 ,X2: 800 ,Y2: 80
Edge X1: 624 ,Y1: 256 ,X2: 784 ,Y2: 256
Edge X1: 784 ,Y1: 256 ,X2: 784 ,Y2: 264
Edge X1: 784 ,Y1: 264 ,X2: 808 ,Y2: 264
End
Branches
End
Wire Name: w28
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 872 ,Y1: 272 ,X2: 904 ,Y2: 272
End
Branches
End
End
Ports
Port Left: 184 Top: 136 ,Orientation: 0
Portname: minten ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 544 Top: 152 ,Orientation: 0
Portname: timemod ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 184 Top: 176 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 856 Top: 136 ,Orientation: 0
Portname: hepta ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
2
,Width:
3
,RV:
0
Port Left: 976 Top: 72 ,Orientation: 0
Portname: heptazero ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 904 Top: 272 ,Orientation: 0
Portname: trizero ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 368 Top: 128
Name: s3
LibraryName: (NoLibraryName)
IpName: Hepta_counter
SymbolParameters
End
Symbol Left: 408 Top: 176
Name: s29
LibraryName: (NoLibraryName)
IpName: TriMode
SymbolParameters
End
Symbol Left: 664 Top: 128
Name: s31
LibraryName: (NoLibraryName)
IpName: timeModeSelect
SymbolParameters
End
Symbol Left: 632 Top: 40
Name: s4
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 632 Top: 56
Name: s6
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 632 Top: 72
Name: s7
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 704 Top: 48
Name: s8
LibraryName: PNULib
IpName: PNU_AND3
SymbolParameters
End
Symbol Left: 640 Top: 264
Name: s9
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 640 Top: 280
Name: s10
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 712 Top: 264
Name: s11
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 800 Top: 72
Name: s12
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 880 Top: 56
Name: s13
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 808 Top: 256
Name: s14
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
