
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Tue May 22 21:00:48 2018
# Target Board:  Custom
# Family:    artix7
# Device:    xc7a100t
# Package:   csg324
# Speed Grade:  -2
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT aclSS = SPI_FLASH_SS, DIR = IO
 PORT aclSCK = SPI_FLASH_SCLK, DIR = IO
 PORT aclMOSI = SPI_FLASH_MOSI, DIR = IO
 PORT aclMISO = SPI_FLASH_MISO, DIR = IO
 PORT RsTx = RS232_Uart_1_sout, DIR = O
 PORT RsRx = RS232_Uart_1_sin, DIR = I
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT clk = CLK, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT axi_gpio_0_GPIO_IO_pin = axi_gpio_0_GPIO_IO, DIR = IO, VEC = [7:0]
 PORT axi_gpio_0_GPIO2_IO_pin = axi_gpio_0_GPIO2_IO, DIR = IO, VEC = [7:0]
 PORT xps_mch_emc_0_Mem_A_pin = xps_mch_emc_0_Mem_A, DIR = O, VEC = [22:0]
 PORT xps_mch_emc_0_Mem_CEN_pin = xps_mch_emc_0_Mem_CEN, DIR = O
 PORT xps_mch_emc_0_Mem_OEN_pin = xps_mch_emc_0_Mem_OEN, DIR = O
 PORT xps_mch_emc_0_Mem_WEN_pin = xps_mch_emc_0_Mem_WEN, DIR = O
 PORT xps_mch_emc_0_Mem_BEN_pin = xps_mch_emc_0_Mem_BEN, DIR = O, VEC = [0:1]
 PORT xps_mch_emc_0_Mem_DQ_pin = xps_mch_emc_0_Mem_DQ, DIR = IO, VEC = [0:15]
 PORT xps_tft_0_TFT_VGA_R_pin = xps_tft_0_TFT_VGA_R, DIR = O, VEC = [5:0]
 PORT xps_tft_0_TFT_VGA_G_pin = xps_tft_0_TFT_VGA_G, DIR = O, VEC = [5:0]
 PORT xps_tft_0_TFT_VGA_B_pin = xps_tft_0_TFT_VGA_B, DIR = O, VEC = [5:0]
 PORT xps_tft_0_TFT_HSYNC_pin = xps_tft_0_TFT_HSYNC, DIR = O
 PORT xps_tft_0_TFT_VSYNC_pin = xps_tft_0_TFT_VSYNC, DIR = O
 PORT RamCLK = clock_generator_0_CLKOUT1, DIR = O, SIGIS = CLK, CLK_FREQ = 90000000


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHz
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT Peripheral_Reset = proc_sys_reset_0_Peripheral_Reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0003ffff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0003ffff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0X00000000
 PARAMETER C_ICACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_ICACHE = 0
 PARAMETER C_ICACHE_ALWAYS_USED = 0
 PARAMETER C_DCACHE_BASEADDR = 0X00000000
 PARAMETER C_DCACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_DCACHE = 0
 PARAMETER C_DCACHE_ALWAYS_USED = 0
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE INTERRUPT = axi_intc_0_INTERRUPT
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHz
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x44400000
 PARAMETER C_HIGHADDR = 0x4440ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHz
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 90000000
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT1_FREQ = 90000000
 PARAMETER C_CLKOUT2_FREQ = 25000000
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT0 = clk_100_0000MHz
 PORT RST = RESET
 PORT CLKIN = CLK
 PORT CLKOUT1 = clock_generator_0_CLKOUT1
 PORT CLKOUT2 = clock_generator_0_CLKOUT2
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = clk_100_0000MHz
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
END

BEGIN axi_spi
 PARAMETER INSTANCE = Generic_SPI
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_FIFO_EXIST = 1
 PARAMETER C_SCK_RATIO = 32
 PARAMETER C_NUM_SS_BITS = 1
 PARAMETER C_NUM_TRANSFER_BITS = 8
 PARAMETER C_BASEADDR = 0x40a00000
 PARAMETER C_HIGHADDR = 0x40a0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT SS = SPI_FLASH_SS
 PORT SCK = SPI_FLASH_SCLK
 PORT MOSI = SPI_FLASH_MOSI
 PORT MISO = SPI_FLASH_MISO
 PORT SPISEL = net_vcc
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_GPIO2_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_ALL_INPUTS_2 = 1
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT GPIO_IO = axi_gpio_0_GPIO_IO
 PORT GPIO2_IO = axi_gpio_0_GPIO2_IO
END

BEGIN axi_plbv46_bridge
 PARAMETER INSTANCE = axi_plbv46_bridge_0
 PARAMETER HW_VER = 2.02.a
 PARAMETER C_S_AXI_NUM_ADDR_RANGES = 1
 PARAMETER C_S_AXI_RNG1_BASEADDR = 0x80000000
 PARAMETER C_S_AXI_RNG1_HIGHADDR = 0xBFFFFFFF
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MPLB = plb_v46_0
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BASEADDR = 0x41c00000
 PARAMETER C_HIGHADDR = 0x41c0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN plb_v46
 PARAMETER INSTANCE = plb_v46_0
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_100_0000MHz
 PORT SYS_Rst = proc_sys_reset_0_Peripheral_Reset
END

BEGIN xps_tft
 PARAMETER INSTANCE = xps_tft_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_DCR_SPLB_SLAVE_IF = 1
 PARAMETER C_TFT_INTERFACE = 0
 PARAMETER C_DEFAULT_TFT_BASE_ADDR = 0x87000000
 PARAMETER C_SPLB_BASEADDR = 0x86e00000
 PARAMETER C_SPLB_HIGHADDR = 0x86e0ffff
 BUS_INTERFACE MPLB = plb_v46_0
 BUS_INTERFACE SPLB = plb_v46_0
 PORT TFT_VGA_R = xps_tft_0_TFT_VGA_R
 PORT TFT_VGA_G = xps_tft_0_TFT_VGA_G
 PORT TFT_VGA_B = xps_tft_0_TFT_VGA_B
 PORT TFT_HSYNC = xps_tft_0_TFT_HSYNC
 PORT TFT_VSYNC = xps_tft_0_TFT_VSYNC
 PORT SYS_TFT_Clk = clock_generator_0_CLKOUT2
END

BEGIN xps_mch_emc
 PARAMETER INSTANCE = xps_mch_emc_0
 PARAMETER HW_VER = 3.01.a
 PARAMETER C_NUM_CHANNELS = 0
 PARAMETER C_MAX_MEM_WIDTH = 16
 PARAMETER C_MEM0_WIDTH = 16
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
 PARAMETER C_TCEDV_PS_MEM_0 = 70000
 PARAMETER C_TAVDV_PS_MEM_0 = 70000
 PARAMETER C_THZCE_PS_MEM_0 = 8000
 PARAMETER C_THZOE_PS_MEM_0 = 8000
 PARAMETER C_TWC_PS_MEM_0 = 70000
 PARAMETER C_TWP_PS_MEM_0 = 45000
 PARAMETER C_TLZWE_PS_MEM_0 = 10000
 PARAMETER C_MEM0_BASEADDR = 0x87000000
 PARAMETER C_MEM0_HIGHADDR = 0x87ffffff
 BUS_INTERFACE SPLB = plb_v46_0
 PORT RdClk = clk_100_0000MHz
 PORT Mem_A = 0b00000000 & xps_mch_emc_0_Mem_A & 0b0
 PORT Mem_CEN = xps_mch_emc_0_Mem_CEN
 PORT Mem_OEN = xps_mch_emc_0_Mem_OEN
 PORT Mem_WEN = xps_mch_emc_0_Mem_WEN
 PORT Mem_BEN = xps_mch_emc_0_Mem_BEN
 PORT Mem_DQ = xps_mch_emc_0_Mem_DQ
END

BEGIN axi_intc
 PARAMETER INSTANCE = axi_intc_0
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = axi_intc_0_INTERRUPT
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT Intr = axi_timer_0_Interrupt
END

