// Seed: 2449780359
module module_0 (
    id_1
);
  output wire id_1;
  wand id_2;
  reg  id_3;
  assign id_3 = 1'h0;
  always @(id_3)
    @(id_2 - 1) begin
      id_3 <= 1;
      $display(1, 1, 1, 1);
    end
  reg  id_4;
  wire id_5;
  always id_4 <= id_4 | 1;
  assign id_1 = 1;
  assign id_4 = (id_3);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  final begin
    #(1) disable id_9;
  end
  module_0(
      id_3
  );
endmodule
