// Seed: 553059177
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output wor id_2,
    input supply0 id_3
    , id_12,
    input wand id_4,
    input uwire id_5,
    output supply0 id_6,
    output wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10
);
  wire id_13;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd15,
    parameter id_9 = 32'd93
) (
    input  wor  id_0,
    output tri  id_1,
    input  tri1 id_2,
    output tri  id_3,
    input  wand id_4
);
  wire id_6;
  assign id_1 = id_2;
  generate
    logic [7:0] id_7;
    defparam id_8.id_9 = id_7[1];
  endgenerate
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_4,
      id_4,
      id_3,
      id_1,
      id_0,
      id_2,
      id_4
  );
endmodule
