{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476043908613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476043908613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 13:11:48 2016 " "Processing started: Sun Oct 09 13:11:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476043908613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476043908613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476043908613 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1476043909176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 6 6 " "Found 6 design units, including 6 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476043909238 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF1 " "Found entity 2: DFF1" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476043909238 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFF4 " "Found entity 3: DFF4" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476043909238 ""} { "Info" "ISGN_ENTITY_NAME" "4 DFF16 " "Found entity 4: DFF16" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476043909238 ""} { "Info" "ISGN_ENTITY_NAME" "5 DFF64 " "Found entity 5: DFF64" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476043909238 ""} { "Info" "ISGN_ENTITY_NAME" "6 Decoder " "Found entity 6: Decoder" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476043909238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476043909238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile " "Elaborating entity \"RegisterFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476043909270 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readData1 RegisterFile.sv(5) " "Output port \"readData1\" at RegisterFile.sv(5) has no driver" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1476043909270 "|RegisterFile"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readData2 RegisterFile.sv(5) " "Output port \"readData2\" at RegisterFile.sv(5) has no driver" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1476043909270 "|RegisterFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decode " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decode\"" {  } { { "RegisterFile.sv" "decode" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476043909317 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RegisterFile.sv(71) " "Verilog HDL Case Statement warning at RegisterFile.sv(71): incomplete case statement has no default case item" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out RegisterFile.sv(71) " "Verilog HDL Always Construct warning at RegisterFile.sv(71): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "RegisterFile.sv(71) " "SystemVerilog RTL Coding error at RegisterFile.sv(71): always_comb construct does not infer purely combinational logic." {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Quartus II" 0 -1 1476043909317 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] RegisterFile.sv(71) " "Inferred latch for \"out\[0\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] RegisterFile.sv(71) " "Inferred latch for \"out\[1\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] RegisterFile.sv(71) " "Inferred latch for \"out\[2\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] RegisterFile.sv(71) " "Inferred latch for \"out\[3\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] RegisterFile.sv(71) " "Inferred latch for \"out\[4\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] RegisterFile.sv(71) " "Inferred latch for \"out\[5\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] RegisterFile.sv(71) " "Inferred latch for \"out\[6\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] RegisterFile.sv(71) " "Inferred latch for \"out\[7\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] RegisterFile.sv(71) " "Inferred latch for \"out\[8\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] RegisterFile.sv(71) " "Inferred latch for \"out\[9\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] RegisterFile.sv(71) " "Inferred latch for \"out\[10\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] RegisterFile.sv(71) " "Inferred latch for \"out\[11\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] RegisterFile.sv(71) " "Inferred latch for \"out\[12\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] RegisterFile.sv(71) " "Inferred latch for \"out\[13\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] RegisterFile.sv(71) " "Inferred latch for \"out\[14\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] RegisterFile.sv(71) " "Inferred latch for \"out\[15\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] RegisterFile.sv(71) " "Inferred latch for \"out\[16\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] RegisterFile.sv(71) " "Inferred latch for \"out\[17\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] RegisterFile.sv(71) " "Inferred latch for \"out\[18\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] RegisterFile.sv(71) " "Inferred latch for \"out\[19\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] RegisterFile.sv(71) " "Inferred latch for \"out\[20\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] RegisterFile.sv(71) " "Inferred latch for \"out\[21\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] RegisterFile.sv(71) " "Inferred latch for \"out\[22\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] RegisterFile.sv(71) " "Inferred latch for \"out\[23\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] RegisterFile.sv(71) " "Inferred latch for \"out\[24\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] RegisterFile.sv(71) " "Inferred latch for \"out\[25\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] RegisterFile.sv(71) " "Inferred latch for \"out\[26\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] RegisterFile.sv(71) " "Inferred latch for \"out\[27\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] RegisterFile.sv(71) " "Inferred latch for \"out\[28\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] RegisterFile.sv(71) " "Inferred latch for \"out\[29\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] RegisterFile.sv(71) " "Inferred latch for \"out\[30\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] RegisterFile.sv(71) " "Inferred latch for \"out\[31\]\" at RegisterFile.sv(71)" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476043909317 "|RegisterFile|Decoder:decode"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Decoder:decode " "Can't elaborate user hierarchy \"Decoder:decode\"" {  } { { "RegisterFile.sv" "decode" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 10 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476043909317 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE 469/Lab 1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/EE 469/Lab 1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1476043909363 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476043909457 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 09 13:11:49 2016 " "Processing ended: Sun Oct 09 13:11:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476043909457 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476043909457 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476043909457 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476043909457 ""}
