Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'D' [C:/Users/johan/Proyecto_2/Proyecto_2.srcs/sources_1/new/Sync.sv:10]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'IN_00' [C:/Users/johan/Proyecto_2/Proyecto_2.srcs/sources_1/new/top_module.sv:19]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'IN_01' [C:/Users/johan/Proyecto_2/Proyecto_2.srcs/sources_1/new/top_module.sv:21]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'IN_11' [C:/Users/johan/Proyecto_2/Proyecto_2.srcs/sources_1/new/top_module.sv:23]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'bits_on' [C:/Users/johan/Proyecto_2/Proyecto_2.srcs/sources_1/new/top_module.sv:28]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'D' [C:/Users/johan/Proyecto_2/Proyecto_2.srcs/sources_1/new/Sync.sv:11]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'D' [C:/Users/johan/Proyecto_2/Proyecto_2.srcs/sources_1/new/Sync.sv:12]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'D' [C:/Users/johan/Proyecto_2/Proyecto_2.srcs/sources_1/new/Sync.sv:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FFD
Compiling module xil_defaultlib.Sync
Compiling module xil_defaultlib.Modulo_00
Compiling module xil_defaultlib.bcd
Compiling module xil_defaultlib.Modulo_01
Compiling module xil_defaultlib.Modulo_10
Compiling module xil_defaultlib.Modulo_11
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.display_7segmt
Compiling module xil_defaultlib.contador_resfresh(N_entrada=18)
Compiling module xil_defaultlib.mux_7segmt
Compiling module xil_defaultlib.top_7segmt
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
