==39144== Cachegrind, a cache and branch-prediction profiler
==39144== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39144== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39144== Command: ./sift .
==39144== 
--39144-- warning: L3 cache found, using its data for the LL simulation.
--39144-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39144-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39144== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39144== (see section Limitations in user manual)
==39144== NOTE: further instances of this message will not be shown
==39144== 
==39144== I   refs:      3,167,698,658
==39144== I1  misses:            2,091
==39144== LLi misses:            1,993
==39144== I1  miss rate:          0.00%
==39144== LLi miss rate:          0.00%
==39144== 
==39144== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39144== D1  misses:       70,178,859  ( 60,855,163 rd   +   9,323,696 wr)
==39144== LLd misses:        3,651,997  (  1,889,047 rd   +   1,762,950 wr)
==39144== D1  miss rate:           7.2% (        9.0%     +         3.1%  )
==39144== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39144== 
==39144== LL refs:          70,180,950  ( 60,857,254 rd   +   9,323,696 wr)
==39144== LL misses:         3,653,990  (  1,891,040 rd   +   1,762,950 wr)
==39144== LL miss rate:            0.1% (        0.0%     +         0.6%  )
