# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../../sequential_examples/mips_fsm.sv"
sv xil_defaultlib  "../../../lab08.srcs/sim_1/new/mips_testbench.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
