AArch64 WRC+dsb+isb
{
uint64_t y;
0:X2 = y;
2:X2 = y;
uint64_t x;
0:X3 = x;
1:X1 = x;
2:X3 = x;
}
 P0           | P1           | P2           ;
 MOV X0, #1   | LDR X0, [X3] | LDR X0, [X2] ;
 STR X0, [X1] | DSB          | ISB          ;
              | MOV X1, #1   | LDR X1, [X3] ;
              | STR X1, [X2] |              ;
exists
(1:X0=1 /\ 2:X0=1 /\ 2:X1=0)
