Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: P:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 702f99ced88741a8a8afeb2bf1be03d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_MIPS_behav xil_defaultlib.top_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'EX_Jal' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:267]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_Jal' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_Jal' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:318]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'WB_Jal' [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:323]
WARNING: [VRFC 10-5021] port 'Instruction' is not connected on this instance [D:/Handong/2024.02/DigitalSystemDesign/Github/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_Nbit_3to1(N=31)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder_Nbit(N=31)
Compiling module xil_defaultlib.Instruction_Memory_Unit
Compiling module xil_defaultlib.IF_ID_Register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Registers_Unit
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.ID_EX_Register
Compiling module xil_defaultlib.MUX_Nbit_2to1(N=31)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX_Nbit_3to1(N=4)
Compiling module xil_defaultlib.EX_MEM_Register
Compiling module xil_defaultlib.Memory_Unit
Compiling module xil_defaultlib.MEM_WB_Register
Compiling module xil_defaultlib.mux81
Compiling module xil_defaultlib.cnt3
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.BCD_cnt
Compiling module xil_defaultlib.cnt_100M
Compiling module xil_defaultlib.seven_segment_8_drv
Compiling module xil_defaultlib.top_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_MIPS_behav
