// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "karastuba_mul_templa_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic karastuba_mul_templa_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic karastuba_mul_templa_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<6> karastuba_mul_templa_2::ap_ST_fsm_state1 = "1";
const sc_lv<6> karastuba_mul_templa_2::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<6> karastuba_mul_templa_2::ap_ST_fsm_state5 = "100";
const sc_lv<6> karastuba_mul_templa_2::ap_ST_fsm_pp1_stage0 = "1000";
const sc_lv<6> karastuba_mul_templa_2::ap_ST_fsm_state9 = "10000";
const sc_lv<6> karastuba_mul_templa_2::ap_ST_fsm_state10 = "100000";
const bool karastuba_mul_templa_2::ap_const_boolean_1 = true;
const sc_lv<32> karastuba_mul_templa_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> karastuba_mul_templa_2::ap_const_lv32_1 = "1";
const bool karastuba_mul_templa_2::ap_const_boolean_0 = false;
const sc_lv<1> karastuba_mul_templa_2::ap_const_lv1_0 = "0";
const sc_lv<32> karastuba_mul_templa_2::ap_const_lv32_3 = "11";
const sc_lv<1> karastuba_mul_templa_2::ap_const_lv1_1 = "1";
const sc_lv<32> karastuba_mul_templa_2::ap_const_lv32_2 = "10";
const sc_lv<2> karastuba_mul_templa_2::ap_const_lv2_0 = "00";
const sc_lv<4> karastuba_mul_templa_2::ap_const_lv4_0 = "0000";
const sc_lv<32> karastuba_mul_templa_2::ap_const_lv32_4 = "100";
const sc_lv<32> karastuba_mul_templa_2::ap_const_lv32_5 = "101";
const sc_lv<4> karastuba_mul_templa_2::ap_const_lv4_8 = "1000";
const sc_lv<4> karastuba_mul_templa_2::ap_const_lv4_1 = "1";
const sc_lv<32> karastuba_mul_templa_2::ap_const_lv32_40 = "1000000";
const sc_lv<32> karastuba_mul_templa_2::ap_const_lv32_41 = "1000001";

karastuba_mul_templa_2::karastuba_mul_templa_2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    add0_digits_data_V_U = new karastuba_mul_temcud("add0_digits_data_V_U");
    add0_digits_data_V_U->clk(ap_clk);
    add0_digits_data_V_U->reset(ap_rst);
    add0_digits_data_V_U->address0(add0_digits_data_V_address0);
    add0_digits_data_V_U->ce0(add0_digits_data_V_ce0);
    add0_digits_data_V_U->we0(add0_digits_data_V_we0);
    add0_digits_data_V_U->d0(add0_digits_data_V_d0);
    add0_digits_data_V_U->q0(add0_digits_data_V_q0);
    add1_digits_data_V_U = new karastuba_mul_temcud("add1_digits_data_V_U");
    add1_digits_data_V_U->clk(ap_clk);
    add1_digits_data_V_U->reset(ap_rst);
    add1_digits_data_V_U->address0(add1_digits_data_V_address0);
    add1_digits_data_V_U->ce0(add1_digits_data_V_ce0);
    add1_digits_data_V_U->we0(add1_digits_data_V_we0);
    add1_digits_data_V_U->d0(add1_digits_data_V_d0);
    add1_digits_data_V_U->q0(add1_digits_data_V_q0);
    grp_mul_I_O_fu_180 = new mul_I_O("grp_mul_I_O_fu_180");
    grp_mul_I_O_fu_180->ap_clk(ap_clk);
    grp_mul_I_O_fu_180->ap_rst(ap_rst);
    grp_mul_I_O_fu_180->ap_start(grp_mul_I_O_fu_180_ap_start);
    grp_mul_I_O_fu_180->ap_done(grp_mul_I_O_fu_180_ap_done);
    grp_mul_I_O_fu_180->ap_idle(grp_mul_I_O_fu_180_ap_idle);
    grp_mul_I_O_fu_180->ap_ready(grp_mul_I_O_fu_180_ap_ready);
    grp_mul_I_O_fu_180->u_tmp_bits_read(p_088_0_i_reg_134);
    grp_mul_I_O_fu_180->u_digits_data_V_address0(grp_mul_I_O_fu_180_u_digits_data_V_address0);
    grp_mul_I_O_fu_180->u_digits_data_V_ce0(grp_mul_I_O_fu_180_u_digits_data_V_ce0);
    grp_mul_I_O_fu_180->u_digits_data_V_q0(add0_digits_data_V_q0);
    grp_mul_I_O_fu_180->v_tmp_bits_read(p_088_0_i1_reg_157);
    grp_mul_I_O_fu_180->v_digits_data_V_address0(grp_mul_I_O_fu_180_v_digits_data_V_address0);
    grp_mul_I_O_fu_180->v_digits_data_V_ce0(grp_mul_I_O_fu_180_v_digits_data_V_ce0);
    grp_mul_I_O_fu_180->v_digits_data_V_q0(add1_digits_data_V_q0);
    grp_mul_I_O_fu_180->w_digits_data_V_address0(grp_mul_I_O_fu_180_w_digits_data_V_address0);
    grp_mul_I_O_fu_180->w_digits_data_V_ce0(grp_mul_I_O_fu_180_w_digits_data_V_ce0);
    grp_mul_I_O_fu_180->w_digits_data_V_we0(grp_mul_I_O_fu_180_w_digits_data_V_we0);
    grp_mul_I_O_fu_180->w_digits_data_V_d0(grp_mul_I_O_fu_180_w_digits_data_V_d0);
    grp_mul_I_O_fu_180->w_digits_data_V_q0(cross_mul_digits_data_V_q0);
    grp_mul_I_O_fu_180->w_digits_data_V_address1(grp_mul_I_O_fu_180_w_digits_data_V_address1);
    grp_mul_I_O_fu_180->w_digits_data_V_ce1(grp_mul_I_O_fu_180_w_digits_data_V_ce1);
    grp_mul_I_O_fu_180->w_digits_data_V_we1(grp_mul_I_O_fu_180_w_digits_data_V_we1);
    grp_mul_I_O_fu_180->w_digits_data_V_d1(grp_mul_I_O_fu_180_w_digits_data_V_d1);
    grp_mul_I_O_fu_180->w_digits_data_V_q1(cross_mul_digits_data_V_q1);
    grp_mul_I_O_fu_180->ap_return(grp_mul_I_O_fu_180_ap_return);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add0_digits_data_V_address0);
    sensitive << ( zext_ln58_reg_341_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( grp_mul_I_O_fu_180_u_digits_data_V_address0 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_add0_digits_data_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( grp_mul_I_O_fu_180_u_digits_data_V_ce0 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_add0_digits_data_V_d0);
    sensitive << ( lhs0_tmp_digits_data_4_reg_356 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( add_ln209_12_fu_241_p2 );

    SC_METHOD(thread_add0_digits_data_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln53_reg_332_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_add1_digits_data_V_address0);
    sensitive << ( zext_ln58_1_reg_385_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( grp_mul_I_O_fu_180_v_digits_data_V_address0 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_add1_digits_data_V_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( grp_mul_I_O_fu_180_v_digits_data_V_ce0 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_add1_digits_data_V_d0);
    sensitive << ( rhs0_tmp_digits_data_4_reg_400 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( add_ln209_13_fu_311_p2 );

    SC_METHOD(thread_add1_digits_data_V_we0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln53_1_reg_376_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_add_ln209_12_fu_241_p2);
    sensitive << ( lhs1_tmp_digits_data_4_reg_361 );
    sensitive << ( zext_ln700_19_fu_228_p1 );

    SC_METHOD(thread_add_ln209_13_fu_311_p2);
    sensitive << ( rhs1_tmp_digits_data_4_reg_405 );
    sensitive << ( zext_ln700_22_fu_298_p1 );

    SC_METHOD(thread_add_ln700_13_fu_288_p2);
    sensitive << ( zext_ln209_1_fu_280_p1 );
    sensitive << ( zext_ln700_21_fu_284_p1 );

    SC_METHOD(thread_add_ln700_fu_218_p2);
    sensitive << ( zext_ln209_fu_210_p1 );
    sensitive << ( zext_ln700_fu_214_p1 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter2);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln53_fu_192_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state6);
    sensitive << ( icmp_ln53_1_fu_262_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( grp_mul_I_O_fu_180_ap_done );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( grp_mul_I_O_fu_180_ap_done );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_ap_return);
    sensitive << ( grp_mul_I_O_fu_180_ap_done );
    sensitive << ( grp_mul_I_O_fu_180_ap_return );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_return_preg );

    SC_METHOD(thread_cross_mul_digits_data_V_address0);
    sensitive << ( grp_mul_I_O_fu_180_w_digits_data_V_address0 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_cross_mul_digits_data_V_address1);
    sensitive << ( grp_mul_I_O_fu_180_w_digits_data_V_address1 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_cross_mul_digits_data_V_ce0);
    sensitive << ( grp_mul_I_O_fu_180_w_digits_data_V_ce0 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_cross_mul_digits_data_V_ce1);
    sensitive << ( grp_mul_I_O_fu_180_w_digits_data_V_ce1 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_cross_mul_digits_data_V_d0);
    sensitive << ( grp_mul_I_O_fu_180_w_digits_data_V_d0 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_cross_mul_digits_data_V_d1);
    sensitive << ( grp_mul_I_O_fu_180_w_digits_data_V_d1 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_cross_mul_digits_data_V_we0);
    sensitive << ( grp_mul_I_O_fu_180_w_digits_data_V_we0 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_cross_mul_digits_data_V_we1);
    sensitive << ( grp_mul_I_O_fu_180_w_digits_data_V_we1 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_grp_mul_I_O_fu_180_ap_start);
    sensitive << ( grp_mul_I_O_fu_180_ap_start_reg );

    SC_METHOD(thread_i_21_fu_268_p2);
    sensitive << ( i_0_i2_reg_169 );

    SC_METHOD(thread_i_fu_198_p2);
    sensitive << ( i_0_i_reg_146 );

    SC_METHOD(thread_icmp_ln53_1_fu_262_p2);
    sensitive << ( i_0_i2_reg_169 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln53_fu_192_p2);
    sensitive << ( i_0_i_reg_146 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_lhs0_tmp_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln58_fu_204_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_lhs0_tmp_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_lhs1_tmp_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln58_fu_204_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_lhs1_tmp_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_rhs0_tmp_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( zext_ln58_1_fu_274_p1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_rhs0_tmp_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_rhs1_tmp_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( zext_ln58_1_fu_274_p1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_rhs1_tmp_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_tmp_V_12_fu_305_p2);
    sensitive << ( zext_ln700_23_fu_302_p1 );
    sensitive << ( zext_ln53_1_fu_294_p1 );

    SC_METHOD(thread_tmp_V_fu_235_p2);
    sensitive << ( zext_ln700_20_fu_232_p1 );
    sensitive << ( zext_ln53_fu_224_p1 );

    SC_METHOD(thread_zext_ln209_1_fu_280_p1);
    sensitive << ( rhs0_tmp_digits_data_V_q0 );

    SC_METHOD(thread_zext_ln209_fu_210_p1);
    sensitive << ( lhs0_tmp_digits_data_V_q0 );

    SC_METHOD(thread_zext_ln53_1_fu_294_p1);
    sensitive << ( p_088_0_i1_reg_157 );

    SC_METHOD(thread_zext_ln53_fu_224_p1);
    sensitive << ( p_088_0_i_reg_134 );

    SC_METHOD(thread_zext_ln58_1_fu_274_p1);
    sensitive << ( i_0_i2_reg_169 );

    SC_METHOD(thread_zext_ln58_fu_204_p1);
    sensitive << ( i_0_i_reg_146 );

    SC_METHOD(thread_zext_ln700_19_fu_228_p1);
    sensitive << ( p_088_0_i_reg_134 );

    SC_METHOD(thread_zext_ln700_20_fu_232_p1);
    sensitive << ( add_ln700_reg_366 );

    SC_METHOD(thread_zext_ln700_21_fu_284_p1);
    sensitive << ( rhs1_tmp_digits_data_V_q0 );

    SC_METHOD(thread_zext_ln700_22_fu_298_p1);
    sensitive << ( p_088_0_i1_reg_157 );

    SC_METHOD(thread_zext_ln700_23_fu_302_p1);
    sensitive << ( add_ln700_13_reg_410 );

    SC_METHOD(thread_zext_ln700_fu_214_p1);
    sensitive << ( lhs1_tmp_digits_data_V_q0 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln53_fu_192_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( icmp_ln53_1_fu_262_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( grp_mul_I_O_fu_180_ap_done );
    sensitive << ( ap_CS_fsm_state10 );

    ap_CS_fsm = "000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    grp_mul_I_O_fu_180_ap_start_reg = SC_LOGIC_0;
    ap_return_preg = "0000";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "karastuba_mul_templa_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, lhs0_tmp_digits_data_V_address0, "(port)lhs0_tmp_digits_data_V_address0");
    sc_trace(mVcdFile, lhs0_tmp_digits_data_V_ce0, "(port)lhs0_tmp_digits_data_V_ce0");
    sc_trace(mVcdFile, lhs0_tmp_digits_data_V_q0, "(port)lhs0_tmp_digits_data_V_q0");
    sc_trace(mVcdFile, lhs1_tmp_digits_data_V_address0, "(port)lhs1_tmp_digits_data_V_address0");
    sc_trace(mVcdFile, lhs1_tmp_digits_data_V_ce0, "(port)lhs1_tmp_digits_data_V_ce0");
    sc_trace(mVcdFile, lhs1_tmp_digits_data_V_q0, "(port)lhs1_tmp_digits_data_V_q0");
    sc_trace(mVcdFile, rhs0_tmp_digits_data_V_address0, "(port)rhs0_tmp_digits_data_V_address0");
    sc_trace(mVcdFile, rhs0_tmp_digits_data_V_ce0, "(port)rhs0_tmp_digits_data_V_ce0");
    sc_trace(mVcdFile, rhs0_tmp_digits_data_V_q0, "(port)rhs0_tmp_digits_data_V_q0");
    sc_trace(mVcdFile, rhs1_tmp_digits_data_V_address0, "(port)rhs1_tmp_digits_data_V_address0");
    sc_trace(mVcdFile, rhs1_tmp_digits_data_V_ce0, "(port)rhs1_tmp_digits_data_V_ce0");
    sc_trace(mVcdFile, rhs1_tmp_digits_data_V_q0, "(port)rhs1_tmp_digits_data_V_q0");
    sc_trace(mVcdFile, cross_mul_digits_data_V_address0, "(port)cross_mul_digits_data_V_address0");
    sc_trace(mVcdFile, cross_mul_digits_data_V_ce0, "(port)cross_mul_digits_data_V_ce0");
    sc_trace(mVcdFile, cross_mul_digits_data_V_we0, "(port)cross_mul_digits_data_V_we0");
    sc_trace(mVcdFile, cross_mul_digits_data_V_d0, "(port)cross_mul_digits_data_V_d0");
    sc_trace(mVcdFile, cross_mul_digits_data_V_q0, "(port)cross_mul_digits_data_V_q0");
    sc_trace(mVcdFile, cross_mul_digits_data_V_address1, "(port)cross_mul_digits_data_V_address1");
    sc_trace(mVcdFile, cross_mul_digits_data_V_ce1, "(port)cross_mul_digits_data_V_ce1");
    sc_trace(mVcdFile, cross_mul_digits_data_V_we1, "(port)cross_mul_digits_data_V_we1");
    sc_trace(mVcdFile, cross_mul_digits_data_V_d1, "(port)cross_mul_digits_data_V_d1");
    sc_trace(mVcdFile, cross_mul_digits_data_V_q1, "(port)cross_mul_digits_data_V_q1");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, p_088_0_i_reg_134, "p_088_0_i_reg_134");
    sc_trace(mVcdFile, i_0_i_reg_146, "i_0_i_reg_146");
    sc_trace(mVcdFile, p_088_0_i1_reg_157, "p_088_0_i1_reg_157");
    sc_trace(mVcdFile, i_0_i2_reg_169, "i_0_i2_reg_169");
    sc_trace(mVcdFile, icmp_ln53_fu_192_p2, "icmp_ln53_fu_192_p2");
    sc_trace(mVcdFile, icmp_ln53_reg_332, "icmp_ln53_reg_332");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln53_reg_332_pp0_iter1_reg, "icmp_ln53_reg_332_pp0_iter1_reg");
    sc_trace(mVcdFile, i_fu_198_p2, "i_fu_198_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, zext_ln58_fu_204_p1, "zext_ln58_fu_204_p1");
    sc_trace(mVcdFile, zext_ln58_reg_341, "zext_ln58_reg_341");
    sc_trace(mVcdFile, zext_ln58_reg_341_pp0_iter1_reg, "zext_ln58_reg_341_pp0_iter1_reg");
    sc_trace(mVcdFile, lhs0_tmp_digits_data_4_reg_356, "lhs0_tmp_digits_data_4_reg_356");
    sc_trace(mVcdFile, lhs1_tmp_digits_data_4_reg_361, "lhs1_tmp_digits_data_4_reg_361");
    sc_trace(mVcdFile, add_ln700_fu_218_p2, "add_ln700_fu_218_p2");
    sc_trace(mVcdFile, add_ln700_reg_366, "add_ln700_reg_366");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, icmp_ln53_1_fu_262_p2, "icmp_ln53_1_fu_262_p2");
    sc_trace(mVcdFile, icmp_ln53_1_reg_376, "icmp_ln53_1_reg_376");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter0, "ap_block_state6_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter1, "ap_block_state7_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter2, "ap_block_state8_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln53_1_reg_376_pp1_iter1_reg, "icmp_ln53_1_reg_376_pp1_iter1_reg");
    sc_trace(mVcdFile, i_21_fu_268_p2, "i_21_fu_268_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, zext_ln58_1_fu_274_p1, "zext_ln58_1_fu_274_p1");
    sc_trace(mVcdFile, zext_ln58_1_reg_385, "zext_ln58_1_reg_385");
    sc_trace(mVcdFile, zext_ln58_1_reg_385_pp1_iter1_reg, "zext_ln58_1_reg_385_pp1_iter1_reg");
    sc_trace(mVcdFile, rhs0_tmp_digits_data_4_reg_400, "rhs0_tmp_digits_data_4_reg_400");
    sc_trace(mVcdFile, rhs1_tmp_digits_data_4_reg_405, "rhs1_tmp_digits_data_4_reg_405");
    sc_trace(mVcdFile, add_ln700_13_fu_288_p2, "add_ln700_13_fu_288_p2");
    sc_trace(mVcdFile, add_ln700_13_reg_410, "add_ln700_13_reg_410");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state6, "ap_condition_pp1_exit_iter0_state6");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, add0_digits_data_V_address0, "add0_digits_data_V_address0");
    sc_trace(mVcdFile, add0_digits_data_V_ce0, "add0_digits_data_V_ce0");
    sc_trace(mVcdFile, add0_digits_data_V_we0, "add0_digits_data_V_we0");
    sc_trace(mVcdFile, add0_digits_data_V_d0, "add0_digits_data_V_d0");
    sc_trace(mVcdFile, add0_digits_data_V_q0, "add0_digits_data_V_q0");
    sc_trace(mVcdFile, add1_digits_data_V_address0, "add1_digits_data_V_address0");
    sc_trace(mVcdFile, add1_digits_data_V_ce0, "add1_digits_data_V_ce0");
    sc_trace(mVcdFile, add1_digits_data_V_we0, "add1_digits_data_V_we0");
    sc_trace(mVcdFile, add1_digits_data_V_d0, "add1_digits_data_V_d0");
    sc_trace(mVcdFile, add1_digits_data_V_q0, "add1_digits_data_V_q0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_ap_start, "grp_mul_I_O_fu_180_ap_start");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_ap_done, "grp_mul_I_O_fu_180_ap_done");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_ap_idle, "grp_mul_I_O_fu_180_ap_idle");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_ap_ready, "grp_mul_I_O_fu_180_ap_ready");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_u_digits_data_V_address0, "grp_mul_I_O_fu_180_u_digits_data_V_address0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_u_digits_data_V_ce0, "grp_mul_I_O_fu_180_u_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_v_digits_data_V_address0, "grp_mul_I_O_fu_180_v_digits_data_V_address0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_v_digits_data_V_ce0, "grp_mul_I_O_fu_180_v_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_w_digits_data_V_address0, "grp_mul_I_O_fu_180_w_digits_data_V_address0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_w_digits_data_V_ce0, "grp_mul_I_O_fu_180_w_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_w_digits_data_V_we0, "grp_mul_I_O_fu_180_w_digits_data_V_we0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_w_digits_data_V_d0, "grp_mul_I_O_fu_180_w_digits_data_V_d0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_w_digits_data_V_address1, "grp_mul_I_O_fu_180_w_digits_data_V_address1");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_w_digits_data_V_ce1, "grp_mul_I_O_fu_180_w_digits_data_V_ce1");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_w_digits_data_V_we1, "grp_mul_I_O_fu_180_w_digits_data_V_we1");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_w_digits_data_V_d1, "grp_mul_I_O_fu_180_w_digits_data_V_d1");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_ap_return, "grp_mul_I_O_fu_180_ap_return");
    sc_trace(mVcdFile, grp_mul_I_O_fu_180_ap_start_reg, "grp_mul_I_O_fu_180_ap_start_reg");
    sc_trace(mVcdFile, ap_CS_fsm_state9, "ap_CS_fsm_state9");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, zext_ln209_fu_210_p1, "zext_ln209_fu_210_p1");
    sc_trace(mVcdFile, zext_ln700_fu_214_p1, "zext_ln700_fu_214_p1");
    sc_trace(mVcdFile, zext_ln700_20_fu_232_p1, "zext_ln700_20_fu_232_p1");
    sc_trace(mVcdFile, zext_ln53_fu_224_p1, "zext_ln53_fu_224_p1");
    sc_trace(mVcdFile, zext_ln700_19_fu_228_p1, "zext_ln700_19_fu_228_p1");
    sc_trace(mVcdFile, add_ln209_12_fu_241_p2, "add_ln209_12_fu_241_p2");
    sc_trace(mVcdFile, tmp_V_fu_235_p2, "tmp_V_fu_235_p2");
    sc_trace(mVcdFile, zext_ln209_1_fu_280_p1, "zext_ln209_1_fu_280_p1");
    sc_trace(mVcdFile, zext_ln700_21_fu_284_p1, "zext_ln700_21_fu_284_p1");
    sc_trace(mVcdFile, zext_ln700_23_fu_302_p1, "zext_ln700_23_fu_302_p1");
    sc_trace(mVcdFile, zext_ln53_1_fu_294_p1, "zext_ln53_1_fu_294_p1");
    sc_trace(mVcdFile, zext_ln700_22_fu_298_p1, "zext_ln700_22_fu_298_p1");
    sc_trace(mVcdFile, add_ln209_13_fu_311_p2, "add_ln209_13_fu_311_p2");
    sc_trace(mVcdFile, tmp_V_12_fu_305_p2, "tmp_V_12_fu_305_p2");
    sc_trace(mVcdFile, ap_return_preg, "ap_return_preg");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
#endif

    }
}

karastuba_mul_templa_2::~karastuba_mul_templa_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete add0_digits_data_V_U;
    delete add1_digits_data_V_U;
    delete grp_mul_I_O_fu_180;
}

void karastuba_mul_templa_2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state6.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state6.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state6.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_enable_reg_pp1_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_preg = ap_const_lv4_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) && 
             esl_seteq<1,1,1>(grp_mul_I_O_fu_180_ap_done.read(), ap_const_logic_1))) {
            ap_return_preg = grp_mul_I_O_fu_180_ap_return.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        grp_mul_I_O_fu_180_ap_start_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
            grp_mul_I_O_fu_180_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_mul_I_O_fu_180_ap_ready.read())) {
            grp_mul_I_O_fu_180_ap_start_reg = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        i_0_i2_reg_169 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln53_1_fu_262_p2.read()))) {
        i_0_i2_reg_169 = i_21_fu_268_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_0_i_reg_146 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(icmp_ln53_fu_192_p2.read(), ap_const_lv1_0))) {
        i_0_i_reg_146 = i_fu_198_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        p_088_0_i1_reg_157 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln53_1_reg_376_pp1_iter1_reg.read()))) {
        p_088_0_i1_reg_157 = tmp_V_12_fu_305_p2.read().range(65, 64);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        p_088_0_i_reg_134 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(icmp_ln53_reg_332_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        p_088_0_i_reg_134 = tmp_V_fu_235_p2.read().range(65, 64);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln53_1_reg_376.read()))) {
        add_ln700_13_reg_410 = add_ln700_13_fu_288_p2.read();
        rhs0_tmp_digits_data_4_reg_400 = rhs0_tmp_digits_data_V_q0.read();
        rhs1_tmp_digits_data_4_reg_405 = rhs1_tmp_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln53_reg_332.read(), ap_const_lv1_0))) {
        add_ln700_reg_366 = add_ln700_fu_218_p2.read();
        lhs0_tmp_digits_data_4_reg_356 = lhs0_tmp_digits_data_V_q0.read();
        lhs1_tmp_digits_data_4_reg_361 = lhs1_tmp_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln53_1_reg_376 = icmp_ln53_1_fu_262_p2.read();
        icmp_ln53_1_reg_376_pp1_iter1_reg = icmp_ln53_1_reg_376.read();
        zext_ln58_1_reg_385_pp1_iter1_reg = zext_ln58_1_reg_385.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln53_reg_332 = icmp_ln53_fu_192_p2.read();
        icmp_ln53_reg_332_pp0_iter1_reg = icmp_ln53_reg_332.read();
        zext_ln58_reg_341_pp0_iter1_reg = zext_ln58_reg_341.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln53_1_fu_262_p2.read()))) {
        zext_ln58_1_reg_385 = zext_ln58_1_fu_274_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln53_fu_192_p2.read(), ap_const_lv1_0))) {
        zext_ln58_reg_341 = zext_ln58_fu_204_p1.read();
    }
}

void karastuba_mul_templa_2::thread_add0_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        add0_digits_data_V_address0 =  (sc_lv<3>) (zext_ln58_reg_341_pp0_iter1_reg.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        add0_digits_data_V_address0 = grp_mul_I_O_fu_180_u_digits_data_V_address0.read();
    } else {
        add0_digits_data_V_address0 = "XXX";
    }
}

void karastuba_mul_templa_2::thread_add0_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        add0_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        add0_digits_data_V_ce0 = grp_mul_I_O_fu_180_u_digits_data_V_ce0.read();
    } else {
        add0_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_add0_digits_data_V_d0() {
    add0_digits_data_V_d0 = (!add_ln209_12_fu_241_p2.read().is_01() || !lhs0_tmp_digits_data_4_reg_356.read().is_01())? sc_lv<64>(): (sc_biguint<64>(add_ln209_12_fu_241_p2.read()) + sc_biguint<64>(lhs0_tmp_digits_data_4_reg_356.read()));
}

void karastuba_mul_templa_2::thread_add0_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(icmp_ln53_reg_332_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        add0_digits_data_V_we0 = ap_const_logic_1;
    } else {
        add0_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_add1_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        add1_digits_data_V_address0 =  (sc_lv<3>) (zext_ln58_1_reg_385_pp1_iter1_reg.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        add1_digits_data_V_address0 = grp_mul_I_O_fu_180_v_digits_data_V_address0.read();
    } else {
        add1_digits_data_V_address0 = "XXX";
    }
}

void karastuba_mul_templa_2::thread_add1_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()))) {
        add1_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        add1_digits_data_V_ce0 = grp_mul_I_O_fu_180_v_digits_data_V_ce0.read();
    } else {
        add1_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_add1_digits_data_V_d0() {
    add1_digits_data_V_d0 = (!add_ln209_13_fu_311_p2.read().is_01() || !rhs0_tmp_digits_data_4_reg_400.read().is_01())? sc_lv<64>(): (sc_biguint<64>(add_ln209_13_fu_311_p2.read()) + sc_biguint<64>(rhs0_tmp_digits_data_4_reg_400.read()));
}

void karastuba_mul_templa_2::thread_add1_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln53_1_reg_376_pp1_iter1_reg.read()))) {
        add1_digits_data_V_we0 = ap_const_logic_1;
    } else {
        add1_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_add_ln209_12_fu_241_p2() {
    add_ln209_12_fu_241_p2 = (!lhs1_tmp_digits_data_4_reg_361.read().is_01() || !zext_ln700_19_fu_228_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(lhs1_tmp_digits_data_4_reg_361.read()) + sc_biguint<64>(zext_ln700_19_fu_228_p1.read()));
}

void karastuba_mul_templa_2::thread_add_ln209_13_fu_311_p2() {
    add_ln209_13_fu_311_p2 = (!rhs1_tmp_digits_data_4_reg_405.read().is_01() || !zext_ln700_22_fu_298_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(rhs1_tmp_digits_data_4_reg_405.read()) + sc_biguint<64>(zext_ln700_22_fu_298_p1.read()));
}

void karastuba_mul_templa_2::thread_add_ln700_13_fu_288_p2() {
    add_ln700_13_fu_288_p2 = (!zext_ln209_1_fu_280_p1.read().is_01() || !zext_ln700_21_fu_284_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln209_1_fu_280_p1.read()) + sc_biguint<65>(zext_ln700_21_fu_284_p1.read()));
}

void karastuba_mul_templa_2::thread_add_ln700_fu_218_p2() {
    add_ln700_fu_218_p2 = (!zext_ln209_fu_210_p1.read().is_01() || !zext_ln700_fu_214_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln209_fu_210_p1.read()) + sc_biguint<65>(zext_ln700_fu_214_p1.read()));
}

void karastuba_mul_templa_2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void karastuba_mul_templa_2::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[3];
}

void karastuba_mul_templa_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void karastuba_mul_templa_2::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[5];
}

void karastuba_mul_templa_2::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[2];
}

void karastuba_mul_templa_2::thread_ap_CS_fsm_state9() {
    ap_CS_fsm_state9 = ap_CS_fsm.read()[4];
}

void karastuba_mul_templa_2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_templa_2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_templa_2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_templa_2::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_templa_2::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_templa_2::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_templa_2::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_templa_2::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_templa_2::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_templa_2::thread_ap_block_state6_pp1_stage0_iter0() {
    ap_block_state6_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_templa_2::thread_ap_block_state7_pp1_stage0_iter1() {
    ap_block_state7_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_templa_2::thread_ap_block_state8_pp1_stage0_iter2() {
    ap_block_state8_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_templa_2::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln53_fu_192_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_ap_condition_pp1_exit_iter0_state6() {
    if (esl_seteq<1,1,1>(icmp_ln53_1_fu_262_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) && 
          esl_seteq<1,1,1>(grp_mul_I_O_fu_180_ap_done.read(), ap_const_logic_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void karastuba_mul_templa_2::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void karastuba_mul_templa_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) && 
         esl_seteq<1,1,1>(grp_mul_I_O_fu_180_ap_done.read(), ap_const_logic_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_ap_return() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) && 
         esl_seteq<1,1,1>(grp_mul_I_O_fu_180_ap_done.read(), ap_const_logic_1))) {
        ap_return = grp_mul_I_O_fu_180_ap_return.read();
    } else {
        ap_return = ap_return_preg.read();
    }
}

void karastuba_mul_templa_2::thread_cross_mul_digits_data_V_address0() {
    cross_mul_digits_data_V_address0 = grp_mul_I_O_fu_180_w_digits_data_V_address0.read();
}

void karastuba_mul_templa_2::thread_cross_mul_digits_data_V_address1() {
    cross_mul_digits_data_V_address1 = grp_mul_I_O_fu_180_w_digits_data_V_address1.read();
}

void karastuba_mul_templa_2::thread_cross_mul_digits_data_V_ce0() {
    cross_mul_digits_data_V_ce0 = grp_mul_I_O_fu_180_w_digits_data_V_ce0.read();
}

void karastuba_mul_templa_2::thread_cross_mul_digits_data_V_ce1() {
    cross_mul_digits_data_V_ce1 = grp_mul_I_O_fu_180_w_digits_data_V_ce1.read();
}

void karastuba_mul_templa_2::thread_cross_mul_digits_data_V_d0() {
    cross_mul_digits_data_V_d0 = grp_mul_I_O_fu_180_w_digits_data_V_d0.read();
}

void karastuba_mul_templa_2::thread_cross_mul_digits_data_V_d1() {
    cross_mul_digits_data_V_d1 = grp_mul_I_O_fu_180_w_digits_data_V_d1.read();
}

void karastuba_mul_templa_2::thread_cross_mul_digits_data_V_we0() {
    cross_mul_digits_data_V_we0 = grp_mul_I_O_fu_180_w_digits_data_V_we0.read();
}

void karastuba_mul_templa_2::thread_cross_mul_digits_data_V_we1() {
    cross_mul_digits_data_V_we1 = grp_mul_I_O_fu_180_w_digits_data_V_we1.read();
}

void karastuba_mul_templa_2::thread_grp_mul_I_O_fu_180_ap_start() {
    grp_mul_I_O_fu_180_ap_start = grp_mul_I_O_fu_180_ap_start_reg.read();
}

void karastuba_mul_templa_2::thread_i_21_fu_268_p2() {
    i_21_fu_268_p2 = (!i_0_i2_reg_169.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(i_0_i2_reg_169.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void karastuba_mul_templa_2::thread_i_fu_198_p2() {
    i_fu_198_p2 = (!i_0_i_reg_146.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(i_0_i_reg_146.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void karastuba_mul_templa_2::thread_icmp_ln53_1_fu_262_p2() {
    icmp_ln53_1_fu_262_p2 = (!i_0_i2_reg_169.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(i_0_i2_reg_169.read() == ap_const_lv4_8);
}

void karastuba_mul_templa_2::thread_icmp_ln53_fu_192_p2() {
    icmp_ln53_fu_192_p2 = (!i_0_i_reg_146.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(i_0_i_reg_146.read() == ap_const_lv4_8);
}

void karastuba_mul_templa_2::thread_lhs0_tmp_digits_data_V_address0() {
    lhs0_tmp_digits_data_V_address0 =  (sc_lv<3>) (zext_ln58_fu_204_p1.read());
}

void karastuba_mul_templa_2::thread_lhs0_tmp_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        lhs0_tmp_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        lhs0_tmp_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_lhs1_tmp_digits_data_V_address0() {
    lhs1_tmp_digits_data_V_address0 =  (sc_lv<3>) (zext_ln58_fu_204_p1.read());
}

void karastuba_mul_templa_2::thread_lhs1_tmp_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        lhs1_tmp_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        lhs1_tmp_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_rhs0_tmp_digits_data_V_address0() {
    rhs0_tmp_digits_data_V_address0 =  (sc_lv<3>) (zext_ln58_1_fu_274_p1.read());
}

void karastuba_mul_templa_2::thread_rhs0_tmp_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        rhs0_tmp_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        rhs0_tmp_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_rhs1_tmp_digits_data_V_address0() {
    rhs1_tmp_digits_data_V_address0 =  (sc_lv<3>) (zext_ln58_1_fu_274_p1.read());
}

void karastuba_mul_templa_2::thread_rhs1_tmp_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        rhs1_tmp_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        rhs1_tmp_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_templa_2::thread_tmp_V_12_fu_305_p2() {
    tmp_V_12_fu_305_p2 = (!zext_ln700_23_fu_302_p1.read().is_01() || !zext_ln53_1_fu_294_p1.read().is_01())? sc_lv<66>(): (sc_biguint<66>(zext_ln700_23_fu_302_p1.read()) + sc_biguint<66>(zext_ln53_1_fu_294_p1.read()));
}

void karastuba_mul_templa_2::thread_tmp_V_fu_235_p2() {
    tmp_V_fu_235_p2 = (!zext_ln700_20_fu_232_p1.read().is_01() || !zext_ln53_fu_224_p1.read().is_01())? sc_lv<66>(): (sc_biguint<66>(zext_ln700_20_fu_232_p1.read()) + sc_biguint<66>(zext_ln53_fu_224_p1.read()));
}

void karastuba_mul_templa_2::thread_zext_ln209_1_fu_280_p1() {
    zext_ln209_1_fu_280_p1 = esl_zext<65,64>(rhs0_tmp_digits_data_V_q0.read());
}

void karastuba_mul_templa_2::thread_zext_ln209_fu_210_p1() {
    zext_ln209_fu_210_p1 = esl_zext<65,64>(lhs0_tmp_digits_data_V_q0.read());
}

void karastuba_mul_templa_2::thread_zext_ln53_1_fu_294_p1() {
    zext_ln53_1_fu_294_p1 = esl_zext<66,2>(p_088_0_i1_reg_157.read());
}

void karastuba_mul_templa_2::thread_zext_ln53_fu_224_p1() {
    zext_ln53_fu_224_p1 = esl_zext<66,2>(p_088_0_i_reg_134.read());
}

void karastuba_mul_templa_2::thread_zext_ln58_1_fu_274_p1() {
    zext_ln58_1_fu_274_p1 = esl_zext<64,4>(i_0_i2_reg_169.read());
}

void karastuba_mul_templa_2::thread_zext_ln58_fu_204_p1() {
    zext_ln58_fu_204_p1 = esl_zext<64,4>(i_0_i_reg_146.read());
}

void karastuba_mul_templa_2::thread_zext_ln700_19_fu_228_p1() {
    zext_ln700_19_fu_228_p1 = esl_zext<64,2>(p_088_0_i_reg_134.read());
}

void karastuba_mul_templa_2::thread_zext_ln700_20_fu_232_p1() {
    zext_ln700_20_fu_232_p1 = esl_zext<66,65>(add_ln700_reg_366.read());
}

void karastuba_mul_templa_2::thread_zext_ln700_21_fu_284_p1() {
    zext_ln700_21_fu_284_p1 = esl_zext<65,64>(rhs1_tmp_digits_data_V_q0.read());
}

void karastuba_mul_templa_2::thread_zext_ln700_22_fu_298_p1() {
    zext_ln700_22_fu_298_p1 = esl_zext<64,2>(p_088_0_i1_reg_157.read());
}

void karastuba_mul_templa_2::thread_zext_ln700_23_fu_302_p1() {
    zext_ln700_23_fu_302_p1 = esl_zext<66,65>(add_ln700_13_reg_410.read());
}

void karastuba_mul_templa_2::thread_zext_ln700_fu_214_p1() {
    zext_ln700_fu_214_p1 = esl_zext<65,64>(lhs1_tmp_digits_data_V_q0.read());
}

void karastuba_mul_templa_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln53_fu_192_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln53_fu_192_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 8 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln53_1_fu_262_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln53_1_fu_262_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state9;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state10;
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) && esl_seteq<1,1,1>(grp_mul_I_O_fu_180_ap_done.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state10;
            }
            break;
        default : 
            ap_NS_fsm =  (sc_lv<6>) ("XXXXXX");
            break;
    }
}

}

