# This is the QIP file for DSP Builder for Intel FPGAs system 'final_project_1_txrx_fp_Power_extraction'

set_global_assignment -name VHDL_FILE C:/git_projects/MCC150/final_project/./rtl/final_project_1/final_project_1_txrx_fp_Power_extraction.vhd
set_global_assignment -name VHDL_FILE C:/git_projects/MCC150/final_project/./rtl/final_project_1/final_project_1_txrx_fp_Power_extraction.vhd
set_global_assignment -name VHDL_FILE C:/git_projects/MCC150/final_project/./rtl/final_project_1/final_project_1_txrx_fp_Power_extraction.vhd
set_global_assignment -name VHDL_FILE C:/git_projects/MCC150/final_project/./rtl/final_project_1/final_project_1_txrx_fp_Power_extraction.vhd
