SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Thu Feb 17 08:28:20 2022
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n dpr_2k_A64_B8 -lang verilog -synth synplify -bus_exp 7 -bb -arch xo2c00 -type ramdp -device LCMXO2-4000HC -aaddr_width 8 -widtha 64 -baddr_width 11 -widthb 8 -anum_words 256 -bnum_words 2048 -cascade -1 -mem_init0 -writemodeA NORMAL -writemodeB NORMAL 
    Circuit name     : dpr_2k_A64_B8
    Module type      : RAM_DP_TRUE
    Module Version   : 7.5
    Ports            : 
    Inputs       : DataInA[63:0], DataInB[7:0], AddressA[7:0], AddressB[10:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
    Outputs      : QA[63:0], QB[7:0]
    I/O buffer       : not inserted
    Memory file      : INIT_ALL_0s
    EDIF output      : dpr_2k_A64_B8.edn
    Verilog output   : dpr_2k_A64_B8.v
    Verilog template : dpr_2k_A64_B8_tmpl.v
    Verilog testbench: tb_dpr_2k_A64_B8_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : dpr_2k_A64_B8.srp
    Estimated Resource Usage:
            EBR : 8
  
END   SCUBA Module Synthesis

