{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ae7b888a",
   "metadata": {
    "vscode": {
     "languageId": "plaintext"
    }
   },
   "outputs": [],
   "source": [
    "module commutator #(\n",
    "    parameter WIDTH = 9\n",
    ")(\n",
    "    input  wire                  mode,     // 0: switch, 1: bypass\n",
    "    input                        state1_com1_flag,\n",
    "    input                        state2_com1_flag,\n",
    "    input                        state2_com2_flag,\n",
    "    input                        state3_com1_flag,\n",
    "    input                        state3_com2_flag,\n",
    "    input                        state3_com3_flag,\n",
    "    input  wire signed [WIDTH-1:0] inUI_re,\n",
    "    input  wire signed [WIDTH-1:0] inUI_im,\n",
    "    input  wire signed [WIDTH-1:0] inLI_re,\n",
    "    input  wire signed [WIDTH-1:0] inLI_im,\n",
    "    output reg  signed [WIDTH-1:0] Up_out_re,\n",
    "    output reg  signed [WIDTH-1:0] Up_out_im,\n",
    "    output reg  signed [WIDTH-1:0] Low_out_re,\n",
    "    output reg  signed [WIDTH-1:0] Low_out_im\n",
    ");\n",
    "\n",
    "\n",
    "always @(*) begin\n",
    "    if (mode) begin  // bypass\n",
    "        if (!state1_com1_flag) begin\n",
    "            Up_out_re = inLI_re;\n",
    "            Up_out_im = inLI_im;\n",
    "        end else begin\n",
    "            Low_out_re = inLI_re;\n",
    "            Low_out_im = inLI_im;\n",
    "        end\n",
    "        \n",
    "    end else begin  // switch\n",
    "        if(state2_com1_flag) begin\n",
    "            Up_out_re = inUI_re;\n",
    "            Up_out_im = inUI_im;\n",
    "        end else if (state2_com2_flag) begin\n",
    "            Up_out_re = inLI_re;\n",
    "            Up_out_im = inLI_im;\n",
    "            Low_out_re = inUI_re;\n",
    "            Low_out_im = inUI_im;\n",
    "        end else begin\n",
    "        \n",
    "        end \n",
    "\n",
    "        if (state3_com1_flag) begin\n",
    "            Up_out_re = inUI_re;\n",
    "            Up_out_im = inUI_im;\n",
    "            Low_out_re = inLI_re;\n",
    "            Low_out_im = inLI_im;\n",
    "        end else if (state3_com2_flag) begin\n",
    "            Up_out_re = inLI_re;\n",
    "            Up_out_im = inLI_im;\n",
    "            Low_out_re = inUI_re;\n",
    "            Low_out_im = inUI_im;\n",
    "        end else if (state3_com3_flag) begin\n",
    "            Low_out_re = inLI_re;\n",
    "            Low_out_im = inLI_im;\n",
    "        end\n",
    "\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "85e9033b",
   "metadata": {
    "vscode": {
     "languageId": "plaintext"
    }
   },
   "outputs": [],
   "source": [
    "reg state1_com1_flag_tmp;\n",
    "\n",
    "    reg state2_com1_flag_tmp;\n",
    "    reg state2_com2_flag_tmp;\n",
    "\n",
    "    reg state3_com1_flag_tmp;\n",
    "    reg state3_com2_flag_tmp;\n",
    "    reg state3_com3_flag_tmp;\n",
    "\n",
    "    always @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            state2_com1_flag_tmp <= 0;\n",
    "            state2_com2_flag_tmp <= 0;\n",
    "            state1_com1_flag_tmp <= 0;\n",
    "        end else begin\n",
    "            // Default reset\n",
    "            if (counter > 15 && counter < 32) begin\n",
    "                state1_com1_flag_tmp <= 1;\n",
    "            end else begin\n",
    "                state1_com1_flag_tmp <= 0;\n",
    "            end\n",
    "\n",
    "            if (counter > 15 && counter < 24) begin\n",
    "                state2_com1_flag_tmp <= 1;\n",
    "            end else begin\n",
    "                state2_com1_flag_tmp <= 0;\n",
    "            end\n",
    "\n",
    "            if (counter > 23 && counter < 32) begin\n",
    "                state2_com2_flag_tmp <= 1;\n",
    "            end else begin\n",
    "                state2_com2_flag_tmp <= 0;\n",
    "            end\n",
    "\n",
    "            if ((counter > 23 && counter < 28) || (counter > 31 && counter < 36)) begin\n",
    "                state3_com1_flag_tmp <= 1;\n",
    "            end else begin\n",
    "                state3_com1_flag_tmp <= 0;\n",
    "            end\n",
    "            if ((counter > 27 && counter < 32) || (counter > 35 && counter < 40)) begin\n",
    "                state3_com2_flag_tmp <= 1;\n",
    "            end else begin\n",
    "                state3_com2_flag_tmp <= 0;\n",
    "            end\n",
    "            if ((counter > 39 && counter < 44)) begin\n",
    "                state3_com3_flag_tmp <= 1;\n",
    "            end else begin\n",
    "                state3_com3_flag_tmp <= 0;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "\n",
    "\n",
    "    \n",
    "//----------------------------------------------------------\n",
    "    assign state1_com1_flag = state1_com1_flag_tmp;\n",
    "\n",
    "    assign state2_com1_flag = state2_com1_flag_tmp;\n",
    "    assign state2_com2_flag = state2_com2_flag_tmp;\n",
    "\n",
    "    assign state3_com1_flag = state3_com1_flag_tmp;\n",
    "    assign state3_com2_flag = state3_com2_flag_tmp;\n",
    "    assign state3_com3_flag = state3_com3_flag_tmp;"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cb20f874",
   "metadata": {
    "vscode": {
     "languageId": "plaintext"
    }
   },
   "outputs": [],
   "source": [
    "module fft (\n",
    "    input clk,\n",
    "    input rst_n,\n",
    "    input wire signed [8:0] FFTInRe,\n",
    "    input wire signed [8:0] FFTInIm,\n",
    "\n",
    "\n",
    "    output wire signed [8:0] MDCOutUpRe,\n",
    "    output wire signed [8:0] MDCOutUpIm,\n",
    "    output wire signed [8:0] MDCOutDownRe,\n",
    "    output wire signed [8:0] MDCOutDownIm\n",
    "\n",
    ");\n",
    "//----------------State1------------------\n",
    "    reg signed [8:0] state1_inUI_re;\n",
    "    reg signed [8:0] state1_inUI_im;\n",
    "    reg signed [8:0] state1_inLI_re;\n",
    "    reg signed [8:0] state1_inLI_im;\n",
    "\n",
    "    wire signed [8:0] state1_outUp_re;\n",
    "    wire signed [8:0] state1_outUp_im;\n",
    "    wire signed [8:0] state1_outL_re;\n",
    "    wire signed [8:0] state1_outL_im;\n",
    "\n",
    "    wire signed [3:0] rom_16_counter;\n",
    "\n",
    "//----------------State2------------------\n",
    "    wire signed [8:0] state2_outUp_re;\n",
    "    wire signed [8:0] state2_outUp_im;\n",
    "    wire signed [8:0] state2_outL_re;\n",
    "    wire signed [8:0] state2_outL_im;\n",
    "\n",
    "    wire signed [2:0] rom_8_counter;\n",
    "\n",
    "//----------------State3------------------\n",
    "    wire signed [8:0] state3_outUp_re;\n",
    "    wire signed [8:0] state3_outUp_im;\n",
    "    wire signed [8:0] state3_outL_re;\n",
    "    wire signed [8:0] state3_outL_im;\n",
    "\n",
    "    wire signed [1:0] rom_4_counter;\n",
    "\n",
    "\n",
    "    always @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            state1_inUI_re <= 0;\n",
    "            state1_inUI_im <= 0;\n",
    "            \n",
    "            \n",
    "        end else begin\n",
    "            state1_inLI_re <= FFTInRe;\n",
    "            state1_inLI_im <= FFTInIm;\n",
    "        end\n",
    "    end\n",
    "\n",
    "    wire [6:0] state_code;\n",
    "\n",
    "    controller controler_1(clk, \n",
    "                        rst_n, \n",
    "                        rom_16_counter, \n",
    "                        rom_8_counter, \n",
    "                        rom_4_counter,\n",
    "                        state_code\n",
    "    );\n",
    "    \n",
    "    //---------State1-------------\n",
    "\n",
    "    fft_state1 state1(clk, \n",
    "                    rst_n, \n",
    "                    state_code,\n",
    "                    rom_16_counter, \n",
    "                    state1_inUI_re, \n",
    "                    state1_inUI_im, \n",
    "                    state1_inLI_re, \n",
    "                    state1_inLI_im, \n",
    "                    state1_outUp_re, \n",
    "                    state1_outUp_im, \n",
    "                    state1_outL_re, \n",
    "                    state1_outL_im\n",
    "    );\n",
    "\n",
    "    //---------State2-------------\n",
    "\n",
    "\n",
    "    fft_state2#(9) state2(clk, \n",
    "                        rst_n, \n",
    "                        state_code,\n",
    "                        rom_8_counter, \n",
    "                        state1_outUp_re, \n",
    "                        state1_outUp_im, \n",
    "                        state1_outL_re, \n",
    "                        state1_outL_im, \n",
    "                        state2_outUp_re, \n",
    "                        state2_outUp_im, \n",
    "                        state2_outL_re, \n",
    "                        state2_outL_im\n",
    "    );\n",
    "\n",
    "    //------------State3---------\n",
    "    fft_state3#(9) state3(clk, \n",
    "                        rst_n, \n",
    "                        state_code,\n",
    "                        rom_4_counter, \n",
    "                        state2_outUp_re, \n",
    "                        state2_outUp_im, \n",
    "                        state2_outL_re, \n",
    "                        state2_outL_im, \n",
    "                        state3_outUp_re, \n",
    "                        state3_outUp_im, \n",
    "                        state3_outL_re, \n",
    "                        state3_outL_im\n",
    "    );\n",
    "\n",
    "\n",
    "    assign MDCOutUpRe = state3_outUp_re;\n",
    "    assign MDCOutUpIm = state3_outUp_im;\n",
    "    assign MDCOutDownRe = state3_outL_re;\n",
    "    assign MDCOutDownIm = state3_outL_im;\n",
    "\n",
    "\n",
    "endmodule"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
