Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 14 22:41:46 2023
| Host         : Sean running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.449        0.000                      0                  225        0.219        0.000                      0                  225        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.449        0.000                      0                  225        0.219        0.000                      0                  225        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 analyseALUFN/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_inputStringB_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.333ns (26.207%)  route 3.753ns (73.793%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.207    analyseALUFN/CLK
    SLICE_X62Y61         FDRE                                         r  analyseALUFN/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  analyseALUFN/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.869     6.532    analyseALUFN/M_ctr_q_reg[13]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.656 r  analyseALUFN/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.229    analyseALUFN/M_last_q_i_5__0_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  analyseALUFN/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.442     7.796    analyseALUFN/M_last_q_i_3__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  analyseALUFN/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.363    analyseALUFNEdge/M_analyseALUFN_out
    SLICE_X63Y58         LUT2 (Prop_lut2_I1_O)        0.150     8.513 f  analyseALUFNEdge/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=3, routed)           0.747     9.260    storageEdge/M_inputStringA_q_reg[0]
    SLICE_X61Y55         LUT5 (Prop_lut5_I2_O)        0.355     9.615 r  storageEdge/M_inputStringB_q[15]_i_1/O
                         net (fo=16, routed)          0.678    10.293    M_inputStringB_d
    SLICE_X63Y52         FDRE                                         r  M_inputStringB_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.510    14.914    clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  M_inputStringB_q_reg[4]/C
                         clock pessimism              0.272    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X63Y52         FDRE (Setup_fdre_C_CE)      -0.408    14.743    M_inputStringB_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 analyseALUFN/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_inputStringB_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.333ns (26.207%)  route 3.753ns (73.793%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.207    analyseALUFN/CLK
    SLICE_X62Y61         FDRE                                         r  analyseALUFN/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  analyseALUFN/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.869     6.532    analyseALUFN/M_ctr_q_reg[13]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.656 r  analyseALUFN/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.229    analyseALUFN/M_last_q_i_5__0_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  analyseALUFN/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.442     7.796    analyseALUFN/M_last_q_i_3__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  analyseALUFN/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.363    analyseALUFNEdge/M_analyseALUFN_out
    SLICE_X63Y58         LUT2 (Prop_lut2_I1_O)        0.150     8.513 f  analyseALUFNEdge/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=3, routed)           0.747     9.260    storageEdge/M_inputStringA_q_reg[0]
    SLICE_X61Y55         LUT5 (Prop_lut5_I2_O)        0.355     9.615 r  storageEdge/M_inputStringB_q[15]_i_1/O
                         net (fo=16, routed)          0.678    10.293    M_inputStringB_d
    SLICE_X63Y52         FDRE                                         r  M_inputStringB_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.510    14.914    clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  M_inputStringB_q_reg[7]/C
                         clock pessimism              0.272    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X63Y52         FDRE (Setup_fdre_C_CE)      -0.408    14.743    M_inputStringB_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 analyseALUFN/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_inputStringB_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 1.333ns (26.310%)  route 3.734ns (73.690%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.207    analyseALUFN/CLK
    SLICE_X62Y61         FDRE                                         r  analyseALUFN/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  analyseALUFN/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.869     6.532    analyseALUFN/M_ctr_q_reg[13]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.656 r  analyseALUFN/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.229    analyseALUFN/M_last_q_i_5__0_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  analyseALUFN/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.442     7.796    analyseALUFN/M_last_q_i_3__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  analyseALUFN/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.363    analyseALUFNEdge/M_analyseALUFN_out
    SLICE_X63Y58         LUT2 (Prop_lut2_I1_O)        0.150     8.513 f  analyseALUFNEdge/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=3, routed)           0.747     9.260    storageEdge/M_inputStringA_q_reg[0]
    SLICE_X61Y55         LUT5 (Prop_lut5_I2_O)        0.355     9.615 r  storageEdge/M_inputStringB_q[15]_i_1/O
                         net (fo=16, routed)          0.658    10.274    M_inputStringB_d
    SLICE_X61Y52         FDRE                                         r  M_inputStringB_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.509    14.913    clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  M_inputStringB_q_reg[10]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X61Y52         FDRE (Setup_fdre_C_CE)      -0.408    14.728    M_inputStringB_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 analyseALUFN/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_inputStringB_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.333ns (26.966%)  route 3.610ns (73.034%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.207    analyseALUFN/CLK
    SLICE_X62Y61         FDRE                                         r  analyseALUFN/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  analyseALUFN/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.869     6.532    analyseALUFN/M_ctr_q_reg[13]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.656 r  analyseALUFN/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.229    analyseALUFN/M_last_q_i_5__0_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  analyseALUFN/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.442     7.796    analyseALUFN/M_last_q_i_3__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  analyseALUFN/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.363    analyseALUFNEdge/M_analyseALUFN_out
    SLICE_X63Y58         LUT2 (Prop_lut2_I1_O)        0.150     8.513 f  analyseALUFNEdge/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=3, routed)           0.747     9.260    storageEdge/M_inputStringA_q_reg[0]
    SLICE_X61Y55         LUT5 (Prop_lut5_I2_O)        0.355     9.615 r  storageEdge/M_inputStringB_q[15]_i_1/O
                         net (fo=16, routed)          0.535    10.150    M_inputStringB_d
    SLICE_X62Y54         FDRE                                         r  M_inputStringB_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.509    14.913    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  M_inputStringB_q_reg[3]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y54         FDRE (Setup_fdre_C_CE)      -0.408    14.742    M_inputStringB_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 analyseALUFN/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_inputStringB_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.333ns (26.966%)  route 3.610ns (73.034%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.207    analyseALUFN/CLK
    SLICE_X62Y61         FDRE                                         r  analyseALUFN/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  analyseALUFN/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.869     6.532    analyseALUFN/M_ctr_q_reg[13]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.656 r  analyseALUFN/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.229    analyseALUFN/M_last_q_i_5__0_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  analyseALUFN/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.442     7.796    analyseALUFN/M_last_q_i_3__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  analyseALUFN/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.363    analyseALUFNEdge/M_analyseALUFN_out
    SLICE_X63Y58         LUT2 (Prop_lut2_I1_O)        0.150     8.513 f  analyseALUFNEdge/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=3, routed)           0.747     9.260    storageEdge/M_inputStringA_q_reg[0]
    SLICE_X61Y55         LUT5 (Prop_lut5_I2_O)        0.355     9.615 r  storageEdge/M_inputStringB_q[15]_i_1/O
                         net (fo=16, routed)          0.535    10.150    M_inputStringB_d
    SLICE_X62Y54         FDRE                                         r  M_inputStringB_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.509    14.913    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  M_inputStringB_q_reg[9]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y54         FDRE (Setup_fdre_C_CE)      -0.408    14.742    M_inputStringB_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 analyseALUFN/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_inputStringB_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.333ns (27.008%)  route 3.603ns (72.992%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.207    analyseALUFN/CLK
    SLICE_X62Y61         FDRE                                         r  analyseALUFN/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  analyseALUFN/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.869     6.532    analyseALUFN/M_ctr_q_reg[13]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.656 r  analyseALUFN/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.229    analyseALUFN/M_last_q_i_5__0_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  analyseALUFN/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.442     7.796    analyseALUFN/M_last_q_i_3__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  analyseALUFN/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.363    analyseALUFNEdge/M_analyseALUFN_out
    SLICE_X63Y58         LUT2 (Prop_lut2_I1_O)        0.150     8.513 f  analyseALUFNEdge/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=3, routed)           0.747     9.260    storageEdge/M_inputStringA_q_reg[0]
    SLICE_X61Y55         LUT5 (Prop_lut5_I2_O)        0.355     9.615 r  storageEdge/M_inputStringB_q[15]_i_1/O
                         net (fo=16, routed)          0.527    10.143    M_inputStringB_d
    SLICE_X62Y53         FDRE                                         r  M_inputStringB_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.509    14.913    clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  M_inputStringB_q_reg[0]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.408    14.742    M_inputStringB_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 analyseALUFN/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_inputStringB_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.333ns (27.008%)  route 3.603ns (72.992%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.207    analyseALUFN/CLK
    SLICE_X62Y61         FDRE                                         r  analyseALUFN/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  analyseALUFN/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.869     6.532    analyseALUFN/M_ctr_q_reg[13]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.656 r  analyseALUFN/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.229    analyseALUFN/M_last_q_i_5__0_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  analyseALUFN/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.442     7.796    analyseALUFN/M_last_q_i_3__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  analyseALUFN/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.363    analyseALUFNEdge/M_analyseALUFN_out
    SLICE_X63Y58         LUT2 (Prop_lut2_I1_O)        0.150     8.513 f  analyseALUFNEdge/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=3, routed)           0.747     9.260    storageEdge/M_inputStringA_q_reg[0]
    SLICE_X61Y55         LUT5 (Prop_lut5_I2_O)        0.355     9.615 r  storageEdge/M_inputStringB_q[15]_i_1/O
                         net (fo=16, routed)          0.527    10.143    M_inputStringB_d
    SLICE_X62Y53         FDRE                                         r  M_inputStringB_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.509    14.913    clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  M_inputStringB_q_reg[1]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.408    14.742    M_inputStringB_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 analyseALUFN/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_inputStringB_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.333ns (27.008%)  route 3.603ns (72.992%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.207    analyseALUFN/CLK
    SLICE_X62Y61         FDRE                                         r  analyseALUFN/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  analyseALUFN/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.869     6.532    analyseALUFN/M_ctr_q_reg[13]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.656 r  analyseALUFN/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.229    analyseALUFN/M_last_q_i_5__0_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  analyseALUFN/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.442     7.796    analyseALUFN/M_last_q_i_3__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  analyseALUFN/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.363    analyseALUFNEdge/M_analyseALUFN_out
    SLICE_X63Y58         LUT2 (Prop_lut2_I1_O)        0.150     8.513 f  analyseALUFNEdge/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=3, routed)           0.747     9.260    storageEdge/M_inputStringA_q_reg[0]
    SLICE_X61Y55         LUT5 (Prop_lut5_I2_O)        0.355     9.615 r  storageEdge/M_inputStringB_q[15]_i_1/O
                         net (fo=16, routed)          0.527    10.143    M_inputStringB_d
    SLICE_X62Y53         FDRE                                         r  M_inputStringB_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.509    14.913    clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  M_inputStringB_q_reg[5]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.408    14.742    M_inputStringB_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 analyseALUFN/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_inputStringB_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.333ns (27.008%)  route 3.603ns (72.992%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.207    analyseALUFN/CLK
    SLICE_X62Y61         FDRE                                         r  analyseALUFN/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  analyseALUFN/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.869     6.532    analyseALUFN/M_ctr_q_reg[13]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.656 r  analyseALUFN/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.229    analyseALUFN/M_last_q_i_5__0_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  analyseALUFN/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.442     7.796    analyseALUFN/M_last_q_i_3__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  analyseALUFN/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.363    analyseALUFNEdge/M_analyseALUFN_out
    SLICE_X63Y58         LUT2 (Prop_lut2_I1_O)        0.150     8.513 f  analyseALUFNEdge/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=3, routed)           0.747     9.260    storageEdge/M_inputStringA_q_reg[0]
    SLICE_X61Y55         LUT5 (Prop_lut5_I2_O)        0.355     9.615 r  storageEdge/M_inputStringB_q[15]_i_1/O
                         net (fo=16, routed)          0.527    10.143    M_inputStringB_d
    SLICE_X62Y53         FDRE                                         r  M_inputStringB_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.509    14.913    clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  M_inputStringB_q_reg[6]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.408    14.742    M_inputStringB_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 analyseALUFN/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_inputStringB_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 1.333ns (27.145%)  route 3.578ns (72.855%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.207    analyseALUFN/CLK
    SLICE_X62Y61         FDRE                                         r  analyseALUFN/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  analyseALUFN/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.869     6.532    analyseALUFN/M_ctr_q_reg[13]
    SLICE_X63Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.656 r  analyseALUFN/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.573     7.229    analyseALUFN/M_last_q_i_5__0_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  analyseALUFN/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.442     7.796    analyseALUFN/M_last_q_i_3__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  analyseALUFN/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.363    analyseALUFNEdge/M_analyseALUFN_out
    SLICE_X63Y58         LUT2 (Prop_lut2_I1_O)        0.150     8.513 f  analyseALUFNEdge/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=3, routed)           0.747     9.260    storageEdge/M_inputStringA_q_reg[0]
    SLICE_X61Y55         LUT5 (Prop_lut5_I2_O)        0.355     9.615 r  storageEdge/M_inputStringB_q[15]_i_1/O
                         net (fo=16, routed)          0.502    10.118    M_inputStringB_d
    SLICE_X64Y54         FDRE                                         r  M_inputStringB_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.509    14.913    clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  M_inputStringB_q_reg[11]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y54         FDRE (Setup_fdre_C_CE)      -0.372    14.778    M_inputStringB_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 storageEdge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.298%)  route 0.083ns (26.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.536    storageEdge/CLK
    SLICE_X61Y55         FDRE                                         r  storageEdge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  storageEdge/M_last_q_reg/Q
                         net (fo=4, routed)           0.083     1.746    storageEdge/M_last_q
    SLICE_X61Y55         LUT5 (Prop_lut5_I0_O)        0.099     1.845 r  storageEdge/FSM_sequential_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    storageEdge_n_2
    SLICE_X61Y55         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     2.051    clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.091     1.627    FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.887%)  route 0.173ns (55.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.536    reset_cond/CLK
    SLICE_X62Y57         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.173     1.850    reset_cond/M_stage_d[3]
    SLICE_X63Y56         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.863     2.053    reset_cond/CLK
    SLICE_X63Y56         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.553    
    SLICE_X63Y56         FDSE (Hold_fdse_C_D)         0.070     1.623    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.536    reset_cond/CLK
    SLICE_X62Y57         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.849    reset_cond/M_stage_d[2]
    SLICE_X62Y57         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.862     2.052    reset_cond/CLK
    SLICE_X62Y57         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X62Y57         FDSE (Hold_fdse_C_D)         0.070     1.606    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 storage/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.535    storage/CLK
    SLICE_X61Y59         FDRE                                         r  storage/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  storage/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.795    storage/M_ctr_q_reg[11]
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  storage/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    storage/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X61Y59         FDRE                                         r  storage/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.050    storage/CLK
    SLICE_X61Y59         FDRE                                         r  storage/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.105     1.640    storage/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 storage/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.590     1.534    storage/CLK
    SLICE_X61Y61         FDRE                                         r  storage/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  storage/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.794    storage/M_ctr_q_reg[19]
    SLICE_X61Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  storage/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    storage/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y61         FDRE                                         r  storage/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.049    storage/CLK
    SLICE_X61Y61         FDRE                                         r  storage/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.105     1.639    storage/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 storage/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.535    storage/CLK
    SLICE_X61Y57         FDRE                                         r  storage/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  storage/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.795    storage/M_ctr_q_reg[3]
    SLICE_X61Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  storage/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.903    storage/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X61Y57         FDRE                                         r  storage/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.050    storage/CLK
    SLICE_X61Y57         FDRE                                         r  storage/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)         0.105     1.640    storage/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 storage/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.590     1.534    storage/CLK
    SLICE_X61Y60         FDRE                                         r  storage/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  storage/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.795    storage/M_ctr_q_reg[15]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  storage/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    storage/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y60         FDRE                                         r  storage/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.049    storage/CLK
    SLICE_X61Y60         FDRE                                         r  storage/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.105     1.639    storage/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 storage/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.535    storage/CLK
    SLICE_X61Y58         FDRE                                         r  storage/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  storage/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.796    storage/M_ctr_q_reg[7]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  storage/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    storage/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X61Y58         FDRE                                         r  storage/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.050    storage/CLK
    SLICE_X61Y58         FDRE                                         r  storage/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.105     1.640    storage/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 storage/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.590     1.534    storage/CLK
    SLICE_X61Y61         FDRE                                         r  storage/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  storage/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.116     1.791    storage/M_ctr_q_reg[16]
    SLICE_X61Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  storage/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    storage/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X61Y61         FDRE                                         r  storage/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.049    storage/CLK
    SLICE_X61Y61         FDRE                                         r  storage/M_ctr_q_reg[16]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.105     1.639    storage/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 storage/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.535    storage/CLK
    SLICE_X61Y59         FDRE                                         r  storage/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  storage/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.116     1.792    storage/M_ctr_q_reg[8]
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  storage/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    storage/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X61Y59         FDRE                                         r  storage/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.050    storage/CLK
    SLICE_X61Y59         FDRE                                         r  storage/M_ctr_q_reg[8]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.105     1.640    storage/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y55   FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y55   FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y52   M_inputStringA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y53   M_inputStringA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y54   M_inputStringA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y55   M_inputStringA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y55   M_inputStringA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y54   M_inputStringA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y54   M_inputStringA_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   FSM_sequential_M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   FSM_sequential_M_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   storageEdge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   M_inputStringA_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y52   M_inputStringA_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   M_inputStringA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   M_inputStringA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y55   M_inputStringA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y55   M_inputStringA_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   M_inputStringA_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   FSM_sequential_M_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   M_inputStringA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   M_inputStringA_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y55   M_inputStringA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y55   M_inputStringA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   M_inputStringA_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   M_inputStringA_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   M_inputStringA_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   M_inputStringB_q_reg[11]/C



