;redcode
;assert 1
	SPL 0, <922
	CMP -277, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	JMN 0, <315
	JMN <127, 106
	SUB @-129, 100
	SUB #392, @201
	SUB -207, <-140
	MOV -7, <50
	CMP @127, 106
	ADD #270, <3
	ADD #270, <3
	SUB @127, 106
	SUB @127, 106
	SUB @-129, 100
	ADD 270, 61
	SLT @0, @2
	SLT @0, @2
	JMZ <-347, <133
	SUB -277, <-127
	DAT #-127, <180
	DAT <-30, #8
	SLT 27, @912
	JMZ -207, @-140
	ADD 270, 61
	SLT #-53, 3
	CMP @127, 106
	SUB -207, <-140
	CMP -239, <-120
	DAT #-127, <100
	SPL 0, <922
	ADD #-277, <1
	CMP -207, <-140
	MOV -7, <-20
	MOV #-277, <1
	SUB -727, 900
	MOV #-277, <1
	ADD -277, <-127
	ADD -277, <-127
	SUB #392, @200
	SUB #392, @200
	JMN 0, <315
	JMN 0, <315
	CMP -277, <-127
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -8, <-20
	MOV -1, <-20
