// Seed: 4025750229
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd36,
    parameter id_9 = 32'd52
) (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    output uwire id_3,
    input tri id_4,
    input wire _id_5,
    input wor id_6,
    input supply1 id_7
    , _id_9
);
  wire [-1 : id_9] id_10;
  logic [7:0] id_11;
  assign id_9 = id_6;
  assign id_11[-1 : id_5] = 1;
  assign id_9#(.id_1(-1)) = id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_11,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
