Loading plugins phase: Elapsed time ==> 0s.192ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\MyPSoC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -d CY8C5888AXI-LP096 -s D:\MyPSoC\HNP3_ECB_WS\Basic_Setup.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.601ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Basic_Setup.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MyPSoC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -dcpsoc3 Basic_Setup.v -verilog
======================================================================

======================================================================
Compiling:  Basic_Setup.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MyPSoC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -dcpsoc3 Basic_Setup.v -verilog
======================================================================

======================================================================
Compiling:  Basic_Setup.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MyPSoC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -dcpsoc3 -verilog Basic_Setup.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Oct 08 17:20:15 2016


======================================================================
Compiling:  Basic_Setup.v
Program  :   vpp
Options  :    -yv2 -q10 Basic_Setup.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Oct 08 17:20:16 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Basic_Setup.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Basic_Setup.v (line 1816, col 83):  Note: Substituting module 'cmp_vv_vv' for '='.
Basic_Setup.v (line 6555, col 83):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Basic_Setup.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MyPSoC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -dcpsoc3 -verilog Basic_Setup.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Oct 08 17:20:16 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\MyPSoC\HNP3_ECB_WS\Basic_Setup.cydsn\codegentemp\Basic_Setup.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\MyPSoC\HNP3_ECB_WS\Basic_Setup.cydsn\codegentemp\Basic_Setup.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Basic_Setup.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MyPSoC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -dcpsoc3 -verilog Basic_Setup.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Oct 08 17:20:18 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\MyPSoC\HNP3_ECB_WS\Basic_Setup.cydsn\codegentemp\Basic_Setup.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\MyPSoC\HNP3_ECB_WS\Basic_Setup.cydsn\codegentemp\Basic_Setup.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	\CAN_1:Net_31\
	\CAN_1:Net_30\
	\UART_MODX_1:BUART:reset_sr\
	Net_1606
	Net_1607
	\UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1602
	\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_MODX_1:BUART:sRX:MODULE_5:lt\
	\UART_MODX_1:BUART:sRX:MODULE_5:eq\
	\UART_MODX_1:BUART:sRX:MODULE_5:gt\
	\UART_MODX_1:BUART:sRX:MODULE_5:gte\
	\UART_MODX_1:BUART:sRX:MODULE_5:lte\
	\UART_MODX_0:BUART:reset_sr\
	Net_1583
	Net_1584
	\UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_1579
	\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_MODX_0:BUART:sRX:MODULE_10:lt\
	\UART_MODX_0:BUART:sRX:MODULE_10:eq\
	\UART_MODX_0:BUART:sRX:MODULE_10:gt\
	\UART_MODX_0:BUART:sRX:MODULE_10:gte\
	\UART_MODX_0:BUART:sRX:MODULE_10:lte\
	\UART_MODX_2:BUART:reset_sr\
	Net_1629
	Net_1630
	\UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_1625
	\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xeq\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xlt\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xlte\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xgt\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xgte\
	\UART_MODX_2:BUART:sRX:MODULE_15:lt\
	\UART_MODX_2:BUART:sRX:MODULE_15:eq\
	\UART_MODX_2:BUART:sRX:MODULE_15:gt\
	\UART_MODX_2:BUART:sRX:MODULE_15:gte\
	\UART_MODX_2:BUART:sRX:MODULE_15:lte\
	\UART_STIM_0:BUART:reset_sr\
	Net_790
	Net_791
	\UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_785
	\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xeq\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xlt\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xlte\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xgt\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xgte\
	\UART_STIM_0:BUART:sRX:MODULE_20:lt\
	\UART_STIM_0:BUART:sRX:MODULE_20:eq\
	\UART_STIM_0:BUART:sRX:MODULE_20:gt\
	\UART_STIM_0:BUART:sRX:MODULE_20:gte\
	\UART_STIM_0:BUART:sRX:MODULE_20:lte\
	\UART_LINUX_0:BUART:reset_sr\
	Net_838
	Net_839
	\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\
	\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\
	\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\
	\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\
	Net_834
	\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:gta_0\
	\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\
	\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\
	\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\
	\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\
	\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\
	\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\
	\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\
	\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\
	\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:xeq\
	\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:xlt\
	\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:xlte\
	\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:xgt\
	\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:xgte\
	\UART_LINUX_0:BUART:sRX:MODULE_25:lt\
	\UART_LINUX_0:BUART:sRX:MODULE_25:eq\
	\UART_LINUX_0:BUART:sRX:MODULE_25:gt\
	\UART_LINUX_0:BUART:sRX:MODULE_25:gte\
	\UART_LINUX_0:BUART:sRX:MODULE_25:lte\
	\UART_STIM_1:BUART:reset_sr\
	Net_803
	Net_804
	\UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_1\
	\UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_0\
	\UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_0\
	\UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_0\
	Net_798
	\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:gta_0\
	\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_1\
	\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_1\
	\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:lt_0\
	\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:gt_0\
	\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:lti_0\
	\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:gti_0\
	\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_0\
	\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_0\
	\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:xeq\
	\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:xlt\
	\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:xlte\
	\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:xgt\
	\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:xgte\
	\UART_STIM_1:BUART:sRX:MODULE_30:lt\
	\UART_STIM_1:BUART:sRX:MODULE_30:eq\
	\UART_STIM_1:BUART:sRX:MODULE_30:gt\
	\UART_STIM_1:BUART:sRX:MODULE_30:gte\
	\UART_STIM_1:BUART:sRX:MODULE_30:lte\
	Net_3677
	Net_3679
	Net_3680
	Net_3681
	Net_3682
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_5228
	Net_5229
	\PWM_1:PWMUDB:MODULE_31:b_31\
	\PWM_1:PWMUDB:MODULE_31:b_30\
	\PWM_1:PWMUDB:MODULE_31:b_29\
	\PWM_1:PWMUDB:MODULE_31:b_28\
	\PWM_1:PWMUDB:MODULE_31:b_27\
	\PWM_1:PWMUDB:MODULE_31:b_26\
	\PWM_1:PWMUDB:MODULE_31:b_25\
	\PWM_1:PWMUDB:MODULE_31:b_24\
	\PWM_1:PWMUDB:MODULE_31:b_23\
	\PWM_1:PWMUDB:MODULE_31:b_22\
	\PWM_1:PWMUDB:MODULE_31:b_21\
	\PWM_1:PWMUDB:MODULE_31:b_20\
	\PWM_1:PWMUDB:MODULE_31:b_19\
	\PWM_1:PWMUDB:MODULE_31:b_18\
	\PWM_1:PWMUDB:MODULE_31:b_17\
	\PWM_1:PWMUDB:MODULE_31:b_16\
	\PWM_1:PWMUDB:MODULE_31:b_15\
	\PWM_1:PWMUDB:MODULE_31:b_14\
	\PWM_1:PWMUDB:MODULE_31:b_13\
	\PWM_1:PWMUDB:MODULE_31:b_12\
	\PWM_1:PWMUDB:MODULE_31:b_11\
	\PWM_1:PWMUDB:MODULE_31:b_10\
	\PWM_1:PWMUDB:MODULE_31:b_9\
	\PWM_1:PWMUDB:MODULE_31:b_8\
	\PWM_1:PWMUDB:MODULE_31:b_7\
	\PWM_1:PWMUDB:MODULE_31:b_6\
	\PWM_1:PWMUDB:MODULE_31:b_5\
	\PWM_1:PWMUDB:MODULE_31:b_4\
	\PWM_1:PWMUDB:MODULE_31:b_3\
	\PWM_1:PWMUDB:MODULE_31:b_2\
	\PWM_1:PWMUDB:MODULE_31:b_1\
	\PWM_1:PWMUDB:MODULE_31:b_0\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5230
	Net_5227
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\Control_Reg_1:control_bus_7\
	\Control_Reg_1:control_bus_6\
	\Control_Reg_1:control_bus_5\
	\Control_Reg_1:control_bus_4\
	\Control_Reg_1:control_bus_3\
	\Control_Reg_2:control_bus_7\
	\Control_Reg_2:control_bus_6\
	\Control_Reg_2:control_bus_5\
	\Control_Reg_2:control_bus_4\
	\Control_Reg_2:control_bus_3\
	\MODULE_32:g1:a0:gx:u0:albi_1\
	\MODULE_32:g1:a0:gx:u0:agbi_1\
	\MODULE_32:g1:a0:gx:u0:lt_0\
	\MODULE_32:g1:a0:gx:u0:gt_0\
	\MODULE_32:g1:a0:gx:u0:lt_1\
	\MODULE_32:g1:a0:gx:u0:gt_1\
	\MODULE_32:g1:a0:gx:u0:lt_2\
	\MODULE_32:g1:a0:gx:u0:gt_2\
	\MODULE_32:g1:a0:gx:u0:lti_0\
	\MODULE_32:g1:a0:gx:u0:gti_0\
	\MODULE_32:g1:a0:gx:u0:albi_0\
	\MODULE_32:g1:a0:gx:u0:agbi_0\
	\MODULE_32:g1:a0:xneq\
	\MODULE_32:g1:a0:xlt\
	\MODULE_32:g1:a0:xlte\
	\MODULE_32:g1:a0:xgt\
	\MODULE_32:g1:a0:xgte\
	\MODULE_32:lt\
	\MODULE_32:gt\
	\MODULE_32:gte\
	\MODULE_32:lte\
	\MODULE_32:neq\
	\MODULE_33:g1:a0:gx:u0:albi_1\
	\MODULE_33:g1:a0:gx:u0:agbi_1\
	\MODULE_33:g1:a0:gx:u0:lt_0\
	\MODULE_33:g1:a0:gx:u0:gt_0\
	\MODULE_33:g1:a0:gx:u0:lt_1\
	\MODULE_33:g1:a0:gx:u0:gt_1\
	\MODULE_33:g1:a0:gx:u0:lt_2\
	\MODULE_33:g1:a0:gx:u0:gt_2\
	\MODULE_33:g1:a0:gx:u0:lti_0\
	\MODULE_33:g1:a0:gx:u0:gti_0\
	\MODULE_33:g1:a0:gx:u0:albi_0\
	\MODULE_33:g1:a0:gx:u0:agbi_0\
	\MODULE_33:g1:a0:xneq\
	\MODULE_33:g1:a0:xlt\
	\MODULE_33:g1:a0:xlte\
	\MODULE_33:g1:a0:xgt\
	\MODULE_33:g1:a0:xgte\
	\MODULE_33:lt\
	\MODULE_33:gt\
	\MODULE_33:gte\
	\MODULE_33:lte\
	\MODULE_33:neq\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_32_2\

Deleted 373 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_SAR_1:vp_ctl_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:vn_ctl_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:vn_ctl_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:vp_ctl_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:vp_ctl_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:vn_ctl_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:vn_ctl_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:soc\ to \ADC_SAR_1:vp_ctl_0\
Aliasing zero to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_1:Net_381\ to \ADC_SAR_1:vp_ctl_0\
Aliasing tmpOE__AIO_0_net_0 to AMuxHw_1_Decoder_enable
Aliasing one to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_1_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_2_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_3_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_8_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_9_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_10_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_11_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_12_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_13_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_14_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_15_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_7_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_6_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_5_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__AIO_4_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_0_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_1_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_2_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_3_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_4_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_5_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_6_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_7_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_8_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_9_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_10_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_11_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_12_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_13_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_14_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DIO_15_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__ASIO_0_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__ASIO_1_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DSIO_0_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__MODX_IO_0_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__DSIO_1_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__LED_B_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__LED_G_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__LED_R_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__KEY_1_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__KEY_2_net_0 to AMuxHw_1_Decoder_enable
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to AMuxHw_1_Decoder_enable
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to AMuxHw_1_Decoder_enable
Aliasing tmpOE__BUZZER_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__CAN_TX_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__CAN_RX_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__MODX_1_TXD_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__MODX_1_RXD_net_0 to AMuxHw_1_Decoder_enable
Aliasing \UART_MODX_1:BUART:tx_hd_send_break\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:HalfDuplexSend\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:FinalParityType_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:FinalParityType_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:FinalAddrMode_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:FinalAddrMode_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:FinalAddrMode_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:tx_ctrl_mark\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:tx_status_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:tx_status_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:tx_status_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:rx_count7_bit8_wire\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to AMuxHw_1_Decoder_enable
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to AMuxHw_1_Decoder_enable
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to AMuxHw_1_Decoder_enable
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:rx_status_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to AMuxHw_1_Decoder_enable
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to AMuxHw_1_Decoder_enable
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to AMuxHw_1_Decoder_enable
Aliasing tmpOE__MODX_0_TXD_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__MODX_0_RXD_net_0 to AMuxHw_1_Decoder_enable
Aliasing \UART_MODX_0:Net_61\ to \UART_MODX_1:Net_61\
Aliasing \UART_MODX_0:BUART:tx_hd_send_break\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:HalfDuplexSend\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:FinalParityType_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:FinalParityType_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:FinalAddrMode_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:FinalAddrMode_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:FinalAddrMode_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:tx_ctrl_mark\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:tx_status_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:tx_status_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:tx_status_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:rx_count7_bit8_wire\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to AMuxHw_1_Decoder_enable
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to AMuxHw_1_Decoder_enable
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to AMuxHw_1_Decoder_enable
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:rx_status_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_2\ to AMuxHw_1_Decoder_enable
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_1\ to AMuxHw_1_Decoder_enable
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to AMuxHw_1_Decoder_enable
Aliasing \UART_MODX_2:Net_61\ to \UART_MODX_1:Net_61\
Aliasing \UART_MODX_2:BUART:tx_hd_send_break\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:HalfDuplexSend\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:FinalParityType_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:FinalParityType_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:FinalAddrMode_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:FinalAddrMode_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:FinalAddrMode_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:tx_ctrl_mark\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:tx_status_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:tx_status_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:tx_status_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:rx_count7_bit8_wire\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to AMuxHw_1_Decoder_enable
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to AMuxHw_1_Decoder_enable
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to AMuxHw_1_Decoder_enable
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:rx_status_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_2\ to AMuxHw_1_Decoder_enable
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_1\ to AMuxHw_1_Decoder_enable
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to AMuxHw_1_Decoder_enable
Aliasing tmpOE__MODX_2_RXD_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__MODX_2_TXD_net_0 to AMuxHw_1_Decoder_enable
Aliasing \UART_STIM_0:BUART:tx_hd_send_break\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:HalfDuplexSend\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:FinalParityType_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:FinalParityType_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:FinalAddrMode_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:FinalAddrMode_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:FinalAddrMode_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:tx_ctrl_mark\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:tx_status_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:tx_status_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:tx_status_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:rx_count7_bit8_wire\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to AMuxHw_1_Decoder_enable
Aliasing MODIN14_1 to MODIN13_1
Aliasing MODIN14_0 to MODIN13_0
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to AMuxHw_1_Decoder_enable
Aliasing MODIN15_1 to MODIN13_1
Aliasing MODIN15_0 to MODIN13_0
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to AMuxHw_1_Decoder_enable
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:rx_status_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_2\ to AMuxHw_1_Decoder_enable
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_1\ to AMuxHw_1_Decoder_enable
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to AMuxHw_1_Decoder_enable
Aliasing tmpOE__LINUX_RST_net_0 to AMuxHw_1_Decoder_enable
Aliasing Net_1140 to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:tx_hd_send_break\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:HalfDuplexSend\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:FinalParityType_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:FinalParityType_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:FinalAddrMode_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:FinalAddrMode_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:FinalAddrMode_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:tx_ctrl_mark\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:tx_status_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:tx_status_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:tx_status_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:rx_count7_bit8_wire\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to AMuxHw_1_Decoder_enable
Aliasing MODIN18_1 to MODIN17_1
Aliasing MODIN18_0 to MODIN17_0
Aliasing \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ to AMuxHw_1_Decoder_enable
Aliasing MODIN19_1 to MODIN17_1
Aliasing MODIN19_0 to MODIN17_0
Aliasing \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ to AMuxHw_1_Decoder_enable
Aliasing \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:rx_status_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newa_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newa_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newa_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_2\ to AMuxHw_1_Decoder_enable
Aliasing \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_1\ to AMuxHw_1_Decoder_enable
Aliasing \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ to AMuxHw_1_Decoder_enable
Aliasing \UART_STIM_1:BUART:tx_hd_send_break\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:HalfDuplexSend\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:FinalParityType_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:FinalParityType_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:FinalAddrMode_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:FinalAddrMode_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:FinalAddrMode_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:tx_ctrl_mark\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:tx_status_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:tx_status_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:tx_status_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:rx_count7_bit8_wire\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\ to AMuxHw_1_Decoder_enable
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODIN22_1\ to \UART_STIM_1:BUART:sRX:s23Poll:MODIN21_1\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODIN22_0\ to \UART_STIM_1:BUART:sRX:s23Poll:MODIN21_0\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_0\ to AMuxHw_1_Decoder_enable
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODIN23_1\ to \UART_STIM_1:BUART:sRX:s23Poll:MODIN21_1\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODIN23_0\ to \UART_STIM_1:BUART:sRX:s23Poll:MODIN21_0\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_1\ to AMuxHw_1_Decoder_enable
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:rx_status_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newa_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newa_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newa_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_2\ to AMuxHw_1_Decoder_enable
Aliasing \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_1\ to AMuxHw_1_Decoder_enable
Aliasing \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_0\ to AMuxHw_1_Decoder_enable
Aliasing tmpOE__UART_LINUX_0_TXD_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__UART_LINUX_0_RXD_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__PSOC_RST_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__MODX_IO_1_net_0 to AMuxHw_1_Decoder_enable
Aliasing tmpOE__MODX_IO_2_net_0 to AMuxHw_1_Decoder_enable
Aliasing \Control_Reg_3:clk\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \Control_Reg_3:rst\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:hwCapture\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:trig_out\ to AMuxHw_1_Decoder_enable
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:final_kill\ to AMuxHw_1_Decoder_enable
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:reset\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:status_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:status_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:cmp2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:pwm2_i\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_23\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_22\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_21\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_20\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_19\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_18\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_17\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_16\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_15\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_14\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_13\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_12\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_11\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_10\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_9\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_8\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_7\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_6\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_5\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_4\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:a_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:b_0\ to AMuxHw_1_Decoder_enable
Aliasing \Control_Reg_1:clk\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \Control_Reg_1:rst\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_2:vp_ctl_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_2:vp_ctl_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_2:vn_ctl_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_2:vn_ctl_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_2:vp_ctl_1\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_2:vp_ctl_3\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_2:vn_ctl_0\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_2:vn_ctl_2\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_2:soc\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \ADC_SAR_2:Net_381\ to \ADC_SAR_1:vp_ctl_0\
Aliasing AMuxHw_2_Decoder_enable to AMuxHw_1_Decoder_enable
Aliasing \Control_Reg_2:clk\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \Control_Reg_2:rst\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \MODULE_32:g1:a0:gx:u0:aeqb_0\ to AMuxHw_1_Decoder_enable
Aliasing \MODULE_33:g1:a0:gx:u0:aeqb_0\ to AMuxHw_1_Decoder_enable
Aliasing AMuxHw_1_Decoder_old_id_2D to MODIN26_2
Aliasing AMuxHw_1_Decoder_old_id_1D to MODIN26_1
Aliasing AMuxHw_1_Decoder_old_id_0D to MODIN26_0
Aliasing \UART_MODX_1:BUART:reset_reg\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_1:BUART:rx_break_status\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:reset_reg\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_0:BUART:rx_break_status\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:reset_reg\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_MODX_2:BUART:rx_break_status\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:reset_reg\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_0:BUART:rx_break_status\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:reset_reg\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_LINUX_0:BUART:rx_break_status\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:reset_reg\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \UART_STIM_1:BUART:rx_break_status\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to AMuxHw_1_Decoder_enable
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to \ADC_SAR_1:vp_ctl_0\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to AMuxHw_1_Decoder_enable
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing AMuxHw_2_Decoder_old_id_2D to MODIN28_2
Aliasing AMuxHw_2_Decoder_old_id_1D to MODIN28_1
Aliasing AMuxHw_2_Decoder_old_id_0D to MODIN28_0
Removing Lhs of wire cmp_vv_vv_MODGEN_1[2] = \MODULE_32:g1:a0:xeq\[2778]
Removing Rhs of wire Net_2970_2[5] = \Control_Reg_1:control_out_2\[2611]
Removing Rhs of wire Net_2970_2[5] = \Control_Reg_1:control_2\[2620]
Removing Rhs of wire Net_2970_1[7] = \Control_Reg_1:control_out_1\[2612]
Removing Rhs of wire Net_2970_1[7] = \Control_Reg_1:control_1\[2621]
Removing Rhs of wire Net_2970_0[9] = \Control_Reg_1:control_out_0\[2613]
Removing Rhs of wire Net_2970_0[9] = \Control_Reg_1:control_0\[2622]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[34] = \ADC_SAR_1:vp_ctl_0\[33]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[35] = \ADC_SAR_1:vp_ctl_0\[33]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[36] = \ADC_SAR_1:vp_ctl_0\[33]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[37] = \ADC_SAR_1:vp_ctl_0\[33]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[38] = \ADC_SAR_1:vp_ctl_0\[33]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[39] = \ADC_SAR_1:vp_ctl_0\[33]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[40] = \ADC_SAR_1:vp_ctl_0\[33]
Removing Rhs of wire \ADC_SAR_1:Net_188\[43] = \ADC_SAR_1:Net_221\[44]
Removing Lhs of wire \ADC_SAR_1:soc\[49] = \ADC_SAR_1:vp_ctl_0\[33]
Removing Rhs of wire zero[50] = \ADC_SAR_1:vp_ctl_0\[33]
Removing Lhs of wire \ADC_SAR_1:Net_381\[76] = zero[50]
Removing Lhs of wire tmpOE__AIO_0_net_0[78] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire one[82] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_1_net_0[85] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_2_net_0[91] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_3_net_0[97] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_8_net_0[103] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_9_net_0[110] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_10_net_0[117] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_11_net_0[124] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_12_net_0[131] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_13_net_0[138] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_14_net_0[145] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_15_net_0[152] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_7_net_0[159] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_6_net_0[165] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_5_net_0[171] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__AIO_4_net_0[177] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_0_net_0[183] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_1_net_0[189] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_2_net_0[195] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_3_net_0[201] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_4_net_0[207] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_5_net_0[213] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_6_net_0[219] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_7_net_0[225] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_8_net_0[231] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_9_net_0[237] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_10_net_0[243] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_11_net_0[249] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_12_net_0[255] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_13_net_0[261] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_14_net_0[267] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DIO_15_net_0[273] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__ASIO_0_net_0[279] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__ASIO_1_net_0[285] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DSIO_0_net_0[292] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__MODX_IO_0_net_0[298] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__DSIO_1_net_0[304] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__LED_B_net_0[319] = AMuxHw_1_Decoder_enable[0]
Removing Rhs of wire Net_4959[320] = \Control_Reg_3:control_out_2\[2244]
Removing Rhs of wire Net_4959[320] = \Control_Reg_3:control_2\[2261]
Removing Lhs of wire tmpOE__LED_G_net_0[332] = AMuxHw_1_Decoder_enable[0]
Removing Rhs of wire Net_917[333] = \Control_Reg_3:control_out_1\[2243]
Removing Rhs of wire Net_917[333] = \Control_Reg_3:control_1\[2262]
Removing Lhs of wire tmpOE__LED_R_net_0[345] = AMuxHw_1_Decoder_enable[0]
Removing Rhs of wire Net_5188[346] = \Control_Reg_3:control_out_0\[2242]
Removing Rhs of wire Net_5188[346] = \Control_Reg_3:control_0\[2263]
Removing Lhs of wire tmpOE__KEY_1_net_0[352] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__KEY_2_net_0[358] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[366] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[373] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__BUZZER_net_0[428] = AMuxHw_1_Decoder_enable[0]
Removing Rhs of wire Net_927[429] = \PWM_1:Net_96\[2389]
Removing Rhs of wire Net_927[429] = \PWM_1:PWMUDB:pwm_i_reg\[2381]
Removing Lhs of wire tmpOE__CAN_TX_net_0[446] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__CAN_RX_net_0[452] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__MODX_1_TXD_net_0[457] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__MODX_1_RXD_net_0[464] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_1:Net_61\[469] = Net_1581[470]
Removing Lhs of wire \UART_MODX_1:BUART:tx_hd_send_break\[474] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:HalfDuplexSend\[475] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:FinalParityType_1\[476] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:FinalParityType_0\[477] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:FinalAddrMode_2\[478] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:FinalAddrMode_1\[479] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:FinalAddrMode_0\[480] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:tx_ctrl_mark\[481] = zero[50]
Removing Rhs of wire \UART_MODX_1:BUART:tx_bitclk_enable_pre\[492] = \UART_MODX_1:BUART:tx_bitclk_dp\[528]
Removing Lhs of wire \UART_MODX_1:BUART:tx_counter_tc\[538] = \UART_MODX_1:BUART:tx_counter_dp\[529]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_6\[539] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_5\[540] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_4\[541] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_1\[543] = \UART_MODX_1:BUART:tx_fifo_empty\[506]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_3\[545] = \UART_MODX_1:BUART:tx_fifo_notfull\[505]
Removing Lhs of wire \UART_MODX_1:BUART:rx_count7_bit8_wire\[605] = zero[50]
Removing Rhs of wire add_vv_vv_MODGEN_2_1[612] = \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[623]
Removing Rhs of wire add_vv_vv_MODGEN_2_0[614] = \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[624]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[615] = \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[640]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[616] = \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[654]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[617] = MODIN1_1[618]
Removing Rhs of wire MODIN1_1[618] = \UART_MODX_1:BUART:pollcount_1\[611]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[619] = MODIN1_0[620]
Removing Rhs of wire MODIN1_0[620] = \UART_MODX_1:BUART:pollcount_0\[613]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[626] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[627] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[628] = MODIN1_1[618]
Removing Lhs of wire MODIN2_1[629] = MODIN1_1[618]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[630] = MODIN1_0[620]
Removing Lhs of wire MODIN2_0[631] = MODIN1_0[620]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[632] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[633] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[634] = MODIN1_1[618]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[635] = MODIN1_0[620]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[636] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[637] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[642] = MODIN1_1[618]
Removing Lhs of wire MODIN3_1[643] = MODIN1_1[618]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[644] = MODIN1_0[620]
Removing Lhs of wire MODIN3_0[645] = MODIN1_0[620]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[646] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[647] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[648] = MODIN1_1[618]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[649] = MODIN1_0[620]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[650] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[651] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:rx_status_1\[658] = zero[50]
Removing Rhs of wire \UART_MODX_1:BUART:rx_status_2\[659] = \UART_MODX_1:BUART:rx_parity_error_status\[660]
Removing Rhs of wire \UART_MODX_1:BUART:rx_status_3\[661] = \UART_MODX_1:BUART:rx_stop_bit_error\[662]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[672] = \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[721]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[676] = \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xneq\[743]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[677] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[678] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[679] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[680] = MODIN4_6[681]
Removing Rhs of wire MODIN4_6[681] = \UART_MODX_1:BUART:rx_count_6\[600]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[682] = MODIN4_5[683]
Removing Rhs of wire MODIN4_5[683] = \UART_MODX_1:BUART:rx_count_5\[601]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[684] = MODIN4_4[685]
Removing Rhs of wire MODIN4_4[685] = \UART_MODX_1:BUART:rx_count_4\[602]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[686] = MODIN4_3[687]
Removing Rhs of wire MODIN4_3[687] = \UART_MODX_1:BUART:rx_count_3\[603]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[688] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[689] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[690] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[691] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[692] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[693] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[694] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[695] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[696] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[697] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[698] = MODIN4_6[681]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[699] = MODIN4_5[683]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[700] = MODIN4_4[685]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[701] = MODIN4_3[687]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[702] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[703] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[704] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[705] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[706] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[707] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[708] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[723] = \UART_MODX_1:BUART:rx_postpoll\[559]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[724] = \UART_MODX_1:BUART:rx_parity_bit\[675]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[725] = \UART_MODX_1:BUART:rx_postpoll\[559]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[726] = \UART_MODX_1:BUART:rx_parity_bit\[675]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[727] = \UART_MODX_1:BUART:rx_postpoll\[559]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[728] = \UART_MODX_1:BUART:rx_parity_bit\[675]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[730] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[731] = \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[729]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[732] = \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[729]
Removing Lhs of wire tmpOE__MODX_0_TXD_net_0[754] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__MODX_0_RXD_net_0[761] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_0:Net_61\[766] = Net_1581[470]
Removing Lhs of wire \UART_MODX_0:BUART:tx_hd_send_break\[770] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:HalfDuplexSend\[771] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:FinalParityType_1\[772] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:FinalParityType_0\[773] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:FinalAddrMode_2\[774] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:FinalAddrMode_1\[775] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:FinalAddrMode_0\[776] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:tx_ctrl_mark\[777] = zero[50]
Removing Rhs of wire \UART_MODX_0:BUART:tx_bitclk_enable_pre\[788] = \UART_MODX_0:BUART:tx_bitclk_dp\[824]
Removing Lhs of wire \UART_MODX_0:BUART:tx_counter_tc\[834] = \UART_MODX_0:BUART:tx_counter_dp\[825]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_6\[835] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_5\[836] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_4\[837] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_1\[839] = \UART_MODX_0:BUART:tx_fifo_empty\[802]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_3\[841] = \UART_MODX_0:BUART:tx_fifo_notfull\[801]
Removing Lhs of wire \UART_MODX_0:BUART:rx_count7_bit8_wire\[901] = zero[50]
Removing Rhs of wire add_vv_vv_MODGEN_7_1[908] = \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[919]
Removing Rhs of wire add_vv_vv_MODGEN_7_0[910] = \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[920]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[911] = \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[936]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[912] = \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[950]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[913] = MODIN5_1[914]
Removing Rhs of wire MODIN5_1[914] = \UART_MODX_0:BUART:pollcount_1\[907]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[915] = MODIN5_0[916]
Removing Rhs of wire MODIN5_0[916] = \UART_MODX_0:BUART:pollcount_0\[909]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[922] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[923] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[924] = MODIN5_1[914]
Removing Lhs of wire MODIN6_1[925] = MODIN5_1[914]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[926] = MODIN5_0[916]
Removing Lhs of wire MODIN6_0[927] = MODIN5_0[916]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[928] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[929] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[930] = MODIN5_1[914]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[931] = MODIN5_0[916]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[932] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[933] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[938] = MODIN5_1[914]
Removing Lhs of wire MODIN7_1[939] = MODIN5_1[914]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[940] = MODIN5_0[916]
Removing Lhs of wire MODIN7_0[941] = MODIN5_0[916]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[942] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[943] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[944] = MODIN5_1[914]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[945] = MODIN5_0[916]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[946] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[947] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:rx_status_1\[954] = zero[50]
Removing Rhs of wire \UART_MODX_0:BUART:rx_status_2\[955] = \UART_MODX_0:BUART:rx_parity_error_status\[956]
Removing Rhs of wire \UART_MODX_0:BUART:rx_status_3\[957] = \UART_MODX_0:BUART:rx_stop_bit_error\[958]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[968] = \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_0\[1017]
Removing Lhs of wire cmp_vv_vv_MODGEN_11[972] = \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xneq\[1039]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_6\[973] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_5\[974] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_4\[975] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_3\[976] = MODIN8_6[977]
Removing Rhs of wire MODIN8_6[977] = \UART_MODX_0:BUART:rx_count_6\[896]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_2\[978] = MODIN8_5[979]
Removing Rhs of wire MODIN8_5[979] = \UART_MODX_0:BUART:rx_count_5\[897]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_1\[980] = MODIN8_4[981]
Removing Rhs of wire MODIN8_4[981] = \UART_MODX_0:BUART:rx_count_4\[898]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_0\[982] = MODIN8_3[983]
Removing Rhs of wire MODIN8_3[983] = \UART_MODX_0:BUART:rx_count_3\[899]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_6\[984] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_5\[985] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_4\[986] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_3\[987] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_2\[988] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_1\[989] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_0\[990] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_6\[991] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_5\[992] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_4\[993] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_3\[994] = MODIN8_6[977]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_2\[995] = MODIN8_5[979]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_1\[996] = MODIN8_4[981]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_0\[997] = MODIN8_3[983]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_6\[998] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_5\[999] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_4\[1000] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_3\[1001] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_2\[1002] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_1\[1003] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_0\[1004] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:newa_0\[1019] = \UART_MODX_0:BUART:rx_postpoll\[855]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:newb_0\[1020] = \UART_MODX_0:BUART:rx_parity_bit\[971]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:dataa_0\[1021] = \UART_MODX_0:BUART:rx_postpoll\[855]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:datab_0\[1022] = \UART_MODX_0:BUART:rx_parity_bit\[971]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[1023] = \UART_MODX_0:BUART:rx_postpoll\[855]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[1024] = \UART_MODX_0:BUART:rx_parity_bit\[971]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[1026] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[1027] = \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1025]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[1028] = \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1025]
Removing Lhs of wire \UART_MODX_2:Net_61\[1049] = Net_1581[470]
Removing Lhs of wire \UART_MODX_2:BUART:tx_hd_send_break\[1053] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:HalfDuplexSend\[1054] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:FinalParityType_1\[1055] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:FinalParityType_0\[1056] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:FinalAddrMode_2\[1057] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:FinalAddrMode_1\[1058] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:FinalAddrMode_0\[1059] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:tx_ctrl_mark\[1060] = zero[50]
Removing Rhs of wire \UART_MODX_2:BUART:tx_bitclk_enable_pre\[1072] = \UART_MODX_2:BUART:tx_bitclk_dp\[1108]
Removing Lhs of wire \UART_MODX_2:BUART:tx_counter_tc\[1118] = \UART_MODX_2:BUART:tx_counter_dp\[1109]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_6\[1119] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_5\[1120] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_4\[1121] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_1\[1123] = \UART_MODX_2:BUART:tx_fifo_empty\[1086]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_3\[1125] = \UART_MODX_2:BUART:tx_fifo_notfull\[1085]
Removing Lhs of wire \UART_MODX_2:BUART:rx_count7_bit8_wire\[1185] = zero[50]
Removing Rhs of wire add_vv_vv_MODGEN_12_1[1193] = \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[1204]
Removing Rhs of wire add_vv_vv_MODGEN_12_0[1195] = \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[1205]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[1196] = \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[1221]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[1197] = \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[1235]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[1198] = MODIN9_1[1199]
Removing Rhs of wire MODIN9_1[1199] = \UART_MODX_2:BUART:pollcount_1\[1191]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[1200] = MODIN9_0[1201]
Removing Rhs of wire MODIN9_0[1201] = \UART_MODX_2:BUART:pollcount_0\[1194]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1207] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1208] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[1209] = MODIN9_1[1199]
Removing Lhs of wire MODIN10_1[1210] = MODIN9_1[1199]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[1211] = MODIN9_0[1201]
Removing Lhs of wire MODIN10_0[1212] = MODIN9_0[1201]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[1213] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[1214] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[1215] = MODIN9_1[1199]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[1216] = MODIN9_0[1201]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[1217] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[1218] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[1223] = MODIN9_1[1199]
Removing Lhs of wire MODIN11_1[1224] = MODIN9_1[1199]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[1225] = MODIN9_0[1201]
Removing Lhs of wire MODIN11_0[1226] = MODIN9_0[1201]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[1227] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[1228] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[1229] = MODIN9_1[1199]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[1230] = MODIN9_0[1201]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[1231] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[1232] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:rx_status_1\[1239] = zero[50]
Removing Rhs of wire \UART_MODX_2:BUART:rx_status_2\[1240] = \UART_MODX_2:BUART:rx_parity_error_status\[1241]
Removing Rhs of wire \UART_MODX_2:BUART:rx_status_3\[1242] = \UART_MODX_2:BUART:rx_stop_bit_error\[1243]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[1253] = \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_0\[1302]
Removing Lhs of wire cmp_vv_vv_MODGEN_16[1257] = \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xneq\[1324]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_6\[1258] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_5\[1259] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_4\[1260] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_3\[1261] = MODIN12_6[1262]
Removing Rhs of wire MODIN12_6[1262] = \UART_MODX_2:BUART:rx_count_6\[1180]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_2\[1263] = MODIN12_5[1264]
Removing Rhs of wire MODIN12_5[1264] = \UART_MODX_2:BUART:rx_count_5\[1181]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_1\[1265] = MODIN12_4[1266]
Removing Rhs of wire MODIN12_4[1266] = \UART_MODX_2:BUART:rx_count_4\[1182]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_0\[1267] = MODIN12_3[1268]
Removing Rhs of wire MODIN12_3[1268] = \UART_MODX_2:BUART:rx_count_3\[1183]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_6\[1269] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_5\[1270] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_4\[1271] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_3\[1272] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_2\[1273] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_1\[1274] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_0\[1275] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_6\[1276] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_5\[1277] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_4\[1278] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_3\[1279] = MODIN12_6[1262]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_2\[1280] = MODIN12_5[1264]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_1\[1281] = MODIN12_4[1266]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_0\[1282] = MODIN12_3[1268]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_6\[1283] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_5\[1284] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_4\[1285] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_3\[1286] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_2\[1287] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_1\[1288] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_0\[1289] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:newa_0\[1304] = \UART_MODX_2:BUART:rx_postpoll\[1139]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:newb_0\[1305] = \UART_MODX_2:BUART:rx_parity_bit\[1256]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:dataa_0\[1306] = \UART_MODX_2:BUART:rx_postpoll\[1139]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:datab_0\[1307] = \UART_MODX_2:BUART:rx_parity_bit\[1256]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[1308] = \UART_MODX_2:BUART:rx_postpoll\[1139]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[1309] = \UART_MODX_2:BUART:rx_parity_bit\[1256]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[1311] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[1312] = \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1310]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[1313] = \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1310]
Removing Lhs of wire tmpOE__MODX_2_RXD_net_0[1335] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__MODX_2_TXD_net_0[1340] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_0:Net_61\[1347] = \UART_STIM_0:Net_9\[1346]
Removing Lhs of wire \UART_STIM_0:BUART:tx_hd_send_break\[1351] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:HalfDuplexSend\[1352] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:FinalParityType_1\[1353] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:FinalParityType_0\[1354] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:FinalAddrMode_2\[1355] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:FinalAddrMode_1\[1356] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:FinalAddrMode_0\[1357] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:tx_ctrl_mark\[1358] = zero[50]
Removing Rhs of wire \UART_STIM_0:BUART:tx_bitclk_enable_pre\[1369] = \UART_STIM_0:BUART:tx_bitclk_dp\[1405]
Removing Lhs of wire \UART_STIM_0:BUART:tx_counter_tc\[1415] = \UART_STIM_0:BUART:tx_counter_dp\[1406]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_6\[1416] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_5\[1417] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_4\[1418] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_1\[1420] = \UART_STIM_0:BUART:tx_fifo_empty\[1383]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_3\[1422] = \UART_STIM_0:BUART:tx_fifo_notfull\[1382]
Removing Lhs of wire \UART_STIM_0:BUART:rx_count7_bit8_wire\[1482] = zero[50]
Removing Rhs of wire add_vv_vv_MODGEN_17_1[1489] = \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[1500]
Removing Rhs of wire add_vv_vv_MODGEN_17_0[1491] = \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[1501]
Removing Lhs of wire cmp_vv_vv_MODGEN_18[1492] = \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1517]
Removing Lhs of wire cmp_vv_vv_MODGEN_19[1493] = \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[1531]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[1494] = MODIN13_1[1495]
Removing Rhs of wire MODIN13_1[1495] = \UART_STIM_0:BUART:pollcount_1\[1488]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[1496] = MODIN13_0[1497]
Removing Rhs of wire MODIN13_0[1497] = \UART_STIM_0:BUART:pollcount_0\[1490]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1503] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1504] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1505] = MODIN13_1[1495]
Removing Lhs of wire MODIN14_1[1506] = MODIN13_1[1495]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1507] = MODIN13_0[1497]
Removing Lhs of wire MODIN14_0[1508] = MODIN13_0[1497]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1509] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1510] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1511] = MODIN13_1[1495]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1512] = MODIN13_0[1497]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1513] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1514] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[1519] = MODIN13_1[1495]
Removing Lhs of wire MODIN15_1[1520] = MODIN13_1[1495]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[1521] = MODIN13_0[1497]
Removing Lhs of wire MODIN15_0[1522] = MODIN13_0[1497]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[1523] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[1524] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[1525] = MODIN13_1[1495]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[1526] = MODIN13_0[1497]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[1527] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[1528] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:rx_status_1\[1535] = zero[50]
Removing Rhs of wire \UART_STIM_0:BUART:rx_status_2\[1536] = \UART_STIM_0:BUART:rx_parity_error_status\[1537]
Removing Rhs of wire \UART_STIM_0:BUART:rx_status_3\[1538] = \UART_STIM_0:BUART:rx_stop_bit_error\[1539]
Removing Lhs of wire cmp_vv_vv_MODGEN_20[1549] = \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_0\[1598]
Removing Lhs of wire cmp_vv_vv_MODGEN_21[1553] = \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xneq\[1620]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_6\[1554] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_5\[1555] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_4\[1556] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_3\[1557] = MODIN16_6[1558]
Removing Rhs of wire MODIN16_6[1558] = \UART_STIM_0:BUART:rx_count_6\[1477]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_2\[1559] = MODIN16_5[1560]
Removing Rhs of wire MODIN16_5[1560] = \UART_STIM_0:BUART:rx_count_5\[1478]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_1\[1561] = MODIN16_4[1562]
Removing Rhs of wire MODIN16_4[1562] = \UART_STIM_0:BUART:rx_count_4\[1479]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_0\[1563] = MODIN16_3[1564]
Removing Rhs of wire MODIN16_3[1564] = \UART_STIM_0:BUART:rx_count_3\[1480]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_6\[1565] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_5\[1566] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_4\[1567] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_3\[1568] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_2\[1569] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_1\[1570] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_0\[1571] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_6\[1572] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_5\[1573] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_4\[1574] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_3\[1575] = MODIN16_6[1558]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_2\[1576] = MODIN16_5[1560]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_1\[1577] = MODIN16_4[1562]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_0\[1578] = MODIN16_3[1564]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_6\[1579] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_5\[1580] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_4\[1581] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_3\[1582] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_2\[1583] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_1\[1584] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_0\[1585] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:newa_0\[1600] = \UART_STIM_0:BUART:rx_postpoll\[1436]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:newb_0\[1601] = \UART_STIM_0:BUART:rx_parity_bit\[1552]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:dataa_0\[1602] = \UART_STIM_0:BUART:rx_postpoll\[1436]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:datab_0\[1603] = \UART_STIM_0:BUART:rx_parity_bit\[1552]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[1604] = \UART_STIM_0:BUART:rx_postpoll\[1436]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[1605] = \UART_STIM_0:BUART:rx_parity_bit\[1552]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[1607] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[1608] = \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1606]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[1609] = \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1606]
Removing Lhs of wire tmpOE__LINUX_RST_net_0[1631] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire Net_1140[1632] = zero[50]
Removing Lhs of wire \UART_LINUX_0:Net_61\[1640] = \UART_LINUX_0:Net_9\[1639]
Removing Lhs of wire \UART_LINUX_0:BUART:tx_hd_send_break\[1644] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:HalfDuplexSend\[1645] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:FinalParityType_1\[1646] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:FinalParityType_0\[1647] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:FinalAddrMode_2\[1648] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:FinalAddrMode_1\[1649] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:FinalAddrMode_0\[1650] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:tx_ctrl_mark\[1651] = zero[50]
Removing Rhs of wire \UART_LINUX_0:BUART:tx_bitclk_enable_pre\[1663] = \UART_LINUX_0:BUART:tx_bitclk_dp\[1699]
Removing Lhs of wire \UART_LINUX_0:BUART:tx_counter_tc\[1709] = \UART_LINUX_0:BUART:tx_counter_dp\[1700]
Removing Lhs of wire \UART_LINUX_0:BUART:tx_status_6\[1710] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:tx_status_5\[1711] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:tx_status_4\[1712] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:tx_status_1\[1714] = \UART_LINUX_0:BUART:tx_fifo_empty\[1677]
Removing Lhs of wire \UART_LINUX_0:BUART:tx_status_3\[1716] = \UART_LINUX_0:BUART:tx_fifo_notfull\[1676]
Removing Lhs of wire \UART_LINUX_0:BUART:rx_count7_bit8_wire\[1776] = zero[50]
Removing Rhs of wire add_vv_vv_MODGEN_22_1[1784] = \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\[1795]
Removing Rhs of wire add_vv_vv_MODGEN_22_0[1786] = \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\[1796]
Removing Lhs of wire cmp_vv_vv_MODGEN_23[1787] = \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\[1812]
Removing Lhs of wire cmp_vv_vv_MODGEN_24[1788] = \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\[1826]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\[1789] = MODIN17_1[1790]
Removing Rhs of wire MODIN17_1[1790] = \UART_LINUX_0:BUART:pollcount_1\[1782]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\[1791] = MODIN17_0[1792]
Removing Rhs of wire MODIN17_0[1792] = \UART_LINUX_0:BUART:pollcount_0\[1785]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[1798] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[1799] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\[1800] = MODIN17_1[1790]
Removing Lhs of wire MODIN18_1[1801] = MODIN17_1[1790]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\[1802] = MODIN17_0[1792]
Removing Lhs of wire MODIN18_0[1803] = MODIN17_0[1792]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\[1804] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\[1805] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\[1806] = MODIN17_1[1790]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\[1807] = MODIN17_0[1792]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\[1808] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\[1809] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\[1814] = MODIN17_1[1790]
Removing Lhs of wire MODIN19_1[1815] = MODIN17_1[1790]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\[1816] = MODIN17_0[1792]
Removing Lhs of wire MODIN19_0[1817] = MODIN17_0[1792]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\[1818] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\[1819] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\[1820] = MODIN17_1[1790]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\[1821] = MODIN17_0[1792]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\[1822] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\[1823] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:rx_status_1\[1830] = zero[50]
Removing Rhs of wire \UART_LINUX_0:BUART:rx_status_2\[1831] = \UART_LINUX_0:BUART:rx_parity_error_status\[1832]
Removing Rhs of wire \UART_LINUX_0:BUART:rx_status_3\[1833] = \UART_LINUX_0:BUART:rx_stop_bit_error\[1834]
Removing Lhs of wire cmp_vv_vv_MODGEN_25[1844] = \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_0\[1893]
Removing Lhs of wire cmp_vv_vv_MODGEN_26[1848] = \UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:xneq\[1915]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newa_6\[1849] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newa_5\[1850] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newa_4\[1851] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newa_3\[1852] = MODIN20_6[1853]
Removing Rhs of wire MODIN20_6[1853] = \UART_LINUX_0:BUART:rx_count_6\[1771]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newa_2\[1854] = MODIN20_5[1855]
Removing Rhs of wire MODIN20_5[1855] = \UART_LINUX_0:BUART:rx_count_5\[1772]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newa_1\[1856] = MODIN20_4[1857]
Removing Rhs of wire MODIN20_4[1857] = \UART_LINUX_0:BUART:rx_count_4\[1773]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newa_0\[1858] = MODIN20_3[1859]
Removing Rhs of wire MODIN20_3[1859] = \UART_LINUX_0:BUART:rx_count_3\[1774]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_6\[1860] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_5\[1861] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_4\[1862] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_3\[1863] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_2\[1864] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_1\[1865] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:newb_0\[1866] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:dataa_6\[1867] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:dataa_5\[1868] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:dataa_4\[1869] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:dataa_3\[1870] = MODIN20_6[1853]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:dataa_2\[1871] = MODIN20_5[1855]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:dataa_1\[1872] = MODIN20_4[1857]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:dataa_0\[1873] = MODIN20_3[1859]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:datab_6\[1874] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:datab_5\[1875] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:datab_4\[1876] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:datab_3\[1877] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:datab_2\[1878] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:datab_1\[1879] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:datab_0\[1880] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:newa_0\[1895] = \UART_LINUX_0:BUART:rx_postpoll\[1730]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:newb_0\[1896] = \UART_LINUX_0:BUART:rx_parity_bit\[1847]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:dataa_0\[1897] = \UART_LINUX_0:BUART:rx_postpoll\[1730]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:datab_0\[1898] = \UART_LINUX_0:BUART:rx_parity_bit\[1847]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\[1899] = \UART_LINUX_0:BUART:rx_postpoll\[1730]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\[1900] = \UART_LINUX_0:BUART:rx_parity_bit\[1847]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\[1902] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\[1903] = \UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1901]
Removing Lhs of wire \UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\[1904] = \UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1901]
Removing Lhs of wire \UART_STIM_1:Net_61\[1927] = \UART_STIM_1:Net_9\[1926]
Removing Lhs of wire \UART_STIM_1:BUART:tx_hd_send_break\[1931] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:HalfDuplexSend\[1932] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:FinalParityType_1\[1933] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:FinalParityType_0\[1934] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:FinalAddrMode_2\[1935] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:FinalAddrMode_1\[1936] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:FinalAddrMode_0\[1937] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:tx_ctrl_mark\[1938] = zero[50]
Removing Rhs of wire \UART_STIM_1:BUART:tx_bitclk_enable_pre\[1949] = \UART_STIM_1:BUART:tx_bitclk_dp\[1985]
Removing Lhs of wire \UART_STIM_1:BUART:tx_counter_tc\[1995] = \UART_STIM_1:BUART:tx_counter_dp\[1986]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_6\[1996] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_5\[1997] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_4\[1998] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_1\[2000] = \UART_STIM_1:BUART:tx_fifo_empty\[1963]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_3\[2002] = \UART_STIM_1:BUART:tx_fifo_notfull\[1962]
Removing Lhs of wire \UART_STIM_1:BUART:rx_count7_bit8_wire\[2062] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_27_1\[2069] = \UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\[2080]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_27_0\[2071] = \UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\[2081]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_28\[2072] = \UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\[2097]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_29\[2073] = \UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\[2111]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_1\[2074] = \UART_STIM_1:BUART:sRX:s23Poll:MODIN21_1\[2075]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN21_1\[2075] = \UART_STIM_1:BUART:pollcount_1\[2068]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_0\[2076] = \UART_STIM_1:BUART:sRX:s23Poll:MODIN21_0\[2077]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN21_0\[2077] = \UART_STIM_1:BUART:pollcount_0\[2070]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_0\[2083] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\[2084] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_1\[2085] = \UART_STIM_1:BUART:pollcount_1\[2068]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN22_1\[2086] = \UART_STIM_1:BUART:pollcount_1\[2068]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_0\[2087] = \UART_STIM_1:BUART:pollcount_0\[2070]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN22_0\[2088] = \UART_STIM_1:BUART:pollcount_0\[2070]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_1\[2089] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_0\[2090] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_1\[2091] = \UART_STIM_1:BUART:pollcount_1\[2068]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_0\[2092] = \UART_STIM_1:BUART:pollcount_0\[2070]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_1\[2093] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_0\[2094] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_1\[2099] = \UART_STIM_1:BUART:pollcount_1\[2068]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN23_1\[2100] = \UART_STIM_1:BUART:pollcount_1\[2068]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_0\[2101] = \UART_STIM_1:BUART:pollcount_0\[2070]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN23_0\[2102] = \UART_STIM_1:BUART:pollcount_0\[2070]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_1\[2103] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_0\[2104] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_1\[2105] = \UART_STIM_1:BUART:pollcount_1\[2068]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_0\[2106] = \UART_STIM_1:BUART:pollcount_0\[2070]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_1\[2107] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_0\[2108] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:rx_status_1\[2115] = zero[50]
Removing Rhs of wire \UART_STIM_1:BUART:rx_status_2\[2116] = \UART_STIM_1:BUART:rx_parity_error_status\[2117]
Removing Rhs of wire \UART_STIM_1:BUART:rx_status_3\[2118] = \UART_STIM_1:BUART:rx_stop_bit_error\[2119]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:cmp_vv_vv_MODGEN_30\[2129] = \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_0\[2178]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:cmp_vv_vv_MODGEN_31\[2133] = \UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:xneq\[2200]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newa_6\[2134] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newa_5\[2135] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newa_4\[2136] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newa_3\[2137] = \UART_STIM_1:BUART:sRX:MODIN24_6\[2138]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODIN24_6\[2138] = \UART_STIM_1:BUART:rx_count_6\[2057]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newa_2\[2139] = \UART_STIM_1:BUART:sRX:MODIN24_5\[2140]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODIN24_5\[2140] = \UART_STIM_1:BUART:rx_count_5\[2058]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newa_1\[2141] = \UART_STIM_1:BUART:sRX:MODIN24_4\[2142]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODIN24_4\[2142] = \UART_STIM_1:BUART:rx_count_4\[2059]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newa_0\[2143] = \UART_STIM_1:BUART:sRX:MODIN24_3\[2144]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODIN24_3\[2144] = \UART_STIM_1:BUART:rx_count_3\[2060]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_6\[2145] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_5\[2146] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_4\[2147] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_3\[2148] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_2\[2149] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_1\[2150] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:newb_0\[2151] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:dataa_6\[2152] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:dataa_5\[2153] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:dataa_4\[2154] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:dataa_3\[2155] = \UART_STIM_1:BUART:rx_count_6\[2057]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:dataa_2\[2156] = \UART_STIM_1:BUART:rx_count_5\[2058]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:dataa_1\[2157] = \UART_STIM_1:BUART:rx_count_4\[2059]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:dataa_0\[2158] = \UART_STIM_1:BUART:rx_count_3\[2060]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:datab_6\[2159] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:datab_5\[2160] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:datab_4\[2161] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:datab_3\[2162] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:datab_2\[2163] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:datab_1\[2164] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:datab_0\[2165] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:newa_0\[2180] = \UART_STIM_1:BUART:rx_postpoll\[2016]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:newb_0\[2181] = \UART_STIM_1:BUART:rx_parity_bit\[2132]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:dataa_0\[2182] = \UART_STIM_1:BUART:rx_postpoll\[2016]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:datab_0\[2183] = \UART_STIM_1:BUART:rx_parity_bit\[2132]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:a_0\[2184] = \UART_STIM_1:BUART:rx_postpoll\[2016]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:b_0\[2185] = \UART_STIM_1:BUART:rx_parity_bit\[2132]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_0\[2187] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:eq_0\[2188] = \UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\[2186]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:eqi_0\[2189] = \UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\[2186]
Removing Lhs of wire tmpOE__UART_LINUX_0_TXD_net_0[2211] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__UART_LINUX_0_RXD_net_0[2217] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__PSOC_RST_net_0[2222] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__MODX_IO_1_net_0[2229] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire tmpOE__MODX_IO_2_net_0[2235] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \Control_Reg_3:clk\[2240] = zero[50]
Removing Lhs of wire \Control_Reg_3:rst\[2241] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[2278] = \PWM_1:PWMUDB:control_7\[2270]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[2288] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[2289] = \PWM_1:PWMUDB:control_7\[2270]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[2293] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[2295] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[2296] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[2297] = \PWM_1:PWMUDB:runmode_enable\[2294]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[2301] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[2302] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[2303] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[2304] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[2307] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_32_1\[2311] = \PWM_1:PWMUDB:MODULE_31:g2:a0:s_1\[2551]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_32_0\[2313] = \PWM_1:PWMUDB:MODULE_31:g2:a0:s_0\[2552]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[2314] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[2315] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[2316] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[2317] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[2320] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[2321] = zero[50]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[2322] = \PWM_1:PWMUDB:final_kill_reg\[2336]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[2323] = zero[50]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[2324] = \PWM_1:PWMUDB:fifo_full\[2343]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[2326] = \PWM_1:PWMUDB:cmp2_status_reg\[2335]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[2327] = \PWM_1:PWMUDB:cmp1_status_reg\[2334]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[2332] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[2333] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[2337] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[2338] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[2339] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[2340] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[2341] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[2342] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[2344] = \PWM_1:PWMUDB:tc_i\[2299]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[2345] = \PWM_1:PWMUDB:runmode_enable\[2294]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[2346] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[2379] = \PWM_1:PWMUDB:cmp1_less\[2350]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[2384] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[2386] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[2392] = \PWM_1:PWMUDB:cmp1\[2330]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_23\[2433] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_22\[2434] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_21\[2435] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_20\[2436] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_19\[2437] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_18\[2438] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_17\[2439] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_16\[2440] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_15\[2441] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_14\[2442] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_13\[2443] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_12\[2444] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_11\[2445] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_10\[2446] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_9\[2447] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_8\[2448] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_7\[2449] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_6\[2450] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_5\[2451] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_4\[2452] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_3\[2453] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_2\[2454] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_1\[2455] = \PWM_1:PWMUDB:MODIN25_1\[2456]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN25_1\[2456] = \PWM_1:PWMUDB:dith_count_1\[2310]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:a_0\[2457] = \PWM_1:PWMUDB:MODIN25_0\[2458]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN25_0\[2458] = \PWM_1:PWMUDB:dith_count_0\[2312]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_0\[2590] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:b_0\[2591] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \Control_Reg_1:clk\[2599] = zero[50]
Removing Lhs of wire \Control_Reg_1:rst\[2600] = zero[50]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_0\[2629] = zero[50]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_2\[2630] = zero[50]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_1\[2631] = zero[50]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_3\[2632] = zero[50]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_1\[2633] = zero[50]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_3\[2634] = zero[50]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_0\[2635] = zero[50]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_2\[2636] = zero[50]
Removing Rhs of wire \ADC_SAR_2:Net_188\[2639] = \ADC_SAR_2:Net_221\[2640]
Removing Lhs of wire \ADC_SAR_2:soc\[2646] = zero[50]
Removing Lhs of wire \ADC_SAR_2:Net_381\[2672] = zero[50]
Removing Lhs of wire AMuxHw_2_Decoder_enable[2673] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire cmp_vv_vv_MODGEN_33[2675] = \MODULE_33:g1:a0:xeq\[2834]
Removing Rhs of wire Net_3026_2[2677] = \Control_Reg_2:control_out_2\[2703]
Removing Rhs of wire Net_3026_2[2677] = \Control_Reg_2:control_2\[2712]
Removing Rhs of wire Net_3026_1[2679] = \Control_Reg_2:control_out_1\[2704]
Removing Rhs of wire Net_3026_1[2679] = \Control_Reg_2:control_1\[2713]
Removing Rhs of wire Net_3026_0[2681] = \Control_Reg_2:control_out_0\[2705]
Removing Rhs of wire Net_3026_0[2681] = \Control_Reg_2:control_0\[2714]
Removing Lhs of wire \Control_Reg_2:clk\[2691] = zero[50]
Removing Lhs of wire \Control_Reg_2:rst\[2692] = zero[50]
Removing Lhs of wire \Status_Reg_1:status_0\[2715] = Net_3499[185]
Removing Lhs of wire \Status_Reg_1:status_1\[2716] = Net_3500[191]
Removing Lhs of wire \Status_Reg_1:status_2\[2717] = Net_3501[197]
Removing Lhs of wire \Status_Reg_1:status_3\[2718] = Net_3502[203]
Removing Lhs of wire \Status_Reg_1:status_4\[2719] = Net_3504[209]
Removing Lhs of wire \Status_Reg_1:status_5\[2720] = Net_3505[215]
Removing Lhs of wire \Status_Reg_1:status_6\[2721] = Net_3506[221]
Removing Lhs of wire \Status_Reg_1:status_7\[2722] = Net_3507[227]
Removing Lhs of wire \Status_Reg_2:status_0\[2724] = Net_3522[233]
Removing Lhs of wire \Status_Reg_2:status_1\[2725] = Net_3523[239]
Removing Lhs of wire \Status_Reg_2:status_2\[2726] = Net_3524[245]
Removing Lhs of wire \Status_Reg_2:status_3\[2727] = Net_3525[251]
Removing Lhs of wire \Status_Reg_2:status_4\[2728] = Net_3527[257]
Removing Lhs of wire \Status_Reg_2:status_5\[2729] = Net_3528[263]
Removing Lhs of wire \Status_Reg_2:status_6\[2730] = Net_3529[269]
Removing Lhs of wire \Status_Reg_2:status_7\[2731] = Net_3530[275]
Removing Lhs of wire \MODULE_32:g1:a0:newa_2\[2733] = MODIN26_2[2734]
Removing Lhs of wire MODIN26_2[2734] = Net_2970_2[5]
Removing Lhs of wire \MODULE_32:g1:a0:newa_1\[2735] = MODIN26_1[2736]
Removing Lhs of wire MODIN26_1[2736] = Net_2970_1[7]
Removing Lhs of wire \MODULE_32:g1:a0:newa_0\[2737] = MODIN26_0[2738]
Removing Lhs of wire MODIN26_0[2738] = Net_2970_0[9]
Removing Lhs of wire \MODULE_32:g1:a0:newb_2\[2739] = MODIN27_2[2740]
Removing Lhs of wire MODIN27_2[2740] = AMuxHw_1_Decoder_old_id_2[4]
Removing Lhs of wire \MODULE_32:g1:a0:newb_1\[2741] = MODIN27_1[2742]
Removing Lhs of wire MODIN27_1[2742] = AMuxHw_1_Decoder_old_id_1[6]
Removing Lhs of wire \MODULE_32:g1:a0:newb_0\[2743] = MODIN27_0[2744]
Removing Lhs of wire MODIN27_0[2744] = AMuxHw_1_Decoder_old_id_0[8]
Removing Lhs of wire \MODULE_32:g1:a0:dataa_2\[2745] = Net_2970_2[5]
Removing Lhs of wire \MODULE_32:g1:a0:dataa_1\[2746] = Net_2970_1[7]
Removing Lhs of wire \MODULE_32:g1:a0:dataa_0\[2747] = Net_2970_0[9]
Removing Lhs of wire \MODULE_32:g1:a0:datab_2\[2748] = AMuxHw_1_Decoder_old_id_2[4]
Removing Lhs of wire \MODULE_32:g1:a0:datab_1\[2749] = AMuxHw_1_Decoder_old_id_1[6]
Removing Lhs of wire \MODULE_32:g1:a0:datab_0\[2750] = AMuxHw_1_Decoder_old_id_0[8]
Removing Lhs of wire \MODULE_32:g1:a0:gx:u0:a_2\[2751] = Net_2970_2[5]
Removing Lhs of wire \MODULE_32:g1:a0:gx:u0:a_1\[2752] = Net_2970_1[7]
Removing Lhs of wire \MODULE_32:g1:a0:gx:u0:a_0\[2753] = Net_2970_0[9]
Removing Lhs of wire \MODULE_32:g1:a0:gx:u0:b_2\[2754] = AMuxHw_1_Decoder_old_id_2[4]
Removing Lhs of wire \MODULE_32:g1:a0:gx:u0:b_1\[2755] = AMuxHw_1_Decoder_old_id_1[6]
Removing Lhs of wire \MODULE_32:g1:a0:gx:u0:b_0\[2756] = AMuxHw_1_Decoder_old_id_0[8]
Removing Lhs of wire \MODULE_32:g1:a0:gx:u0:aeqb_0\[2760] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \MODULE_32:g1:a0:gx:u0:eq_0\[2761] = \MODULE_32:g1:a0:gx:u0:xnor_array_0\[2759]
Removing Lhs of wire \MODULE_32:g1:a0:gx:u0:eqi_0\[2764] = \MODULE_32:g1:a0:gx:u0:eq_2\[2763]
Removing Rhs of wire \MODULE_32:g1:a0:xeq\[2778] = \MODULE_32:g1:a0:gx:u0:aeqb_1\[2765]
Removing Lhs of wire \MODULE_33:g1:a0:newa_2\[2789] = MODIN28_2[2790]
Removing Lhs of wire MODIN28_2[2790] = Net_3026_2[2677]
Removing Lhs of wire \MODULE_33:g1:a0:newa_1\[2791] = MODIN28_1[2792]
Removing Lhs of wire MODIN28_1[2792] = Net_3026_1[2679]
Removing Lhs of wire \MODULE_33:g1:a0:newa_0\[2793] = MODIN28_0[2794]
Removing Lhs of wire MODIN28_0[2794] = Net_3026_0[2681]
Removing Lhs of wire \MODULE_33:g1:a0:newb_2\[2795] = MODIN29_2[2796]
Removing Lhs of wire MODIN29_2[2796] = AMuxHw_2_Decoder_old_id_2[2676]
Removing Lhs of wire \MODULE_33:g1:a0:newb_1\[2797] = MODIN29_1[2798]
Removing Lhs of wire MODIN29_1[2798] = AMuxHw_2_Decoder_old_id_1[2678]
Removing Lhs of wire \MODULE_33:g1:a0:newb_0\[2799] = MODIN29_0[2800]
Removing Lhs of wire MODIN29_0[2800] = AMuxHw_2_Decoder_old_id_0[2680]
Removing Lhs of wire \MODULE_33:g1:a0:dataa_2\[2801] = Net_3026_2[2677]
Removing Lhs of wire \MODULE_33:g1:a0:dataa_1\[2802] = Net_3026_1[2679]
Removing Lhs of wire \MODULE_33:g1:a0:dataa_0\[2803] = Net_3026_0[2681]
Removing Lhs of wire \MODULE_33:g1:a0:datab_2\[2804] = AMuxHw_2_Decoder_old_id_2[2676]
Removing Lhs of wire \MODULE_33:g1:a0:datab_1\[2805] = AMuxHw_2_Decoder_old_id_1[2678]
Removing Lhs of wire \MODULE_33:g1:a0:datab_0\[2806] = AMuxHw_2_Decoder_old_id_0[2680]
Removing Lhs of wire \MODULE_33:g1:a0:gx:u0:a_2\[2807] = Net_3026_2[2677]
Removing Lhs of wire \MODULE_33:g1:a0:gx:u0:a_1\[2808] = Net_3026_1[2679]
Removing Lhs of wire \MODULE_33:g1:a0:gx:u0:a_0\[2809] = Net_3026_0[2681]
Removing Lhs of wire \MODULE_33:g1:a0:gx:u0:b_2\[2810] = AMuxHw_2_Decoder_old_id_2[2676]
Removing Lhs of wire \MODULE_33:g1:a0:gx:u0:b_1\[2811] = AMuxHw_2_Decoder_old_id_1[2678]
Removing Lhs of wire \MODULE_33:g1:a0:gx:u0:b_0\[2812] = AMuxHw_2_Decoder_old_id_0[2680]
Removing Lhs of wire \MODULE_33:g1:a0:gx:u0:aeqb_0\[2816] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \MODULE_33:g1:a0:gx:u0:eq_0\[2817] = \MODULE_33:g1:a0:gx:u0:xnor_array_0\[2815]
Removing Lhs of wire \MODULE_33:g1:a0:gx:u0:eqi_0\[2820] = \MODULE_33:g1:a0:gx:u0:eq_2\[2819]
Removing Rhs of wire \MODULE_33:g1:a0:xeq\[2834] = \MODULE_33:g1:a0:gx:u0:aeqb_1\[2821]
Removing Lhs of wire AMuxHw_1_Decoder_old_id_2D[2845] = Net_2970_2[5]
Removing Lhs of wire AMuxHw_1_Decoder_old_id_1D[2846] = Net_2970_1[7]
Removing Lhs of wire AMuxHw_1_Decoder_old_id_0D[2847] = Net_2970_0[9]
Removing Lhs of wire \UART_MODX_1:BUART:reset_reg\\D\[2856] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:rx_bitclk\\D\[2871] = \UART_MODX_1:BUART:rx_bitclk_pre\[594]
Removing Lhs of wire \UART_MODX_1:BUART:rx_parity_error_pre\\D\[2880] = \UART_MODX_1:BUART:rx_parity_error_pre\[670]
Removing Lhs of wire \UART_MODX_1:BUART:rx_break_status\\D\[2881] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:reset_reg\\D\[2885] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:rx_bitclk\\D\[2900] = \UART_MODX_0:BUART:rx_bitclk_pre\[890]
Removing Lhs of wire \UART_MODX_0:BUART:rx_parity_error_pre\\D\[2909] = \UART_MODX_0:BUART:rx_parity_error_pre\[966]
Removing Lhs of wire \UART_MODX_0:BUART:rx_break_status\\D\[2910] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:reset_reg\\D\[2914] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:rx_bitclk\\D\[2929] = \UART_MODX_2:BUART:rx_bitclk_pre\[1174]
Removing Lhs of wire \UART_MODX_2:BUART:rx_parity_error_pre\\D\[2938] = \UART_MODX_2:BUART:rx_parity_error_pre\[1251]
Removing Lhs of wire \UART_MODX_2:BUART:rx_break_status\\D\[2939] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:reset_reg\\D\[2943] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:rx_bitclk\\D\[2958] = \UART_STIM_0:BUART:rx_bitclk_pre\[1471]
Removing Lhs of wire \UART_STIM_0:BUART:rx_parity_error_pre\\D\[2967] = \UART_STIM_0:BUART:rx_parity_error_pre\[1547]
Removing Lhs of wire \UART_STIM_0:BUART:rx_break_status\\D\[2968] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:reset_reg\\D\[2972] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:rx_bitclk\\D\[2987] = \UART_LINUX_0:BUART:rx_bitclk_pre\[1765]
Removing Lhs of wire \UART_LINUX_0:BUART:rx_parity_error_pre\\D\[2996] = \UART_LINUX_0:BUART:rx_parity_error_pre\[1842]
Removing Lhs of wire \UART_LINUX_0:BUART:rx_break_status\\D\[2997] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:reset_reg\\D\[3001] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:rx_bitclk\\D\[3016] = \UART_STIM_1:BUART:rx_bitclk_pre\[2051]
Removing Lhs of wire \UART_STIM_1:BUART:rx_parity_error_pre\\D\[3025] = \UART_STIM_1:BUART:rx_parity_error_pre\[2127]
Removing Lhs of wire \UART_STIM_1:BUART:rx_break_status\\D\[3026] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[3030] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[3031] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[3032] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[3035] = AMuxHw_1_Decoder_enable[0]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[3038] = \PWM_1:PWMUDB:cmp1\[2330]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[3039] = \PWM_1:PWMUDB:cmp1_status\[2331]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[3040] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[3042] = \PWM_1:PWMUDB:pwm_i\[2382]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[3043] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[3044] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[3045] = \PWM_1:PWMUDB:status_2\[2325]
Removing Lhs of wire AMuxHw_2_Decoder_old_id_2D[3046] = Net_3026_2[2677]
Removing Lhs of wire AMuxHw_2_Decoder_old_id_1D[3047] = Net_3026_1[2679]
Removing Lhs of wire AMuxHw_2_Decoder_old_id_0D[3048] = Net_3026_0[2681]

------------------------------------------------------
Aliased 0 equations, 851 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'AMuxHw_1_Decoder_enable' (cost = 0):
AMuxHw_1_Decoder_enable <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_addressmatch\' (cost = 0):
\UART_MODX_1:BUART:rx_addressmatch\ <= (\UART_MODX_1:BUART:rx_addressmatch2\
	OR \UART_MODX_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_MODX_1:BUART:rx_bitclk_pre\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and not \UART_MODX_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_MODX_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and \UART_MODX_1:BUART:rx_count_1\ and \UART_MODX_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_MODX_1:BUART:rx_poll_bit1\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and \UART_MODX_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_MODX_1:BUART:rx_poll_bit2\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and not \UART_MODX_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:pollingrange\' (cost = 4):
\UART_MODX_1:BUART:pollingrange\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_0' (cost = 0):
add_vv_vv_MODGEN_2_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_addressmatch\' (cost = 0):
\UART_MODX_0:BUART:rx_addressmatch\ <= (\UART_MODX_0:BUART:rx_addressmatch2\
	OR \UART_MODX_0:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_bitclk_pre\' (cost = 1):
\UART_MODX_0:BUART:rx_bitclk_pre\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and not \UART_MODX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_MODX_0:BUART:rx_bitclk_pre16x\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and \UART_MODX_0:BUART:rx_count_1\ and \UART_MODX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_poll_bit1\' (cost = 1):
\UART_MODX_0:BUART:rx_poll_bit1\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and \UART_MODX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_poll_bit2\' (cost = 1):
\UART_MODX_0:BUART:rx_poll_bit2\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and not \UART_MODX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:pollingrange\' (cost = 4):
\UART_MODX_0:BUART:pollingrange\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_0' (cost = 0):
add_vv_vv_MODGEN_7_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_addressmatch\' (cost = 0):
\UART_MODX_2:BUART:rx_addressmatch\ <= (\UART_MODX_2:BUART:rx_addressmatch2\
	OR \UART_MODX_2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_bitclk_pre\' (cost = 1):
\UART_MODX_2:BUART:rx_bitclk_pre\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and not \UART_MODX_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_MODX_2:BUART:rx_bitclk_pre16x\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and \UART_MODX_2:BUART:rx_count_1\ and \UART_MODX_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_poll_bit1\' (cost = 1):
\UART_MODX_2:BUART:rx_poll_bit1\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and \UART_MODX_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_poll_bit2\' (cost = 1):
\UART_MODX_2:BUART:rx_poll_bit2\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and not \UART_MODX_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:pollingrange\' (cost = 4):
\UART_MODX_2:BUART:pollingrange\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_0' (cost = 0):
add_vv_vv_MODGEN_12_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_addressmatch\' (cost = 0):
\UART_STIM_0:BUART:rx_addressmatch\ <= (\UART_STIM_0:BUART:rx_addressmatch2\
	OR \UART_STIM_0:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_bitclk_pre\' (cost = 1):
\UART_STIM_0:BUART:rx_bitclk_pre\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and not \UART_STIM_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_STIM_0:BUART:rx_bitclk_pre16x\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and \UART_STIM_0:BUART:rx_count_1\ and \UART_STIM_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_poll_bit1\' (cost = 1):
\UART_STIM_0:BUART:rx_poll_bit1\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and \UART_STIM_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_poll_bit2\' (cost = 1):
\UART_STIM_0:BUART:rx_poll_bit2\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and not \UART_STIM_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:pollingrange\' (cost = 4):
\UART_STIM_0:BUART:pollingrange\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN13_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_17_0' (cost = 0):
add_vv_vv_MODGEN_17_0 <= (not MODIN13_0);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (MODIN13_1);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not MODIN13_1);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:rx_addressmatch\' (cost = 0):
\UART_LINUX_0:BUART:rx_addressmatch\ <= (\UART_LINUX_0:BUART:rx_addressmatch2\
	OR \UART_LINUX_0:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LINUX_0:BUART:rx_bitclk_pre\ <= ((not \UART_LINUX_0:BUART:rx_count_2\ and not \UART_LINUX_0:BUART:rx_count_1\ and not \UART_LINUX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LINUX_0:BUART:rx_bitclk_pre16x\ <= ((not \UART_LINUX_0:BUART:rx_count_2\ and \UART_LINUX_0:BUART:rx_count_1\ and \UART_LINUX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:rx_poll_bit1\' (cost = 1):
\UART_LINUX_0:BUART:rx_poll_bit1\ <= ((not \UART_LINUX_0:BUART:rx_count_2\ and not \UART_LINUX_0:BUART:rx_count_1\ and \UART_LINUX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:rx_poll_bit2\' (cost = 1):
\UART_LINUX_0:BUART:rx_poll_bit2\ <= ((not \UART_LINUX_0:BUART:rx_count_2\ and not \UART_LINUX_0:BUART:rx_count_1\ and not \UART_LINUX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:pollingrange\' (cost = 4):
\UART_LINUX_0:BUART:pollingrange\ <= ((not \UART_LINUX_0:BUART:rx_count_2\ and not \UART_LINUX_0:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN17_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_22_0' (cost = 0):
add_vv_vv_MODGEN_22_0 <= (not MODIN17_0);

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\' (cost = 0):
\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\' (cost = 0):
\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ <= (MODIN17_1);

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\' (cost = 0):
\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ <= (not MODIN17_1);

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\' (cost = 0):
\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_6\' (cost = 0):
\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:gta_6\' (cost = 0):
\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_5\' (cost = 0):
\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:gta_5\' (cost = 0):
\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_4\' (cost = 0):
\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:gta_4\' (cost = 0):
\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_3\' (cost = 0):
\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:gta_3\' (cost = 0):
\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:gta_3\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_2\' (cost = 1):
\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_2\ <= ((not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:gta_2\' (cost = 0):
\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:gta_2\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_1\' (cost = 2):
\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_1\ <= ((not MODIN20_6 and not MODIN20_4)
	OR (not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:gta_1\' (cost = 0):
\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:gta_1\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_0\' (cost = 8):
\UART_LINUX_0:BUART:sRX:MODULE_24:g2:a0:lta_0\ <= ((not MODIN20_6 and not MODIN20_4)
	OR (not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_addressmatch\' (cost = 0):
\UART_STIM_1:BUART:rx_addressmatch\ <= (\UART_STIM_1:BUART:rx_addressmatch2\
	OR \UART_STIM_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_STIM_1:BUART:rx_bitclk_pre\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and not \UART_STIM_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_STIM_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and \UART_STIM_1:BUART:rx_count_1\ and \UART_STIM_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_STIM_1:BUART:rx_poll_bit1\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and \UART_STIM_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_STIM_1:BUART:rx_poll_bit2\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and not \UART_STIM_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:pollingrange\' (cost = 4):
\UART_STIM_1:BUART:pollingrange\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_STIM_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\ <= (not \UART_STIM_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_1\ <= (\UART_STIM_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_1\ <= (not \UART_STIM_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_6\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:gta_6\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_5\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:gta_5\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_4\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:gta_4\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_3\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:gta_3\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:gta_3\ <= (\UART_STIM_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_2\' (cost = 1):
\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_2\ <= ((not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:gta_2\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:gta_2\ <= (\UART_STIM_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_1\' (cost = 2):
\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_1\ <= ((not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_4\)
	OR (not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:gta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:gta_1\ <= (\UART_STIM_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_0\' (cost = 8):
\UART_STIM_1:BUART:sRX:MODULE_29:g2:a0:lta_0\ <= ((not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_4\)
	OR (not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MODULE_32:g1:a0:gx:u0:xnor_array_2\' (cost = 2):
\MODULE_32:g1:a0:gx:u0:xnor_array_2\ <= ((not AMuxHw_1_Decoder_old_id_2 and not Net_2970_2)
	OR (AMuxHw_1_Decoder_old_id_2 and Net_2970_2));

Note:  Expanding virtual equation for '\MODULE_32:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_32:g1:a0:gx:u0:xnor_array_1\ <= ((not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1)
	OR (AMuxHw_1_Decoder_old_id_1 and Net_2970_1));

Note:  Expanding virtual equation for '\MODULE_32:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_32:g1:a0:gx:u0:xnor_array_0\ <= ((not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0)
	OR (AMuxHw_1_Decoder_old_id_0 and Net_2970_0));

Note:  Expanding virtual equation for '\MODULE_32:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_32:g1:a0:gx:u0:eq_1\ <= ((not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0 and AMuxHw_1_Decoder_old_id_1 and Net_2970_1)
	OR (AMuxHw_1_Decoder_old_id_1 and Net_2970_1 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0));

Note:  Expanding virtual equation for '\MODULE_32:g1:a0:gx:u0:eq_2\' (cost = 8):
\MODULE_32:g1:a0:gx:u0:eq_2\ <= ((not AMuxHw_1_Decoder_old_id_2 and not Net_2970_2 and not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_2 and not Net_2970_2 and not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_2 and not Net_2970_2 and not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0 and AMuxHw_1_Decoder_old_id_1 and Net_2970_1)
	OR (not AMuxHw_1_Decoder_old_id_2 and not Net_2970_2 and AMuxHw_1_Decoder_old_id_1 and Net_2970_1 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0 and AMuxHw_1_Decoder_old_id_2 and Net_2970_2)
	OR (not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and AMuxHw_1_Decoder_old_id_2 and Net_2970_2 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0 and AMuxHw_1_Decoder_old_id_2 and Net_2970_2 and AMuxHw_1_Decoder_old_id_1 and Net_2970_1)
	OR (AMuxHw_1_Decoder_old_id_2 and Net_2970_2 and AMuxHw_1_Decoder_old_id_1 and Net_2970_1 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0));

Note:  Expanding virtual equation for '\MODULE_33:g1:a0:gx:u0:xnor_array_2\' (cost = 2):
\MODULE_33:g1:a0:gx:u0:xnor_array_2\ <= ((not AMuxHw_2_Decoder_old_id_2 and not Net_3026_2)
	OR (AMuxHw_2_Decoder_old_id_2 and Net_3026_2));

Note:  Expanding virtual equation for '\MODULE_33:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_33:g1:a0:gx:u0:xnor_array_1\ <= ((not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1)
	OR (AMuxHw_2_Decoder_old_id_1 and Net_3026_1));

Note:  Expanding virtual equation for '\MODULE_33:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_33:g1:a0:gx:u0:xnor_array_0\ <= ((not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0)
	OR (AMuxHw_2_Decoder_old_id_0 and Net_3026_0));

Note:  Expanding virtual equation for '\MODULE_33:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_33:g1:a0:gx:u0:eq_1\ <= ((not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0 and AMuxHw_2_Decoder_old_id_1 and Net_3026_1)
	OR (AMuxHw_2_Decoder_old_id_1 and Net_3026_1 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0));

Note:  Expanding virtual equation for '\MODULE_33:g1:a0:gx:u0:eq_2\' (cost = 8):
\MODULE_33:g1:a0:gx:u0:eq_2\ <= ((not AMuxHw_2_Decoder_old_id_2 and not Net_3026_2 and not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_2 and not Net_3026_2 and not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_2 and not Net_3026_2 and not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0 and AMuxHw_2_Decoder_old_id_1 and Net_3026_1)
	OR (not AMuxHw_2_Decoder_old_id_2 and not Net_3026_2 and AMuxHw_2_Decoder_old_id_1 and Net_3026_1 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0 and AMuxHw_2_Decoder_old_id_2 and Net_3026_2)
	OR (not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and AMuxHw_2_Decoder_old_id_2 and Net_3026_2 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0 and AMuxHw_2_Decoder_old_id_2 and Net_3026_2 and AMuxHw_2_Decoder_old_id_1 and Net_3026_1)
	OR (AMuxHw_2_Decoder_old_id_2 and Net_3026_2 and AMuxHw_2_Decoder_old_id_1 and Net_3026_1 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_32:g1:a0:xeq\' (cost = 8):
\MODULE_32:g1:a0:xeq\ <= ((not AMuxHw_1_Decoder_old_id_2 and not Net_2970_2 and not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_2 and not Net_2970_2 and not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_2 and not Net_2970_2 and not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0 and AMuxHw_1_Decoder_old_id_1 and Net_2970_1)
	OR (not AMuxHw_1_Decoder_old_id_2 and not Net_2970_2 and AMuxHw_1_Decoder_old_id_1 and Net_2970_1 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0 and AMuxHw_1_Decoder_old_id_2 and Net_2970_2)
	OR (not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and AMuxHw_1_Decoder_old_id_2 and Net_2970_2 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0 and AMuxHw_1_Decoder_old_id_2 and Net_2970_2 and AMuxHw_1_Decoder_old_id_1 and Net_2970_1)
	OR (AMuxHw_1_Decoder_old_id_2 and Net_2970_2 and AMuxHw_1_Decoder_old_id_1 and Net_2970_1 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_1' (cost = 2):
add_vv_vv_MODGEN_2_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_1' (cost = 2):
add_vv_vv_MODGEN_7_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_1' (cost = 2):
add_vv_vv_MODGEN_12_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not MODIN13_1 and not MODIN13_0));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not MODIN13_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_17_1' (cost = 2):
add_vv_vv_MODGEN_17_1 <= ((not MODIN13_0 and MODIN13_1)
	OR (not MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\' (cost = 4):
\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ <= ((not MODIN17_1 and not MODIN17_0));

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\' (cost = 0):
\UART_LINUX_0:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ <= (not MODIN17_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_22_1' (cost = 2):
add_vv_vv_MODGEN_22_1 <= ((not MODIN17_0 and MODIN17_1)
	OR (not MODIN17_1 and MODIN17_0));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\' (cost = 4):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\ <= ((not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\ <= (not \UART_STIM_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\' (cost = 2):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\ <= ((not \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:pollcount_1\)
	OR (not \UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_31:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_33:g1:a0:xeq\' (cost = 8):
\MODULE_33:g1:a0:xeq\ <= ((not AMuxHw_2_Decoder_old_id_2 and not Net_3026_2 and not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_2 and not Net_3026_2 and not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_2 and not Net_3026_2 and not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0 and AMuxHw_2_Decoder_old_id_1 and Net_3026_1)
	OR (not AMuxHw_2_Decoder_old_id_2 and not Net_3026_2 and AMuxHw_2_Decoder_old_id_1 and Net_3026_1 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0 and AMuxHw_2_Decoder_old_id_2 and Net_3026_2)
	OR (not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and AMuxHw_2_Decoder_old_id_2 and Net_3026_2 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0 and AMuxHw_2_Decoder_old_id_2 and Net_3026_2 and AMuxHw_2_Decoder_old_id_1 and Net_3026_1)
	OR (AMuxHw_2_Decoder_old_id_2 and Net_3026_2 and AMuxHw_2_Decoder_old_id_1 and Net_3026_1 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0));


Substituting virtuals - pass 3:

Note:  Virtual signal AMuxHw_1_Decoder_is_active with ( cost: 512 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
AMuxHw_1_Decoder_is_active <= ((not AMuxHw_1_Decoder_old_id_2 and not Net_2970_2 and not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_2 and not Net_2970_2 and not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_2 and not Net_2970_2 and not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0 and AMuxHw_1_Decoder_old_id_1 and Net_2970_1)
	OR (not AMuxHw_1_Decoder_old_id_2 and not Net_2970_2 and AMuxHw_1_Decoder_old_id_1 and Net_2970_1 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0 and AMuxHw_1_Decoder_old_id_2 and Net_2970_2)
	OR (not AMuxHw_1_Decoder_old_id_1 and not Net_2970_1 and AMuxHw_1_Decoder_old_id_2 and Net_2970_2 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not Net_2970_0 and AMuxHw_1_Decoder_old_id_2 and Net_2970_2 and AMuxHw_1_Decoder_old_id_1 and Net_2970_1)
	OR (AMuxHw_1_Decoder_old_id_2 and Net_2970_2 and AMuxHw_1_Decoder_old_id_1 and Net_2970_1 and AMuxHw_1_Decoder_old_id_0 and Net_2970_0));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_postpoll\' (cost = 72):
\UART_MODX_1:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_737 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_737 and not MODIN1_1 and not \UART_MODX_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_MODX_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_MODX_1:BUART:rx_parity_bit\)
	OR (Net_737 and MODIN1_0 and \UART_MODX_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_737 and not MODIN1_1 and not \UART_MODX_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_MODX_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_MODX_1:BUART:rx_parity_bit\)
	OR (Net_737 and MODIN1_0 and \UART_MODX_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_postpoll\' (cost = 72):
\UART_MODX_0:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_724 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_724 and not MODIN5_1 and not \UART_MODX_0:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_MODX_0:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_MODX_0:BUART:rx_parity_bit\)
	OR (Net_724 and MODIN5_0 and \UART_MODX_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_724 and not MODIN5_1 and not \UART_MODX_0:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_MODX_0:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_MODX_0:BUART:rx_parity_bit\)
	OR (Net_724 and MODIN5_0 and \UART_MODX_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_postpoll\' (cost = 72):
\UART_MODX_2:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_750 and MODIN9_0));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_750 and not MODIN9_1 and not \UART_MODX_2:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \UART_MODX_2:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \UART_MODX_2:BUART:rx_parity_bit\)
	OR (Net_750 and MODIN9_0 and \UART_MODX_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_750 and not MODIN9_1 and not \UART_MODX_2:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \UART_MODX_2:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \UART_MODX_2:BUART:rx_parity_bit\)
	OR (Net_750 and MODIN9_0 and \UART_MODX_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_postpoll\' (cost = 72):
\UART_STIM_0:BUART:rx_postpoll\ <= (MODIN13_1
	OR (Net_789 and MODIN13_0));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_789 and not MODIN13_1 and not \UART_STIM_0:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \UART_STIM_0:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \UART_STIM_0:BUART:rx_parity_bit\)
	OR (Net_789 and MODIN13_0 and \UART_STIM_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not Net_789 and not MODIN13_1 and not \UART_STIM_0:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \UART_STIM_0:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \UART_STIM_0:BUART:rx_parity_bit\)
	OR (Net_789 and MODIN13_0 and \UART_STIM_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:rx_postpoll\' (cost = 72):
\UART_LINUX_0:BUART:rx_postpoll\ <= (MODIN17_1
	OR (Net_815 and MODIN17_0));

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_815 and not MODIN17_1 and not \UART_LINUX_0:BUART:rx_parity_bit\)
	OR (not MODIN17_1 and not MODIN17_0 and not \UART_LINUX_0:BUART:rx_parity_bit\)
	OR (MODIN17_1 and \UART_LINUX_0:BUART:rx_parity_bit\)
	OR (Net_815 and MODIN17_0 and \UART_LINUX_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ <= ((not Net_815 and not MODIN17_1 and not \UART_LINUX_0:BUART:rx_parity_bit\)
	OR (not MODIN17_1 and not MODIN17_0 and not \UART_LINUX_0:BUART:rx_parity_bit\)
	OR (MODIN17_1 and \UART_LINUX_0:BUART:rx_parity_bit\)
	OR (Net_815 and MODIN17_0 and \UART_LINUX_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_postpoll\' (cost = 72):
\UART_STIM_1:BUART:rx_postpoll\ <= (\UART_STIM_1:BUART:pollcount_1\
	OR (Net_802 and \UART_STIM_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_802 and not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:rx_parity_bit\)
	OR (not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\ and not \UART_STIM_1:BUART:rx_parity_bit\)
	OR (\UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:rx_parity_bit\)
	OR (Net_802 and \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_1\ <= ((not Net_802 and not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:rx_parity_bit\)
	OR (not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\ and not \UART_STIM_1:BUART:rx_parity_bit\)
	OR (\UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:rx_parity_bit\)
	OR (Net_802 and \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal AMuxHw_2_Decoder_is_active with ( cost: 512 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
AMuxHw_2_Decoder_is_active <= ((not AMuxHw_2_Decoder_old_id_2 and not Net_3026_2 and not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_2 and not Net_3026_2 and not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_2 and not Net_3026_2 and not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0 and AMuxHw_2_Decoder_old_id_1 and Net_3026_1)
	OR (not AMuxHw_2_Decoder_old_id_2 and not Net_3026_2 and AMuxHw_2_Decoder_old_id_1 and Net_3026_1 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0 and AMuxHw_2_Decoder_old_id_2 and Net_3026_2)
	OR (not AMuxHw_2_Decoder_old_id_1 and not Net_3026_1 and AMuxHw_2_Decoder_old_id_2 and Net_3026_2 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0)
	OR (not AMuxHw_2_Decoder_old_id_0 and not Net_3026_0 and AMuxHw_2_Decoder_old_id_2 and Net_3026_2 and AMuxHw_2_Decoder_old_id_1 and Net_3026_1)
	OR (AMuxHw_2_Decoder_old_id_2 and Net_3026_2 and AMuxHw_2_Decoder_old_id_1 and Net_3026_1 and AMuxHw_2_Decoder_old_id_0 and Net_3026_0));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 224 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_MODX_1:BUART:rx_status_0\ to zero
Aliasing \UART_MODX_1:BUART:rx_status_6\ to zero
Aliasing \UART_MODX_0:BUART:rx_status_0\ to zero
Aliasing \UART_MODX_0:BUART:rx_status_6\ to zero
Aliasing \UART_MODX_2:BUART:rx_status_0\ to zero
Aliasing \UART_MODX_2:BUART:rx_status_6\ to zero
Aliasing \UART_STIM_0:BUART:rx_status_0\ to zero
Aliasing \UART_STIM_0:BUART:rx_status_6\ to zero
Aliasing \UART_LINUX_0:BUART:rx_status_0\ to zero
Aliasing \UART_LINUX_0:BUART:rx_status_6\ to zero
Aliasing \UART_STIM_1:BUART:rx_status_0\ to zero
Aliasing \UART_STIM_1:BUART:rx_status_6\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_MODX_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_MODX_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_MODX_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_MODX_0:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_MODX_0:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_MODX_0:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_MODX_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_MODX_2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_MODX_2:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_STIM_0:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_STIM_0:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_STIM_0:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_LINUX_0:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LINUX_0:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LINUX_0:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_STIM_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_STIM_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_STIM_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \ADC_SAR_1:Net_188\[43] = \ADC_SAR_1:Net_376\[42]
Removing Rhs of wire \UART_MODX_1:BUART:rx_bitclk_enable\[558] = \UART_MODX_1:BUART:rx_bitclk\[606]
Removing Lhs of wire \UART_MODX_1:BUART:rx_status_0\[656] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:rx_status_6\[665] = zero[50]
Removing Rhs of wire \UART_MODX_0:BUART:rx_bitclk_enable\[854] = \UART_MODX_0:BUART:rx_bitclk\[902]
Removing Lhs of wire \UART_MODX_0:BUART:rx_status_0\[952] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:rx_status_6\[961] = zero[50]
Removing Rhs of wire \UART_MODX_2:BUART:rx_bitclk_enable\[1138] = \UART_MODX_2:BUART:rx_bitclk\[1186]
Removing Lhs of wire \UART_MODX_2:BUART:rx_status_0\[1237] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:rx_status_6\[1246] = zero[50]
Removing Rhs of wire \UART_STIM_0:BUART:rx_bitclk_enable\[1435] = \UART_STIM_0:BUART:rx_bitclk\[1483]
Removing Lhs of wire \UART_STIM_0:BUART:rx_status_0\[1533] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:rx_status_6\[1542] = zero[50]
Removing Rhs of wire \UART_LINUX_0:BUART:rx_bitclk_enable\[1729] = \UART_LINUX_0:BUART:rx_bitclk\[1777]
Removing Lhs of wire \UART_LINUX_0:BUART:rx_status_0\[1828] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:rx_status_6\[1837] = zero[50]
Removing Rhs of wire \UART_STIM_1:BUART:rx_bitclk_enable\[2015] = \UART_STIM_1:BUART:rx_bitclk\[2063]
Removing Lhs of wire \UART_STIM_1:BUART:rx_status_0\[2113] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:rx_status_6\[2122] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[2348] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:b_24\[2561] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:b_16\[2571] = zero[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:b_8\[2581] = zero[50]
Removing Lhs of wire \ADC_SAR_2:Net_188\[2639] = \ADC_SAR_2:Net_376\[2638]
Removing Lhs of wire \UART_MODX_1:BUART:tx_ctrl_mark_last\\D\[2863] = \UART_MODX_1:BUART:tx_ctrl_mark_last\[549]
Removing Lhs of wire \UART_MODX_1:BUART:rx_markspace_status\\D\[2875] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:rx_parity_error_status\\D\[2876] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:rx_addr_match_status\\D\[2878] = zero[50]
Removing Lhs of wire \UART_MODX_1:BUART:rx_markspace_pre\\D\[2879] = \UART_MODX_1:BUART:rx_markspace_pre\[669]
Removing Lhs of wire \UART_MODX_1:BUART:rx_parity_bit\\D\[2884] = \UART_MODX_1:BUART:rx_parity_bit\[675]
Removing Lhs of wire \UART_MODX_0:BUART:tx_ctrl_mark_last\\D\[2892] = \UART_MODX_0:BUART:tx_ctrl_mark_last\[845]
Removing Lhs of wire \UART_MODX_0:BUART:rx_markspace_status\\D\[2904] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:rx_parity_error_status\\D\[2905] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:rx_addr_match_status\\D\[2907] = zero[50]
Removing Lhs of wire \UART_MODX_0:BUART:rx_markspace_pre\\D\[2908] = \UART_MODX_0:BUART:rx_markspace_pre\[965]
Removing Lhs of wire \UART_MODX_0:BUART:rx_parity_bit\\D\[2913] = \UART_MODX_0:BUART:rx_parity_bit\[971]
Removing Lhs of wire \UART_MODX_2:BUART:tx_ctrl_mark_last\\D\[2921] = \UART_MODX_2:BUART:tx_ctrl_mark_last\[1129]
Removing Lhs of wire \UART_MODX_2:BUART:rx_markspace_status\\D\[2933] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:rx_parity_error_status\\D\[2934] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:rx_addr_match_status\\D\[2936] = zero[50]
Removing Lhs of wire \UART_MODX_2:BUART:rx_markspace_pre\\D\[2937] = \UART_MODX_2:BUART:rx_markspace_pre\[1250]
Removing Lhs of wire \UART_MODX_2:BUART:rx_parity_bit\\D\[2942] = \UART_MODX_2:BUART:rx_parity_bit\[1256]
Removing Lhs of wire \UART_STIM_0:BUART:tx_ctrl_mark_last\\D\[2950] = \UART_STIM_0:BUART:tx_ctrl_mark_last\[1426]
Removing Lhs of wire \UART_STIM_0:BUART:rx_markspace_status\\D\[2962] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:rx_parity_error_status\\D\[2963] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:rx_addr_match_status\\D\[2965] = zero[50]
Removing Lhs of wire \UART_STIM_0:BUART:rx_markspace_pre\\D\[2966] = \UART_STIM_0:BUART:rx_markspace_pre\[1546]
Removing Lhs of wire \UART_STIM_0:BUART:rx_parity_bit\\D\[2971] = \UART_STIM_0:BUART:rx_parity_bit\[1552]
Removing Lhs of wire \UART_LINUX_0:BUART:tx_ctrl_mark_last\\D\[2979] = \UART_LINUX_0:BUART:tx_ctrl_mark_last\[1720]
Removing Lhs of wire \UART_LINUX_0:BUART:rx_markspace_status\\D\[2991] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:rx_parity_error_status\\D\[2992] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:rx_addr_match_status\\D\[2994] = zero[50]
Removing Lhs of wire \UART_LINUX_0:BUART:rx_markspace_pre\\D\[2995] = \UART_LINUX_0:BUART:rx_markspace_pre\[1841]
Removing Lhs of wire \UART_LINUX_0:BUART:rx_parity_bit\\D\[3000] = \UART_LINUX_0:BUART:rx_parity_bit\[1847]
Removing Lhs of wire \UART_STIM_1:BUART:tx_ctrl_mark_last\\D\[3008] = \UART_STIM_1:BUART:tx_ctrl_mark_last\[2006]
Removing Lhs of wire \UART_STIM_1:BUART:rx_markspace_status\\D\[3020] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:rx_parity_error_status\\D\[3021] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:rx_addr_match_status\\D\[3023] = zero[50]
Removing Lhs of wire \UART_STIM_1:BUART:rx_markspace_pre\\D\[3024] = \UART_STIM_1:BUART:rx_markspace_pre\[2126]
Removing Lhs of wire \UART_STIM_1:BUART:rx_parity_bit\\D\[3029] = \UART_STIM_1:BUART:rx_parity_bit\[2132]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[3033] = \PWM_1:PWMUDB:control_7\[2270]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[3041] = zero[50]

------------------------------------------------------
Aliased 0 equations, 62 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_MODX_1:BUART:rx_parity_bit\ and Net_737 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_MODX_1:BUART:rx_parity_bit\)
	OR (not Net_737 and not MODIN1_1 and \UART_MODX_1:BUART:rx_parity_bit\)
	OR (not \UART_MODX_1:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_MODX_0:BUART:rx_parity_bit\ and Net_724 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \UART_MODX_0:BUART:rx_parity_bit\)
	OR (not Net_724 and not MODIN5_1 and \UART_MODX_0:BUART:rx_parity_bit\)
	OR (not \UART_MODX_0:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \UART_MODX_2:BUART:rx_parity_bit\ and Net_750 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \UART_MODX_2:BUART:rx_parity_bit\)
	OR (not Net_750 and not MODIN9_1 and \UART_MODX_2:BUART:rx_parity_bit\)
	OR (not \UART_MODX_2:BUART:rx_parity_bit\ and MODIN9_1));

Note:  Deleted unused equation:
\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \UART_STIM_0:BUART:rx_parity_bit\ and Net_789 and MODIN13_0)
	OR (not MODIN13_1 and not MODIN13_0 and \UART_STIM_0:BUART:rx_parity_bit\)
	OR (not Net_789 and not MODIN13_1 and \UART_STIM_0:BUART:rx_parity_bit\)
	OR (not \UART_STIM_0:BUART:rx_parity_bit\ and MODIN13_1));

Note:  Deleted unused equation:
\UART_LINUX_0:BUART:sRX:MODULE_25:g1:a0:xneq\ <= ((not \UART_LINUX_0:BUART:rx_parity_bit\ and Net_815 and MODIN17_0)
	OR (not MODIN17_1 and not MODIN17_0 and \UART_LINUX_0:BUART:rx_parity_bit\)
	OR (not Net_815 and not MODIN17_1 and \UART_LINUX_0:BUART:rx_parity_bit\)
	OR (not \UART_LINUX_0:BUART:rx_parity_bit\ and MODIN17_1));

Note:  Deleted unused equation:
\UART_STIM_1:BUART:sRX:MODULE_30:g1:a0:xneq\ <= ((not \UART_STIM_1:BUART:rx_parity_bit\ and Net_802 and \UART_STIM_1:BUART:pollcount_0\)
	OR (not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:rx_parity_bit\)
	OR (not Net_802 and not \UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:rx_parity_bit\)
	OR (not \UART_STIM_1:BUART:rx_parity_bit\ and \UART_STIM_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MyPSoC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -dcpsoc3 Basic_Setup.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.303ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Saturday, 08 October 2016 17:20:19
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MyPSoC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -d CY8C5888AXI-LP096 Basic_Setup.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_31:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_MODX_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LINUX_0:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LINUX_0:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LINUX_0:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LINUX_0:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LINUX_0:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock CAN_1_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Forced-assignment of clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'ADC_SAR_2_theACLK'. Fanout=1, Signal=\ADC_SAR_2:Net_376\
    Digital Clock 1: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=1, Signal=\ADC_SAR_1:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'UART_LINUX_0_IntClock'. Fanout=1, Signal=\UART_LINUX_0:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_STIM_0_IntClock'. Fanout=1, Signal=\UART_STIM_0:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'UART_STIM_1_IntClock'. Fanout=1, Signal=\UART_STIM_1:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_5187
    Digital Clock 6: Automatic-assigning  clock 'Clock_3'. Fanout=22, Signal=Net_3027
    Digital Clock 7: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_1581
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_MODX_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_MODX_0:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_MODX_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_STIM_0:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_STIM_0_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_STIM_0_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_LINUX_0:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LINUX_0_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LINUX_0_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_STIM_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_STIM_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_STIM_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_STIM_1:BUART:rx_parity_bit\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_STIM_1:BUART:rx_address_detected\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_STIM_1:BUART:rx_parity_error_pre\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_STIM_1:BUART:rx_markspace_pre\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_STIM_1:BUART:rx_state_1\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_STIM_1:BUART:tx_parity_bit\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_STIM_1:BUART:tx_mark\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:tx_mark\ (fanout=0)

    Removing \UART_LINUX_0:BUART:rx_parity_bit\, Duplicate of \UART_LINUX_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LINUX_0:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LINUX_0:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LINUX_0:BUART:rx_address_detected\, Duplicate of \UART_LINUX_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LINUX_0:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LINUX_0:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LINUX_0:BUART:rx_parity_error_pre\, Duplicate of \UART_LINUX_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LINUX_0:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LINUX_0:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LINUX_0:BUART:rx_markspace_pre\, Duplicate of \UART_LINUX_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LINUX_0:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LINUX_0:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LINUX_0:BUART:rx_state_1\, Duplicate of \UART_LINUX_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LINUX_0:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LINUX_0:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LINUX_0:BUART:tx_parity_bit\, Duplicate of \UART_LINUX_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LINUX_0:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LINUX_0:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LINUX_0:BUART:tx_mark\, Duplicate of \UART_LINUX_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LINUX_0:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LINUX_0:BUART:tx_mark\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_parity_bit\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_address_detected\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_parity_error_pre\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_markspace_pre\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_state_1\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_state_1\ (fanout=8)

    Removing \UART_STIM_0:BUART:tx_parity_bit\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_STIM_0:BUART:tx_mark\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:tx_mark\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_address_detected\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_parity_error_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_markspace_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_state_1\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_state_1\ (fanout=8)

    Removing \UART_MODX_2:BUART:tx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_MODX_2:BUART:tx_mark\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:tx_mark\ (fanout=0)

    Removing \UART_MODX_2:BUART:tx_ctrl_mark_last\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_address_detected\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_parity_error_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_markspace_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_state_1\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_state_1\ (fanout=8)

    Removing \UART_MODX_0:BUART:tx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_MODX_0:BUART:tx_mark\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:tx_mark\ (fanout=0)

    Removing \UART_MODX_0:BUART:tx_ctrl_mark_last\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_address_detected\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_parity_error_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_markspace_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_state_1\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_MODX_1:BUART:tx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_MODX_1:BUART:tx_mark\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = AIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_0(0)__PA ,
            analog_term => Net_306 ,
            pad => AIO_0(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = AIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_1(0)__PA ,
            analog_term => Net_307 ,
            pad => AIO_1(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = AIO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_2(0)__PA ,
            analog_term => Net_309 ,
            pad => AIO_2(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = AIO_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_3(0)__PA ,
            analog_term => Net_310 ,
            pad => AIO_3(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = AIO_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_8(0)__PA ,
            analog_term => Net_2946 ,
            pad => AIO_8(0)_PAD ,
            input => AMuxHw_2_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = AIO_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_9(0)__PA ,
            analog_term => Net_2947 ,
            pad => AIO_9(0)_PAD ,
            input => AMuxHw_2_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = AIO_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_10(0)__PA ,
            analog_term => Net_2948 ,
            pad => AIO_10(0)_PAD ,
            input => AMuxHw_2_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = AIO_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_11(0)__PA ,
            analog_term => Net_2949 ,
            pad => AIO_11(0)_PAD ,
            input => AMuxHw_2_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = AIO_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_12(0)__PA ,
            analog_term => Net_2950 ,
            pad => AIO_12(0)_PAD ,
            input => AMuxHw_2_Decoder_one_hot_4 );
        Properties:
        {
        }

    Pin : Name = AIO_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_13(0)__PA ,
            analog_term => Net_2951 ,
            pad => AIO_13(0)_PAD ,
            input => AMuxHw_2_Decoder_one_hot_5 );
        Properties:
        {
        }

    Pin : Name = AIO_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_14(0)__PA ,
            analog_term => Net_2952 ,
            pad => AIO_14(0)_PAD ,
            input => AMuxHw_2_Decoder_one_hot_6 );
        Properties:
        {
        }

    Pin : Name = AIO_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_15(0)__PA ,
            analog_term => Net_2953 ,
            pad => AIO_15(0)_PAD ,
            input => AMuxHw_2_Decoder_one_hot_7 );
        Properties:
        {
        }

    Pin : Name = AIO_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_7(0)__PA ,
            analog_term => Net_317 ,
            pad => AIO_7(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_7 );
        Properties:
        {
        }

    Pin : Name = AIO_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_6(0)__PA ,
            analog_term => Net_315 ,
            pad => AIO_6(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_6 );
        Properties:
        {
        }

    Pin : Name = AIO_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_5(0)__PA ,
            analog_term => Net_314 ,
            pad => AIO_5(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_5 );
        Properties:
        {
        }

    Pin : Name = AIO_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_4(0)__PA ,
            analog_term => Net_312 ,
            pad => AIO_4(0)_PAD ,
            input => AMuxHw_1_Decoder_one_hot_4 );
        Properties:
        {
        }

    Pin : Name = DIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_0(0)__PA ,
            fb => Net_3499 ,
            pad => DIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_1(0)__PA ,
            fb => Net_3500 ,
            pad => DIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_2(0)__PA ,
            fb => Net_3501 ,
            pad => DIO_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_3(0)__PA ,
            fb => Net_3502 ,
            pad => DIO_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_4(0)__PA ,
            fb => Net_3504 ,
            pad => DIO_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_5(0)__PA ,
            fb => Net_3505 ,
            pad => DIO_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_6(0)__PA ,
            fb => Net_3506 ,
            pad => DIO_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_7(0)__PA ,
            fb => Net_3507 ,
            pad => DIO_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_8(0)__PA ,
            fb => Net_3522 ,
            pad => DIO_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_9(0)__PA ,
            fb => Net_3523 ,
            pad => DIO_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_10(0)__PA ,
            fb => Net_3524 ,
            pad => DIO_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_11(0)__PA ,
            fb => Net_3525 ,
            pad => DIO_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_12(0)__PA ,
            fb => Net_3527 ,
            pad => DIO_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_13(0)__PA ,
            fb => Net_3528 ,
            pad => DIO_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_14(0)__PA ,
            fb => Net_3529 ,
            pad => DIO_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_15(0)__PA ,
            fb => Net_3530 ,
            pad => DIO_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ASIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ASIO_0(0)__PA ,
            fb => Net_802 ,
            pad => ASIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ASIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ASIO_1(0)__PA ,
            input => Net_797 ,
            pad => ASIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DSIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DSIO_0(0)__PA ,
            fb => Net_789 ,
            pad => DSIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_IO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_IO_0(0)__PA ,
            pad => MODX_IO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DSIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DSIO_1(0)__PA ,
            input => Net_784 ,
            pad => DSIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_B(0)__PA ,
            input => Net_4959 ,
            annotation => Net_607 ,
            pad => LED_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_G(0)__PA ,
            input => Net_917 ,
            annotation => Net_605 ,
            pad => LED_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_R(0)__PA ,
            input => Net_5188 ,
            annotation => Net_602 ,
            pad => LED_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = KEY_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => KEY_1(0)__PA ,
            annotation => Net_592 ,
            pad => KEY_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = KEY_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => KEY_2(0)__PA ,
            annotation => Net_597 ,
            pad => KEY_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = BUZZER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUZZER(0)__PA ,
            input => Net_927 ,
            annotation => Net_641 ,
            pad => BUZZER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_TX(0)__PA ,
            input => Net_12 ,
            pad => CAN_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_RX(0)__PA ,
            fb => Net_11 ,
            pad => CAN_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_1_TXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_1_TXD(0)__PA ,
            input => Net_732 ,
            pad => MODX_1_TXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_1_RXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_1_RXD(0)__PA ,
            fb => Net_737 ,
            pad => MODX_1_RXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_0_TXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_0_TXD(0)__PA ,
            input => Net_719 ,
            pad => MODX_0_TXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_0_RXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_0_RXD(0)__PA ,
            fb => Net_724 ,
            pad => MODX_0_RXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_2_RXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_2_RXD(0)__PA ,
            fb => Net_750 ,
            pad => MODX_2_RXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_2_TXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_2_TXD(0)__PA ,
            input => Net_745 ,
            pad => MODX_2_TXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LINUX_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LINUX_RST(0)__PA ,
            pad => LINUX_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_LINUX_0_TXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_LINUX_0_TXD(0)__PA ,
            input => Net_810 ,
            pad => UART_LINUX_0_TXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_LINUX_0_RXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_LINUX_0_RXD(0)__PA ,
            fb => Net_815 ,
            pad => UART_LINUX_0_RXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_RST(0)__PA ,
            pad => PSOC_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_IO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_IO_1(0)__PA ,
            pad => MODX_IO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_IO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_IO_2(0)__PA ,
            pad => MODX_IO_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=AMuxHw_1_Decoder_is_active, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !AMuxHw_1_Decoder_old_id_2 * Net_2970_2
            + AMuxHw_1_Decoder_old_id_2 * !Net_2970_2
            + !AMuxHw_1_Decoder_old_id_1 * Net_2970_1
            + AMuxHw_1_Decoder_old_id_1 * !Net_2970_1
            + !AMuxHw_1_Decoder_old_id_0 * Net_2970_0
            + AMuxHw_1_Decoder_old_id_0 * !Net_2970_0
        );
        Output = AMuxHw_1_Decoder_is_active (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_732, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:txn\
        );
        Output = Net_732 (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\
        );
        Output = \UART_MODX_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_fifo_empty\ * 
              \UART_MODX_1:BUART:tx_state_2\
        );
        Output = \UART_MODX_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\
        );
        Output = \UART_MODX_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_737 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_MODX_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_1:BUART:rx_load_fifo\ * 
              \UART_MODX_1:BUART:rx_fifofull\
        );
        Output = \UART_MODX_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_1:BUART:rx_fifonotempty\ * 
              \UART_MODX_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_719, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:txn\
        );
        Output = Net_719 (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\
        );
        Output = \UART_MODX_0:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_fifo_empty\ * 
              \UART_MODX_0:BUART:tx_state_2\
        );
        Output = \UART_MODX_0:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_0:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\
        );
        Output = \UART_MODX_0:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_724 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_MODX_0:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_0:BUART:rx_load_fifo\ * 
              \UART_MODX_0:BUART:rx_fifofull\
        );
        Output = \UART_MODX_0:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_0:BUART:rx_fifonotempty\ * 
              \UART_MODX_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_0:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_745, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:txn\
        );
        Output = Net_745 (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\
        );
        Output = \UART_MODX_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_fifo_empty\ * 
              \UART_MODX_2:BUART:tx_state_2\
        );
        Output = \UART_MODX_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\
        );
        Output = \UART_MODX_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_750 * MODIN9_0
            + MODIN9_1
        );
        Output = \UART_MODX_2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_2:BUART:rx_load_fifo\ * 
              \UART_MODX_2:BUART:rx_fifofull\
        );
        Output = \UART_MODX_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_2:BUART:rx_fifonotempty\ * 
              \UART_MODX_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_784, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:txn\
        );
        Output = Net_784 (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\
        );
        Output = \UART_STIM_0:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_fifo_empty\ * 
              \UART_STIM_0:BUART:tx_state_2\
        );
        Output = \UART_STIM_0:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_STIM_0:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\
        );
        Output = \UART_STIM_0:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_789 * MODIN13_0
            + MODIN13_1
        );
        Output = \UART_STIM_0:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_0:BUART:rx_load_fifo\ * 
              \UART_STIM_0:BUART:rx_fifofull\
        );
        Output = \UART_STIM_0:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_0:BUART:rx_fifonotempty\ * 
              \UART_STIM_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_STIM_0:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_810, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LINUX_0:BUART:txn\
        );
        Output = Net_810 (fanout=1)

    MacroCell: Name=\UART_LINUX_0:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\
            + !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_state_2\
        );
        Output = \UART_LINUX_0:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LINUX_0:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_LINUX_0:BUART:tx_fifo_empty\ * 
              \UART_LINUX_0:BUART:tx_state_2\
        );
        Output = \UART_LINUX_0:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LINUX_0:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LINUX_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_LINUX_0:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LINUX_0:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\
        );
        Output = \UART_LINUX_0:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LINUX_0:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_815 * MODIN17_0
            + MODIN17_1
        );
        Output = \UART_LINUX_0:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LINUX_0:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LINUX_0:BUART:rx_load_fifo\ * 
              \UART_LINUX_0:BUART:rx_fifofull\
        );
        Output = \UART_LINUX_0:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LINUX_0:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LINUX_0:BUART:rx_fifonotempty\ * 
              \UART_LINUX_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LINUX_0:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_797, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:txn\
        );
        Output = Net_797 (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\
        );
        Output = \UART_STIM_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_fifo_empty\ * 
              \UART_STIM_1:BUART:tx_state_2\
        );
        Output = \UART_STIM_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_STIM_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\
        );
        Output = \UART_STIM_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_802 * \UART_STIM_1:BUART:pollcount_0\
            + \UART_STIM_1:BUART:pollcount_1\
        );
        Output = \UART_STIM_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_1:BUART:rx_load_fifo\ * 
              \UART_STIM_1:BUART:rx_fifofull\
        );
        Output = \UART_STIM_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_1:BUART:rx_fifonotempty\ * 
              \UART_STIM_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_STIM_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=AMuxHw_2_Decoder_is_active, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !AMuxHw_2_Decoder_old_id_2 * Net_3026_2
            + AMuxHw_2_Decoder_old_id_2 * !Net_3026_2
            + !AMuxHw_2_Decoder_old_id_1 * Net_3026_1
            + AMuxHw_2_Decoder_old_id_1 * !Net_3026_1
            + !AMuxHw_2_Decoder_old_id_0 * Net_3026_0
            + AMuxHw_2_Decoder_old_id_0 * !Net_3026_0
        );
        Output = AMuxHw_2_Decoder_is_active (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=AMuxHw_1_Decoder_old_id_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2970_2
        );
        Output = AMuxHw_1_Decoder_old_id_2 (fanout=9)

    MacroCell: Name=AMuxHw_1_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2970_1
        );
        Output = AMuxHw_1_Decoder_old_id_1 (fanout=9)

    MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2970_0
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=9)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * !AMuxHw_1_Decoder_old_id_2 * 
              !AMuxHw_1_Decoder_old_id_1 * !AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * !AMuxHw_1_Decoder_old_id_2 * 
              !AMuxHw_1_Decoder_old_id_1 * AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * !AMuxHw_1_Decoder_old_id_2 * 
              AMuxHw_1_Decoder_old_id_1 * !AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * !AMuxHw_1_Decoder_old_id_2 * 
              AMuxHw_1_Decoder_old_id_1 * AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_4, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * AMuxHw_1_Decoder_old_id_2 * 
              !AMuxHw_1_Decoder_old_id_1 * !AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_4 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_5, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * AMuxHw_1_Decoder_old_id_2 * 
              !AMuxHw_1_Decoder_old_id_1 * AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_5 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_6, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * AMuxHw_1_Decoder_old_id_2 * 
              AMuxHw_1_Decoder_old_id_1 * !AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_6 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_7, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * AMuxHw_1_Decoder_old_id_2 * 
              AMuxHw_1_Decoder_old_id_1 * AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_7 (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_1:BUART:txn\ * \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:txn\ * \UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_shift_out\ * 
              !\UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              !\UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_shift_out\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              !\UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_MODX_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              \UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_MODX_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_1:BUART:tx_fifo_empty\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_fifo_empty\ * 
              !\UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_fifo_empty\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              \UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_MODX_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:tx_ctrl_mark_last\ (fanout=24)

    MacroCell: Name=\UART_MODX_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              \UART_MODX_1:BUART:rx_state_2\ * !MODIN1_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              \UART_MODX_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_MODX_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_MODX_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * \UART_MODX_1:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * 
              !\UART_MODX_1:BUART:rx_count_0\
        );
        Output = \UART_MODX_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_MODX_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\
        );
        Output = \UART_MODX_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_1
            + Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_0
            + Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_MODX_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_MODX_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_737
        );
        Output = \UART_MODX_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_0:BUART:txn\ * \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:txn\ * \UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_shift_out\ * 
              !\UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              !\UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_shift_out\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              !\UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_MODX_0:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              \UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_MODX_0:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_0:BUART:tx_fifo_empty\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_fifo_empty\ * 
              !\UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_fifo_empty\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_0:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              \UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_0:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_0:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_MODX_0:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              \UART_MODX_0:BUART:rx_state_2\ * !MODIN5_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              \UART_MODX_0:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_0:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_MODX_0:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_MODX_0:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * \UART_MODX_0:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_0:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * 
              !\UART_MODX_0:BUART:rx_count_0\
        );
        Output = \UART_MODX_0:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_MODX_0:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\
        );
        Output = \UART_MODX_0:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_1
            + Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * !MODIN5_1 * MODIN5_0
            + !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_0
            + Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\UART_MODX_0:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\ * 
              !MODIN5_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_MODX_0:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724
        );
        Output = \UART_MODX_0:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_2:BUART:txn\ * \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:txn\ * \UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_shift_out\ * 
              !\UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              !\UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_shift_out\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              !\UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_MODX_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              \UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_MODX_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_2:BUART:tx_fifo_empty\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_fifo_empty\ * 
              !\UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_fifo_empty\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              \UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_MODX_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              \UART_MODX_2:BUART:rx_state_2\ * !Net_750 * !MODIN9_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              \UART_MODX_2:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_MODX_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_MODX_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !Net_750 * 
              \UART_MODX_2:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * 
              !\UART_MODX_2:BUART:rx_count_0\
        );
        Output = \UART_MODX_2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_MODX_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\
        );
        Output = \UART_MODX_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * !Net_750 * MODIN9_1
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * Net_750 * !MODIN9_1 * 
              MODIN9_0
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * !Net_750 * MODIN9_0
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * Net_750 * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=\UART_MODX_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\ * 
              !Net_750 * !MODIN9_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
        );
        Output = \UART_MODX_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_750
        );
        Output = \UART_MODX_2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_STIM_0:BUART:txn\ * \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:txn\ * \UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_shift_out\ * 
              !\UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              !\UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_shift_out\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              !\UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_STIM_0:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              \UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_STIM_0:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_STIM_0:BUART:tx_fifo_empty\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_fifo_empty\ * 
              !\UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_fifo_empty\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_STIM_0:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              \UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_STIM_0:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_STIM_0:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_STIM_0:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_STIM_0:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              \UART_STIM_0:BUART:rx_state_2\ * !MODIN13_1
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              \UART_STIM_0:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_STIM_0:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_STIM_0:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_STIM_0:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * \UART_STIM_0:BUART:rx_last\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_2\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_STIM_0:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * 
              !\UART_STIM_0:BUART:rx_count_0\
        );
        Output = \UART_STIM_0:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_STIM_0:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\
        );
        Output = \UART_STIM_0:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN13_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_1
            + Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * !MODIN13_1 * MODIN13_0
            + !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)

    MacroCell: Name=MODIN13_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_0
            + Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)

    MacroCell: Name=\UART_STIM_0:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\ * 
              !MODIN13_1
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
        );
        Output = \UART_STIM_0:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_789
        );
        Output = \UART_STIM_0:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_LINUX_0:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LINUX_0:BUART:txn\ * \UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_bitclk\
            + \UART_LINUX_0:BUART:txn\ * \UART_LINUX_0:BUART:tx_state_2\
            + !\UART_LINUX_0:BUART:tx_state_1\ * 
              \UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_shift_out\ * 
              !\UART_LINUX_0:BUART:tx_state_2\
            + !\UART_LINUX_0:BUART:tx_state_1\ * 
              \UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              !\UART_LINUX_0:BUART:tx_bitclk\
            + \UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_shift_out\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              !\UART_LINUX_0:BUART:tx_counter_dp\ * 
              \UART_LINUX_0:BUART:tx_bitclk\
        );
        Output = \UART_LINUX_0:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LINUX_0:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LINUX_0:BUART:tx_state_1\ * 
              \UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_LINUX_0:BUART:tx_state_2\
            + \UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              \UART_LINUX_0:BUART:tx_counter_dp\ * 
              \UART_LINUX_0:BUART:tx_bitclk\
            + \UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              \UART_LINUX_0:BUART:tx_bitclk\
        );
        Output = \UART_LINUX_0:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LINUX_0:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LINUX_0:BUART:tx_fifo_empty\
            + !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_fifo_empty\ * 
              !\UART_LINUX_0:BUART:tx_state_2\
            + \UART_LINUX_0:BUART:tx_state_1\ * 
              \UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_LINUX_0:BUART:tx_fifo_empty\ * 
              \UART_LINUX_0:BUART:tx_state_2\
            + \UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              \UART_LINUX_0:BUART:tx_bitclk\
        );
        Output = \UART_LINUX_0:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LINUX_0:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_LINUX_0:BUART:tx_state_2\
            + \UART_LINUX_0:BUART:tx_state_1\ * 
              \UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_LINUX_0:BUART:tx_state_2\
            + \UART_LINUX_0:BUART:tx_state_1\ * 
              \UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              \UART_LINUX_0:BUART:tx_bitclk\
            + \UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              \UART_LINUX_0:BUART:tx_counter_dp\ * 
              \UART_LINUX_0:BUART:tx_bitclk\
        );
        Output = \UART_LINUX_0:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LINUX_0:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_state_2\
            + !\UART_LINUX_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LINUX_0:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LINUX_0:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LINUX_0:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LINUX_0:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              \UART_LINUX_0:BUART:rx_state_2\ * !Net_815 * !MODIN17_1
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              \UART_LINUX_0:BUART:rx_state_2\ * !MODIN17_1 * !MODIN17_0
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_5
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_LINUX_0:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LINUX_0:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              \UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_5
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_LINUX_0:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LINUX_0:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              \UART_LINUX_0:BUART:rx_state_3\ * 
              \UART_LINUX_0:BUART:rx_state_2\
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_5
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_LINUX_0:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LINUX_0:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              \UART_LINUX_0:BUART:rx_state_3\
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              \UART_LINUX_0:BUART:rx_state_2\
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !Net_815 * 
              \UART_LINUX_0:BUART:rx_last\
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_5
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_LINUX_0:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LINUX_0:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LINUX_0:BUART:rx_count_2\ * 
              !\UART_LINUX_0:BUART:rx_count_1\ * 
              !\UART_LINUX_0:BUART:rx_count_0\
        );
        Output = \UART_LINUX_0:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LINUX_0:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_state_3\ * 
              \UART_LINUX_0:BUART:rx_state_2\
        );
        Output = \UART_LINUX_0:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN17_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LINUX_0:BUART:rx_count_2\ * 
              !\UART_LINUX_0:BUART:rx_count_1\ * !Net_815 * MODIN17_1
            + !\UART_LINUX_0:BUART:rx_count_2\ * 
              !\UART_LINUX_0:BUART:rx_count_1\ * Net_815 * !MODIN17_1 * 
              MODIN17_0
            + !\UART_LINUX_0:BUART:rx_count_2\ * 
              !\UART_LINUX_0:BUART:rx_count_1\ * MODIN17_1 * !MODIN17_0
        );
        Output = MODIN17_1 (fanout=4)

    MacroCell: Name=MODIN17_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LINUX_0:BUART:rx_count_2\ * 
              !\UART_LINUX_0:BUART:rx_count_1\ * !Net_815 * MODIN17_0
            + !\UART_LINUX_0:BUART:rx_count_2\ * 
              !\UART_LINUX_0:BUART:rx_count_1\ * Net_815 * !MODIN17_0
        );
        Output = MODIN17_0 (fanout=5)

    MacroCell: Name=\UART_LINUX_0:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              \UART_LINUX_0:BUART:rx_state_3\ * 
              \UART_LINUX_0:BUART:rx_state_2\ * !Net_815 * !MODIN17_1
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              \UART_LINUX_0:BUART:rx_state_3\ * 
              \UART_LINUX_0:BUART:rx_state_2\ * !MODIN17_1 * !MODIN17_0
        );
        Output = \UART_LINUX_0:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LINUX_0:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_815
        );
        Output = \UART_LINUX_0:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_STIM_1:BUART:txn\ * \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:txn\ * \UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_shift_out\ * 
              !\UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              !\UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_shift_out\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              !\UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_STIM_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              \UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_STIM_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_STIM_1:BUART:tx_fifo_empty\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_fifo_empty\ * 
              !\UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_fifo_empty\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_STIM_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              \UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_STIM_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_STIM_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_STIM_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_STIM_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_STIM_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_STIM_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_STIM_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * \UART_STIM_1:BUART:rx_last\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_2\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_STIM_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:rx_count_0\
        );
        Output = \UART_STIM_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_STIM_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\
        );
        Output = \UART_STIM_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_1\
            + Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              \UART_STIM_1:BUART:pollcount_0\
            + !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_STIM_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_0\
            + Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_STIM_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_802
        );
        Output = \UART_STIM_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_927, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_927 (fanout=1)

    MacroCell: Name=AMuxHw_2_Decoder_old_id_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3026_2
        );
        Output = AMuxHw_2_Decoder_old_id_2 (fanout=9)

    MacroCell: Name=AMuxHw_2_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3026_1
        );
        Output = AMuxHw_2_Decoder_old_id_1 (fanout=9)

    MacroCell: Name=AMuxHw_2_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3026_0
        );
        Output = AMuxHw_2_Decoder_old_id_0 (fanout=9)

    MacroCell: Name=AMuxHw_2_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * !AMuxHw_2_Decoder_old_id_2 * 
              !AMuxHw_2_Decoder_old_id_1 * !AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_2_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * !AMuxHw_2_Decoder_old_id_2 * 
              !AMuxHw_2_Decoder_old_id_1 * AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_2_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * !AMuxHw_2_Decoder_old_id_2 * 
              AMuxHw_2_Decoder_old_id_1 * !AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMuxHw_2_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * !AMuxHw_2_Decoder_old_id_2 * 
              AMuxHw_2_Decoder_old_id_1 * AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=AMuxHw_2_Decoder_one_hot_4, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * AMuxHw_2_Decoder_old_id_2 * 
              !AMuxHw_2_Decoder_old_id_1 * !AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_4 (fanout=1)

    MacroCell: Name=AMuxHw_2_Decoder_one_hot_5, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * AMuxHw_2_Decoder_old_id_2 * 
              !AMuxHw_2_Decoder_old_id_1 * AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_5 (fanout=1)

    MacroCell: Name=AMuxHw_2_Decoder_one_hot_6, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * AMuxHw_2_Decoder_old_id_2 * 
              AMuxHw_2_Decoder_old_id_1 * !AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_6 (fanout=1)

    MacroCell: Name=AMuxHw_2_Decoder_one_hot_7, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * AMuxHw_2_Decoder_old_id_2 * 
              AMuxHw_2_Decoder_old_id_1 * AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_7 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_MODX_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_MODX_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_MODX_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_MODX_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_MODX_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_MODX_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_0 => \UART_MODX_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_MODX_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_MODX_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_MODX_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_MODX_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_MODX_1:BUART:rx_postpoll\ ,
            f0_load => \UART_MODX_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_MODX_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_MODX_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_0:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_2 => \UART_MODX_0:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_MODX_0:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_MODX_0:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_MODX_0:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_MODX_0:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_MODX_0:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_0 => \UART_MODX_0:BUART:counter_load_not\ ,
            ce0_reg => \UART_MODX_0:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_MODX_0:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_0:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_MODX_0:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_MODX_0:BUART:rx_bitclk_enable\ ,
            route_si => \UART_MODX_0:BUART:rx_postpoll\ ,
            f0_load => \UART_MODX_0:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_MODX_0:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_MODX_0:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_2 => \UART_MODX_2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_MODX_2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_MODX_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_MODX_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_MODX_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_MODX_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_0 => \UART_MODX_2:BUART:counter_load_not\ ,
            ce0_reg => \UART_MODX_2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_MODX_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_MODX_2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_MODX_2:BUART:rx_bitclk_enable\ ,
            route_si => \UART_MODX_2:BUART:rx_postpoll\ ,
            f0_load => \UART_MODX_2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_MODX_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_MODX_2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_0:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_STIM_0:Net_9\ ,
            cs_addr_2 => \UART_STIM_0:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_STIM_0:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_STIM_0:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_STIM_0:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_STIM_0:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_STIM_0:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_STIM_0:Net_9\ ,
            cs_addr_0 => \UART_STIM_0:BUART:counter_load_not\ ,
            ce0_reg => \UART_STIM_0:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_STIM_0:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_0:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_STIM_0:Net_9\ ,
            cs_addr_2 => \UART_STIM_0:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_STIM_0:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_STIM_0:BUART:rx_bitclk_enable\ ,
            route_si => \UART_STIM_0:BUART:rx_postpoll\ ,
            f0_load => \UART_STIM_0:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_STIM_0:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_STIM_0:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LINUX_0:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LINUX_0:Net_9\ ,
            cs_addr_2 => \UART_LINUX_0:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LINUX_0:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LINUX_0:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LINUX_0:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LINUX_0:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LINUX_0:Net_9\ ,
            cs_addr_0 => \UART_LINUX_0:BUART:counter_load_not\ ,
            ce0_reg => \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LINUX_0:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LINUX_0:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LINUX_0:Net_9\ ,
            cs_addr_2 => \UART_LINUX_0:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LINUX_0:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LINUX_0:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LINUX_0:BUART:rx_postpoll\ ,
            f0_load => \UART_LINUX_0:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LINUX_0:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LINUX_0:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_STIM_1:Net_9\ ,
            cs_addr_2 => \UART_STIM_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_STIM_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_STIM_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_STIM_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_STIM_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_STIM_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_STIM_1:Net_9\ ,
            cs_addr_0 => \UART_STIM_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_STIM_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_STIM_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_STIM_1:Net_9\ ,
            cs_addr_2 => \UART_STIM_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_STIM_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_STIM_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_STIM_1:BUART:rx_postpoll\ ,
            f0_load => \UART_STIM_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_STIM_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_STIM_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_5187 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_1:sts:sts_reg\
        PORT MAP (
            status_7 => Net_3507 ,
            status_6 => Net_3506 ,
            status_5 => Net_3505 ,
            status_4 => Net_3504 ,
            status_3 => Net_3502 ,
            status_2 => Net_3501 ,
            status_1 => Net_3500 ,
            status_0 => Net_3499 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Status_Reg_2:sts:sts_reg\
        PORT MAP (
            status_7 => Net_3530 ,
            status_6 => Net_3529 ,
            status_5 => Net_3528 ,
            status_4 => Net_3527 ,
            status_3 => Net_3525 ,
            status_2 => Net_3524 ,
            status_1 => Net_3523 ,
            status_0 => Net_3522 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_MODX_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_1581 ,
            status_3 => \UART_MODX_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_MODX_1:BUART:tx_status_2\ ,
            status_1 => \UART_MODX_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_MODX_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_1581 ,
            status_5 => \UART_MODX_1:BUART:rx_status_5\ ,
            status_4 => \UART_MODX_1:BUART:rx_status_4\ ,
            status_3 => \UART_MODX_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_0:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_1581 ,
            status_3 => \UART_MODX_0:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_MODX_0:BUART:tx_status_2\ ,
            status_1 => \UART_MODX_0:BUART:tx_fifo_empty\ ,
            status_0 => \UART_MODX_0:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_0:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_1581 ,
            status_5 => \UART_MODX_0:BUART:rx_status_5\ ,
            status_4 => \UART_MODX_0:BUART:rx_status_4\ ,
            status_3 => \UART_MODX_0:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_1581 ,
            status_3 => \UART_MODX_2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_MODX_2:BUART:tx_status_2\ ,
            status_1 => \UART_MODX_2:BUART:tx_fifo_empty\ ,
            status_0 => \UART_MODX_2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_2:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_1581 ,
            status_5 => \UART_MODX_2:BUART:rx_status_5\ ,
            status_4 => \UART_MODX_2:BUART:rx_status_4\ ,
            status_3 => \UART_MODX_2:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_STIM_0:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_STIM_0:Net_9\ ,
            status_3 => \UART_STIM_0:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_STIM_0:BUART:tx_status_2\ ,
            status_1 => \UART_STIM_0:BUART:tx_fifo_empty\ ,
            status_0 => \UART_STIM_0:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_STIM_0:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_STIM_0:Net_9\ ,
            status_5 => \UART_STIM_0:BUART:rx_status_5\ ,
            status_4 => \UART_STIM_0:BUART:rx_status_4\ ,
            status_3 => \UART_STIM_0:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LINUX_0:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LINUX_0:Net_9\ ,
            status_3 => \UART_LINUX_0:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LINUX_0:BUART:tx_status_2\ ,
            status_1 => \UART_LINUX_0:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LINUX_0:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LINUX_0:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LINUX_0:Net_9\ ,
            status_5 => \UART_LINUX_0:BUART:rx_status_5\ ,
            status_4 => \UART_LINUX_0:BUART:rx_status_4\ ,
            status_3 => \UART_LINUX_0:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_STIM_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_STIM_1:Net_9\ ,
            status_3 => \UART_STIM_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_STIM_1:BUART:tx_status_2\ ,
            status_1 => \UART_STIM_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_STIM_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_STIM_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_STIM_1:Net_9\ ,
            status_5 => \UART_STIM_1:BUART:rx_status_5\ ,
            status_4 => \UART_STIM_1:BUART:rx_status_4\ ,
            status_3 => \UART_STIM_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_5187 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_3:control_7\ ,
            control_6 => \Control_Reg_3:control_6\ ,
            control_5 => \Control_Reg_3:control_5\ ,
            control_4 => \Control_Reg_3:control_4\ ,
            control_3 => \Control_Reg_3:control_3\ ,
            control_2 => Net_4959 ,
            control_1 => Net_917 ,
            control_0 => Net_5188 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_5187 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => Net_2970_2 ,
            control_1 => Net_2970_1 ,
            control_0 => Net_2970_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_2:control_7\ ,
            control_6 => \Control_Reg_2:control_6\ ,
            control_5 => \Control_Reg_2:control_5\ ,
            control_4 => \Control_Reg_2:control_4\ ,
            control_3 => \Control_Reg_2:control_3\ ,
            control_2 => Net_3026_2 ,
            control_1 => Net_3026_1 ,
            control_0 => Net_3026_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_MODX_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_1581 ,
            load => \UART_MODX_1:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_MODX_1:BUART:rx_count_2\ ,
            count_1 => \UART_MODX_1:BUART:rx_count_1\ ,
            count_0 => \UART_MODX_1:BUART:rx_count_0\ ,
            tc => \UART_MODX_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_MODX_0:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_1581 ,
            load => \UART_MODX_0:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \UART_MODX_0:BUART:rx_count_2\ ,
            count_1 => \UART_MODX_0:BUART:rx_count_1\ ,
            count_0 => \UART_MODX_0:BUART:rx_count_0\ ,
            tc => \UART_MODX_0:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_MODX_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_1581 ,
            load => \UART_MODX_2:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \UART_MODX_2:BUART:rx_count_2\ ,
            count_1 => \UART_MODX_2:BUART:rx_count_1\ ,
            count_0 => \UART_MODX_2:BUART:rx_count_0\ ,
            tc => \UART_MODX_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_STIM_0:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_STIM_0:Net_9\ ,
            load => \UART_STIM_0:BUART:rx_counter_load\ ,
            count_6 => MODIN16_6 ,
            count_5 => MODIN16_5 ,
            count_4 => MODIN16_4 ,
            count_3 => MODIN16_3 ,
            count_2 => \UART_STIM_0:BUART:rx_count_2\ ,
            count_1 => \UART_STIM_0:BUART:rx_count_1\ ,
            count_0 => \UART_STIM_0:BUART:rx_count_0\ ,
            tc => \UART_STIM_0:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_LINUX_0:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LINUX_0:Net_9\ ,
            load => \UART_LINUX_0:BUART:rx_counter_load\ ,
            count_6 => MODIN20_6 ,
            count_5 => MODIN20_5 ,
            count_4 => MODIN20_4 ,
            count_3 => MODIN20_3 ,
            count_2 => \UART_LINUX_0:BUART:rx_count_2\ ,
            count_1 => \UART_LINUX_0:BUART:rx_count_1\ ,
            count_0 => \UART_LINUX_0:BUART:rx_count_0\ ,
            tc => \UART_LINUX_0:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_STIM_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_STIM_1:Net_9\ ,
            load => \UART_STIM_1:BUART:rx_counter_load\ ,
            count_6 => \UART_STIM_1:BUART:rx_count_6\ ,
            count_5 => \UART_STIM_1:BUART:rx_count_5\ ,
            count_4 => \UART_STIM_1:BUART:rx_count_4\ ,
            count_3 => \UART_STIM_1:BUART:rx_count_3\ ,
            count_2 => \UART_STIM_1:BUART:rx_count_2\ ,
            count_1 => \UART_STIM_1:BUART:rx_count_1\ ,
            count_0 => \UART_STIM_1:BUART:rx_count_0\ ,
            tc => \UART_STIM_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_2610 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_629 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_929 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_2930 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   62 :   10 :   72 : 86.11 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  171 :   21 :  192 : 89.06 %
  Unique P-terms              :  303 :   81 :  384 : 78.91 %
  Total P-terms               :  357 :      :      :        
  Datapath Cells              :   19 :    5 :   24 : 79.17 %
  Status Cells                :   21 :    3 :   24 : 87.50 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :   13 :      :      :        
    Routed Count7 Load/Enable :    6 :      :      :        
  Control Cells               :   10 :   14 :   24 : 41.67 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    6 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.228ms
Tech mapping phase: Elapsed time ==> 0s.297ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(4)][IoId=(7)] : AIO_0(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : AIO_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : AIO_10(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : AIO_11(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : AIO_12(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : AIO_13(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : AIO_14(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : AIO_15(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : AIO_2(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : AIO_3(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : AIO_4(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : AIO_5(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : AIO_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : AIO_7(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : AIO_8(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : AIO_9(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : ASIO_0(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : ASIO_1(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : BUZZER(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : CAN_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : CAN_TX(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : DIO_0(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : DIO_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : DIO_10(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : DIO_11(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : DIO_12(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : DIO_13(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : DIO_14(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : DIO_15(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : DIO_2(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : DIO_3(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : DIO_4(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : DIO_5(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : DIO_6(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : DIO_7(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : DIO_8(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : DIO_9(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : DSIO_0(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : DSIO_1(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : KEY_1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : KEY_2(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : LED_B(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : LED_G(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : LED_R(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : LINUX_RST(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : MODX_0_RXD(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : MODX_0_TXD(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : MODX_1_RXD(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : MODX_1_TXD(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MODX_2_RXD(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MODX_2_TXD(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : MODX_IO_0(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : MODX_IO_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : MODX_IO_2(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : PSOC_RST(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : UART_LINUX_0_RXD(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : UART_LINUX_0_TXD(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_2:ADC_SAR\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Log: apr.M0058: The analog placement iterative improvement is 70% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(4)][IoId=(7)] : AIO_0(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : AIO_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : AIO_10(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : AIO_11(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : AIO_12(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : AIO_13(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : AIO_14(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : AIO_15(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : AIO_2(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : AIO_3(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : AIO_4(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : AIO_5(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : AIO_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : AIO_7(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : AIO_8(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : AIO_9(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : ASIO_0(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : ASIO_1(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : BUZZER(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : CAN_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : CAN_TX(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : DIO_0(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : DIO_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : DIO_10(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : DIO_11(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : DIO_12(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : DIO_13(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : DIO_14(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : DIO_15(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : DIO_2(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : DIO_3(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : DIO_4(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : DIO_5(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : DIO_6(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : DIO_7(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : DIO_8(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : DIO_9(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : DSIO_0(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : DSIO_1(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : KEY_1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : KEY_2(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : LED_B(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : LED_G(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : LED_R(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : LINUX_RST(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : MODX_0_RXD(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : MODX_0_TXD(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : MODX_1_RXD(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : MODX_1_TXD(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MODX_2_RXD(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MODX_2_TXD(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : MODX_IO_0(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : MODX_IO_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : MODX_IO_2(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : PSOC_RST(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : UART_LINUX_0_RXD(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : UART_LINUX_0_TXD(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_2:ADC_SAR\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\

Analog Placement phase: Elapsed time ==> 7s.164ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[6]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[7]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[6]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[6]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[7]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[7]"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[7]"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[6]"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[4]"
Analog Routing phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_2988 {
    sar_0_vplus
  }
  Net: Net_306 {
    p4_7
  }
  Net: Net_307 {
    p4_6
  }
  Net: Net_309 {
    p4_5
  }
  Net: Net_310 {
    p4_4
  }
  Net: Net_312 {
    p4_3
  }
  Net: Net_314 {
    p4_2
  }
  Net: Net_315 {
    p0_7
  }
  Net: Net_317 {
    p0_6
  }
  Net: Net_3025 {
    sar_1_vplus
  }
  Net: Net_2946 {
    p0_5
  }
  Net: Net_2947 {
    p0_4
  }
  Net: Net_2948 {
    p0_3
  }
  Net: Net_2949 {
    p0_2
  }
  Net: Net_2950 {
    p0_1
  }
  Net: Net_2951 {
    p0_0
  }
  Net: Net_2952 {
    p4_0
  }
  Net: Net_2953 {
    p4_1
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_209\ {
  }
  Net: \ADC_SAR_1:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \ADC_SAR_2:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_2:Net_209\ {
  }
  Net: AmuxNet::AMuxHw_1 {
    sar_0_vplus
    amuxbusl_x_sar_0_vplus
    amuxbusl
    amuxbusl_x_p4_7
    amuxbusl_x_p0_6
    amuxbusl_x_p0_7
    amuxbusl_x_p4_5
    amuxbusl_x_p4_2
    amuxbusl_x_p4_3
    amuxbusl_x_p4_4
    amuxbusl_x_p4_6
    p4_7
    p0_6
    p0_7
    p4_5
    p4_2
    p4_3
    p4_4
    p4_6
  }
  Net: AmuxNet::AMuxHw_2 {
    sar_1_vplus
    agr4_x_sar_1_vplus
    agr4
    agl4_x_agr4
    agl4
    agl4_x_p0_4
    agr7_x_sar_1_vplus
    agr7
    agl7_x_agr7
    agl7
    agl7_x_p0_3
    agr5_x_sar_1_vplus
    agr5
    agl5_x_agr5
    agl5
    agl5_x_p4_1
    agr6_x_sar_1_vplus
    agr6
    agl6_x_agr6
    agl6
    agl6_x_p0_2
    agl5_x_p0_5
    agl4_x_p4_0
    agl5_x_p0_1
    agl4_x_p0_0
    p0_4
    p0_3
    p4_1
    p0_2
    p0_5
    p4_0
    p0_1
    p0_0
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  sar_1_vref                                       -> \ADC_SAR_1:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_0_vref                                       -> \ADC_SAR_1:Net_235\
  sar_1_vrefhi                                     -> \ADC_SAR_2:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_2:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_2:Net_126\
  sar_0_vplus                                      -> Net_2988
  p4_7                                             -> Net_306
  p4_6                                             -> Net_307
  p4_5                                             -> Net_309
  p4_4                                             -> Net_310
  p4_3                                             -> Net_312
  p4_2                                             -> Net_314
  p0_7                                             -> Net_315
  p0_6                                             -> Net_317
  sar_1_vplus                                      -> Net_3025
  p0_5                                             -> Net_2946
  p0_4                                             -> Net_2947
  p0_3                                             -> Net_2948
  p0_2                                             -> Net_2949
  p0_1                                             -> Net_2950
  p0_0                                             -> Net_2951
  p4_0                                             -> Net_2952
  p4_1                                             -> Net_2953
  amuxbusl_x_sar_0_vplus                           -> AmuxNet::AMuxHw_1
  amuxbusl                                         -> AmuxNet::AMuxHw_1
  amuxbusl_x_p4_7                                  -> AmuxNet::AMuxHw_1
  amuxbusl_x_p0_6                                  -> AmuxNet::AMuxHw_1
  amuxbusl_x_p0_7                                  -> AmuxNet::AMuxHw_1
  amuxbusl_x_p4_5                                  -> AmuxNet::AMuxHw_1
  amuxbusl_x_p4_2                                  -> AmuxNet::AMuxHw_1
  amuxbusl_x_p4_3                                  -> AmuxNet::AMuxHw_1
  amuxbusl_x_p4_4                                  -> AmuxNet::AMuxHw_1
  amuxbusl_x_p4_6                                  -> AmuxNet::AMuxHw_1
  agr4_x_sar_1_vplus                               -> AmuxNet::AMuxHw_2
  agr4                                             -> AmuxNet::AMuxHw_2
  agl4_x_agr4                                      -> AmuxNet::AMuxHw_2
  agl4                                             -> AmuxNet::AMuxHw_2
  agl4_x_p0_4                                      -> AmuxNet::AMuxHw_2
  agr7_x_sar_1_vplus                               -> AmuxNet::AMuxHw_2
  agr7                                             -> AmuxNet::AMuxHw_2
  agl7_x_agr7                                      -> AmuxNet::AMuxHw_2
  agl7                                             -> AmuxNet::AMuxHw_2
  agl7_x_p0_3                                      -> AmuxNet::AMuxHw_2
  agr5_x_sar_1_vplus                               -> AmuxNet::AMuxHw_2
  agr5                                             -> AmuxNet::AMuxHw_2
  agl5_x_agr5                                      -> AmuxNet::AMuxHw_2
  agl5                                             -> AmuxNet::AMuxHw_2
  agl5_x_p4_1                                      -> AmuxNet::AMuxHw_2
  agr6_x_sar_1_vplus                               -> AmuxNet::AMuxHw_2
  agr6                                             -> AmuxNet::AMuxHw_2
  agl6_x_agr6                                      -> AmuxNet::AMuxHw_2
  agl6                                             -> AmuxNet::AMuxHw_2
  agl6_x_p0_2                                      -> AmuxNet::AMuxHw_2
  agl5_x_p0_5                                      -> AmuxNet::AMuxHw_2
  agl4_x_p4_0                                      -> AmuxNet::AMuxHw_2
  agl5_x_p0_1                                      -> AmuxNet::AMuxHw_2
  agl4_x_p0_0                                      -> AmuxNet::AMuxHw_2
}
Mux Info {
  Mux: AMuxHw_1 {
     Mouth: Net_2988
     Guts:  AmuxNet::AMuxHw_1
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_306
      Outer: amuxbusl_x_p4_7
      Inner: __open__
      Path {
        p4_7
        amuxbusl_x_p4_7
        amuxbusl
        amuxbusl_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_307
      Outer: amuxbusl_x_p4_6
      Inner: __open__
      Path {
        p4_6
        amuxbusl_x_p4_6
        amuxbusl
        amuxbusl_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_309
      Outer: amuxbusl_x_p4_5
      Inner: __open__
      Path {
        p4_5
        amuxbusl_x_p4_5
        amuxbusl
        amuxbusl_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_310
      Outer: amuxbusl_x_p4_4
      Inner: __open__
      Path {
        p4_4
        amuxbusl_x_p4_4
        amuxbusl
        amuxbusl_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_312
      Outer: amuxbusl_x_p4_3
      Inner: __open__
      Path {
        p4_3
        amuxbusl_x_p4_3
        amuxbusl
        amuxbusl_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_314
      Outer: amuxbusl_x_p4_2
      Inner: __open__
      Path {
        p4_2
        amuxbusl_x_p4_2
        amuxbusl
        amuxbusl_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 6 {
      Net:   Net_315
      Outer: amuxbusl_x_p0_7
      Inner: __open__
      Path {
        p0_7
        amuxbusl_x_p0_7
        amuxbusl
        amuxbusl_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 7 {
      Net:   Net_317
      Outer: amuxbusl_x_p0_6
      Inner: __open__
      Path {
        p0_6
        amuxbusl_x_p0_6
        amuxbusl
        amuxbusl_x_sar_0_vplus
        sar_0_vplus
      }
    }
  }
  Mux: AMuxHw_2 {
     Mouth: Net_3025
     Guts:  AmuxNet::AMuxHw_2
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_2946
      Outer: agl5_x_p0_5
      Inner: __open__
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_agr5
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_2947
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_2948
      Outer: agl7_x_p0_3
      Inner: agr7_x_sar_1_vplus
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_agr7
        agr7
        agr7_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 3 {
      Net:   Net_2949
      Outer: agl6_x_p0_2
      Inner: agr6_x_sar_1_vplus
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_agr6
        agr6
        agr6_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 4 {
      Net:   Net_2950
      Outer: agl5_x_p0_1
      Inner: __open__
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_agr5
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 5 {
      Net:   Net_2951
      Outer: agl4_x_p0_0
      Inner: __open__
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 6 {
      Net:   Net_2952
      Outer: agl4_x_p4_0
      Inner: __open__
      Path {
        p4_0
        agl4_x_p4_0
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 7 {
      Net:   Net_2953
      Outer: agl5_x_p4_1
      Inner: __open__
      Path {
        p4_1
        agl5_x_p4_1
        agl5
        agl5_x_agr5
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.345ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.40
                   Pterms :            6.69
               Macrocells :            3.56
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.453ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.005ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1343, final cost is 1343 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.79 :       7.13
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              \UART_MODX_1:BUART:rx_state_2\ * !MODIN1_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              \UART_MODX_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_MODX_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * \UART_MODX_1:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\
        );
        Output = \UART_MODX_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\
        );
        Output = \UART_MODX_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_1:BUART:rx_load_fifo\ * 
              \UART_MODX_1:BUART:rx_fifofull\
        );
        Output = \UART_MODX_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_MODX_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_MODX_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_MODX_1:BUART:rx_postpoll\ ,
        f0_load => \UART_MODX_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_MODX_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_MODX_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_MODX_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_1581 ,
        load => \UART_MODX_1:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_MODX_1:BUART:rx_count_2\ ,
        count_1 => \UART_MODX_1:BUART:rx_count_1\ ,
        count_0 => \UART_MODX_1:BUART:rx_count_0\ ,
        tc => \UART_MODX_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * !Net_750 * MODIN9_1
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * Net_750 * !MODIN9_1 * 
              MODIN9_0
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * 
              !\UART_MODX_2:BUART:rx_count_0\
        );
        Output = \UART_MODX_2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_750 * MODIN9_0
            + MODIN9_1
        );
        Output = \UART_MODX_2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * !Net_750 * MODIN9_0
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * Net_750 * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_1
            + Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_737 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_MODX_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_737
        );
        Output = \UART_MODX_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_0
            + Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_MODX_2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_MODX_2:BUART:rx_bitclk_enable\ ,
        route_si => \UART_MODX_2:BUART:rx_postpoll\ ,
        f0_load => \UART_MODX_2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_MODX_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_MODX_2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_3:control_7\ ,
        control_6 => \Control_Reg_3:control_6\ ,
        control_5 => \Control_Reg_3:control_5\ ,
        control_4 => \Control_Reg_3:control_4\ ,
        control_3 => \Control_Reg_3:control_3\ ,
        control_2 => Net_4959 ,
        control_1 => Net_917 ,
        control_0 => Net_5188 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              \UART_MODX_2:BUART:rx_state_2\ * !Net_750 * !MODIN9_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              \UART_MODX_2:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\ * 
              !Net_750 * !MODIN9_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
        );
        Output = \UART_MODX_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !Net_750 * 
              \UART_MODX_2:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\
        );
        Output = \UART_MODX_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\
        );
        Output = \UART_MODX_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_750
        );
        Output = \UART_MODX_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_MODX_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_1581 ,
        load => \UART_MODX_2:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \UART_MODX_2:BUART:rx_count_2\ ,
        count_1 => \UART_MODX_2:BUART:rx_count_1\ ,
        count_0 => \UART_MODX_2:BUART:rx_count_0\ ,
        tc => \UART_MODX_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_STIM_0:BUART:tx_fifo_empty\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_fifo_empty\ * 
              !\UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_fifo_empty\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_STIM_0:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_2:BUART:rx_load_fifo\ * 
              \UART_MODX_2:BUART:rx_fifofull\
        );
        Output = \UART_MODX_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_2:BUART:rx_fifonotempty\ * 
              \UART_MODX_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              \UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              \UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\
        );
        Output = \UART_STIM_0:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_fifo_empty\ * 
              \UART_STIM_0:BUART:tx_state_2\
        );
        Output = \UART_STIM_0:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_STIM_0:Net_9\ ,
        cs_addr_0 => \UART_STIM_0:BUART:counter_load_not\ ,
        ce0_reg => \UART_STIM_0:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_STIM_0:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_2:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_1581 ,
        status_5 => \UART_MODX_2:BUART:rx_status_5\ ,
        status_4 => \UART_MODX_2:BUART:rx_status_4\ ,
        status_3 => \UART_MODX_2:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_STIM_1:BUART:tx_fifo_empty\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_fifo_empty\ * 
              !\UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_fifo_empty\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_STIM_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_802
        );
        Output = \UART_STIM_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              \UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              \UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\
        );
        Output = \UART_STIM_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_fifo_empty\ * 
              \UART_STIM_1:BUART:tx_state_2\
        );
        Output = \UART_STIM_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_STIM_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_STIM_1:Net_9\ ,
        cs_addr_2 => \UART_STIM_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_STIM_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_STIM_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_STIM_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_STIM_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_STIM_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\Status_Reg_2:sts:sts_reg\
    PORT MAP (
        status_7 => Net_3530 ,
        status_6 => Net_3529 ,
        status_5 => Net_3528 ,
        status_4 => Net_3527 ,
        status_3 => Net_3525 ,
        status_2 => Net_3524 ,
        status_1 => Net_3523 ,
        status_0 => Net_3522 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_STIM_1:BUART:txn\ * \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:txn\ * \UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_shift_out\ * 
              !\UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              !\UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_shift_out\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              !\UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LINUX_0:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LINUX_0:BUART:tx_state_1\ * 
              \UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_LINUX_0:BUART:tx_state_2\
            + \UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              \UART_LINUX_0:BUART:tx_counter_dp\ * 
              \UART_LINUX_0:BUART:tx_bitclk\
            + \UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              \UART_LINUX_0:BUART:tx_bitclk\
        );
        Output = \UART_LINUX_0:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LINUX_0:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_LINUX_0:BUART:tx_state_2\
            + \UART_LINUX_0:BUART:tx_state_1\ * 
              \UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_LINUX_0:BUART:tx_state_2\
            + \UART_LINUX_0:BUART:tx_state_1\ * 
              \UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              \UART_LINUX_0:BUART:tx_bitclk\
            + \UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              \UART_LINUX_0:BUART:tx_counter_dp\ * 
              \UART_LINUX_0:BUART:tx_bitclk\
        );
        Output = \UART_LINUX_0:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LINUX_0:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\
            + !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_state_2\
        );
        Output = \UART_LINUX_0:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LINUX_0:Net_9\ ,
        cs_addr_0 => \UART_LINUX_0:BUART:counter_load_not\ ,
        ce0_reg => \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LINUX_0:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\Status_Reg_1:sts:sts_reg\
    PORT MAP (
        status_7 => Net_3507 ,
        status_6 => Net_3506 ,
        status_5 => Net_3505 ,
        status_4 => Net_3504 ,
        status_3 => Net_3502 ,
        status_2 => Net_3501 ,
        status_1 => Net_3500 ,
        status_0 => Net_3499 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_1:BUART:rx_fifonotempty\ * 
              \UART_MODX_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * 
              !\UART_MODX_1:BUART:rx_count_0\
        );
        Output = \UART_MODX_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_724 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_MODX_0:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724
        );
        Output = \UART_MODX_0:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_1
            + Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * !MODIN5_1 * MODIN5_0
            + !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_0
            + Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_0:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_MODX_0:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_MODX_0:BUART:rx_bitclk_enable\ ,
        route_si => \UART_MODX_0:BUART:rx_postpoll\ ,
        f0_load => \UART_MODX_0:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_MODX_0:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_MODX_0:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_1581 ,
        status_5 => \UART_MODX_1:BUART:rx_status_5\ ,
        status_4 => \UART_MODX_1:BUART:rx_status_4\ ,
        status_3 => \UART_MODX_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              \UART_MODX_0:BUART:rx_state_2\ * !MODIN5_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              \UART_MODX_0:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\ * 
              !MODIN5_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_MODX_0:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * \UART_MODX_0:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\
        );
        Output = \UART_MODX_0:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\
        );
        Output = \UART_MODX_0:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:tx_ctrl_mark_last\ (fanout=24)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_MODX_0:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_1581 ,
        load => \UART_MODX_0:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \UART_MODX_0:BUART:rx_count_2\ ,
        count_1 => \UART_MODX_0:BUART:rx_count_1\ ,
        count_0 => \UART_MODX_0:BUART:rx_count_0\ ,
        tc => \UART_MODX_0:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_2:BUART:txn\ * \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:txn\ * \UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_shift_out\ * 
              !\UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              !\UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_shift_out\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              !\UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_745, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:txn\
        );
        Output = Net_745 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_2:BUART:tx_fifo_empty\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_fifo_empty\ * 
              !\UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_fifo_empty\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_fifo_empty\ * 
              \UART_MODX_2:BUART:tx_state_2\
        );
        Output = \UART_MODX_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * 
              !\UART_MODX_0:BUART:rx_count_0\
        );
        Output = \UART_MODX_0:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_2 => \UART_MODX_2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_MODX_2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_MODX_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_MODX_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_MODX_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_MODX_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_1581 ,
        status_3 => \UART_MODX_2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_MODX_2:BUART:tx_status_2\ ,
        status_1 => \UART_MODX_2:BUART:tx_fifo_empty\ ,
        status_0 => \UART_MODX_2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_STIM_0:BUART:txn\ * \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:txn\ * \UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_shift_out\ * 
              !\UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              !\UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_shift_out\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              !\UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_784, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:txn\
        );
        Output = Net_784 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_STIM_0:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              \UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              \UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\
        );
        Output = \UART_MODX_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_STIM_0:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_STIM_0:Net_9\ ,
        cs_addr_2 => \UART_STIM_0:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_STIM_0:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_STIM_0:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_STIM_0:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_STIM_0:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_STIM_0:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_STIM_0:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_STIM_0:Net_9\ ,
        status_3 => \UART_STIM_0:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_STIM_0:BUART:tx_status_2\ ,
        status_1 => \UART_STIM_0:BUART:tx_fifo_empty\ ,
        status_0 => \UART_STIM_0:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_0:BUART:tx_fifo_empty\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_fifo_empty\ * 
              !\UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_fifo_empty\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_0:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_fifo_empty\ * 
              \UART_MODX_0:BUART:tx_state_2\
        );
        Output = \UART_MODX_0:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              \UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              \UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\
        );
        Output = \UART_MODX_0:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_STIM_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_STIM_1:Net_9\ ,
        cs_addr_0 => \UART_STIM_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_STIM_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_STIM_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_STIM_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_STIM_1:Net_9\ ,
        status_3 => \UART_STIM_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_STIM_1:BUART:tx_status_2\ ,
        status_1 => \UART_STIM_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_STIM_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_LINUX_0:BUART:txn\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LINUX_0:BUART:txn\ * \UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_bitclk\
            + \UART_LINUX_0:BUART:txn\ * \UART_LINUX_0:BUART:tx_state_2\
            + !\UART_LINUX_0:BUART:tx_state_1\ * 
              \UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_shift_out\ * 
              !\UART_LINUX_0:BUART:tx_state_2\
            + !\UART_LINUX_0:BUART:tx_state_1\ * 
              \UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              !\UART_LINUX_0:BUART:tx_bitclk\
            + \UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_shift_out\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              !\UART_LINUX_0:BUART:tx_counter_dp\ * 
              \UART_LINUX_0:BUART:tx_bitclk\
        );
        Output = \UART_LINUX_0:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LINUX_0:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LINUX_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_LINUX_0:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LINUX_0:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LINUX_0:BUART:tx_fifo_empty\
            + !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_fifo_empty\ * 
              !\UART_LINUX_0:BUART:tx_state_2\
            + \UART_LINUX_0:BUART:tx_state_1\ * 
              \UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_LINUX_0:BUART:tx_fifo_empty\ * 
              \UART_LINUX_0:BUART:tx_state_2\
            + \UART_LINUX_0:BUART:tx_state_0\ * 
              !\UART_LINUX_0:BUART:tx_state_2\ * 
              \UART_LINUX_0:BUART:tx_bitclk\
        );
        Output = \UART_LINUX_0:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LINUX_0:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_state_2\
            + !\UART_LINUX_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LINUX_0:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_0:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LINUX_0:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LINUX_0:BUART:tx_state_1\ * 
              !\UART_LINUX_0:BUART:tx_state_0\ * 
              \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_LINUX_0:BUART:tx_fifo_empty\ * 
              \UART_LINUX_0:BUART:tx_state_2\
        );
        Output = \UART_LINUX_0:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LINUX_0:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LINUX_0:Net_9\ ,
        cs_addr_2 => \UART_LINUX_0:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LINUX_0:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LINUX_0:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LINUX_0:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LINUX_0:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LINUX_0:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LINUX_0:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LINUX_0:Net_9\ ,
        status_3 => \UART_LINUX_0:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LINUX_0:BUART:tx_status_2\ ,
        status_1 => \UART_LINUX_0:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LINUX_0:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_927, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_927 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_719, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:txn\
        );
        Output = Net_719 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_810, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LINUX_0:BUART:txn\
        );
        Output = Net_810 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_0:BUART:rx_load_fifo\ * 
              \UART_MODX_0:BUART:rx_fifofull\
        );
        Output = \UART_MODX_0:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_5187 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_5187 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_5187 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_732, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:txn\
        );
        Output = Net_732 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_1:BUART:txn\ * \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:txn\ * \UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_shift_out\ * 
              !\UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              !\UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_shift_out\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              !\UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_0:BUART:rx_fifonotempty\ * 
              \UART_MODX_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_0:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_MODX_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_MODX_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_MODX_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_MODX_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_MODX_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_0:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_1581 ,
        status_5 => \UART_MODX_0:BUART:rx_status_5\ ,
        status_4 => \UART_MODX_0:BUART:rx_status_4\ ,
        status_3 => \UART_MODX_0:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_1\
            + Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              \UART_STIM_1:BUART:pollcount_0\
            + !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_802 * \UART_STIM_1:BUART:pollcount_0\
            + \UART_STIM_1:BUART:pollcount_1\
        );
        Output = \UART_STIM_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_0\
            + Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:rx_count_0\
        );
        Output = \UART_STIM_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_1:BUART:tx_fifo_empty\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_fifo_empty\ * 
              !\UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_fifo_empty\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\
        );
        Output = \UART_MODX_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_fifo_empty\ * 
              \UART_MODX_1:BUART:tx_state_2\
        );
        Output = \UART_MODX_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_0 => \UART_MODX_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_MODX_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_MODX_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_1581 ,
        status_3 => \UART_MODX_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_MODX_1:BUART:tx_status_2\ ,
        status_1 => \UART_MODX_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_MODX_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              \UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              \UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_1:BUART:rx_load_fifo\ * 
              \UART_STIM_1:BUART:rx_fifofull\
        );
        Output = \UART_STIM_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_0:BUART:txn\ * \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:txn\ * \UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_shift_out\ * 
              !\UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              !\UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_shift_out\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              !\UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_0:BUART:rx_load_fifo\ * 
              \UART_STIM_0:BUART:rx_fifofull\
        );
        Output = \UART_STIM_0:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_0:BUART:rx_fifonotempty\ * 
              \UART_STIM_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_STIM_0:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_797, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:txn\
        );
        Output = Net_797 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_0 => \UART_MODX_2:BUART:counter_load_not\ ,
        ce0_reg => \UART_MODX_2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_MODX_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_STIM_0:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_STIM_0:Net_9\ ,
        status_5 => \UART_STIM_0:BUART:rx_status_5\ ,
        status_4 => \UART_STIM_0:BUART:rx_status_4\ ,
        status_3 => \UART_STIM_0:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              \UART_STIM_0:BUART:rx_state_2\ * !MODIN13_1
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              \UART_STIM_0:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\
        );
        Output = \UART_STIM_0:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\ * 
              !MODIN13_1
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
        );
        Output = \UART_STIM_0:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN13_1, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_1
            + Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * !MODIN13_1 * MODIN13_0
            + !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN13_0, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_0
            + Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_789 * MODIN13_0
            + MODIN13_1
        );
        Output = \UART_STIM_0:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * 
              !\UART_STIM_0:BUART:rx_count_0\
        );
        Output = \UART_STIM_0:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_STIM_0:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_STIM_0:Net_9\ ,
        cs_addr_2 => \UART_STIM_0:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_STIM_0:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_STIM_0:BUART:rx_bitclk_enable\ ,
        route_si => \UART_STIM_0:BUART:rx_postpoll\ ,
        f0_load => \UART_STIM_0:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_STIM_0:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_STIM_0:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_STIM_0:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_STIM_0:Net_9\ ,
        load => \UART_STIM_0:BUART:rx_counter_load\ ,
        count_6 => MODIN16_6 ,
        count_5 => MODIN16_5 ,
        count_4 => MODIN16_4 ,
        count_3 => MODIN16_3 ,
        count_2 => \UART_STIM_0:BUART:rx_count_2\ ,
        count_1 => \UART_STIM_0:BUART:rx_count_1\ ,
        count_0 => \UART_STIM_0:BUART:rx_count_0\ ,
        tc => \UART_STIM_0:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_1_Decoder_is_active, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !AMuxHw_1_Decoder_old_id_2 * Net_2970_2
            + AMuxHw_1_Decoder_old_id_2 * !Net_2970_2
            + !AMuxHw_1_Decoder_old_id_1 * Net_2970_1
            + AMuxHw_1_Decoder_old_id_1 * !Net_2970_1
            + !AMuxHw_1_Decoder_old_id_0 * Net_2970_0
            + AMuxHw_1_Decoder_old_id_0 * !Net_2970_0
        );
        Output = AMuxHw_1_Decoder_is_active (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2970_0
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_old_id_2, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2970_2
        );
        Output = AMuxHw_1_Decoder_old_id_2 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * \UART_STIM_0:BUART:rx_last\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_2\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\
        );
        Output = \UART_STIM_0:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_789
        );
        Output = \UART_STIM_0:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_0:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_2 => \UART_MODX_0:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_MODX_0:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_MODX_0:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_MODX_0:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_MODX_0:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_MODX_0:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_0:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_1581 ,
        status_3 => \UART_MODX_0:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_MODX_0:BUART:tx_status_2\ ,
        status_1 => \UART_MODX_0:BUART:tx_fifo_empty\ ,
        status_0 => \UART_MODX_0:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => Net_2970_2 ,
        control_1 => Net_2970_1 ,
        control_0 => Net_2970_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN17_1, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LINUX_0:BUART:rx_count_2\ * 
              !\UART_LINUX_0:BUART:rx_count_1\ * !Net_815 * MODIN17_1
            + !\UART_LINUX_0:BUART:rx_count_2\ * 
              !\UART_LINUX_0:BUART:rx_count_1\ * Net_815 * !MODIN17_1 * 
              MODIN17_0
            + !\UART_LINUX_0:BUART:rx_count_2\ * 
              !\UART_LINUX_0:BUART:rx_count_1\ * MODIN17_1 * !MODIN17_0
        );
        Output = MODIN17_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN17_0, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LINUX_0:BUART:rx_count_2\ * 
              !\UART_LINUX_0:BUART:rx_count_1\ * !Net_815 * MODIN17_0
            + !\UART_LINUX_0:BUART:rx_count_2\ * 
              !\UART_LINUX_0:BUART:rx_count_1\ * Net_815 * !MODIN17_0
        );
        Output = MODIN17_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LINUX_0:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_815 * MODIN17_0
            + MODIN17_1
        );
        Output = \UART_LINUX_0:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LINUX_0:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_815
        );
        Output = \UART_LINUX_0:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_LINUX_0:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LINUX_0:BUART:rx_load_fifo\ * 
              \UART_LINUX_0:BUART:rx_fifofull\
        );
        Output = \UART_LINUX_0:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LINUX_0:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LINUX_0:BUART:rx_count_2\ * 
              !\UART_LINUX_0:BUART:rx_count_1\ * 
              !\UART_LINUX_0:BUART:rx_count_0\
        );
        Output = \UART_LINUX_0:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LINUX_0:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LINUX_0:BUART:rx_fifonotempty\ * 
              \UART_LINUX_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LINUX_0:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LINUX_0:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LINUX_0:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LINUX_0:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LINUX_0:Net_9\ ,
        cs_addr_2 => \UART_LINUX_0:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LINUX_0:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LINUX_0:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LINUX_0:BUART:rx_postpoll\ ,
        f0_load => \UART_LINUX_0:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LINUX_0:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LINUX_0:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LINUX_0:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LINUX_0:Net_9\ ,
        status_5 => \UART_LINUX_0:BUART:rx_status_5\ ,
        status_4 => \UART_LINUX_0:BUART:rx_status_4\ ,
        status_3 => \UART_LINUX_0:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LINUX_0:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              \UART_LINUX_0:BUART:rx_state_2\ * !Net_815 * !MODIN17_1
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              \UART_LINUX_0:BUART:rx_state_2\ * !MODIN17_1 * !MODIN17_0
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_5
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_LINUX_0:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LINUX_0:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              \UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_5
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_LINUX_0:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LINUX_0:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              \UART_LINUX_0:BUART:rx_state_3\ * 
              \UART_LINUX_0:BUART:rx_state_2\
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_5
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_LINUX_0:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LINUX_0:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              \UART_LINUX_0:BUART:rx_state_3\ * 
              \UART_LINUX_0:BUART:rx_state_2\ * !Net_815 * !MODIN17_1
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              \UART_LINUX_0:BUART:rx_state_3\ * 
              \UART_LINUX_0:BUART:rx_state_2\ * !MODIN17_1 * !MODIN17_0
        );
        Output = \UART_LINUX_0:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LINUX_0:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              \UART_LINUX_0:BUART:rx_state_3\
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_bitclk_enable\ * 
              \UART_LINUX_0:BUART:rx_state_2\
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !Net_815 * 
              \UART_LINUX_0:BUART:rx_last\
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_5
            + !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              \UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \UART_LINUX_0:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LINUX_0:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              !\UART_LINUX_0:BUART:rx_state_3\ * 
              !\UART_LINUX_0:BUART:rx_state_2\
        );
        Output = \UART_LINUX_0:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LINUX_0:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LINUX_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LINUX_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_LINUX_0:BUART:rx_state_0\ * 
              \UART_LINUX_0:BUART:rx_state_3\ * 
              \UART_LINUX_0:BUART:rx_state_2\
        );
        Output = \UART_LINUX_0:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_LINUX_0:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LINUX_0:Net_9\ ,
        load => \UART_LINUX_0:BUART:rx_counter_load\ ,
        count_6 => MODIN20_6 ,
        count_5 => MODIN20_5 ,
        count_4 => MODIN20_4 ,
        count_3 => MODIN20_3 ,
        count_2 => \UART_LINUX_0:BUART:rx_count_2\ ,
        count_1 => \UART_LINUX_0:BUART:rx_count_1\ ,
        count_0 => \UART_LINUX_0:BUART:rx_count_0\ ,
        tc => \UART_LINUX_0:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\
        );
        Output = \UART_STIM_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_2_Decoder_one_hot_5, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * AMuxHw_2_Decoder_old_id_2 * 
              !AMuxHw_2_Decoder_old_id_1 * AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_2_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * !AMuxHw_2_Decoder_old_id_2 * 
              AMuxHw_2_Decoder_old_id_1 * AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_2_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * !AMuxHw_2_Decoder_old_id_2 * 
              !AMuxHw_2_Decoder_old_id_1 * AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_2_Decoder_one_hot_6, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * AMuxHw_2_Decoder_old_id_2 * 
              AMuxHw_2_Decoder_old_id_1 * !AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_6 (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_STIM_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_STIM_1:Net_9\ ,
        load => \UART_STIM_1:BUART:rx_counter_load\ ,
        count_6 => \UART_STIM_1:BUART:rx_count_6\ ,
        count_5 => \UART_STIM_1:BUART:rx_count_5\ ,
        count_4 => \UART_STIM_1:BUART:rx_count_4\ ,
        count_3 => \UART_STIM_1:BUART:rx_count_3\ ,
        count_2 => \UART_STIM_1:BUART:rx_count_2\ ,
        count_1 => \UART_STIM_1:BUART:rx_count_1\ ,
        count_0 => \UART_STIM_1:BUART:rx_count_0\ ,
        tc => \UART_STIM_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * \UART_STIM_1:BUART:rx_last\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_2\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\
        );
        Output = \UART_STIM_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_2_Decoder_is_active, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !AMuxHw_2_Decoder_old_id_2 * Net_3026_2
            + AMuxHw_2_Decoder_old_id_2 * !Net_3026_2
            + !AMuxHw_2_Decoder_old_id_1 * Net_3026_1
            + AMuxHw_2_Decoder_old_id_1 * !Net_3026_1
            + !AMuxHw_2_Decoder_old_id_0 * Net_3026_0
            + AMuxHw_2_Decoder_old_id_0 * !Net_3026_0
        );
        Output = AMuxHw_2_Decoder_is_active (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_2_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3026_0
        );
        Output = AMuxHw_2_Decoder_old_id_0 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_2_Decoder_old_id_2, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3026_2
        );
        Output = AMuxHw_2_Decoder_old_id_2 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_STIM_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_STIM_1:Net_9\ ,
        status_5 => \UART_STIM_1:BUART:rx_status_5\ ,
        status_4 => \UART_STIM_1:BUART:rx_status_4\ ,
        status_3 => \UART_STIM_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_2:control_7\ ,
        control_6 => \Control_Reg_2:control_6\ ,
        control_5 => \Control_Reg_2:control_5\ ,
        control_4 => \Control_Reg_2:control_4\ ,
        control_3 => \Control_Reg_2:control_3\ ,
        control_2 => Net_3026_2 ,
        control_1 => Net_3026_1 ,
        control_0 => Net_3026_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_2_Decoder_one_hot_4, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * AMuxHw_2_Decoder_old_id_2 * 
              !AMuxHw_2_Decoder_old_id_1 * !AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_2_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * !AMuxHw_2_Decoder_old_id_2 * 
              AMuxHw_2_Decoder_old_id_1 * !AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_2_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * !AMuxHw_2_Decoder_old_id_2 * 
              !AMuxHw_2_Decoder_old_id_1 * !AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_2_Decoder_one_hot_7, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_2_Decoder_is_active * AMuxHw_2_Decoder_old_id_2 * 
              AMuxHw_2_Decoder_old_id_1 * AMuxHw_2_Decoder_old_id_0
        );
        Output = AMuxHw_2_Decoder_one_hot_7 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_2_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3026_1
        );
        Output = AMuxHw_2_Decoder_old_id_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_1_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2970_1
        );
        Output = AMuxHw_1_Decoder_old_id_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_1:BUART:rx_fifonotempty\ * 
              \UART_STIM_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_STIM_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_STIM_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_STIM_1:Net_9\ ,
        cs_addr_2 => \UART_STIM_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_STIM_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_STIM_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_STIM_1:BUART:rx_postpoll\ ,
        f0_load => \UART_STIM_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_STIM_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_STIM_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_4, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * AMuxHw_1_Decoder_old_id_2 * 
              !AMuxHw_1_Decoder_old_id_1 * !AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_7, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * AMuxHw_1_Decoder_old_id_2 * 
              AMuxHw_1_Decoder_old_id_1 * AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * !AMuxHw_1_Decoder_old_id_2 * 
              AMuxHw_1_Decoder_old_id_1 * !AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * !AMuxHw_1_Decoder_old_id_2 * 
              !AMuxHw_1_Decoder_old_id_1 * AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * !AMuxHw_1_Decoder_old_id_2 * 
              !AMuxHw_1_Decoder_old_id_1 * !AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_6, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * AMuxHw_1_Decoder_old_id_2 * 
              AMuxHw_1_Decoder_old_id_1 * !AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_5, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * AMuxHw_1_Decoder_old_id_2 * 
              !AMuxHw_1_Decoder_old_id_1 * AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_is_active * !AMuxHw_1_Decoder_old_id_2 * 
              AMuxHw_1_Decoder_old_id_1 * AMuxHw_1_Decoder_old_id_0
        );
        Output = AMuxHw_1_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_0 => \UART_MODX_0:BUART:counter_load_not\ ,
        ce0_reg => \UART_MODX_0:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_MODX_0:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_2610 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_2930 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_929 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_629 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = AIO_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_13(0)__PA ,
        analog_term => Net_2951 ,
        pad => AIO_13(0)_PAD ,
        input => AMuxHw_2_Decoder_one_hot_5 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = AIO_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_12(0)__PA ,
        analog_term => Net_2950 ,
        pad => AIO_12(0)_PAD ,
        input => AMuxHw_2_Decoder_one_hot_4 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = AIO_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_11(0)__PA ,
        analog_term => Net_2949 ,
        pad => AIO_11(0)_PAD ,
        input => AMuxHw_2_Decoder_one_hot_3 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = AIO_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_10(0)__PA ,
        analog_term => Net_2948 ,
        pad => AIO_10(0)_PAD ,
        input => AMuxHw_2_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = AIO_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_9(0)__PA ,
        analog_term => Net_2947 ,
        pad => AIO_9(0)_PAD ,
        input => AMuxHw_2_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = AIO_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_8(0)__PA ,
        analog_term => Net_2946 ,
        pad => AIO_8(0)_PAD ,
        input => AMuxHw_2_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = AIO_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_7(0)__PA ,
        analog_term => Net_317 ,
        pad => AIO_7(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_7 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = AIO_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_6(0)__PA ,
        analog_term => Net_315 ,
        pad => AIO_6(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_6 );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = MODX_IO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_IO_2(0)__PA ,
        pad => MODX_IO_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MODX_1_RXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_1_RXD(0)__PA ,
        fb => Net_737 ,
        pad => MODX_1_RXD(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MODX_1_TXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_1_TXD(0)__PA ,
        input => Net_732 ,
        pad => MODX_1_TXD(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MODX_2_RXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_2_RXD(0)__PA ,
        fb => Net_750 ,
        pad => MODX_2_RXD(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MODX_2_TXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_2_TXD(0)__PA ,
        input => Net_745 ,
        pad => MODX_2_TXD(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = DIO_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_11(0)__PA ,
        fb => Net_3525 ,
        pad => DIO_11(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DIO_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_10(0)__PA ,
        fb => Net_3524 ,
        pad => DIO_10(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DIO_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_9(0)__PA ,
        fb => Net_3523 ,
        pad => DIO_9(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DIO_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_8(0)__PA ,
        fb => Net_3522 ,
        pad => DIO_8(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIO_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_7(0)__PA ,
        fb => Net_3507 ,
        pad => DIO_7(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIO_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_6(0)__PA ,
        fb => Net_3506 ,
        pad => DIO_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DIO_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_5(0)__PA ,
        fb => Net_3505 ,
        pad => DIO_5(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DIO_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_4(0)__PA ,
        fb => Net_3504 ,
        pad => DIO_4(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = AIO_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_14(0)__PA ,
        analog_term => Net_2952 ,
        pad => AIO_14(0)_PAD ,
        input => AMuxHw_2_Decoder_one_hot_6 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = AIO_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_15(0)__PA ,
        analog_term => Net_2953 ,
        pad => AIO_15(0)_PAD ,
        input => AMuxHw_2_Decoder_one_hot_7 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = AIO_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_5(0)__PA ,
        analog_term => Net_314 ,
        pad => AIO_5(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_5 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = AIO_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_4(0)__PA ,
        analog_term => Net_312 ,
        pad => AIO_4(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_4 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = AIO_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_3(0)__PA ,
        analog_term => Net_310 ,
        pad => AIO_3(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_3 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = AIO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_2(0)__PA ,
        analog_term => Net_309 ,
        pad => AIO_2(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = AIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_1(0)__PA ,
        analog_term => Net_307 ,
        pad => AIO_1(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = AIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_0(0)__PA ,
        analog_term => Net_306 ,
        pad => AIO_0(0)_PAD ,
        input => AMuxHw_1_Decoder_one_hot_0 );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = MODX_0_RXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_0_RXD(0)__PA ,
        fb => Net_724 ,
        pad => MODX_0_RXD(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MODX_0_TXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_0_TXD(0)__PA ,
        input => Net_719 ,
        pad => MODX_0_TXD(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MODX_IO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_IO_0(0)__PA ,
        pad => MODX_IO_0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MODX_IO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_IO_1(0)__PA ,
        pad => MODX_IO_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_B(0)__PA ,
        input => Net_4959 ,
        annotation => Net_607 ,
        pad => LED_B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_G(0)__PA ,
        input => Net_917 ,
        annotation => Net_605 ,
        pad => LED_G(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_R(0)__PA ,
        input => Net_5188 ,
        annotation => Net_602 ,
        pad => LED_R(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BUZZER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUZZER(0)__PA ,
        input => Net_927 ,
        annotation => Net_641 ,
        pad => BUZZER(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = KEY_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => KEY_2(0)__PA ,
        annotation => Net_597 ,
        pad => KEY_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = KEY_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => KEY_1(0)__PA ,
        annotation => Net_592 ,
        pad => KEY_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DIO_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_15(0)__PA ,
        fb => Net_3530 ,
        pad => DIO_15(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DIO_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_14(0)__PA ,
        fb => Net_3529 ,
        pad => DIO_14(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIO_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_3(0)__PA ,
        fb => Net_3502 ,
        pad => DIO_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_2(0)__PA ,
        fb => Net_3501 ,
        pad => DIO_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_1(0)__PA ,
        fb => Net_3500 ,
        pad => DIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_0(0)__PA ,
        fb => Net_3499 ,
        pad => DIO_0(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = UART_LINUX_0_TXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_LINUX_0_TXD(0)__PA ,
        input => Net_810 ,
        pad => UART_LINUX_0_TXD(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = UART_LINUX_0_RXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_LINUX_0_RXD(0)__PA ,
        fb => Net_815 ,
        pad => UART_LINUX_0_RXD(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ASIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ASIO_1(0)__PA ,
        input => Net_797 ,
        pad => ASIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ASIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ASIO_0(0)__PA ,
        fb => Net_802 ,
        pad => ASIO_0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DSIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DSIO_1(0)__PA ,
        input => Net_784 ,
        pad => DSIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DSIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DSIO_0(0)__PA ,
        fb => Net_789 ,
        pad => DSIO_0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CAN_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_RX(0)__PA ,
        fb => Net_11 ,
        pad => CAN_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CAN_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_TX(0)__PA ,
        input => Net_12 ,
        pad => CAN_TX(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => AMuxHw_1_Decoder_enable ,
            in_reset => zero ,
            out_clock_en => AMuxHw_1_Decoder_enable ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = LINUX_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LINUX_RST(0)__PA ,
        pad => LINUX_RST(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PSOC_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_RST(0)__PA ,
        pad => PSOC_RST(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIO_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_13(0)__PA ,
        fb => Net_3528 ,
        pad => DIO_13(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIO_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_12(0)__PA ,
        fb => Net_3527 ,
        pad => DIO_12(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN_1:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_11 ,
            can_tx => Net_12 ,
            can_tx_en => Net_928 ,
            interrupt => Net_929 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => \ADC_SAR_2:Net_376\ ,
            dclk_0 => \ADC_SAR_2:Net_376_local\ ,
            dclk_glb_1 => \ADC_SAR_1:Net_376\ ,
            dclk_1 => \ADC_SAR_1:Net_376_local\ ,
            dclk_glb_2 => \UART_LINUX_0:Net_9\ ,
            dclk_2 => \UART_LINUX_0:Net_9_local\ ,
            dclk_glb_3 => \UART_STIM_0:Net_9\ ,
            dclk_3 => \UART_STIM_0:Net_9_local\ ,
            dclk_glb_4 => \UART_STIM_1:Net_9\ ,
            dclk_4 => \UART_STIM_1:Net_9_local\ ,
            dclk_glb_5 => Net_5187 ,
            dclk_5 => Net_5187_local ,
            dclk_glb_6 => Net_3027 ,
            dclk_6 => Net_3027_local ,
            dclk_glb_7 => Net_1581 ,
            dclk_7 => Net_1581_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_629 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_2988 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_209\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clk_udb => \ADC_SAR_1:Net_376_local\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_2613 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_2610 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_2:ADC_SAR\
        PORT MAP (
            vplus => Net_3025 ,
            vminus => \ADC_SAR_2:Net_126\ ,
            ext_pin => \ADC_SAR_2:Net_209\ ,
            vrefhi_out => \ADC_SAR_2:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clk_udb => \ADC_SAR_2:Net_376_local\ ,
            irq => \ADC_SAR_2:Net_252\ ,
            next => Net_2933 ,
            data_out_udb_11 => \ADC_SAR_2:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_2:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_2:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_2:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_2:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_2:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_2:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_2:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_2:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_2:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_2:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_2:Net_207_0\ ,
            eof_udb => Net_2930 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw_1
        PORT MAP (
            muxin_7 => Net_317 ,
            muxin_6 => Net_315 ,
            muxin_5 => Net_314 ,
            muxin_4 => Net_312 ,
            muxin_3 => Net_310 ,
            muxin_2 => Net_309 ,
            muxin_1 => Net_307 ,
            muxin_0 => Net_306 ,
            vout => Net_2988 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "00000000"
            muxin_width = 8
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw_2
        PORT MAP (
            muxin_7 => Net_2953 ,
            muxin_6 => Net_2952 ,
            muxin_5 => Net_2951 ,
            muxin_4 => Net_2950 ,
            muxin_3 => Net_2949 ,
            muxin_2 => Net_2948 ,
            muxin_1 => Net_2947 ,
            muxin_0 => Net_2946 ,
            vout => Net_3025 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "00000000"
            muxin_width = 8
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |           AIO_13(0) | In(AMuxHw_2_Decoder_one_hot_5), Analog(Net_2951)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           AIO_12(0) | In(AMuxHw_2_Decoder_one_hot_4), Analog(Net_2950)
     |   2 |     * |      NONE |      HI_Z_ANALOG |           AIO_11(0) | In(AMuxHw_2_Decoder_one_hot_3), Analog(Net_2949)
     |   3 |     * |      NONE |      HI_Z_ANALOG |           AIO_10(0) | In(AMuxHw_2_Decoder_one_hot_2), Analog(Net_2948)
     |   4 |     * |      NONE |      HI_Z_ANALOG |            AIO_9(0) | In(AMuxHw_2_Decoder_one_hot_1), Analog(Net_2947)
     |   5 |     * |      NONE |      HI_Z_ANALOG |            AIO_8(0) | In(AMuxHw_2_Decoder_one_hot_0), Analog(Net_2946)
     |   6 |     * |      NONE |      HI_Z_ANALOG |            AIO_7(0) | In(AMuxHw_1_Decoder_one_hot_7), Analog(Net_317)
     |   7 |     * |      NONE |      HI_Z_ANALOG |            AIO_6(0) | In(AMuxHw_1_Decoder_one_hot_6), Analog(Net_315)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------
   1 |   2 |     * |      NONE |    OPEN_DRAIN_LO |        MODX_IO_2(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       MODX_1_RXD(0) | FB(Net_737)
     |   5 |     * |      NONE |         CMOS_OUT |       MODX_1_TXD(0) | In(Net_732)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       MODX_2_RXD(0) | FB(Net_750)
     |   7 |     * |      NONE |         CMOS_OUT |       MODX_2_TXD(0) | In(Net_745)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------
   2 |   0 |     * |      NONE |    OPEN_DRAIN_LO |           DIO_11(0) | FB(Net_3525)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |           DIO_10(0) | FB(Net_3524)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |            DIO_9(0) | FB(Net_3523)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |            DIO_8(0) | FB(Net_3522)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |            DIO_7(0) | FB(Net_3507)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |            DIO_6(0) | FB(Net_3506)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |            DIO_5(0) | FB(Net_3505)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |            DIO_4(0) | FB(Net_3504)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG |           AIO_14(0) | In(AMuxHw_2_Decoder_one_hot_6), Analog(Net_2952)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           AIO_15(0) | In(AMuxHw_2_Decoder_one_hot_7), Analog(Net_2953)
     |   2 |     * |      NONE |      HI_Z_ANALOG |            AIO_5(0) | In(AMuxHw_1_Decoder_one_hot_5), Analog(Net_314)
     |   3 |     * |      NONE |      HI_Z_ANALOG |            AIO_4(0) | In(AMuxHw_1_Decoder_one_hot_4), Analog(Net_312)
     |   4 |     * |      NONE |      HI_Z_ANALOG |            AIO_3(0) | In(AMuxHw_1_Decoder_one_hot_3), Analog(Net_310)
     |   5 |     * |      NONE |      HI_Z_ANALOG |            AIO_2(0) | In(AMuxHw_1_Decoder_one_hot_2), Analog(Net_309)
     |   6 |     * |      NONE |      HI_Z_ANALOG |            AIO_1(0) | In(AMuxHw_1_Decoder_one_hot_1), Analog(Net_307)
     |   7 |     * |      NONE |      HI_Z_ANALOG |            AIO_0(0) | In(AMuxHw_1_Decoder_one_hot_0), Analog(Net_306)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------
   5 |   0 |     * |      NONE |     HI_Z_DIGITAL |       MODX_0_RXD(0) | FB(Net_724)
     |   1 |     * |      NONE |         CMOS_OUT |       MODX_0_TXD(0) | In(Net_719)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |        MODX_IO_0(0) | 
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |        MODX_IO_1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |            LED_B(0) | In(Net_4959)
     |   5 |     * |      NONE |         CMOS_OUT |            LED_G(0) | In(Net_917)
     |   6 |     * |      NONE |         CMOS_OUT |            LED_R(0) | In(Net_5188)
     |   7 |     * |      NONE |         CMOS_OUT |           BUZZER(0) | In(Net_927)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |            KEY_2(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |            KEY_1(0) | 
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |           DIO_15(0) | FB(Net_3530)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |           DIO_14(0) | FB(Net_3529)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |            DIO_3(0) | FB(Net_3502)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |            DIO_2(0) | FB(Net_3501)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |            DIO_1(0) | FB(Net_3500)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |            DIO_0(0) | FB(Net_3499)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT | UART_LINUX_0_TXD(0) | In(Net_810)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | UART_LINUX_0_RXD(0) | FB(Net_815)
     |   2 |     * |      NONE |         CMOS_OUT |           ASIO_1(0) | In(Net_797)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |           ASIO_0(0) | FB(Net_802)
     |   4 |     * |      NONE |         CMOS_OUT |           DSIO_1(0) | In(Net_784)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |           DSIO_0(0) | FB(Net_789)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           CAN_RX(0) | FB(Net_11)
     |   7 |     * |      NONE |         CMOS_OUT |           CAN_TX(0) | In(Net_12)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------------
  15 |   2 |     * |      NONE |         CMOS_OUT |        LINUX_RST(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |         PSOC_RST(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |           DIO_13(0) | FB(Net_3528)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |           DIO_12(0) | FB(Net_3527)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |   \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
--------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.008ms
Digital Placement phase: Elapsed time ==> 4s.364ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.068ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.213ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Basic_Setup_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.876ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.435ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 18s.926ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 18s.967ms
API generation phase: Elapsed time ==> 3s.393ms
Dependency generation phase: Elapsed time ==> 0s.023ms
Cleanup phase: Elapsed time ==> 0s.001ms
