I 000044 55 2183          1491443245189 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491443245190 2017.04.05 18:47:25)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 67346566623032713132723e606165606261616161)
	(_ent
		(_time 1491443245186)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_implicit)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1312          1491443258257 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491443258258 2017.04.05 18:47:38)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 787f7e79742f286f78776d232a7f7b7d2e7e7f7e7d)
	(_ent
		(_time 1491443258252)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491443258306 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491443258307 2017.04.05 18:47:38)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code a7a0a4f0a5f0f1b1f0f5b2fda3a1a4a1a2a1a3a1a2)
	(_ent
		(_time 1491443258302)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 2183          1491443258416 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491443258417 2017.04.05 18:47:38)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 14131a12124341024241014d131216131112121212)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_implicit)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 7249          1491443258538 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491443258539 2017.04.05 18:47:38)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 9196909b93c6c68293969ac182cbc39293979892929792)
	(_ent
		(_time 1491443258533)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491443258590 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491443258591 2017.04.05 18:47:38)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code c0c79e94c69293d3c0c2d79f91c596c6c3c6c1c7c0)
	(_ent
		(_time 1491443258586)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)(1)(2)(3)(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491443258679 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491443258680 2017.04.05 18:47:38)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code 1d1a421b4f4f4e0e1b1f184a0d441a1b1e1b4b1b481a19)
	(_ent
		(_time 1491443258640)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491443258807 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491443258808 2017.04.05 18:47:38)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code 9a9dc594cdc8c9899aca8dc5cb9fcc9d989c9f9c9d)
	(_ent
		(_time 1491443258803)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491443258849 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491443258850 2017.04.05 18:47:38)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code c9cfc29cc79e9fdecacbde939acecbcfcecfcbcecb)
	(_ent
		(_time 1491443258846)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000049 55 4474          1491443258915 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491443258916 2017.04.05 18:47:38)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code 07015201025305100b53415c560251015401020001)
	(_ent
		(_time 1491443258910)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 9639          1491443258964 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491443258965 2017.04.05 18:47:38)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code 36306333666062233566756c623130303330653132)
	(_ent
		(_time 1491443258956)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_implicit)
			(_port
				((CLK100)(CLK100))
				((CLK50_camera)(CLK50_camera))
				((CLK25_vga)(CLK25_vga))
			)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_implicit)
			(_port
				((CLK25)(CLK25))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((clkout)(clkout))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000051 55 2321          1491443259012 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491443259013 2017.04.05 18:47:39)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code 65633265673230726467723f356263636263646263)
	(_ent
		(_time 1491443259006)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6183          1491443259320 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491443259321 2017.04.05 18:47:39)
	(_source (\./../src/vga_pll.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 9d9bc992cecac888c8cb8dc79f9bce9a9b9b9a9b9c)
	(_ent
		(_time 1491443259290)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 25942(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 25942(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 25942(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 25942(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~15152 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 25942(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~15153 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 25942(_ent(_string \"1X"\))))
				(_type (_int ~STRING~15154 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 25942(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~15155 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15156 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15157 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 25942(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 25942(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~15158 1 25942(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 25942(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 25942(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 25942(_ent((i 0)))))
				(_port (_int CLK0 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 25942(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 25942(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 25942(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 25942(_ent (_in((i 2))))))
				(_port (_int RST -5 1 25942(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~15160 (2 ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000051 55 9640          1491443479200 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491443479201 2017.04.05 18:51:19)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code 88888a86d6dedc9d8bd8cbd2dc8f8e8e8d8edb8f8c)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_implicit)
			(_port
				((CLK100)(CLK100))
				((CLK50_camera)(CLK50_camera))
				((CLK25_vga)(CLK25_vga))
			)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1312          1491443584569 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491443584570 2017.04.05 18:53:04)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 1b1c181c4d4c4b0c1b140e40491c181e4d1d1c1d1e)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491443584603 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491443584604 2017.04.05 18:53:04)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 3b3c3d3e6c6c6d2d6c692e613f3d383d3e3d3f3d3e)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 2183          1491443584630 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491443584631 2017.04.05 18:53:04)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 5a5d5e58090d0f4c0c0f4f035d5c585d5f5c5c5c5c)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_implicit)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 7249          1491443584674 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491443584675 2017.04.05 18:53:04)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 898e828283dede9a8b8e82d99ad3db8a8b8f808a8a8f8a)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491443584720 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491443584721 2017.04.05 18:53:04)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code b7b0e3e2b6e5e4a4b7b5a0e8e6b2e1b1b4b1b6b0b7)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491443584777 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491443584778 2017.04.05 18:53:04)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code e6e1b2b4e6b4b5f5e0e4e3b1f6bfe1e0e5e0b0e0b3e1e2)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491443584837 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491443584838 2017.04.05 18:53:04)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code 25227020267776362575327a742073222723202322)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491443584882 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491443584883 2017.04.05 18:53:04)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code 535552505704054450514409005451555455515451)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000049 55 4474          1491443584910 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491443584911 2017.04.05 18:53:04)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code 73757472722771647f273528227625752075767475)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 9640          1491443584955 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491443584956 2017.04.05 18:53:04)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code a1a7a6f6f6f7f5b4a2f1e2fbf5a6a7a7a4a7f2a6a5)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_implicit)
			(_port
				((CLK100)(CLK100))
				((CLK50_camera)(CLK50_camera))
				((CLK25_vga)(CLK25_vga))
			)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000051 55 2321          1491443584990 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491443584991 2017.04.05 18:53:04)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code c1c7c494c79694d6c0c3d69b91c6c7c7c6c7c0c6c7)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(9)(10)(7))(_sens(0))(_read(9)(10)(2)(3)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6183          1491443585195 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491443585196 2017.04.05 18:53:05)
	(_source (\./../src/vga_pll.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 8b8d8985dedcde9ededd9bd1898dd88c8d8d8c8d8a)
	(_ent
		(_time 1491443259289)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 25942(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 25942(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 25942(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 25942(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~15152 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 25942(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~15153 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 25942(_ent(_string \"1X"\))))
				(_type (_int ~STRING~15154 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 25942(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~15155 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15156 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15157 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 25942(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 25942(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~15158 1 25942(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 25942(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 25942(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 25942(_ent((i 0)))))
				(_port (_int CLK0 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 25942(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 25942(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 25942(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 25942(_ent (_in((i 2))))))
				(_port (_int RST -5 1 25942(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~15160 (2 ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12449         1491443585427 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491443585428 2017.04.05 18:53:05)
	(_source (\./../src/vga_pll_zedboard.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 75737674772220602a73652f777326702372247370)
	(_ent
		(_time 1491443585364)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~151838 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 25942(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~151839 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 25942(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 25942(_ent((i 1)))))
				(_type (_int ~STRING~151840 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 25942(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152121 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 25942(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 25942(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 25942(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_type (_int ~STRING~152122 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 25942(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int IS_CLKINSEL_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSEN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSINCDEC_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PWRDWN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_RST_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int REF_JITTER1 -4 1 25942(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 25942(_ent((d 0)))))
				(_type (_int ~STRING~152123 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 25942(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152124 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 25942(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 25942(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 25942(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int DO -7 1 25942(_ent (_out))))
				(_port (_int DRDY -3 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 25942(_ent (_in))))
				(_port (_int CLKIN1 -3 1 25942(_ent (_in))))
				(_port (_int CLKIN2 -3 1 25942(_ent (_in))))
				(_port (_int CLKINSEL -3 1 25942(_ent (_in))))
				(_port (_int DADDR -8 1 25942(_ent (_in))))
				(_port (_int DCLK -3 1 25942(_ent (_in))))
				(_port (_int DEN -3 1 25942(_ent (_in))))
				(_port (_int DI -7 1 25942(_ent (_in))))
				(_port (_int DWE -3 1 25942(_ent (_in))))
				(_port (_int PSCLK -3 1 25942(_ent (_in))))
				(_port (_int PSEN -3 1 25942(_ent (_in))))
				(_port (_int PSINCDEC -3 1 25942(_ent (_in))))
				(_port (_int PWRDWN -3 1 25942(_ent (_in))))
				(_port (_int RST -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152126 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152126)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152128 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152128)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 1312          1491443602255 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491443602256 2017.04.05 18:53:22)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 36353033346166213639236d643135336030313033)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491443602283 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491443602284 2017.04.05 18:53:22)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 46454544451110501114531c424045404340424043)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 2183          1491443602310 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491443602311 2017.04.05 18:53:22)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 65666464623230733330703c626367626063636363)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_implicit)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 7249          1491443602343 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491443602344 2017.04.05 18:53:22)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 84878a8f83d3d39786838fd497ded68786828d87878287)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491443602384 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491443602385 2017.04.05 18:53:22)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code b3b0e2e6b6e1e0a0b3b1a4ece2b6e5b5b0b5b2b4b3)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491443602432 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491443602433 2017.04.05 18:53:22)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code e2e1b3b0e6b0b1f1e4e0e7b5f2bbe5e4e1e4b4e4b7e5e6)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491443602476 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491443602477 2017.04.05 18:53:22)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code 10134e16164243031040074f411546171216151617)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491443602510 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491443602511 2017.04.05 18:53:22)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code 30323a35376766273332276a633732363736323732)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491443602545 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491443602546 2017.04.05 18:53:22)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code 4f4d414d1e181a584e4d58151f48494948494e4849)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6183          1491443602738 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491443602739 2017.04.05 18:53:22)
	(_source (\./../src/vga_pll.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 1a18151d4c4d4f0f4f4c0a40181c491d1c1c1d1c1b)
	(_ent
		(_time 1491443259289)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 25942(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 25942(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 25942(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 25942(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~15152 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 25942(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~15153 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 25942(_ent(_string \"1X"\))))
				(_type (_int ~STRING~15154 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 25942(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~15155 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15156 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15157 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 25942(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 25942(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~15158 1 25942(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 25942(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 25942(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 25942(_ent((i 0)))))
				(_port (_int CLK0 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 25942(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 25942(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 25942(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 25942(_ent (_in((i 2))))))
				(_port (_int RST -5 1 25942(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~15160 (2 ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12449         1491443602930 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491443602931 2017.04.05 18:53:22)
	(_source (\./../src/vga_pll_zedboard.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code d5d7da87d78280c08ad3c58fd7d386d083d284d3d0)
	(_ent
		(_time 1491443585363)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~151838 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 25942(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~151839 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 25942(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 25942(_ent((i 1)))))
				(_type (_int ~STRING~151840 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 25942(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152121 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 25942(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 25942(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 25942(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_type (_int ~STRING~152122 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 25942(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int IS_CLKINSEL_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSEN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSINCDEC_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PWRDWN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_RST_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int REF_JITTER1 -4 1 25942(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 25942(_ent((d 0)))))
				(_type (_int ~STRING~152123 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 25942(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152124 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 25942(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 25942(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 25942(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int DO -7 1 25942(_ent (_out))))
				(_port (_int DRDY -3 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 25942(_ent (_in))))
				(_port (_int CLKIN1 -3 1 25942(_ent (_in))))
				(_port (_int CLKIN2 -3 1 25942(_ent (_in))))
				(_port (_int CLKINSEL -3 1 25942(_ent (_in))))
				(_port (_int DADDR -8 1 25942(_ent (_in))))
				(_port (_int DCLK -3 1 25942(_ent (_in))))
				(_port (_int DEN -3 1 25942(_ent (_in))))
				(_port (_int DI -7 1 25942(_ent (_in))))
				(_port (_int DWE -3 1 25942(_ent (_in))))
				(_port (_int PSCLK -3 1 25942(_ent (_in))))
				(_port (_int PSEN -3 1 25942(_ent (_in))))
				(_port (_int PSINCDEC -3 1 25942(_ent (_in))))
				(_port (_int PWRDWN -3 1 25942(_ent (_in))))
				(_port (_int RST -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152126 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152126)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152128 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152128)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491443603075 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491443603076 2017.04.05 18:53:23)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code 61633461363735746231223b356667676467326665)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491443603115 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491443603116 2017.04.05 18:53:23)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code 9092c59f92c492879cc4d6cbc195c696c396959796)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000049 55 4474          1491443606083 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491443606084 2017.04.05 18:53:26)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code 24252620227026332870627f752172227722212322)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000044 55 2183          1491443618090 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491443618091 2017.04.05 18:53:38)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 101f13161247450646450549171612171516161616)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_implicit)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1312          1491523479510 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491523479511 2017.04.06 17:04:39)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code bcb8efe8ebebecabbcb3a9e7eebbbfb9eababbbab9)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491523479570 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491523479571 2017.04.06 17:04:39)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code fbffadabacacadedaca9eea1fffdf8fdfefdfffdfe)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 2183          1491523479612 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491523479613 2017.04.06 17:04:39)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 1a1e4f1c494d4f0c4c4f0f431d1c181d1f1c1c1c1c)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_implicit)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 7249          1491523479676 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491523479677 2017.04.06 17:04:39)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 585c025e530f0f4b5a5f53084b020a5b5a5e515b5b5e5b)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491523479728 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491523479729 2017.04.06 17:04:39)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code 9793929996c5c484979580c8c692c1919491969097)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491523479827 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491523479828 2017.04.06 17:04:39)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code f4f0f1a5f6a6a7e7f2f6f1a3e4adf3f2f7f2a2f2a1f3f0)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491523479898 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491523479899 2017.04.06 17:04:39)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code 42464041461011514212551d134714454044474445)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491523479942 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491523479943 2017.04.06 17:04:39)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code 61643761673637766263763b326663676667636663)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491523479983 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491523479984 2017.04.06 17:04:39)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code 9095c29f97c7c587919287cac09796969796919796)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6183          1491523480185 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491523480186 2017.04.06 17:04:40)
	(_source (\./../src/vga_pll.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 5b5e08580e0c0e4e0e0d4b01595d085c5d5d5c5d5a)
	(_ent
		(_time 1491443259289)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 25942(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 25942(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 25942(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 25942(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~15152 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 25942(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~15153 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 25942(_ent(_string \"1X"\))))
				(_type (_int ~STRING~15154 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 25942(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~15155 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15156 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15157 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 25942(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 25942(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~15158 1 25942(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 25942(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 25942(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 25942(_ent((i 0)))))
				(_port (_int CLK0 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 25942(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 25942(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 25942(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 25942(_ent (_in((i 2))))))
				(_port (_int RST -5 1 25942(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~15160 (2 ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12449         1491523480384 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491523480385 2017.04.06 17:04:40)
	(_source (\./../src/vga_pll_zedboard.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 26237622277173337920367c242075237021772023)
	(_ent
		(_time 1491443585363)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~151838 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 25942(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~151839 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 25942(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 25942(_ent((i 1)))))
				(_type (_int ~STRING~151840 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 25942(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152121 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 25942(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 25942(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 25942(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_type (_int ~STRING~152122 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 25942(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int IS_CLKINSEL_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSEN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSINCDEC_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PWRDWN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_RST_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int REF_JITTER1 -4 1 25942(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 25942(_ent((d 0)))))
				(_type (_int ~STRING~152123 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 25942(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152124 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 25942(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 25942(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 25942(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int DO -7 1 25942(_ent (_out))))
				(_port (_int DRDY -3 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 25942(_ent (_in))))
				(_port (_int CLKIN1 -3 1 25942(_ent (_in))))
				(_port (_int CLKIN2 -3 1 25942(_ent (_in))))
				(_port (_int CLKINSEL -3 1 25942(_ent (_in))))
				(_port (_int DADDR -8 1 25942(_ent (_in))))
				(_port (_int DCLK -3 1 25942(_ent (_in))))
				(_port (_int DEN -3 1 25942(_ent (_in))))
				(_port (_int DI -7 1 25942(_ent (_in))))
				(_port (_int DWE -3 1 25942(_ent (_in))))
				(_port (_int PSCLK -3 1 25942(_ent (_in))))
				(_port (_int PSEN -3 1 25942(_ent (_in))))
				(_port (_int PSINCDEC -3 1 25942(_ent (_in))))
				(_port (_int PWRDWN -3 1 25942(_ent (_in))))
				(_port (_int RST -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152126 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152126)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152128 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152128)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491523480540 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491523480541 2017.04.06 17:04:40)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code c2c79097969496d7c192819896c5c4c4c7c491c5c6)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491523480585 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491523480586 2017.04.06 17:04:40)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code f1f4a3a1f2a5f3e6fda5b7aaa0f4a7f7a2f7f4f6f7)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000044 55 2183          1491523524888 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491523524889 2017.04.06 17:05:24)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 015353060256541757541458060703060407070707)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_implicit)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1312          1491523542149 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491523542150 2017.04.06 17:05:42)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 67636667643037706768723c356064623161606162)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491523542178 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491523542179 2017.04.06 17:05:42)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 8682828885d1d090d1d493dc828085808380828083)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 2183          1491523542204 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491523542205 2017.04.06 17:05:42)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 9591939b92c2c083c3c080cc929397929093939393)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_implicit)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 7249          1491523542237 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491523542238 2017.04.06 17:05:42)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code c4c0cd94c39393d7c6c3cf94d79e96c7c6c2cdc7c7c2c7)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491523542277 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491523542278 2017.04.06 17:05:42)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code e3e7b5b1e6b1b0f0e3e1f4bcb2e6b5e5e0e5e2e4e3)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)(1)(2)(3)(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491523542327 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491523542328 2017.04.06 17:05:42)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code 121645141640410114101745024b151411144414471516)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491523542378 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491523542379 2017.04.06 17:05:42)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code 51550653560302425101460e005407565357545756)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491523542412 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491523542413 2017.04.06 17:05:42)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code 70757371772726677372672a237772767776727772)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491523542438 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491523542439 2017.04.06 17:05:42)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code 7f7a787e2e282a687e7d68252f78797978797e7879)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6183          1491523542629 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491523542630 2017.04.06 17:05:42)
	(_source (\./../src/vga_pll.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 4a4f4e481c1d1f5f1f1c5a10484c194d4c4c4d4c4b)
	(_ent
		(_time 1491443259289)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 25942(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 25942(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 25942(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 25942(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~15152 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 25942(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~15153 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 25942(_ent(_string \"1X"\))))
				(_type (_int ~STRING~15154 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 25942(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~15155 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15156 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15157 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 25942(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 25942(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~15158 1 25942(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 25942(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 25942(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 25942(_ent((i 0)))))
				(_port (_int CLK0 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 25942(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 25942(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 25942(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 25942(_ent (_in((i 2))))))
				(_port (_int RST -5 1 25942(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~15160 (2 ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12449         1491523542798 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491523542799 2017.04.06 17:05:42)
	(_source (\./../src/vga_pll_zedboard.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code f6f3f2a6f7a1a3e3a9f0e6acf4f0a5f3a0f1a7f0f3)
	(_ent
		(_time 1491443585363)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~151838 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 25942(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~151839 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 25942(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 25942(_ent((i 1)))))
				(_type (_int ~STRING~151840 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 25942(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152121 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 25942(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 25942(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 25942(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_type (_int ~STRING~152122 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 25942(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int IS_CLKINSEL_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSEN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSINCDEC_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PWRDWN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_RST_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int REF_JITTER1 -4 1 25942(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 25942(_ent((d 0)))))
				(_type (_int ~STRING~152123 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 25942(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152124 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 25942(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 25942(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 25942(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int DO -7 1 25942(_ent (_out))))
				(_port (_int DRDY -3 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 25942(_ent (_in))))
				(_port (_int CLKIN1 -3 1 25942(_ent (_in))))
				(_port (_int CLKIN2 -3 1 25942(_ent (_in))))
				(_port (_int CLKINSEL -3 1 25942(_ent (_in))))
				(_port (_int DADDR -8 1 25942(_ent (_in))))
				(_port (_int DCLK -3 1 25942(_ent (_in))))
				(_port (_int DEN -3 1 25942(_ent (_in))))
				(_port (_int DI -7 1 25942(_ent (_in))))
				(_port (_int DWE -3 1 25942(_ent (_in))))
				(_port (_int PSCLK -3 1 25942(_ent (_in))))
				(_port (_int PSEN -3 1 25942(_ent (_in))))
				(_port (_int PSINCDEC -3 1 25942(_ent (_in))))
				(_port (_int PWRDWN -3 1 25942(_ent (_in))))
				(_port (_int RST -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152126 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152126)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152128 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152128)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491523542952 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491523542953 2017.04.06 17:05:42)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code 8287858cd6d4d69781d2c1d8d68584848784d18586)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491523542983 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491523542984 2017.04.06 17:05:42)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code a1a4a6f6a2f5a3b6adf5e7faf0a4f7a7f2a7a4a6a7)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000044 55 2183          1491523569024 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491523569025 2017.04.06 17:06:09)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 66686967623133703033733f616064616360606060)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_implicit)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1312          1491523669047 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491523669048 2017.04.06 17:07:49)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 1215131514454205121d0749401511174414151417)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491523669076 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491523669077 2017.04.06 17:07:49)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 31363534356667276663246b353732373437353734)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 2183          1491523669129 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491523669130 2017.04.06 17:07:49)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 6f68696e3b383a79393a7a3668696d686a69696969)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_implicit)
			(_port
				((clka)(clka))
				((wea)(wea))
				((addra)(addra))
				((dina)(dina))
				((clkb)(clkb))
				((addrb)(addrb))
				((doutb)(doutb))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 7249          1491523669186 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491523669187 2017.04.06 17:07:49)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 9e999794c8c9c98d9c9995ce8dc4cc9d9c98979d9d989d)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491523669239 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491523669240 2017.04.06 17:07:49)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code ddda8b8e8f8f8ecedddfca828cd88bdbdedbdcdadd)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)(1)(2)(3)(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491523669319 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491523669320 2017.04.06 17:07:49)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code 2b2c7c2e7f7978382d292e7c3b722c2d282d7d2d7e2c2f)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491523669383 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491523669384 2017.04.06 17:07:49)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code 696e3e68663b3a7a69397e36386c3f6e6b6f6c6f6e)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491523669423 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491523669424 2017.04.06 17:07:49)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code 989e9b9797cfce8f9b9a8fc2cb9f9a9e9f9e9a9f9a)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491523669459 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491523669460 2017.04.06 17:07:49)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code b7b1b0e3b7e0e2a0b6b5a0ede7b0b1b1b0b1b6b0b1)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6183          1491523669650 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491523669651 2017.04.06 17:07:49)
	(_source (\./../src/vga_pll.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 727476737725276727246228707421757474757473)
	(_ent
		(_time 1491443259289)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 25942(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 25942(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 25942(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 25942(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~15152 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 25942(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~15153 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 25942(_ent(_string \"1X"\))))
				(_type (_int ~STRING~15154 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 25942(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~15155 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15156 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15157 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 25942(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 25942(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~15158 1 25942(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 25942(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 25942(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 25942(_ent((i 0)))))
				(_port (_int CLK0 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 25942(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 25942(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 25942(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 25942(_ent (_in((i 2))))))
				(_port (_int RST -5 1 25942(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~15160 (2 ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12449         1491523669822 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491523669823 2017.04.06 17:07:49)
	(_source (\./../src/vga_pll_zedboard.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 1e181b194c494b0b41180e441c184d1b48194f181b)
	(_ent
		(_time 1491443585363)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~151838 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 25942(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~151839 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 25942(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 25942(_ent((i 1)))))
				(_type (_int ~STRING~151840 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 25942(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152121 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 25942(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 25942(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 25942(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_type (_int ~STRING~152122 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 25942(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int IS_CLKINSEL_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSEN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSINCDEC_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PWRDWN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_RST_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int REF_JITTER1 -4 1 25942(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 25942(_ent((d 0)))))
				(_type (_int ~STRING~152123 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 25942(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152124 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 25942(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 25942(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 25942(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int DO -7 1 25942(_ent (_out))))
				(_port (_int DRDY -3 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 25942(_ent (_in))))
				(_port (_int CLKIN1 -3 1 25942(_ent (_in))))
				(_port (_int CLKIN2 -3 1 25942(_ent (_in))))
				(_port (_int CLKINSEL -3 1 25942(_ent (_in))))
				(_port (_int DADDR -8 1 25942(_ent (_in))))
				(_port (_int DCLK -3 1 25942(_ent (_in))))
				(_port (_int DEN -3 1 25942(_ent (_in))))
				(_port (_int DI -7 1 25942(_ent (_in))))
				(_port (_int DWE -3 1 25942(_ent (_in))))
				(_port (_int PSCLK -3 1 25942(_ent (_in))))
				(_port (_int PSEN -3 1 25942(_ent (_in))))
				(_port (_int PSINCDEC -3 1 25942(_ent (_in))))
				(_port (_int PWRDWN -3 1 25942(_ent (_in))))
				(_port (_int RST -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152126 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152126)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152128 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152128)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491523669974 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491523669975 2017.04.06 17:07:49)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code babcbdeebdeceeafb9eaf9e0eebdbcbcbfbce9bdbe)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491523670011 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491523670012 2017.04.06 17:07:50)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code d9dfde8bd28ddbced58d9f8288dc8fdf8adfdcdedf)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000049 55 4474          1491523674631 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491523674632 2017.04.06 17:07:54)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code e3e6e2b0e2b7e1f4efb7a5b8b2e6b5e5b0e5e6e4e5)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 9547          1491523695807 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491523695808 2017.04.06 17:08:15)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code a4a4a8f3f6f2f0b1a7f4e7fef0a3a2a2a1a2f7a3a0)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1312          1491526393958 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491526393959 2017.04.06 17:53:13)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 46114344441116514649531d144145431040414043)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491526393999 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491526394000 2017.04.06 17:53:13)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 75227574752223632227602f717376737073717370)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000062 55 5543          1491526394103 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491526394104 2017.04.06 17:53:14)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code d385df81d984d4c5dc8396888ad685d5d5d4d1d5d2)
	(_ent
		(_time 1491526394042)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2039          1491526394132 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491526394133 2017.04.06 17:53:14)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code f2a5f0a3f2a5a7e4a4a7e7abf5f4f0f5f7f4f4f4f4)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 7249          1491526394183 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491526394184 2017.04.06 17:53:14)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 30673c303367672332373b60236a623332363933333633)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491526394233 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491526394234 2017.04.06 17:53:14)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code 5f080c5d0f0d0c4c5f5d48000e5a09595c595e585f)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491526394307 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491526394308 2017.04.06 17:53:14)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code 9dcace93cfcfce8e9b9f98ca8dc49a9b9e9bcb9bc89a99)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491526394366 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491526394367 2017.04.06 17:53:14)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code dc8b8f8f898e8fcfdc8ccb838dd98adbdedad9dadb)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491526394405 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491526394406 2017.04.06 17:53:14)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code 0b5d0f0d5e5c5d1c08091c51580c090d0c0d090c09)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491526394444 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491526394445 2017.04.06 17:53:14)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code 2a7c2a2e7c7d7f3d2b283d707a2d2c2c2d2c2b2d2c)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6183          1491526394623 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491526394624 2017.04.06 17:53:14)
	(_source (\./../src/vga_pll.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code e5b3e5b6e7b2b0f0b0b3f5bfe7e3b6e2e3e3e2e3e4)
	(_ent
		(_time 1491443259289)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 25942(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 25942(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 25942(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 25942(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~15152 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 25942(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~15153 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 25942(_ent(_string \"1X"\))))
				(_type (_int ~STRING~15154 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 25942(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~15155 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15156 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15157 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 25942(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 25942(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~15158 1 25942(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 25942(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 25942(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 25942(_ent((i 0)))))
				(_port (_int CLK0 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 25942(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 25942(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 25942(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 25942(_ent (_in((i 2))))))
				(_port (_int RST -5 1 25942(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~15160 (2 ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12449         1491526394804 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491526394805 2017.04.06 17:53:14)
	(_source (\./../src/vga_pll_zedboard.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 91c7909e97c6c484ce9781cb9397c294c796c09794)
	(_ent
		(_time 1491443585363)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~151838 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 25942(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~151839 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 25942(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 25942(_ent((i 1)))))
				(_type (_int ~STRING~151840 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 25942(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152121 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 25942(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 25942(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 25942(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_type (_int ~STRING~152122 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 25942(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int IS_CLKINSEL_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSEN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSINCDEC_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PWRDWN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_RST_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int REF_JITTER1 -4 1 25942(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 25942(_ent((d 0)))))
				(_type (_int ~STRING~152123 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 25942(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152124 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 25942(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 25942(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 25942(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int DO -7 1 25942(_ent (_out))))
				(_port (_int DRDY -3 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 25942(_ent (_in))))
				(_port (_int CLKIN1 -3 1 25942(_ent (_in))))
				(_port (_int CLKIN2 -3 1 25942(_ent (_in))))
				(_port (_int CLKINSEL -3 1 25942(_ent (_in))))
				(_port (_int DADDR -8 1 25942(_ent (_in))))
				(_port (_int DCLK -3 1 25942(_ent (_in))))
				(_port (_int DEN -3 1 25942(_ent (_in))))
				(_port (_int DI -7 1 25942(_ent (_in))))
				(_port (_int DWE -3 1 25942(_ent (_in))))
				(_port (_int PSCLK -3 1 25942(_ent (_in))))
				(_port (_int PSEN -3 1 25942(_ent (_in))))
				(_port (_int PSINCDEC -3 1 25942(_ent (_in))))
				(_port (_int PWRDWN -3 1 25942(_ent (_in))))
				(_port (_int RST -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152126 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152126)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152128 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152128)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491526394946 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491526394947 2017.04.06 17:53:14)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code 1d4b111a1f4b49081e4d5e47491a1b1b181b4e1a19)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491526394990 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491526394991 2017.04.06 17:53:14)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code 4c1a404e1d184e5b40180a171d491a4a1f4a494b4a)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 1731          1491526450273 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491526450274 2017.04.06 17:54:10)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code 424c4b454215155712105118164417444644474540)
	(_ent
		(_time 1491526450271)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1312          1491526471241 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491526471242 2017.04.06 17:54:31)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 297b2a2d247e793e29263c727b2e2a2c7f2f2e2f2c)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491526471269 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491526471270 2017.04.06 17:54:31)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 481a4e4a451f1e5e1f1a5d124c4e4b4e4d4e4c4e4d)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000062 55 5543          1491526471304 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491526471305 2017.04.06 17:54:31)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code 67346d67693060716837223c3e6231616160656166)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2039          1491526471310 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491526471311 2017.04.06 17:54:31)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 67356366623032713132723e606165606261616161)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1731          1491526471577 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491526471578 2017.04.06 17:54:31)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code 80d28a8b82d7d795d0d293dad486d5868486858782)
	(_ent
		(_time 1491526450270)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 7249          1491526471878 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491526471879 2017.04.06 17:54:31)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code a9fba4fba3fefebaabaea2f9baf3fbaaabafa0aaaaafaa)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491526471923 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491526471924 2017.04.06 17:54:31)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code d7858584d68584c4d7d5c08886d281d1d4d1d6d0d7)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491526471989 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491526471990 2017.04.06 17:54:31)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code 164445101644450510141341064f111015104010431112)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491526472074 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491526472075 2017.04.06 17:54:32)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code 64363765663637776434733b356132636662616263)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491526472108 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491526472109 2017.04.06 17:54:32)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code 93c0949c97c4c584909184c9c09491959495919491)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491526472140 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491526472141 2017.04.06 17:54:32)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code b2e1b1e6b7e5e7a5b3b0a5e8e2b5b4b4b5b4b3b5b4)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6183          1491526472329 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491526472330 2017.04.06 17:54:32)
	(_source (\./../src/vga_pll.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 6d3e6d6d3e3a3878383b7d376f6b3e6a6b6b6a6b6c)
	(_ent
		(_time 1491443259289)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 25942(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 25942(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 25942(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 25942(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~15152 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 25942(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~15153 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 25942(_ent(_string \"1X"\))))
				(_type (_int ~STRING~15154 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 25942(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~15155 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15156 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15157 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 25942(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 25942(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~15158 1 25942(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 25942(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 25942(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 25942(_ent((i 0)))))
				(_port (_int CLK0 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 25942(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 25942(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 25942(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 25942(_ent (_in((i 2))))))
				(_port (_int RST -5 1 25942(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~15160 (2 ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12449         1491526472486 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491526472487 2017.04.06 17:54:32)
	(_source (\./../src/vga_pll_zedboard.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 095a080f075e5c1c560f19530b0f5a0c5f0e580f0c)
	(_ent
		(_time 1491443585363)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~151838 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 25942(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~151839 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 25942(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 25942(_ent((i 1)))))
				(_type (_int ~STRING~151840 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 25942(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152121 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 25942(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 25942(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 25942(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_type (_int ~STRING~152122 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 25942(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int IS_CLKINSEL_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSEN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSINCDEC_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PWRDWN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_RST_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int REF_JITTER1 -4 1 25942(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 25942(_ent((d 0)))))
				(_type (_int ~STRING~152123 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 25942(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152124 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 25942(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 25942(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 25942(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int DO -7 1 25942(_ent (_out))))
				(_port (_int DRDY -3 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 25942(_ent (_in))))
				(_port (_int CLKIN1 -3 1 25942(_ent (_in))))
				(_port (_int CLKIN2 -3 1 25942(_ent (_in))))
				(_port (_int CLKINSEL -3 1 25942(_ent (_in))))
				(_port (_int DADDR -8 1 25942(_ent (_in))))
				(_port (_int DCLK -3 1 25942(_ent (_in))))
				(_port (_int DEN -3 1 25942(_ent (_in))))
				(_port (_int DI -7 1 25942(_ent (_in))))
				(_port (_int DWE -3 1 25942(_ent (_in))))
				(_port (_int PSCLK -3 1 25942(_ent (_in))))
				(_port (_int PSEN -3 1 25942(_ent (_in))))
				(_port (_int PSINCDEC -3 1 25942(_ent (_in))))
				(_port (_int PWRDWN -3 1 25942(_ent (_in))))
				(_port (_int RST -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152126 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152126)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152128 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152128)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491526472622 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491526472623 2017.04.06 17:54:32)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code 95c6969ac6c3c18096c5d6cfc19293939093c69291)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491526472654 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491526472655 2017.04.06 17:54:32)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code b5e6b6e1b2e1b7a2b9e1f3eee4b0e3b3e6b3b0b2b3)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 1312          1491526475421 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491526475422 2017.04.06 17:54:35)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 7e2d7d7f2f292e697e716b252c797d7b287879787b)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491526475448 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491526475449 2017.04.06 17:54:35)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 9dce9b92cccacb8bcacf88c7999b9e9b989b999b98)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000062 55 5543          1491526475482 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491526475483 2017.04.06 17:54:35)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code bceeb6e8e6ebbbaab3ecf9e7e5b9eabababbbebabd)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2039          1491526475488 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491526475489 2017.04.06 17:54:35)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code bcefb8e9edebe9aaeae9a9e5bbbabebbb9babababa)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1731          1491526475833 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491526475834 2017.04.06 17:54:35)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code 13401e111244440643410049471546151715161411)
	(_ent
		(_time 1491526450270)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 7249          1491526476142 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491526476143 2017.04.06 17:54:36)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 4b18474c1a1c1c58494c401b58111948494d4248484d48)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491526476180 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491526476181 2017.04.06 17:54:36)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code 7a29297a2d2829697a786d252b7f2c7c797c7b7d7a)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491526476221 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491526476222 2017.04.06 17:54:36)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code 99caca9796cbca8a9f9b9cce89c09e9f9a9fcf9fcc9e9d)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491526476260 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491526476261 2017.04.06 17:54:36)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code c89b9b9cc69a9bdbc898df9799cd9ecfcacecdcecf)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491526476289 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491526476290 2017.04.06 17:54:36)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code e7b5e0b4e7b0b1f0e4e5f0bdb4e0e5e1e0e1e5e0e5)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491526476325 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491526476326 2017.04.06 17:54:36)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code 07550701075052100605105d570001010001060001)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6183          1491526476497 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491526476498 2017.04.06 17:54:36)
	(_source (\./../src/vga_pll.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code b2e0b2e6b7e5e7a7e7e4a2e8b0b4e1b5b4b4b5b4b3)
	(_ent
		(_time 1491443259289)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 25942(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 25942(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 25942(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 25942(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~15152 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 25942(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~15153 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 25942(_ent(_string \"1X"\))))
				(_type (_int ~STRING~15154 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 25942(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~15155 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15156 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15157 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 25942(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 25942(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~15158 1 25942(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 25942(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 25942(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 25942(_ent((i 0)))))
				(_port (_int CLK0 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 25942(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 25942(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 25942(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 25942(_ent (_in((i 2))))))
				(_port (_int RST -5 1 25942(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~15160 (2 ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12449         1491526476657 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491526476658 2017.04.06 17:54:36)
	(_source (\./../src/vga_pll_zedboard.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 4e1c4f4c1c191b5b11485e144c481d4b18491f484b)
	(_ent
		(_time 1491443585363)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~151838 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 25942(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~151839 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 25942(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 25942(_ent((i 1)))))
				(_type (_int ~STRING~151840 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 25942(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152121 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 25942(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 25942(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 25942(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_type (_int ~STRING~152122 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 25942(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int IS_CLKINSEL_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSEN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSINCDEC_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PWRDWN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_RST_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int REF_JITTER1 -4 1 25942(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 25942(_ent((d 0)))))
				(_type (_int ~STRING~152123 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 25942(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152124 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 25942(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 25942(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 25942(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int DO -7 1 25942(_ent (_out))))
				(_port (_int DRDY -3 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 25942(_ent (_in))))
				(_port (_int CLKIN1 -3 1 25942(_ent (_in))))
				(_port (_int CLKIN2 -3 1 25942(_ent (_in))))
				(_port (_int CLKINSEL -3 1 25942(_ent (_in))))
				(_port (_int DADDR -8 1 25942(_ent (_in))))
				(_port (_int DCLK -3 1 25942(_ent (_in))))
				(_port (_int DEN -3 1 25942(_ent (_in))))
				(_port (_int DI -7 1 25942(_ent (_in))))
				(_port (_int DWE -3 1 25942(_ent (_in))))
				(_port (_int PSCLK -3 1 25942(_ent (_in))))
				(_port (_int PSEN -3 1 25942(_ent (_in))))
				(_port (_int PSINCDEC -3 1 25942(_ent (_in))))
				(_port (_int PWRDWN -3 1 25942(_ent (_in))))
				(_port (_int RST -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152126 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152126)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152128 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152128)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491526476791 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491526476792 2017.04.06 17:54:36)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code db89d889df8d8fced88b98818fdcdddddedd88dcdf)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491526476823 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491526476824 2017.04.06 17:54:36)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code faa8f9aaa9aef8edf6aebca1abffacfca9fcfffdfc)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 1312          1491526674960 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491526674961 2017.04.06 17:57:54)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code f3a0a6a3f4a4a3e4f3fce6a8a1f4f0f6a5f5f4f5f6)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491526674987 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491526674988 2017.04.06 17:57:54)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 124143151545440445400748161411141714161417)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000062 55 5543          1491526675022 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491526675023 2017.04.06 17:57:55)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code 31636c34396636273e61746a683467373736333730)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2039          1491526675028 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491526675029 2017.04.06 17:57:55)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 316262353266642767642468363733363437373737)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1731          1491526675197 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491526675198 2017.04.06 17:57:55)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code dd8e818a8b8a8ac88d8fce8789db88dbd9dbd8dadf)
	(_ent
		(_time 1491526450270)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 7249          1491526675422 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491526675423 2017.04.06 17:57:55)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code c7949897c39090d4c5c0cc97d49d95c4c5c1cec4c4c1c4)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491526675460 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491526675461 2017.04.06 17:57:55)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code e6b5e6b4e6b4b5f5e6e4f1b9b7e3b0e0e5e0e7e1e6)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491526675499 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491526675500 2017.04.06 17:57:55)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code 055553020657561603070052155c020306035303500201)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491526675539 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491526675540 2017.04.06 17:57:55)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code 34646230366667273464236b653162333632313233)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491526675566 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491526675567 2017.04.06 17:57:55)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code 530251505704054450514409005451555455515451)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491526675597 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491526675598 2017.04.06 17:57:55)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code 722374737725276573706528227574747574737574)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6183          1491526675765 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491526675766 2017.04.06 17:57:55)
	(_source (\./../src/vga_pll.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 0e5f09085c595b1b5b581e540c085d09080809080f)
	(_ent
		(_time 1491443259289)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 25942(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 25942(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 25942(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 25942(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~15152 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 25942(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~15153 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 25942(_ent(_string \"1X"\))))
				(_type (_int ~STRING~15154 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 25942(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~15155 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15156 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15157 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 25942(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 25942(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~15158 1 25942(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 25942(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 25942(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 25942(_ent((i 0)))))
				(_port (_int CLK0 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 25942(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 25942(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 25942(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 25942(_ent (_in((i 2))))))
				(_port (_int RST -5 1 25942(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~15160 (2 ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12449         1491526675919 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491526675920 2017.04.06 17:57:55)
	(_source (\./../src/vga_pll_zedboard.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code aafbadfdfcfdffbff5acbaf0a8acf9affcadfbacaf)
	(_ent
		(_time 1491443585363)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~151838 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 25942(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~151839 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 25942(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 25942(_ent((i 1)))))
				(_type (_int ~STRING~151840 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 25942(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152121 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 25942(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 25942(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 25942(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_type (_int ~STRING~152122 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 25942(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int IS_CLKINSEL_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSEN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSINCDEC_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PWRDWN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_RST_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int REF_JITTER1 -4 1 25942(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 25942(_ent((d 0)))))
				(_type (_int ~STRING~152123 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 25942(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152124 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 25942(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 25942(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 25942(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int DO -7 1 25942(_ent (_out))))
				(_port (_int DRDY -3 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 25942(_ent (_in))))
				(_port (_int CLKIN1 -3 1 25942(_ent (_in))))
				(_port (_int CLKIN2 -3 1 25942(_ent (_in))))
				(_port (_int CLKINSEL -3 1 25942(_ent (_in))))
				(_port (_int DADDR -8 1 25942(_ent (_in))))
				(_port (_int DCLK -3 1 25942(_ent (_in))))
				(_port (_int DEN -3 1 25942(_ent (_in))))
				(_port (_int DI -7 1 25942(_ent (_in))))
				(_port (_int DWE -3 1 25942(_ent (_in))))
				(_port (_int PSCLK -3 1 25942(_ent (_in))))
				(_port (_int PSEN -3 1 25942(_ent (_in))))
				(_port (_int PSINCDEC -3 1 25942(_ent (_in))))
				(_port (_int PWRDWN -3 1 25942(_ent (_in))))
				(_port (_int RST -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152126 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152126)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152128 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152128)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491526676059 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491526676060 2017.04.06 17:57:56)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code 37663132666163223467746d633031313231643033)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491526676090 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491526676091 2017.04.06 17:57:56)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code 56075055520254415a02100d075300500550535150)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 1312          1491526742609 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491526742610 2017.04.06 17:59:02)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 2d7d2a297d7a7d3a2d2238767f2a2e287b2b2a2b28)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491526742636 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491526742637 2017.04.06 17:59:02)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 4c1c4e4e1a1b1a5a1b1e5916484a4f4a494a484a49)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000062 55 5543          1491526742671 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491526742672 2017.04.06 17:59:02)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code 6b3a656b303c6c7d643b2e30326e3d6d6d6c696d6a)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2039          1491526742677 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491526742678 2017.04.06 17:59:02)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 7b2b7b7b2b2c2e6d2d2e6e227c7d797c7e7d7d7d7d)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1731          1491526742792 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491526742793 2017.04.06 17:59:02)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code e8b8e7bee2bfbffdb8bafbb2bceebdeeeceeedefea)
	(_ent
		(_time 1491526450270)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 7249          1491526743036 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491526743037 2017.04.06 17:59:03)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code e2b2ecb4e3b5b5f1e0e5e9b2f1b8b0e1e0e4ebe1e1e4e1)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491526743076 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491526743077 2017.04.06 17:59:03)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code 01515f06065352120103165e500457070207000601)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491526743120 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491526743121 2017.04.06 17:59:03)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code 30606e3436626323363235672069373633366636653734)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491526743166 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491526743167 2017.04.06 17:59:03)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code 5e0e005c0d0c0d4d5e0e49010f5b08595c585b5859)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491526743200 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491526743201 2017.04.06 17:59:03)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code 7e2f747f2c2928697d7c69242d797c7879787c797c)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491526743233 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491526743234 2017.04.06 17:59:03)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code 9dcc9392cecac88a9c9f8ac7cd9a9b9b9a9b9c9a9b)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6183          1491526743397 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491526743398 2017.04.06 17:59:03)
	(_source (\./../src/vga_pll.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 4819474a471f1d5d1d1e58124a4e1b4f4e4e4f4e49)
	(_ent
		(_time 1491443259289)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 25942(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 25942(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 25942(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 25942(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~15152 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 25942(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~15153 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 25942(_ent(_string \"1X"\))))
				(_type (_int ~STRING~15154 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 25942(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~15155 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15156 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15157 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 25942(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 25942(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~15158 1 25942(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 25942(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 25942(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 25942(_ent((i 0)))))
				(_port (_int CLK0 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 25942(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 25942(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 25942(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 25942(_ent (_in((i 2))))))
				(_port (_int RST -5 1 25942(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~15160 (2 ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12449         1491526743550 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491526743551 2017.04.06 17:59:03)
	(_source (\./../src/vga_pll_zedboard.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code e4b5ebb7e7b3b1f1bbe2f4bee6e2b7e1b2e3b5e2e1)
	(_ent
		(_time 1491443585363)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~151838 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 25942(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~151839 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 25942(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 25942(_ent((i 1)))))
				(_type (_int ~STRING~151840 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 25942(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152121 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 25942(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 25942(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 25942(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_type (_int ~STRING~152122 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 25942(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int IS_CLKINSEL_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSEN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSINCDEC_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PWRDWN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_RST_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int REF_JITTER1 -4 1 25942(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 25942(_ent((d 0)))))
				(_type (_int ~STRING~152123 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 25942(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152124 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 25942(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 25942(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 25942(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int DO -7 1 25942(_ent (_out))))
				(_port (_int DRDY -3 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 25942(_ent (_in))))
				(_port (_int CLKIN1 -3 1 25942(_ent (_in))))
				(_port (_int CLKIN2 -3 1 25942(_ent (_in))))
				(_port (_int CLKINSEL -3 1 25942(_ent (_in))))
				(_port (_int DADDR -8 1 25942(_ent (_in))))
				(_port (_int DCLK -3 1 25942(_ent (_in))))
				(_port (_int DEN -3 1 25942(_ent (_in))))
				(_port (_int DI -7 1 25942(_ent (_in))))
				(_port (_int DWE -3 1 25942(_ent (_in))))
				(_port (_int PSCLK -3 1 25942(_ent (_in))))
				(_port (_int PSEN -3 1 25942(_ent (_in))))
				(_port (_int PSINCDEC -3 1 25942(_ent (_in))))
				(_port (_int PWRDWN -3 1 25942(_ent (_in))))
				(_port (_int RST -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152126 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152126)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152128 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152128)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491526743678 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491526743679 2017.04.06 17:59:03)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code 61303461363735746231223b356667676467326665)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491526743710 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491526743711 2017.04.06 17:59:03)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code 80d1d58e82d482978cd4c6dbd185d686d386858786)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 1312          1491527300219 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491527300220 2017.04.06 18:08:20)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 57565e54540007405758420c055054520151505152)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491527300247 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491527300248 2017.04.06 18:08:20)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 76777a77752120602124632c727075707370727073)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000062 55 5543          1491527300284 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491527300285 2017.04.06 18:08:20)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code 9595959a99c292839ac5d0cecc90c3939392979394)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2039          1491527300290 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491527300291 2017.04.06 18:08:20)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code a5a4abf3a2f2f0b3f3f0b0fca2a3a7a2a0a3a3a3a3)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1731          1491527300623 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491527300624 2017.04.06 18:08:20)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code ecedecbabdbbbbf9bcbeffb6b8eab9eae8eae9ebee)
	(_ent
		(_time 1491526450270)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 7249          1491527301020 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491527301021 2017.04.06 18:08:21)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 8283d98983d5d591808589d291d8d08180848b81818481)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491527301057 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491527301058 2017.04.06 18:08:21)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code a1a0a5f7a6f3f2b2a1a3b6fef0a4f7a7a2a7a0a6a1)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491527301096 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491527301097 2017.04.06 18:08:21)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code d0d1d483d68283c3d6d2d587c089d7d6d3d686d685d7d4)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491527301137 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491527301138 2017.04.06 18:08:21)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code efeeebbdbfbdbcfcefbff8b0beeab9e8ede9eae9e8)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491527301165 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491527301166 2017.04.06 18:08:21)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code 0e0e5f085c5958190d0c19545d090c0809080c090c)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491527301196 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491527301197 2017.04.06 18:08:21)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code 2e2e7b2a7c797b392f2c39747e29282829282f2928)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6183          1491527301367 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491527301368 2017.04.06 18:08:21)
	(_source (\./../src/vga_pll.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code d9d98c8bd78e8ccc8c8fc983dbdf8adedfdfdedfd8)
	(_ent
		(_time 1491443259289)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 25942(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 25942(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 25942(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 25942(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~15152 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 25942(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~15153 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 25942(_ent(_string \"1X"\))))
				(_type (_int ~STRING~15154 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 25942(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~15155 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15156 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15157 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 25942(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 25942(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~15158 1 25942(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 25942(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 25942(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 25942(_ent((i 0)))))
				(_port (_int CLK0 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 25942(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 25942(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 25942(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 25942(_ent (_in((i 2))))))
				(_port (_int RST -5 1 25942(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~15160 (2 ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12449         1491527301521 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491527301522 2017.04.06 18:08:21)
	(_source (\./../src/vga_pll_zedboard.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 75752774772220602a73652f777326702372247370)
	(_ent
		(_time 1491443585363)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~151838 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 25942(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~151839 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 25942(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 25942(_ent((i 1)))))
				(_type (_int ~STRING~151840 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 25942(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152121 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 25942(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 25942(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 25942(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_type (_int ~STRING~152122 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 25942(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int IS_CLKINSEL_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSEN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSINCDEC_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PWRDWN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_RST_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int REF_JITTER1 -4 1 25942(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 25942(_ent((d 0)))))
				(_type (_int ~STRING~152123 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 25942(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152124 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 25942(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 25942(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 25942(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int DO -7 1 25942(_ent (_out))))
				(_port (_int DRDY -3 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 25942(_ent (_in))))
				(_port (_int CLKIN1 -3 1 25942(_ent (_in))))
				(_port (_int CLKIN2 -3 1 25942(_ent (_in))))
				(_port (_int CLKINSEL -3 1 25942(_ent (_in))))
				(_port (_int DADDR -8 1 25942(_ent (_in))))
				(_port (_int DCLK -3 1 25942(_ent (_in))))
				(_port (_int DEN -3 1 25942(_ent (_in))))
				(_port (_int DI -7 1 25942(_ent (_in))))
				(_port (_int DWE -3 1 25942(_ent (_in))))
				(_port (_int PSCLK -3 1 25942(_ent (_in))))
				(_port (_int PSEN -3 1 25942(_ent (_in))))
				(_port (_int PSINCDEC -3 1 25942(_ent (_in))))
				(_port (_int PWRDWN -3 1 25942(_ent (_in))))
				(_port (_int RST -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152126 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152126)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152128 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152128)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491527301656 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491527301657 2017.04.06 18:08:21)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code f2f2a2a2a6a4a6e7f1a2b1a8a6f5f4f4f7f4a1f5f6)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491527301687 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491527301688 2017.04.06 18:08:21)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code 11114016124513061d45574a401447174217141617)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 1312          1491527459911 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491527459912 2017.04.06 18:10:59)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 297a202d247e793e29263c727b2e2a2c7f2f2e2f2c)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491527459939 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491527459940 2017.04.06 18:10:59)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 481b444a451f1e5e1f1a5d124c4e4b4e4d4e4c4e4d)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000062 55 5543          1491527459975 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491527459976 2017.04.06 18:10:59)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code 67356767693060716837223c3e6231616160656166)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2039          1491527459981 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491527459982 2017.04.06 18:10:59)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 67346966623032713132723e606165606261616161)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1731          1491527460293 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491527460294 2017.04.06 18:11:00)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code 9fcc9f95cbc8c88acfcd8cc5cb99ca999b999a989d)
	(_ent
		(_time 1491526450270)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 7249          1491527460691 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491527460692 2017.04.06 18:11:00)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 35666e353362622637323e65266f673637333c36363336)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491527460731 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491527460732 2017.04.06 18:11:00)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code 54075056560607475456430b055102525752555354)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491527460773 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491527460774 2017.04.06 18:11:00)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code 83d0878c86d1d090858186d493da84858085d585d68487)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491527460814 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491527460815 2017.04.06 18:11:00)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code b2e1b6e7b6e0e1a1b2e2a5ede3b7e4b5b0b4b7b4b5)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491527460843 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491527460844 2017.04.06 18:11:00)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code d1838183d78687c6d2d3c68b82d6d3d7d6d7d3d6d3)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491527460877 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491527460878 2017.04.06 18:11:00)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code f0a2a4a0f7a7a5e7f1f2e7aaa0f7f6f6f7f6f1f7f6)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6183          1491527461054 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491527461055 2017.04.06 18:11:01)
	(_source (\./../src/vga_pll.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 9ccec993c8cbc989c9ca8cc69e9acf9b9a9a9b9a9d)
	(_ent
		(_time 1491443259289)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 25942(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 25942(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 25942(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 25942(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~15152 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 25942(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~15153 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 25942(_ent(_string \"1X"\))))
				(_type (_int ~STRING~15154 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 25942(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~15155 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15156 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 25942(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~15157 1 25942(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 25942(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 25942(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~15158 1 25942(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 25942(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 25942(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 25942(_ent((i 0)))))
				(_port (_int CLK0 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 25942(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 25942(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 25942(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 25942(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 25942(_ent (_in((i 2))))))
				(_port (_int RST -5 1 25942(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~15160 (2 ~STD_LOGIC_VECTOR{7~downto~0}~15160)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12449         1491527461218 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491527461219 2017.04.06 18:11:01)
	(_source (\./../src/vga_pll_zedboard.vhd\(\C:/Aldec/Active-HDL-Student-Edition/vlib/xilinx_vivado/vhdl/unisim/src/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 47151545471012521841571d454114421140164142)
	(_ent
		(_time 1491443585363)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~151838 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 25942(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~151839 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 25942(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 25942(_ent((i 1)))))
				(_type (_int ~STRING~151840 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 25942(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152121 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 25942(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 25942(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 25942(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 25942(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 25942(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 25942(_ent((i 0)))))
				(_type (_int ~STRING~152122 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 25942(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 25942(_ent((i 1)))))
				(_gen (_int IS_CLKINSEL_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSEN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PSINCDEC_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_PWRDWN_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int IS_RST_INVERTED -6 1 25942(_ent((i 0)))))
				(_gen (_int REF_JITTER1 -4 1 25942(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 25942(_ent((d 0)))))
				(_type (_int ~STRING~152123 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 25942(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152124 1 25942(_array -9 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 25942(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 25942(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 25942(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 25942(_ent (_out((i 2))))))
				(_port (_int DO -7 1 25942(_ent (_out))))
				(_port (_int DRDY -3 1 25942(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 25942(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 25942(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 25942(_ent (_in))))
				(_port (_int CLKIN1 -3 1 25942(_ent (_in))))
				(_port (_int CLKIN2 -3 1 25942(_ent (_in))))
				(_port (_int CLKINSEL -3 1 25942(_ent (_in))))
				(_port (_int DADDR -8 1 25942(_ent (_in))))
				(_port (_int DCLK -3 1 25942(_ent (_in))))
				(_port (_int DEN -3 1 25942(_ent (_in))))
				(_port (_int DI -7 1 25942(_ent (_in))))
				(_port (_int DWE -3 1 25942(_ent (_in))))
				(_port (_int PSCLK -3 1 25942(_ent (_in))))
				(_port (_int PSEN -3 1 25942(_ent (_in))))
				(_port (_int PSINCDEC -3 1 25942(_ent (_in))))
				(_port (_int PWRDWN -3 1 25942(_ent (_in))))
				(_port (_int RST -3 1 25942(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 25942(_ent (_out))))
				(_port (_int I -3 1 25942(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152126 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152126)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152128 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152128)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491527461358 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491527461359 2017.04.06 18:11:01)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code d4868486868280c1d784978e80d3d2d2d1d287d3d0)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491527461391 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491527461392 2017.04.06 18:11:01)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code f3a1a3a3f2a7f1e4ffa7b5a8a2f6a5f5a0f5f6f4f5)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 1312          1491527713273 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491527713274 2017.04.06 18:15:13)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code da8fde888f8d8acddad5cf8188ddd9df8cdcdddcdf)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491527713304 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491527713305 2017.04.06 18:15:13)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code f9acf8a9f5aeafefaeabeca3fdfffafffcfffdfffc)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000062 55 5543          1491527713339 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491527713340 2017.04.06 18:15:13)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code 194d171e194e1e0f16495c42401c4f1f1f1e1b1f18)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2039          1491527713345 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491527713346 2017.04.06 18:15:13)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 194c191f124e4c0f4f4c0c401e1f1b1e1c1f1f1f1f)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1731          1491527713481 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491527713482 2017.04.06 18:15:13)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code a5f0aaf7a2f2f2b0f5f7b6fff1a3f0a3a1a3a0a2a7)
	(_ent
		(_time 1491526450270)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 7249          1491527713717 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491527713718 2017.04.06 18:15:13)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 8fda8184dad8d89c8d8884df9cd5dd8c8d89868c8c898c)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491527713755 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491527713756 2017.04.06 18:15:13)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code beebefebedecedadbebca9e1efbbe8b8bdb8bfb9be)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491527713794 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491527713795 2017.04.06 18:15:13)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code dd888c8e8f8f8ecedbdfd88acd84dadbdedb8bdb88dad9)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491527713842 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491527713843 2017.04.06 18:15:13)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code 0c59520b595e5f1f0c5c1b535d095a0b0e0a090a0b)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491527713869 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491527713870 2017.04.06 18:15:13)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code 2b7f212f7e7c7d3c28293c71782c292d2c2d292c29)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491527713899 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491527713900 2017.04.06 18:15:13)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code 4a1e44481c1d1f5d4b485d101a4d4c4c4d4c4b4d4c)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6120          1491527714120 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491527714121 2017.04.06 18:15:14)
	(_source (\./../src/vga_pll.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code 25712a21277270307073357f272376222323222324)
	(_ent
		(_time 1491527714107)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 1712(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 1713(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 1714(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 1715(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 1716(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~1552 1 1717(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 1717(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~1553 1 1718(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 1718(_ent(_string \"1X"\))))
				(_type (_int ~STRING~1554 1 1719(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 1719(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~1555 1 1720(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 1720(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1556 1 1721(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 1721(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1557 1 1722(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 1722(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 1723(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~1558 1 1724(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 1724(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 1725(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 1726(_ent((i 0)))))
				(_port (_int CLK0 -5 1 1729(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 1730(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 1731(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 1732(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 1733(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 1734(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 1735(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 1736(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 1737(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 1738(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 1739(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 1740(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 1741(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 1742(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 1743(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 1744(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 1745(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 1746(_ent (_in((i 2))))))
				(_port (_int RST -5 1 1747(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1560 (2 ~STD_LOGIC_VECTOR{7~downto~0}~1560)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12067         1491527714273 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491527714274 2017.04.06 18:15:14)
	(_source (\./../src/vga_pll_zedboard.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code c195ce94c79694d49ec7d19bc3c792c497c690c7c4)
	(_ent
		(_time 1491527714258)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~152092 1 8594(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 8594(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~152093 1 8595(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 8595(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 8596(_ent((i 1)))))
				(_type (_int ~STRING~152094 1 8597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 8597(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 8600(_ent (_out))))
				(_port (_int I -3 1 8601(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152325 1 13562(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 13562(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 13563(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 13564(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 13565(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 13566(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 13567(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 13568(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 13569(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 13570(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 13571(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 13572(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 13573(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 13574(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 13575(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 13576(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 13577(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 13578(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 13579(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 13580(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 13581(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 13582(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 13583(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 13584(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 13585(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 13586(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 13587(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 13588(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 13589(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 13590(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 13591(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 13592(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 13593(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 13594(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 13595(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 13596(_ent((i 0)))))
				(_type (_int ~STRING~152326 1 13597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 13597(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 13598(_ent((i 1)))))
				(_gen (_int REF_JITTER1 -4 1 13599(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 13600(_ent((d 0)))))
				(_type (_int ~STRING~152327 1 13601(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 13601(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152328 1 13602(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 13602(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 13603(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 13604(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 13607(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 13608(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 13609(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 13610(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 13611(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 13612(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 13613(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 13614(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 13615(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 13616(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 13617(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 13618(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 13619(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 13620(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 13621(_ent (_out((i 2))))))
				(_port (_int DO -6 1 13622(_ent (_out))))
				(_port (_int DRDY -3 1 13623(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 13624(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 13625(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 13626(_ent (_in))))
				(_port (_int CLKIN1 -3 1 13627(_ent (_in))))
				(_port (_int CLKIN2 -3 1 13628(_ent (_in))))
				(_port (_int CLKINSEL -3 1 13629(_ent (_in))))
				(_port (_int DADDR -7 1 13630(_ent (_in))))
				(_port (_int DCLK -3 1 13631(_ent (_in))))
				(_port (_int DEN -3 1 13632(_ent (_in))))
				(_port (_int DI -6 1 13633(_ent (_in))))
				(_port (_int DWE -3 1 13634(_ent (_in))))
				(_port (_int PSCLK -3 1 13635(_ent (_in))))
				(_port (_int PSEN -3 1 13636(_ent (_in))))
				(_port (_int PSINCDEC -3 1 13637(_ent (_in))))
				(_port (_int PWRDWN -3 1 13638(_ent (_in))))
				(_port (_int RST -3 1 13639(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 573(_ent (_out))))
				(_port (_int I -3 1 574(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152330 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152330)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152332 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152332)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491527714390 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491527714391 2017.04.06 18:15:14)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code 3d6968383f6b69283e6d7e67693a3b3b383b6e3a39)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491527714421 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491527714422 2017.04.06 18:15:14)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code 5d09085e0b095f4a51091b060c580b5b0e5b585a5b)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 1312          1491527779319 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491527779320 2017.04.06 18:16:19)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code dd88db8f8d8a8dcaddd2c8868fdaded88bdbdadbd8)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491527779347 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491527779348 2017.04.06 18:16:19)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code edb8eebebcbabbfbbabff8b7e9ebeeebe8ebe9ebe8)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000062 55 5543          1491527779382 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491527779383 2017.04.06 18:16:19)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code 1b4f1b1c404c1c0d144b5e40421e4d1d1d1c191d1a)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2039          1491527779388 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491527779389 2017.04.06 18:16:19)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 1b4e151d4b4c4e0d4d4e0e421c1d191c1e1d1d1d1d)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1731          1491527779532 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491527779533 2017.04.06 18:16:19)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code a8fda9faa2ffffbdf8fabbf2fcaefdaeacaeadafaa)
	(_ent
		(_time 1491526450270)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 7249          1491527779778 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491527779779 2017.04.06 18:16:19)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code a1f4a1f3a3f6f6b2a3a6aaf1b2fbf3a2a3a7a8a2a2a7a2)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491527779815 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491527779816 2017.04.06 18:16:19)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code c1949e95c69392d2c1c3d69e90c497c7c2c7c0c6c1)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491527779854 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491527779855 2017.04.06 18:16:19)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code efbab0bdbfbdbcfce9edeab8ffb6e8e9ece9b9e9bae8eb)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491527779895 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491527779896 2017.04.06 18:16:19)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code 1e4b19184d4c4d0d1e4e09414f1b48191c181b1819)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491527779922 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491527779923 2017.04.06 18:16:19)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code 2e7a7d2a7c7978392d2c39747d292c2829282c292c)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491527779953 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491527779954 2017.04.06 18:16:19)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code 4d191a4f1e1a185a4c4f5a171d4a4b4b4a4b4c4a4b)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6120          1491527780110 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491527780111 2017.04.06 18:16:20)
	(_source (\./../src/vga_pll.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code e9bdbebae7bebcfcbcbff9b3ebefbaeeefefeeefe8)
	(_ent
		(_time 1491527714107)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 1712(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 1713(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 1714(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 1715(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 1716(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~1552 1 1717(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 1717(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~1553 1 1718(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 1718(_ent(_string \"1X"\))))
				(_type (_int ~STRING~1554 1 1719(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 1719(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~1555 1 1720(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 1720(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1556 1 1721(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 1721(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1557 1 1722(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 1722(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 1723(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~1558 1 1724(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 1724(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 1725(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 1726(_ent((i 0)))))
				(_port (_int CLK0 -5 1 1729(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 1730(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 1731(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 1732(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 1733(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 1734(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 1735(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 1736(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 1737(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 1738(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 1739(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 1740(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 1741(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 1742(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 1743(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 1744(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 1745(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 1746(_ent (_in((i 2))))))
				(_port (_int RST -5 1 1747(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1560 (2 ~STD_LOGIC_VECTOR{7~downto~0}~1560)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12067         1491527780246 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491527780247 2017.04.06 18:16:20)
	(_source (\./../src/vga_pll_zedboard.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code 75212174772220602a73652f777326702372247370)
	(_ent
		(_time 1491527714258)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~152092 1 8594(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 8594(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~152093 1 8595(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 8595(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 8596(_ent((i 1)))))
				(_type (_int ~STRING~152094 1 8597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 8597(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 8600(_ent (_out))))
				(_port (_int I -3 1 8601(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152325 1 13562(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 13562(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 13563(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 13564(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 13565(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 13566(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 13567(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 13568(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 13569(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 13570(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 13571(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 13572(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 13573(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 13574(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 13575(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 13576(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 13577(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 13578(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 13579(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 13580(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 13581(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 13582(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 13583(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 13584(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 13585(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 13586(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 13587(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 13588(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 13589(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 13590(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 13591(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 13592(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 13593(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 13594(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 13595(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 13596(_ent((i 0)))))
				(_type (_int ~STRING~152326 1 13597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 13597(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 13598(_ent((i 1)))))
				(_gen (_int REF_JITTER1 -4 1 13599(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 13600(_ent((d 0)))))
				(_type (_int ~STRING~152327 1 13601(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 13601(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152328 1 13602(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 13602(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 13603(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 13604(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 13607(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 13608(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 13609(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 13610(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 13611(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 13612(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 13613(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 13614(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 13615(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 13616(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 13617(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 13618(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 13619(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 13620(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 13621(_ent (_out((i 2))))))
				(_port (_int DO -6 1 13622(_ent (_out))))
				(_port (_int DRDY -3 1 13623(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 13624(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 13625(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 13626(_ent (_in))))
				(_port (_int CLKIN1 -3 1 13627(_ent (_in))))
				(_port (_int CLKIN2 -3 1 13628(_ent (_in))))
				(_port (_int CLKINSEL -3 1 13629(_ent (_in))))
				(_port (_int DADDR -7 1 13630(_ent (_in))))
				(_port (_int DCLK -3 1 13631(_ent (_in))))
				(_port (_int DEN -3 1 13632(_ent (_in))))
				(_port (_int DI -6 1 13633(_ent (_in))))
				(_port (_int DWE -3 1 13634(_ent (_in))))
				(_port (_int PSCLK -3 1 13635(_ent (_in))))
				(_port (_int PSEN -3 1 13636(_ent (_in))))
				(_port (_int PSINCDEC -3 1 13637(_ent (_in))))
				(_port (_int PWRDWN -3 1 13638(_ent (_in))))
				(_port (_int RST -3 1 13639(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 573(_ent (_out))))
				(_port (_int I -3 1 574(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152330 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152330)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152332 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152332)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491527780366 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491527780367 2017.04.06 18:16:20)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code f2a6a4a2a6a4a6e7f1a2b1a8a6f5f4f4f7f4a1f5f6)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491527780397 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491527780398 2017.04.06 18:16:20)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code 11454616124513061d45574a401447174217141617)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 1312          1491527949470 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491527949471 2017.04.06 18:19:09)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 8383828d84d4d394838c96d8d1848086d585848586)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491527949497 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491527949498 2017.04.06 18:19:09)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 9393979c95c4c585c4c186c9979590959695979596)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000062 55 5543          1491527949532 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491527949533 2017.04.06 18:19:09)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code c2c3ca97c995c5d4cd9287999bc794c4c4c5c0c4c3)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2039          1491527949538 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491527949539 2017.04.06 18:19:09)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code c2c2c496c29597d49497d79bc5c4c0c5c7c4c4c4c4)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1731          1491527949680 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491527949681 2017.04.06 18:19:09)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code 4e4e46491919195b1e1c5d141a481b484a484b494c)
	(_ent
		(_time 1491526450270)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 7249          1491527949903 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491527949904 2017.04.06 18:19:09)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 38383338336f6f2b3a3f33682b626a3b3a3e313b3b3e3b)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491527949940 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491527949941 2017.04.06 18:19:09)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code 575703555605044457554008065201515451565057)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491527949978 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491527949979 2017.04.06 18:19:09)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code 767622767624256570747321662f717075702070237172)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491527950017 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491527950018 2017.04.06 18:19:10)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code a5a5f1f3a6f7f6b6a5f5b2faf4a0f3a2a7a3a0a3a2)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491527950047 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491527950048 2017.04.06 18:19:10)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code c4c5c491c79392d3c7c6d39e97c3c6c2c3c2c6c3c6)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491527950076 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491527950077 2017.04.06 18:19:10)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code e4e5e0b7e7b3b1f3e5e6f3beb4e3e2e2e3e2e5e3e2)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6120          1491527950230 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491527950231 2017.04.06 18:19:10)
	(_source (\./../src/vga_pll.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code 70717571772725652526602a727623777676777671)
	(_ent
		(_time 1491527714107)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 1712(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 1713(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 1714(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 1715(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 1716(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~1552 1 1717(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 1717(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~1553 1 1718(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 1718(_ent(_string \"1X"\))))
				(_type (_int ~STRING~1554 1 1719(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 1719(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~1555 1 1720(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 1720(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1556 1 1721(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 1721(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1557 1 1722(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 1722(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 1723(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~1558 1 1724(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 1724(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 1725(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 1726(_ent((i 0)))))
				(_port (_int CLK0 -5 1 1729(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 1730(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 1731(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 1732(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 1733(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 1734(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 1735(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 1736(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 1737(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 1738(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 1739(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 1740(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 1741(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 1742(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 1743(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 1744(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 1745(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 1746(_ent (_in((i 2))))))
				(_port (_int RST -5 1 1747(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1560 (2 ~STD_LOGIC_VECTOR{7~downto~0}~1560)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12067         1491527950367 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491527950368 2017.04.06 18:19:10)
	(_source (\./../src/vga_pll_zedboard.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code fcfdf9aca8aba9e9a3faeca6fefaaff9aafbadfaf9)
	(_ent
		(_time 1491527714258)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~152092 1 8594(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 8594(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~152093 1 8595(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 8595(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 8596(_ent((i 1)))))
				(_type (_int ~STRING~152094 1 8597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 8597(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 8600(_ent (_out))))
				(_port (_int I -3 1 8601(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152325 1 13562(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 13562(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 13563(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 13564(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 13565(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 13566(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 13567(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 13568(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 13569(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 13570(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 13571(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 13572(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 13573(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 13574(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 13575(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 13576(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 13577(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 13578(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 13579(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 13580(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 13581(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 13582(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 13583(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 13584(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 13585(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 13586(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 13587(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 13588(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 13589(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 13590(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 13591(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 13592(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 13593(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 13594(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 13595(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 13596(_ent((i 0)))))
				(_type (_int ~STRING~152326 1 13597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 13597(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 13598(_ent((i 1)))))
				(_gen (_int REF_JITTER1 -4 1 13599(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 13600(_ent((d 0)))))
				(_type (_int ~STRING~152327 1 13601(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 13601(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152328 1 13602(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 13602(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 13603(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 13604(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 13607(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 13608(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 13609(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 13610(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 13611(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 13612(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 13613(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 13614(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 13615(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 13616(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 13617(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 13618(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 13619(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 13620(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 13621(_ent (_out((i 2))))))
				(_port (_int DO -6 1 13622(_ent (_out))))
				(_port (_int DRDY -3 1 13623(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 13624(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 13625(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 13626(_ent (_in))))
				(_port (_int CLKIN1 -3 1 13627(_ent (_in))))
				(_port (_int CLKIN2 -3 1 13628(_ent (_in))))
				(_port (_int CLKINSEL -3 1 13629(_ent (_in))))
				(_port (_int DADDR -7 1 13630(_ent (_in))))
				(_port (_int DCLK -3 1 13631(_ent (_in))))
				(_port (_int DEN -3 1 13632(_ent (_in))))
				(_port (_int DI -6 1 13633(_ent (_in))))
				(_port (_int DWE -3 1 13634(_ent (_in))))
				(_port (_int PSCLK -3 1 13635(_ent (_in))))
				(_port (_int PSEN -3 1 13636(_ent (_in))))
				(_port (_int PSINCDEC -3 1 13637(_ent (_in))))
				(_port (_int PWRDWN -3 1 13638(_ent (_in))))
				(_port (_int RST -3 1 13639(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 573(_ent (_out))))
				(_port (_int I -3 1 574(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152330 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152330)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152332 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152332)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491527950490 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491527950491 2017.04.06 18:19:10)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code 79787978262f2d6c7a293a232d7e7f7f7c7f2a7e7d)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491527950521 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491527950522 2017.04.06 18:19:10)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code 9899989792cc9a8f94ccdec3c99dce9ecb9e9d9f9e)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 1312          1491528385335 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491528385336 2017.04.06 18:26:25)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 1e1818194f494e091e110b454c191d1b481819181b)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491528385371 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491528385372 2017.04.06 18:26:25)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 3d3b3e386c6a6b2b6a6f2867393b3e3b383b393b38)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000062 55 5543          1491528385412 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491528385413 2017.04.06 18:26:25)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code 6c6b636c363b6b7a633c293735693a6a6a6b6e6a6d)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2039          1491528385423 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491528385424 2017.04.06 18:26:25)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 6c6a6d6d3d3b397a3a3979356b6a6e6b696a6a6a6a)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1731          1491528385582 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491528385583 2017.04.06 18:26:25)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code 080e090b025f5f1d585a1b525c0e5d0e0c0e0d0f0a)
	(_ent
		(_time 1491526450270)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 7249          1491528385848 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491528385849 2017.04.06 18:26:25)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 212721202376763223262a71327b732223272822222722)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491528385893 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491528385894 2017.04.06 18:26:25)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code 40461f43461213534042571f114516464346414740)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491528385949 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491528385950 2017.04.06 18:26:25)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code 7e78217e2d2c2d6d787c7b296e2779787d7828782b797a)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491528386002 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491528386003 2017.04.06 18:26:26)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code adabf2fbfffffebeadfdbaf2fca8fbaaafaba8abaa)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491528386037 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491528386038 2017.04.06 18:26:26)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code dcdbd78e888b8acbdfdecb868fdbdedadbdadedbde)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491528386075 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491528386076 2017.04.06 18:26:26)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code fbfcf4abaeacaeecfaf9eca1abfcfdfdfcfdfafcfd)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6120          1491528386242 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491528386243 2017.04.06 18:26:26)
	(_source (\./../src/vga_pll.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code a7a0f0f0a7f0f2b2f2f1b7fda5a1f4a0a1a1a0a1a6)
	(_ent
		(_time 1491527714107)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 1712(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 1713(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 1714(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 1715(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 1716(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~1552 1 1717(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 1717(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~1553 1 1718(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 1718(_ent(_string \"1X"\))))
				(_type (_int ~STRING~1554 1 1719(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 1719(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~1555 1 1720(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 1720(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1556 1 1721(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 1721(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1557 1 1722(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 1722(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 1723(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~1558 1 1724(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 1724(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 1725(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 1726(_ent((i 0)))))
				(_port (_int CLK0 -5 1 1729(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 1730(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 1731(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 1732(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 1733(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 1734(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 1735(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 1736(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 1737(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 1738(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 1739(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 1740(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 1741(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 1742(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 1743(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 1744(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 1745(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 1746(_ent (_in((i 2))))))
				(_port (_int RST -5 1 1747(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1560 (2 ~STD_LOGIC_VECTOR{7~downto~0}~1560)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12067         1491528386390 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491528386391 2017.04.06 18:26:26)
	(_source (\./../src/vga_pll_zedboard.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code 33346736376466266c352369313560366534623536)
	(_ent
		(_time 1491527714258)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~152092 1 8594(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 8594(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~152093 1 8595(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 8595(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 8596(_ent((i 1)))))
				(_type (_int ~STRING~152094 1 8597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 8597(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 8600(_ent (_out))))
				(_port (_int I -3 1 8601(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152325 1 13562(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 13562(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 13563(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 13564(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 13565(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 13566(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 13567(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 13568(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 13569(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 13570(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 13571(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 13572(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 13573(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 13574(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 13575(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 13576(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 13577(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 13578(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 13579(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 13580(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 13581(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 13582(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 13583(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 13584(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 13585(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 13586(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 13587(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 13588(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 13589(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 13590(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 13591(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 13592(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 13593(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 13594(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 13595(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 13596(_ent((i 0)))))
				(_type (_int ~STRING~152326 1 13597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 13597(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 13598(_ent((i 1)))))
				(_gen (_int REF_JITTER1 -4 1 13599(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 13600(_ent((d 0)))))
				(_type (_int ~STRING~152327 1 13601(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 13601(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152328 1 13602(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 13602(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 13603(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 13604(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 13607(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 13608(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 13609(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 13610(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 13611(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 13612(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 13613(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 13614(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 13615(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 13616(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 13617(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 13618(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 13619(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 13620(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 13621(_ent (_out((i 2))))))
				(_port (_int DO -6 1 13622(_ent (_out))))
				(_port (_int DRDY -3 1 13623(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 13624(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 13625(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 13626(_ent (_in))))
				(_port (_int CLKIN1 -3 1 13627(_ent (_in))))
				(_port (_int CLKIN2 -3 1 13628(_ent (_in))))
				(_port (_int CLKINSEL -3 1 13629(_ent (_in))))
				(_port (_int DADDR -7 1 13630(_ent (_in))))
				(_port (_int DCLK -3 1 13631(_ent (_in))))
				(_port (_int DEN -3 1 13632(_ent (_in))))
				(_port (_int DI -6 1 13633(_ent (_in))))
				(_port (_int DWE -3 1 13634(_ent (_in))))
				(_port (_int PSCLK -3 1 13635(_ent (_in))))
				(_port (_int PSEN -3 1 13636(_ent (_in))))
				(_port (_int PSINCDEC -3 1 13637(_ent (_in))))
				(_port (_int PWRDWN -3 1 13638(_ent (_in))))
				(_port (_int RST -3 1 13639(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 573(_ent (_out))))
				(_port (_int I -3 1 574(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152330 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152330)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152332 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152332)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491528386517 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491528386518 2017.04.06 18:26:26)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code b0b7e6e4e6e6e4a5b3e0f3eae4b7b6b6b5b6e3b7b4)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491528386557 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491528386558 2017.04.06 18:26:26)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code dfd8898d8b8bddc8d38b99848eda89d98cd9dad8d9)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000062 55 5543          1491528448331 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491528448332 2017.04.06 18:27:28)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code 2f7e732b70782839207f6a74762a792929282d292e)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1312          1491528460230 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491528460231 2017.04.06 18:27:40)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code aeaafdf9fff9feb9aea1bbf5fca9adabf8a8a9a8ab)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491528460258 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491528460259 2017.04.06 18:27:40)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code bebae8eaeee9e8a8e9ecabe4bab8bdb8bbb8bab8bb)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000062 55 5543          1491528460297 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491528460298 2017.04.06 18:27:40)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code ede8b7beb0baeafbe2bda8b6b4e8bbebebeaefebec)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2039          1491528460303 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491528460304 2017.04.06 18:27:40)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code ede9b9bfbbbab8fbbbb8f8b4eaebefeae8ebebebeb)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1731          1491528460627 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491528460628 2017.04.06 18:27:40)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code 34306934326363216466276e603261323032313336)
	(_ent
		(_time 1491526450270)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 7249          1491528461043 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491528461044 2017.04.06 18:27:41)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code d9dd858ed38e8ecadbded289ca838bdadbdfd0dadadfda)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491528461088 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491528461089 2017.04.06 18:27:41)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code 080c080f065a5b1b080a1f57590d5e0e0b0e090f08)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491528461129 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491528461130 2017.04.06 18:27:41)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code 272327222675743421252270377e202124217121722023)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491528461171 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491528461172 2017.04.06 18:27:41)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code 565256545604054556064109075300515450535051)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491528461207 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491528461208 2017.04.06 18:27:41)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code 75702174772223627677622f267277737273777277)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491528461243 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491528461244 2017.04.06 18:27:41)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code 9590c59a97c2c082949782cfc59293939293949293)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6120          1491528461402 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491528461403 2017.04.06 18:27:41)
	(_source (\./../src/vga_pll.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code 40444642471715551516501a424613474646474641)
	(_ent
		(_time 1491527714107)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 1712(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 1713(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 1714(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 1715(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 1716(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~1552 1 1717(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 1717(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~1553 1 1718(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 1718(_ent(_string \"1X"\))))
				(_type (_int ~STRING~1554 1 1719(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 1719(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~1555 1 1720(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 1720(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1556 1 1721(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 1721(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1557 1 1722(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 1722(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 1723(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~1558 1 1724(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 1724(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 1725(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 1726(_ent((i 0)))))
				(_port (_int CLK0 -5 1 1729(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 1730(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 1731(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 1732(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 1733(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 1734(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 1735(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 1736(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 1737(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 1738(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 1739(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 1740(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 1741(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 1742(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 1743(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 1744(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 1745(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 1746(_ent (_in((i 2))))))
				(_port (_int RST -5 1 1747(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1560 (2 ~STD_LOGIC_VECTOR{7~downto~0}~1560)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12067         1491528461549 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491528461550 2017.04.06 18:27:41)
	(_source (\./../src/vga_pll_zedboard.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code cdc9cb989e9a98d892cbdd97cfcb9ec89bca9ccbc8)
	(_ent
		(_time 1491527714258)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~152092 1 8594(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 8594(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~152093 1 8595(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 8595(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 8596(_ent((i 1)))))
				(_type (_int ~STRING~152094 1 8597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 8597(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 8600(_ent (_out))))
				(_port (_int I -3 1 8601(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152325 1 13562(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 13562(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 13563(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 13564(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 13565(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 13566(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 13567(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 13568(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 13569(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 13570(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 13571(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 13572(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 13573(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 13574(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 13575(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 13576(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 13577(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 13578(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 13579(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 13580(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 13581(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 13582(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 13583(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 13584(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 13585(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 13586(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 13587(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 13588(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 13589(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 13590(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 13591(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 13592(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 13593(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 13594(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 13595(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 13596(_ent((i 0)))))
				(_type (_int ~STRING~152326 1 13597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 13597(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 13598(_ent((i 1)))))
				(_gen (_int REF_JITTER1 -4 1 13599(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 13600(_ent((d 0)))))
				(_type (_int ~STRING~152327 1 13601(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 13601(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152328 1 13602(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 13602(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 13603(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 13604(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 13607(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 13608(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 13609(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 13610(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 13611(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 13612(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 13613(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 13614(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 13615(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 13616(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 13617(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 13618(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 13619(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 13620(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 13621(_ent (_out((i 2))))))
				(_port (_int DO -6 1 13622(_ent (_out))))
				(_port (_int DRDY -3 1 13623(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 13624(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 13625(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 13626(_ent (_in))))
				(_port (_int CLKIN1 -3 1 13627(_ent (_in))))
				(_port (_int CLKIN2 -3 1 13628(_ent (_in))))
				(_port (_int CLKINSEL -3 1 13629(_ent (_in))))
				(_port (_int DADDR -7 1 13630(_ent (_in))))
				(_port (_int DCLK -3 1 13631(_ent (_in))))
				(_port (_int DEN -3 1 13632(_ent (_in))))
				(_port (_int DI -6 1 13633(_ent (_in))))
				(_port (_int DWE -3 1 13634(_ent (_in))))
				(_port (_int PSCLK -3 1 13635(_ent (_in))))
				(_port (_int PSEN -3 1 13636(_ent (_in))))
				(_port (_int PSINCDEC -3 1 13637(_ent (_in))))
				(_port (_int PWRDWN -3 1 13638(_ent (_in))))
				(_port (_int RST -3 1 13639(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 573(_ent (_out))))
				(_port (_int I -3 1 574(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152330 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152330)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152332 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152332)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491528461676 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491528461677 2017.04.06 18:27:41)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code 494d4c4b161f1d5c4a190a131d4e4f4f4c4f1a4e4d)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491528461710 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491528461711 2017.04.06 18:27:41)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code 696d6c69623d6b7e653d2f32386c3f6f3a6f6c6e6f)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000051 55 1312          1491528465236 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491528465237 2017.04.06 18:27:45)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code 2e2b792a7f797e392e213b757c292d2b782829282b)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 983           1491528465263 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491528465264 2017.04.06 18:27:45)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code 4d481f4f1c1a1b5b1a1f5817494b4e4b484b494b48)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000062 55 5543          1491528465297 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491528465298 2017.04.06 18:27:45)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code 6d69336d303a6a7b623d283634683b6b6b6a6f6b6c)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000044 55 2039          1491528465303 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491528465304 2017.04.06 18:27:45)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 7c792c7c2d2b296a2a2969257b7a7e7b797a7a7a7a)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
I 000051 55 1731          1491528465486 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491528465487 2017.04.06 18:27:45)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code 282a2129227f7f3d787a3b727c2e7d2e2c2e2d2f2a)
	(_ent
		(_time 1491526450270)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 7249          1491528465752 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491528465753 2017.04.06 18:27:45)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 414349464316165243464a11521b134243474842424742)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2977          1491528465790 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491528465791 2017.04.06 18:27:45)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code 60623761663233736062773f316536666366616760)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 5901          1491528465830 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491528465831 2017.04.06 18:27:45)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code 8f8dd880dfdddc9c898d8ad89fd688898c89d989da888b)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 3797          1491528465872 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491528465873 2017.04.06 18:27:45)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code aeacf9f8fdfcfdbdaefeb9f1ffabf8a9aca8aba8a9)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1095          1491528465900 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491528465901 2017.04.06 18:27:45)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code cdcece989e9a9bdacecfda979ecacfcbcacbcfcacf)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2321          1491528465932 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491528465933 2017.04.06 18:27:45)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code ecefebbfb8bbb9fbedeefbb6bcebeaeaebeaedebea)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
I 000044 55 6120          1491528466094 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491528466095 2017.04.06 18:27:46)
	(_source (\./../src/vga_pll.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code 888b8c8687dfdd9dddde98d28a8edb8f8e8e8f8e89)
	(_ent
		(_time 1491527714107)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 1712(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 1713(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 1714(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 1715(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 1716(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~1552 1 1717(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 1717(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~1553 1 1718(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 1718(_ent(_string \"1X"\))))
				(_type (_int ~STRING~1554 1 1719(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 1719(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~1555 1 1720(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 1720(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1556 1 1721(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 1721(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1557 1 1722(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 1722(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 1723(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~1558 1 1724(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 1724(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 1725(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 1726(_ent((i 0)))))
				(_port (_int CLK0 -5 1 1729(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 1730(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 1731(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 1732(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 1733(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 1734(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 1735(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 1736(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 1737(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 1738(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 1739(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 1740(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 1741(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 1742(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 1743(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 1744(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 1745(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 1746(_ent (_in((i 2))))))
				(_port (_int RST -5 1 1747(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1560 (2 ~STD_LOGIC_VECTOR{7~downto~0}~1560)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
I 000047 55 12067         1491528466245 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491528466246 2017.04.06 18:27:46)
	(_source (\./../src/vga_pll_zedboard.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code 24272120277371317b22347e262277217223752221)
	(_ent
		(_time 1491527714258)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~152092 1 8594(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 8594(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~152093 1 8595(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 8595(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 8596(_ent((i 1)))))
				(_type (_int ~STRING~152094 1 8597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 8597(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 8600(_ent (_out))))
				(_port (_int I -3 1 8601(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152325 1 13562(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 13562(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 13563(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 13564(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 13565(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 13566(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 13567(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 13568(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 13569(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 13570(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 13571(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 13572(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 13573(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 13574(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 13575(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 13576(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 13577(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 13578(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 13579(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 13580(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 13581(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 13582(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 13583(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 13584(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 13585(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 13586(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 13587(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 13588(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 13589(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 13590(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 13591(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 13592(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 13593(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 13594(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 13595(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 13596(_ent((i 0)))))
				(_type (_int ~STRING~152326 1 13597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 13597(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 13598(_ent((i 1)))))
				(_gen (_int REF_JITTER1 -4 1 13599(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 13600(_ent((d 0)))))
				(_type (_int ~STRING~152327 1 13601(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 13601(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152328 1 13602(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 13602(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 13603(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 13604(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 13607(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 13608(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 13609(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 13610(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 13611(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 13612(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 13613(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 13614(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 13615(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 13616(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 13617(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 13618(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 13619(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 13620(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 13621(_ent (_out((i 2))))))
				(_port (_int DO -6 1 13622(_ent (_out))))
				(_port (_int DRDY -3 1 13623(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 13624(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 13625(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 13626(_ent (_in))))
				(_port (_int CLKIN1 -3 1 13627(_ent (_in))))
				(_port (_int CLKIN2 -3 1 13628(_ent (_in))))
				(_port (_int CLKINSEL -3 1 13629(_ent (_in))))
				(_port (_int DADDR -7 1 13630(_ent (_in))))
				(_port (_int DCLK -3 1 13631(_ent (_in))))
				(_port (_int DEN -3 1 13632(_ent (_in))))
				(_port (_int DI -6 1 13633(_ent (_in))))
				(_port (_int DWE -3 1 13634(_ent (_in))))
				(_port (_int PSCLK -3 1 13635(_ent (_in))))
				(_port (_int PSEN -3 1 13636(_ent (_in))))
				(_port (_int PSINCDEC -3 1 13637(_ent (_in))))
				(_port (_int PWRDWN -3 1 13638(_ent (_in))))
				(_port (_int RST -3 1 13639(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 573(_ent (_out))))
				(_port (_int I -3 1 574(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152330 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152330)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152332 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152332)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
I 000051 55 9547          1491528466376 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491528466377 2017.04.06 18:27:46)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code a1a2a6f6f6f7f5b4a2f1e2fbf5a6a7a7a4a7f2a6a5)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000049 55 4474          1491528466409 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491528466410 2017.04.06 18:27:46)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code d0d3d782d284d2c7dc84968b81d586d683d6d5d7d6)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
I 000049 55 4474          1491529032090 behavior
(_unit VHDL (tb_top_level 0 4(behavior 0 7))
	(_version vd0)
	(_time 1491529032091 2017.04.06 18:37:12)
	(_source (\./../src/tb_top_level.vhd\))
	(_parameters tan)
	(_code 7b297a7a2b2f796c772f3d202a7e2d7d287d7e7c7d)
	(_ent
		(_time 1491443258909)
	)
	(_comp
		(top_level
			(_object
				(_port (_int clk_50 -1 0 13(_ent (_in))))
				(_port (_int btn -1 0 14(_ent (_in))))
				(_port (_int config_finished -1 0 15(_ent (_out))))
				(_port (_int vga_hsync -1 0 16(_ent (_out))))
				(_port (_int vga_vsync -1 0 17(_ent (_out))))
				(_port (_int vga_r 0 0 18(_ent (_out))))
				(_port (_int vga_g 0 0 19(_ent (_out))))
				(_port (_int vga_b 1 0 20(_ent (_out))))
				(_port (_int ov7670_pclk -1 0 21(_ent (_in))))
				(_port (_int ov7670_xclk -1 0 22(_ent (_out))))
				(_port (_int ov7670_vsync -1 0 23(_ent (_in))))
				(_port (_int ov7670_href -1 0 24(_ent (_in))))
				(_port (_int ov7670_data 2 0 25(_ent (_in))))
				(_port (_int ov7670_sioc -1 0 26(_ent (_out))))
				(_port (_int ov7670_siod -1 0 27(_ent (_inout))))
				(_port (_int ov7670_pwdn -1 0 28(_ent (_out))))
				(_port (_int ov7670_reset -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst uut 0 65(_comp top_level)
		(_port
			((clk_50)(clk_50))
			((btn)(btn))
			((config_finished)(config_finished))
			((vga_hsync)(vga_hsync))
			((vga_vsync)(vga_vsync))
			((vga_r)(vga_r))
			((vga_g)(vga_g))
			((vga_b)(vga_b))
			((ov7670_pclk)(ov7670_pclk))
			((ov7670_xclk)(ov7670_xclk))
			((ov7670_vsync)(ov7670_vsync))
			((ov7670_href)(ov7670_href))
			((ov7670_data)(ov7670_data))
			((ov7670_sioc)(ov7670_sioc))
			((ov7670_siod)(ov7670_siod))
			((ov7670_pwdn)(ov7670_pwdn))
			((ov7670_reset)(ov7670_reset))
		)
		(_use (_implicit)
			(_port
				((clk_50)(clk_50))
				((btn)(btn))
				((config_finished)(config_finished))
				((vga_hsync)(vga_hsync))
				((vga_vsync)(vga_vsync))
				((vga_r)(vga_r))
				((vga_g)(vga_g))
				((vga_b)(vga_b))
				((ov7670_pclk)(ov7670_pclk))
				((ov7670_xclk)(ov7670_xclk))
				((ov7670_vsync)(ov7670_vsync))
				((ov7670_href)(ov7670_href))
				((ov7670_data)(ov7670_data))
				((ov7670_sioc)(ov7670_sioc))
				((ov7670_siod)(ov7670_siod))
				((ov7670_pwdn)(ov7670_pwdn))
				((ov7670_reset)(ov7670_reset))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~13 0 20(_array -1 ((_dto i 2 i 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int clk_50 -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int btn -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int ov7670_pclk -1 0 37(_arch(_uni((i 2))))))
		(_sig (_int ov7670_vsync -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int ov7670_href -1 0 39(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 40(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ov7670_data 3 0 40(_arch(_uni(_string \"11101110"\)))))
		(_sig (_int ov7670_siod -1 0 43(_arch(_uni))))
		(_sig (_int config_finished -1 0 46(_arch(_uni))))
		(_sig (_int vga_hsync -1 0 47(_arch(_uni))))
		(_sig (_int vga_vsync -1 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 49(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int vga_r 4 0 49(_arch(_uni))))
		(_sig (_int vga_g 4 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~1}~136 0 51(_array -1 ((_dto i 2 i 1)))))
		(_sig (_int vga_b 5 0 51(_arch(_uni))))
		(_sig (_int ov7670_xclk -1 0 52(_arch(_uni)(_event))))
		(_sig (_int ov7670_sioc -1 0 53(_arch(_uni))))
		(_sig (_int ov7670_pwdn -1 0 54(_arch(_uni))))
		(_sig (_int ov7670_reset -1 0 55(_arch(_uni))))
		(_cnst (_int clk_50_period -2 0 58(_arch((ns 4626322717216342016)))))
		(_sig (_int hcounter -3 0 60(_arch(_uni((i 0))))))
		(_sig (_int vcounter -3 0 61(_arch(_uni((i 0))))))
		(_cnst (_int \clk_50_period/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(clk_50_process(_arch 0 0 86(_prcs (_wait_for)(_trgt(0)))))
			(a(_arch 1 0 94(_prcs (_simple)(_trgt(2)(3)(4)(17)(18))(_sens(13))(_read(17)(18)))))
			(stim_proc(_arch 2 0 128(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 4 -1)
)
V 000051 55 1312          1491529060844 Behavioral
(_unit VHDL (address_generator 0 8(behavioral 0 16))
	(_version vd0)
	(_time 1491529060845 2017.04.06 18:37:40)
	(_source (\./../src/address_Generator.vhd\))
	(_parameters tan)
	(_code cac9ce9f9f9d9addcac5df9198cdc9cf9ccccdcccf)
	(_ent
		(_time 1491443258251)
	)
	(_object
		(_port (_int CLK25 -1 0 9(_ent(_in)(_event))))
		(_port (_int enable -1 0 9(_ent(_in))))
		(_port (_int rez_160x120 -1 0 10(_ent(_in))))
		(_port (_int rez_320x240 -1 0 11(_ent(_in))))
		(_port (_int vsync -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 13(_array -1 ((_dto i 18 i 0)))))
		(_port (_int address 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{address'range}~13 0 17(_array -1 ((_range 2)))))
		(_sig (_int val 1 0 17(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((address)(val)))(_trgt(5))(_sens(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(6))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 983           1491529060874 Behavioral
(_unit VHDL (debounce 0 11(behavioral 0 17))
	(_version vd0)
	(_time 1491529060875 2017.04.06 18:37:40)
	(_source (\./../src/debounce.vhd\))
	(_parameters tan)
	(_code e9eae8bae5bebfffbebbfcb3edefeaefecefedefec)
	(_ent
		(_time 1491443258301)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i -1 0 13(_ent(_in))))
		(_port (_int o -1 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{23~downto~0}~13 0 18(_array -1 ((_dto i 23 i 0)))))
		(_sig (_int c 0 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs (_simple)(_trgt(2)(3))(_sens(0))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000062 55 5543          1491529060911 xilinx_frame_buffer_a
(_unit VHDL (xilinx_frame_buffer 0 43(xilinx_frame_buffer_a 0 55))
	(_version vd0)
	(_time 1491529060912 2017.04.06 18:37:40)
	(_source (\./../src/xilinx_frame_buffer.vhd\))
	(_parameters tan)
	(_code 080a060e095f0f1e07584d53510d5e0e0e0f0a0e09)
	(_ent
		(_time 1491526394041)
	)
	(_comp
		(wrapped_xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 59(_ent (_in))))
				(_port (_int wea 3 0 60(_ent (_in))))
				(_port (_int addra 4 0 61(_ent (_in))))
				(_port (_int dina 5 0 62(_ent (_in))))
				(_port (_int clkb -1 0 63(_ent (_in))))
				(_port (_int addrb 4 0 64(_ent (_in))))
				(_port (_int doutb 5 0 65(_ent (_out))))
			)
		)
	)
	(_inst U0 0 137(_comp wrapped_xilinx_frame_buffer)
		(_port
			((clka)(clka))
			((wea)(wea))
			((addra)(addra))
			((dina)(dina))
			((clkb)(clkb))
			((addrb)(addrb))
			((doutb)(doutb))
		)
		(_use (_ent xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_gen
				((C_FAMILY)(_string \"zynq"\))
				((C_XDEVICEFAMILY)(_string \"zynq"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 1)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 12)))
				((C_READ_WIDTH_A)((i 12)))
				((C_WRITE_DEPTH_A)((i 307200)))
				((C_READ_DEPTH_A)((i 307200)))
				((C_ADDRA_WIDTH)((i 19)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 12)))
				((C_READ_WIDTH_B)((i 12)))
				((C_WRITE_DEPTH_B)((i 307200)))
				((C_READ_DEPTH_B)((i 307200)))
				((C_ADDRB_WIDTH)((i 19)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(wea))
				((ADDRA)(addra))
				((DINA)(dina))
				((DOUTA)(_open))
				((CLKB)(clkb))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(addrb))
				((DINB)(_open))
				((DOUTB)(doutb))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_int clka -1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 46(_array -1 ((_dto i 0 i 0)))))
		(_port (_int wea 0 0 46(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 47(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addra 1 0 47(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 48(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dina 2 0 48(_ent(_in))))
		(_port (_int clkb -1 0 49(_ent(_in))))
		(_port (_int addrb 1 0 50(_ent(_in))))
		(_port (_int doutb 2 0 51(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 60(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 61(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 62(_array -1 ((_dto i 11 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000044 55 2039          1491529060917 SYN
(_unit VHDL (frame_buffer 0 39(syn 0 53))
	(_version vd0)
	(_time 1491529060918 2017.04.06 18:37:40)
	(_source (\./../src/frame_buffer.vhd\))
	(_parameters tan)
	(_code 181b181e124f4d0e4e4d0d411f1e1a1f1d1e1e1e1e)
	(_ent
		(_time 1491443245185)
	)
	(_comp
		(xilinx_frame_buffer
			(_object
				(_port (_int clka -1 0 56(_ent (_in))))
				(_port (_int wea 2 0 57(_ent (_in))))
				(_port (_int addra 3 0 58(_ent (_in))))
				(_port (_int dina 4 0 59(_ent (_in))))
				(_port (_int clkb -1 0 60(_ent (_in))))
				(_port (_int addrb 3 0 61(_ent (_in))))
				(_port (_int doutb 4 0 62(_ent (_out))))
			)
		)
	)
	(_inst fb 0 70(_comp xilinx_frame_buffer)
		(_port
			((clka)(wrclock))
			((wea)(wren_vector))
			((addra)(wraddress(d_18_0)))
			((dina)(data))
			((clkb)(rdclock))
			((addrb)(rdaddress(d_18_0)))
			((doutb)(q))
		)
		(_use (_ent . xilinx_frame_buffer)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 42(_array -1 ((_dto i 11 i 0)))))
		(_port (_int data 0 0 42(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 43(_array -1 ((_dto i 18 i 0)))))
		(_port (_int rdaddress 1 0 43(_ent(_in))))
		(_port (_int rdclock -1 0 44(_ent(_in))))
		(_port (_int wraddress 1 0 45(_ent(_in))))
		(_port (_int wrclock -1 0 46(_ent(_in))))
		(_port (_int wren -1 0 47(_ent(_in))))
		(_port (_int q 0 0 48(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 58(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~132 0 66(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int wren_vector 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_alias((wren_vector(0))(wren)))(_trgt(7(0)))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . SYN 1 -1)
)
V 000051 55 1731          1491529061263 Behavioral
(_unit VHDL (i2c_sender 0 11(behavioral 0 22))
	(_version vd0)
	(_time 1491529061264 2017.04.06 18:37:41)
	(_source (\./../src/i2c_sender.vhd\))
	(_parameters tan)
	(_code 6f6c616a3b38387a3f3d7c353b693a696b696a686d)
	(_ent
		(_time 1491526450270)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int siod -1 0 13(_ent(_inout))))
		(_port (_int sioc -1 0 14(_ent(_out))))
		(_port (_int taken -1 0 15(_ent(_out))))
		(_port (_int send -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17(_array -1 ((_dto i 7 i 0)))))
		(_port (_int id 0 0 17(_ent(_in))))
		(_port (_int reg 0 0 18(_ent(_in))))
		(_port (_int value 0 0 19(_ent(_in))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int divider 1 0 23(_arch(_uni(_string \"00000001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int busy_sr 2 0 24(_arch(_uni((_others(i 2)))))))
		(_sig (_int data_sr 2 0 25(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(1))(_sens(9)(10(31))))))
			(line__38(_arch 1 0 38(_prcs (_trgt(2)(3)(8)(9)(10))(_sens(0)(4)(5)(6)(7)(8)(9(d_30_0))(9(d_2_0))(9(d_31_29))(9(31))(10(d_30_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(33686018 33686018)
		(770)
		(131587)
		(771)
		(50529027 50529027 3)
		(197379)
		(131843)
		(131586)
		(514)
		(50529027 50529027)
		(33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 7249          1491529061734 Behavioral
(_unit VHDL (i3c2 0 18(behavioral 0 34))
	(_version vd0)
	(_time 1491529061735 2017.04.06 18:37:41)
	(_source (\./../src/i3c2.vhd\))
	(_parameters tan)
	(_code 4340434443141450414448135019114041454a40404540)
	(_ent
		(_time 1491443258532)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_gen (_int clk_divide 0 0 19(_ent gms)))
		(_port (_int clk -1 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 22(_array -1 ((_dto i 9 i 0)))))
		(_port (_int inst_address 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 23(_array -1 ((_dto i 8 i 0)))))
		(_port (_int inst_data 2 0 23(_ent(_in))))
		(_port (_int i2c_scl -1 0 24(_ent(_out))))
		(_port (_int i2c_sda -1 0 25(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int inputs 3 0 26(_ent(_in))))
		(_port (_int outputs 3 0 27(_ent(_out((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int reg_addr 4 0 28(_ent(_out))))
		(_port (_int reg_data 0 0 29(_ent(_out))))
		(_port (_int reg_write -1 0 30(_ent(_out))))
		(_port (_int error -1 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_RUN 5 0 36(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_DELAY 6 0 37(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_START 7 0 38(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_BITS 8 0 39(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int STATE_I2C_STOP 9 0 40(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 41(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int state 10 0 41(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 43(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_JUMP 11 0 43(_arch(_string \"0000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 44(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPSET 12 0 44(_arch(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 45(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPCLEAR 13 0 45(_arch(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 46(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SET 14 0 46(_arch(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 47(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_CLEAR 15 0 47(_arch(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 48(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_READ 16 0 48(_arch(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 49(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_DELAY 17 0 49(_arch(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 50(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPACK 18 0 50(_arch(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 51(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_SKIPNACK 19 0 51(_arch(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 52(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_NOP 20 0 52(_arch(_string \"1001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 53(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_STOP 21 0 53(_arch(_string \"1010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 54(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_I2C_WRITE 22 0 54(_arch(_string \"1011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 55(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITELOW 23 0 55(_arch(_string \"1100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 56(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_WRITEHI 24 0 56(_arch(_string \"1101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 57(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OPCODE_UNKNOWN 25 0 57(_arch(_string \"1110"\))))
		(_sig (_int opcode 10 0 58(_arch(_uni))))
		(_sig (_int ack_flag -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int skip -1 0 62(_arch(_uni((i 3))))))
		(_sig (_int i2c_doing_read -1 0 65(_arch(_uni((i 2))))))
		(_sig (_int i2c_started -1 0 66(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i2c_bits_left 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{9~downto~0}~13 0 70(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int pcnext 27 0 70(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 71(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int delay 28 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int bitcount 29 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int i2c_data 30 0 75(_arch(_uni))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment (_trgt(12))(_sens(2(d_8_8))(2(d_8_0))(2(d_8_5))(2(d_8_4))(2(d_8_7))))))
			(line__114(_arch 1 0 114(_assignment (_alias((inst_address)(pcnext)))(_trgt(1))(_sens(18)))))
			(cpu(_arch 2 0 116(_prcs (_trgt(3)(4)(6)(7)(8)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(2(4))(2(d_3_0))(2(d_4_0))(2(d_7_0))(2(d_6_0))(4)(5)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21(0))(21(d_8_1))(21(d_7_0))(21(8)))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810)
		(50529026 2)
		(50529026 33686019 2)
		(50529026 33686019 3)
		(50529026 50463235 2)
		(50529026 50463235 3)
		(50529026 50529027 2)
		(50529026 50529027 3)
		(3)
		(2)
		(131586)
		(16843009 16843009)
		(33686019)
		(50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 50463234 33686018)
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686274 33686018)
		(33686018 33686018 33686019 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 33686019 33686018 33686018)
		(50463234 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018)
		(33686274 33686018 33686018 33686018)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 2977          1491529061775 Behavioral
(_unit VHDL (ov7670_capture 0 17(behavioral 0 29))
	(_version vd0)
	(_time 1491529061776 2017.04.06 18:37:41)
	(_source (\./../src/ov7670_capture.vhd\))
	(_parameters tan)
	(_code 72712d72762021617270652d237724747174737572)
	(_ent
		(_time 1491443258585)
	)
	(_object
		(_port (_int pclk -1 0 18(_ent(_in)(_event))))
		(_port (_int rez_160x120 -1 0 19(_ent(_in))))
		(_port (_int rez_320x240 -1 0 20(_ent(_in))))
		(_port (_int vsync -1 0 21(_ent(_in))))
		(_port (_int href -1 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1 ((_dto i 7 i 0)))))
		(_port (_int d 0 0 23(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~12 0 24(_array -1 ((_dto i 18 i 0)))))
		(_port (_int addr 1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 25(_array -1 ((_dto i 11 i 0)))))
		(_port (_int dout 2 0 25(_ent(_out))))
		(_port (_int we -1 0 26(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int d_latch 3 0 30(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 31(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int address 4 0 31(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int line 5 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int href_last 6 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int we_reg -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int href_hold -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int latched_vsync -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int latched_href -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int latched_d 7 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_alias((addr)(address)))(_trgt(6))(_sens(10)))))
			(line__41(_arch 1 0 41(_assignment (_alias((we)(we_reg)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__42(_arch 2 0 42(_assignment (_alias((dout)(d_latch(d_15_12))(d_latch(d_10_7))(d_latch(d_4_1))))(_trgt(7))(_sens(9(d_4_1))(9(d_10_7))(9(d_15_12))))))
			(capture_process(_arch 3 0 44(_prcs (_simple)(_trgt(9)(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0))(_read(1)(2)(3)(4)(5)(9(d_7_0))(10)(11)(12(d_5_0))(12(0))(12(2))(12(6))(13)(14)(15)(16)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 131586)
		(33686018 131586)
		(514)
		(33686018 131586)
	)
	(_model . Behavioral 4 -1)
)
V 000051 55 5901          1491529061826 Behavioral
(_unit VHDL (ov7670_controller 0 11(behavioral 0 23))
	(_version vd0)
	(_time 1491529061827 2017.04.06 18:37:41)
	(_source (\./../src/ov7670_controller.vhd\))
	(_parameters tan)
	(_code a1a2fef7a6f3f2b2a7a3a4f6b1f8a6a7a2a7f7a7f4a6a5)
	(_ent
		(_time 1491443258639)
	)
	(_comp
		(i3c2
			(_object
				(_gen (_int clk_divide 0 0 25(_ent)))
				(_port (_int clk -1 0 28(_ent (_in))))
				(_port (_int inst_data 1 0 29(_ent (_in))))
				(_port (_int inputs 2 0 30(_ent (_in))))
				(_port (_int i2c_sda -1 0 31(_ent (_inout))))
				(_port (_int inst_address 3 0 32(_ent (_out))))
				(_port (_int i2c_scl -1 0 33(_ent (_out))))
				(_port (_int outputs 2 0 34(_ent (_out))))
				(_port (_int reg_addr 4 0 35(_ent (_out))))
				(_port (_int reg_data 0 0 36(_ent (_out))))
				(_port (_int reg_write -1 0 37(_ent (_out))))
				(_port (_int error -1 0 38(_ent (_out))))
			)
		)
	)
	(_inst Inst_i3c2 0 51(_comp i3c2)
		(_gen
			((clk_divide)(_code 6))
		)
		(_port
			((clk)(clk))
			((inst_data)(data))
			((inputs)(inputs))
			((i2c_sda)(siod))
			((inst_address)(address))
			((i2c_scl)(sioc))
			((outputs)(outputs))
			((reg_addr)(_open))
			((reg_data)(_open))
			((reg_write)(_open))
			((error)(_open))
		)
		(_use (_ent . i3c2)
			(_gen
				((clk_divide)(_code 7))
			)
			(_port
				((clk)(clk))
				((inst_address)(inst_address))
				((inst_data)(inst_data))
				((i2c_scl)(i2c_scl))
				((i2c_sda)(i2c_sda))
				((inputs)(inputs))
				((outputs)(outputs))
				((reg_addr)(reg_addr))
				((reg_data)(reg_data))
				((reg_write)(reg_write))
				((error)(error))
			)
		)
	)
	(_object
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int resend -1 0 13(_ent(_in))))
		(_port (_int config_finished -1 0 14(_ent(_out))))
		(_port (_int sioc -1 0 15(_ent(_out))))
		(_port (_int siod -1 0 16(_ent(_inout))))
		(_port (_int reset -1 0 17(_ent(_out))))
		(_port (_int pwdn -1 0 18(_ent(_out))))
		(_port (_int xclk -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int inputs 5 0 42(_arch(_uni))))
		(_sig (_int outputs 5 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~134 0 44(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int data 6 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~136 0 45(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int address 7 0 45(_arch(_uni))))
		(_sig (_int sys_clk -1 0 46(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_alias((inputs(0))(resend)))(_trgt(8(0)))(_sens(1)))))
			(line__49(_arch 1 0 49(_assignment (_alias((config_finished)(outputs(0))))(_simpleassign BUF)(_trgt(2))(_sens(9(0))))))
			(line__67(_arch 2 0 67(_assignment (_alias((reset)(_string \"1"\)))(_trgt(5)))))
			(line__68(_arch 3 0 68(_assignment (_alias((pwdn)(_string \"0"\)))(_trgt(6)))))
			(line__69(_arch 4 0 69(_assignment (_alias((xclk)(sys_clk)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__71(_arch 5 0 71(_prcs (_simple)(_trgt(10)(12))(_sens(0))(_read(11)(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529026 33751554 2)
		(33751555 50463234 2)
		(33686019 50463235 2)
		(33686275 33686018 2)
		(50529026 50529027 3)
		(50529026 33686274 3)
		(33686019 33751554 2)
		(33686019 33686019 3)
		(33686019 33686018 2)
		(33686019 33751810 2)
		(50463235 50529027 2)
		(33686275 33751810 2)
		(33751555 33686018 2)
		(33686019 33686019 2)
		(50463235 50463491 2)
		(33686019 33751555 2)
		(50463235 33686275 2)
		(33751555 50529026 3)
		(33751555 33686019 2)
		(50463235 33751555 2)
		(33751555 33686019 3)
		(33751555 50463235 2)
		(33686019 50528771 3)
		(33751555 50463235 3)
		(50463235 33686274 3)
		(33751555 33751555 2)
		(33751555 33686275 2)
		(33686019 50529027 2)
		(50463235 33751811 3)
		(33751811 33686018 2)
		(33686019 33686275 2)
		(50528771 33686018 3)
		(50463235 50463235 2)
		(50463491 33751554 2)
		(33686019 33686275 3)
		(33686019 50463234 3)
		(33686019 50463491 2)
		(50528771 50463491 3)
		(33686019 50463490 2)
		(33686019 50529026 2)
		(33686019 50529026 3)
		(33751555 50463490 3)
		(33686019 50528771 2)
		(33686019 50463234 2)
		(50463235 50528771 3)
		(50463235 33686018 3)
		(50463235 50463234 2)
		(33686275 33686019 3)
		(33686019 50528770 3)
		(50463235 50463235 3)
		(33686019 50463490 3)
		(50463235 33751555 3)
		(33686019 33751811 3)
		(50528771 33686019 3)
		(50463235 33686275 3)
		(50463235 50463490 2)
		(50463235 33751811 2)
		(50528771 33686275 2)
		(33751555 33751810 3)
		(33751555 50529026 2)
		(50463235 33686018 2)
		(50528771 33686274 3)
		(50528771 50463490 3)
		(33751555 50463490 2)
		(50528771 33751555 2)
		(33686275 33751810 3)
		(33686275 50529026 2)
		(33686275 50529026 3)
		(33686275 33686019 2)
		(33686275 50528771 2)
		(33686275 50463491 2)
		(50463491 33686019 2)
		(33686275 33751554 2)
		(50463491 33686019 3)
		(50463491 50463235 2)
		(50463491 50463235 3)
		(33686275 50463234 2)
		(50463491 33686275 2)
		(50529026 50529027 2)
		(33686274 33686018 2)
		(33686018 33686018 2)
		(33686018 33751811 2)
		(33686018 33686018 2)
	)
	(_model . Behavioral 8 -1)
)
V 000051 55 3797          1491529061868 Behavioral
(_unit VHDL (ov7670_registers 0 27(behavioral 0 35))
	(_version vd0)
	(_time 1491529061869 2017.04.06 18:37:41)
	(_source (\./../src/ov7670_registers.vhd\))
	(_parameters tan)
	(_code d0d38f83d68283c3d080c78f81d586d7d2d6d5d6d7)
	(_ent
		(_time 1491443258802)
	)
	(_object
		(_port (_int clk -1 0 28(_ent(_in)(_event))))
		(_port (_int resend -1 0 29(_ent(_in))))
		(_port (_int advance -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int command 0 0 31(_ent(_out))))
		(_port (_int finished -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sreg 1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int address 2 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_alias((command)(sreg)))(_trgt(3))(_sens(5)))))
			(line__40(_arch 1 0 40(_assignment (_trgt(4))(_sens(5)))))
			(line__42(_arch 2 0 42(_prcs (_trgt(5)(6))(_sens(0)(1)(2)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018)
		(50463234 33751554 33686019 33686018)
		(50463234 33751554 33686018 33686274)
		(50463234 50463234 33686018 33686018)
		(33686018 33686275 33686018 33686018)
		(50528770 33751811 33686018 33686018)
		(33686019 33686275 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686274 33686018 50463234 33686018)
		(50528770 33751555 33686018 33686274)
		(50463234 33686274 50528770 33686019)
		(33686274 50529027 33686274 33686018)
		(50463490 33686018 50528770 33686274)
		(50463490 50463234 33686018 33686275)
		(50463490 33751554 50463234 50529026)
		(50463490 50528770 33751554 50463235)
		(50463490 33686274 33686274 33686018)
		(50463490 33686019 50463234 33751811)
		(50528770 50463491 33686275 33686018)
		(50463234 50529026 50463234 50463234)
		(50463234 33686019 33751810 50463234)
		(50528770 33751554 33751555 33686274)
		(50463234 50463235 33686018 50528770)
		(50463234 33751555 50529026 50528771)
		(33686018 50528770 33686018 33751555)
		(33686018 33751811 33751810 50463234)
		(33686018 50529027 33686274 50528771)
		(50463234 33751810 33686018 33751554)
		(50463234 33751811 50528770 50529026)
		(33751554 50463234 33686018 33751554)
		(33751554 33751554 50463235 50463234)
		(33751554 50463235 33686018 50529026)
		(50528770 50528770 33686018 50528771)
		(50528770 50463490 33686018 50528771)
		(50528770 50529026 50463234 50463491)
		(50528770 33686019 50529026 50463234)
		(50528770 50463235 33751554 33751555)
		(50528770 33686275 50529026 33686019)
		(33686274 50463491 33686274 33686018)
		(33686274 33751811 33751554 33686018)
		(33751810 50463235 33686018 33686018)
		(33751810 50528771 33686274 33751555)
		(50529026 33686274 50463234 33686018)
		(33686019 50463491 33686274 50529027)
		(33686019 33751811 33686018 33686018)
		(33686019 50529027 33686018 33686018)
		(50463235 33686018 33686018 33686018)
		(50463235 50463234 33686018 33686018)
		(50463235 33751810 33686018 33686018)
		(50463235 33751555 33686018 33686018)
		(50528771 33686018 33686019 33686274)
		(50528771 50463234 33686018 33686275)
		(50528771 33751554 33686018 33751811)
		(50528771 50528770 33686019 33751554)
		(50528771 33686019 33686018 33751555)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1095          1491529061900 Behavioral
(_unit VHDL (rgb 0 8(behavioral 0 15))
	(_version vd0)
	(_time 1491529061901 2017.04.06 18:37:41)
	(_source (\./../src/RGB.vhd\))
	(_parameters tan)
	(_code efede4bcbeb8b9f8ecedf8b5bce8ede9e8e9ede8ed)
	(_ent
		(_time 1491443258845)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Din 0 0 9(_ent(_in))))
		(_port (_int Nblank -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1 ((_dto i 7 i 0)))))
		(_port (_int R 1 0 12(_ent(_out))))
		(_port (_int G 1 0 12(_ent(_out))))
		(_port (_int B 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(2))(_sens(0(d_11_8))(1)))))
			(line__19(_arch 1 0 19(_assignment (_trgt(3))(_sens(0(d_7_4))(1)))))
			(line__20(_arch 2 0 20(_assignment (_trgt(4))(_sens(0(d_3_0))(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 2321          1491529061936 Behavioral
(_unit VHDL (vga 0 10(behavioral 0 21))
	(_version vd0)
	(_time 1491529061937 2017.04.06 18:37:41)
	(_source (\./../src/vga.vhd\))
	(_parameters tan)
	(_code 0e0c59085c595b190f0c19545e09080809080f0908)
	(_ent
		(_time 1491443259005)
	)
	(_object
		(_port (_int CLK25 -1 0 11(_ent(_in)(_event))))
		(_port (_int clkout -1 0 12(_ent(_out))))
		(_port (_int rez_160x120 -1 0 13(_ent(_in))))
		(_port (_int rez_320x240 -1 0 14(_ent(_in))))
		(_port (_int Hsync -1 0 15(_ent(_out))))
		(_port (_int Vsync -1 0 15(_ent(_out))))
		(_port (_int Nblank -1 0 16(_ent(_out))))
		(_port (_int activeArea -1 0 17(_ent(_out))))
		(_port (_int Nsync -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int Hcnt 0 0 22(_arch(_uni(_string \"0000000000"\)))))
		(_sig (_int Vcnt 0 0 23(_arch(_uni(_string \"1000001000"\)))))
		(_sig (_int video -1 0 24(_arch(_uni))))
		(_cnst (_int HM -2 0 25(_arch((i 799)))))
		(_cnst (_int HD -2 0 26(_arch((i 640)))))
		(_cnst (_int HF -2 0 27(_arch((i 16)))))
		(_cnst (_int HB -2 0 28(_arch((i 48)))))
		(_cnst (_int HR -2 0 29(_arch((i 96)))))
		(_cnst (_int VM -2 0 30(_arch((i 524)))))
		(_cnst (_int VD -2 0 31(_arch((i 480)))))
		(_cnst (_int VF -2 0 32(_arch((i 10)))))
		(_cnst (_int VB -2 0 33(_arch((i 33)))))
		(_cnst (_int VR -2 0 34(_arch((i 2)))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(7)(9)(10))(_sens(0))(_read(2)(3)(9)(10)))))
			(line__86(_arch 1 0 86(_prcs (_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
			(line__99(_arch 2 0 99(_prcs (_trgt(5))(_sens(0)(10))(_dssslsensitivity 1))))
			(line__112(_arch 3 0 112(_assignment (_alias((Nsync)(_string \"1"\)))(_trgt(8)))))
			(line__113(_arch 4 0 113(_assignment (_trgt(11))(_sens(9)(10)))))
			(line__115(_arch 5 0 115(_assignment (_alias((Nblank)(video)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__116(_arch 6 0 116(_assignment (_alias((clkout)(CLK25)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 514)
	)
	(_model . Behavioral 7 -1)
)
V 000044 55 6120          1491529062092 SYN
(_unit VHDL (vga_pll 0 42(syn 0 51))
	(_version vd0)
	(_time 1491529062093 2017.04.06 18:37:42)
	(_source (\./../src/vga_pll.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code aaa8fdfdfcfdffbffffcbaf0a8acf9adacacadacab)
	(_ent
		(_time 1491527714107)
	)
	(_comp
		(.unisim.VCOMPONENTS.DCM_SP
			(_object
				(_gen (_int CLKDV_DIVIDE -2 1 1712(_ent((d 4611686018427387904)))))
				(_gen (_int CLKFX_DIVIDE -3 1 1713(_ent((i 1)))))
				(_gen (_int CLKFX_MULTIPLY -3 1 1714(_ent((i 4)))))
				(_gen (_int CLKIN_DIVIDE_BY_2 -4 1 1715(_ent((i 0)))))
				(_gen (_int CLKIN_PERIOD -2 1 1716(_ent((d 4621819117588971520)))))
				(_type (_int ~STRING~1552 1 1717(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLKOUT_PHASE_SHIFT 0 1 1717(_ent(_string \"NONE"\))))
				(_type (_int ~STRING~1553 1 1718(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int CLK_FEEDBACK 1 1 1718(_ent(_string \"1X"\))))
				(_type (_int ~STRING~1554 1 1719(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DESKEW_ADJUST 2 1 1719(_ent(_string \"SYSTEM_SYNCHRONOUS"\))))
				(_type (_int ~STRING~1555 1 1720(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DFS_FREQUENCY_MODE 3 1 1720(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1556 1 1721(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DLL_FREQUENCY_MODE 4 1 1721(_ent(_string \"LOW"\))))
				(_type (_int ~STRING~1557 1 1722(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int DSS_MODE 5 1 1722(_ent(_string \"NONE"\))))
				(_gen (_int DUTY_CYCLE_CORRECTION -4 1 1723(_ent((i 1)))))
				(_type (_int ~BIT_VECTOR~1558 1 1724(_array -8 ((_uto i 0 i 2147483647)))))
				(_gen (_int FACTORY_JF 6 1 1724(_ent(_string \"1100000010000000"\))))
				(_gen (_int PHASE_SHIFT -3 1 1725(_ent((i 0)))))
				(_gen (_int STARTUP_WAIT -4 1 1726(_ent((i 0)))))
				(_port (_int CLK0 -5 1 1729(_ent (_out((i 2))))))
				(_port (_int CLK180 -5 1 1730(_ent (_out((i 2))))))
				(_port (_int CLK270 -5 1 1731(_ent (_out((i 2))))))
				(_port (_int CLK2X -5 1 1732(_ent (_out((i 2))))))
				(_port (_int CLK2X180 -5 1 1733(_ent (_out((i 2))))))
				(_port (_int CLK90 -5 1 1734(_ent (_out((i 2))))))
				(_port (_int CLKDV -5 1 1735(_ent (_out((i 2))))))
				(_port (_int CLKFX -5 1 1736(_ent (_out((i 2))))))
				(_port (_int CLKFX180 -5 1 1737(_ent (_out((i 2))))))
				(_port (_int LOCKED -5 1 1738(_ent (_out((i 2))))))
				(_port (_int PSDONE -5 1 1739(_ent (_out((i 2))))))
				(_port (_int STATUS -6 1 1740(_ent (_out(_string \"00000000"\)))))
				(_port (_int CLKFB -5 1 1741(_ent (_in((i 2))))))
				(_port (_int CLKIN -5 1 1742(_ent (_in((i 2))))))
				(_port (_int DSSEN -5 1 1743(_ent (_in((i 2))))))
				(_port (_int PSCLK -5 1 1744(_ent (_in((i 2))))))
				(_port (_int PSEN -5 1 1745(_ent (_in((i 2))))))
				(_port (_int PSINCDEC -5 1 1746(_ent (_in((i 2))))))
				(_port (_int RST -5 1 1747(_ent (_in((i 2))))))
			)
		)
	)
	(_inst DCM_SP_inst 0 58(_comp .unisim.VCOMPONENTS.DCM_SP)
		(_gen
			((CLKDV_DIVIDE)((d 4611686018427387904)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 2)))
			((CLKIN_DIVIDE_BY_2)((i 0)))
			((CLKIN_PERIOD)((d 4626322717216342016)))
			((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
			((CLK_FEEDBACK)(_string \"1X"\))
			((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
			((DLL_FREQUENCY_MODE)(_string \"LOW"\))
			((DUTY_CYCLE_CORRECTION)((i 1)))
			((PHASE_SHIFT)((i 0)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLK0)(clkfb))
			((CLK180)(_open))
			((CLK270)(_open))
			((CLK2X)(_open))
			((CLK2X180)(_open))
			((CLK90)(_open))
			((CLKDV)(clk25))
			((CLKFX)(_open))
			((CLKFX180)(_open))
			((LOCKED)(_open))
			((PSDONE)(_open))
			((STATUS)(_open))
			((CLKFB)(CLKFB))
			((CLKIN)(inclk0))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim DCM_SP)
			(_gen
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 2)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4626322717216342016)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \"1100000010000000"\))
				((PHASE_SHIFT)((i 0)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 45(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 46(_ent(_out))))
		(_port (_int c1 -1 0 47(_ent(_out))))
		(_sig (_int clkfb -1 0 52(_arch(_uni))))
		(_sig (_int clk25 -1 0 53(_arch(_uni))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment (_alias((c0)(clkfb)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
			(line__56(_arch 1 0 56(_assignment (_alias((c1)(clk25)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{7~downto~0}~1560 (2 ~STD_LOGIC_VECTOR{7~downto~0}~1560)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS)))
	(_model . SYN 2 -1)
)
V 000047 55 12067         1491529062233 xilinx
(_unit VHDL (vga_pll_zedboard 0 75(xilinx 0 85))
	(_version vd0)
	(_time 1491529062234 2017.04.06 18:37:42)
	(_source (\./../src/vga_pll_zedboard.vhd\(\c:/aldec/active-hdl-student-edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\ VHDL i)))
	(_parameters tan)
	(_code 36346233376163236930266c343065336031673033)
	(_ent
		(_time 1491527714258)
	)
	(_comp
		(.unisim.VCOMPONENTS.IBUFG
			(_object
				(_type (_int ~STRING~152092 1 8594(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int CAPACITANCE 1 1 8594(_ent(_string \"DONT_CARE"\))))
				(_type (_int ~STRING~152093 1 8595(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IBUF_DELAY_VALUE 2 1 8595(_ent(_string \"0"\))))
				(_gen (_int IBUF_LOW_PWR -2 1 8596(_ent((i 1)))))
				(_type (_int ~STRING~152094 1 8597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int IOSTANDARD 3 1 8597(_ent(_string \"DEFAULT"\))))
				(_port (_int O -3 1 8600(_ent (_out))))
				(_port (_int I -3 1 8601(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.MMCME2_ADV
			(_object
				(_type (_int ~STRING~152325 1 13562(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int BANDWIDTH 1 1 13562(_ent(_string \"OPTIMIZED"\))))
				(_gen (_int CLKFBOUT_MULT_F -4 1 13563(_ent((d 4617315517961601024)))))
				(_gen (_int CLKFBOUT_PHASE -4 1 13564(_ent((d 0)))))
				(_gen (_int CLKFBOUT_USE_FINE_PS -2 1 13565(_ent((i 0)))))
				(_gen (_int CLKIN1_PERIOD -4 1 13566(_ent((d 0)))))
				(_gen (_int CLKIN2_PERIOD -4 1 13567(_ent((d 0)))))
				(_gen (_int CLKOUT0_DIVIDE_F -4 1 13568(_ent((d 4607182418800017408)))))
				(_gen (_int CLKOUT0_DUTY_CYCLE -4 1 13569(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT0_PHASE -4 1 13570(_ent((d 0)))))
				(_gen (_int CLKOUT0_USE_FINE_PS -2 1 13571(_ent((i 0)))))
				(_gen (_int CLKOUT1_DIVIDE -5 1 13572(_ent((i 1)))))
				(_gen (_int CLKOUT1_DUTY_CYCLE -4 1 13573(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT1_PHASE -4 1 13574(_ent((d 0)))))
				(_gen (_int CLKOUT1_USE_FINE_PS -2 1 13575(_ent((i 0)))))
				(_gen (_int CLKOUT2_DIVIDE -5 1 13576(_ent((i 1)))))
				(_gen (_int CLKOUT2_DUTY_CYCLE -4 1 13577(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT2_PHASE -4 1 13578(_ent((d 0)))))
				(_gen (_int CLKOUT2_USE_FINE_PS -2 1 13579(_ent((i 0)))))
				(_gen (_int CLKOUT3_DIVIDE -5 1 13580(_ent((i 1)))))
				(_gen (_int CLKOUT3_DUTY_CYCLE -4 1 13581(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT3_PHASE -4 1 13582(_ent((d 0)))))
				(_gen (_int CLKOUT3_USE_FINE_PS -2 1 13583(_ent((i 0)))))
				(_gen (_int CLKOUT4_CASCADE -2 1 13584(_ent((i 0)))))
				(_gen (_int CLKOUT4_DIVIDE -5 1 13585(_ent((i 1)))))
				(_gen (_int CLKOUT4_DUTY_CYCLE -4 1 13586(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT4_PHASE -4 1 13587(_ent((d 0)))))
				(_gen (_int CLKOUT4_USE_FINE_PS -2 1 13588(_ent((i 0)))))
				(_gen (_int CLKOUT5_DIVIDE -5 1 13589(_ent((i 1)))))
				(_gen (_int CLKOUT5_DUTY_CYCLE -4 1 13590(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT5_PHASE -4 1 13591(_ent((d 0)))))
				(_gen (_int CLKOUT5_USE_FINE_PS -2 1 13592(_ent((i 0)))))
				(_gen (_int CLKOUT6_DIVIDE -5 1 13593(_ent((i 1)))))
				(_gen (_int CLKOUT6_DUTY_CYCLE -4 1 13594(_ent((d 4602678819172646912)))))
				(_gen (_int CLKOUT6_PHASE -4 1 13595(_ent((d 0)))))
				(_gen (_int CLKOUT6_USE_FINE_PS -2 1 13596(_ent((i 0)))))
				(_type (_int ~STRING~152326 1 13597(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int COMPENSATION 2 1 13597(_ent(_string \"ZHOLD"\))))
				(_gen (_int DIVCLK_DIVIDE -5 1 13598(_ent((i 1)))))
				(_gen (_int REF_JITTER1 -4 1 13599(_ent((d 0)))))
				(_gen (_int REF_JITTER2 -4 1 13600(_ent((d 0)))))
				(_type (_int ~STRING~152327 1 13601(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_EN 3 1 13601(_ent(_string \"FALSE"\))))
				(_type (_int ~STRING~152328 1 13602(_array -8 ((_uto i 1 i 2147483647)))))
				(_gen (_int SS_MODE 4 1 13602(_ent(_string \"CENTER_HIGH"\))))
				(_gen (_int SS_MOD_PERIOD -5 1 13603(_ent((i 10000)))))
				(_gen (_int STARTUP_WAIT -2 1 13604(_ent((i 0)))))
				(_port (_int CLKFBOUT -3 1 13607(_ent (_out((i 2))))))
				(_port (_int CLKFBOUTB -3 1 13608(_ent (_out((i 2))))))
				(_port (_int CLKFBSTOPPED -3 1 13609(_ent (_out((i 2))))))
				(_port (_int CLKINSTOPPED -3 1 13610(_ent (_out((i 2))))))
				(_port (_int CLKOUT0 -3 1 13611(_ent (_out((i 2))))))
				(_port (_int CLKOUT0B -3 1 13612(_ent (_out((i 2))))))
				(_port (_int CLKOUT1 -3 1 13613(_ent (_out((i 2))))))
				(_port (_int CLKOUT1B -3 1 13614(_ent (_out((i 2))))))
				(_port (_int CLKOUT2 -3 1 13615(_ent (_out((i 2))))))
				(_port (_int CLKOUT2B -3 1 13616(_ent (_out((i 2))))))
				(_port (_int CLKOUT3 -3 1 13617(_ent (_out((i 2))))))
				(_port (_int CLKOUT3B -3 1 13618(_ent (_out((i 2))))))
				(_port (_int CLKOUT4 -3 1 13619(_ent (_out((i 2))))))
				(_port (_int CLKOUT5 -3 1 13620(_ent (_out((i 2))))))
				(_port (_int CLKOUT6 -3 1 13621(_ent (_out((i 2))))))
				(_port (_int DO -6 1 13622(_ent (_out))))
				(_port (_int DRDY -3 1 13623(_ent (_out((i 2))))))
				(_port (_int LOCKED -3 1 13624(_ent (_out((i 2))))))
				(_port (_int PSDONE -3 1 13625(_ent (_out((i 2))))))
				(_port (_int CLKFBIN -3 1 13626(_ent (_in))))
				(_port (_int CLKIN1 -3 1 13627(_ent (_in))))
				(_port (_int CLKIN2 -3 1 13628(_ent (_in))))
				(_port (_int CLKINSEL -3 1 13629(_ent (_in))))
				(_port (_int DADDR -7 1 13630(_ent (_in))))
				(_port (_int DCLK -3 1 13631(_ent (_in))))
				(_port (_int DEN -3 1 13632(_ent (_in))))
				(_port (_int DI -6 1 13633(_ent (_in))))
				(_port (_int DWE -3 1 13634(_ent (_in))))
				(_port (_int PSCLK -3 1 13635(_ent (_in))))
				(_port (_int PSEN -3 1 13636(_ent (_in))))
				(_port (_int PSINCDEC -3 1 13637(_ent (_in))))
				(_port (_int PWRDWN -3 1 13638(_ent (_in))))
				(_port (_int RST -3 1 13639(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_int O -3 1 573(_ent (_out))))
				(_port (_int I -3 1 574(_ent (_in))))
			)
		)
	)
	(_inst clkin1_buf 0 119(_comp .unisim.VCOMPONENTS.IBUFG)
		(_port
			((O)(clkin1))
			((I)(CLK100))
		)
		(_use (_ent unisim IBUFG)
		)
	)
	(_inst mmcm_adv_inst 0 130(_comp .unisim.VCOMPONENTS.MMCME2_ADV)
		(_gen
			((BANDWIDTH)(_string \"OPTIMIZED"\))
			((CLKFBOUT_MULT_F)((d 4621819117588971520)))
			((CLKFBOUT_PHASE)((d 0)))
			((CLKFBOUT_USE_FINE_PS)((i 0)))
			((CLKIN1_PERIOD)((d 4621819117588971520)))
			((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
			((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT0_PHASE)((d 0)))
			((CLKOUT0_USE_FINE_PS)((i 0)))
			((CLKOUT1_DIVIDE)((i 40)))
			((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
			((CLKOUT1_PHASE)((d 0)))
			((CLKOUT1_USE_FINE_PS)((i 0)))
			((CLKOUT4_CASCADE)((i 0)))
			((COMPENSATION)(_string \"ZHOLD"\))
			((DIVCLK_DIVIDE)((i 1)))
			((REF_JITTER1)((d 4576918229304087675)))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFBOUT)(clkfbout))
			((CLKFBOUTB)(clkfboutb_unused))
			((CLKFBSTOPPED)(clkfbstopped_unused))
			((CLKINSTOPPED)(clkinstopped_unused))
			((CLKOUT0)(clkout0))
			((CLKOUT0B)(clkout0b_unused))
			((CLKOUT1)(clkout1))
			((CLKOUT1B)(clkout1b_unused))
			((CLKOUT2)(clkout2_unused))
			((CLKOUT2B)(clkout2b_unused))
			((CLKOUT3)(clkout3_unused))
			((CLKOUT3B)(clkout3b_unused))
			((CLKOUT4)(clkout4_unused))
			((CLKOUT5)(clkout5_unused))
			((CLKOUT6)(clkout6_unused))
			((DO)(do_unused))
			((DRDY)(drdy_unused))
			((LOCKED)(locked_unused))
			((PSDONE)(psdone_unused))
			((CLKFBIN)(clkfbout_buf))
			((CLKIN1)(clkin1))
			((CLKIN2)((i 2)))
			((CLKINSEL)((i 3)))
			((DADDR)((_others(i 2))))
			((DCLK)((i 2)))
			((DEN)((i 2)))
			((DI)((_others(i 2))))
			((DWE)((i 2)))
			((PSCLK)((i 2)))
			((PSEN)((i 2)))
			((PSINCDEC)((i 2)))
			((PWRDWN)((i 2)))
			((RST)((i 2)))
		)
		(_use (_ent unisim MMCME2_ADV)
			(_gen
				((BANDWIDTH)(_string \"OPTIMIZED"\))
				((CLKFBOUT_MULT_F)((d 4621819117588971520)))
				((CLKFBOUT_PHASE)((d 0)))
				((CLKFBOUT_USE_FINE_PS)((i 0)))
				((CLKIN1_PERIOD)((d 4621819117588971520)))
				((CLKOUT0_DIVIDE_F)((d 4626322717216342016)))
				((CLKOUT0_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT0_PHASE)((d 0)))
				((CLKOUT0_USE_FINE_PS)((i 0)))
				((CLKOUT1_DIVIDE)((i 40)))
				((CLKOUT1_DUTY_CYCLE)((d 4602678819172646912)))
				((CLKOUT1_PHASE)((d 0)))
				((CLKOUT1_USE_FINE_PS)((i 0)))
				((CLKOUT4_CASCADE)((i 0)))
				((COMPENSATION)(_string \"ZHOLD"\))
				((DIVCLK_DIVIDE)((i 1)))
				((REF_JITTER1)((d 4576918229304087675)))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFBOUT)(CLKFBOUT))
				((CLKFBOUTB)(CLKFBOUTB))
				((CLKFBSTOPPED)(CLKFBSTOPPED))
				((CLKINSTOPPED)(CLKINSTOPPED))
				((CLKOUT0)(CLKOUT0))
				((CLKOUT0B)(CLKOUT0B))
				((CLKOUT1)(CLKOUT1))
				((CLKOUT1B)(CLKOUT1B))
				((CLKOUT2)(CLKOUT2))
				((CLKOUT2B)(CLKOUT2B))
				((CLKOUT3)(CLKOUT3))
				((CLKOUT3B)(CLKOUT3B))
				((CLKOUT4)(CLKOUT4))
				((CLKOUT5)(CLKOUT5))
				((CLKOUT6)(CLKOUT6))
				((DO)(DO))
				((DRDY)(DRDY))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((CLKFBIN)(CLKFBIN))
				((CLKIN1)(CLKIN1))
				((CLKIN2)(CLKIN2))
				((CLKINSEL)(CLKINSEL))
				((DADDR)(DADDR))
				((DCLK)(DCLK))
				((DEN)(DEN))
				((DI)(DI))
				((DWE)(DWE))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((PWRDWN)(PWRDWN))
				((RST)(RST))
			)
		)
	)
	(_inst clkf_buf 0 193(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(clkfbout_buf))
			((I)(clkfbout))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout1_buf 0 199(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK50_camera))
			((I)(clkout0))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_inst clkout2_buf 0 206(_comp .unisim.VCOMPONENTS.BUFG)
		(_port
			((O)(CLK25_vga))
			((I)(clkout1))
		)
		(_use (_ent unisim BUFG)
		)
	)
	(_object
		(_port (_int CLK100 -1 0 78(_ent(_in))))
		(_port (_int CLK50_camera -1 0 80(_ent(_out))))
		(_port (_int CLK25_vga -1 0 81(_ent(_out))))
		(_sig (_int clkin1 -1 0 89(_arch(_uni))))
		(_sig (_int clkfbout -1 0 91(_arch(_uni))))
		(_sig (_int clkfbout_buf -1 0 92(_arch(_uni))))
		(_sig (_int clkfboutb_unused -1 0 93(_arch(_uni))))
		(_sig (_int clkout0 -1 0 94(_arch(_uni))))
		(_sig (_int clkout0b_unused -1 0 95(_arch(_uni))))
		(_sig (_int clkout1 -1 0 96(_arch(_uni))))
		(_sig (_int clkout1b_unused -1 0 97(_arch(_uni))))
		(_sig (_int clkout2_unused -1 0 98(_arch(_uni))))
		(_sig (_int clkout2b_unused -1 0 99(_arch(_uni))))
		(_sig (_int clkout3_unused -1 0 100(_arch(_uni))))
		(_sig (_int clkout3b_unused -1 0 101(_arch(_uni))))
		(_sig (_int clkout4_unused -1 0 102(_arch(_uni))))
		(_sig (_int clkout5_unused -1 0 103(_arch(_uni))))
		(_sig (_int clkout6_unused -1 0 104(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int do_unused 0 0 106(_arch(_uni))))
		(_sig (_int drdy_unused -1 0 107(_arch(_uni))))
		(_sig (_int psdone_unused -1 0 109(_arch(_uni))))
		(_sig (_int locked_unused -1 0 111(_arch(_uni))))
		(_sig (_int clkfbstopped_unused -1 0 112(_arch(_uni))))
		(_sig (_int clkinstopped_unused -1 0 113(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.REAL (1 REAL)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{15~downto~0}~152330 (2 ~STD_LOGIC_VECTOR{15~downto~0}~152330)))
		(_type (_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{6~downto~0}~152332 (2 ~STD_LOGIC_VECTOR{6~downto~0}~152332)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(unisim(VCOMPONENTS))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
)
V 000051 55 9547          1491529062350 Behavioral
(_unit VHDL (top_level 0 11(behavioral 0 36))
	(_version vd0)
	(_time 1491529062351 2017.04.06 18:37:42)
	(_source (\./../src/top_level.vhd\))
	(_parameters tan)
	(_code b3b1e5e7e6e5e7a6b0e3f0e9e7b4b5b5b6b5e0b4b7)
	(_ent
		(_time 1491443258955)
	)
	(_comp
		(vga_pll_zedboard
			(_object
				(_port (_int CLK100 -1 0 111(_ent (_in))))
				(_port (_int CLK50_camera -1 0 112(_ent (_out))))
				(_port (_int CLK25_vga -1 0 113(_ent (_out))))
			)
		)
		(VGA
			(_object
				(_port (_int CLK25 -1 0 40(_ent (_in))))
				(_port (_int rez_160x120 -1 0 41(_ent (_in))))
				(_port (_int rez_320x240 -1 0 42(_ent (_in))))
				(_port (_int Hsync -1 0 43(_ent (_out))))
				(_port (_int Vsync -1 0 44(_ent (_out))))
				(_port (_int Nblank -1 0 45(_ent (_out))))
				(_port (_int clkout -1 0 46(_ent (_out))))
				(_port (_int activeArea -1 0 47(_ent (_out))))
				(_port (_int Nsync -1 0 48(_ent (_out))))
			)
		)
		(debounce
			(_object
				(_port (_int clk -1 0 67(_ent (_in))))
				(_port (_int i -1 0 68(_ent (_in))))
				(_port (_int o -1 0 69(_ent (_out))))
			)
		)
		(ov7670_controller
			(_object
				(_port (_int clk -1 0 54(_ent (_in))))
				(_port (_int resend -1 0 55(_ent (_in))))
				(_port (_int siod -1 0 56(_ent (_inout))))
				(_port (_int config_finished -1 0 57(_ent (_out))))
				(_port (_int sioc -1 0 58(_ent (_out))))
				(_port (_int reset -1 0 59(_ent (_out))))
				(_port (_int pwdn -1 0 60(_ent (_out))))
				(_port (_int xclk -1 0 61(_ent (_out))))
			)
		)
		(frame_buffer
			(_object
				(_port (_int data 2 0 75(_ent (_in))))
				(_port (_int rdaddress 3 0 76(_ent (_in))))
				(_port (_int rdclock -1 0 77(_ent (_in))))
				(_port (_int wraddress 3 0 78(_ent (_in))))
				(_port (_int wrclock -1 0 79(_ent (_in))))
				(_port (_int wren -1 0 80(_ent (_in))))
				(_port (_int q 2 0 81(_ent (_out))))
			)
		)
		(ov7670_capture
			(_object
				(_port (_int rez_160x120 -1 0 87(_ent (_in))))
				(_port (_int rez_320x240 -1 0 88(_ent (_in))))
				(_port (_int pclk -1 0 89(_ent (_in))))
				(_port (_int vsync -1 0 90(_ent (_in))))
				(_port (_int href -1 0 91(_ent (_in))))
				(_port (_int d 4 0 92(_ent (_in))))
				(_port (_int addr 5 0 93(_ent (_out))))
				(_port (_int dout 6 0 94(_ent (_out))))
				(_port (_int we -1 0 95(_ent (_out))))
			)
		)
		(RGB
			(_object
				(_port (_int Din 7 0 101(_ent (_in))))
				(_port (_int Nblank -1 0 102(_ent (_in))))
				(_port (_int R 8 0 103(_ent (_out))))
				(_port (_int G 8 0 104(_ent (_out))))
				(_port (_int B 8 0 105(_ent (_out))))
			)
		)
		(Address_Generator
			(_object
				(_port (_int CLK25 -1 0 126(_ent (_in))))
				(_port (_int rez_160x120 -1 0 127(_ent (_in))))
				(_port (_int rez_320x240 -1 0 128(_ent (_in))))
				(_port (_int enable -1 0 129(_ent (_in))))
				(_port (_int vsync -1 0 130(_ent (_in))))
				(_port (_int address 9 0 131(_ent (_out))))
			)
		)
	)
	(_inst inst_vga_pll 0 170(_comp vga_pll_zedboard)
		(_port
			((CLK100)(CLK100))
			((CLK50_camera)(CLK_camera))
			((CLK25_vga)(CLK_vga))
		)
		(_use (_ent . vga_pll_zedboard)
		)
	)
	(_inst Inst_VGA 0 178(_comp VGA)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((Hsync)(vga_hsync))
			((Vsync)(vsync))
			((Nblank)(nBlank))
			((clkout)(_open))
			((activeArea)(activeArea))
			((Nsync)(nsync))
		)
		(_use (_ent . VGA)
			(_port
				((CLK25)(CLK25))
				((clkout)(clkout))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((Hsync)(Hsync))
				((Vsync)(Vsync))
				((Nblank)(Nblank))
				((activeArea)(activeArea))
				((Nsync)(Nsync))
			)
		)
	)
	(_inst Inst_debounce 0 190(_comp debounce)
		(_port
			((clk)(clk_vga))
			((i)(btnc))
			((o)(resend))
		)
		(_use (_ent . debounce)
		)
	)
	(_inst Inst_ov7670_controller 0 196(_comp ov7670_controller)
		(_port
			((clk)(clk_camera))
			((resend)(resend))
			((siod)(ov7670_siod))
			((config_finished)(config_finished))
			((sioc)(ov7670_sioc))
			((reset)(ov7670_reset))
			((pwdn)(ov7670_pwdn))
			((xclk)(ov7670_xclk))
		)
		(_use (_ent . ov7670_controller)
			(_port
				((clk)(clk))
				((resend)(resend))
				((config_finished)(config_finished))
				((sioc)(sioc))
				((siod)(siod))
				((reset)(reset))
				((pwdn)(pwdn))
				((xclk)(xclk))
			)
		)
	)
	(_inst Inst_frame_buffer 0 207(_comp frame_buffer)
		(_port
			((data)(wrdata))
			((rdaddress)(rdaddress))
			((rdclock)(clk_vga))
			((wraddress)(wraddress(d_18_0)))
			((wrclock)(ov7670_pclk))
			((wren)(wren))
			((q)(rddata))
		)
		(_use (_ent . frame_buffer)
		)
	)
	(_inst Inst_ov7670_capture 0 218(_comp ov7670_capture)
		(_port
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((pclk)(ov7670_pclk))
			((vsync)(ov7670_vsync))
			((href)(ov7670_href))
			((d)(ov7670_data))
			((addr)(wraddress))
			((dout)(wrdata))
			((we)(wren))
		)
		(_use (_ent . ov7670_capture)
			(_port
				((pclk)(pclk))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((href)(href))
				((d)(d))
				((addr)(addr))
				((dout)(dout))
				((we)(we))
			)
		)
	)
	(_inst Inst_RGB 0 230(_comp RGB)
		(_port
			((Din)(rddata))
			((Nblank)(activeArea))
			((R)(red))
			((G)(green))
			((B)(blue))
		)
		(_use (_ent . RGB)
		)
	)
	(_inst Inst_Address_Generator 0 238(_comp Address_Generator)
		(_port
			((CLK25)(clk_vga))
			((rez_160x120)(rez_160x120))
			((rez_320x240)(rez_320x240))
			((enable)(activeArea))
			((vsync)(vsync))
			((address)(rdaddress))
		)
		(_use (_ent . Address_Generator)
			(_port
				((CLK25)(CLK25))
				((enable)(enable))
				((rez_160x120)(rez_160x120))
				((rez_320x240)(rez_320x240))
				((vsync)(vsync))
				((address)(address))
			)
		)
	)
	(_object
		(_port (_int clk100 -1 0 12(_ent(_in))))
		(_port (_int btnl -1 0 13(_ent(_in))))
		(_port (_int btnc -1 0 14(_ent(_in))))
		(_port (_int btnr -1 0 15(_ent(_in))))
		(_port (_int config_finished -1 0 16(_ent(_out))))
		(_port (_int vga_hsync -1 0 18(_ent(_out))))
		(_port (_int vga_vsync -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 20(_array -1 ((_dto i 3 i 0)))))
		(_port (_int vga_r 0 0 20(_ent(_out))))
		(_port (_int vga_g 0 0 21(_ent(_out))))
		(_port (_int vga_b 0 0 22(_ent(_out))))
		(_port (_int ov7670_pclk -1 0 24(_ent(_in))))
		(_port (_int ov7670_xclk -1 0 25(_ent(_out))))
		(_port (_int ov7670_vsync -1 0 26(_ent(_in))))
		(_port (_int ov7670_href -1 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ov7670_data 1 0 28(_ent(_in))))
		(_port (_int ov7670_sioc -1 0 29(_ent(_out))))
		(_port (_int ov7670_siod -1 0 30(_ent(_inout))))
		(_port (_int ov7670_pwdn -1 0 31(_ent(_out))))
		(_port (_int ov7670_reset -1 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 75(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~13 0 76(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~132 0 93(_array -1 ((_dto i 18 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~134 0 94(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 101(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 103(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1310 0 131(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int clk_camera -1 0 137(_arch(_uni))))
		(_sig (_int clk_vga -1 0 138(_arch(_uni))))
		(_sig (_int wren -1 0 139(_arch(_uni))))
		(_sig (_int resend -1 0 140(_arch(_uni))))
		(_sig (_int nBlank -1 0 141(_arch(_uni))))
		(_sig (_int vSync -1 0 142(_arch(_uni))))
		(_sig (_int nSync -1 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{18~downto~0}~1312 0 145(_array -1 ((_dto i 18 i 0)))))
		(_sig (_int wraddress 10 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~1314 0 146(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int wrdata 11 0 146(_arch(_uni))))
		(_sig (_int rdaddress 10 0 148(_arch(_uni))))
		(_sig (_int rddata 11 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 150(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int red 12 0 150(_arch(_uni))))
		(_sig (_int green 12 0 150(_arch(_uni))))
		(_sig (_int blue 12 0 150(_arch(_uni))))
		(_sig (_int activeArea -1 0 151(_arch(_uni))))
		(_sig (_int rez_160x120 -1 0 153(_arch(_uni))))
		(_sig (_int rez_320x240 -1 0 154(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment (_alias((vga_r)(red(d_7_4))))(_trgt(7))(_sens(30(d_7_4))))))
			(line__157(_arch 1 0 157(_assignment (_alias((vga_g)(green(d_7_4))))(_trgt(8))(_sens(31(d_7_4))))))
			(line__158(_arch 2 0 158(_assignment (_alias((vga_b)(blue(d_7_4))))(_trgt(9))(_sens(32(d_7_4))))))
			(line__160(_arch 3 0 160(_assignment (_alias((rez_160x120)(btnl)))(_simpleassign BUF)(_trgt(34))(_sens(1)))))
			(line__161(_arch 4 0 161(_assignment (_alias((rez_320x240)(btnr)))(_simpleassign BUF)(_trgt(35))(_sens(3)))))
			(line__176(_arch 5 0 176(_assignment (_alias((vga_vsync)(vsync)))(_simpleassign BUF)(_trgt(6))(_sens(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
