	component NIOS2 is
		port (
			clk_clk                        : in    std_logic                     := 'X';             -- clk
			lcd1602_conduit_end_0_e        : out   std_logic;                                        -- e
			lcd1602_conduit_end_0_rw       : out   std_logic;                                        -- rw
			lcd1602_conduit_end_0_rs       : out   std_logic;                                        -- rs
			lcd1602_conduit_end_0_data_io  : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- data_io
			sw_external_connection_export  : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			key_conduit_end_0_export       : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			ram_wr_conduit_end_0_DATA_OUT  : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DATA_OUT
			ram_wr_conduit_end_0_ADDR      : out   std_logic_vector(15 downto 0);                    -- ADDR
			ram_wr_conduit_end_0_WRITE_EN  : out   std_logic;                                        -- WRITE_EN
			dds_conduit_end_0_coe_DDS_CLK  : in    std_logic                     := 'X';             -- coe_DDS_CLK
			dds_conduit_end_0_ROMADDR      : out   std_logic_vector(11 downto 0);                    -- ROMADDR
			sdram_wire_addr                : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                  : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n               : out   std_logic;                                        -- cas_n
			sdram_wire_cke                 : out   std_logic;                                        -- cke
			sdram_wire_cs_n                : out   std_logic;                                        -- cs_n
			sdram_wire_dq                  : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                 : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n               : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                : out   std_logic;                                        -- we_n
			reset_reset_n                  : in    std_logic                     := 'X';             -- reset_n
			sw2_external_connection_export : in    std_logic                     := 'X'              -- export
		);
	end component NIOS2;

