
InjecaoEletronica_Projeto_GB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006118  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000214  080062a8  080062a8  000162a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064bc  080064bc  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080064bc  080064bc  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080064bc  080064bc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064bc  080064bc  000164bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080064c0  080064c0  000164c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080064c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001554  20000074  08006538  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200015c8  08006538  000215c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014f45  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a31  00000000  00000000  00034fe9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d70  00000000  00000000  00037a20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c58  00000000  00000000  00038790  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001e09a  00000000  00000000  000393e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bec0  00000000  00000000  00057482  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a5ff6  00000000  00000000  00063342  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00109338  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003990  00000000  00000000  001093b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006290 	.word	0x08006290

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08006290 	.word	0x08006290

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000284:	4b08      	ldr	r3, [pc, #32]	; (80002a8 <HAL_Init+0x28>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4a07      	ldr	r2, [pc, #28]	; (80002a8 <HAL_Init+0x28>)
 800028a:	f043 0310 	orr.w	r3, r3, #16
 800028e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000290:	2003      	movs	r0, #3
 8000292:	f000 f92f 	bl	80004f4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000296:	200f      	movs	r0, #15
 8000298:	f000 f808 	bl	80002ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800029c:	f005 fa48 	bl	8005730 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80002a0:	2300      	movs	r3, #0
}
 80002a2:	4618      	mov	r0, r3
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	40022000 	.word	0x40022000

080002ac <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b082      	sub	sp, #8
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80002b4:	4b12      	ldr	r3, [pc, #72]	; (8000300 <HAL_InitTick+0x54>)
 80002b6:	681a      	ldr	r2, [r3, #0]
 80002b8:	4b12      	ldr	r3, [pc, #72]	; (8000304 <HAL_InitTick+0x58>)
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	4619      	mov	r1, r3
 80002be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80002c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 f939 	bl	8000542 <HAL_SYSTICK_Config>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80002d6:	2301      	movs	r3, #1
 80002d8:	e00e      	b.n	80002f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	2b0f      	cmp	r3, #15
 80002de:	d80a      	bhi.n	80002f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80002e0:	2200      	movs	r2, #0
 80002e2:	6879      	ldr	r1, [r7, #4]
 80002e4:	f04f 30ff 	mov.w	r0, #4294967295
 80002e8:	f000 f90f 	bl	800050a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80002ec:	4a06      	ldr	r2, [pc, #24]	; (8000308 <HAL_InitTick+0x5c>)
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80002f2:	2300      	movs	r3, #0
 80002f4:	e000      	b.n	80002f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80002f6:	2301      	movs	r3, #1
}
 80002f8:	4618      	mov	r0, r3
 80002fa:	3708      	adds	r7, #8
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}
 8000300:	2000000c 	.word	0x2000000c
 8000304:	20000004 	.word	0x20000004
 8000308:	20000000 	.word	0x20000000

0800030c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000310:	4b06      	ldr	r3, [pc, #24]	; (800032c <HAL_IncTick+0x20>)
 8000312:	781b      	ldrb	r3, [r3, #0]
 8000314:	461a      	mov	r2, r3
 8000316:	4b06      	ldr	r3, [pc, #24]	; (8000330 <HAL_IncTick+0x24>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	4413      	add	r3, r2
 800031c:	4a04      	ldr	r2, [pc, #16]	; (8000330 <HAL_IncTick+0x24>)
 800031e:	6013      	str	r3, [r2, #0]
}
 8000320:	bf00      	nop
 8000322:	46bd      	mov	sp, r7
 8000324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000328:	4770      	bx	lr
 800032a:	bf00      	nop
 800032c:	20000004 	.word	0x20000004
 8000330:	200014b0 	.word	0x200014b0

08000334 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
  return uwTick;  
 8000338:	4b03      	ldr	r3, [pc, #12]	; (8000348 <HAL_GetTick+0x14>)
 800033a:	681b      	ldr	r3, [r3, #0]
}
 800033c:	4618      	mov	r0, r3
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	200014b0 	.word	0x200014b0

0800034c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b084      	sub	sp, #16
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000354:	f7ff ffee 	bl	8000334 <HAL_GetTick>
 8000358:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800035e:	68fb      	ldr	r3, [r7, #12]
 8000360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000364:	d005      	beq.n	8000372 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000366:	4b09      	ldr	r3, [pc, #36]	; (800038c <HAL_Delay+0x40>)
 8000368:	781b      	ldrb	r3, [r3, #0]
 800036a:	461a      	mov	r2, r3
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	4413      	add	r3, r2
 8000370:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000372:	bf00      	nop
 8000374:	f7ff ffde 	bl	8000334 <HAL_GetTick>
 8000378:	4602      	mov	r2, r0
 800037a:	68bb      	ldr	r3, [r7, #8]
 800037c:	1ad3      	subs	r3, r2, r3
 800037e:	68fa      	ldr	r2, [r7, #12]
 8000380:	429a      	cmp	r2, r3
 8000382:	d8f7      	bhi.n	8000374 <HAL_Delay+0x28>
  {
  }
}
 8000384:	bf00      	nop
 8000386:	3710      	adds	r7, #16
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	20000004 	.word	0x20000004

08000390 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000390:	b480      	push	{r7}
 8000392:	b085      	sub	sp, #20
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	f003 0307 	and.w	r3, r3, #7
 800039e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80003a0:	4b0c      	ldr	r3, [pc, #48]	; (80003d4 <NVIC_SetPriorityGrouping+0x44>)
 80003a2:	68db      	ldr	r3, [r3, #12]
 80003a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80003a6:	68ba      	ldr	r2, [r7, #8]
 80003a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80003ac:	4013      	ands	r3, r2
 80003ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80003b0:	68fb      	ldr	r3, [r7, #12]
 80003b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80003b4:	68bb      	ldr	r3, [r7, #8]
 80003b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80003b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80003bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80003c2:	4a04      	ldr	r2, [pc, #16]	; (80003d4 <NVIC_SetPriorityGrouping+0x44>)
 80003c4:	68bb      	ldr	r3, [r7, #8]
 80003c6:	60d3      	str	r3, [r2, #12]
}
 80003c8:	bf00      	nop
 80003ca:	3714      	adds	r7, #20
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00

080003d8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003dc:	4b04      	ldr	r3, [pc, #16]	; (80003f0 <NVIC_GetPriorityGrouping+0x18>)
 80003de:	68db      	ldr	r3, [r3, #12]
 80003e0:	0a1b      	lsrs	r3, r3, #8
 80003e2:	f003 0307 	and.w	r3, r3, #7
}
 80003e6:	4618      	mov	r0, r3
 80003e8:	46bd      	mov	sp, r7
 80003ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ee:	4770      	bx	lr
 80003f0:	e000ed00 	.word	0xe000ed00

080003f4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b083      	sub	sp, #12
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	4603      	mov	r3, r0
 80003fc:	6039      	str	r1, [r7, #0]
 80003fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000404:	2b00      	cmp	r3, #0
 8000406:	da0b      	bge.n	8000420 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000408:	683b      	ldr	r3, [r7, #0]
 800040a:	b2da      	uxtb	r2, r3
 800040c:	490c      	ldr	r1, [pc, #48]	; (8000440 <NVIC_SetPriority+0x4c>)
 800040e:	79fb      	ldrb	r3, [r7, #7]
 8000410:	f003 030f 	and.w	r3, r3, #15
 8000414:	3b04      	subs	r3, #4
 8000416:	0112      	lsls	r2, r2, #4
 8000418:	b2d2      	uxtb	r2, r2
 800041a:	440b      	add	r3, r1
 800041c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800041e:	e009      	b.n	8000434 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000420:	683b      	ldr	r3, [r7, #0]
 8000422:	b2da      	uxtb	r2, r3
 8000424:	4907      	ldr	r1, [pc, #28]	; (8000444 <NVIC_SetPriority+0x50>)
 8000426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800042a:	0112      	lsls	r2, r2, #4
 800042c:	b2d2      	uxtb	r2, r2
 800042e:	440b      	add	r3, r1
 8000430:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000434:	bf00      	nop
 8000436:	370c      	adds	r7, #12
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr
 8000440:	e000ed00 	.word	0xe000ed00
 8000444:	e000e100 	.word	0xe000e100

08000448 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000448:	b480      	push	{r7}
 800044a:	b089      	sub	sp, #36	; 0x24
 800044c:	af00      	add	r7, sp, #0
 800044e:	60f8      	str	r0, [r7, #12]
 8000450:	60b9      	str	r1, [r7, #8]
 8000452:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000454:	68fb      	ldr	r3, [r7, #12]
 8000456:	f003 0307 	and.w	r3, r3, #7
 800045a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800045c:	69fb      	ldr	r3, [r7, #28]
 800045e:	f1c3 0307 	rsb	r3, r3, #7
 8000462:	2b04      	cmp	r3, #4
 8000464:	bf28      	it	cs
 8000466:	2304      	movcs	r3, #4
 8000468:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800046a:	69fb      	ldr	r3, [r7, #28]
 800046c:	3304      	adds	r3, #4
 800046e:	2b06      	cmp	r3, #6
 8000470:	d902      	bls.n	8000478 <NVIC_EncodePriority+0x30>
 8000472:	69fb      	ldr	r3, [r7, #28]
 8000474:	3b03      	subs	r3, #3
 8000476:	e000      	b.n	800047a <NVIC_EncodePriority+0x32>
 8000478:	2300      	movs	r3, #0
 800047a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800047c:	f04f 32ff 	mov.w	r2, #4294967295
 8000480:	69bb      	ldr	r3, [r7, #24]
 8000482:	fa02 f303 	lsl.w	r3, r2, r3
 8000486:	43da      	mvns	r2, r3
 8000488:	68bb      	ldr	r3, [r7, #8]
 800048a:	401a      	ands	r2, r3
 800048c:	697b      	ldr	r3, [r7, #20]
 800048e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000490:	f04f 31ff 	mov.w	r1, #4294967295
 8000494:	697b      	ldr	r3, [r7, #20]
 8000496:	fa01 f303 	lsl.w	r3, r1, r3
 800049a:	43d9      	mvns	r1, r3
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004a0:	4313      	orrs	r3, r2
         );
}
 80004a2:	4618      	mov	r0, r3
 80004a4:	3724      	adds	r7, #36	; 0x24
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
	...

080004b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	3b01      	subs	r3, #1
 80004bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80004c0:	d301      	bcc.n	80004c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80004c2:	2301      	movs	r3, #1
 80004c4:	e00f      	b.n	80004e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004c6:	4a0a      	ldr	r2, [pc, #40]	; (80004f0 <SysTick_Config+0x40>)
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	3b01      	subs	r3, #1
 80004cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80004ce:	210f      	movs	r1, #15
 80004d0:	f04f 30ff 	mov.w	r0, #4294967295
 80004d4:	f7ff ff8e 	bl	80003f4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004d8:	4b05      	ldr	r3, [pc, #20]	; (80004f0 <SysTick_Config+0x40>)
 80004da:	2200      	movs	r2, #0
 80004dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004de:	4b04      	ldr	r3, [pc, #16]	; (80004f0 <SysTick_Config+0x40>)
 80004e0:	2207      	movs	r2, #7
 80004e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80004e4:	2300      	movs	r3, #0
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	3708      	adds	r7, #8
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	e000e010 	.word	0xe000e010

080004f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80004fc:	6878      	ldr	r0, [r7, #4]
 80004fe:	f7ff ff47 	bl	8000390 <NVIC_SetPriorityGrouping>
}
 8000502:	bf00      	nop
 8000504:	3708      	adds	r7, #8
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}

0800050a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800050a:	b580      	push	{r7, lr}
 800050c:	b086      	sub	sp, #24
 800050e:	af00      	add	r7, sp, #0
 8000510:	4603      	mov	r3, r0
 8000512:	60b9      	str	r1, [r7, #8]
 8000514:	607a      	str	r2, [r7, #4]
 8000516:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000518:	2300      	movs	r3, #0
 800051a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800051c:	f7ff ff5c 	bl	80003d8 <NVIC_GetPriorityGrouping>
 8000520:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000522:	687a      	ldr	r2, [r7, #4]
 8000524:	68b9      	ldr	r1, [r7, #8]
 8000526:	6978      	ldr	r0, [r7, #20]
 8000528:	f7ff ff8e 	bl	8000448 <NVIC_EncodePriority>
 800052c:	4602      	mov	r2, r0
 800052e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000532:	4611      	mov	r1, r2
 8000534:	4618      	mov	r0, r3
 8000536:	f7ff ff5d 	bl	80003f4 <NVIC_SetPriority>
}
 800053a:	bf00      	nop
 800053c:	3718      	adds	r7, #24
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}

08000542 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000542:	b580      	push	{r7, lr}
 8000544:	b082      	sub	sp, #8
 8000546:	af00      	add	r7, sp, #0
 8000548:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800054a:	6878      	ldr	r0, [r7, #4]
 800054c:	f7ff ffb0 	bl	80004b0 <SysTick_Config>
 8000550:	4603      	mov	r3, r0
}
 8000552:	4618      	mov	r0, r3
 8000554:	3708      	adds	r7, #8
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
	...

0800055c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800055c:	b480      	push	{r7}
 800055e:	b087      	sub	sp, #28
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000566:	2300      	movs	r3, #0
 8000568:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800056a:	2300      	movs	r3, #0
 800056c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800056e:	2300      	movs	r3, #0
 8000570:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000572:	e14e      	b.n	8000812 <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	2101      	movs	r1, #1
 800057a:	697b      	ldr	r3, [r7, #20]
 800057c:	fa01 f303 	lsl.w	r3, r1, r3
 8000580:	4013      	ands	r3, r2
 8000582:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	2b00      	cmp	r3, #0
 8000588:	f000 8140 	beq.w	800080c <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	685b      	ldr	r3, [r3, #4]
 8000590:	2b02      	cmp	r3, #2
 8000592:	d003      	beq.n	800059c <HAL_GPIO_Init+0x40>
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	2b12      	cmp	r3, #18
 800059a:	d123      	bne.n	80005e4 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	08da      	lsrs	r2, r3, #3
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	3208      	adds	r2, #8
 80005a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80005a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	f003 0307 	and.w	r3, r3, #7
 80005b0:	009b      	lsls	r3, r3, #2
 80005b2:	220f      	movs	r2, #15
 80005b4:	fa02 f303 	lsl.w	r3, r2, r3
 80005b8:	43db      	mvns	r3, r3
 80005ba:	693a      	ldr	r2, [r7, #16]
 80005bc:	4013      	ands	r3, r2
 80005be:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	691a      	ldr	r2, [r3, #16]
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	f003 0307 	and.w	r3, r3, #7
 80005ca:	009b      	lsls	r3, r3, #2
 80005cc:	fa02 f303 	lsl.w	r3, r2, r3
 80005d0:	693a      	ldr	r2, [r7, #16]
 80005d2:	4313      	orrs	r3, r2
 80005d4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	08da      	lsrs	r2, r3, #3
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	3208      	adds	r2, #8
 80005de:	6939      	ldr	r1, [r7, #16]
 80005e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80005ea:	697b      	ldr	r3, [r7, #20]
 80005ec:	005b      	lsls	r3, r3, #1
 80005ee:	2203      	movs	r2, #3
 80005f0:	fa02 f303 	lsl.w	r3, r2, r3
 80005f4:	43db      	mvns	r3, r3
 80005f6:	693a      	ldr	r2, [r7, #16]
 80005f8:	4013      	ands	r3, r2
 80005fa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80005fc:	683b      	ldr	r3, [r7, #0]
 80005fe:	685b      	ldr	r3, [r3, #4]
 8000600:	f003 0203 	and.w	r2, r3, #3
 8000604:	697b      	ldr	r3, [r7, #20]
 8000606:	005b      	lsls	r3, r3, #1
 8000608:	fa02 f303 	lsl.w	r3, r2, r3
 800060c:	693a      	ldr	r2, [r7, #16]
 800060e:	4313      	orrs	r3, r2
 8000610:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	693a      	ldr	r2, [r7, #16]
 8000616:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	685b      	ldr	r3, [r3, #4]
 800061c:	2b01      	cmp	r3, #1
 800061e:	d00b      	beq.n	8000638 <HAL_GPIO_Init+0xdc>
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	685b      	ldr	r3, [r3, #4]
 8000624:	2b02      	cmp	r3, #2
 8000626:	d007      	beq.n	8000638 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800062c:	2b11      	cmp	r3, #17
 800062e:	d003      	beq.n	8000638 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	685b      	ldr	r3, [r3, #4]
 8000634:	2b12      	cmp	r3, #18
 8000636:	d130      	bne.n	800069a <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	689b      	ldr	r3, [r3, #8]
 800063c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	005b      	lsls	r3, r3, #1
 8000642:	2203      	movs	r2, #3
 8000644:	fa02 f303 	lsl.w	r3, r2, r3
 8000648:	43db      	mvns	r3, r3
 800064a:	693a      	ldr	r2, [r7, #16]
 800064c:	4013      	ands	r3, r2
 800064e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	68da      	ldr	r2, [r3, #12]
 8000654:	697b      	ldr	r3, [r7, #20]
 8000656:	005b      	lsls	r3, r3, #1
 8000658:	fa02 f303 	lsl.w	r3, r2, r3
 800065c:	693a      	ldr	r2, [r7, #16]
 800065e:	4313      	orrs	r3, r2
 8000660:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	693a      	ldr	r2, [r7, #16]
 8000666:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	685b      	ldr	r3, [r3, #4]
 800066c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800066e:	2201      	movs	r2, #1
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	fa02 f303 	lsl.w	r3, r2, r3
 8000676:	43db      	mvns	r3, r3
 8000678:	693a      	ldr	r2, [r7, #16]
 800067a:	4013      	ands	r3, r2
 800067c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	685b      	ldr	r3, [r3, #4]
 8000682:	091b      	lsrs	r3, r3, #4
 8000684:	f003 0201 	and.w	r2, r3, #1
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	fa02 f303 	lsl.w	r3, r2, r3
 800068e:	693a      	ldr	r2, [r7, #16]
 8000690:	4313      	orrs	r3, r2
 8000692:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	68db      	ldr	r3, [r3, #12]
 800069e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	005b      	lsls	r3, r3, #1
 80006a4:	2203      	movs	r2, #3
 80006a6:	fa02 f303 	lsl.w	r3, r2, r3
 80006aa:	43db      	mvns	r3, r3
 80006ac:	693a      	ldr	r2, [r7, #16]
 80006ae:	4013      	ands	r3, r2
 80006b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	689a      	ldr	r2, [r3, #8]
 80006b6:	697b      	ldr	r3, [r7, #20]
 80006b8:	005b      	lsls	r3, r3, #1
 80006ba:	fa02 f303 	lsl.w	r3, r2, r3
 80006be:	693a      	ldr	r2, [r7, #16]
 80006c0:	4313      	orrs	r3, r2
 80006c2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	693a      	ldr	r2, [r7, #16]
 80006c8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80006ca:	683b      	ldr	r3, [r7, #0]
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	f000 809a 	beq.w	800080c <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006d8:	4b55      	ldr	r3, [pc, #340]	; (8000830 <HAL_GPIO_Init+0x2d4>)
 80006da:	699b      	ldr	r3, [r3, #24]
 80006dc:	4a54      	ldr	r2, [pc, #336]	; (8000830 <HAL_GPIO_Init+0x2d4>)
 80006de:	f043 0301 	orr.w	r3, r3, #1
 80006e2:	6193      	str	r3, [r2, #24]
 80006e4:	4b52      	ldr	r3, [pc, #328]	; (8000830 <HAL_GPIO_Init+0x2d4>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	f003 0301 	and.w	r3, r3, #1
 80006ec:	60bb      	str	r3, [r7, #8]
 80006ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80006f0:	4a50      	ldr	r2, [pc, #320]	; (8000834 <HAL_GPIO_Init+0x2d8>)
 80006f2:	697b      	ldr	r3, [r7, #20]
 80006f4:	089b      	lsrs	r3, r3, #2
 80006f6:	3302      	adds	r3, #2
 80006f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006fc:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80006fe:	697b      	ldr	r3, [r7, #20]
 8000700:	f003 0303 	and.w	r3, r3, #3
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	220f      	movs	r2, #15
 8000708:	fa02 f303 	lsl.w	r3, r2, r3
 800070c:	43db      	mvns	r3, r3
 800070e:	693a      	ldr	r2, [r7, #16]
 8000710:	4013      	ands	r3, r2
 8000712:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800071a:	d013      	beq.n	8000744 <HAL_GPIO_Init+0x1e8>
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	4a46      	ldr	r2, [pc, #280]	; (8000838 <HAL_GPIO_Init+0x2dc>)
 8000720:	4293      	cmp	r3, r2
 8000722:	d00d      	beq.n	8000740 <HAL_GPIO_Init+0x1e4>
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	4a45      	ldr	r2, [pc, #276]	; (800083c <HAL_GPIO_Init+0x2e0>)
 8000728:	4293      	cmp	r3, r2
 800072a:	d007      	beq.n	800073c <HAL_GPIO_Init+0x1e0>
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	4a44      	ldr	r2, [pc, #272]	; (8000840 <HAL_GPIO_Init+0x2e4>)
 8000730:	4293      	cmp	r3, r2
 8000732:	d101      	bne.n	8000738 <HAL_GPIO_Init+0x1dc>
 8000734:	2303      	movs	r3, #3
 8000736:	e006      	b.n	8000746 <HAL_GPIO_Init+0x1ea>
 8000738:	2305      	movs	r3, #5
 800073a:	e004      	b.n	8000746 <HAL_GPIO_Init+0x1ea>
 800073c:	2302      	movs	r3, #2
 800073e:	e002      	b.n	8000746 <HAL_GPIO_Init+0x1ea>
 8000740:	2301      	movs	r3, #1
 8000742:	e000      	b.n	8000746 <HAL_GPIO_Init+0x1ea>
 8000744:	2300      	movs	r3, #0
 8000746:	697a      	ldr	r2, [r7, #20]
 8000748:	f002 0203 	and.w	r2, r2, #3
 800074c:	0092      	lsls	r2, r2, #2
 800074e:	4093      	lsls	r3, r2
 8000750:	693a      	ldr	r2, [r7, #16]
 8000752:	4313      	orrs	r3, r2
 8000754:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000756:	4937      	ldr	r1, [pc, #220]	; (8000834 <HAL_GPIO_Init+0x2d8>)
 8000758:	697b      	ldr	r3, [r7, #20]
 800075a:	089b      	lsrs	r3, r3, #2
 800075c:	3302      	adds	r3, #2
 800075e:	693a      	ldr	r2, [r7, #16]
 8000760:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000764:	4b37      	ldr	r3, [pc, #220]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	43db      	mvns	r3, r3
 800076e:	693a      	ldr	r2, [r7, #16]
 8000770:	4013      	ands	r3, r2
 8000772:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800077c:	2b00      	cmp	r3, #0
 800077e:	d003      	beq.n	8000788 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 8000780:	693a      	ldr	r2, [r7, #16]
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	4313      	orrs	r3, r2
 8000786:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000788:	4a2e      	ldr	r2, [pc, #184]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 800078a:	693b      	ldr	r3, [r7, #16]
 800078c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800078e:	4b2d      	ldr	r3, [pc, #180]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 8000790:	685b      	ldr	r3, [r3, #4]
 8000792:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	43db      	mvns	r3, r3
 8000798:	693a      	ldr	r2, [r7, #16]
 800079a:	4013      	ands	r3, r2
 800079c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d003      	beq.n	80007b2 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80007aa:	693a      	ldr	r2, [r7, #16]
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	4313      	orrs	r3, r2
 80007b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80007b2:	4a24      	ldr	r2, [pc, #144]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 80007b4:	693b      	ldr	r3, [r7, #16]
 80007b6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80007b8:	4b22      	ldr	r3, [pc, #136]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 80007ba:	689b      	ldr	r3, [r3, #8]
 80007bc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	43db      	mvns	r3, r3
 80007c2:	693a      	ldr	r2, [r7, #16]
 80007c4:	4013      	ands	r3, r2
 80007c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d003      	beq.n	80007dc <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 80007d4:	693a      	ldr	r2, [r7, #16]
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	4313      	orrs	r3, r2
 80007da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80007dc:	4a19      	ldr	r2, [pc, #100]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 80007de:	693b      	ldr	r3, [r7, #16]
 80007e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80007e2:	4b18      	ldr	r3, [pc, #96]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 80007e4:	68db      	ldr	r3, [r3, #12]
 80007e6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	43db      	mvns	r3, r3
 80007ec:	693a      	ldr	r2, [r7, #16]
 80007ee:	4013      	ands	r3, r2
 80007f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	685b      	ldr	r3, [r3, #4]
 80007f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d003      	beq.n	8000806 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 80007fe:	693a      	ldr	r2, [r7, #16]
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4313      	orrs	r3, r2
 8000804:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000806:	4a0f      	ldr	r2, [pc, #60]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 8000808:	693b      	ldr	r3, [r7, #16]
 800080a:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	3301      	adds	r3, #1
 8000810:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	fa22 f303 	lsr.w	r3, r2, r3
 800081c:	2b00      	cmp	r3, #0
 800081e:	f47f aea9 	bne.w	8000574 <HAL_GPIO_Init+0x18>
  }
}
 8000822:	bf00      	nop
 8000824:	371c      	adds	r7, #28
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	40021000 	.word	0x40021000
 8000834:	40010000 	.word	0x40010000
 8000838:	48000400 	.word	0x48000400
 800083c:	48000800 	.word	0x48000800
 8000840:	48000c00 	.word	0x48000c00
 8000844:	40010400 	.word	0x40010400

08000848 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	460b      	mov	r3, r1
 8000852:	807b      	strh	r3, [r7, #2]
 8000854:	4613      	mov	r3, r2
 8000856:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000858:	787b      	ldrb	r3, [r7, #1]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d003      	beq.n	8000866 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800085e:	887a      	ldrh	r2, [r7, #2]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000864:	e002      	b.n	800086c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000866:	887a      	ldrh	r2, [r7, #2]
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800086c:	bf00      	nop
 800086e:	370c      	adds	r7, #12
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr

08000878 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800087e:	af00      	add	r7, sp, #0
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d102      	bne.n	8000892 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800088c:	2301      	movs	r3, #1
 800088e:	f000 beda 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000892:	1d3b      	adds	r3, r7, #4
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	f003 0301 	and.w	r3, r3, #1
 800089c:	2b00      	cmp	r3, #0
 800089e:	f000 816e 	beq.w	8000b7e <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80008a2:	4bb5      	ldr	r3, [pc, #724]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80008a4:	685b      	ldr	r3, [r3, #4]
 80008a6:	f003 030c 	and.w	r3, r3, #12
 80008aa:	2b04      	cmp	r3, #4
 80008ac:	d00c      	beq.n	80008c8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80008ae:	4bb2      	ldr	r3, [pc, #712]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	f003 030c 	and.w	r3, r3, #12
 80008b6:	2b08      	cmp	r3, #8
 80008b8:	d15a      	bne.n	8000970 <HAL_RCC_OscConfig+0xf8>
 80008ba:	4baf      	ldr	r3, [pc, #700]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80008bc:	685b      	ldr	r3, [r3, #4]
 80008be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008c6:	d153      	bne.n	8000970 <HAL_RCC_OscConfig+0xf8>
 80008c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008cc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008d0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80008d4:	fa93 f3a3 	rbit	r3, r3
 80008d8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80008dc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008e0:	fab3 f383 	clz	r3, r3
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	095b      	lsrs	r3, r3, #5
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	f043 0301 	orr.w	r3, r3, #1
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d102      	bne.n	80008fa <HAL_RCC_OscConfig+0x82>
 80008f4:	4ba0      	ldr	r3, [pc, #640]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	e015      	b.n	8000926 <HAL_RCC_OscConfig+0xae>
 80008fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008fe:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000902:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000906:	fa93 f3a3 	rbit	r3, r3
 800090a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800090e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000912:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000916:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800091a:	fa93 f3a3 	rbit	r3, r3
 800091e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000922:	4b95      	ldr	r3, [pc, #596]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000926:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800092a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800092e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000932:	fa92 f2a2 	rbit	r2, r2
 8000936:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 800093a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800093e:	fab2 f282 	clz	r2, r2
 8000942:	b252      	sxtb	r2, r2
 8000944:	f042 0220 	orr.w	r2, r2, #32
 8000948:	b252      	sxtb	r2, r2
 800094a:	b2d2      	uxtb	r2, r2
 800094c:	f002 021f 	and.w	r2, r2, #31
 8000950:	2101      	movs	r1, #1
 8000952:	fa01 f202 	lsl.w	r2, r1, r2
 8000956:	4013      	ands	r3, r2
 8000958:	2b00      	cmp	r3, #0
 800095a:	f000 810f 	beq.w	8000b7c <HAL_RCC_OscConfig+0x304>
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	2b00      	cmp	r3, #0
 8000966:	f040 8109 	bne.w	8000b7c <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 800096a:	2301      	movs	r3, #1
 800096c:	f000 be6b 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000970:	1d3b      	adds	r3, r7, #4
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800097a:	d106      	bne.n	800098a <HAL_RCC_OscConfig+0x112>
 800097c:	4b7e      	ldr	r3, [pc, #504]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a7d      	ldr	r2, [pc, #500]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000982:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000986:	6013      	str	r3, [r2, #0]
 8000988:	e030      	b.n	80009ec <HAL_RCC_OscConfig+0x174>
 800098a:	1d3b      	adds	r3, r7, #4
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d10c      	bne.n	80009ae <HAL_RCC_OscConfig+0x136>
 8000994:	4b78      	ldr	r3, [pc, #480]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a77      	ldr	r2, [pc, #476]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 800099a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800099e:	6013      	str	r3, [r2, #0]
 80009a0:	4b75      	ldr	r3, [pc, #468]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a74      	ldr	r2, [pc, #464]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009aa:	6013      	str	r3, [r2, #0]
 80009ac:	e01e      	b.n	80009ec <HAL_RCC_OscConfig+0x174>
 80009ae:	1d3b      	adds	r3, r7, #4
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	685b      	ldr	r3, [r3, #4]
 80009b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80009b8:	d10c      	bne.n	80009d4 <HAL_RCC_OscConfig+0x15c>
 80009ba:	4b6f      	ldr	r3, [pc, #444]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4a6e      	ldr	r2, [pc, #440]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009c4:	6013      	str	r3, [r2, #0]
 80009c6:	4b6c      	ldr	r3, [pc, #432]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4a6b      	ldr	r2, [pc, #428]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009d0:	6013      	str	r3, [r2, #0]
 80009d2:	e00b      	b.n	80009ec <HAL_RCC_OscConfig+0x174>
 80009d4:	4b68      	ldr	r3, [pc, #416]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a67      	ldr	r2, [pc, #412]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009de:	6013      	str	r3, [r2, #0]
 80009e0:	4b65      	ldr	r3, [pc, #404]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a64      	ldr	r2, [pc, #400]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009ea:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80009ec:	4b62      	ldr	r3, [pc, #392]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009f0:	f023 020f 	bic.w	r2, r3, #15
 80009f4:	1d3b      	adds	r3, r7, #4
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	689b      	ldr	r3, [r3, #8]
 80009fa:	495f      	ldr	r1, [pc, #380]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009fc:	4313      	orrs	r3, r2
 80009fe:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000a00:	1d3b      	adds	r3, r7, #4
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	685b      	ldr	r3, [r3, #4]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d05a      	beq.n	8000ac0 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a0a:	f7ff fc93 	bl	8000334 <HAL_GetTick>
 8000a0e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a12:	e00a      	b.n	8000a2a <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a14:	f7ff fc8e 	bl	8000334 <HAL_GetTick>
 8000a18:	4602      	mov	r2, r0
 8000a1a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000a1e:	1ad3      	subs	r3, r2, r3
 8000a20:	2b64      	cmp	r3, #100	; 0x64
 8000a22:	d902      	bls.n	8000a2a <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 8000a24:	2303      	movs	r3, #3
 8000a26:	f000 be0e 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>
 8000a2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a2e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a32:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000a36:	fa93 f3a3 	rbit	r3, r3
 8000a3a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8000a3e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a42:	fab3 f383 	clz	r3, r3
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	095b      	lsrs	r3, r3, #5
 8000a4a:	b2db      	uxtb	r3, r3
 8000a4c:	f043 0301 	orr.w	r3, r3, #1
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d102      	bne.n	8000a5c <HAL_RCC_OscConfig+0x1e4>
 8000a56:	4b48      	ldr	r3, [pc, #288]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	e015      	b.n	8000a88 <HAL_RCC_OscConfig+0x210>
 8000a5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a60:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a64:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000a68:	fa93 f3a3 	rbit	r3, r3
 8000a6c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000a70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a74:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000a78:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000a7c:	fa93 f3a3 	rbit	r3, r3
 8000a80:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000a84:	4b3c      	ldr	r3, [pc, #240]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a88:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a8c:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000a90:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000a94:	fa92 f2a2 	rbit	r2, r2
 8000a98:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8000a9c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000aa0:	fab2 f282 	clz	r2, r2
 8000aa4:	b252      	sxtb	r2, r2
 8000aa6:	f042 0220 	orr.w	r2, r2, #32
 8000aaa:	b252      	sxtb	r2, r2
 8000aac:	b2d2      	uxtb	r2, r2
 8000aae:	f002 021f 	and.w	r2, r2, #31
 8000ab2:	2101      	movs	r1, #1
 8000ab4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ab8:	4013      	ands	r3, r2
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d0aa      	beq.n	8000a14 <HAL_RCC_OscConfig+0x19c>
 8000abe:	e05e      	b.n	8000b7e <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ac0:	f7ff fc38 	bl	8000334 <HAL_GetTick>
 8000ac4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ac8:	e00a      	b.n	8000ae0 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000aca:	f7ff fc33 	bl	8000334 <HAL_GetTick>
 8000ace:	4602      	mov	r2, r0
 8000ad0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ad4:	1ad3      	subs	r3, r2, r3
 8000ad6:	2b64      	cmp	r3, #100	; 0x64
 8000ad8:	d902      	bls.n	8000ae0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8000ada:	2303      	movs	r3, #3
 8000adc:	f000 bdb3 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>
 8000ae0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ae4:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ae8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000aec:	fa93 f3a3 	rbit	r3, r3
 8000af0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8000af4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000af8:	fab3 f383 	clz	r3, r3
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	095b      	lsrs	r3, r3, #5
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	f043 0301 	orr.w	r3, r3, #1
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	2b01      	cmp	r3, #1
 8000b0a:	d102      	bne.n	8000b12 <HAL_RCC_OscConfig+0x29a>
 8000b0c:	4b1a      	ldr	r3, [pc, #104]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	e015      	b.n	8000b3e <HAL_RCC_OscConfig+0x2c6>
 8000b12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b16:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b1a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000b1e:	fa93 f3a3 	rbit	r3, r3
 8000b22:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000b26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b2a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000b2e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000b32:	fa93 f3a3 	rbit	r3, r3
 8000b36:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000b3a:	4b0f      	ldr	r3, [pc, #60]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b3e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b42:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000b46:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000b4a:	fa92 f2a2 	rbit	r2, r2
 8000b4e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8000b52:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000b56:	fab2 f282 	clz	r2, r2
 8000b5a:	b252      	sxtb	r2, r2
 8000b5c:	f042 0220 	orr.w	r2, r2, #32
 8000b60:	b252      	sxtb	r2, r2
 8000b62:	b2d2      	uxtb	r2, r2
 8000b64:	f002 021f 	and.w	r2, r2, #31
 8000b68:	2101      	movs	r1, #1
 8000b6a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b6e:	4013      	ands	r3, r2
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d1aa      	bne.n	8000aca <HAL_RCC_OscConfig+0x252>
 8000b74:	e003      	b.n	8000b7e <HAL_RCC_OscConfig+0x306>
 8000b76:	bf00      	nop
 8000b78:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f003 0302 	and.w	r3, r3, #2
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	f000 8170 	beq.w	8000e6e <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b8e:	4bd0      	ldr	r3, [pc, #832]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	f003 030c 	and.w	r3, r3, #12
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d00b      	beq.n	8000bb2 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b9a:	4bcd      	ldr	r3, [pc, #820]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	f003 030c 	and.w	r3, r3, #12
 8000ba2:	2b08      	cmp	r3, #8
 8000ba4:	d16d      	bne.n	8000c82 <HAL_RCC_OscConfig+0x40a>
 8000ba6:	4bca      	ldr	r3, [pc, #808]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000ba8:	685b      	ldr	r3, [r3, #4]
 8000baa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d167      	bne.n	8000c82 <HAL_RCC_OscConfig+0x40a>
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bb8:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000bbc:	fa93 f3a3 	rbit	r3, r3
 8000bc0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8000bc4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bc8:	fab3 f383 	clz	r3, r3
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	095b      	lsrs	r3, r3, #5
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	f043 0301 	orr.w	r3, r3, #1
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d102      	bne.n	8000be2 <HAL_RCC_OscConfig+0x36a>
 8000bdc:	4bbc      	ldr	r3, [pc, #752]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	e013      	b.n	8000c0a <HAL_RCC_OscConfig+0x392>
 8000be2:	2302      	movs	r3, #2
 8000be4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000be8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000bec:	fa93 f3a3 	rbit	r3, r3
 8000bf0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000bfa:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000bfe:	fa93 f3a3 	rbit	r3, r3
 8000c02:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000c06:	4bb2      	ldr	r3, [pc, #712]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c0a:	2202      	movs	r2, #2
 8000c0c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000c10:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000c14:	fa92 f2a2 	rbit	r2, r2
 8000c18:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8000c1c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000c20:	fab2 f282 	clz	r2, r2
 8000c24:	b252      	sxtb	r2, r2
 8000c26:	f042 0220 	orr.w	r2, r2, #32
 8000c2a:	b252      	sxtb	r2, r2
 8000c2c:	b2d2      	uxtb	r2, r2
 8000c2e:	f002 021f 	and.w	r2, r2, #31
 8000c32:	2101      	movs	r1, #1
 8000c34:	fa01 f202 	lsl.w	r2, r1, r2
 8000c38:	4013      	ands	r3, r2
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d007      	beq.n	8000c4e <HAL_RCC_OscConfig+0x3d6>
 8000c3e:	1d3b      	adds	r3, r7, #4
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	691b      	ldr	r3, [r3, #16]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d002      	beq.n	8000c4e <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	f000 bcfc 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c4e:	4ba0      	ldr	r3, [pc, #640]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c56:	1d3b      	adds	r3, r7, #4
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	6959      	ldr	r1, [r3, #20]
 8000c5c:	23f8      	movs	r3, #248	; 0xf8
 8000c5e:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c62:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8000c66:	fa93 f3a3 	rbit	r3, r3
 8000c6a:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8000c6e:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000c72:	fab3 f383 	clz	r3, r3
 8000c76:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7a:	4995      	ldr	r1, [pc, #596]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c80:	e0f5      	b.n	8000e6e <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	691b      	ldr	r3, [r3, #16]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	f000 8085 	beq.w	8000d98 <HAL_RCC_OscConfig+0x520>
 8000c8e:	2301      	movs	r3, #1
 8000c90:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c94:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000c98:	fa93 f3a3 	rbit	r3, r3
 8000c9c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8000ca0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ca4:	fab3 f383 	clz	r3, r3
 8000ca8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000cac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb8:	f7ff fb3c 	bl	8000334 <HAL_GetTick>
 8000cbc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cc0:	e00a      	b.n	8000cd8 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cc2:	f7ff fb37 	bl	8000334 <HAL_GetTick>
 8000cc6:	4602      	mov	r2, r0
 8000cc8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	d902      	bls.n	8000cd8 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	f000 bcb7 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>
 8000cd8:	2302      	movs	r3, #2
 8000cda:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cde:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000ce2:	fa93 f3a3 	rbit	r3, r3
 8000ce6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8000cea:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cee:	fab3 f383 	clz	r3, r3
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	095b      	lsrs	r3, r3, #5
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	f043 0301 	orr.w	r3, r3, #1
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d102      	bne.n	8000d08 <HAL_RCC_OscConfig+0x490>
 8000d02:	4b73      	ldr	r3, [pc, #460]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	e013      	b.n	8000d30 <HAL_RCC_OscConfig+0x4b8>
 8000d08:	2302      	movs	r3, #2
 8000d0a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d0e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000d12:	fa93 f3a3 	rbit	r3, r3
 8000d16:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000d20:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000d24:	fa93 f3a3 	rbit	r3, r3
 8000d28:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000d2c:	4b68      	ldr	r3, [pc, #416]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d30:	2202      	movs	r2, #2
 8000d32:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000d36:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000d3a:	fa92 f2a2 	rbit	r2, r2
 8000d3e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8000d42:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	b252      	sxtb	r2, r2
 8000d4c:	f042 0220 	orr.w	r2, r2, #32
 8000d50:	b252      	sxtb	r2, r2
 8000d52:	b2d2      	uxtb	r2, r2
 8000d54:	f002 021f 	and.w	r2, r2, #31
 8000d58:	2101      	movs	r1, #1
 8000d5a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d5e:	4013      	ands	r3, r2
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d0ae      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d64:	4b5a      	ldr	r3, [pc, #360]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d6c:	1d3b      	adds	r3, r7, #4
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	6959      	ldr	r1, [r3, #20]
 8000d72:	23f8      	movs	r3, #248	; 0xf8
 8000d74:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d78:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000d7c:	fa93 f3a3 	rbit	r3, r3
 8000d80:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8000d84:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000d88:	fab3 f383 	clz	r3, r3
 8000d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d90:	494f      	ldr	r1, [pc, #316]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000d92:	4313      	orrs	r3, r2
 8000d94:	600b      	str	r3, [r1, #0]
 8000d96:	e06a      	b.n	8000e6e <HAL_RCC_OscConfig+0x5f6>
 8000d98:	2301      	movs	r3, #1
 8000d9a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d9e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000da2:	fa93 f3a3 	rbit	r3, r3
 8000da6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8000daa:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dae:	fab3 f383 	clz	r3, r3
 8000db2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000db6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dc2:	f7ff fab7 	bl	8000334 <HAL_GetTick>
 8000dc6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dca:	e00a      	b.n	8000de2 <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dcc:	f7ff fab2 	bl	8000334 <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000dd6:	1ad3      	subs	r3, r2, r3
 8000dd8:	2b02      	cmp	r3, #2
 8000dda:	d902      	bls.n	8000de2 <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	f000 bc32 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>
 8000de2:	2302      	movs	r3, #2
 8000de4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000dec:	fa93 f3a3 	rbit	r3, r3
 8000df0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8000df4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000df8:	fab3 f383 	clz	r3, r3
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	095b      	lsrs	r3, r3, #5
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	f043 0301 	orr.w	r3, r3, #1
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d102      	bne.n	8000e12 <HAL_RCC_OscConfig+0x59a>
 8000e0c:	4b30      	ldr	r3, [pc, #192]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	e013      	b.n	8000e3a <HAL_RCC_OscConfig+0x5c2>
 8000e12:	2302      	movs	r3, #2
 8000e14:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000e1c:	fa93 f3a3 	rbit	r3, r3
 8000e20:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000e24:	2302      	movs	r3, #2
 8000e26:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000e2a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000e2e:	fa93 f3a3 	rbit	r3, r3
 8000e32:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000e36:	4b26      	ldr	r3, [pc, #152]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e3a:	2202      	movs	r2, #2
 8000e3c:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000e40:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000e44:	fa92 f2a2 	rbit	r2, r2
 8000e48:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8000e4c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	b252      	sxtb	r2, r2
 8000e56:	f042 0220 	orr.w	r2, r2, #32
 8000e5a:	b252      	sxtb	r2, r2
 8000e5c:	b2d2      	uxtb	r2, r2
 8000e5e:	f002 021f 	and.w	r2, r2, #31
 8000e62:	2101      	movs	r1, #1
 8000e64:	fa01 f202 	lsl.w	r2, r1, r2
 8000e68:	4013      	ands	r3, r2
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d1ae      	bne.n	8000dcc <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f003 0308 	and.w	r3, r3, #8
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	f000 80d8 	beq.w	800102e <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	699b      	ldr	r3, [r3, #24]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d067      	beq.n	8000f58 <HAL_RCC_OscConfig+0x6e0>
 8000e88:	2301      	movs	r3, #1
 8000e8a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000e92:	fa93 f3a3 	rbit	r3, r3
 8000e96:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8000e9a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e9e:	fab3 f383 	clz	r3, r3
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	4b0b      	ldr	r3, [pc, #44]	; (8000ed4 <HAL_RCC_OscConfig+0x65c>)
 8000ea6:	4413      	add	r3, r2
 8000ea8:	009b      	lsls	r3, r3, #2
 8000eaa:	461a      	mov	r2, r3
 8000eac:	2301      	movs	r3, #1
 8000eae:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eb0:	f7ff fa40 	bl	8000334 <HAL_GetTick>
 8000eb4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eb8:	e00e      	b.n	8000ed8 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000eba:	f7ff fa3b 	bl	8000334 <HAL_GetTick>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d906      	bls.n	8000ed8 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	e3bb      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 8000ece:	bf00      	nop
 8000ed0:	40021000 	.word	0x40021000
 8000ed4:	10908120 	.word	0x10908120
 8000ed8:	2302      	movs	r3, #2
 8000eda:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ede:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000ee2:	fa93 f3a3 	rbit	r3, r3
 8000ee6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000eea:	2302      	movs	r3, #2
 8000eec:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000ef4:	fa93 f2a3 	rbit	r2, r3
 8000ef8:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000f02:	2202      	movs	r2, #2
 8000f04:	601a      	str	r2, [r3, #0]
 8000f06:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	fa93 f2a3 	rbit	r2, r3
 8000f10:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000f14:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f16:	4ba5      	ldr	r3, [pc, #660]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8000f18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f1a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000f1e:	2102      	movs	r1, #2
 8000f20:	6019      	str	r1, [r3, #0]
 8000f22:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	fa93 f1a3 	rbit	r1, r3
 8000f2c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000f30:	6019      	str	r1, [r3, #0]
  return(result);
 8000f32:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	fab3 f383 	clz	r3, r3
 8000f3c:	b25b      	sxtb	r3, r3
 8000f3e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000f42:	b25b      	sxtb	r3, r3
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	f003 031f 	and.w	r3, r3, #31
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f50:	4013      	ands	r3, r2
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d0b1      	beq.n	8000eba <HAL_RCC_OscConfig+0x642>
 8000f56:	e06a      	b.n	800102e <HAL_RCC_OscConfig+0x7b6>
 8000f58:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f60:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	fa93 f2a3 	rbit	r2, r3
 8000f6a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f6e:	601a      	str	r2, [r3, #0]
  return(result);
 8000f70:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f74:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f76:	fab3 f383 	clz	r3, r3
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	4b8c      	ldr	r3, [pc, #560]	; (80011b0 <HAL_RCC_OscConfig+0x938>)
 8000f7e:	4413      	add	r3, r2
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	461a      	mov	r2, r3
 8000f84:	2300      	movs	r3, #0
 8000f86:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f88:	f7ff f9d4 	bl	8000334 <HAL_GetTick>
 8000f8c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f90:	e009      	b.n	8000fa6 <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f92:	f7ff f9cf 	bl	8000334 <HAL_GetTick>
 8000f96:	4602      	mov	r2, r0
 8000f98:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d901      	bls.n	8000fa6 <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	e34f      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 8000fa6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000faa:	2202      	movs	r2, #2
 8000fac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fae:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	fa93 f2a3 	rbit	r2, r3
 8000fb8:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000fc2:	2202      	movs	r2, #2
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	fa93 f2a3 	rbit	r2, r3
 8000fd0:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000fda:	2202      	movs	r2, #2
 8000fdc:	601a      	str	r2, [r3, #0]
 8000fde:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	fa93 f2a3 	rbit	r2, r3
 8000fe8:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000fec:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fee:	4b6f      	ldr	r3, [pc, #444]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8000ff0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ff2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ff6:	2102      	movs	r1, #2
 8000ff8:	6019      	str	r1, [r3, #0]
 8000ffa:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	fa93 f1a3 	rbit	r1, r3
 8001004:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001008:	6019      	str	r1, [r3, #0]
  return(result);
 800100a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	fab3 f383 	clz	r3, r3
 8001014:	b25b      	sxtb	r3, r3
 8001016:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800101a:	b25b      	sxtb	r3, r3
 800101c:	b2db      	uxtb	r3, r3
 800101e:	f003 031f 	and.w	r3, r3, #31
 8001022:	2101      	movs	r1, #1
 8001024:	fa01 f303 	lsl.w	r3, r1, r3
 8001028:	4013      	ands	r3, r2
 800102a:	2b00      	cmp	r3, #0
 800102c:	d1b1      	bne.n	8000f92 <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f003 0304 	and.w	r3, r3, #4
 8001038:	2b00      	cmp	r3, #0
 800103a:	f000 8159 	beq.w	80012f0 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 800103e:	2300      	movs	r3, #0
 8001040:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001044:	4b59      	ldr	r3, [pc, #356]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001046:	69db      	ldr	r3, [r3, #28]
 8001048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800104c:	2b00      	cmp	r3, #0
 800104e:	d112      	bne.n	8001076 <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001050:	4b56      	ldr	r3, [pc, #344]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001052:	69db      	ldr	r3, [r3, #28]
 8001054:	4a55      	ldr	r2, [pc, #340]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001056:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800105a:	61d3      	str	r3, [r2, #28]
 800105c:	4b53      	ldr	r3, [pc, #332]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 800105e:	69db      	ldr	r3, [r3, #28]
 8001060:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001064:	f107 030c 	add.w	r3, r7, #12
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001070:	2301      	movs	r3, #1
 8001072:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001076:	4b4f      	ldr	r3, [pc, #316]	; (80011b4 <HAL_RCC_OscConfig+0x93c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800107e:	2b00      	cmp	r3, #0
 8001080:	d11a      	bne.n	80010b8 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001082:	4b4c      	ldr	r3, [pc, #304]	; (80011b4 <HAL_RCC_OscConfig+0x93c>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a4b      	ldr	r2, [pc, #300]	; (80011b4 <HAL_RCC_OscConfig+0x93c>)
 8001088:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800108c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800108e:	f7ff f951 	bl	8000334 <HAL_GetTick>
 8001092:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001096:	e009      	b.n	80010ac <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001098:	f7ff f94c 	bl	8000334 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b64      	cmp	r3, #100	; 0x64
 80010a6:	d901      	bls.n	80010ac <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 80010a8:	2303      	movs	r3, #3
 80010aa:	e2cc      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ac:	4b41      	ldr	r3, [pc, #260]	; (80011b4 <HAL_RCC_OscConfig+0x93c>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d0ef      	beq.n	8001098 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010b8:	1d3b      	adds	r3, r7, #4
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	68db      	ldr	r3, [r3, #12]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d106      	bne.n	80010d0 <HAL_RCC_OscConfig+0x858>
 80010c2:	4b3a      	ldr	r3, [pc, #232]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80010c4:	6a1b      	ldr	r3, [r3, #32]
 80010c6:	4a39      	ldr	r2, [pc, #228]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80010c8:	f043 0301 	orr.w	r3, r3, #1
 80010cc:	6213      	str	r3, [r2, #32]
 80010ce:	e02f      	b.n	8001130 <HAL_RCC_OscConfig+0x8b8>
 80010d0:	1d3b      	adds	r3, r7, #4
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	68db      	ldr	r3, [r3, #12]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d10c      	bne.n	80010f4 <HAL_RCC_OscConfig+0x87c>
 80010da:	4b34      	ldr	r3, [pc, #208]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80010dc:	6a1b      	ldr	r3, [r3, #32]
 80010de:	4a33      	ldr	r2, [pc, #204]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80010e0:	f023 0301 	bic.w	r3, r3, #1
 80010e4:	6213      	str	r3, [r2, #32]
 80010e6:	4b31      	ldr	r3, [pc, #196]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80010e8:	6a1b      	ldr	r3, [r3, #32]
 80010ea:	4a30      	ldr	r2, [pc, #192]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80010ec:	f023 0304 	bic.w	r3, r3, #4
 80010f0:	6213      	str	r3, [r2, #32]
 80010f2:	e01d      	b.n	8001130 <HAL_RCC_OscConfig+0x8b8>
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	68db      	ldr	r3, [r3, #12]
 80010fa:	2b05      	cmp	r3, #5
 80010fc:	d10c      	bne.n	8001118 <HAL_RCC_OscConfig+0x8a0>
 80010fe:	4b2b      	ldr	r3, [pc, #172]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001100:	6a1b      	ldr	r3, [r3, #32]
 8001102:	4a2a      	ldr	r2, [pc, #168]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001104:	f043 0304 	orr.w	r3, r3, #4
 8001108:	6213      	str	r3, [r2, #32]
 800110a:	4b28      	ldr	r3, [pc, #160]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 800110c:	6a1b      	ldr	r3, [r3, #32]
 800110e:	4a27      	ldr	r2, [pc, #156]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001110:	f043 0301 	orr.w	r3, r3, #1
 8001114:	6213      	str	r3, [r2, #32]
 8001116:	e00b      	b.n	8001130 <HAL_RCC_OscConfig+0x8b8>
 8001118:	4b24      	ldr	r3, [pc, #144]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 800111a:	6a1b      	ldr	r3, [r3, #32]
 800111c:	4a23      	ldr	r2, [pc, #140]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 800111e:	f023 0301 	bic.w	r3, r3, #1
 8001122:	6213      	str	r3, [r2, #32]
 8001124:	4b21      	ldr	r3, [pc, #132]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001126:	6a1b      	ldr	r3, [r3, #32]
 8001128:	4a20      	ldr	r2, [pc, #128]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 800112a:	f023 0304 	bic.w	r3, r3, #4
 800112e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001130:	1d3b      	adds	r3, r7, #4
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d06b      	beq.n	8001212 <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800113a:	f7ff f8fb 	bl	8000334 <HAL_GetTick>
 800113e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001142:	e00b      	b.n	800115c <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001144:	f7ff f8f6 	bl	8000334 <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	f241 3288 	movw	r2, #5000	; 0x1388
 8001154:	4293      	cmp	r3, r2
 8001156:	d901      	bls.n	800115c <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 8001158:	2303      	movs	r3, #3
 800115a:	e274      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 800115c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001160:	2202      	movs	r2, #2
 8001162:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001164:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	fa93 f2a3 	rbit	r2, r3
 800116e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001178:	2202      	movs	r2, #2
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	fa93 f2a3 	rbit	r2, r3
 8001186:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800118a:	601a      	str	r2, [r3, #0]
  return(result);
 800118c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001190:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001192:	fab3 f383 	clz	r3, r3
 8001196:	b2db      	uxtb	r3, r3
 8001198:	095b      	lsrs	r3, r3, #5
 800119a:	b2db      	uxtb	r3, r3
 800119c:	f043 0302 	orr.w	r3, r3, #2
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	d108      	bne.n	80011b8 <HAL_RCC_OscConfig+0x940>
 80011a6:	4b01      	ldr	r3, [pc, #4]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80011a8:	6a1b      	ldr	r3, [r3, #32]
 80011aa:	e013      	b.n	80011d4 <HAL_RCC_OscConfig+0x95c>
 80011ac:	40021000 	.word	0x40021000
 80011b0:	10908120 	.word	0x10908120
 80011b4:	40007000 	.word	0x40007000
 80011b8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80011bc:	2202      	movs	r2, #2
 80011be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	fa93 f2a3 	rbit	r2, r3
 80011ca:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	4bbb      	ldr	r3, [pc, #748]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 80011d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80011d8:	2102      	movs	r1, #2
 80011da:	6011      	str	r1, [r2, #0]
 80011dc:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80011e0:	6812      	ldr	r2, [r2, #0]
 80011e2:	fa92 f1a2 	rbit	r1, r2
 80011e6:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80011ea:	6011      	str	r1, [r2, #0]
  return(result);
 80011ec:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80011f0:	6812      	ldr	r2, [r2, #0]
 80011f2:	fab2 f282 	clz	r2, r2
 80011f6:	b252      	sxtb	r2, r2
 80011f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011fc:	b252      	sxtb	r2, r2
 80011fe:	b2d2      	uxtb	r2, r2
 8001200:	f002 021f 	and.w	r2, r2, #31
 8001204:	2101      	movs	r1, #1
 8001206:	fa01 f202 	lsl.w	r2, r1, r2
 800120a:	4013      	ands	r3, r2
 800120c:	2b00      	cmp	r3, #0
 800120e:	d099      	beq.n	8001144 <HAL_RCC_OscConfig+0x8cc>
 8001210:	e064      	b.n	80012dc <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001212:	f7ff f88f 	bl	8000334 <HAL_GetTick>
 8001216:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800121a:	e00b      	b.n	8001234 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800121c:	f7ff f88a 	bl	8000334 <HAL_GetTick>
 8001220:	4602      	mov	r2, r0
 8001222:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	f241 3288 	movw	r2, #5000	; 0x1388
 800122c:	4293      	cmp	r3, r2
 800122e:	d901      	bls.n	8001234 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e208      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 8001234:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001238:	2202      	movs	r2, #2
 800123a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	fa93 f2a3 	rbit	r2, r3
 8001246:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001250:	2202      	movs	r2, #2
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	fa93 f2a3 	rbit	r2, r3
 800125e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001262:	601a      	str	r2, [r3, #0]
  return(result);
 8001264:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001268:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800126a:	fab3 f383 	clz	r3, r3
 800126e:	b2db      	uxtb	r3, r3
 8001270:	095b      	lsrs	r3, r3, #5
 8001272:	b2db      	uxtb	r3, r3
 8001274:	f043 0302 	orr.w	r3, r3, #2
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b02      	cmp	r3, #2
 800127c:	d102      	bne.n	8001284 <HAL_RCC_OscConfig+0xa0c>
 800127e:	4b90      	ldr	r3, [pc, #576]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 8001280:	6a1b      	ldr	r3, [r3, #32]
 8001282:	e00d      	b.n	80012a0 <HAL_RCC_OscConfig+0xa28>
 8001284:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001288:	2202      	movs	r2, #2
 800128a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800128c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	fa93 f2a3 	rbit	r2, r3
 8001296:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	4b88      	ldr	r3, [pc, #544]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 800129e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012a0:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80012a4:	2102      	movs	r1, #2
 80012a6:	6011      	str	r1, [r2, #0]
 80012a8:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80012ac:	6812      	ldr	r2, [r2, #0]
 80012ae:	fa92 f1a2 	rbit	r1, r2
 80012b2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80012b6:	6011      	str	r1, [r2, #0]
  return(result);
 80012b8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80012bc:	6812      	ldr	r2, [r2, #0]
 80012be:	fab2 f282 	clz	r2, r2
 80012c2:	b252      	sxtb	r2, r2
 80012c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80012c8:	b252      	sxtb	r2, r2
 80012ca:	b2d2      	uxtb	r2, r2
 80012cc:	f002 021f 	and.w	r2, r2, #31
 80012d0:	2101      	movs	r1, #1
 80012d2:	fa01 f202 	lsl.w	r2, r1, r2
 80012d6:	4013      	ands	r3, r2
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d19f      	bne.n	800121c <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80012dc:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d105      	bne.n	80012f0 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012e4:	4b76      	ldr	r3, [pc, #472]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 80012e6:	69db      	ldr	r3, [r3, #28]
 80012e8:	4a75      	ldr	r2, [pc, #468]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 80012ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012ee:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	69db      	ldr	r3, [r3, #28]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	f000 81a4 	beq.w	8001644 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012fc:	4b70      	ldr	r3, [pc, #448]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f003 030c 	and.w	r3, r3, #12
 8001304:	2b08      	cmp	r3, #8
 8001306:	f000 819b 	beq.w	8001640 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	69db      	ldr	r3, [r3, #28]
 8001310:	2b02      	cmp	r3, #2
 8001312:	f040 8113 	bne.w	800153c <HAL_RCC_OscConfig+0xcc4>
 8001316:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800131a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800131e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001320:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	fa93 f2a3 	rbit	r2, r3
 800132a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800132e:	601a      	str	r2, [r3, #0]
  return(result);
 8001330:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001334:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001336:	fab3 f383 	clz	r3, r3
 800133a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800133e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	461a      	mov	r2, r3
 8001346:	2300      	movs	r3, #0
 8001348:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800134a:	f7fe fff3 	bl	8000334 <HAL_GetTick>
 800134e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001352:	e009      	b.n	8001368 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001354:	f7fe ffee 	bl	8000334 <HAL_GetTick>
 8001358:	4602      	mov	r2, r0
 800135a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	2b02      	cmp	r3, #2
 8001362:	d901      	bls.n	8001368 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 8001364:	2303      	movs	r3, #3
 8001366:	e16e      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 8001368:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800136c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001370:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001372:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	fa93 f2a3 	rbit	r2, r3
 800137c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001380:	601a      	str	r2, [r3, #0]
  return(result);
 8001382:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001386:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001388:	fab3 f383 	clz	r3, r3
 800138c:	b2db      	uxtb	r3, r3
 800138e:	095b      	lsrs	r3, r3, #5
 8001390:	b2db      	uxtb	r3, r3
 8001392:	f043 0301 	orr.w	r3, r3, #1
 8001396:	b2db      	uxtb	r3, r3
 8001398:	2b01      	cmp	r3, #1
 800139a:	d102      	bne.n	80013a2 <HAL_RCC_OscConfig+0xb2a>
 800139c:	4b48      	ldr	r3, [pc, #288]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	e01b      	b.n	80013da <HAL_RCC_OscConfig+0xb62>
 80013a2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ac:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	fa93 f2a3 	rbit	r2, r3
 80013b6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80013c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	fa93 f2a3 	rbit	r2, r3
 80013d0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	4b3a      	ldr	r3, [pc, #232]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 80013d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013da:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80013de:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80013e2:	6011      	str	r1, [r2, #0]
 80013e4:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80013e8:	6812      	ldr	r2, [r2, #0]
 80013ea:	fa92 f1a2 	rbit	r1, r2
 80013ee:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80013f2:	6011      	str	r1, [r2, #0]
  return(result);
 80013f4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80013f8:	6812      	ldr	r2, [r2, #0]
 80013fa:	fab2 f282 	clz	r2, r2
 80013fe:	b252      	sxtb	r2, r2
 8001400:	f042 0220 	orr.w	r2, r2, #32
 8001404:	b252      	sxtb	r2, r2
 8001406:	b2d2      	uxtb	r2, r2
 8001408:	f002 021f 	and.w	r2, r2, #31
 800140c:	2101      	movs	r1, #1
 800140e:	fa01 f202 	lsl.w	r2, r1, r2
 8001412:	4013      	ands	r3, r2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d19d      	bne.n	8001354 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001418:	4b29      	ldr	r3, [pc, #164]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001420:	1d3b      	adds	r3, r7, #4
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001426:	1d3b      	adds	r3, r7, #4
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	6a1b      	ldr	r3, [r3, #32]
 800142c:	430b      	orrs	r3, r1
 800142e:	4924      	ldr	r1, [pc, #144]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 8001430:	4313      	orrs	r3, r2
 8001432:	604b      	str	r3, [r1, #4]
 8001434:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001438:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800143c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800143e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	fa93 f2a3 	rbit	r2, r3
 8001448:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800144c:	601a      	str	r2, [r3, #0]
  return(result);
 800144e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001452:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001454:	fab3 f383 	clz	r3, r3
 8001458:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800145c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	461a      	mov	r2, r3
 8001464:	2301      	movs	r3, #1
 8001466:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001468:	f7fe ff64 	bl	8000334 <HAL_GetTick>
 800146c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001470:	e009      	b.n	8001486 <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001472:	f7fe ff5f 	bl	8000334 <HAL_GetTick>
 8001476:	4602      	mov	r2, r0
 8001478:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b02      	cmp	r3, #2
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e0df      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 8001486:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800148a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800148e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001490:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	fa93 f2a3 	rbit	r2, r3
 800149a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800149e:	601a      	str	r2, [r3, #0]
  return(result);
 80014a0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80014a4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014a6:	fab3 f383 	clz	r3, r3
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	095b      	lsrs	r3, r3, #5
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d104      	bne.n	80014c4 <HAL_RCC_OscConfig+0xc4c>
 80014ba:	4b01      	ldr	r3, [pc, #4]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	e01d      	b.n	80014fc <HAL_RCC_OscConfig+0xc84>
 80014c0:	40021000 	.word	0x40021000
 80014c4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80014c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ce:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	fa93 f2a3 	rbit	r2, r3
 80014d8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80014e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	fa93 f2a3 	rbit	r2, r3
 80014f2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	4b55      	ldr	r3, [pc, #340]	; (8001650 <HAL_RCC_OscConfig+0xdd8>)
 80014fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fc:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001500:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001504:	6011      	str	r1, [r2, #0]
 8001506:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800150a:	6812      	ldr	r2, [r2, #0]
 800150c:	fa92 f1a2 	rbit	r1, r2
 8001510:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001514:	6011      	str	r1, [r2, #0]
  return(result);
 8001516:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800151a:	6812      	ldr	r2, [r2, #0]
 800151c:	fab2 f282 	clz	r2, r2
 8001520:	b252      	sxtb	r2, r2
 8001522:	f042 0220 	orr.w	r2, r2, #32
 8001526:	b252      	sxtb	r2, r2
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	f002 021f 	and.w	r2, r2, #31
 800152e:	2101      	movs	r1, #1
 8001530:	fa01 f202 	lsl.w	r2, r1, r2
 8001534:	4013      	ands	r3, r2
 8001536:	2b00      	cmp	r3, #0
 8001538:	d09b      	beq.n	8001472 <HAL_RCC_OscConfig+0xbfa>
 800153a:	e083      	b.n	8001644 <HAL_RCC_OscConfig+0xdcc>
 800153c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001540:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001544:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001546:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	fa93 f2a3 	rbit	r2, r3
 8001550:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001554:	601a      	str	r2, [r3, #0]
  return(result);
 8001556:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800155a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800155c:	fab3 f383 	clz	r3, r3
 8001560:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001564:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	461a      	mov	r2, r3
 800156c:	2300      	movs	r3, #0
 800156e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001570:	f7fe fee0 	bl	8000334 <HAL_GetTick>
 8001574:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001578:	e009      	b.n	800158e <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800157a:	f7fe fedb 	bl	8000334 <HAL_GetTick>
 800157e:	4602      	mov	r2, r0
 8001580:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b02      	cmp	r3, #2
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e05b      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 800158e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001592:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001596:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001598:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	fa93 f2a3 	rbit	r2, r3
 80015a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015a6:	601a      	str	r2, [r3, #0]
  return(result);
 80015a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ae:	fab3 f383 	clz	r3, r3
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	095b      	lsrs	r3, r3, #5
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d102      	bne.n	80015c8 <HAL_RCC_OscConfig+0xd50>
 80015c2:	4b23      	ldr	r3, [pc, #140]	; (8001650 <HAL_RCC_OscConfig+0xdd8>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	e01b      	b.n	8001600 <HAL_RCC_OscConfig+0xd88>
 80015c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	fa93 f2a3 	rbit	r2, r3
 80015dc:	f107 0320 	add.w	r3, r7, #32
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	f107 031c 	add.w	r3, r7, #28
 80015e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	f107 031c 	add.w	r3, r7, #28
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	fa93 f2a3 	rbit	r2, r3
 80015f6:	f107 0318 	add.w	r3, r7, #24
 80015fa:	601a      	str	r2, [r3, #0]
 80015fc:	4b14      	ldr	r3, [pc, #80]	; (8001650 <HAL_RCC_OscConfig+0xdd8>)
 80015fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001600:	f107 0214 	add.w	r2, r7, #20
 8001604:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001608:	6011      	str	r1, [r2, #0]
 800160a:	f107 0214 	add.w	r2, r7, #20
 800160e:	6812      	ldr	r2, [r2, #0]
 8001610:	fa92 f1a2 	rbit	r1, r2
 8001614:	f107 0210 	add.w	r2, r7, #16
 8001618:	6011      	str	r1, [r2, #0]
  return(result);
 800161a:	f107 0210 	add.w	r2, r7, #16
 800161e:	6812      	ldr	r2, [r2, #0]
 8001620:	fab2 f282 	clz	r2, r2
 8001624:	b252      	sxtb	r2, r2
 8001626:	f042 0220 	orr.w	r2, r2, #32
 800162a:	b252      	sxtb	r2, r2
 800162c:	b2d2      	uxtb	r2, r2
 800162e:	f002 021f 	and.w	r2, r2, #31
 8001632:	2101      	movs	r1, #1
 8001634:	fa01 f202 	lsl.w	r2, r1, r2
 8001638:	4013      	ands	r3, r2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d19d      	bne.n	800157a <HAL_RCC_OscConfig+0xd02>
 800163e:	e001      	b.n	8001644 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e000      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40021000 	.word	0x40021000

08001654 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b09e      	sub	sp, #120	; 0x78
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800165e:	2300      	movs	r3, #0
 8001660:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d101      	bne.n	800166c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e164      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800166c:	4b92      	ldr	r3, [pc, #584]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0307 	and.w	r3, r3, #7
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	429a      	cmp	r2, r3
 8001678:	d910      	bls.n	800169c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167a:	4b8f      	ldr	r3, [pc, #572]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f023 0207 	bic.w	r2, r3, #7
 8001682:	498d      	ldr	r1, [pc, #564]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	4313      	orrs	r3, r2
 8001688:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800168a:	4b8b      	ldr	r3, [pc, #556]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	683a      	ldr	r2, [r7, #0]
 8001694:	429a      	cmp	r2, r3
 8001696:	d001      	beq.n	800169c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e14c      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0302 	and.w	r3, r3, #2
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d008      	beq.n	80016ba <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016a8:	4b84      	ldr	r3, [pc, #528]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	4981      	ldr	r1, [pc, #516]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 80016b6:	4313      	orrs	r3, r2
 80016b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 80df 	beq.w	8001886 <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d13d      	bne.n	800174c <HAL_RCC_ClockConfig+0xf8>
 80016d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016d4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80016d8:	fa93 f3a3 	rbit	r3, r3
 80016dc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 80016de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e0:	fab3 f383 	clz	r3, r3
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	095b      	lsrs	r3, r3, #5
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	f043 0301 	orr.w	r3, r3, #1
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d102      	bne.n	80016fa <HAL_RCC_ClockConfig+0xa6>
 80016f4:	4b71      	ldr	r3, [pc, #452]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	e00f      	b.n	800171a <HAL_RCC_ClockConfig+0xc6>
 80016fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016fe:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001700:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001702:	fa93 f3a3 	rbit	r3, r3
 8001706:	667b      	str	r3, [r7, #100]	; 0x64
 8001708:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800170c:	663b      	str	r3, [r7, #96]	; 0x60
 800170e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001710:	fa93 f3a3 	rbit	r3, r3
 8001714:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001716:	4b69      	ldr	r3, [pc, #420]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 8001718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800171e:	65ba      	str	r2, [r7, #88]	; 0x58
 8001720:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001722:	fa92 f2a2 	rbit	r2, r2
 8001726:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8001728:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800172a:	fab2 f282 	clz	r2, r2
 800172e:	b252      	sxtb	r2, r2
 8001730:	f042 0220 	orr.w	r2, r2, #32
 8001734:	b252      	sxtb	r2, r2
 8001736:	b2d2      	uxtb	r2, r2
 8001738:	f002 021f 	and.w	r2, r2, #31
 800173c:	2101      	movs	r1, #1
 800173e:	fa01 f202 	lsl.w	r2, r1, r2
 8001742:	4013      	ands	r3, r2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d17d      	bne.n	8001844 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e0f4      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	2b02      	cmp	r3, #2
 8001752:	d13d      	bne.n	80017d0 <HAL_RCC_ClockConfig+0x17c>
 8001754:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001758:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800175a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800175c:	fa93 f3a3 	rbit	r3, r3
 8001760:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8001762:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001764:	fab3 f383 	clz	r3, r3
 8001768:	b2db      	uxtb	r3, r3
 800176a:	095b      	lsrs	r3, r3, #5
 800176c:	b2db      	uxtb	r3, r3
 800176e:	f043 0301 	orr.w	r3, r3, #1
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2b01      	cmp	r3, #1
 8001776:	d102      	bne.n	800177e <HAL_RCC_ClockConfig+0x12a>
 8001778:	4b50      	ldr	r3, [pc, #320]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	e00f      	b.n	800179e <HAL_RCC_ClockConfig+0x14a>
 800177e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001782:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001784:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001786:	fa93 f3a3 	rbit	r3, r3
 800178a:	647b      	str	r3, [r7, #68]	; 0x44
 800178c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001790:	643b      	str	r3, [r7, #64]	; 0x40
 8001792:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001794:	fa93 f3a3 	rbit	r3, r3
 8001798:	63fb      	str	r3, [r7, #60]	; 0x3c
 800179a:	4b48      	ldr	r3, [pc, #288]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 800179c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800179e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017a2:	63ba      	str	r2, [r7, #56]	; 0x38
 80017a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80017a6:	fa92 f2a2 	rbit	r2, r2
 80017aa:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 80017ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80017ae:	fab2 f282 	clz	r2, r2
 80017b2:	b252      	sxtb	r2, r2
 80017b4:	f042 0220 	orr.w	r2, r2, #32
 80017b8:	b252      	sxtb	r2, r2
 80017ba:	b2d2      	uxtb	r2, r2
 80017bc:	f002 021f 	and.w	r2, r2, #31
 80017c0:	2101      	movs	r1, #1
 80017c2:	fa01 f202 	lsl.w	r2, r1, r2
 80017c6:	4013      	ands	r3, r2
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d13b      	bne.n	8001844 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e0b2      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
 80017d0:	2302      	movs	r3, #2
 80017d2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017d6:	fa93 f3a3 	rbit	r3, r3
 80017da:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80017dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017de:	fab3 f383 	clz	r3, r3
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	095b      	lsrs	r3, r3, #5
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d102      	bne.n	80017f8 <HAL_RCC_ClockConfig+0x1a4>
 80017f2:	4b32      	ldr	r3, [pc, #200]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	e00d      	b.n	8001814 <HAL_RCC_ClockConfig+0x1c0>
 80017f8:	2302      	movs	r3, #2
 80017fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017fe:	fa93 f3a3 	rbit	r3, r3
 8001802:	627b      	str	r3, [r7, #36]	; 0x24
 8001804:	2302      	movs	r3, #2
 8001806:	623b      	str	r3, [r7, #32]
 8001808:	6a3b      	ldr	r3, [r7, #32]
 800180a:	fa93 f3a3 	rbit	r3, r3
 800180e:	61fb      	str	r3, [r7, #28]
 8001810:	4b2a      	ldr	r3, [pc, #168]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 8001812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001814:	2202      	movs	r2, #2
 8001816:	61ba      	str	r2, [r7, #24]
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	fa92 f2a2 	rbit	r2, r2
 800181e:	617a      	str	r2, [r7, #20]
  return(result);
 8001820:	697a      	ldr	r2, [r7, #20]
 8001822:	fab2 f282 	clz	r2, r2
 8001826:	b252      	sxtb	r2, r2
 8001828:	f042 0220 	orr.w	r2, r2, #32
 800182c:	b252      	sxtb	r2, r2
 800182e:	b2d2      	uxtb	r2, r2
 8001830:	f002 021f 	and.w	r2, r2, #31
 8001834:	2101      	movs	r1, #1
 8001836:	fa01 f202 	lsl.w	r2, r1, r2
 800183a:	4013      	ands	r3, r2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d101      	bne.n	8001844 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e078      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001844:	4b1d      	ldr	r3, [pc, #116]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f023 0203 	bic.w	r2, r3, #3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	491a      	ldr	r1, [pc, #104]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 8001852:	4313      	orrs	r3, r2
 8001854:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001856:	f7fe fd6d 	bl	8000334 <HAL_GetTick>
 800185a:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800185c:	e00a      	b.n	8001874 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800185e:	f7fe fd69 	bl	8000334 <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	f241 3288 	movw	r2, #5000	; 0x1388
 800186c:	4293      	cmp	r3, r2
 800186e:	d901      	bls.n	8001874 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 8001870:	2303      	movs	r3, #3
 8001872:	e060      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001874:	4b11      	ldr	r3, [pc, #68]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f003 020c 	and.w	r2, r3, #12
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	429a      	cmp	r2, r3
 8001884:	d1eb      	bne.n	800185e <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001886:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	683a      	ldr	r2, [r7, #0]
 8001890:	429a      	cmp	r2, r3
 8001892:	d215      	bcs.n	80018c0 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001894:	4b08      	ldr	r3, [pc, #32]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f023 0207 	bic.w	r2, r3, #7
 800189c:	4906      	ldr	r1, [pc, #24]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a4:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 0307 	and.w	r3, r3, #7
 80018ac:	683a      	ldr	r2, [r7, #0]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d006      	beq.n	80018c0 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e03f      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
 80018b6:	bf00      	nop
 80018b8:	40022000 	.word	0x40022000
 80018bc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0304 	and.w	r3, r3, #4
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d008      	beq.n	80018de <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018cc:	4b1c      	ldr	r3, [pc, #112]	; (8001940 <HAL_RCC_ClockConfig+0x2ec>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	4919      	ldr	r1, [pc, #100]	; (8001940 <HAL_RCC_ClockConfig+0x2ec>)
 80018da:	4313      	orrs	r3, r2
 80018dc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0308 	and.w	r3, r3, #8
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d009      	beq.n	80018fe <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <HAL_RCC_ClockConfig+0x2ec>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	00db      	lsls	r3, r3, #3
 80018f8:	4911      	ldr	r1, [pc, #68]	; (8001940 <HAL_RCC_ClockConfig+0x2ec>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80018fe:	f000 f825 	bl	800194c <HAL_RCC_GetSysClockFreq>
 8001902:	4601      	mov	r1, r0
 8001904:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <HAL_RCC_ClockConfig+0x2ec>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800190c:	23f0      	movs	r3, #240	; 0xf0
 800190e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	fa93 f3a3 	rbit	r3, r3
 8001916:	60fb      	str	r3, [r7, #12]
  return(result);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	fab3 f383 	clz	r3, r3
 800191e:	fa22 f303 	lsr.w	r3, r2, r3
 8001922:	4a08      	ldr	r2, [pc, #32]	; (8001944 <HAL_RCC_ClockConfig+0x2f0>)
 8001924:	5cd3      	ldrb	r3, [r2, r3]
 8001926:	fa21 f303 	lsr.w	r3, r1, r3
 800192a:	4a07      	ldr	r2, [pc, #28]	; (8001948 <HAL_RCC_ClockConfig+0x2f4>)
 800192c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800192e:	200f      	movs	r0, #15
 8001930:	f7fe fcbc 	bl	80002ac <HAL_InitTick>
  
  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3778      	adds	r7, #120	; 0x78
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40021000 	.word	0x40021000
 8001944:	08006470 	.word	0x08006470
 8001948:	2000000c 	.word	0x2000000c

0800194c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800194c:	b480      	push	{r7}
 800194e:	b08b      	sub	sp, #44	; 0x2c
 8001950:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001952:	2300      	movs	r3, #0
 8001954:	61fb      	str	r3, [r7, #28]
 8001956:	2300      	movs	r3, #0
 8001958:	61bb      	str	r3, [r7, #24]
 800195a:	2300      	movs	r3, #0
 800195c:	627b      	str	r3, [r7, #36]	; 0x24
 800195e:	2300      	movs	r3, #0
 8001960:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001962:	2300      	movs	r3, #0
 8001964:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001966:	4b29      	ldr	r3, [pc, #164]	; (8001a0c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f003 030c 	and.w	r3, r3, #12
 8001972:	2b04      	cmp	r3, #4
 8001974:	d002      	beq.n	800197c <HAL_RCC_GetSysClockFreq+0x30>
 8001976:	2b08      	cmp	r3, #8
 8001978:	d003      	beq.n	8001982 <HAL_RCC_GetSysClockFreq+0x36>
 800197a:	e03c      	b.n	80019f6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800197c:	4b24      	ldr	r3, [pc, #144]	; (8001a10 <HAL_RCC_GetSysClockFreq+0xc4>)
 800197e:	623b      	str	r3, [r7, #32]
      break;
 8001980:	e03c      	b.n	80019fc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001988:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 800198c:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	fa93 f3a3 	rbit	r3, r3
 8001994:	607b      	str	r3, [r7, #4]
  return(result);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	fab3 f383 	clz	r3, r3
 800199c:	fa22 f303 	lsr.w	r3, r2, r3
 80019a0:	4a1c      	ldr	r2, [pc, #112]	; (8001a14 <HAL_RCC_GetSysClockFreq+0xc8>)
 80019a2:	5cd3      	ldrb	r3, [r2, r3]
 80019a4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80019a6:	4b19      	ldr	r3, [pc, #100]	; (8001a0c <HAL_RCC_GetSysClockFreq+0xc0>)
 80019a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019aa:	f003 020f 	and.w	r2, r3, #15
 80019ae:	230f      	movs	r3, #15
 80019b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	fa93 f3a3 	rbit	r3, r3
 80019b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	fab3 f383 	clz	r3, r3
 80019c0:	fa22 f303 	lsr.w	r3, r2, r3
 80019c4:	4a14      	ldr	r2, [pc, #80]	; (8001a18 <HAL_RCC_GetSysClockFreq+0xcc>)
 80019c6:	5cd3      	ldrb	r3, [r2, r3]
 80019c8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d008      	beq.n	80019e6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80019d4:	4a0e      	ldr	r2, [pc, #56]	; (8001a10 <HAL_RCC_GetSysClockFreq+0xc4>)
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	fb02 f303 	mul.w	r3, r2, r3
 80019e2:	627b      	str	r3, [r7, #36]	; 0x24
 80019e4:	e004      	b.n	80019f0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	4a0c      	ldr	r2, [pc, #48]	; (8001a1c <HAL_RCC_GetSysClockFreq+0xd0>)
 80019ea:	fb02 f303 	mul.w	r3, r2, r3
 80019ee:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80019f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f2:	623b      	str	r3, [r7, #32]
      break;
 80019f4:	e002      	b.n	80019fc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019f6:	4b06      	ldr	r3, [pc, #24]	; (8001a10 <HAL_RCC_GetSysClockFreq+0xc4>)
 80019f8:	623b      	str	r3, [r7, #32]
      break;
 80019fa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019fc:	6a3b      	ldr	r3, [r7, #32]
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	372c      	adds	r7, #44	; 0x2c
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	007a1200 	.word	0x007a1200
 8001a14:	08006450 	.word	0x08006450
 8001a18:	08006460 	.word	0x08006460
 8001a1c:	003d0900 	.word	0x003d0900

08001a20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a24:	4b03      	ldr	r3, [pc, #12]	; (8001a34 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a26:	681b      	ldr	r3, [r3, #0]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	2000000c 	.word	0x2000000c

08001a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001a3e:	f7ff ffef 	bl	8001a20 <HAL_RCC_GetHCLKFreq>
 8001a42:	4601      	mov	r1, r0
 8001a44:	4b0b      	ldr	r3, [pc, #44]	; (8001a74 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001a4c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001a50:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	fa93 f3a3 	rbit	r3, r3
 8001a58:	603b      	str	r3, [r7, #0]
  return(result);
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	fab3 f383 	clz	r3, r3
 8001a60:	fa22 f303 	lsr.w	r3, r2, r3
 8001a64:	4a04      	ldr	r2, [pc, #16]	; (8001a78 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001a66:	5cd3      	ldrb	r3, [r2, r3]
 8001a68:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	40021000 	.word	0x40021000
 8001a78:	08006480 	.word	0x08006480

08001a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001a82:	f7ff ffcd 	bl	8001a20 <HAL_RCC_GetHCLKFreq>
 8001a86:	4601      	mov	r1, r0
 8001a88:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8001a90:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a94:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	fa93 f3a3 	rbit	r3, r3
 8001a9c:	603b      	str	r3, [r7, #0]
  return(result);
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	fab3 f383 	clz	r3, r3
 8001aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8001aa8:	4a04      	ldr	r2, [pc, #16]	; (8001abc <HAL_RCC_GetPCLK2Freq+0x40>)
 8001aaa:	5cd3      	ldrb	r3, [r2, r3]
 8001aac:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	08006480 	.word	0x08006480

08001ac0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d101      	bne.n	8001ad2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e07c      	b.n	8001bcc <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d106      	bne.n	8001af2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f003 fe47 	bl	8005780 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2202      	movs	r2, #2
 8001af6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b08:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001b12:	d902      	bls.n	8001b1a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001b14:	2300      	movs	r3, #0
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	e002      	b.n	8001b20 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001b1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b1e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8001b28:	d007      	beq.n	8001b3a <HAL_SPI_Init+0x7a>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001b32:	d002      	beq.n	8001b3a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d10b      	bne.n	8001b5a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001b4a:	d903      	bls.n	8001b54 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2202      	movs	r2, #2
 8001b50:	631a      	str	r2, [r3, #48]	; 0x30
 8001b52:	e002      	b.n	8001b5a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685a      	ldr	r2, [r3, #4]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	431a      	orrs	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	691b      	ldr	r3, [r3, #16]
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	695b      	ldr	r3, [r3, #20]
 8001b6e:	431a      	orrs	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b78:	431a      	orrs	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	431a      	orrs	r2, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6a1b      	ldr	r3, [r3, #32]
 8001b84:	ea42 0103 	orr.w	r1, r2, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	0c1b      	lsrs	r3, r3, #16
 8001b9a:	f003 0204 	and.w	r2, r3, #4
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba2:	431a      	orrs	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ba8:	431a      	orrs	r2, r3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	ea42 0103 	orr.w	r1, r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8001bca:	2300      	movs	r3, #0
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3710      	adds	r7, #16
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b088      	sub	sp, #32
 8001bd8:	af02      	add	r7, sp, #8
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	603b      	str	r3, [r7, #0]
 8001be0:	4613      	mov	r3, r2
 8001be2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8001be4:	2300      	movs	r3, #0
 8001be6:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001be8:	2300      	movs	r3, #0
 8001bea:	75fb      	strb	r3, [r7, #23]


  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001bf4:	d112      	bne.n	8001c1c <HAL_SPI_Receive+0x48>
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10e      	bne.n	8001c1c <HAL_SPI_Receive+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	2204      	movs	r2, #4
 8001c02:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001c06:	88fa      	ldrh	r2, [r7, #6]
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	68ba      	ldr	r2, [r7, #8]
 8001c10:	68b9      	ldr	r1, [r7, #8]
 8001c12:	68f8      	ldr	r0, [r7, #12]
 8001c14:	f000 f901 	bl	8001e1a <HAL_SPI_TransmitReceive>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	e0fa      	b.n	8001e12 <HAL_SPI_Receive+0x23e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d101      	bne.n	8001c2a <HAL_SPI_Receive+0x56>
 8001c26:	2302      	movs	r3, #2
 8001c28:	e0f3      	b.n	8001e12 <HAL_SPI_Receive+0x23e>
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001c32:	f7fe fb7f 	bl	8000334 <HAL_GetTick>
 8001c36:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d002      	beq.n	8001c4a <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 8001c44:	2302      	movs	r3, #2
 8001c46:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001c48:	e0da      	b.n	8001e00 <HAL_SPI_Receive+0x22c>
  }

  if ((pData == NULL) || (Size == 0U))
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d002      	beq.n	8001c56 <HAL_SPI_Receive+0x82>
 8001c50:	88fb      	ldrh	r3, [r7, #6]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d102      	bne.n	8001c5c <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001c5a:	e0d1      	b.n	8001e00 <HAL_SPI_Receive+0x22c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2204      	movs	r2, #4
 8001c60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2200      	movs	r2, #0
 8001c68:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	68ba      	ldr	r2, [r7, #8]
 8001c6e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	88fa      	ldrh	r2, [r7, #6]
 8001c74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	88fa      	ldrh	r2, [r7, #6]
 8001c7c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2200      	movs	r2, #0
 8001c84:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2200      	movs	r2, #0
 8001c96:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx FiFo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	68db      	ldr	r3, [r3, #12]
 8001ca2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001ca6:	d908      	bls.n	8001cba <HAL_SPI_Receive+0xe6>
  {
    /* set fiforxthresold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	685a      	ldr	r2, [r3, #4]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001cb6:	605a      	str	r2, [r3, #4]
 8001cb8:	e007      	b.n	8001cca <HAL_SPI_Receive+0xf6>
  }
  else
  {
    /* set fiforxthresold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	685a      	ldr	r2, [r3, #4]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001cc8:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001cd2:	d107      	bne.n	8001ce4 <HAL_SPI_Receive+0x110>
  {
    SPI_1LINE_RX(hspi);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001ce2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cee:	2b40      	cmp	r3, #64	; 0x40
 8001cf0:	d007      	beq.n	8001d02 <HAL_SPI_Receive+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d00:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001d0a:	d860      	bhi.n	8001dce <HAL_SPI_Receive+0x1fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001d0c:	e02c      	b.n	8001d68 <HAL_SPI_Receive+0x194>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f003 0301 	and.w	r3, r3, #1
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d113      	bne.n	8001d44 <HAL_SPI_Receive+0x170>
      {
        /* read the received data */
        (* (uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	330c      	adds	r3, #12
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8001d42:	e011      	b.n	8001d68 <HAL_SPI_Receive+0x194>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d00b      	beq.n	8001d62 <HAL_SPI_Receive+0x18e>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d50:	d00a      	beq.n	8001d68 <HAL_SPI_Receive+0x194>
 8001d52:	f7fe faef 	bl	8000334 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d802      	bhi.n	8001d68 <HAL_SPI_Receive+0x194>
        {
          errorcode = HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	75fb      	strb	r3, [r7, #23]
          goto error;
 8001d66:	e04b      	b.n	8001e00 <HAL_SPI_Receive+0x22c>
    while (hspi->RxXferCount > 0U)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1cc      	bne.n	8001d0e <HAL_SPI_Receive+0x13a>
 8001d74:	e031      	b.n	8001dda <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d112      	bne.n	8001daa <HAL_SPI_Receive+0x1d6>
      {
        *((uint16_t *)pData) = hspi->Instance->DR;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	3302      	adds	r3, #2
 8001d94:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	b29a      	uxth	r2, r3
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8001da8:	e011      	b.n	8001dce <HAL_SPI_Receive+0x1fa>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d00b      	beq.n	8001dc8 <HAL_SPI_Receive+0x1f4>
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db6:	d00a      	beq.n	8001dce <HAL_SPI_Receive+0x1fa>
 8001db8:	f7fe fabc 	bl	8000334 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d802      	bhi.n	8001dce <HAL_SPI_Receive+0x1fa>
        {
          errorcode = HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	75fb      	strb	r3, [r7, #23]
          goto error;
 8001dcc:	e018      	b.n	8001e00 <HAL_SPI_Receive+0x22c>
    while (hspi->RxXferCount > 0U)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1cd      	bne.n	8001d76 <HAL_SPI_Receive+0x1a2>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	6839      	ldr	r1, [r7, #0]
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f000 faf3 	bl	80023ca <SPI_EndRxTransaction>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d002      	beq.n	8001df0 <HAL_SPI_Receive+0x21c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2220      	movs	r2, #32
 8001dee:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d002      	beq.n	8001dfe <HAL_SPI_Receive+0x22a>
  {
    errorcode = HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	75fb      	strb	r3, [r7, #23]
 8001dfc:	e000      	b.n	8001e00 <HAL_SPI_Receive+0x22c>
  }

error :
 8001dfe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8001e10:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3718      	adds	r7, #24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b08a      	sub	sp, #40	; 0x28
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	60f8      	str	r0, [r7, #12]
 8001e22:	60b9      	str	r1, [r7, #8]
 8001e24:	607a      	str	r2, [r7, #4]
 8001e26:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61fb      	str	r3, [r7, #28]
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8001e34:	2301      	movs	r3, #1
 8001e36:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d101      	bne.n	8001e4c <HAL_SPI_TransmitReceive+0x32>
 8001e48:	2302      	movs	r3, #2
 8001e4a:	e1e2      	b.n	8002212 <HAL_SPI_TransmitReceive+0x3f8>
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2201      	movs	r2, #1
 8001e50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e54:	f7fe fa6e 	bl	8000334 <HAL_GetTick>
 8001e58:	6178      	str	r0, [r7, #20]

  tmp  = hspi->State;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d00e      	beq.n	8001e8e <HAL_SPI_TransmitReceive+0x74>
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001e76:	d106      	bne.n	8001e86 <HAL_SPI_TransmitReceive+0x6c>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d102      	bne.n	8001e86 <HAL_SPI_TransmitReceive+0x6c>
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	2b04      	cmp	r3, #4
 8001e84:	d003      	beq.n	8001e8e <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8001e86:	2302      	movs	r3, #2
 8001e88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001e8c:	e1b7      	b.n	80021fe <HAL_SPI_TransmitReceive+0x3e4>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d005      	beq.n	8001ea0 <HAL_SPI_TransmitReceive+0x86>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d002      	beq.n	8001ea0 <HAL_SPI_TransmitReceive+0x86>
 8001e9a:	887b      	ldrh	r3, [r7, #2]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d103      	bne.n	8001ea8 <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001ea6:	e1aa      	b.n	80021fe <HAL_SPI_TransmitReceive+0x3e4>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	2b04      	cmp	r3, #4
 8001eb2:	d003      	beq.n	8001ebc <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2205      	movs	r2, #5
 8001eb8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	887a      	ldrh	r2, [r7, #2]
 8001ecc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	887a      	ldrh	r2, [r7, #2]
 8001ed4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	68ba      	ldr	r2, [r7, #8]
 8001edc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	887a      	ldrh	r2, [r7, #2]
 8001ee2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	887a      	ldrh	r2, [r7, #2]
 8001ee8:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2200      	movs	r2, #0
 8001eee:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001efe:	d805      	bhi.n	8001f0c <HAL_SPI_TransmitReceive+0xf2>
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d908      	bls.n	8001f1e <HAL_SPI_TransmitReceive+0x104>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f1a:	605a      	str	r2, [r3, #4]
 8001f1c:	e007      	b.n	8001f2e <HAL_SPI_TransmitReceive+0x114>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001f2c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f38:	2b40      	cmp	r3, #64	; 0x40
 8001f3a:	d007      	beq.n	8001f4c <HAL_SPI_TransmitReceive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001f54:	d975      	bls.n	8002042 <HAL_SPI_TransmitReceive+0x228>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d004      	beq.n	8001f68 <HAL_SPI_TransmitReceive+0x14e>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d160      	bne.n	800202a <HAL_SPI_TransmitReceive+0x210>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	881a      	ldrh	r2, [r3, #0]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	3302      	adds	r3, #2
 8001f76:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f86:	e050      	b.n	800202a <HAL_SPI_TransmitReceive+0x210>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d01c      	beq.n	8001fc8 <HAL_SPI_TransmitReceive+0x1ae>
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d017      	beq.n	8001fc8 <HAL_SPI_TransmitReceive+0x1ae>
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f003 0302 	and.w	r3, r3, #2
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d110      	bne.n	8001fc8 <HAL_SPI_TransmitReceive+0x1ae>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	881a      	ldrh	r2, [r3, #0]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	3302      	adds	r3, #2
 8001fb4:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	3b01      	subs	r3, #1
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d01a      	beq.n	800200a <HAL_SPI_TransmitReceive+0x1f0>
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d113      	bne.n	800200a <HAL_SPI_TransmitReceive+0x1f0>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	3302      	adds	r3, #2
 8001ff2:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002006:	2301      	movs	r3, #1
 8002008:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 800200a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800200c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002010:	d00b      	beq.n	800202a <HAL_SPI_TransmitReceive+0x210>
 8002012:	f7fe f98f 	bl	8000334 <HAL_GetTick>
 8002016:	4602      	mov	r2, r0
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800201e:	429a      	cmp	r2, r3
 8002020:	d803      	bhi.n	800202a <HAL_SPI_TransmitReceive+0x210>
      {
        errorcode = HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002028:	e0e9      	b.n	80021fe <HAL_SPI_TransmitReceive+0x3e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800202e:	b29b      	uxth	r3, r3
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1a9      	bne.n	8001f88 <HAL_SPI_TransmitReceive+0x16e>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800203a:	b29b      	uxth	r3, r3
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1a3      	bne.n	8001f88 <HAL_SPI_TransmitReceive+0x16e>
 8002040:	e0c9      	b.n	80021d6 <HAL_SPI_TransmitReceive+0x3bc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d005      	beq.n	8002056 <HAL_SPI_TransmitReceive+0x23c>
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800204e:	b29b      	uxth	r3, r3
 8002050:	2b01      	cmp	r3, #1
 8002052:	f040 80b3 	bne.w	80021bc <HAL_SPI_TransmitReceive+0x3a2>
    {
      if (hspi->TxXferCount > 1U)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800205a:	b29b      	uxth	r3, r3
 800205c:	2b01      	cmp	r3, #1
 800205e:	d90f      	bls.n	8002080 <HAL_SPI_TransmitReceive+0x266>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	881a      	ldrh	r2, [r3, #0]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	3302      	adds	r3, #2
 800206e:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002074:	b29b      	uxth	r3, r3
 8002076:	3b02      	subs	r3, #2
 8002078:	b29a      	uxth	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800207e:	e09d      	b.n	80021bc <HAL_SPI_TransmitReceive+0x3a2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	1c5a      	adds	r2, r3, #1
 8002084:	60ba      	str	r2, [r7, #8]
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	6812      	ldr	r2, [r2, #0]
 800208a:	320c      	adds	r2, #12
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002094:	b29b      	uxth	r3, r3
 8002096:	3b01      	subs	r3, #1
 8002098:	b29a      	uxth	r2, r3
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800209e:	e08d      	b.n	80021bc <HAL_SPI_TransmitReceive+0x3a2>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80020a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d031      	beq.n	800210a <HAL_SPI_TransmitReceive+0x2f0>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d02c      	beq.n	800210a <HAL_SPI_TransmitReceive+0x2f0>
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d125      	bne.n	800210a <HAL_SPI_TransmitReceive+0x2f0>
      {
        if (hspi->TxXferCount > 1U)
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d90f      	bls.n	80020e8 <HAL_SPI_TransmitReceive+0x2ce>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	881a      	ldrh	r2, [r3, #0]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	3302      	adds	r3, #2
 80020d6:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020dc:	b29b      	uxth	r3, r3
 80020de:	3b02      	subs	r3, #2
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80020e6:	e00e      	b.n	8002106 <HAL_SPI_TransmitReceive+0x2ec>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	1c5a      	adds	r2, r3, #1
 80020ec:	60ba      	str	r2, [r7, #8]
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	6812      	ldr	r2, [r2, #0]
 80020f2:	320c      	adds	r2, #12
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	3b01      	subs	r3, #1
 8002100:	b29a      	uxth	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002106:	2300      	movs	r3, #0
 8002108:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002110:	b29b      	uxth	r3, r3
 8002112:	2b00      	cmp	r3, #0
 8002114:	d042      	beq.n	800219c <HAL_SPI_TransmitReceive+0x382>
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	2b01      	cmp	r3, #1
 8002122:	d13b      	bne.n	800219c <HAL_SPI_TransmitReceive+0x382>
      {
        if (hspi->RxXferCount > 1U)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800212a:	b29b      	uxth	r3, r3
 800212c:	2b01      	cmp	r3, #1
 800212e:	d920      	bls.n	8002172 <HAL_SPI_TransmitReceive+0x358>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	b29a      	uxth	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3302      	adds	r3, #2
 8002140:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002148:	b29b      	uxth	r3, r3
 800214a:	3b02      	subs	r3, #2
 800214c:	b29a      	uxth	r2, r3
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800215a:	b29b      	uxth	r3, r3
 800215c:	2b01      	cmp	r3, #1
 800215e:	d81b      	bhi.n	8002198 <HAL_SPI_TransmitReceive+0x37e>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	685a      	ldr	r2, [r3, #4]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800216e:	605a      	str	r2, [r3, #4]
 8002170:	e012      	b.n	8002198 <HAL_SPI_TransmitReceive+0x37e>
          }
        }
        else
        {
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f103 020c 	add.w	r2, r3, #12
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	1c59      	adds	r1, r3, #1
 800217e:	6079      	str	r1, [r7, #4]
 8002180:	7812      	ldrb	r2, [r2, #0]
 8002182:	b2d2      	uxtb	r2, r2
 8002184:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800218c:	b29b      	uxth	r3, r3
 800218e:	3b01      	subs	r3, #1
 8002190:	b29a      	uxth	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002198:	2301      	movs	r3, #1
 800219a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 800219c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800219e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021a2:	d00b      	beq.n	80021bc <HAL_SPI_TransmitReceive+0x3a2>
 80021a4:	f7fe f8c6 	bl	8000334 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d803      	bhi.n	80021bc <HAL_SPI_TransmitReceive+0x3a2>
      {
        errorcode = HAL_TIMEOUT;
 80021b4:	2303      	movs	r3, #3
 80021b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80021ba:	e020      	b.n	80021fe <HAL_SPI_TransmitReceive+0x3e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	f47f af6c 	bne.w	80020a0 <HAL_SPI_TransmitReceive+0x286>
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	f47f af65 	bne.w	80020a0 <HAL_SPI_TransmitReceive+0x286>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80021d6:	697a      	ldr	r2, [r7, #20]
 80021d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f000 f94d 	bl	800247a <SPI_EndRxTxTransaction>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d002      	beq.n	80021ec <HAL_SPI_TransmitReceive+0x3d2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2220      	movs	r2, #32
 80021ea:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d003      	beq.n	80021fc <HAL_SPI_TransmitReceive+0x3e2>
  {
    errorcode = HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80021fa:	e000      	b.n	80021fe <HAL_SPI_TransmitReceive+0x3e4>
  }

error :
 80021fc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2201      	movs	r2, #1
 8002202:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800220e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002212:	4618      	mov	r0, r3
 8002214:	3728      	adds	r7, #40	; 0x28
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b084      	sub	sp, #16
 800221e:	af00      	add	r7, sp, #0
 8002220:	60f8      	str	r0, [r7, #12]
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	607a      	str	r2, [r7, #4]
 8002226:	603b      	str	r3, [r7, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002228:	e04c      	b.n	80022c4 <SPI_WaitFlagStateUntilTimeout+0xaa>
  {
    if (Timeout != HAL_MAX_DELAY)
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002230:	d048      	beq.n	80022c4 <SPI_WaitFlagStateUntilTimeout+0xaa>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d007      	beq.n	8002248 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8002238:	f7fe f87c 	bl	8000334 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	429a      	cmp	r2, r3
 8002246:	d83d      	bhi.n	80022c4 <SPI_WaitFlagStateUntilTimeout+0xaa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002256:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002260:	d111      	bne.n	8002286 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800226a:	d004      	beq.n	8002276 <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002274:	d107      	bne.n	8002286 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002284:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800228a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800228e:	d10f      	bne.n	80022b0 <SPI_WaitFlagStateUntilTimeout+0x96>
        {
          SPI_RESET_CRC(hspi);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80022ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2200      	movs	r2, #0
 80022bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e00e      	b.n	80022e2 <SPI_WaitFlagStateUntilTimeout+0xc8>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	689a      	ldr	r2, [r3, #8]
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	4013      	ands	r3, r2
 80022ce:	68ba      	ldr	r2, [r7, #8]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d101      	bne.n	80022d8 <SPI_WaitFlagStateUntilTimeout+0xbe>
 80022d4:	2201      	movs	r2, #1
 80022d6:	e000      	b.n	80022da <SPI_WaitFlagStateUntilTimeout+0xc0>
 80022d8:	2200      	movs	r2, #0
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d1a4      	bne.n	800222a <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3710      	adds	r7, #16
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b086      	sub	sp, #24
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	60f8      	str	r0, [r7, #12]
 80022f2:	60b9      	str	r1, [r7, #8]
 80022f4:	607a      	str	r2, [r7, #4]
 80022f6:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 80022f8:	e05a      	b.n	80023b0 <SPI_WaitFifoStateUntilTimeout+0xc6>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002300:	d109      	bne.n	8002316 <SPI_WaitFifoStateUntilTimeout+0x2c>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d106      	bne.n	8002316 <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	330c      	adds	r3, #12
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	b2db      	uxtb	r3, r3
 8002312:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8002314:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800231c:	d048      	beq.n	80023b0 <SPI_WaitFifoStateUntilTimeout+0xc6>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d007      	beq.n	8002334 <SPI_WaitFifoStateUntilTimeout+0x4a>
 8002324:	f7fe f806 	bl	8000334 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	6a3b      	ldr	r3, [r7, #32]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	683a      	ldr	r2, [r7, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d83d      	bhi.n	80023b0 <SPI_WaitFifoStateUntilTimeout+0xc6>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	685a      	ldr	r2, [r3, #4]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002342:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800234c:	d111      	bne.n	8002372 <SPI_WaitFifoStateUntilTimeout+0x88>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002356:	d004      	beq.n	8002362 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002360:	d107      	bne.n	8002372 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002370:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002376:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800237a:	d10f      	bne.n	800239c <SPI_WaitFifoStateUntilTimeout+0xb2>
        {
          SPI_RESET_CRC(hspi);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800239a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2200      	movs	r2, #0
 80023a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e008      	b.n	80023c2 <SPI_WaitFifoStateUntilTimeout+0xd8>
  while ((hspi->Instance->SR & Fifo) != State)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	4013      	ands	r3, r2
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d19c      	bne.n	80022fa <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b086      	sub	sp, #24
 80023ce:	af02      	add	r7, sp, #8
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80023de:	d111      	bne.n	8002404 <SPI_EndRxTransaction+0x3a>
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023e8:	d004      	beq.n	80023f4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023f2:	d107      	bne.n	8002404 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002402:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	9300      	str	r3, [sp, #0]
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	2200      	movs	r2, #0
 800240c:	2180      	movs	r1, #128	; 0x80
 800240e:	68f8      	ldr	r0, [r7, #12]
 8002410:	f7ff ff03 	bl	800221a <SPI_WaitFlagStateUntilTimeout>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d007      	beq.n	800242a <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800241e:	f043 0220 	orr.w	r2, r3, #32
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e023      	b.n	8002472 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002432:	d11d      	bne.n	8002470 <SPI_EndRxTransaction+0xa6>
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800243c:	d004      	beq.n	8002448 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002446:	d113      	bne.n	8002470 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	9300      	str	r3, [sp, #0]
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	2200      	movs	r2, #0
 8002450:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f7ff ff48 	bl	80022ea <SPI_WaitFifoStateUntilTimeout>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d007      	beq.n	8002470 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002464:	f043 0220 	orr.w	r2, r3, #32
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e000      	b.n	8002472 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	b086      	sub	sp, #24
 800247e:	af02      	add	r7, sp, #8
 8002480:	60f8      	str	r0, [r7, #12]
 8002482:	60b9      	str	r1, [r7, #8]
 8002484:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	9300      	str	r3, [sp, #0]
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	2200      	movs	r2, #0
 800248e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	f7ff ff29 	bl	80022ea <SPI_WaitFifoStateUntilTimeout>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d007      	beq.n	80024ae <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024a2:	f043 0220 	orr.w	r2, r3, #32
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e027      	b.n	80024fe <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	2200      	movs	r2, #0
 80024b6:	2180      	movs	r1, #128	; 0x80
 80024b8:	68f8      	ldr	r0, [r7, #12]
 80024ba:	f7ff feae 	bl	800221a <SPI_WaitFlagStateUntilTimeout>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d007      	beq.n	80024d4 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024c8:	f043 0220 	orr.w	r2, r3, #32
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e014      	b.n	80024fe <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	9300      	str	r3, [sp, #0]
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	2200      	movs	r2, #0
 80024dc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80024e0:	68f8      	ldr	r0, [r7, #12]
 80024e2:	f7ff ff02 	bl	80022ea <SPI_WaitFifoStateUntilTimeout>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d007      	beq.n	80024fc <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024f0:	f043 0220 	orr.w	r2, r3, #32
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e000      	b.n	80024fe <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b082      	sub	sp, #8
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d101      	bne.n	8002518 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e043      	b.n	80025a0 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b00      	cmp	r3, #0
 8002522:	d106      	bne.n	8002532 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f003 f96b 	bl	8005808 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2224      	movs	r2, #36	; 0x24
 8002536:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 0201 	bic.w	r2, r2, #1
 8002548:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 f8ba 	bl	80026c4 <UART_SetConfig>
 8002550:	4603      	mov	r3, r0
 8002552:	2b01      	cmp	r3, #1
 8002554:	d101      	bne.n	800255a <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e022      	b.n	80025a0 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255e:	2b00      	cmp	r3, #0
 8002560:	d002      	beq.n	8002568 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 fa14 	bl	8002990 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	685a      	ldr	r2, [r3, #4]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002576:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002586:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0201 	orr.w	r2, r2, #1
 8002596:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 fa9b 	bl	8002ad4 <UART_CheckIdleState>
 800259e:	4603      	mov	r3, r0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b088      	sub	sp, #32
 80025ac:	af02      	add	r7, sp, #8
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	603b      	str	r3, [r7, #0]
 80025b4:	4613      	mov	r3, r2
 80025b6:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80025b8:	2300      	movs	r3, #0
 80025ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	2b20      	cmp	r3, #32
 80025c6:	d177      	bne.n	80026b8 <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d002      	beq.n	80025d4 <HAL_UART_Transmit+0x2c>
 80025ce:	88fb      	ldrh	r3, [r7, #6]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e070      	b.n	80026ba <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d101      	bne.n	80025e6 <HAL_UART_Transmit+0x3e>
 80025e2:	2302      	movs	r3, #2
 80025e4:	e069      	b.n	80026ba <HAL_UART_Transmit+0x112>
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2201      	movs	r2, #1
 80025ea:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2200      	movs	r2, #0
 80025f2:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2221      	movs	r2, #33	; 0x21
 80025f8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80025fc:	f7fd fe9a 	bl	8000334 <HAL_GetTick>
 8002600:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	88fa      	ldrh	r2, [r7, #6]
 8002606:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	88fa      	ldrh	r2, [r7, #6]
 800260e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8002612:	e034      	b.n	800267e <HAL_UART_Transmit+0xd6>
    {
      huart->TxXferCount--;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800261a:	b29b      	uxth	r3, r3
 800261c:	3b01      	subs	r3, #1
 800261e:	b29a      	uxth	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	9300      	str	r3, [sp, #0]
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	2200      	movs	r2, #0
 800262e:	2180      	movs	r1, #128	; 0x80
 8002630:	68f8      	ldr	r0, [r7, #12]
 8002632:	f000 fa98 	bl	8002b66 <UART_WaitOnFlagUntilTimeout>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e03c      	b.n	80026ba <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002648:	d111      	bne.n	800266e <HAL_UART_Transmit+0xc6>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	691b      	ldr	r3, [r3, #16]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d10d      	bne.n	800266e <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	881a      	ldrh	r2, [r3, #0]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002662:	b292      	uxth	r2, r2
 8002664:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	3302      	adds	r3, #2
 800266a:	60bb      	str	r3, [r7, #8]
 800266c:	e007      	b.n	800267e <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	1c5a      	adds	r2, r3, #1
 8002672:	60ba      	str	r2, [r7, #8]
 8002674:	781a      	ldrb	r2, [r3, #0]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	b292      	uxth	r2, r2
 800267c:	851a      	strh	r2, [r3, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002684:	b29b      	uxth	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1c4      	bne.n	8002614 <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	2200      	movs	r2, #0
 8002692:	2140      	movs	r1, #64	; 0x40
 8002694:	68f8      	ldr	r0, [r7, #12]
 8002696:	f000 fa66 	bl	8002b66 <UART_WaitOnFlagUntilTimeout>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e00a      	b.n	80026ba <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2220      	movs	r2, #32
 80026a8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 80026b4:	2300      	movs	r3, #0
 80026b6:	e000      	b.n	80026ba <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 80026b8:	2302      	movs	r3, #2
  }
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3718      	adds	r7, #24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 80026cc:	2300      	movs	r3, #0
 80026ce:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80026d0:	2310      	movs	r3, #16
 80026d2:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 80026d4:	2300      	movs	r3, #0
 80026d6:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 80026d8:	2300      	movs	r3, #0
 80026da:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80026dc:	2300      	movs	r3, #0
 80026de:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	431a      	orrs	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	431a      	orrs	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	69db      	ldr	r3, [r3, #28]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	4b9f      	ldr	r3, [pc, #636]	; (800297c <UART_SetConfig+0x2b8>)
 8002700:	4013      	ands	r3, r2
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6812      	ldr	r2, [r2, #0]
 8002706:	68f9      	ldr	r1, [r7, #12]
 8002708:	430b      	orrs	r3, r1
 800270a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	699a      	ldr	r2, [r3, #24]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a1b      	ldr	r3, [r3, #32]
 800272a:	4313      	orrs	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	430a      	orrs	r2, r1
 8002740:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a8e      	ldr	r2, [pc, #568]	; (8002980 <UART_SetConfig+0x2bc>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d121      	bne.n	8002790 <UART_SetConfig+0xcc>
 800274c:	4b8d      	ldr	r3, [pc, #564]	; (8002984 <UART_SetConfig+0x2c0>)
 800274e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002750:	f003 0303 	and.w	r3, r3, #3
 8002754:	2b03      	cmp	r3, #3
 8002756:	d817      	bhi.n	8002788 <UART_SetConfig+0xc4>
 8002758:	a201      	add	r2, pc, #4	; (adr r2, 8002760 <UART_SetConfig+0x9c>)
 800275a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800275e:	bf00      	nop
 8002760:	08002771 	.word	0x08002771
 8002764:	0800277d 	.word	0x0800277d
 8002768:	08002783 	.word	0x08002783
 800276c:	08002777 	.word	0x08002777
 8002770:	2300      	movs	r3, #0
 8002772:	75fb      	strb	r3, [r7, #23]
 8002774:	e01e      	b.n	80027b4 <UART_SetConfig+0xf0>
 8002776:	2302      	movs	r3, #2
 8002778:	75fb      	strb	r3, [r7, #23]
 800277a:	e01b      	b.n	80027b4 <UART_SetConfig+0xf0>
 800277c:	2304      	movs	r3, #4
 800277e:	75fb      	strb	r3, [r7, #23]
 8002780:	e018      	b.n	80027b4 <UART_SetConfig+0xf0>
 8002782:	2308      	movs	r3, #8
 8002784:	75fb      	strb	r3, [r7, #23]
 8002786:	e015      	b.n	80027b4 <UART_SetConfig+0xf0>
 8002788:	2310      	movs	r3, #16
 800278a:	75fb      	strb	r3, [r7, #23]
 800278c:	bf00      	nop
 800278e:	e011      	b.n	80027b4 <UART_SetConfig+0xf0>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a7c      	ldr	r2, [pc, #496]	; (8002988 <UART_SetConfig+0x2c4>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d102      	bne.n	80027a0 <UART_SetConfig+0xdc>
 800279a:	2300      	movs	r3, #0
 800279c:	75fb      	strb	r3, [r7, #23]
 800279e:	e009      	b.n	80027b4 <UART_SetConfig+0xf0>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a79      	ldr	r2, [pc, #484]	; (800298c <UART_SetConfig+0x2c8>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d102      	bne.n	80027b0 <UART_SetConfig+0xec>
 80027aa:	2300      	movs	r3, #0
 80027ac:	75fb      	strb	r3, [r7, #23]
 80027ae:	e001      	b.n	80027b4 <UART_SetConfig+0xf0>
 80027b0:	2310      	movs	r3, #16
 80027b2:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	69db      	ldr	r3, [r3, #28]
 80027b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027bc:	d16f      	bne.n	800289e <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 80027be:	7dfb      	ldrb	r3, [r7, #23]
 80027c0:	2b08      	cmp	r3, #8
 80027c2:	d857      	bhi.n	8002874 <UART_SetConfig+0x1b0>
 80027c4:	a201      	add	r2, pc, #4	; (adr r2, 80027cc <UART_SetConfig+0x108>)
 80027c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ca:	bf00      	nop
 80027cc:	080027f1 	.word	0x080027f1
 80027d0:	0800280d 	.word	0x0800280d
 80027d4:	08002829 	.word	0x08002829
 80027d8:	08002875 	.word	0x08002875
 80027dc:	08002843 	.word	0x08002843
 80027e0:	08002875 	.word	0x08002875
 80027e4:	08002875 	.word	0x08002875
 80027e8:	08002875 	.word	0x08002875
 80027ec:	0800285f 	.word	0x0800285f
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80027f0:	f7ff f922 	bl	8001a38 <HAL_RCC_GetPCLK1Freq>
 80027f4:	4603      	mov	r3, r0
 80027f6:	005a      	lsls	r2, r3, #1
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	085b      	lsrs	r3, r3, #1
 80027fe:	441a      	add	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	fbb2 f3f3 	udiv	r3, r2, r3
 8002808:	82bb      	strh	r3, [r7, #20]
        break;
 800280a:	e036      	b.n	800287a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800280c:	f7ff f936 	bl	8001a7c <HAL_RCC_GetPCLK2Freq>
 8002810:	4603      	mov	r3, r0
 8002812:	005a      	lsls	r2, r3, #1
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	085b      	lsrs	r3, r3, #1
 800281a:	441a      	add	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	fbb2 f3f3 	udiv	r3, r2, r3
 8002824:	82bb      	strh	r3, [r7, #20]
        break;
 8002826:	e028      	b.n	800287a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	085b      	lsrs	r3, r3, #1
 800282e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002832:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	6852      	ldr	r2, [r2, #4]
 800283a:	fbb3 f3f2 	udiv	r3, r3, r2
 800283e:	82bb      	strh	r3, [r7, #20]
        break;
 8002840:	e01b      	b.n	800287a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002842:	f7ff f883 	bl	800194c <HAL_RCC_GetSysClockFreq>
 8002846:	4603      	mov	r3, r0
 8002848:	005a      	lsls	r2, r3, #1
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	085b      	lsrs	r3, r3, #1
 8002850:	441a      	add	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	fbb2 f3f3 	udiv	r3, r2, r3
 800285a:	82bb      	strh	r3, [r7, #20]
        break;
 800285c:	e00d      	b.n	800287a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	085b      	lsrs	r3, r3, #1
 8002864:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002870:	82bb      	strh	r3, [r7, #20]
        break;
 8002872:	e002      	b.n	800287a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	74fb      	strb	r3, [r7, #19]
        break;
 8002878:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 800287a:	8abb      	ldrh	r3, [r7, #20]
 800287c:	f023 030f 	bic.w	r3, r3, #15
 8002880:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002882:	8abb      	ldrh	r3, [r7, #20]
 8002884:	105b      	asrs	r3, r3, #1
 8002886:	b29b      	uxth	r3, r3
 8002888:	f003 0307 	and.w	r3, r3, #7
 800288c:	b29a      	uxth	r2, r3
 800288e:	897b      	ldrh	r3, [r7, #10]
 8002890:	4313      	orrs	r3, r2
 8002892:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	897a      	ldrh	r2, [r7, #10]
 800289a:	60da      	str	r2, [r3, #12]
 800289c:	e069      	b.n	8002972 <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 800289e:	7dfb      	ldrb	r3, [r7, #23]
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d863      	bhi.n	800296c <UART_SetConfig+0x2a8>
 80028a4:	a201      	add	r2, pc, #4	; (adr r2, 80028ac <UART_SetConfig+0x1e8>)
 80028a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028aa:	bf00      	nop
 80028ac:	080028d1 	.word	0x080028d1
 80028b0:	080028f1 	.word	0x080028f1
 80028b4:	08002911 	.word	0x08002911
 80028b8:	0800296d 	.word	0x0800296d
 80028bc:	08002931 	.word	0x08002931
 80028c0:	0800296d 	.word	0x0800296d
 80028c4:	0800296d 	.word	0x0800296d
 80028c8:	0800296d 	.word	0x0800296d
 80028cc:	08002951 	.word	0x08002951
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80028d0:	f7ff f8b2 	bl	8001a38 <HAL_RCC_GetPCLK1Freq>
 80028d4:	4602      	mov	r2, r0
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	085b      	lsrs	r3, r3, #1
 80028dc:	441a      	add	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	60da      	str	r2, [r3, #12]
        break;
 80028ee:	e040      	b.n	8002972 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80028f0:	f7ff f8c4 	bl	8001a7c <HAL_RCC_GetPCLK2Freq>
 80028f4:	4602      	mov	r2, r0
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	085b      	lsrs	r3, r3, #1
 80028fc:	441a      	add	r2, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	fbb2 f3f3 	udiv	r3, r2, r3
 8002906:	b29a      	uxth	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	60da      	str	r2, [r3, #12]
        break;
 800290e:	e030      	b.n	8002972 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	085b      	lsrs	r3, r3, #1
 8002916:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800291a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	6852      	ldr	r2, [r2, #4]
 8002922:	fbb3 f3f2 	udiv	r3, r3, r2
 8002926:	b29a      	uxth	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	60da      	str	r2, [r3, #12]
        break;
 800292e:	e020      	b.n	8002972 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002930:	f7ff f80c 	bl	800194c <HAL_RCC_GetSysClockFreq>
 8002934:	4602      	mov	r2, r0
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	085b      	lsrs	r3, r3, #1
 800293c:	441a      	add	r2, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	fbb2 f3f3 	udiv	r3, r2, r3
 8002946:	b29a      	uxth	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	60da      	str	r2, [r3, #12]
        break;
 800294e:	e010      	b.n	8002972 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	085b      	lsrs	r3, r3, #1
 8002956:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002962:	b29a      	uxth	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	60da      	str	r2, [r3, #12]
        break;
 800296a:	e002      	b.n	8002972 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	74fb      	strb	r3, [r7, #19]
        break;
 8002970:	bf00      	nop
    }
  }

  return ret;
 8002972:	7cfb      	ldrb	r3, [r7, #19]

}
 8002974:	4618      	mov	r0, r3
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	efff69f3 	.word	0xefff69f3
 8002980:	40013800 	.word	0x40013800
 8002984:	40021000 	.word	0x40021000
 8002988:	40004400 	.word	0x40004400
 800298c:	40004800 	.word	0x40004800

08002990 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299c:	f003 0301 	and.w	r3, r3, #1
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d00a      	beq.n	80029ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d00a      	beq.n	80029dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	430a      	orrs	r2, r1
 80029da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e0:	f003 0304 	and.w	r3, r3, #4
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d00a      	beq.n	80029fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	430a      	orrs	r2, r1
 80029fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d00a      	beq.n	8002a20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a24:	f003 0310 	and.w	r3, r3, #16
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d00a      	beq.n	8002a42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a46:	f003 0320 	and.w	r3, r3, #32
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d00a      	beq.n	8002a64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d01a      	beq.n	8002aa6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a8e:	d10a      	bne.n	8002aa6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d00a      	beq.n	8002ac8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	605a      	str	r2, [r3, #4]
  }
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b086      	sub	sp, #24
 8002ad8:	af02      	add	r7, sp, #8
 8002ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002adc:	2300      	movs	r3, #0
 8002ade:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002ae6:	f7fd fc25 	bl	8000334 <HAL_GetTick>
 8002aea:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b08      	cmp	r3, #8
 8002af8:	d10e      	bne.n	8002b18 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002afa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f000 f82c 	bl	8002b66 <UART_WaitOnFlagUntilTimeout>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d001      	beq.n	8002b18 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e022      	b.n	8002b5e <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0304 	and.w	r3, r3, #4
 8002b22:	2b04      	cmp	r3, #4
 8002b24:	d10e      	bne.n	8002b44 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002b2a:	9300      	str	r3, [sp, #0]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f000 f816 	bl	8002b66 <UART_WaitOnFlagUntilTimeout>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e00c      	b.n	8002b5e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2220      	movs	r2, #32
 8002b48:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2220      	movs	r2, #32
 8002b50:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b084      	sub	sp, #16
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	60f8      	str	r0, [r7, #12]
 8002b6e:	60b9      	str	r1, [r7, #8]
 8002b70:	603b      	str	r3, [r7, #0]
 8002b72:	4613      	mov	r3, r2
 8002b74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b76:	e02c      	b.n	8002bd2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b7e:	d028      	beq.n	8002bd2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d007      	beq.n	8002b96 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b86:	f7fd fbd5 	bl	8000334 <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d21d      	bcs.n	8002bd2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002ba4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	689a      	ldr	r2, [r3, #8]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f022 0201 	bic.w	r2, r2, #1
 8002bb4:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2220      	movs	r2, #32
 8002bba:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e00f      	b.n	8002bf2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	69da      	ldr	r2, [r3, #28]
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	68ba      	ldr	r2, [r7, #8]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	bf0c      	ite	eq
 8002be2:	2301      	moveq	r3, #1
 8002be4:	2300      	movne	r3, #0
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	461a      	mov	r2, r3
 8002bea:	79fb      	ldrb	r3, [r7, #7]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d0c3      	beq.n	8002b78 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	b085      	sub	sp, #20
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	4603      	mov	r3, r0
 8002c02:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002c04:	2300      	movs	r3, #0
 8002c06:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002c08:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c0c:	2b84      	cmp	r3, #132	; 0x84
 8002c0e:	d005      	beq.n	8002c1c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002c10:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	4413      	add	r3, r2
 8002c18:	3303      	adds	r3, #3
 8002c1a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3714      	adds	r7, #20
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr

08002c2a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8002c2a:	b480      	push	{r7}
 8002c2c:	b083      	sub	sp, #12
 8002c2e:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c30:	f3ef 8305 	mrs	r3, IPSR
 8002c34:	607b      	str	r3, [r7, #4]
  return(result);
 8002c36:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	bf14      	ite	ne
 8002c3c:	2301      	movne	r3, #1
 8002c3e:	2300      	moveq	r3, #0
 8002c40:	b2db      	uxtb	r3, r3
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr

08002c4e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002c52:	f000 fff7 	bl	8003c44 <vTaskStartScheduler>
  
  return osOK;
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c5e:	b087      	sub	sp, #28
 8002c60:	af02      	add	r7, sp, #8
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685c      	ldr	r4, [r3, #4]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002c72:	b29e      	uxth	r6, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff ffbd 	bl	8002bfa <makeFreeRtosPriority>
 8002c80:	4602      	mov	r2, r0
 8002c82:	f107 030c 	add.w	r3, r7, #12
 8002c86:	9301      	str	r3, [sp, #4]
 8002c88:	9200      	str	r2, [sp, #0]
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	4632      	mov	r2, r6
 8002c8e:	4629      	mov	r1, r5
 8002c90:	4620      	mov	r0, r4
 8002c92:	f000 fe7a 	bl	800398a <xTaskCreate>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d001      	beq.n	8002ca0 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	e000      	b.n	8002ca2 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3714      	adds	r7, #20
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002caa <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b084      	sub	sp, #16
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <osDelay+0x16>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	e000      	b.n	8002cc2 <osDelay+0x18>
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f000 ff8a 	bl	8003bdc <vTaskDelay>
  
  return osOK;
 8002cc8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3710      	adds	r7, #16
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b082      	sub	sp, #8
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 8002cda:	2001      	movs	r0, #1
 8002cdc:	f000 fa1a 	bl	8003114 <xQueueCreateMutex>
 8002ce0:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
	...

08002cec <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d101      	bne.n	8002d04 <osMutexWait+0x18>
    return osErrorParameter;
 8002d00:	2380      	movs	r3, #128	; 0x80
 8002d02:	e03c      	b.n	8002d7e <osMutexWait+0x92>
  }
  
  ticks = 0;
 8002d04:	2300      	movs	r3, #0
 8002d06:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d0e:	d103      	bne.n	8002d18 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8002d10:	f04f 33ff 	mov.w	r3, #4294967295
 8002d14:	60fb      	str	r3, [r7, #12]
 8002d16:	e009      	b.n	8002d2c <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d006      	beq.n	8002d2c <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d101      	bne.n	8002d2c <osMutexWait+0x40>
      ticks = 1;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8002d2c:	f7ff ff7d 	bl	8002c2a <inHandlerMode>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d017      	beq.n	8002d66 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8002d36:	f107 0308 	add.w	r3, r7, #8
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f000 fc96 	bl	8003670 <xQueueReceiveFromISR>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d001      	beq.n	8002d4e <osMutexWait+0x62>
      return osErrorOS;
 8002d4a:	23ff      	movs	r3, #255	; 0xff
 8002d4c:	e017      	b.n	8002d7e <osMutexWait+0x92>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d013      	beq.n	8002d7c <osMutexWait+0x90>
 8002d54:	4b0c      	ldr	r3, [pc, #48]	; (8002d88 <osMutexWait+0x9c>)
 8002d56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	f3bf 8f4f 	dsb	sy
 8002d60:	f3bf 8f6f 	isb	sy
 8002d64:	e00a      	b.n	8002d7c <osMutexWait+0x90>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8002d66:	2300      	movs	r3, #0
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f000 fb6d 	bl	800344c <xQueueGenericReceive>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d001      	beq.n	8002d7c <osMutexWait+0x90>
    return osErrorOS;
 8002d78:	23ff      	movs	r3, #255	; 0xff
 8002d7a:	e000      	b.n	8002d7e <osMutexWait+0x92>
  }
  
  return osOK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3710      	adds	r7, #16
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	e000ed04 	.word	0xe000ed04

08002d8c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8002d94:	2300      	movs	r3, #0
 8002d96:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8002d9c:	f7ff ff45 	bl	8002c2a <inHandlerMode>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d016      	beq.n	8002dd4 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8002da6:	f107 0308 	add.w	r3, r7, #8
 8002daa:	4619      	mov	r1, r3
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f000 fac3 	bl	8003338 <xQueueGiveFromISR>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d001      	beq.n	8002dbc <osMutexRelease+0x30>
      return osErrorOS;
 8002db8:	23ff      	movs	r3, #255	; 0xff
 8002dba:	e017      	b.n	8002dec <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d013      	beq.n	8002dea <osMutexRelease+0x5e>
 8002dc2:	4b0c      	ldr	r3, [pc, #48]	; (8002df4 <osMutexRelease+0x68>)
 8002dc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dc8:	601a      	str	r2, [r3, #0]
 8002dca:	f3bf 8f4f 	dsb	sy
 8002dce:	f3bf 8f6f 	isb	sy
 8002dd2:	e00a      	b.n	8002dea <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	2100      	movs	r1, #0
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 f9b2 	bl	8003144 <xQueueGenericSend>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d001      	beq.n	8002dea <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8002de6:	23ff      	movs	r3, #255	; 0xff
 8002de8:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8002dea:	68fb      	ldr	r3, [r7, #12]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3710      	adds	r7, #16
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	e000ed04 	.word	0xe000ed04

08002df8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f103 0208 	add.w	r2, r3, #8
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e10:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f103 0208 	add.w	r2, r3, #8
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f103 0208 	add.w	r2, r3, #8
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e52:	b480      	push	{r7}
 8002e54:	b085      	sub	sp, #20
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
 8002e5a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	683a      	ldr	r2, [r7, #0]
 8002e76:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	683a      	ldr	r2, [r7, #0]
 8002e7c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	1c5a      	adds	r2, r3, #1
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	601a      	str	r2, [r3, #0]
}
 8002e8e:	bf00      	nop
 8002e90:	3714      	adds	r7, #20
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr

08002e9a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	b085      	sub	sp, #20
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
 8002ea2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb0:	d103      	bne.n	8002eba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	691b      	ldr	r3, [r3, #16]
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	e00c      	b.n	8002ed4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	3308      	adds	r3, #8
 8002ebe:	60fb      	str	r3, [r7, #12]
 8002ec0:	e002      	b.n	8002ec8 <vListInsert+0x2e>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68ba      	ldr	r2, [r7, #8]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d2f6      	bcs.n	8002ec2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	685a      	ldr	r2, [r3, #4]
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	683a      	ldr	r2, [r7, #0]
 8002ee2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	68fa      	ldr	r2, [r7, #12]
 8002ee8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	683a      	ldr	r2, [r7, #0]
 8002eee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	1c5a      	adds	r2, r3, #1
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	601a      	str	r2, [r3, #0]
}
 8002f00:	bf00      	nop
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	691b      	ldr	r3, [r3, #16]
 8002f18:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	6892      	ldr	r2, [r2, #8]
 8002f22:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	6852      	ldr	r2, [r2, #4]
 8002f2c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d103      	bne.n	8002f40 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	1e5a      	subs	r2, r3, #1
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3714      	adds	r7, #20
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d109      	bne.n	8002f88 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f78:	f383 8811 	msr	BASEPRI, r3
 8002f7c:	f3bf 8f6f 	isb	sy
 8002f80:	f3bf 8f4f 	dsb	sy
 8002f84:	60bb      	str	r3, [r7, #8]
 8002f86:	e7fe      	b.n	8002f86 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8002f88:	f001 fcda 	bl	8004940 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f94:	68f9      	ldr	r1, [r7, #12]
 8002f96:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002f98:	fb01 f303 	mul.w	r3, r1, r3
 8002f9c:	441a      	add	r2, r3
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	68f9      	ldr	r1, [r7, #12]
 8002fbc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002fbe:	fb01 f303 	mul.w	r3, r1, r3
 8002fc2:	441a      	add	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	22ff      	movs	r2, #255	; 0xff
 8002fcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	22ff      	movs	r2, #255	; 0xff
 8002fd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d114      	bne.n	8003008 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	691b      	ldr	r3, [r3, #16]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d01a      	beq.n	800301c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	3310      	adds	r3, #16
 8002fea:	4618      	mov	r0, r3
 8002fec:	f001 f854 	bl	8004098 <xTaskRemoveFromEventList>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d012      	beq.n	800301c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002ff6:	4b0d      	ldr	r3, [pc, #52]	; (800302c <xQueueGenericReset+0xcc>)
 8002ff8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ffc:	601a      	str	r2, [r3, #0]
 8002ffe:	f3bf 8f4f 	dsb	sy
 8003002:	f3bf 8f6f 	isb	sy
 8003006:	e009      	b.n	800301c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	3310      	adds	r3, #16
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff fef3 	bl	8002df8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	3324      	adds	r3, #36	; 0x24
 8003016:	4618      	mov	r0, r3
 8003018:	f7ff feee 	bl	8002df8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800301c:	f001 fcbe 	bl	800499c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003020:	2301      	movs	r3, #1
}
 8003022:	4618      	mov	r0, r3
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	e000ed04 	.word	0xe000ed04

08003030 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08a      	sub	sp, #40	; 0x28
 8003034:	af02      	add	r7, sp, #8
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	4613      	mov	r3, r2
 800303c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d109      	bne.n	8003058 <xQueueGenericCreate+0x28>
 8003044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003048:	f383 8811 	msr	BASEPRI, r3
 800304c:	f3bf 8f6f 	isb	sy
 8003050:	f3bf 8f4f 	dsb	sy
 8003054:	613b      	str	r3, [r7, #16]
 8003056:	e7fe      	b.n	8003056 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d102      	bne.n	8003064 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800305e:	2300      	movs	r3, #0
 8003060:	61fb      	str	r3, [r7, #28]
 8003062:	e004      	b.n	800306e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	fb02 f303 	mul.w	r3, r2, r3
 800306c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	3348      	adds	r3, #72	; 0x48
 8003072:	4618      	mov	r0, r3
 8003074:	f001 fd74 	bl	8004b60 <pvPortMalloc>
 8003078:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00b      	beq.n	8003098 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	3348      	adds	r3, #72	; 0x48
 8003084:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003086:	79fa      	ldrb	r2, [r7, #7]
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	9300      	str	r3, [sp, #0]
 800308c:	4613      	mov	r3, r2
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	68b9      	ldr	r1, [r7, #8]
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f000 f805 	bl	80030a2 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8003098:	69bb      	ldr	r3, [r7, #24]
	}
 800309a:	4618      	mov	r0, r3
 800309c:	3720      	adds	r7, #32
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	b084      	sub	sp, #16
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	60f8      	str	r0, [r7, #12]
 80030aa:	60b9      	str	r1, [r7, #8]
 80030ac:	607a      	str	r2, [r7, #4]
 80030ae:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d103      	bne.n	80030be <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	69ba      	ldr	r2, [r7, #24]
 80030ba:	601a      	str	r2, [r3, #0]
 80030bc:	e002      	b.n	80030c4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	68fa      	ldr	r2, [r7, #12]
 80030c8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	68ba      	ldr	r2, [r7, #8]
 80030ce:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80030d0:	2101      	movs	r1, #1
 80030d2:	69b8      	ldr	r0, [r7, #24]
 80030d4:	f7ff ff44 	bl	8002f60 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80030d8:	bf00      	nop
 80030da:	3710      	adds	r7, #16
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b082      	sub	sp, #8
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d00e      	beq.n	800310c <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2200      	movs	r2, #0
 80030f2:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8003100:	2300      	movs	r3, #0
 8003102:	2200      	movs	r2, #0
 8003104:	2100      	movs	r1, #0
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 f81c 	bl	8003144 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800310c:	bf00      	nop
 800310e:	3708      	adds	r7, #8
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}

08003114 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	4603      	mov	r3, r0
 800311c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800311e:	2301      	movs	r3, #1
 8003120:	617b      	str	r3, [r7, #20]
 8003122:	2300      	movs	r3, #0
 8003124:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8003126:	79fb      	ldrb	r3, [r7, #7]
 8003128:	461a      	mov	r2, r3
 800312a:	6939      	ldr	r1, [r7, #16]
 800312c:	6978      	ldr	r0, [r7, #20]
 800312e:	f7ff ff7f 	bl	8003030 <xQueueGenericCreate>
 8003132:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f7ff ffd3 	bl	80030e0 <prvInitialiseMutex>

		return pxNewQueue;
 800313a:	68fb      	ldr	r3, [r7, #12]
	}
 800313c:	4618      	mov	r0, r3
 800313e:	3718      	adds	r7, #24
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b08e      	sub	sp, #56	; 0x38
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
 8003150:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003152:	2300      	movs	r3, #0
 8003154:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800315a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315c:	2b00      	cmp	r3, #0
 800315e:	d109      	bne.n	8003174 <xQueueGenericSend+0x30>
 8003160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003164:	f383 8811 	msr	BASEPRI, r3
 8003168:	f3bf 8f6f 	isb	sy
 800316c:	f3bf 8f4f 	dsb	sy
 8003170:	62bb      	str	r3, [r7, #40]	; 0x28
 8003172:	e7fe      	b.n	8003172 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d103      	bne.n	8003182 <xQueueGenericSend+0x3e>
 800317a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800317c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317e:	2b00      	cmp	r3, #0
 8003180:	d101      	bne.n	8003186 <xQueueGenericSend+0x42>
 8003182:	2301      	movs	r3, #1
 8003184:	e000      	b.n	8003188 <xQueueGenericSend+0x44>
 8003186:	2300      	movs	r3, #0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d109      	bne.n	80031a0 <xQueueGenericSend+0x5c>
 800318c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003190:	f383 8811 	msr	BASEPRI, r3
 8003194:	f3bf 8f6f 	isb	sy
 8003198:	f3bf 8f4f 	dsb	sy
 800319c:	627b      	str	r3, [r7, #36]	; 0x24
 800319e:	e7fe      	b.n	800319e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d103      	bne.n	80031ae <xQueueGenericSend+0x6a>
 80031a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d101      	bne.n	80031b2 <xQueueGenericSend+0x6e>
 80031ae:	2301      	movs	r3, #1
 80031b0:	e000      	b.n	80031b4 <xQueueGenericSend+0x70>
 80031b2:	2300      	movs	r3, #0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d109      	bne.n	80031cc <xQueueGenericSend+0x88>
 80031b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031bc:	f383 8811 	msr	BASEPRI, r3
 80031c0:	f3bf 8f6f 	isb	sy
 80031c4:	f3bf 8f4f 	dsb	sy
 80031c8:	623b      	str	r3, [r7, #32]
 80031ca:	e7fe      	b.n	80031ca <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80031cc:	f001 f91e 	bl	800440c <xTaskGetSchedulerState>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d102      	bne.n	80031dc <xQueueGenericSend+0x98>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d101      	bne.n	80031e0 <xQueueGenericSend+0x9c>
 80031dc:	2301      	movs	r3, #1
 80031de:	e000      	b.n	80031e2 <xQueueGenericSend+0x9e>
 80031e0:	2300      	movs	r3, #0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d109      	bne.n	80031fa <xQueueGenericSend+0xb6>
 80031e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ea:	f383 8811 	msr	BASEPRI, r3
 80031ee:	f3bf 8f6f 	isb	sy
 80031f2:	f3bf 8f4f 	dsb	sy
 80031f6:	61fb      	str	r3, [r7, #28]
 80031f8:	e7fe      	b.n	80031f8 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80031fa:	f001 fba1 	bl	8004940 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80031fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003200:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003206:	429a      	cmp	r2, r3
 8003208:	d302      	bcc.n	8003210 <xQueueGenericSend+0xcc>
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	2b02      	cmp	r3, #2
 800320e:	d129      	bne.n	8003264 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003210:	683a      	ldr	r2, [r7, #0]
 8003212:	68b9      	ldr	r1, [r7, #8]
 8003214:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003216:	f000 faa8 	bl	800376a <prvCopyDataToQueue>
 800321a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800321c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800321e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003220:	2b00      	cmp	r3, #0
 8003222:	d010      	beq.n	8003246 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003226:	3324      	adds	r3, #36	; 0x24
 8003228:	4618      	mov	r0, r3
 800322a:	f000 ff35 	bl	8004098 <xTaskRemoveFromEventList>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d013      	beq.n	800325c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003234:	4b3f      	ldr	r3, [pc, #252]	; (8003334 <xQueueGenericSend+0x1f0>)
 8003236:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	f3bf 8f4f 	dsb	sy
 8003240:	f3bf 8f6f 	isb	sy
 8003244:	e00a      	b.n	800325c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003248:	2b00      	cmp	r3, #0
 800324a:	d007      	beq.n	800325c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800324c:	4b39      	ldr	r3, [pc, #228]	; (8003334 <xQueueGenericSend+0x1f0>)
 800324e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	f3bf 8f4f 	dsb	sy
 8003258:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800325c:	f001 fb9e 	bl	800499c <vPortExitCritical>
				return pdPASS;
 8003260:	2301      	movs	r3, #1
 8003262:	e063      	b.n	800332c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d103      	bne.n	8003272 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800326a:	f001 fb97 	bl	800499c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800326e:	2300      	movs	r3, #0
 8003270:	e05c      	b.n	800332c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003274:	2b00      	cmp	r3, #0
 8003276:	d106      	bne.n	8003286 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8003278:	f107 0314 	add.w	r3, r7, #20
 800327c:	4618      	mov	r0, r3
 800327e:	f000 ff6d 	bl	800415c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003282:	2301      	movs	r3, #1
 8003284:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003286:	f001 fb89 	bl	800499c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800328a:	f000 fd21 	bl	8003cd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800328e:	f001 fb57 	bl	8004940 <vPortEnterCritical>
 8003292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003294:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003298:	b25b      	sxtb	r3, r3
 800329a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800329e:	d103      	bne.n	80032a8 <xQueueGenericSend+0x164>
 80032a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a2:	2200      	movs	r2, #0
 80032a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032ae:	b25b      	sxtb	r3, r3
 80032b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b4:	d103      	bne.n	80032be <xQueueGenericSend+0x17a>
 80032b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032be:	f001 fb6d 	bl	800499c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032c2:	1d3a      	adds	r2, r7, #4
 80032c4:	f107 0314 	add.w	r3, r7, #20
 80032c8:	4611      	mov	r1, r2
 80032ca:	4618      	mov	r0, r3
 80032cc:	f000 ff6a 	bl	80041a4 <xTaskCheckForTimeOut>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d124      	bne.n	8003320 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80032d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80032d8:	f000 fb3f 	bl	800395a <prvIsQueueFull>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d018      	beq.n	8003314 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80032e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032e4:	3310      	adds	r3, #16
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	4611      	mov	r1, r2
 80032ea:	4618      	mov	r0, r3
 80032ec:	f000 feb0 	bl	8004050 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80032f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80032f2:	f000 faca 	bl	800388a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80032f6:	f000 fcf9 	bl	8003cec <xTaskResumeAll>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f47f af7c 	bne.w	80031fa <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8003302:	4b0c      	ldr	r3, [pc, #48]	; (8003334 <xQueueGenericSend+0x1f0>)
 8003304:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003308:	601a      	str	r2, [r3, #0]
 800330a:	f3bf 8f4f 	dsb	sy
 800330e:	f3bf 8f6f 	isb	sy
 8003312:	e772      	b.n	80031fa <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003314:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003316:	f000 fab8 	bl	800388a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800331a:	f000 fce7 	bl	8003cec <xTaskResumeAll>
 800331e:	e76c      	b.n	80031fa <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003320:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003322:	f000 fab2 	bl	800388a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003326:	f000 fce1 	bl	8003cec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800332a:	2300      	movs	r3, #0
		}
	}
}
 800332c:	4618      	mov	r0, r3
 800332e:	3738      	adds	r7, #56	; 0x38
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}
 8003334:	e000ed04 	.word	0xe000ed04

08003338 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b08e      	sub	sp, #56	; 0x38
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003348:	2b00      	cmp	r3, #0
 800334a:	d109      	bne.n	8003360 <xQueueGiveFromISR+0x28>
 800334c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003350:	f383 8811 	msr	BASEPRI, r3
 8003354:	f3bf 8f6f 	isb	sy
 8003358:	f3bf 8f4f 	dsb	sy
 800335c:	623b      	str	r3, [r7, #32]
 800335e:	e7fe      	b.n	800335e <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003364:	2b00      	cmp	r3, #0
 8003366:	d009      	beq.n	800337c <xQueueGiveFromISR+0x44>
 8003368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800336c:	f383 8811 	msr	BASEPRI, r3
 8003370:	f3bf 8f6f 	isb	sy
 8003374:	f3bf 8f4f 	dsb	sy
 8003378:	61fb      	str	r3, [r7, #28]
 800337a:	e7fe      	b.n	800337a <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800337c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d103      	bne.n	800338c <xQueueGiveFromISR+0x54>
 8003384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d101      	bne.n	8003390 <xQueueGiveFromISR+0x58>
 800338c:	2301      	movs	r3, #1
 800338e:	e000      	b.n	8003392 <xQueueGiveFromISR+0x5a>
 8003390:	2300      	movs	r3, #0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d109      	bne.n	80033aa <xQueueGiveFromISR+0x72>
 8003396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800339a:	f383 8811 	msr	BASEPRI, r3
 800339e:	f3bf 8f6f 	isb	sy
 80033a2:	f3bf 8f4f 	dsb	sy
 80033a6:	61bb      	str	r3, [r7, #24]
 80033a8:	e7fe      	b.n	80033a8 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80033aa:	f001 fb9b 	bl	8004ae4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80033ae:	f3ef 8211 	mrs	r2, BASEPRI
 80033b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b6:	f383 8811 	msr	BASEPRI, r3
 80033ba:	f3bf 8f6f 	isb	sy
 80033be:	f3bf 8f4f 	dsb	sy
 80033c2:	617a      	str	r2, [r7, #20]
 80033c4:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80033c6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80033c8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80033ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ce:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80033d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d22b      	bcs.n	8003432 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80033da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80033e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80033e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033e6:	1c5a      	adds	r2, r3, #1
 80033e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ea:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80033ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80033f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f4:	d112      	bne.n	800341c <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80033f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d016      	beq.n	800342c <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003400:	3324      	adds	r3, #36	; 0x24
 8003402:	4618      	mov	r0, r3
 8003404:	f000 fe48 	bl	8004098 <xTaskRemoveFromEventList>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00e      	beq.n	800342c <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00b      	beq.n	800342c <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	2201      	movs	r2, #1
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	e007      	b.n	800342c <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800341c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003420:	3301      	adds	r3, #1
 8003422:	b2db      	uxtb	r3, r3
 8003424:	b25a      	sxtb	r2, r3
 8003426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003428:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800342c:	2301      	movs	r3, #1
 800342e:	637b      	str	r3, [r7, #52]	; 0x34
 8003430:	e001      	b.n	8003436 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003432:	2300      	movs	r3, #0
 8003434:	637b      	str	r3, [r7, #52]	; 0x34
 8003436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003438:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003440:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003442:	4618      	mov	r0, r3
 8003444:	3738      	adds	r7, #56	; 0x38
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
	...

0800344c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b08e      	sub	sp, #56	; 0x38
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
 8003458:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800345a:	2300      	movs	r3, #0
 800345c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003464:	2b00      	cmp	r3, #0
 8003466:	d109      	bne.n	800347c <xQueueGenericReceive+0x30>
	__asm volatile
 8003468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800346c:	f383 8811 	msr	BASEPRI, r3
 8003470:	f3bf 8f6f 	isb	sy
 8003474:	f3bf 8f4f 	dsb	sy
 8003478:	627b      	str	r3, [r7, #36]	; 0x24
 800347a:	e7fe      	b.n	800347a <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d103      	bne.n	800348a <xQueueGenericReceive+0x3e>
 8003482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	2b00      	cmp	r3, #0
 8003488:	d101      	bne.n	800348e <xQueueGenericReceive+0x42>
 800348a:	2301      	movs	r3, #1
 800348c:	e000      	b.n	8003490 <xQueueGenericReceive+0x44>
 800348e:	2300      	movs	r3, #0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d109      	bne.n	80034a8 <xQueueGenericReceive+0x5c>
 8003494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003498:	f383 8811 	msr	BASEPRI, r3
 800349c:	f3bf 8f6f 	isb	sy
 80034a0:	f3bf 8f4f 	dsb	sy
 80034a4:	623b      	str	r3, [r7, #32]
 80034a6:	e7fe      	b.n	80034a6 <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80034a8:	f000 ffb0 	bl	800440c <xTaskGetSchedulerState>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d102      	bne.n	80034b8 <xQueueGenericReceive+0x6c>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d101      	bne.n	80034bc <xQueueGenericReceive+0x70>
 80034b8:	2301      	movs	r3, #1
 80034ba:	e000      	b.n	80034be <xQueueGenericReceive+0x72>
 80034bc:	2300      	movs	r3, #0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d109      	bne.n	80034d6 <xQueueGenericReceive+0x8a>
 80034c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034c6:	f383 8811 	msr	BASEPRI, r3
 80034ca:	f3bf 8f6f 	isb	sy
 80034ce:	f3bf 8f4f 	dsb	sy
 80034d2:	61fb      	str	r3, [r7, #28]
 80034d4:	e7fe      	b.n	80034d4 <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80034d6:	f001 fa33 	bl	8004940 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80034da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034de:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80034e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d046      	beq.n	8003574 <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 80034e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80034ec:	68b9      	ldr	r1, [r7, #8]
 80034ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80034f0:	f000 f9a5 	bl	800383e <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d121      	bne.n	800353e <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 80034fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034fc:	1e5a      	subs	r2, r3, #1
 80034fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003500:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d104      	bne.n	8003514 <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800350a:	f001 f897 	bl	800463c <pvTaskIncrementMutexHeldCount>
 800350e:	4602      	mov	r2, r0
 8003510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003512:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003516:	691b      	ldr	r3, [r3, #16]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d027      	beq.n	800356c <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800351c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800351e:	3310      	adds	r3, #16
 8003520:	4618      	mov	r0, r3
 8003522:	f000 fdb9 	bl	8004098 <xTaskRemoveFromEventList>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d01f      	beq.n	800356c <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 800352c:	4b4f      	ldr	r3, [pc, #316]	; (800366c <xQueueGenericReceive+0x220>)
 800352e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003532:	601a      	str	r2, [r3, #0]
 8003534:	f3bf 8f4f 	dsb	sy
 8003538:	f3bf 8f6f 	isb	sy
 800353c:	e016      	b.n	800356c <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800353e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003540:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003542:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00f      	beq.n	800356c <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800354c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800354e:	3324      	adds	r3, #36	; 0x24
 8003550:	4618      	mov	r0, r3
 8003552:	f000 fda1 	bl	8004098 <xTaskRemoveFromEventList>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d007      	beq.n	800356c <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 800355c:	4b43      	ldr	r3, [pc, #268]	; (800366c <xQueueGenericReceive+0x220>)
 800355e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003562:	601a      	str	r2, [r3, #0]
 8003564:	f3bf 8f4f 	dsb	sy
 8003568:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 800356c:	f001 fa16 	bl	800499c <vPortExitCritical>
				return pdPASS;
 8003570:	2301      	movs	r3, #1
 8003572:	e077      	b.n	8003664 <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d103      	bne.n	8003582 <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800357a:	f001 fa0f 	bl	800499c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800357e:	2300      	movs	r3, #0
 8003580:	e070      	b.n	8003664 <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003584:	2b00      	cmp	r3, #0
 8003586:	d106      	bne.n	8003596 <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8003588:	f107 0314 	add.w	r3, r7, #20
 800358c:	4618      	mov	r0, r3
 800358e:	f000 fde5 	bl	800415c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003592:	2301      	movs	r3, #1
 8003594:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003596:	f001 fa01 	bl	800499c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800359a:	f000 fb99 	bl	8003cd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800359e:	f001 f9cf 	bl	8004940 <vPortEnterCritical>
 80035a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80035a8:	b25b      	sxtb	r3, r3
 80035aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ae:	d103      	bne.n	80035b8 <xQueueGenericReceive+0x16c>
 80035b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035be:	b25b      	sxtb	r3, r3
 80035c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c4:	d103      	bne.n	80035ce <xQueueGenericReceive+0x182>
 80035c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035ce:	f001 f9e5 	bl	800499c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80035d2:	1d3a      	adds	r2, r7, #4
 80035d4:	f107 0314 	add.w	r3, r7, #20
 80035d8:	4611      	mov	r1, r2
 80035da:	4618      	mov	r0, r3
 80035dc:	f000 fde2 	bl	80041a4 <xTaskCheckForTimeOut>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d131      	bne.n	800364a <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80035e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80035e8:	f000 f9a1 	bl	800392e <prvIsQueueEmpty>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d025      	beq.n	800363e <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80035f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d108      	bne.n	800360c <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 80035fa:	f001 f9a1 	bl	8004940 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80035fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	4618      	mov	r0, r3
 8003604:	f000 ff20 	bl	8004448 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8003608:	f001 f9c8 	bl	800499c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800360c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800360e:	3324      	adds	r3, #36	; 0x24
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	4611      	mov	r1, r2
 8003614:	4618      	mov	r0, r3
 8003616:	f000 fd1b 	bl	8004050 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800361a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800361c:	f000 f935 	bl	800388a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003620:	f000 fb64 	bl	8003cec <xTaskResumeAll>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	f47f af55 	bne.w	80034d6 <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 800362c:	4b0f      	ldr	r3, [pc, #60]	; (800366c <xQueueGenericReceive+0x220>)
 800362e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003632:	601a      	str	r2, [r3, #0]
 8003634:	f3bf 8f4f 	dsb	sy
 8003638:	f3bf 8f6f 	isb	sy
 800363c:	e74b      	b.n	80034d6 <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800363e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003640:	f000 f923 	bl	800388a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003644:	f000 fb52 	bl	8003cec <xTaskResumeAll>
 8003648:	e745      	b.n	80034d6 <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800364a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800364c:	f000 f91d 	bl	800388a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003650:	f000 fb4c 	bl	8003cec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003654:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003656:	f000 f96a 	bl	800392e <prvIsQueueEmpty>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	f43f af3a 	beq.w	80034d6 <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003662:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8003664:	4618      	mov	r0, r3
 8003666:	3738      	adds	r7, #56	; 0x38
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}
 800366c:	e000ed04 	.word	0xe000ed04

08003670 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b08e      	sub	sp, #56	; 0x38
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003682:	2b00      	cmp	r3, #0
 8003684:	d109      	bne.n	800369a <xQueueReceiveFromISR+0x2a>
 8003686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800368a:	f383 8811 	msr	BASEPRI, r3
 800368e:	f3bf 8f6f 	isb	sy
 8003692:	f3bf 8f4f 	dsb	sy
 8003696:	623b      	str	r3, [r7, #32]
 8003698:	e7fe      	b.n	8003698 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d103      	bne.n	80036a8 <xQueueReceiveFromISR+0x38>
 80036a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <xQueueReceiveFromISR+0x3c>
 80036a8:	2301      	movs	r3, #1
 80036aa:	e000      	b.n	80036ae <xQueueReceiveFromISR+0x3e>
 80036ac:	2300      	movs	r3, #0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d109      	bne.n	80036c6 <xQueueReceiveFromISR+0x56>
 80036b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b6:	f383 8811 	msr	BASEPRI, r3
 80036ba:	f3bf 8f6f 	isb	sy
 80036be:	f3bf 8f4f 	dsb	sy
 80036c2:	61fb      	str	r3, [r7, #28]
 80036c4:	e7fe      	b.n	80036c4 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80036c6:	f001 fa0d 	bl	8004ae4 <vPortValidateInterruptPriority>
	__asm volatile
 80036ca:	f3ef 8211 	mrs	r2, BASEPRI
 80036ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036d2:	f383 8811 	msr	BASEPRI, r3
 80036d6:	f3bf 8f6f 	isb	sy
 80036da:	f3bf 8f4f 	dsb	sy
 80036de:	61ba      	str	r2, [r7, #24]
 80036e0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80036e2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80036e4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80036e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ea:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80036ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d02f      	beq.n	8003752 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80036f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80036f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80036fc:	68b9      	ldr	r1, [r7, #8]
 80036fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003700:	f000 f89d 	bl	800383e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8003704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003706:	1e5a      	subs	r2, r3, #1
 8003708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800370a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800370c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003714:	d112      	bne.n	800373c <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d016      	beq.n	800374c <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800371e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003720:	3310      	adds	r3, #16
 8003722:	4618      	mov	r0, r3
 8003724:	f000 fcb8 	bl	8004098 <xTaskRemoveFromEventList>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00e      	beq.n	800374c <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00b      	beq.n	800374c <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	601a      	str	r2, [r3, #0]
 800373a:	e007      	b.n	800374c <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800373c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003740:	3301      	adds	r3, #1
 8003742:	b2db      	uxtb	r3, r3
 8003744:	b25a      	sxtb	r2, r3
 8003746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003748:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800374c:	2301      	movs	r3, #1
 800374e:	637b      	str	r3, [r7, #52]	; 0x34
 8003750:	e001      	b.n	8003756 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8003752:	2300      	movs	r3, #0
 8003754:	637b      	str	r3, [r7, #52]	; 0x34
 8003756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003758:	613b      	str	r3, [r7, #16]
	__asm volatile
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003762:	4618      	mov	r0, r3
 8003764:	3738      	adds	r7, #56	; 0x38
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}

0800376a <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800376a:	b580      	push	{r7, lr}
 800376c:	b086      	sub	sp, #24
 800376e:	af00      	add	r7, sp, #0
 8003770:	60f8      	str	r0, [r7, #12]
 8003772:	60b9      	str	r1, [r7, #8]
 8003774:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003776:	2300      	movs	r3, #0
 8003778:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800377e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003784:	2b00      	cmp	r3, #0
 8003786:	d10d      	bne.n	80037a4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d14d      	bne.n	800382c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	4618      	mov	r0, r3
 8003796:	f000 fecd 	bl	8004534 <xTaskPriorityDisinherit>
 800379a:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	605a      	str	r2, [r3, #4]
 80037a2:	e043      	b.n	800382c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d119      	bne.n	80037de <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6898      	ldr	r0, [r3, #8]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b2:	461a      	mov	r2, r3
 80037b4:	68b9      	ldr	r1, [r7, #8]
 80037b6:	f002 f95b 	bl	8005a70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c2:	441a      	add	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d32b      	bcc.n	800382c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	609a      	str	r2, [r3, #8]
 80037dc:	e026      	b.n	800382c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	68d8      	ldr	r0, [r3, #12]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e6:	461a      	mov	r2, r3
 80037e8:	68b9      	ldr	r1, [r7, #8]
 80037ea:	f002 f941 	bl	8005a70 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	68da      	ldr	r2, [r3, #12]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f6:	425b      	negs	r3, r3
 80037f8:	441a      	add	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	429a      	cmp	r2, r3
 8003808:	d207      	bcs.n	800381a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	685a      	ldr	r2, [r3, #4]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003812:	425b      	negs	r3, r3
 8003814:	441a      	add	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2b02      	cmp	r3, #2
 800381e:	d105      	bne.n	800382c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d002      	beq.n	800382c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	3b01      	subs	r3, #1
 800382a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	1c5a      	adds	r2, r3, #1
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003834:	697b      	ldr	r3, [r7, #20]
}
 8003836:	4618      	mov	r0, r3
 8003838:	3718      	adds	r7, #24
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}

0800383e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800383e:	b580      	push	{r7, lr}
 8003840:	b082      	sub	sp, #8
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
 8003846:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384c:	2b00      	cmp	r3, #0
 800384e:	d018      	beq.n	8003882 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	68da      	ldr	r2, [r3, #12]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003858:	441a      	add	r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	68da      	ldr	r2, [r3, #12]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	429a      	cmp	r2, r3
 8003868:	d303      	bcc.n	8003872 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68d9      	ldr	r1, [r3, #12]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387a:	461a      	mov	r2, r3
 800387c:	6838      	ldr	r0, [r7, #0]
 800387e:	f002 f8f7 	bl	8005a70 <memcpy>
	}
}
 8003882:	bf00      	nop
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b084      	sub	sp, #16
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003892:	f001 f855 	bl	8004940 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800389c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800389e:	e011      	b.n	80038c4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d012      	beq.n	80038ce <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	3324      	adds	r3, #36	; 0x24
 80038ac:	4618      	mov	r0, r3
 80038ae:	f000 fbf3 	bl	8004098 <xTaskRemoveFromEventList>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d001      	beq.n	80038bc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80038b8:	f000 fcd2 	bl	8004260 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80038bc:	7bfb      	ldrb	r3, [r7, #15]
 80038be:	3b01      	subs	r3, #1
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80038c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	dce9      	bgt.n	80038a0 <prvUnlockQueue+0x16>
 80038cc:	e000      	b.n	80038d0 <prvUnlockQueue+0x46>
					break;
 80038ce:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	22ff      	movs	r2, #255	; 0xff
 80038d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80038d8:	f001 f860 	bl	800499c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80038dc:	f001 f830 	bl	8004940 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038e6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80038e8:	e011      	b.n	800390e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d012      	beq.n	8003918 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	3310      	adds	r3, #16
 80038f6:	4618      	mov	r0, r3
 80038f8:	f000 fbce 	bl	8004098 <xTaskRemoveFromEventList>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003902:	f000 fcad 	bl	8004260 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003906:	7bbb      	ldrb	r3, [r7, #14]
 8003908:	3b01      	subs	r3, #1
 800390a:	b2db      	uxtb	r3, r3
 800390c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800390e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003912:	2b00      	cmp	r3, #0
 8003914:	dce9      	bgt.n	80038ea <prvUnlockQueue+0x60>
 8003916:	e000      	b.n	800391a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003918:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	22ff      	movs	r2, #255	; 0xff
 800391e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003922:	f001 f83b 	bl	800499c <vPortExitCritical>
}
 8003926:	bf00      	nop
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b084      	sub	sp, #16
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003936:	f001 f803 	bl	8004940 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800393e:	2b00      	cmp	r3, #0
 8003940:	d102      	bne.n	8003948 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003942:	2301      	movs	r3, #1
 8003944:	60fb      	str	r3, [r7, #12]
 8003946:	e001      	b.n	800394c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003948:	2300      	movs	r3, #0
 800394a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800394c:	f001 f826 	bl	800499c <vPortExitCritical>

	return xReturn;
 8003950:	68fb      	ldr	r3, [r7, #12]
}
 8003952:	4618      	mov	r0, r3
 8003954:	3710      	adds	r7, #16
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b084      	sub	sp, #16
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003962:	f000 ffed 	bl	8004940 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800396e:	429a      	cmp	r2, r3
 8003970:	d102      	bne.n	8003978 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003972:	2301      	movs	r3, #1
 8003974:	60fb      	str	r3, [r7, #12]
 8003976:	e001      	b.n	800397c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003978:	2300      	movs	r3, #0
 800397a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800397c:	f001 f80e 	bl	800499c <vPortExitCritical>

	return xReturn;
 8003980:	68fb      	ldr	r3, [r7, #12]
}
 8003982:	4618      	mov	r0, r3
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}

0800398a <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800398a:	b580      	push	{r7, lr}
 800398c:	b08c      	sub	sp, #48	; 0x30
 800398e:	af04      	add	r7, sp, #16
 8003990:	60f8      	str	r0, [r7, #12]
 8003992:	60b9      	str	r1, [r7, #8]
 8003994:	603b      	str	r3, [r7, #0]
 8003996:	4613      	mov	r3, r2
 8003998:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800399a:	88fb      	ldrh	r3, [r7, #6]
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	4618      	mov	r0, r3
 80039a0:	f001 f8de 	bl	8004b60 <pvPortMalloc>
 80039a4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00e      	beq.n	80039ca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80039ac:	2054      	movs	r0, #84	; 0x54
 80039ae:	f001 f8d7 	bl	8004b60 <pvPortMalloc>
 80039b2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d003      	beq.n	80039c2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	697a      	ldr	r2, [r7, #20]
 80039be:	631a      	str	r2, [r3, #48]	; 0x30
 80039c0:	e005      	b.n	80039ce <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80039c2:	6978      	ldr	r0, [r7, #20]
 80039c4:	f001 f98e 	bl	8004ce4 <vPortFree>
 80039c8:	e001      	b.n	80039ce <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80039ca:	2300      	movs	r3, #0
 80039cc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d013      	beq.n	80039fc <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80039d4:	88fa      	ldrh	r2, [r7, #6]
 80039d6:	2300      	movs	r3, #0
 80039d8:	9303      	str	r3, [sp, #12]
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	9302      	str	r3, [sp, #8]
 80039de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039e0:	9301      	str	r3, [sp, #4]
 80039e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039e4:	9300      	str	r3, [sp, #0]
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	68b9      	ldr	r1, [r7, #8]
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 f80e 	bl	8003a0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80039f0:	69f8      	ldr	r0, [r7, #28]
 80039f2:	f000 f889 	bl	8003b08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80039f6:	2301      	movs	r3, #1
 80039f8:	61bb      	str	r3, [r7, #24]
 80039fa:	e002      	b.n	8003a02 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80039fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003a00:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003a02:	69bb      	ldr	r3, [r7, #24]
	}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3720      	adds	r7, #32
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b088      	sub	sp, #32
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
 8003a18:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003a24:	3b01      	subs	r3, #1
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	4413      	add	r3, r2
 8003a2a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	f023 0307 	bic.w	r3, r3, #7
 8003a32:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d009      	beq.n	8003a52 <prvInitialiseNewTask+0x46>
	__asm volatile
 8003a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a42:	f383 8811 	msr	BASEPRI, r3
 8003a46:	f3bf 8f6f 	isb	sy
 8003a4a:	f3bf 8f4f 	dsb	sy
 8003a4e:	617b      	str	r3, [r7, #20]
 8003a50:	e7fe      	b.n	8003a50 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a52:	2300      	movs	r3, #0
 8003a54:	61fb      	str	r3, [r7, #28]
 8003a56:	e012      	b.n	8003a7e <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a58:	68ba      	ldr	r2, [r7, #8]
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	7819      	ldrb	r1, [r3, #0]
 8003a60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	4413      	add	r3, r2
 8003a66:	3334      	adds	r3, #52	; 0x34
 8003a68:	460a      	mov	r2, r1
 8003a6a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003a6c:	68ba      	ldr	r2, [r7, #8]
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	4413      	add	r3, r2
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d006      	beq.n	8003a86 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	61fb      	str	r3, [r7, #28]
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	2b0f      	cmp	r3, #15
 8003a82:	d9e9      	bls.n	8003a58 <prvInitialiseNewTask+0x4c>
 8003a84:	e000      	b.n	8003a88 <prvInitialiseNewTask+0x7c>
		{
			break;
 8003a86:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a92:	2b06      	cmp	r3, #6
 8003a94:	d901      	bls.n	8003a9a <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003a96:	2306      	movs	r3, #6
 8003a98:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a9e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003aa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aa2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003aa4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aae:	3304      	adds	r3, #4
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f7ff f9c1 	bl	8002e38 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab8:	3318      	adds	r3, #24
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7ff f9bc 	bl	8002e38 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ac2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ac4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ac8:	f1c3 0207 	rsb	r2, r3, #7
 8003acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ace:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ad4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad8:	2200      	movs	r2, #0
 8003ada:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	68f9      	ldr	r1, [r7, #12]
 8003ae8:	69b8      	ldr	r0, [r7, #24]
 8003aea:	f000 fe21 	bl	8004730 <pxPortInitialiseStack>
 8003aee:	4602      	mov	r2, r0
 8003af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d002      	beq.n	8003b00 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003afc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003afe:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b00:	bf00      	nop
 8003b02:	3720      	adds	r7, #32
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}

08003b08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003b10:	f000 ff16 	bl	8004940 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003b14:	4b2a      	ldr	r3, [pc, #168]	; (8003bc0 <prvAddNewTaskToReadyList+0xb8>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	4a29      	ldr	r2, [pc, #164]	; (8003bc0 <prvAddNewTaskToReadyList+0xb8>)
 8003b1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003b1e:	4b29      	ldr	r3, [pc, #164]	; (8003bc4 <prvAddNewTaskToReadyList+0xbc>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d109      	bne.n	8003b3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b26:	4a27      	ldr	r2, [pc, #156]	; (8003bc4 <prvAddNewTaskToReadyList+0xbc>)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b2c:	4b24      	ldr	r3, [pc, #144]	; (8003bc0 <prvAddNewTaskToReadyList+0xb8>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d110      	bne.n	8003b56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003b34:	f000 fbb8 	bl	80042a8 <prvInitialiseTaskLists>
 8003b38:	e00d      	b.n	8003b56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003b3a:	4b23      	ldr	r3, [pc, #140]	; (8003bc8 <prvAddNewTaskToReadyList+0xc0>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d109      	bne.n	8003b56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003b42:	4b20      	ldr	r3, [pc, #128]	; (8003bc4 <prvAddNewTaskToReadyList+0xbc>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d802      	bhi.n	8003b56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003b50:	4a1c      	ldr	r2, [pc, #112]	; (8003bc4 <prvAddNewTaskToReadyList+0xbc>)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003b56:	4b1d      	ldr	r3, [pc, #116]	; (8003bcc <prvAddNewTaskToReadyList+0xc4>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	4a1b      	ldr	r2, [pc, #108]	; (8003bcc <prvAddNewTaskToReadyList+0xc4>)
 8003b5e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b64:	2201      	movs	r2, #1
 8003b66:	409a      	lsls	r2, r3
 8003b68:	4b19      	ldr	r3, [pc, #100]	; (8003bd0 <prvAddNewTaskToReadyList+0xc8>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	4a18      	ldr	r2, [pc, #96]	; (8003bd0 <prvAddNewTaskToReadyList+0xc8>)
 8003b70:	6013      	str	r3, [r2, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b76:	4613      	mov	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	4a15      	ldr	r2, [pc, #84]	; (8003bd4 <prvAddNewTaskToReadyList+0xcc>)
 8003b80:	441a      	add	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	3304      	adds	r3, #4
 8003b86:	4619      	mov	r1, r3
 8003b88:	4610      	mov	r0, r2
 8003b8a:	f7ff f962 	bl	8002e52 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003b8e:	f000 ff05 	bl	800499c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003b92:	4b0d      	ldr	r3, [pc, #52]	; (8003bc8 <prvAddNewTaskToReadyList+0xc0>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00e      	beq.n	8003bb8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003b9a:	4b0a      	ldr	r3, [pc, #40]	; (8003bc4 <prvAddNewTaskToReadyList+0xbc>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d207      	bcs.n	8003bb8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003ba8:	4b0b      	ldr	r3, [pc, #44]	; (8003bd8 <prvAddNewTaskToReadyList+0xd0>)
 8003baa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bae:	601a      	str	r2, [r3, #0]
 8003bb0:	f3bf 8f4f 	dsb	sy
 8003bb4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003bb8:	bf00      	nop
 8003bba:	3708      	adds	r7, #8
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	20000190 	.word	0x20000190
 8003bc4:	20000090 	.word	0x20000090
 8003bc8:	2000019c 	.word	0x2000019c
 8003bcc:	200001ac 	.word	0x200001ac
 8003bd0:	20000198 	.word	0x20000198
 8003bd4:	20000094 	.word	0x20000094
 8003bd8:	e000ed04 	.word	0xe000ed04

08003bdc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003be4:	2300      	movs	r3, #0
 8003be6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d016      	beq.n	8003c1c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003bee:	4b13      	ldr	r3, [pc, #76]	; (8003c3c <vTaskDelay+0x60>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d009      	beq.n	8003c0a <vTaskDelay+0x2e>
 8003bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bfa:	f383 8811 	msr	BASEPRI, r3
 8003bfe:	f3bf 8f6f 	isb	sy
 8003c02:	f3bf 8f4f 	dsb	sy
 8003c06:	60bb      	str	r3, [r7, #8]
 8003c08:	e7fe      	b.n	8003c08 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003c0a:	f000 f861 	bl	8003cd0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c0e:	2100      	movs	r1, #0
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 fd27 	bl	8004664 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c16:	f000 f869 	bl	8003cec <xTaskResumeAll>
 8003c1a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d107      	bne.n	8003c32 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8003c22:	4b07      	ldr	r3, [pc, #28]	; (8003c40 <vTaskDelay+0x64>)
 8003c24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c28:	601a      	str	r2, [r3, #0]
 8003c2a:	f3bf 8f4f 	dsb	sy
 8003c2e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003c32:	bf00      	nop
 8003c34:	3710      	adds	r7, #16
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	200001b8 	.word	0x200001b8
 8003c40:	e000ed04 	.word	0xe000ed04

08003c44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8003c4a:	4b1b      	ldr	r3, [pc, #108]	; (8003cb8 <vTaskStartScheduler+0x74>)
 8003c4c:	9301      	str	r3, [sp, #4]
 8003c4e:	2300      	movs	r3, #0
 8003c50:	9300      	str	r3, [sp, #0]
 8003c52:	2300      	movs	r3, #0
 8003c54:	2280      	movs	r2, #128	; 0x80
 8003c56:	4919      	ldr	r1, [pc, #100]	; (8003cbc <vTaskStartScheduler+0x78>)
 8003c58:	4819      	ldr	r0, [pc, #100]	; (8003cc0 <vTaskStartScheduler+0x7c>)
 8003c5a:	f7ff fe96 	bl	800398a <xTaskCreate>
 8003c5e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d115      	bne.n	8003c92 <vTaskStartScheduler+0x4e>
 8003c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c6a:	f383 8811 	msr	BASEPRI, r3
 8003c6e:	f3bf 8f6f 	isb	sy
 8003c72:	f3bf 8f4f 	dsb	sy
 8003c76:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003c78:	4b12      	ldr	r3, [pc, #72]	; (8003cc4 <vTaskStartScheduler+0x80>)
 8003c7a:	f04f 32ff 	mov.w	r2, #4294967295
 8003c7e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003c80:	4b11      	ldr	r3, [pc, #68]	; (8003cc8 <vTaskStartScheduler+0x84>)
 8003c82:	2201      	movs	r2, #1
 8003c84:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003c86:	4b11      	ldr	r3, [pc, #68]	; (8003ccc <vTaskStartScheduler+0x88>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003c8c:	f000 fdcc 	bl	8004828 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003c90:	e00d      	b.n	8003cae <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c98:	d109      	bne.n	8003cae <vTaskStartScheduler+0x6a>
 8003c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c9e:	f383 8811 	msr	BASEPRI, r3
 8003ca2:	f3bf 8f6f 	isb	sy
 8003ca6:	f3bf 8f4f 	dsb	sy
 8003caa:	607b      	str	r3, [r7, #4]
 8003cac:	e7fe      	b.n	8003cac <vTaskStartScheduler+0x68>
}
 8003cae:	bf00      	nop
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	200001b4 	.word	0x200001b4
 8003cbc:	080062a8 	.word	0x080062a8
 8003cc0:	08004279 	.word	0x08004279
 8003cc4:	200001b0 	.word	0x200001b0
 8003cc8:	2000019c 	.word	0x2000019c
 8003ccc:	20000194 	.word	0x20000194

08003cd0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003cd4:	4b04      	ldr	r3, [pc, #16]	; (8003ce8 <vTaskSuspendAll+0x18>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	3301      	adds	r3, #1
 8003cda:	4a03      	ldr	r2, [pc, #12]	; (8003ce8 <vTaskSuspendAll+0x18>)
 8003cdc:	6013      	str	r3, [r2, #0]
}
 8003cde:	bf00      	nop
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr
 8003ce8:	200001b8 	.word	0x200001b8

08003cec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003cfa:	4b41      	ldr	r3, [pc, #260]	; (8003e00 <xTaskResumeAll+0x114>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d109      	bne.n	8003d16 <xTaskResumeAll+0x2a>
 8003d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d06:	f383 8811 	msr	BASEPRI, r3
 8003d0a:	f3bf 8f6f 	isb	sy
 8003d0e:	f3bf 8f4f 	dsb	sy
 8003d12:	603b      	str	r3, [r7, #0]
 8003d14:	e7fe      	b.n	8003d14 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003d16:	f000 fe13 	bl	8004940 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003d1a:	4b39      	ldr	r3, [pc, #228]	; (8003e00 <xTaskResumeAll+0x114>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	4a37      	ldr	r2, [pc, #220]	; (8003e00 <xTaskResumeAll+0x114>)
 8003d22:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d24:	4b36      	ldr	r3, [pc, #216]	; (8003e00 <xTaskResumeAll+0x114>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d161      	bne.n	8003df0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003d2c:	4b35      	ldr	r3, [pc, #212]	; (8003e04 <xTaskResumeAll+0x118>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d05d      	beq.n	8003df0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d34:	e02e      	b.n	8003d94 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003d36:	4b34      	ldr	r3, [pc, #208]	; (8003e08 <xTaskResumeAll+0x11c>)
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	3318      	adds	r3, #24
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7ff f8e2 	bl	8002f0c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	3304      	adds	r3, #4
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7ff f8dd 	bl	8002f0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d56:	2201      	movs	r2, #1
 8003d58:	409a      	lsls	r2, r3
 8003d5a:	4b2c      	ldr	r3, [pc, #176]	; (8003e0c <xTaskResumeAll+0x120>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	4a2a      	ldr	r2, [pc, #168]	; (8003e0c <xTaskResumeAll+0x120>)
 8003d62:	6013      	str	r3, [r2, #0]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d68:	4613      	mov	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4413      	add	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4a27      	ldr	r2, [pc, #156]	; (8003e10 <xTaskResumeAll+0x124>)
 8003d72:	441a      	add	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	3304      	adds	r3, #4
 8003d78:	4619      	mov	r1, r3
 8003d7a:	4610      	mov	r0, r2
 8003d7c:	f7ff f869 	bl	8002e52 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d84:	4b23      	ldr	r3, [pc, #140]	; (8003e14 <xTaskResumeAll+0x128>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d302      	bcc.n	8003d94 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8003d8e:	4b22      	ldr	r3, [pc, #136]	; (8003e18 <xTaskResumeAll+0x12c>)
 8003d90:	2201      	movs	r2, #1
 8003d92:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d94:	4b1c      	ldr	r3, [pc, #112]	; (8003e08 <xTaskResumeAll+0x11c>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d1cc      	bne.n	8003d36 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003da2:	f000 fb0d 	bl	80043c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003da6:	4b1d      	ldr	r3, [pc, #116]	; (8003e1c <xTaskResumeAll+0x130>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d010      	beq.n	8003dd4 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003db2:	f000 f837 	bl	8003e24 <xTaskIncrementTick>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d002      	beq.n	8003dc2 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8003dbc:	4b16      	ldr	r3, [pc, #88]	; (8003e18 <xTaskResumeAll+0x12c>)
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1f1      	bne.n	8003db2 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8003dce:	4b13      	ldr	r3, [pc, #76]	; (8003e1c <xTaskResumeAll+0x130>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003dd4:	4b10      	ldr	r3, [pc, #64]	; (8003e18 <xTaskResumeAll+0x12c>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d009      	beq.n	8003df0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003de0:	4b0f      	ldr	r3, [pc, #60]	; (8003e20 <xTaskResumeAll+0x134>)
 8003de2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003de6:	601a      	str	r2, [r3, #0]
 8003de8:	f3bf 8f4f 	dsb	sy
 8003dec:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003df0:	f000 fdd4 	bl	800499c <vPortExitCritical>

	return xAlreadyYielded;
 8003df4:	68bb      	ldr	r3, [r7, #8]
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3710      	adds	r7, #16
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	200001b8 	.word	0x200001b8
 8003e04:	20000190 	.word	0x20000190
 8003e08:	20000150 	.word	0x20000150
 8003e0c:	20000198 	.word	0x20000198
 8003e10:	20000094 	.word	0x20000094
 8003e14:	20000090 	.word	0x20000090
 8003e18:	200001a4 	.word	0x200001a4
 8003e1c:	200001a0 	.word	0x200001a0
 8003e20:	e000ed04 	.word	0xe000ed04

08003e24 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e2e:	4b50      	ldr	r3, [pc, #320]	; (8003f70 <xTaskIncrementTick+0x14c>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	f040 808c 	bne.w	8003f50 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8003e38:	4b4e      	ldr	r3, [pc, #312]	; (8003f74 <xTaskIncrementTick+0x150>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003e40:	4a4c      	ldr	r2, [pc, #304]	; (8003f74 <xTaskIncrementTick+0x150>)
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d11f      	bne.n	8003e8c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003e4c:	4b4a      	ldr	r3, [pc, #296]	; (8003f78 <xTaskIncrementTick+0x154>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d009      	beq.n	8003e6a <xTaskIncrementTick+0x46>
 8003e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e5a:	f383 8811 	msr	BASEPRI, r3
 8003e5e:	f3bf 8f6f 	isb	sy
 8003e62:	f3bf 8f4f 	dsb	sy
 8003e66:	603b      	str	r3, [r7, #0]
 8003e68:	e7fe      	b.n	8003e68 <xTaskIncrementTick+0x44>
 8003e6a:	4b43      	ldr	r3, [pc, #268]	; (8003f78 <xTaskIncrementTick+0x154>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	60fb      	str	r3, [r7, #12]
 8003e70:	4b42      	ldr	r3, [pc, #264]	; (8003f7c <xTaskIncrementTick+0x158>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a40      	ldr	r2, [pc, #256]	; (8003f78 <xTaskIncrementTick+0x154>)
 8003e76:	6013      	str	r3, [r2, #0]
 8003e78:	4a40      	ldr	r2, [pc, #256]	; (8003f7c <xTaskIncrementTick+0x158>)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6013      	str	r3, [r2, #0]
 8003e7e:	4b40      	ldr	r3, [pc, #256]	; (8003f80 <xTaskIncrementTick+0x15c>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	3301      	adds	r3, #1
 8003e84:	4a3e      	ldr	r2, [pc, #248]	; (8003f80 <xTaskIncrementTick+0x15c>)
 8003e86:	6013      	str	r3, [r2, #0]
 8003e88:	f000 fa9a 	bl	80043c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003e8c:	4b3d      	ldr	r3, [pc, #244]	; (8003f84 <xTaskIncrementTick+0x160>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	693a      	ldr	r2, [r7, #16]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d34d      	bcc.n	8003f32 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e96:	4b38      	ldr	r3, [pc, #224]	; (8003f78 <xTaskIncrementTick+0x154>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d101      	bne.n	8003ea4 <xTaskIncrementTick+0x80>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e000      	b.n	8003ea6 <xTaskIncrementTick+0x82>
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d004      	beq.n	8003eb4 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003eaa:	4b36      	ldr	r3, [pc, #216]	; (8003f84 <xTaskIncrementTick+0x160>)
 8003eac:	f04f 32ff 	mov.w	r2, #4294967295
 8003eb0:	601a      	str	r2, [r3, #0]
					break;
 8003eb2:	e03e      	b.n	8003f32 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003eb4:	4b30      	ldr	r3, [pc, #192]	; (8003f78 <xTaskIncrementTick+0x154>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d203      	bcs.n	8003ed4 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003ecc:	4a2d      	ldr	r2, [pc, #180]	; (8003f84 <xTaskIncrementTick+0x160>)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6013      	str	r3, [r2, #0]
						break;
 8003ed2:	e02e      	b.n	8003f32 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	3304      	adds	r3, #4
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7ff f817 	bl	8002f0c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d004      	beq.n	8003ef0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	3318      	adds	r3, #24
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7ff f80e 	bl	8002f0c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	409a      	lsls	r2, r3
 8003ef8:	4b23      	ldr	r3, [pc, #140]	; (8003f88 <xTaskIncrementTick+0x164>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	4a22      	ldr	r2, [pc, #136]	; (8003f88 <xTaskIncrementTick+0x164>)
 8003f00:	6013      	str	r3, [r2, #0]
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f06:	4613      	mov	r3, r2
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	4413      	add	r3, r2
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	4a1f      	ldr	r2, [pc, #124]	; (8003f8c <xTaskIncrementTick+0x168>)
 8003f10:	441a      	add	r2, r3
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	3304      	adds	r3, #4
 8003f16:	4619      	mov	r1, r3
 8003f18:	4610      	mov	r0, r2
 8003f1a:	f7fe ff9a 	bl	8002e52 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f22:	4b1b      	ldr	r3, [pc, #108]	; (8003f90 <xTaskIncrementTick+0x16c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d3b4      	bcc.n	8003e96 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f30:	e7b1      	b.n	8003e96 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003f32:	4b17      	ldr	r3, [pc, #92]	; (8003f90 <xTaskIncrementTick+0x16c>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f38:	4914      	ldr	r1, [pc, #80]	; (8003f8c <xTaskIncrementTick+0x168>)
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	4413      	add	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	440b      	add	r3, r1
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d907      	bls.n	8003f5a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	617b      	str	r3, [r7, #20]
 8003f4e:	e004      	b.n	8003f5a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003f50:	4b10      	ldr	r3, [pc, #64]	; (8003f94 <xTaskIncrementTick+0x170>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	3301      	adds	r3, #1
 8003f56:	4a0f      	ldr	r2, [pc, #60]	; (8003f94 <xTaskIncrementTick+0x170>)
 8003f58:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003f5a:	4b0f      	ldr	r3, [pc, #60]	; (8003f98 <xTaskIncrementTick+0x174>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8003f62:	2301      	movs	r3, #1
 8003f64:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003f66:	697b      	ldr	r3, [r7, #20]
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3718      	adds	r7, #24
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	200001b8 	.word	0x200001b8
 8003f74:	20000194 	.word	0x20000194
 8003f78:	20000148 	.word	0x20000148
 8003f7c:	2000014c 	.word	0x2000014c
 8003f80:	200001a8 	.word	0x200001a8
 8003f84:	200001b0 	.word	0x200001b0
 8003f88:	20000198 	.word	0x20000198
 8003f8c:	20000094 	.word	0x20000094
 8003f90:	20000090 	.word	0x20000090
 8003f94:	200001a0 	.word	0x200001a0
 8003f98:	200001a4 	.word	0x200001a4

08003f9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b087      	sub	sp, #28
 8003fa0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003fa2:	4b26      	ldr	r3, [pc, #152]	; (800403c <vTaskSwitchContext+0xa0>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d003      	beq.n	8003fb2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003faa:	4b25      	ldr	r3, [pc, #148]	; (8004040 <vTaskSwitchContext+0xa4>)
 8003fac:	2201      	movs	r2, #1
 8003fae:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003fb0:	e03e      	b.n	8004030 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8003fb2:	4b23      	ldr	r3, [pc, #140]	; (8004040 <vTaskSwitchContext+0xa4>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003fb8:	4b22      	ldr	r3, [pc, #136]	; (8004044 <vTaskSwitchContext+0xa8>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	fab3 f383 	clz	r3, r3
 8003fc4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003fc6:	7afb      	ldrb	r3, [r7, #11]
 8003fc8:	f1c3 031f 	rsb	r3, r3, #31
 8003fcc:	617b      	str	r3, [r7, #20]
 8003fce:	491e      	ldr	r1, [pc, #120]	; (8004048 <vTaskSwitchContext+0xac>)
 8003fd0:	697a      	ldr	r2, [r7, #20]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	4413      	add	r3, r2
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	440b      	add	r3, r1
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d109      	bne.n	8003ff6 <vTaskSwitchContext+0x5a>
	__asm volatile
 8003fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe6:	f383 8811 	msr	BASEPRI, r3
 8003fea:	f3bf 8f6f 	isb	sy
 8003fee:	f3bf 8f4f 	dsb	sy
 8003ff2:	607b      	str	r3, [r7, #4]
 8003ff4:	e7fe      	b.n	8003ff4 <vTaskSwitchContext+0x58>
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	4413      	add	r3, r2
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	4a11      	ldr	r2, [pc, #68]	; (8004048 <vTaskSwitchContext+0xac>)
 8004002:	4413      	add	r3, r2
 8004004:	613b      	str	r3, [r7, #16]
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	685a      	ldr	r2, [r3, #4]
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	605a      	str	r2, [r3, #4]
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	3308      	adds	r3, #8
 8004018:	429a      	cmp	r2, r3
 800401a:	d104      	bne.n	8004026 <vTaskSwitchContext+0x8a>
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	685a      	ldr	r2, [r3, #4]
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	605a      	str	r2, [r3, #4]
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	4a07      	ldr	r2, [pc, #28]	; (800404c <vTaskSwitchContext+0xb0>)
 800402e:	6013      	str	r3, [r2, #0]
}
 8004030:	bf00      	nop
 8004032:	371c      	adds	r7, #28
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr
 800403c:	200001b8 	.word	0x200001b8
 8004040:	200001a4 	.word	0x200001a4
 8004044:	20000198 	.word	0x20000198
 8004048:	20000094 	.word	0x20000094
 800404c:	20000090 	.word	0x20000090

08004050 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d109      	bne.n	8004074 <vTaskPlaceOnEventList+0x24>
 8004060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004064:	f383 8811 	msr	BASEPRI, r3
 8004068:	f3bf 8f6f 	isb	sy
 800406c:	f3bf 8f4f 	dsb	sy
 8004070:	60fb      	str	r3, [r7, #12]
 8004072:	e7fe      	b.n	8004072 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004074:	4b07      	ldr	r3, [pc, #28]	; (8004094 <vTaskPlaceOnEventList+0x44>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	3318      	adds	r3, #24
 800407a:	4619      	mov	r1, r3
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f7fe ff0c 	bl	8002e9a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004082:	2101      	movs	r1, #1
 8004084:	6838      	ldr	r0, [r7, #0]
 8004086:	f000 faed 	bl	8004664 <prvAddCurrentTaskToDelayedList>
}
 800408a:	bf00      	nop
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	20000090 	.word	0x20000090

08004098 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d109      	bne.n	80040c2 <xTaskRemoveFromEventList+0x2a>
 80040ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040b2:	f383 8811 	msr	BASEPRI, r3
 80040b6:	f3bf 8f6f 	isb	sy
 80040ba:	f3bf 8f4f 	dsb	sy
 80040be:	60fb      	str	r3, [r7, #12]
 80040c0:	e7fe      	b.n	80040c0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	3318      	adds	r3, #24
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7fe ff20 	bl	8002f0c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040cc:	4b1d      	ldr	r3, [pc, #116]	; (8004144 <xTaskRemoveFromEventList+0xac>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d11c      	bne.n	800410e <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	3304      	adds	r3, #4
 80040d8:	4618      	mov	r0, r3
 80040da:	f7fe ff17 	bl	8002f0c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e2:	2201      	movs	r2, #1
 80040e4:	409a      	lsls	r2, r3
 80040e6:	4b18      	ldr	r3, [pc, #96]	; (8004148 <xTaskRemoveFromEventList+0xb0>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	4a16      	ldr	r2, [pc, #88]	; (8004148 <xTaskRemoveFromEventList+0xb0>)
 80040ee:	6013      	str	r3, [r2, #0]
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040f4:	4613      	mov	r3, r2
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	4413      	add	r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	4a13      	ldr	r2, [pc, #76]	; (800414c <xTaskRemoveFromEventList+0xb4>)
 80040fe:	441a      	add	r2, r3
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	3304      	adds	r3, #4
 8004104:	4619      	mov	r1, r3
 8004106:	4610      	mov	r0, r2
 8004108:	f7fe fea3 	bl	8002e52 <vListInsertEnd>
 800410c:	e005      	b.n	800411a <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	3318      	adds	r3, #24
 8004112:	4619      	mov	r1, r3
 8004114:	480e      	ldr	r0, [pc, #56]	; (8004150 <xTaskRemoveFromEventList+0xb8>)
 8004116:	f7fe fe9c 	bl	8002e52 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800411e:	4b0d      	ldr	r3, [pc, #52]	; (8004154 <xTaskRemoveFromEventList+0xbc>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004124:	429a      	cmp	r2, r3
 8004126:	d905      	bls.n	8004134 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004128:	2301      	movs	r3, #1
 800412a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800412c:	4b0a      	ldr	r3, [pc, #40]	; (8004158 <xTaskRemoveFromEventList+0xc0>)
 800412e:	2201      	movs	r2, #1
 8004130:	601a      	str	r2, [r3, #0]
 8004132:	e001      	b.n	8004138 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8004134:	2300      	movs	r3, #0
 8004136:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004138:	697b      	ldr	r3, [r7, #20]
}
 800413a:	4618      	mov	r0, r3
 800413c:	3718      	adds	r7, #24
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	200001b8 	.word	0x200001b8
 8004148:	20000198 	.word	0x20000198
 800414c:	20000094 	.word	0x20000094
 8004150:	20000150 	.word	0x20000150
 8004154:	20000090 	.word	0x20000090
 8004158:	200001a4 	.word	0x200001a4

0800415c <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d109      	bne.n	800417e <vTaskSetTimeOutState+0x22>
 800416a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800416e:	f383 8811 	msr	BASEPRI, r3
 8004172:	f3bf 8f6f 	isb	sy
 8004176:	f3bf 8f4f 	dsb	sy
 800417a:	60fb      	str	r3, [r7, #12]
 800417c:	e7fe      	b.n	800417c <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800417e:	4b07      	ldr	r3, [pc, #28]	; (800419c <vTaskSetTimeOutState+0x40>)
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004186:	4b06      	ldr	r3, [pc, #24]	; (80041a0 <vTaskSetTimeOutState+0x44>)
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	605a      	str	r2, [r3, #4]
}
 800418e:	bf00      	nop
 8004190:	3714      	adds	r7, #20
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	200001a8 	.word	0x200001a8
 80041a0:	20000194 	.word	0x20000194

080041a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d109      	bne.n	80041c8 <xTaskCheckForTimeOut+0x24>
 80041b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041b8:	f383 8811 	msr	BASEPRI, r3
 80041bc:	f3bf 8f6f 	isb	sy
 80041c0:	f3bf 8f4f 	dsb	sy
 80041c4:	60fb      	str	r3, [r7, #12]
 80041c6:	e7fe      	b.n	80041c6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d109      	bne.n	80041e2 <xTaskCheckForTimeOut+0x3e>
 80041ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d2:	f383 8811 	msr	BASEPRI, r3
 80041d6:	f3bf 8f6f 	isb	sy
 80041da:	f3bf 8f4f 	dsb	sy
 80041de:	60bb      	str	r3, [r7, #8]
 80041e0:	e7fe      	b.n	80041e0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80041e2:	f000 fbad 	bl	8004940 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80041e6:	4b1c      	ldr	r3, [pc, #112]	; (8004258 <xTaskCheckForTimeOut+0xb4>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f4:	d102      	bne.n	80041fc <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80041f6:	2300      	movs	r3, #0
 80041f8:	617b      	str	r3, [r7, #20]
 80041fa:	e026      	b.n	800424a <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	4b16      	ldr	r3, [pc, #88]	; (800425c <xTaskCheckForTimeOut+0xb8>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	429a      	cmp	r2, r3
 8004206:	d007      	beq.n	8004218 <xTaskCheckForTimeOut+0x74>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	693a      	ldr	r2, [r7, #16]
 800420e:	429a      	cmp	r2, r3
 8004210:	d302      	bcc.n	8004218 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004212:	2301      	movs	r3, #1
 8004214:	617b      	str	r3, [r7, #20]
 8004216:	e018      	b.n	800424a <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	693a      	ldr	r2, [r7, #16]
 800421e:	1ad2      	subs	r2, r2, r3
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	429a      	cmp	r2, r3
 8004226:	d20e      	bcs.n	8004246 <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6859      	ldr	r1, [r3, #4]
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	1acb      	subs	r3, r1, r3
 8004234:	441a      	add	r2, r3
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f7ff ff8e 	bl	800415c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8004240:	2300      	movs	r3, #0
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	e001      	b.n	800424a <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 8004246:	2301      	movs	r3, #1
 8004248:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800424a:	f000 fba7 	bl	800499c <vPortExitCritical>

	return xReturn;
 800424e:	697b      	ldr	r3, [r7, #20]
}
 8004250:	4618      	mov	r0, r3
 8004252:	3718      	adds	r7, #24
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	20000194 	.word	0x20000194
 800425c:	200001a8 	.word	0x200001a8

08004260 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004260:	b480      	push	{r7}
 8004262:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004264:	4b03      	ldr	r3, [pc, #12]	; (8004274 <vTaskMissedYield+0x14>)
 8004266:	2201      	movs	r2, #1
 8004268:	601a      	str	r2, [r3, #0]
}
 800426a:	bf00      	nop
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr
 8004274:	200001a4 	.word	0x200001a4

08004278 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004280:	f000 f852 	bl	8004328 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004284:	4b06      	ldr	r3, [pc, #24]	; (80042a0 <prvIdleTask+0x28>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d9f9      	bls.n	8004280 <prvIdleTask+0x8>
			{
				taskYIELD();
 800428c:	4b05      	ldr	r3, [pc, #20]	; (80042a4 <prvIdleTask+0x2c>)
 800428e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004292:	601a      	str	r2, [r3, #0]
 8004294:	f3bf 8f4f 	dsb	sy
 8004298:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800429c:	e7f0      	b.n	8004280 <prvIdleTask+0x8>
 800429e:	bf00      	nop
 80042a0:	20000094 	.word	0x20000094
 80042a4:	e000ed04 	.word	0xe000ed04

080042a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042ae:	2300      	movs	r3, #0
 80042b0:	607b      	str	r3, [r7, #4]
 80042b2:	e00c      	b.n	80042ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	4613      	mov	r3, r2
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	4413      	add	r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	4a12      	ldr	r2, [pc, #72]	; (8004308 <prvInitialiseTaskLists+0x60>)
 80042c0:	4413      	add	r3, r2
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7fe fd98 	bl	8002df8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	3301      	adds	r3, #1
 80042cc:	607b      	str	r3, [r7, #4]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2b06      	cmp	r3, #6
 80042d2:	d9ef      	bls.n	80042b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80042d4:	480d      	ldr	r0, [pc, #52]	; (800430c <prvInitialiseTaskLists+0x64>)
 80042d6:	f7fe fd8f 	bl	8002df8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80042da:	480d      	ldr	r0, [pc, #52]	; (8004310 <prvInitialiseTaskLists+0x68>)
 80042dc:	f7fe fd8c 	bl	8002df8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80042e0:	480c      	ldr	r0, [pc, #48]	; (8004314 <prvInitialiseTaskLists+0x6c>)
 80042e2:	f7fe fd89 	bl	8002df8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80042e6:	480c      	ldr	r0, [pc, #48]	; (8004318 <prvInitialiseTaskLists+0x70>)
 80042e8:	f7fe fd86 	bl	8002df8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80042ec:	480b      	ldr	r0, [pc, #44]	; (800431c <prvInitialiseTaskLists+0x74>)
 80042ee:	f7fe fd83 	bl	8002df8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80042f2:	4b0b      	ldr	r3, [pc, #44]	; (8004320 <prvInitialiseTaskLists+0x78>)
 80042f4:	4a05      	ldr	r2, [pc, #20]	; (800430c <prvInitialiseTaskLists+0x64>)
 80042f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80042f8:	4b0a      	ldr	r3, [pc, #40]	; (8004324 <prvInitialiseTaskLists+0x7c>)
 80042fa:	4a05      	ldr	r2, [pc, #20]	; (8004310 <prvInitialiseTaskLists+0x68>)
 80042fc:	601a      	str	r2, [r3, #0]
}
 80042fe:	bf00      	nop
 8004300:	3708      	adds	r7, #8
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	20000094 	.word	0x20000094
 800430c:	20000120 	.word	0x20000120
 8004310:	20000134 	.word	0x20000134
 8004314:	20000150 	.word	0x20000150
 8004318:	20000164 	.word	0x20000164
 800431c:	2000017c 	.word	0x2000017c
 8004320:	20000148 	.word	0x20000148
 8004324:	2000014c 	.word	0x2000014c

08004328 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800432e:	e028      	b.n	8004382 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8004330:	f7ff fcce 	bl	8003cd0 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004334:	4b17      	ldr	r3, [pc, #92]	; (8004394 <prvCheckTasksWaitingTermination+0x6c>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	bf0c      	ite	eq
 800433c:	2301      	moveq	r3, #1
 800433e:	2300      	movne	r3, #0
 8004340:	b2db      	uxtb	r3, r3
 8004342:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8004344:	f7ff fcd2 	bl	8003cec <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d119      	bne.n	8004382 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800434e:	f000 faf7 	bl	8004940 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004352:	4b10      	ldr	r3, [pc, #64]	; (8004394 <prvCheckTasksWaitingTermination+0x6c>)
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	3304      	adds	r3, #4
 800435e:	4618      	mov	r0, r3
 8004360:	f7fe fdd4 	bl	8002f0c <uxListRemove>
					--uxCurrentNumberOfTasks;
 8004364:	4b0c      	ldr	r3, [pc, #48]	; (8004398 <prvCheckTasksWaitingTermination+0x70>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	3b01      	subs	r3, #1
 800436a:	4a0b      	ldr	r2, [pc, #44]	; (8004398 <prvCheckTasksWaitingTermination+0x70>)
 800436c:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800436e:	4b0b      	ldr	r3, [pc, #44]	; (800439c <prvCheckTasksWaitingTermination+0x74>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	3b01      	subs	r3, #1
 8004374:	4a09      	ldr	r2, [pc, #36]	; (800439c <prvCheckTasksWaitingTermination+0x74>)
 8004376:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8004378:	f000 fb10 	bl	800499c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800437c:	6838      	ldr	r0, [r7, #0]
 800437e:	f000 f80f 	bl	80043a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004382:	4b06      	ldr	r3, [pc, #24]	; (800439c <prvCheckTasksWaitingTermination+0x74>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1d2      	bne.n	8004330 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800438a:	bf00      	nop
 800438c:	3708      	adds	r7, #8
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	20000164 	.word	0x20000164
 8004398:	20000190 	.word	0x20000190
 800439c:	20000178 	.word	0x20000178

080043a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ac:	4618      	mov	r0, r3
 80043ae:	f000 fc99 	bl	8004ce4 <vPortFree>
			vPortFree( pxTCB );
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f000 fc96 	bl	8004ce4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80043b8:	bf00      	nop
 80043ba:	3708      	adds	r7, #8
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}

080043c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80043c0:	b480      	push	{r7}
 80043c2:	b083      	sub	sp, #12
 80043c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80043c6:	4b0f      	ldr	r3, [pc, #60]	; (8004404 <prvResetNextTaskUnblockTime+0x44>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d101      	bne.n	80043d4 <prvResetNextTaskUnblockTime+0x14>
 80043d0:	2301      	movs	r3, #1
 80043d2:	e000      	b.n	80043d6 <prvResetNextTaskUnblockTime+0x16>
 80043d4:	2300      	movs	r3, #0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d004      	beq.n	80043e4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80043da:	4b0b      	ldr	r3, [pc, #44]	; (8004408 <prvResetNextTaskUnblockTime+0x48>)
 80043dc:	f04f 32ff 	mov.w	r2, #4294967295
 80043e0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80043e2:	e008      	b.n	80043f6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80043e4:	4b07      	ldr	r3, [pc, #28]	; (8004404 <prvResetNextTaskUnblockTime+0x44>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	4a05      	ldr	r2, [pc, #20]	; (8004408 <prvResetNextTaskUnblockTime+0x48>)
 80043f4:	6013      	str	r3, [r2, #0]
}
 80043f6:	bf00      	nop
 80043f8:	370c      	adds	r7, #12
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop
 8004404:	20000148 	.word	0x20000148
 8004408:	200001b0 	.word	0x200001b0

0800440c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004412:	4b0b      	ldr	r3, [pc, #44]	; (8004440 <xTaskGetSchedulerState+0x34>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d102      	bne.n	8004420 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800441a:	2301      	movs	r3, #1
 800441c:	607b      	str	r3, [r7, #4]
 800441e:	e008      	b.n	8004432 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004420:	4b08      	ldr	r3, [pc, #32]	; (8004444 <xTaskGetSchedulerState+0x38>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d102      	bne.n	800442e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004428:	2302      	movs	r3, #2
 800442a:	607b      	str	r3, [r7, #4]
 800442c:	e001      	b.n	8004432 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800442e:	2300      	movs	r3, #0
 8004430:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004432:	687b      	ldr	r3, [r7, #4]
	}
 8004434:	4618      	mov	r0, r3
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr
 8004440:	2000019c 	.word	0x2000019c
 8004444:	200001b8 	.word	0x200001b8

08004448 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004448:	b580      	push	{r7, lr}
 800444a:	b084      	sub	sp, #16
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d062      	beq.n	8004520 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800445e:	4b32      	ldr	r3, [pc, #200]	; (8004528 <vTaskPriorityInherit+0xe0>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004464:	429a      	cmp	r2, r3
 8004466:	d25b      	bcs.n	8004520 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	2b00      	cmp	r3, #0
 800446e:	db06      	blt.n	800447e <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004470:	4b2d      	ldr	r3, [pc, #180]	; (8004528 <vTaskPriorityInherit+0xe0>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004476:	f1c3 0207 	rsb	r2, r3, #7
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6959      	ldr	r1, [r3, #20]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004486:	4613      	mov	r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	4413      	add	r3, r2
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	4a27      	ldr	r2, [pc, #156]	; (800452c <vTaskPriorityInherit+0xe4>)
 8004490:	4413      	add	r3, r2
 8004492:	4299      	cmp	r1, r3
 8004494:	d101      	bne.n	800449a <vTaskPriorityInherit+0x52>
 8004496:	2301      	movs	r3, #1
 8004498:	e000      	b.n	800449c <vTaskPriorityInherit+0x54>
 800449a:	2300      	movs	r3, #0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d03a      	beq.n	8004516 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	3304      	adds	r3, #4
 80044a4:	4618      	mov	r0, r3
 80044a6:	f7fe fd31 	bl	8002f0c <uxListRemove>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d115      	bne.n	80044dc <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044b4:	491d      	ldr	r1, [pc, #116]	; (800452c <vTaskPriorityInherit+0xe4>)
 80044b6:	4613      	mov	r3, r2
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	4413      	add	r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	440b      	add	r3, r1
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d10a      	bne.n	80044dc <vTaskPriorityInherit+0x94>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ca:	2201      	movs	r2, #1
 80044cc:	fa02 f303 	lsl.w	r3, r2, r3
 80044d0:	43da      	mvns	r2, r3
 80044d2:	4b17      	ldr	r3, [pc, #92]	; (8004530 <vTaskPriorityInherit+0xe8>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4013      	ands	r3, r2
 80044d8:	4a15      	ldr	r2, [pc, #84]	; (8004530 <vTaskPriorityInherit+0xe8>)
 80044da:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80044dc:	4b12      	ldr	r3, [pc, #72]	; (8004528 <vTaskPriorityInherit+0xe0>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ea:	2201      	movs	r2, #1
 80044ec:	409a      	lsls	r2, r3
 80044ee:	4b10      	ldr	r3, [pc, #64]	; (8004530 <vTaskPriorityInherit+0xe8>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	4a0e      	ldr	r2, [pc, #56]	; (8004530 <vTaskPriorityInherit+0xe8>)
 80044f6:	6013      	str	r3, [r2, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044fc:	4613      	mov	r3, r2
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	4413      	add	r3, r2
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	4a09      	ldr	r2, [pc, #36]	; (800452c <vTaskPriorityInherit+0xe4>)
 8004506:	441a      	add	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	3304      	adds	r3, #4
 800450c:	4619      	mov	r1, r3
 800450e:	4610      	mov	r0, r2
 8004510:	f7fe fc9f 	bl	8002e52 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004514:	e004      	b.n	8004520 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004516:	4b04      	ldr	r3, [pc, #16]	; (8004528 <vTaskPriorityInherit+0xe0>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 8004520:	bf00      	nop
 8004522:	3710      	adds	r7, #16
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	20000090 	.word	0x20000090
 800452c:	20000094 	.word	0x20000094
 8004530:	20000198 	.word	0x20000198

08004534 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004534:	b580      	push	{r7, lr}
 8004536:	b086      	sub	sp, #24
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004540:	2300      	movs	r3, #0
 8004542:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d06c      	beq.n	8004624 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800454a:	4b39      	ldr	r3, [pc, #228]	; (8004630 <xTaskPriorityDisinherit+0xfc>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	693a      	ldr	r2, [r7, #16]
 8004550:	429a      	cmp	r2, r3
 8004552:	d009      	beq.n	8004568 <xTaskPriorityDisinherit+0x34>
 8004554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004558:	f383 8811 	msr	BASEPRI, r3
 800455c:	f3bf 8f6f 	isb	sy
 8004560:	f3bf 8f4f 	dsb	sy
 8004564:	60fb      	str	r3, [r7, #12]
 8004566:	e7fe      	b.n	8004566 <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800456c:	2b00      	cmp	r3, #0
 800456e:	d109      	bne.n	8004584 <xTaskPriorityDisinherit+0x50>
 8004570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004574:	f383 8811 	msr	BASEPRI, r3
 8004578:	f3bf 8f6f 	isb	sy
 800457c:	f3bf 8f4f 	dsb	sy
 8004580:	60bb      	str	r3, [r7, #8]
 8004582:	e7fe      	b.n	8004582 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004588:	1e5a      	subs	r2, r3, #1
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004596:	429a      	cmp	r2, r3
 8004598:	d044      	beq.n	8004624 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d140      	bne.n	8004624 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	3304      	adds	r3, #4
 80045a6:	4618      	mov	r0, r3
 80045a8:	f7fe fcb0 	bl	8002f0c <uxListRemove>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d115      	bne.n	80045de <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045b6:	491f      	ldr	r1, [pc, #124]	; (8004634 <xTaskPriorityDisinherit+0x100>)
 80045b8:	4613      	mov	r3, r2
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	4413      	add	r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	440b      	add	r3, r1
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d10a      	bne.n	80045de <xTaskPriorityDisinherit+0xaa>
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045cc:	2201      	movs	r2, #1
 80045ce:	fa02 f303 	lsl.w	r3, r2, r3
 80045d2:	43da      	mvns	r2, r3
 80045d4:	4b18      	ldr	r3, [pc, #96]	; (8004638 <xTaskPriorityDisinherit+0x104>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4013      	ands	r3, r2
 80045da:	4a17      	ldr	r2, [pc, #92]	; (8004638 <xTaskPriorityDisinherit+0x104>)
 80045dc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ea:	f1c3 0207 	rsb	r2, r3, #7
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f6:	2201      	movs	r2, #1
 80045f8:	409a      	lsls	r2, r3
 80045fa:	4b0f      	ldr	r3, [pc, #60]	; (8004638 <xTaskPriorityDisinherit+0x104>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4313      	orrs	r3, r2
 8004600:	4a0d      	ldr	r2, [pc, #52]	; (8004638 <xTaskPriorityDisinherit+0x104>)
 8004602:	6013      	str	r3, [r2, #0]
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004608:	4613      	mov	r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	4413      	add	r3, r2
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	4a08      	ldr	r2, [pc, #32]	; (8004634 <xTaskPriorityDisinherit+0x100>)
 8004612:	441a      	add	r2, r3
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	3304      	adds	r3, #4
 8004618:	4619      	mov	r1, r3
 800461a:	4610      	mov	r0, r2
 800461c:	f7fe fc19 	bl	8002e52 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004620:	2301      	movs	r3, #1
 8004622:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004624:	697b      	ldr	r3, [r7, #20]
	}
 8004626:	4618      	mov	r0, r3
 8004628:	3718      	adds	r7, #24
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	20000090 	.word	0x20000090
 8004634:	20000094 	.word	0x20000094
 8004638:	20000198 	.word	0x20000198

0800463c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800463c:	b480      	push	{r7}
 800463e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004640:	4b07      	ldr	r3, [pc, #28]	; (8004660 <pvTaskIncrementMutexHeldCount+0x24>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d004      	beq.n	8004652 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004648:	4b05      	ldr	r3, [pc, #20]	; (8004660 <pvTaskIncrementMutexHeldCount+0x24>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800464e:	3201      	adds	r2, #1
 8004650:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8004652:	4b03      	ldr	r3, [pc, #12]	; (8004660 <pvTaskIncrementMutexHeldCount+0x24>)
 8004654:	681b      	ldr	r3, [r3, #0]
	}
 8004656:	4618      	mov	r0, r3
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr
 8004660:	20000090 	.word	0x20000090

08004664 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800466e:	4b29      	ldr	r3, [pc, #164]	; (8004714 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004674:	4b28      	ldr	r3, [pc, #160]	; (8004718 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	3304      	adds	r3, #4
 800467a:	4618      	mov	r0, r3
 800467c:	f7fe fc46 	bl	8002f0c <uxListRemove>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10b      	bne.n	800469e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004686:	4b24      	ldr	r3, [pc, #144]	; (8004718 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468c:	2201      	movs	r2, #1
 800468e:	fa02 f303 	lsl.w	r3, r2, r3
 8004692:	43da      	mvns	r2, r3
 8004694:	4b21      	ldr	r3, [pc, #132]	; (800471c <prvAddCurrentTaskToDelayedList+0xb8>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4013      	ands	r3, r2
 800469a:	4a20      	ldr	r2, [pc, #128]	; (800471c <prvAddCurrentTaskToDelayedList+0xb8>)
 800469c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046a4:	d10a      	bne.n	80046bc <prvAddCurrentTaskToDelayedList+0x58>
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d007      	beq.n	80046bc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046ac:	4b1a      	ldr	r3, [pc, #104]	; (8004718 <prvAddCurrentTaskToDelayedList+0xb4>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	3304      	adds	r3, #4
 80046b2:	4619      	mov	r1, r3
 80046b4:	481a      	ldr	r0, [pc, #104]	; (8004720 <prvAddCurrentTaskToDelayedList+0xbc>)
 80046b6:	f7fe fbcc 	bl	8002e52 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80046ba:	e026      	b.n	800470a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80046bc:	68fa      	ldr	r2, [r7, #12]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4413      	add	r3, r2
 80046c2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80046c4:	4b14      	ldr	r3, [pc, #80]	; (8004718 <prvAddCurrentTaskToDelayedList+0xb4>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68ba      	ldr	r2, [r7, #8]
 80046ca:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80046cc:	68ba      	ldr	r2, [r7, #8]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d209      	bcs.n	80046e8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046d4:	4b13      	ldr	r3, [pc, #76]	; (8004724 <prvAddCurrentTaskToDelayedList+0xc0>)
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	4b0f      	ldr	r3, [pc, #60]	; (8004718 <prvAddCurrentTaskToDelayedList+0xb4>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	3304      	adds	r3, #4
 80046de:	4619      	mov	r1, r3
 80046e0:	4610      	mov	r0, r2
 80046e2:	f7fe fbda 	bl	8002e9a <vListInsert>
}
 80046e6:	e010      	b.n	800470a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046e8:	4b0f      	ldr	r3, [pc, #60]	; (8004728 <prvAddCurrentTaskToDelayedList+0xc4>)
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	4b0a      	ldr	r3, [pc, #40]	; (8004718 <prvAddCurrentTaskToDelayedList+0xb4>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	3304      	adds	r3, #4
 80046f2:	4619      	mov	r1, r3
 80046f4:	4610      	mov	r0, r2
 80046f6:	f7fe fbd0 	bl	8002e9a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80046fa:	4b0c      	ldr	r3, [pc, #48]	; (800472c <prvAddCurrentTaskToDelayedList+0xc8>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68ba      	ldr	r2, [r7, #8]
 8004700:	429a      	cmp	r2, r3
 8004702:	d202      	bcs.n	800470a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004704:	4a09      	ldr	r2, [pc, #36]	; (800472c <prvAddCurrentTaskToDelayedList+0xc8>)
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	6013      	str	r3, [r2, #0]
}
 800470a:	bf00      	nop
 800470c:	3710      	adds	r7, #16
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	20000194 	.word	0x20000194
 8004718:	20000090 	.word	0x20000090
 800471c:	20000198 	.word	0x20000198
 8004720:	2000017c 	.word	0x2000017c
 8004724:	2000014c 	.word	0x2000014c
 8004728:	20000148 	.word	0x20000148
 800472c:	200001b0 	.word	0x200001b0

08004730 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	60f8      	str	r0, [r7, #12]
 8004738:	60b9      	str	r1, [r7, #8]
 800473a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	3b04      	subs	r3, #4
 8004740:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004748:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	3b04      	subs	r3, #4
 800474e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	f023 0201 	bic.w	r2, r3, #1
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	3b04      	subs	r3, #4
 800475e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004760:	4a0c      	ldr	r2, [pc, #48]	; (8004794 <pxPortInitialiseStack+0x64>)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	3b14      	subs	r3, #20
 800476a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	3b04      	subs	r3, #4
 8004776:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f06f 0202 	mvn.w	r2, #2
 800477e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	3b20      	subs	r3, #32
 8004784:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004786:	68fb      	ldr	r3, [r7, #12]
}
 8004788:	4618      	mov	r0, r3
 800478a:	3714      	adds	r7, #20
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr
 8004794:	08004799 	.word	0x08004799

08004798 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800479e:	4b0c      	ldr	r3, [pc, #48]	; (80047d0 <prvTaskExitError+0x38>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a6:	d009      	beq.n	80047bc <prvTaskExitError+0x24>
 80047a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ac:	f383 8811 	msr	BASEPRI, r3
 80047b0:	f3bf 8f6f 	isb	sy
 80047b4:	f3bf 8f4f 	dsb	sy
 80047b8:	607b      	str	r3, [r7, #4]
 80047ba:	e7fe      	b.n	80047ba <prvTaskExitError+0x22>
 80047bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c0:	f383 8811 	msr	BASEPRI, r3
 80047c4:	f3bf 8f6f 	isb	sy
 80047c8:	f3bf 8f4f 	dsb	sy
 80047cc:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 80047ce:	e7fe      	b.n	80047ce <prvTaskExitError+0x36>
 80047d0:	20000008 	.word	0x20000008
	...

080047e0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80047e0:	4b07      	ldr	r3, [pc, #28]	; (8004800 <pxCurrentTCBConst2>)
 80047e2:	6819      	ldr	r1, [r3, #0]
 80047e4:	6808      	ldr	r0, [r1, #0]
 80047e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ea:	f380 8809 	msr	PSP, r0
 80047ee:	f3bf 8f6f 	isb	sy
 80047f2:	f04f 0000 	mov.w	r0, #0
 80047f6:	f380 8811 	msr	BASEPRI, r0
 80047fa:	4770      	bx	lr
 80047fc:	f3af 8000 	nop.w

08004800 <pxCurrentTCBConst2>:
 8004800:	20000090 	.word	0x20000090
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004804:	bf00      	nop
 8004806:	bf00      	nop

08004808 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004808:	4806      	ldr	r0, [pc, #24]	; (8004824 <prvPortStartFirstTask+0x1c>)
 800480a:	6800      	ldr	r0, [r0, #0]
 800480c:	6800      	ldr	r0, [r0, #0]
 800480e:	f380 8808 	msr	MSP, r0
 8004812:	b662      	cpsie	i
 8004814:	b661      	cpsie	f
 8004816:	f3bf 8f4f 	dsb	sy
 800481a:	f3bf 8f6f 	isb	sy
 800481e:	df00      	svc	0
 8004820:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004822:	bf00      	nop
 8004824:	e000ed08 	.word	0xe000ed08

08004828 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b086      	sub	sp, #24
 800482c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800482e:	4b3b      	ldr	r3, [pc, #236]	; (800491c <xPortStartScheduler+0xf4>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a3b      	ldr	r2, [pc, #236]	; (8004920 <xPortStartScheduler+0xf8>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d109      	bne.n	800484c <xPortStartScheduler+0x24>
 8004838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800483c:	f383 8811 	msr	BASEPRI, r3
 8004840:	f3bf 8f6f 	isb	sy
 8004844:	f3bf 8f4f 	dsb	sy
 8004848:	613b      	str	r3, [r7, #16]
 800484a:	e7fe      	b.n	800484a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800484c:	4b33      	ldr	r3, [pc, #204]	; (800491c <xPortStartScheduler+0xf4>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a34      	ldr	r2, [pc, #208]	; (8004924 <xPortStartScheduler+0xfc>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d109      	bne.n	800486a <xPortStartScheduler+0x42>
 8004856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800485a:	f383 8811 	msr	BASEPRI, r3
 800485e:	f3bf 8f6f 	isb	sy
 8004862:	f3bf 8f4f 	dsb	sy
 8004866:	60fb      	str	r3, [r7, #12]
 8004868:	e7fe      	b.n	8004868 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800486a:	4b2f      	ldr	r3, [pc, #188]	; (8004928 <xPortStartScheduler+0x100>)
 800486c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	b2db      	uxtb	r3, r3
 8004874:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	22ff      	movs	r2, #255	; 0xff
 800487a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	b2db      	uxtb	r3, r3
 8004882:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004884:	79fb      	ldrb	r3, [r7, #7]
 8004886:	b2db      	uxtb	r3, r3
 8004888:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800488c:	b2da      	uxtb	r2, r3
 800488e:	4b27      	ldr	r3, [pc, #156]	; (800492c <xPortStartScheduler+0x104>)
 8004890:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004892:	4b27      	ldr	r3, [pc, #156]	; (8004930 <xPortStartScheduler+0x108>)
 8004894:	2207      	movs	r2, #7
 8004896:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004898:	e009      	b.n	80048ae <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800489a:	4b25      	ldr	r3, [pc, #148]	; (8004930 <xPortStartScheduler+0x108>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	3b01      	subs	r3, #1
 80048a0:	4a23      	ldr	r2, [pc, #140]	; (8004930 <xPortStartScheduler+0x108>)
 80048a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80048a4:	79fb      	ldrb	r3, [r7, #7]
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	005b      	lsls	r3, r3, #1
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80048ae:	79fb      	ldrb	r3, [r7, #7]
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048b6:	2b80      	cmp	r3, #128	; 0x80
 80048b8:	d0ef      	beq.n	800489a <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80048ba:	4b1d      	ldr	r3, [pc, #116]	; (8004930 <xPortStartScheduler+0x108>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	021b      	lsls	r3, r3, #8
 80048c0:	4a1b      	ldr	r2, [pc, #108]	; (8004930 <xPortStartScheduler+0x108>)
 80048c2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80048c4:	4b1a      	ldr	r3, [pc, #104]	; (8004930 <xPortStartScheduler+0x108>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80048cc:	4a18      	ldr	r2, [pc, #96]	; (8004930 <xPortStartScheduler+0x108>)
 80048ce:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	b2da      	uxtb	r2, r3
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80048d8:	4b16      	ldr	r3, [pc, #88]	; (8004934 <xPortStartScheduler+0x10c>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a15      	ldr	r2, [pc, #84]	; (8004934 <xPortStartScheduler+0x10c>)
 80048de:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80048e2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80048e4:	4b13      	ldr	r3, [pc, #76]	; (8004934 <xPortStartScheduler+0x10c>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a12      	ldr	r2, [pc, #72]	; (8004934 <xPortStartScheduler+0x10c>)
 80048ea:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80048ee:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80048f0:	f000 f8d2 	bl	8004a98 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80048f4:	4b10      	ldr	r3, [pc, #64]	; (8004938 <xPortStartScheduler+0x110>)
 80048f6:	2200      	movs	r2, #0
 80048f8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80048fa:	f000 f8e9 	bl	8004ad0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80048fe:	4b0f      	ldr	r3, [pc, #60]	; (800493c <xPortStartScheduler+0x114>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a0e      	ldr	r2, [pc, #56]	; (800493c <xPortStartScheduler+0x114>)
 8004904:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004908:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800490a:	f7ff ff7d 	bl	8004808 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800490e:	f7ff ff43 	bl	8004798 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3718      	adds	r7, #24
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}
 800491c:	e000ed00 	.word	0xe000ed00
 8004920:	410fc271 	.word	0x410fc271
 8004924:	410fc270 	.word	0x410fc270
 8004928:	e000e400 	.word	0xe000e400
 800492c:	200001bc 	.word	0x200001bc
 8004930:	200001c0 	.word	0x200001c0
 8004934:	e000ed20 	.word	0xe000ed20
 8004938:	20000008 	.word	0x20000008
 800493c:	e000ef34 	.word	0xe000ef34

08004940 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800494a:	f383 8811 	msr	BASEPRI, r3
 800494e:	f3bf 8f6f 	isb	sy
 8004952:	f3bf 8f4f 	dsb	sy
 8004956:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004958:	4b0e      	ldr	r3, [pc, #56]	; (8004994 <vPortEnterCritical+0x54>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	3301      	adds	r3, #1
 800495e:	4a0d      	ldr	r2, [pc, #52]	; (8004994 <vPortEnterCritical+0x54>)
 8004960:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004962:	4b0c      	ldr	r3, [pc, #48]	; (8004994 <vPortEnterCritical+0x54>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2b01      	cmp	r3, #1
 8004968:	d10e      	bne.n	8004988 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800496a:	4b0b      	ldr	r3, [pc, #44]	; (8004998 <vPortEnterCritical+0x58>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	b2db      	uxtb	r3, r3
 8004970:	2b00      	cmp	r3, #0
 8004972:	d009      	beq.n	8004988 <vPortEnterCritical+0x48>
 8004974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004978:	f383 8811 	msr	BASEPRI, r3
 800497c:	f3bf 8f6f 	isb	sy
 8004980:	f3bf 8f4f 	dsb	sy
 8004984:	603b      	str	r3, [r7, #0]
 8004986:	e7fe      	b.n	8004986 <vPortEnterCritical+0x46>
	}
}
 8004988:	bf00      	nop
 800498a:	370c      	adds	r7, #12
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr
 8004994:	20000008 	.word	0x20000008
 8004998:	e000ed04 	.word	0xe000ed04

0800499c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80049a2:	4b11      	ldr	r3, [pc, #68]	; (80049e8 <vPortExitCritical+0x4c>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d109      	bne.n	80049be <vPortExitCritical+0x22>
 80049aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ae:	f383 8811 	msr	BASEPRI, r3
 80049b2:	f3bf 8f6f 	isb	sy
 80049b6:	f3bf 8f4f 	dsb	sy
 80049ba:	607b      	str	r3, [r7, #4]
 80049bc:	e7fe      	b.n	80049bc <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80049be:	4b0a      	ldr	r3, [pc, #40]	; (80049e8 <vPortExitCritical+0x4c>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	3b01      	subs	r3, #1
 80049c4:	4a08      	ldr	r2, [pc, #32]	; (80049e8 <vPortExitCritical+0x4c>)
 80049c6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80049c8:	4b07      	ldr	r3, [pc, #28]	; (80049e8 <vPortExitCritical+0x4c>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d104      	bne.n	80049da <vPortExitCritical+0x3e>
 80049d0:	2300      	movs	r3, #0
 80049d2:	603b      	str	r3, [r7, #0]
	__asm volatile
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80049da:	bf00      	nop
 80049dc:	370c      	adds	r7, #12
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	20000008 	.word	0x20000008
 80049ec:	00000000 	.word	0x00000000

080049f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80049f0:	f3ef 8009 	mrs	r0, PSP
 80049f4:	f3bf 8f6f 	isb	sy
 80049f8:	4b15      	ldr	r3, [pc, #84]	; (8004a50 <pxCurrentTCBConst>)
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	f01e 0f10 	tst.w	lr, #16
 8004a00:	bf08      	it	eq
 8004a02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004a06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a0a:	6010      	str	r0, [r2, #0]
 8004a0c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8004a10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004a14:	f380 8811 	msr	BASEPRI, r0
 8004a18:	f3bf 8f4f 	dsb	sy
 8004a1c:	f3bf 8f6f 	isb	sy
 8004a20:	f7ff fabc 	bl	8003f9c <vTaskSwitchContext>
 8004a24:	f04f 0000 	mov.w	r0, #0
 8004a28:	f380 8811 	msr	BASEPRI, r0
 8004a2c:	bc08      	pop	{r3}
 8004a2e:	6819      	ldr	r1, [r3, #0]
 8004a30:	6808      	ldr	r0, [r1, #0]
 8004a32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a36:	f01e 0f10 	tst.w	lr, #16
 8004a3a:	bf08      	it	eq
 8004a3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a40:	f380 8809 	msr	PSP, r0
 8004a44:	f3bf 8f6f 	isb	sy
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	f3af 8000 	nop.w

08004a50 <pxCurrentTCBConst>:
 8004a50:	20000090 	.word	0x20000090
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a54:	bf00      	nop
 8004a56:	bf00      	nop

08004a58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a62:	f383 8811 	msr	BASEPRI, r3
 8004a66:	f3bf 8f6f 	isb	sy
 8004a6a:	f3bf 8f4f 	dsb	sy
 8004a6e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a70:	f7ff f9d8 	bl	8003e24 <xTaskIncrementTick>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d003      	beq.n	8004a82 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a7a:	4b06      	ldr	r3, [pc, #24]	; (8004a94 <xPortSysTickHandler+0x3c>)
 8004a7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a80:	601a      	str	r2, [r3, #0]
 8004a82:	2300      	movs	r3, #0
 8004a84:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8004a8c:	bf00      	nop
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	e000ed04 	.word	0xe000ed04

08004a98 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004a98:	b480      	push	{r7}
 8004a9a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a9c:	4b08      	ldr	r3, [pc, #32]	; (8004ac0 <vPortSetupTimerInterrupt+0x28>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a08      	ldr	r2, [pc, #32]	; (8004ac4 <vPortSetupTimerInterrupt+0x2c>)
 8004aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa6:	099b      	lsrs	r3, r3, #6
 8004aa8:	4a07      	ldr	r2, [pc, #28]	; (8004ac8 <vPortSetupTimerInterrupt+0x30>)
 8004aaa:	3b01      	subs	r3, #1
 8004aac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004aae:	4b07      	ldr	r3, [pc, #28]	; (8004acc <vPortSetupTimerInterrupt+0x34>)
 8004ab0:	2207      	movs	r2, #7
 8004ab2:	601a      	str	r2, [r3, #0]
}
 8004ab4:	bf00      	nop
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop
 8004ac0:	2000000c 	.word	0x2000000c
 8004ac4:	10624dd3 	.word	0x10624dd3
 8004ac8:	e000e014 	.word	0xe000e014
 8004acc:	e000e010 	.word	0xe000e010

08004ad0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ad0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004ae0 <vPortEnableVFP+0x10>
 8004ad4:	6801      	ldr	r1, [r0, #0]
 8004ad6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004ada:	6001      	str	r1, [r0, #0]
 8004adc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ade:	bf00      	nop
 8004ae0:	e000ed88 	.word	0xe000ed88

08004ae4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8004aea:	f3ef 8305 	mrs	r3, IPSR
 8004aee:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2b0f      	cmp	r3, #15
 8004af4:	d913      	bls.n	8004b1e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004af6:	4a16      	ldr	r2, [pc, #88]	; (8004b50 <vPortValidateInterruptPriority+0x6c>)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	4413      	add	r3, r2
 8004afc:	781b      	ldrb	r3, [r3, #0]
 8004afe:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004b00:	4b14      	ldr	r3, [pc, #80]	; (8004b54 <vPortValidateInterruptPriority+0x70>)
 8004b02:	781b      	ldrb	r3, [r3, #0]
 8004b04:	7afa      	ldrb	r2, [r7, #11]
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d209      	bcs.n	8004b1e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8004b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b0e:	f383 8811 	msr	BASEPRI, r3
 8004b12:	f3bf 8f6f 	isb	sy
 8004b16:	f3bf 8f4f 	dsb	sy
 8004b1a:	607b      	str	r3, [r7, #4]
 8004b1c:	e7fe      	b.n	8004b1c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004b1e:	4b0e      	ldr	r3, [pc, #56]	; (8004b58 <vPortValidateInterruptPriority+0x74>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b26:	4b0d      	ldr	r3, [pc, #52]	; (8004b5c <vPortValidateInterruptPriority+0x78>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d909      	bls.n	8004b42 <vPortValidateInterruptPriority+0x5e>
 8004b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b32:	f383 8811 	msr	BASEPRI, r3
 8004b36:	f3bf 8f6f 	isb	sy
 8004b3a:	f3bf 8f4f 	dsb	sy
 8004b3e:	603b      	str	r3, [r7, #0]
 8004b40:	e7fe      	b.n	8004b40 <vPortValidateInterruptPriority+0x5c>
	}
 8004b42:	bf00      	nop
 8004b44:	3714      	adds	r7, #20
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	e000e3f0 	.word	0xe000e3f0
 8004b54:	200001bc 	.word	0x200001bc
 8004b58:	e000ed0c 	.word	0xe000ed0c
 8004b5c:	200001c0 	.word	0x200001c0

08004b60 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b08a      	sub	sp, #40	; 0x28
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004b6c:	f7ff f8b0 	bl	8003cd0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004b70:	4b57      	ldr	r3, [pc, #348]	; (8004cd0 <pvPortMalloc+0x170>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d101      	bne.n	8004b7c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004b78:	f000 f90c 	bl	8004d94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004b7c:	4b55      	ldr	r3, [pc, #340]	; (8004cd4 <pvPortMalloc+0x174>)
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	4013      	ands	r3, r2
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	f040 808c 	bne.w	8004ca2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d01c      	beq.n	8004bca <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004b90:	2208      	movs	r2, #8
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4413      	add	r3, r2
 8004b96:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f003 0307 	and.w	r3, r3, #7
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d013      	beq.n	8004bca <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f023 0307 	bic.w	r3, r3, #7
 8004ba8:	3308      	adds	r3, #8
 8004baa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f003 0307 	and.w	r3, r3, #7
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d009      	beq.n	8004bca <pvPortMalloc+0x6a>
 8004bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bba:	f383 8811 	msr	BASEPRI, r3
 8004bbe:	f3bf 8f6f 	isb	sy
 8004bc2:	f3bf 8f4f 	dsb	sy
 8004bc6:	617b      	str	r3, [r7, #20]
 8004bc8:	e7fe      	b.n	8004bc8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d068      	beq.n	8004ca2 <pvPortMalloc+0x142>
 8004bd0:	4b41      	ldr	r3, [pc, #260]	; (8004cd8 <pvPortMalloc+0x178>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d863      	bhi.n	8004ca2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004bda:	4b40      	ldr	r3, [pc, #256]	; (8004cdc <pvPortMalloc+0x17c>)
 8004bdc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004bde:	4b3f      	ldr	r3, [pc, #252]	; (8004cdc <pvPortMalloc+0x17c>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004be4:	e004      	b.n	8004bf0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d903      	bls.n	8004c02 <pvPortMalloc+0xa2>
 8004bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d1f1      	bne.n	8004be6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004c02:	4b33      	ldr	r3, [pc, #204]	; (8004cd0 <pvPortMalloc+0x170>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d04a      	beq.n	8004ca2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004c0c:	6a3b      	ldr	r3, [r7, #32]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2208      	movs	r2, #8
 8004c12:	4413      	add	r3, r2
 8004c14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	6a3b      	ldr	r3, [r7, #32]
 8004c1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c20:	685a      	ldr	r2, [r3, #4]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	1ad2      	subs	r2, r2, r3
 8004c26:	2308      	movs	r3, #8
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d91e      	bls.n	8004c6c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004c2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4413      	add	r3, r2
 8004c34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	f003 0307 	and.w	r3, r3, #7
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d009      	beq.n	8004c54 <pvPortMalloc+0xf4>
 8004c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c44:	f383 8811 	msr	BASEPRI, r3
 8004c48:	f3bf 8f6f 	isb	sy
 8004c4c:	f3bf 8f4f 	dsb	sy
 8004c50:	613b      	str	r3, [r7, #16]
 8004c52:	e7fe      	b.n	8004c52 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c56:	685a      	ldr	r2, [r3, #4]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	1ad2      	subs	r2, r2, r3
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004c66:	69b8      	ldr	r0, [r7, #24]
 8004c68:	f000 f8f6 	bl	8004e58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c6c:	4b1a      	ldr	r3, [pc, #104]	; (8004cd8 <pvPortMalloc+0x178>)
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	4a18      	ldr	r2, [pc, #96]	; (8004cd8 <pvPortMalloc+0x178>)
 8004c78:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c7a:	4b17      	ldr	r3, [pc, #92]	; (8004cd8 <pvPortMalloc+0x178>)
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	4b18      	ldr	r3, [pc, #96]	; (8004ce0 <pvPortMalloc+0x180>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d203      	bcs.n	8004c8e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004c86:	4b14      	ldr	r3, [pc, #80]	; (8004cd8 <pvPortMalloc+0x178>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a15      	ldr	r2, [pc, #84]	; (8004ce0 <pvPortMalloc+0x180>)
 8004c8c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c90:	685a      	ldr	r2, [r3, #4]
 8004c92:	4b10      	ldr	r3, [pc, #64]	; (8004cd4 <pvPortMalloc+0x174>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	431a      	orrs	r2, r3
 8004c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c9a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004ca2:	f7ff f823 	bl	8003cec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	f003 0307 	and.w	r3, r3, #7
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d009      	beq.n	8004cc4 <pvPortMalloc+0x164>
 8004cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb4:	f383 8811 	msr	BASEPRI, r3
 8004cb8:	f3bf 8f6f 	isb	sy
 8004cbc:	f3bf 8f4f 	dsb	sy
 8004cc0:	60fb      	str	r3, [r7, #12]
 8004cc2:	e7fe      	b.n	8004cc2 <pvPortMalloc+0x162>
	return pvReturn;
 8004cc4:	69fb      	ldr	r3, [r7, #28]
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3728      	adds	r7, #40	; 0x28
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	20001494 	.word	0x20001494
 8004cd4:	200014a0 	.word	0x200014a0
 8004cd8:	20001498 	.word	0x20001498
 8004cdc:	2000148c 	.word	0x2000148c
 8004ce0:	2000149c 	.word	0x2000149c

08004ce4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b086      	sub	sp, #24
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d046      	beq.n	8004d84 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004cf6:	2308      	movs	r3, #8
 8004cf8:	425b      	negs	r3, r3
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	685a      	ldr	r2, [r3, #4]
 8004d08:	4b20      	ldr	r3, [pc, #128]	; (8004d8c <vPortFree+0xa8>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d109      	bne.n	8004d26 <vPortFree+0x42>
 8004d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d16:	f383 8811 	msr	BASEPRI, r3
 8004d1a:	f3bf 8f6f 	isb	sy
 8004d1e:	f3bf 8f4f 	dsb	sy
 8004d22:	60fb      	str	r3, [r7, #12]
 8004d24:	e7fe      	b.n	8004d24 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d009      	beq.n	8004d42 <vPortFree+0x5e>
 8004d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d32:	f383 8811 	msr	BASEPRI, r3
 8004d36:	f3bf 8f6f 	isb	sy
 8004d3a:	f3bf 8f4f 	dsb	sy
 8004d3e:	60bb      	str	r3, [r7, #8]
 8004d40:	e7fe      	b.n	8004d40 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	685a      	ldr	r2, [r3, #4]
 8004d46:	4b11      	ldr	r3, [pc, #68]	; (8004d8c <vPortFree+0xa8>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d019      	beq.n	8004d84 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d115      	bne.n	8004d84 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	685a      	ldr	r2, [r3, #4]
 8004d5c:	4b0b      	ldr	r3, [pc, #44]	; (8004d8c <vPortFree+0xa8>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	43db      	mvns	r3, r3
 8004d62:	401a      	ands	r2, r3
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004d68:	f7fe ffb2 	bl	8003cd0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	4b07      	ldr	r3, [pc, #28]	; (8004d90 <vPortFree+0xac>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4413      	add	r3, r2
 8004d76:	4a06      	ldr	r2, [pc, #24]	; (8004d90 <vPortFree+0xac>)
 8004d78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004d7a:	6938      	ldr	r0, [r7, #16]
 8004d7c:	f000 f86c 	bl	8004e58 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004d80:	f7fe ffb4 	bl	8003cec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004d84:	bf00      	nop
 8004d86:	3718      	adds	r7, #24
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	200014a0 	.word	0x200014a0
 8004d90:	20001498 	.word	0x20001498

08004d94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004d94:	b480      	push	{r7}
 8004d96:	b085      	sub	sp, #20
 8004d98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004d9a:	f241 23c8 	movw	r3, #4808	; 0x12c8
 8004d9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004da0:	4b27      	ldr	r3, [pc, #156]	; (8004e40 <prvHeapInit+0xac>)
 8004da2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f003 0307 	and.w	r3, r3, #7
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00c      	beq.n	8004dc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	3307      	adds	r3, #7
 8004db2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f023 0307 	bic.w	r3, r3, #7
 8004dba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004dbc:	68ba      	ldr	r2, [r7, #8]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	4a1f      	ldr	r2, [pc, #124]	; (8004e40 <prvHeapInit+0xac>)
 8004dc4:	4413      	add	r3, r2
 8004dc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004dcc:	4a1d      	ldr	r2, [pc, #116]	; (8004e44 <prvHeapInit+0xb0>)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004dd2:	4b1c      	ldr	r3, [pc, #112]	; (8004e44 <prvHeapInit+0xb0>)
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	4413      	add	r3, r2
 8004dde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004de0:	2208      	movs	r2, #8
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	1a9b      	subs	r3, r3, r2
 8004de6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f023 0307 	bic.w	r3, r3, #7
 8004dee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	4a15      	ldr	r2, [pc, #84]	; (8004e48 <prvHeapInit+0xb4>)
 8004df4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004df6:	4b14      	ldr	r3, [pc, #80]	; (8004e48 <prvHeapInit+0xb4>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004dfe:	4b12      	ldr	r3, [pc, #72]	; (8004e48 <prvHeapInit+0xb4>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2200      	movs	r2, #0
 8004e04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	68fa      	ldr	r2, [r7, #12]
 8004e0e:	1ad2      	subs	r2, r2, r3
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004e14:	4b0c      	ldr	r3, [pc, #48]	; (8004e48 <prvHeapInit+0xb4>)
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	4a0a      	ldr	r2, [pc, #40]	; (8004e4c <prvHeapInit+0xb8>)
 8004e22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	4a09      	ldr	r2, [pc, #36]	; (8004e50 <prvHeapInit+0xbc>)
 8004e2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004e2c:	4b09      	ldr	r3, [pc, #36]	; (8004e54 <prvHeapInit+0xc0>)
 8004e2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004e32:	601a      	str	r2, [r3, #0]
}
 8004e34:	bf00      	nop
 8004e36:	3714      	adds	r7, #20
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr
 8004e40:	200001c4 	.word	0x200001c4
 8004e44:	2000148c 	.word	0x2000148c
 8004e48:	20001494 	.word	0x20001494
 8004e4c:	2000149c 	.word	0x2000149c
 8004e50:	20001498 	.word	0x20001498
 8004e54:	200014a0 	.word	0x200014a0

08004e58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b085      	sub	sp, #20
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004e60:	4b28      	ldr	r3, [pc, #160]	; (8004f04 <prvInsertBlockIntoFreeList+0xac>)
 8004e62:	60fb      	str	r3, [r7, #12]
 8004e64:	e002      	b.n	8004e6c <prvInsertBlockIntoFreeList+0x14>
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	60fb      	str	r3, [r7, #12]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d8f7      	bhi.n	8004e66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	68ba      	ldr	r2, [r7, #8]
 8004e80:	4413      	add	r3, r2
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d108      	bne.n	8004e9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	685a      	ldr	r2, [r3, #4]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	441a      	add	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	68ba      	ldr	r2, [r7, #8]
 8004ea4:	441a      	add	r2, r3
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d118      	bne.n	8004ee0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	4b15      	ldr	r3, [pc, #84]	; (8004f08 <prvInsertBlockIntoFreeList+0xb0>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d00d      	beq.n	8004ed6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	685a      	ldr	r2, [r3, #4]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	441a      	add	r2, r3
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	601a      	str	r2, [r3, #0]
 8004ed4:	e008      	b.n	8004ee8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ed6:	4b0c      	ldr	r3, [pc, #48]	; (8004f08 <prvInsertBlockIntoFreeList+0xb0>)
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	601a      	str	r2, [r3, #0]
 8004ede:	e003      	b.n	8004ee8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004ee8:	68fa      	ldr	r2, [r7, #12]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d002      	beq.n	8004ef6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ef6:	bf00      	nop
 8004ef8:	3714      	adds	r7, #20
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	2000148c 	.word	0x2000148c
 8004f08:	20001494 	.word	0x20001494

08004f0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004f0c:	b5b0      	push	{r4, r5, r7, lr}
 8004f0e:	b0a2      	sub	sp, #136	; 0x88
 8004f10:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004f12:	f7fb f9b5 	bl	8000280 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004f16:	f000 f8b7 	bl	8005088 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004f1a:	f000 f965 	bl	80051e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8004f1e:	f000 f933 	bl	8005188 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8004f22:	f000 f8f3 	bl	800510c <MX_SPI1_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of MtxAcelerador */
  osMutexDef(MtxAcelerador);
 8004f26:	2300      	movs	r3, #0
 8004f28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  MtxAceleradorHandle = osMutexCreate(osMutex(MtxAcelerador));
 8004f2c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004f30:	4618      	mov	r0, r3
 8004f32:	f7fd fece 	bl	8002cd2 <osMutexCreate>
 8004f36:	4602      	mov	r2, r0
 8004f38:	4b43      	ldr	r3, [pc, #268]	; (8005048 <main+0x13c>)
 8004f3a:	601a      	str	r2, [r3, #0]


  /* definition and creation of MtxQntCombustivel */
  osMutexDef(MtxQntCombustivel);
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  MtxQntCombustivelHandle = osMutexCreate(osMutex(MtxQntCombustivel));
 8004f42:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7fd fec3 	bl	8002cd2 <osMutexCreate>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	4b3f      	ldr	r3, [pc, #252]	; (800504c <main+0x140>)
 8004f50:	601a      	str	r2, [r3, #0]

  /* definition and creation of MtxInformacoes */
  osMutexDef(MtxInformacoes);
 8004f52:	2300      	movs	r3, #0
 8004f54:	67fb      	str	r3, [r7, #124]	; 0x7c
  MtxInformacoesHandle = osMutexCreate(osMutex(MtxInformacoes));
 8004f56:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f7fd feb9 	bl	8002cd2 <osMutexCreate>
 8004f60:	4602      	mov	r2, r0
 8004f62:	4b3b      	ldr	r3, [pc, #236]	; (8005050 <main+0x144>)
 8004f64:	601a      	str	r2, [r3, #0]

  /* definition and creation of MtxConstantes */
  osMutexDef(MtxConstantes);
 8004f66:	2300      	movs	r3, #0
 8004f68:	67bb      	str	r3, [r7, #120]	; 0x78
  MtxConstantesHandle = osMutexCreate(osMutex(MtxConstantes));
 8004f6a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7fd feaf 	bl	8002cd2 <osMutexCreate>
 8004f74:	4602      	mov	r2, r0
 8004f76:	4b37      	ldr	r3, [pc, #220]	; (8005054 <main+0x148>)
 8004f78:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of taskLeituraAcel */
  osThreadDef(taskLeituraAcel, StartLeituraAcel, osPriorityNormal, 0, 128);
 8004f7a:	4b37      	ldr	r3, [pc, #220]	; (8005058 <main+0x14c>)
 8004f7c:	f107 0464 	add.w	r4, r7, #100	; 0x64
 8004f80:	461d      	mov	r5, r3
 8004f82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f86:	682b      	ldr	r3, [r5, #0]
 8004f88:	6023      	str	r3, [r4, #0]
  taskLeituraAcelHandle = osThreadCreate(osThread(taskLeituraAcel), NULL);
 8004f8a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004f8e:	2100      	movs	r1, #0
 8004f90:	4618      	mov	r0, r3
 8004f92:	f7fd fe63 	bl	8002c5c <osThreadCreate>
 8004f96:	4602      	mov	r2, r0
 8004f98:	4b30      	ldr	r3, [pc, #192]	; (800505c <main+0x150>)
 8004f9a:	601a      	str	r2, [r3, #0]

  /* definition and creation of taskLeituraSens */
  osThreadDef(taskLeituraSens, StartLeituraSens, osPriorityNormal, 0, 128);
 8004f9c:	4b30      	ldr	r3, [pc, #192]	; (8005060 <main+0x154>)
 8004f9e:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8004fa2:	461d      	mov	r5, r3
 8004fa4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fa6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fa8:	682b      	ldr	r3, [r5, #0]
 8004faa:	6023      	str	r3, [r4, #0]
  taskLeituraSensHandle = osThreadCreate(osThread(taskLeituraSens), NULL);
 8004fac:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004fb0:	2100      	movs	r1, #0
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7fd fe52 	bl	8002c5c <osThreadCreate>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	4b2a      	ldr	r3, [pc, #168]	; (8005064 <main+0x158>)
 8004fbc:	601a      	str	r2, [r3, #0]

  /* definition and creation of taskProcessamen */
  osThreadDef(taskProcessamen, StartProcessamen, osPriorityNormal, 0, 128);
 8004fbe:	4b2a      	ldr	r3, [pc, #168]	; (8005068 <main+0x15c>)
 8004fc0:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8004fc4:	461d      	mov	r5, r3
 8004fc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fca:	682b      	ldr	r3, [r5, #0]
 8004fcc:	6023      	str	r3, [r4, #0]
  taskProcessamenHandle = osThreadCreate(osThread(taskProcessamen), NULL);
 8004fce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004fd2:	2100      	movs	r1, #0
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7fd fe41 	bl	8002c5c <osThreadCreate>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	4b23      	ldr	r3, [pc, #140]	; (800506c <main+0x160>)
 8004fde:	601a      	str	r2, [r3, #0]

  /* definition and creation of taskAcionamento */
  osThreadDef(taskAcionamento, StartAcionamento, osPriorityNormal, 0, 128);
 8004fe0:	4b23      	ldr	r3, [pc, #140]	; (8005070 <main+0x164>)
 8004fe2:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8004fe6:	461d      	mov	r5, r3
 8004fe8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fec:	682b      	ldr	r3, [r5, #0]
 8004fee:	6023      	str	r3, [r4, #0]
  taskAcionamentoHandle = osThreadCreate(osThread(taskAcionamento), NULL);
 8004ff0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004ff4:	2100      	movs	r1, #0
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f7fd fe30 	bl	8002c5c <osThreadCreate>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	4b1d      	ldr	r3, [pc, #116]	; (8005074 <main+0x168>)
 8005000:	601a      	str	r2, [r3, #0]

  /* definition and creation of taskEscritaMemo */
  osThreadDef(taskEscritaMemo, StartEscritaMemoria, osPriorityNormal, 0, 128);
 8005002:	4b1d      	ldr	r3, [pc, #116]	; (8005078 <main+0x16c>)
 8005004:	f107 0414 	add.w	r4, r7, #20
 8005008:	461d      	mov	r5, r3
 800500a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800500c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800500e:	682b      	ldr	r3, [r5, #0]
 8005010:	6023      	str	r3, [r4, #0]
  taskEscritaMemoHandle = osThreadCreate(osThread(taskEscritaMemo), NULL);
 8005012:	f107 0314 	add.w	r3, r7, #20
 8005016:	2100      	movs	r1, #0
 8005018:	4618      	mov	r0, r3
 800501a:	f7fd fe1f 	bl	8002c5c <osThreadCreate>
 800501e:	4602      	mov	r2, r0
 8005020:	4b16      	ldr	r3, [pc, #88]	; (800507c <main+0x170>)
 8005022:	601a      	str	r2, [r3, #0]

  /* definition and creation of taskEscritaDisp */
  osThreadDef(taskEscritaDisp, StartEscritaDisplay, osPriorityNormal, 0, 128);
 8005024:	4b16      	ldr	r3, [pc, #88]	; (8005080 <main+0x174>)
 8005026:	463c      	mov	r4, r7
 8005028:	461d      	mov	r5, r3
 800502a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800502c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800502e:	682b      	ldr	r3, [r5, #0]
 8005030:	6023      	str	r3, [r4, #0]
  taskEscritaDispHandle = osThreadCreate(osThread(taskEscritaDisp), NULL);
 8005032:	463b      	mov	r3, r7
 8005034:	2100      	movs	r1, #0
 8005036:	4618      	mov	r0, r3
 8005038:	f7fd fe10 	bl	8002c5c <osThreadCreate>
 800503c:	4602      	mov	r2, r0
 800503e:	4b11      	ldr	r3, [pc, #68]	; (8005084 <main+0x178>)
 8005040:	601a      	str	r2, [r3, #0]
//  LCD_Init();
//  LCD_Write_String(0, 0, "Teste");
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8005042:	f7fd fe04 	bl	8002c4e <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8005046:	e7fe      	b.n	8005046 <main+0x13a>
 8005048:	200014cc 	.word	0x200014cc
 800504c:	200014d8 	.word	0x200014d8
 8005050:	200014d0 	.word	0x200014d0
 8005054:	200014dc 	.word	0x200014dc
 8005058:	080062c0 	.word	0x080062c0
 800505c:	200014bc 	.word	0x200014bc
 8005060:	080062e4 	.word	0x080062e4
 8005064:	200014c8 	.word	0x200014c8
 8005068:	08006308 	.word	0x08006308
 800506c:	200014b4 	.word	0x200014b4
 8005070:	0800632c 	.word	0x0800632c
 8005074:	200014b8 	.word	0x200014b8
 8005078:	08006350 	.word	0x08006350
 800507c:	200015b8 	.word	0x200015b8
 8005080:	08006374 	.word	0x08006374
 8005084:	200014c4 	.word	0x200014c4

08005088 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b090      	sub	sp, #64	; 0x40
 800508c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800508e:	f107 0318 	add.w	r3, r7, #24
 8005092:	2228      	movs	r2, #40	; 0x28
 8005094:	2100      	movs	r1, #0
 8005096:	4618      	mov	r0, r3
 8005098:	f000 fcf5 	bl	8005a86 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800509c:	1d3b      	adds	r3, r7, #4
 800509e:	2200      	movs	r2, #0
 80050a0:	601a      	str	r2, [r3, #0]
 80050a2:	605a      	str	r2, [r3, #4]
 80050a4:	609a      	str	r2, [r3, #8]
 80050a6:	60da      	str	r2, [r3, #12]
 80050a8:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80050aa:	2302      	movs	r3, #2
 80050ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80050ae:	2301      	movs	r3, #1
 80050b0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80050b2:	2310      	movs	r3, #16
 80050b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80050b6:	2302      	movs	r3, #2
 80050b8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80050ba:	2300      	movs	r3, #0
 80050bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80050be:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80050c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80050c4:	f107 0318 	add.w	r3, r7, #24
 80050c8:	4618      	mov	r0, r3
 80050ca:	f7fb fbd5 	bl	8000878 <HAL_RCC_OscConfig>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d001      	beq.n	80050d8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80050d4:	f000 fb24 	bl	8005720 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80050d8:	230f      	movs	r3, #15
 80050da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80050dc:	2302      	movs	r3, #2
 80050de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80050e0:	2300      	movs	r3, #0
 80050e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80050e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80050ea:	2300      	movs	r3, #0
 80050ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80050ee:	1d3b      	adds	r3, r7, #4
 80050f0:	2102      	movs	r1, #2
 80050f2:	4618      	mov	r0, r3
 80050f4:	f7fc faae 	bl	8001654 <HAL_RCC_ClockConfig>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d001      	beq.n	8005102 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80050fe:	f000 fb0f 	bl	8005720 <Error_Handler>
  }
}
 8005102:	bf00      	nop
 8005104:	3740      	adds	r7, #64	; 0x40
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
	...

0800510c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005110:	4b1b      	ldr	r3, [pc, #108]	; (8005180 <MX_SPI1_Init+0x74>)
 8005112:	4a1c      	ldr	r2, [pc, #112]	; (8005184 <MX_SPI1_Init+0x78>)
 8005114:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005116:	4b1a      	ldr	r3, [pc, #104]	; (8005180 <MX_SPI1_Init+0x74>)
 8005118:	f44f 7282 	mov.w	r2, #260	; 0x104
 800511c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800511e:	4b18      	ldr	r3, [pc, #96]	; (8005180 <MX_SPI1_Init+0x74>)
 8005120:	2200      	movs	r2, #0
 8005122:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005124:	4b16      	ldr	r3, [pc, #88]	; (8005180 <MX_SPI1_Init+0x74>)
 8005126:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800512a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800512c:	4b14      	ldr	r3, [pc, #80]	; (8005180 <MX_SPI1_Init+0x74>)
 800512e:	2200      	movs	r2, #0
 8005130:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005132:	4b13      	ldr	r3, [pc, #76]	; (8005180 <MX_SPI1_Init+0x74>)
 8005134:	2200      	movs	r2, #0
 8005136:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005138:	4b11      	ldr	r3, [pc, #68]	; (8005180 <MX_SPI1_Init+0x74>)
 800513a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800513e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8005140:	4b0f      	ldr	r3, [pc, #60]	; (8005180 <MX_SPI1_Init+0x74>)
 8005142:	2238      	movs	r2, #56	; 0x38
 8005144:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005146:	4b0e      	ldr	r3, [pc, #56]	; (8005180 <MX_SPI1_Init+0x74>)
 8005148:	2200      	movs	r2, #0
 800514a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800514c:	4b0c      	ldr	r3, [pc, #48]	; (8005180 <MX_SPI1_Init+0x74>)
 800514e:	2200      	movs	r2, #0
 8005150:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005152:	4b0b      	ldr	r3, [pc, #44]	; (8005180 <MX_SPI1_Init+0x74>)
 8005154:	2200      	movs	r2, #0
 8005156:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8005158:	4b09      	ldr	r3, [pc, #36]	; (8005180 <MX_SPI1_Init+0x74>)
 800515a:	2207      	movs	r2, #7
 800515c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800515e:	4b08      	ldr	r3, [pc, #32]	; (8005180 <MX_SPI1_Init+0x74>)
 8005160:	2200      	movs	r2, #0
 8005162:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005164:	4b06      	ldr	r3, [pc, #24]	; (8005180 <MX_SPI1_Init+0x74>)
 8005166:	2208      	movs	r2, #8
 8005168:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800516a:	4805      	ldr	r0, [pc, #20]	; (8005180 <MX_SPI1_Init+0x74>)
 800516c:	f7fc fca8 	bl	8001ac0 <HAL_SPI_Init>
 8005170:	4603      	mov	r3, r0
 8005172:	2b00      	cmp	r3, #0
 8005174:	d001      	beq.n	800517a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8005176:	f000 fad3 	bl	8005720 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800517a:	bf00      	nop
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	200014e0 	.word	0x200014e0
 8005184:	40013000 	.word	0x40013000

08005188 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800518c:	4b14      	ldr	r3, [pc, #80]	; (80051e0 <MX_USART2_UART_Init+0x58>)
 800518e:	4a15      	ldr	r2, [pc, #84]	; (80051e4 <MX_USART2_UART_Init+0x5c>)
 8005190:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8005192:	4b13      	ldr	r3, [pc, #76]	; (80051e0 <MX_USART2_UART_Init+0x58>)
 8005194:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8005198:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800519a:	4b11      	ldr	r3, [pc, #68]	; (80051e0 <MX_USART2_UART_Init+0x58>)
 800519c:	2200      	movs	r2, #0
 800519e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80051a0:	4b0f      	ldr	r3, [pc, #60]	; (80051e0 <MX_USART2_UART_Init+0x58>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80051a6:	4b0e      	ldr	r3, [pc, #56]	; (80051e0 <MX_USART2_UART_Init+0x58>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80051ac:	4b0c      	ldr	r3, [pc, #48]	; (80051e0 <MX_USART2_UART_Init+0x58>)
 80051ae:	220c      	movs	r2, #12
 80051b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80051b2:	4b0b      	ldr	r3, [pc, #44]	; (80051e0 <MX_USART2_UART_Init+0x58>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80051b8:	4b09      	ldr	r3, [pc, #36]	; (80051e0 <MX_USART2_UART_Init+0x58>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80051be:	4b08      	ldr	r3, [pc, #32]	; (80051e0 <MX_USART2_UART_Init+0x58>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80051c4:	4b06      	ldr	r3, [pc, #24]	; (80051e0 <MX_USART2_UART_Init+0x58>)
 80051c6:	2200      	movs	r2, #0
 80051c8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80051ca:	4805      	ldr	r0, [pc, #20]	; (80051e0 <MX_USART2_UART_Init+0x58>)
 80051cc:	f7fd f99b 	bl	8002506 <HAL_UART_Init>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d001      	beq.n	80051da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80051d6:	f000 faa3 	bl	8005720 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80051da:	bf00      	nop
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	20001548 	.word	0x20001548
 80051e4:	40004400 	.word	0x40004400

080051e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b08a      	sub	sp, #40	; 0x28
 80051ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051ee:	f107 0314 	add.w	r3, r7, #20
 80051f2:	2200      	movs	r2, #0
 80051f4:	601a      	str	r2, [r3, #0]
 80051f6:	605a      	str	r2, [r3, #4]
 80051f8:	609a      	str	r2, [r3, #8]
 80051fa:	60da      	str	r2, [r3, #12]
 80051fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80051fe:	4b41      	ldr	r3, [pc, #260]	; (8005304 <MX_GPIO_Init+0x11c>)
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	4a40      	ldr	r2, [pc, #256]	; (8005304 <MX_GPIO_Init+0x11c>)
 8005204:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005208:	6153      	str	r3, [r2, #20]
 800520a:	4b3e      	ldr	r3, [pc, #248]	; (8005304 <MX_GPIO_Init+0x11c>)
 800520c:	695b      	ldr	r3, [r3, #20]
 800520e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005212:	613b      	str	r3, [r7, #16]
 8005214:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005216:	4b3b      	ldr	r3, [pc, #236]	; (8005304 <MX_GPIO_Init+0x11c>)
 8005218:	695b      	ldr	r3, [r3, #20]
 800521a:	4a3a      	ldr	r2, [pc, #232]	; (8005304 <MX_GPIO_Init+0x11c>)
 800521c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005220:	6153      	str	r3, [r2, #20]
 8005222:	4b38      	ldr	r3, [pc, #224]	; (8005304 <MX_GPIO_Init+0x11c>)
 8005224:	695b      	ldr	r3, [r3, #20]
 8005226:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800522a:	60fb      	str	r3, [r7, #12]
 800522c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800522e:	4b35      	ldr	r3, [pc, #212]	; (8005304 <MX_GPIO_Init+0x11c>)
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	4a34      	ldr	r2, [pc, #208]	; (8005304 <MX_GPIO_Init+0x11c>)
 8005234:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005238:	6153      	str	r3, [r2, #20]
 800523a:	4b32      	ldr	r3, [pc, #200]	; (8005304 <MX_GPIO_Init+0x11c>)
 800523c:	695b      	ldr	r3, [r3, #20]
 800523e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005242:	60bb      	str	r3, [r7, #8]
 8005244:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005246:	4b2f      	ldr	r3, [pc, #188]	; (8005304 <MX_GPIO_Init+0x11c>)
 8005248:	695b      	ldr	r3, [r3, #20]
 800524a:	4a2e      	ldr	r2, [pc, #184]	; (8005304 <MX_GPIO_Init+0x11c>)
 800524c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005250:	6153      	str	r3, [r2, #20]
 8005252:	4b2c      	ldr	r3, [pc, #176]	; (8005304 <MX_GPIO_Init+0x11c>)
 8005254:	695b      	ldr	r3, [r3, #20]
 8005256:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800525a:	607b      	str	r3, [r7, #4]
 800525c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN_OXIGENIO_Pin|EN_ACELERADOR_Pin|EN_MEMORIA_Pin|LCD_CE_Pin 
 800525e:	2200      	movs	r2, #0
 8005260:	f44f 6156 	mov.w	r1, #3424	; 0xd60
 8005264:	4828      	ldr	r0, [pc, #160]	; (8005308 <MX_GPIO_Init+0x120>)
 8005266:	f7fb faef 	bl	8000848 <HAL_GPIO_WritePin>
                          |LCD_DC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_3_Pin|LED_2_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 800526a:	2200      	movs	r2, #0
 800526c:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8005270:	4826      	ldr	r0, [pc, #152]	; (800530c <MX_GPIO_Init+0x124>)
 8005272:	f7fb fae9 	bl	8000848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_1_Pin|EN_TEMPERATURA_Pin, GPIO_PIN_RESET);
 8005276:	2200      	movs	r2, #0
 8005278:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800527c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005280:	f7fb fae2 	bl	8000848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8005284:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005288:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800528a:	4b21      	ldr	r3, [pc, #132]	; (8005310 <MX_GPIO_Init+0x128>)
 800528c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800528e:	2300      	movs	r3, #0
 8005290:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005292:	f107 0314 	add.w	r3, r7, #20
 8005296:	4619      	mov	r1, r3
 8005298:	481b      	ldr	r0, [pc, #108]	; (8005308 <MX_GPIO_Init+0x120>)
 800529a:	f7fb f95f 	bl	800055c <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_OXIGENIO_Pin EN_ACELERADOR_Pin EN_MEMORIA_Pin LCD_CE_Pin 
                           LCD_DC_Pin */
  GPIO_InitStruct.Pin = EN_OXIGENIO_Pin|EN_ACELERADOR_Pin|EN_MEMORIA_Pin|LCD_CE_Pin 
 800529e:	f44f 6356 	mov.w	r3, #3424	; 0xd60
 80052a2:	617b      	str	r3, [r7, #20]
                          |LCD_DC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80052a4:	2301      	movs	r3, #1
 80052a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052a8:	2300      	movs	r3, #0
 80052aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052ac:	2300      	movs	r3, #0
 80052ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052b0:	f107 0314 	add.w	r3, r7, #20
 80052b4:	4619      	mov	r1, r3
 80052b6:	4814      	ldr	r0, [pc, #80]	; (8005308 <MX_GPIO_Init+0x120>)
 80052b8:	f7fb f950 	bl	800055c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_3_Pin LED_2_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = LED_3_Pin|LED_2_Pin|LCD_RST_Pin;
 80052bc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80052c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80052c2:	2301      	movs	r3, #1
 80052c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052c6:	2300      	movs	r3, #0
 80052c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052ca:	2300      	movs	r3, #0
 80052cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052ce:	f107 0314 	add.w	r3, r7, #20
 80052d2:	4619      	mov	r1, r3
 80052d4:	480d      	ldr	r0, [pc, #52]	; (800530c <MX_GPIO_Init+0x124>)
 80052d6:	f7fb f941 	bl	800055c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_1_Pin EN_TEMPERATURA_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin|EN_TEMPERATURA_Pin;
 80052da:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80052de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80052e0:	2301      	movs	r3, #1
 80052e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052e4:	2300      	movs	r3, #0
 80052e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052e8:	2300      	movs	r3, #0
 80052ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052ec:	f107 0314 	add.w	r3, r7, #20
 80052f0:	4619      	mov	r1, r3
 80052f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052f6:	f7fb f931 	bl	800055c <HAL_GPIO_Init>

}
 80052fa:	bf00      	nop
 80052fc:	3728      	adds	r7, #40	; 0x28
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	40021000 	.word	0x40021000
 8005308:	48000800 	.word	0x48000800
 800530c:	48000400 	.word	0x48000400
 8005310:	10210000 	.word	0x10210000

08005314 <StartLeituraAcel>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartLeituraAcel */
void StartLeituraAcel(void const * argument)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b09e      	sub	sp, #120	; 0x78
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t aceleradorLocal = 0;
 800531c:	2300      	movs	r3, #0
 800531e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	uint8_t transmissao[100];
	uint8_t sensorOxg_TempLocal[2];
  /* Infinite loop */
  for(;;)
  {
	  aceleradorLocal = 0;
 8005322:	2300      	movs	r3, #0
 8005324:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	  HAL_GPIO_WritePin(EN_ACELERADOR_GPIO_Port, EN_ACELERADOR_Pin, 0);
 8005328:	2200      	movs	r2, #0
 800532a:	2140      	movs	r1, #64	; 0x40
 800532c:	484c      	ldr	r0, [pc, #304]	; (8005460 <StartLeituraAcel+0x14c>)
 800532e:	f7fb fa8b 	bl	8000848 <HAL_GPIO_WritePin>

	  HAL_SPI_Receive(&hspi1, &aceleradorLocal, 1, 1000);
 8005332:	f107 0177 	add.w	r1, r7, #119	; 0x77
 8005336:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800533a:	2201      	movs	r2, #1
 800533c:	4849      	ldr	r0, [pc, #292]	; (8005464 <StartLeituraAcel+0x150>)
 800533e:	f7fc fc49 	bl	8001bd4 <HAL_SPI_Receive>

	  HAL_GPIO_WritePin(EN_ACELERADOR_GPIO_Port, EN_ACELERADOR_Pin, 1);
 8005342:	2201      	movs	r2, #1
 8005344:	2140      	movs	r1, #64	; 0x40
 8005346:	4846      	ldr	r0, [pc, #280]	; (8005460 <StartLeituraAcel+0x14c>)
 8005348:	f7fb fa7e 	bl	8000848 <HAL_GPIO_WritePin>



	  sprintf(transmissao, "valor Acelerador lido: %d\r\n", aceleradorLocal);
 800534c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8005350:	461a      	mov	r2, r3
 8005352:	f107 0310 	add.w	r3, r7, #16
 8005356:	4944      	ldr	r1, [pc, #272]	; (8005468 <StartLeituraAcel+0x154>)
 8005358:	4618      	mov	r0, r3
 800535a:	f000 fb9d 	bl	8005a98 <siprintf>


	  HAL_UART_Transmit(&huart2, transmissao, strlen(transmissao), 1000);
 800535e:	f107 0310 	add.w	r3, r7, #16
 8005362:	4618      	mov	r0, r3
 8005364:	f7fa ff34 	bl	80001d0 <strlen>
 8005368:	4603      	mov	r3, r0
 800536a:	b29a      	uxth	r2, r3
 800536c:	f107 0110 	add.w	r1, r7, #16
 8005370:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005374:	483d      	ldr	r0, [pc, #244]	; (800546c <StartLeituraAcel+0x158>)
 8005376:	f7fd f917 	bl	80025a8 <HAL_UART_Transmit>
	  // ===============================================


	  sensorOxg_TempLocal[0] = 0;
 800537a:	2300      	movs	r3, #0
 800537c:	733b      	strb	r3, [r7, #12]
	  sensorOxg_TempLocal[1] = 0;
 800537e:	2300      	movs	r3, #0
 8005380:	737b      	strb	r3, [r7, #13]

	  HAL_GPIO_WritePin(EN_OXIGENIO_GPIO_Port, EN_OXIGENIO_Pin, 0);
 8005382:	2200      	movs	r2, #0
 8005384:	2120      	movs	r1, #32
 8005386:	4836      	ldr	r0, [pc, #216]	; (8005460 <StartLeituraAcel+0x14c>)
 8005388:	f7fb fa5e 	bl	8000848 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, &sensorOxg_TempLocal[0], 1, 1000);
 800538c:	f107 010c 	add.w	r1, r7, #12
 8005390:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005394:	2201      	movs	r2, #1
 8005396:	4833      	ldr	r0, [pc, #204]	; (8005464 <StartLeituraAcel+0x150>)
 8005398:	f7fc fc1c 	bl	8001bd4 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(EN_OXIGENIO_GPIO_Port, EN_OXIGENIO_Pin, 1);
 800539c:	2201      	movs	r2, #1
 800539e:	2120      	movs	r1, #32
 80053a0:	482f      	ldr	r0, [pc, #188]	; (8005460 <StartLeituraAcel+0x14c>)
 80053a2:	f7fb fa51 	bl	8000848 <HAL_GPIO_WritePin>


	  sprintf (transmissao, "valor Oxigenio lido: %d\r\n", sensorOxg_TempLocal[0]);
 80053a6:	7b3b      	ldrb	r3, [r7, #12]
 80053a8:	461a      	mov	r2, r3
 80053aa:	f107 0310 	add.w	r3, r7, #16
 80053ae:	4930      	ldr	r1, [pc, #192]	; (8005470 <StartLeituraAcel+0x15c>)
 80053b0:	4618      	mov	r0, r3
 80053b2:	f000 fb71 	bl	8005a98 <siprintf>
	  HAL_UART_Transmit(&huart2, transmissao, strlen(transmissao), 1000);
 80053b6:	f107 0310 	add.w	r3, r7, #16
 80053ba:	4618      	mov	r0, r3
 80053bc:	f7fa ff08 	bl	80001d0 <strlen>
 80053c0:	4603      	mov	r3, r0
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	f107 0110 	add.w	r1, r7, #16
 80053c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80053cc:	4827      	ldr	r0, [pc, #156]	; (800546c <StartLeituraAcel+0x158>)
 80053ce:	f7fd f8eb 	bl	80025a8 <HAL_UART_Transmit>



	  HAL_GPIO_WritePin(EN_TEMPERATURA_GPIO_Port, EN_TEMPERATURA_Pin, 0);
 80053d2:	2200      	movs	r2, #0
 80053d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80053d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053dc:	f7fb fa34 	bl	8000848 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, &sensorOxg_TempLocal[1], 1, 1000);
 80053e0:	f107 030c 	add.w	r3, r7, #12
 80053e4:	1c59      	adds	r1, r3, #1
 80053e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80053ea:	2201      	movs	r2, #1
 80053ec:	481d      	ldr	r0, [pc, #116]	; (8005464 <StartLeituraAcel+0x150>)
 80053ee:	f7fc fbf1 	bl	8001bd4 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(EN_TEMPERATURA_GPIO_Port, EN_TEMPERATURA_Pin, 1);
 80053f2:	2201      	movs	r2, #1
 80053f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80053f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053fc:	f7fb fa24 	bl	8000848 <HAL_GPIO_WritePin>


	  sprintf (transmissao, "valor Temperatura lido: %d\r\n", sensorOxg_TempLocal[1]);
 8005400:	7b7b      	ldrb	r3, [r7, #13]
 8005402:	461a      	mov	r2, r3
 8005404:	f107 0310 	add.w	r3, r7, #16
 8005408:	491a      	ldr	r1, [pc, #104]	; (8005474 <StartLeituraAcel+0x160>)
 800540a:	4618      	mov	r0, r3
 800540c:	f000 fb44 	bl	8005a98 <siprintf>
	  HAL_UART_Transmit(&huart2, transmissao, strlen(transmissao), 1000);
 8005410:	f107 0310 	add.w	r3, r7, #16
 8005414:	4618      	mov	r0, r3
 8005416:	f7fa fedb 	bl	80001d0 <strlen>
 800541a:	4603      	mov	r3, r0
 800541c:	b29a      	uxth	r2, r3
 800541e:	f107 0110 	add.w	r1, r7, #16
 8005422:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005426:	4811      	ldr	r0, [pc, #68]	; (800546c <StartLeituraAcel+0x158>)
 8005428:	f7fd f8be 	bl	80025a8 <HAL_UART_Transmit>



	  osMutexWait(MtxAceleradorHandle,1000);
 800542c:	4b12      	ldr	r3, [pc, #72]	; (8005478 <StartLeituraAcel+0x164>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005434:	4618      	mov	r0, r3
 8005436:	f7fd fc59 	bl	8002cec <osMutexWait>
	  aceleradorGlobal = aceleradorLocal;
 800543a:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 800543e:	4b0f      	ldr	r3, [pc, #60]	; (800547c <StartLeituraAcel+0x168>)
 8005440:	701a      	strb	r2, [r3, #0]
	  sensorOxg_TempGlobal[0] = sensorOxg_TempLocal[0];
 8005442:	7b3a      	ldrb	r2, [r7, #12]
 8005444:	4b0e      	ldr	r3, [pc, #56]	; (8005480 <StartLeituraAcel+0x16c>)
 8005446:	701a      	strb	r2, [r3, #0]
	  sensorOxg_TempGlobal[1] = sensorOxg_TempLocal[1];
 8005448:	7b7a      	ldrb	r2, [r7, #13]
 800544a:	4b0d      	ldr	r3, [pc, #52]	; (8005480 <StartLeituraAcel+0x16c>)
 800544c:	705a      	strb	r2, [r3, #1]
	  osMutexRelease(MtxAceleradorHandle);
 800544e:	4b0a      	ldr	r3, [pc, #40]	; (8005478 <StartLeituraAcel+0x164>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4618      	mov	r0, r3
 8005454:	f7fd fc9a 	bl	8002d8c <osMutexRelease>

	  HAL_Delay(10);
 8005458:	200a      	movs	r0, #10
 800545a:	f7fa ff77 	bl	800034c <HAL_Delay>
  {
 800545e:	e760      	b.n	8005322 <StartLeituraAcel+0xe>
 8005460:	48000800 	.word	0x48000800
 8005464:	200014e0 	.word	0x200014e0
 8005468:	08006388 	.word	0x08006388
 800546c:	20001548 	.word	0x20001548
 8005470:	080063a4 	.word	0x080063a4
 8005474:	080063c0 	.word	0x080063c0
 8005478:	200014cc 	.word	0x200014cc
 800547c:	200015bc 	.word	0x200015bc
 8005480:	200014c0 	.word	0x200014c0

08005484 <StartLeituraSens>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLeituraSens */
void StartLeituraSens(void const * argument)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b082      	sub	sp, #8
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLeituraSens */

  /* Infinite loop */
  for(;;)
  {
	  HAL_Delay(10);
 800548c:	200a      	movs	r0, #10
 800548e:	f7fa ff5d 	bl	800034c <HAL_Delay>
 8005492:	e7fb      	b.n	800548c <StartLeituraSens+0x8>

08005494 <StartProcessamen>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartProcessamen */
void StartProcessamen(void const * argument)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b084      	sub	sp, #16
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
	uint8_t constantesLocal[3];

  /* Infinite loop */
  for(;;)
  {
	osMutexWait(MtxAceleradorHandle, 1000);
 800549c:	4b30      	ldr	r3, [pc, #192]	; (8005560 <StartProcessamen+0xcc>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80054a4:	4618      	mov	r0, r3
 80054a6:	f7fd fc21 	bl	8002cec <osMutexWait>
	aceleracaoLocal = aceleradorGlobal;
 80054aa:	4b2e      	ldr	r3, [pc, #184]	; (8005564 <StartProcessamen+0xd0>)
 80054ac:	781b      	ldrb	r3, [r3, #0]
 80054ae:	73fb      	strb	r3, [r7, #15]
	oxigenioLocal = sensorOxg_TempGlobal[0];
 80054b0:	4b2d      	ldr	r3, [pc, #180]	; (8005568 <StartProcessamen+0xd4>)
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	73bb      	strb	r3, [r7, #14]
	temperaturaLocal = sensorOxg_TempGlobal[1];
 80054b6:	4b2c      	ldr	r3, [pc, #176]	; (8005568 <StartProcessamen+0xd4>)
 80054b8:	785b      	ldrb	r3, [r3, #1]
 80054ba:	737b      	strb	r3, [r7, #13]
	osMutexRelease(MtxAceleradorHandle);
 80054bc:	4b28      	ldr	r3, [pc, #160]	; (8005560 <StartProcessamen+0xcc>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7fd fc63 	bl	8002d8c <osMutexRelease>




//	osMutexWait(MtxConstantesHandle, 1000);
	constantesLocal[0] = constantesGlobal[0];
 80054c6:	4b29      	ldr	r3, [pc, #164]	; (800556c <StartProcessamen+0xd8>)
 80054c8:	781b      	ldrb	r3, [r3, #0]
 80054ca:	723b      	strb	r3, [r7, #8]
	constantesLocal[1] = constantesGlobal[1];
 80054cc:	4b27      	ldr	r3, [pc, #156]	; (800556c <StartProcessamen+0xd8>)
 80054ce:	785b      	ldrb	r3, [r3, #1]
 80054d0:	727b      	strb	r3, [r7, #9]
	constantesLocal[2] = constantesGlobal[2];
 80054d2:	4b26      	ldr	r3, [pc, #152]	; (800556c <StartProcessamen+0xd8>)
 80054d4:	789b      	ldrb	r3, [r3, #2]
 80054d6:	72bb      	strb	r3, [r7, #10]
//	osMutexRelease(MtxConstantesHandle);




	qntCombustivelLocal = aceleracaoLocal * 50 + (30 - temperaturaLocal * 30) + oxigenioLocal * 20;
 80054d8:	7b7b      	ldrb	r3, [r7, #13]
 80054da:	461a      	mov	r2, r3
 80054dc:	011b      	lsls	r3, r3, #4
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	005b      	lsls	r3, r3, #1
 80054e2:	b2da      	uxtb	r2, r3
 80054e4:	7bfb      	ldrb	r3, [r7, #15]
 80054e6:	4619      	mov	r1, r3
 80054e8:	0089      	lsls	r1, r1, #2
 80054ea:	440b      	add	r3, r1
 80054ec:	4619      	mov	r1, r3
 80054ee:	0088      	lsls	r0, r1, #2
 80054f0:	4619      	mov	r1, r3
 80054f2:	4603      	mov	r3, r0
 80054f4:	440b      	add	r3, r1
 80054f6:	005b      	lsls	r3, r3, #1
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	4413      	add	r3, r2
 80054fc:	b2da      	uxtb	r2, r3
 80054fe:	7bbb      	ldrb	r3, [r7, #14]
 8005500:	4619      	mov	r1, r3
 8005502:	0089      	lsls	r1, r1, #2
 8005504:	440b      	add	r3, r1
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	b2db      	uxtb	r3, r3
 800550a:	4413      	add	r3, r2
 800550c:	b2db      	uxtb	r3, r3
 800550e:	331e      	adds	r3, #30
 8005510:	733b      	strb	r3, [r7, #12]


	osMutexWait(MtxQntCombustivelHandle, 1000);
 8005512:	4b17      	ldr	r3, [pc, #92]	; (8005570 <StartProcessamen+0xdc>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800551a:	4618      	mov	r0, r3
 800551c:	f7fd fbe6 	bl	8002cec <osMutexWait>
	qntCombustivelGlobal = qntCombustivelLocal;
 8005520:	4a14      	ldr	r2, [pc, #80]	; (8005574 <StartProcessamen+0xe0>)
 8005522:	7b3b      	ldrb	r3, [r7, #12]
 8005524:	7013      	strb	r3, [r2, #0]
	osMutexRelease(MtxQntCombustivelHandle);
 8005526:	4b12      	ldr	r3, [pc, #72]	; (8005570 <StartProcessamen+0xdc>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4618      	mov	r0, r3
 800552c:	f7fd fc2e 	bl	8002d8c <osMutexRelease>


	osMutexWait(MtxInformacoesHandle, 1000);
 8005530:	4b11      	ldr	r3, [pc, #68]	; (8005578 <StartProcessamen+0xe4>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005538:	4618      	mov	r0, r3
 800553a:	f7fd fbd7 	bl	8002cec <osMutexWait>
	informacoesGlobal[0] = qntCombustivelGlobal;
 800553e:	4b0d      	ldr	r3, [pc, #52]	; (8005574 <StartProcessamen+0xe0>)
 8005540:	781a      	ldrb	r2, [r3, #0]
 8005542:	4b0e      	ldr	r3, [pc, #56]	; (800557c <StartProcessamen+0xe8>)
 8005544:	701a      	strb	r2, [r3, #0]
	informacoesGlobal[1] = 222;
 8005546:	4b0d      	ldr	r3, [pc, #52]	; (800557c <StartProcessamen+0xe8>)
 8005548:	22de      	movs	r2, #222	; 0xde
 800554a:	705a      	strb	r2, [r3, #1]
	osMutexRelease(MtxInformacoesHandle);
 800554c:	4b0a      	ldr	r3, [pc, #40]	; (8005578 <StartProcessamen+0xe4>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4618      	mov	r0, r3
 8005552:	f7fd fc1b 	bl	8002d8c <osMutexRelease>

	osDelay(10);
 8005556:	200a      	movs	r0, #10
 8005558:	f7fd fba7 	bl	8002caa <osDelay>
	osMutexWait(MtxAceleradorHandle, 1000);
 800555c:	e79e      	b.n	800549c <StartProcessamen+0x8>
 800555e:	bf00      	nop
 8005560:	200014cc 	.word	0x200014cc
 8005564:	200015bc 	.word	0x200015bc
 8005568:	200014c0 	.word	0x200014c0
 800556c:	200015c0 	.word	0x200015c0
 8005570:	200014d8 	.word	0x200014d8
 8005574:	20001544 	.word	0x20001544
 8005578:	200014d0 	.word	0x200014d0
 800557c:	200014d4 	.word	0x200014d4

08005580 <StartAcionamento>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAcionamento */
void StartAcionamento(void const * argument)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAcionamento */
	uint8_t qntCombustivelLocal;
  /* Infinite loop */
  for(;;)
  {
	osMutexWait(MtxQntCombustivelHandle, 1000);
 8005588:	4b36      	ldr	r3, [pc, #216]	; (8005664 <StartAcionamento+0xe4>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005590:	4618      	mov	r0, r3
 8005592:	f7fd fbab 	bl	8002cec <osMutexWait>
	qntCombustivelLocal = qntCombustivelGlobal;
 8005596:	4b34      	ldr	r3, [pc, #208]	; (8005668 <StartAcionamento+0xe8>)
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	73fb      	strb	r3, [r7, #15]
	osMutexRelease(MtxQntCombustivelHandle);
 800559c:	4b31      	ldr	r3, [pc, #196]	; (8005664 <StartAcionamento+0xe4>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4618      	mov	r0, r3
 80055a2:	f7fd fbf3 	bl	8002d8c <osMutexRelease>

	if(qntCombustivelLocal < 33) {
 80055a6:	7bfb      	ldrb	r3, [r7, #15]
 80055a8:	2b20      	cmp	r3, #32
 80055aa:	d819      	bhi.n	80055e0 <StartAcionamento+0x60>
	  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, 1);
 80055ac:	2201      	movs	r2, #1
 80055ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80055b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80055b6:	f7fb f947 	bl	8000848 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, 0);
 80055ba:	2200      	movs	r2, #0
 80055bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80055c0:	482a      	ldr	r0, [pc, #168]	; (800566c <StartAcionamento+0xec>)
 80055c2:	f7fb f941 	bl	8000848 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, 0);
 80055c6:	2200      	movs	r2, #0
 80055c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80055cc:	4827      	ldr	r0, [pc, #156]	; (800566c <StartAcionamento+0xec>)
 80055ce:	f7fb f93b 	bl	8000848 <HAL_GPIO_WritePin>
	  HAL_UART_Transmit(&huart2, "taskAcionamento 33\r\n", 33, 1000);
 80055d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80055d6:	2221      	movs	r2, #33	; 0x21
 80055d8:	4925      	ldr	r1, [pc, #148]	; (8005670 <StartAcionamento+0xf0>)
 80055da:	4826      	ldr	r0, [pc, #152]	; (8005674 <StartAcionamento+0xf4>)
 80055dc:	f7fc ffe4 	bl	80025a8 <HAL_UART_Transmit>
	}

	if(qntCombustivelLocal < 66 && qntCombustivelLocal >= 33) {
 80055e0:	7bfb      	ldrb	r3, [r7, #15]
 80055e2:	2b41      	cmp	r3, #65	; 0x41
 80055e4:	d81c      	bhi.n	8005620 <StartAcionamento+0xa0>
 80055e6:	7bfb      	ldrb	r3, [r7, #15]
 80055e8:	2b20      	cmp	r3, #32
 80055ea:	d919      	bls.n	8005620 <StartAcionamento+0xa0>
	  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, 0);
 80055ec:	2200      	movs	r2, #0
 80055ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80055f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80055f6:	f7fb f927 	bl	8000848 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, 1);
 80055fa:	2201      	movs	r2, #1
 80055fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005600:	481a      	ldr	r0, [pc, #104]	; (800566c <StartAcionamento+0xec>)
 8005602:	f7fb f921 	bl	8000848 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, 0);
 8005606:	2200      	movs	r2, #0
 8005608:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800560c:	4817      	ldr	r0, [pc, #92]	; (800566c <StartAcionamento+0xec>)
 800560e:	f7fb f91b 	bl	8000848 <HAL_GPIO_WritePin>
	  HAL_UART_Transmit(&huart2, "taskAcionamento 55\r\n", 33, 1000);
 8005612:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005616:	2221      	movs	r2, #33	; 0x21
 8005618:	4917      	ldr	r1, [pc, #92]	; (8005678 <StartAcionamento+0xf8>)
 800561a:	4816      	ldr	r0, [pc, #88]	; (8005674 <StartAcionamento+0xf4>)
 800561c:	f7fc ffc4 	bl	80025a8 <HAL_UART_Transmit>
	}

	if(qntCombustivelLocal >= 66) {
 8005620:	7bfb      	ldrb	r3, [r7, #15]
 8005622:	2b41      	cmp	r3, #65	; 0x41
 8005624:	d919      	bls.n	800565a <StartAcionamento+0xda>
	  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, 0);
 8005626:	2200      	movs	r2, #0
 8005628:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800562c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005630:	f7fb f90a 	bl	8000848 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, 0);
 8005634:	2200      	movs	r2, #0
 8005636:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800563a:	480c      	ldr	r0, [pc, #48]	; (800566c <StartAcionamento+0xec>)
 800563c:	f7fb f904 	bl	8000848 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, 1);
 8005640:	2201      	movs	r2, #1
 8005642:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005646:	4809      	ldr	r0, [pc, #36]	; (800566c <StartAcionamento+0xec>)
 8005648:	f7fb f8fe 	bl	8000848 <HAL_GPIO_WritePin>
	  HAL_UART_Transmit(&huart2, "taskAcionamento 66\r\n", 33, 1000);
 800564c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005650:	2221      	movs	r2, #33	; 0x21
 8005652:	490a      	ldr	r1, [pc, #40]	; (800567c <StartAcionamento+0xfc>)
 8005654:	4807      	ldr	r0, [pc, #28]	; (8005674 <StartAcionamento+0xf4>)
 8005656:	f7fc ffa7 	bl	80025a8 <HAL_UART_Transmit>
	}

    osDelay(10);
 800565a:	200a      	movs	r0, #10
 800565c:	f7fd fb25 	bl	8002caa <osDelay>
	osMutexWait(MtxQntCombustivelHandle, 1000);
 8005660:	e792      	b.n	8005588 <StartAcionamento+0x8>
 8005662:	bf00      	nop
 8005664:	200014d8 	.word	0x200014d8
 8005668:	20001544 	.word	0x20001544
 800566c:	48000400 	.word	0x48000400
 8005670:	080063e0 	.word	0x080063e0
 8005674:	20001548 	.word	0x20001548
 8005678:	080063f8 	.word	0x080063f8
 800567c:	08006410 	.word	0x08006410

08005680 <StartEscritaMemoria>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEscritaMemoria */
void StartEscritaMemoria(void const * argument)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEscritaMemoria */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(10);
 8005688:	200a      	movs	r0, #10
 800568a:	f7fd fb0e 	bl	8002caa <osDelay>
 800568e:	e7fb      	b.n	8005688 <StartEscritaMemoria+0x8>

08005690 <StartEscritaDisplay>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEscritaDisplay */
void StartEscritaDisplay(void const * argument)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b09e      	sub	sp, #120	; 0x78
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
	uint8_t bufferOxigenio[50];
	uint8_t bufferAcelerador[50];
  /* Infinite loop */
  for(;;)
  {
	  osMutexWait(MtxInformacoesHandle, 1000);
 8005698:	4b1c      	ldr	r3, [pc, #112]	; (800570c <StartEscritaDisplay+0x7c>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80056a0:	4618      	mov	r0, r3
 80056a2:	f7fd fb23 	bl	8002cec <osMutexWait>
	  informacoesLocal[0] = informacoesGlobal[0];
 80056a6:	4b1a      	ldr	r3, [pc, #104]	; (8005710 <StartEscritaDisplay+0x80>)
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
	  informacoesLocal[1] = informacoesGlobal[1];
 80056ae:	4b18      	ldr	r3, [pc, #96]	; (8005710 <StartEscritaDisplay+0x80>)
 80056b0:	785b      	ldrb	r3, [r3, #1]
 80056b2:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
	  osMutexRelease(MtxInformacoesHandle);
 80056b6:	4b15      	ldr	r3, [pc, #84]	; (800570c <StartEscritaDisplay+0x7c>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7fd fb66 	bl	8002d8c <osMutexRelease>

	  sprintf(bufferAcelerador, "Resultado Injecao: %d\r\n", informacoesLocal[0]);
 80056c0:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 80056c4:	461a      	mov	r2, r3
 80056c6:	f107 030c 	add.w	r3, r7, #12
 80056ca:	4912      	ldr	r1, [pc, #72]	; (8005714 <StartEscritaDisplay+0x84>)
 80056cc:	4618      	mov	r0, r3
 80056ce:	f000 f9e3 	bl	8005a98 <siprintf>
	  sprintf(bufferOxigenio, "Teste: %d\r\n\r\n", informacoesLocal[1]);
 80056d2:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 80056d6:	461a      	mov	r2, r3
 80056d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80056dc:	490e      	ldr	r1, [pc, #56]	; (8005718 <StartEscritaDisplay+0x88>)
 80056de:	4618      	mov	r0, r3
 80056e0:	f000 f9da 	bl	8005a98 <siprintf>


	  HAL_UART_Transmit(&huart2, bufferAcelerador, 25, 1000);
 80056e4:	f107 010c 	add.w	r1, r7, #12
 80056e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80056ec:	2219      	movs	r2, #25
 80056ee:	480b      	ldr	r0, [pc, #44]	; (800571c <StartEscritaDisplay+0x8c>)
 80056f0:	f7fc ff5a 	bl	80025a8 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, bufferOxigenio, 17, 1000);
 80056f4:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80056f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80056fc:	2211      	movs	r2, #17
 80056fe:	4807      	ldr	r0, [pc, #28]	; (800571c <StartEscritaDisplay+0x8c>)
 8005700:	f7fc ff52 	bl	80025a8 <HAL_UART_Transmit>

//	  LCD_Write_String(0, 0, bufferAcelerador);
//	  LCD_Write_String(0, 1, bufferOxigenio);
	  osDelay(10);
 8005704:	200a      	movs	r0, #10
 8005706:	f7fd fad0 	bl	8002caa <osDelay>
	  osMutexWait(MtxInformacoesHandle, 1000);
 800570a:	e7c5      	b.n	8005698 <StartEscritaDisplay+0x8>
 800570c:	200014d0 	.word	0x200014d0
 8005710:	200014d4 	.word	0x200014d4
 8005714:	08006428 	.word	0x08006428
 8005718:	08006440 	.word	0x08006440
 800571c:	20001548 	.word	0x20001548

08005720 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005720:	b480      	push	{r7}
 8005722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005724:	bf00      	nop
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
	...

08005730 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b082      	sub	sp, #8
 8005734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005736:	4b11      	ldr	r3, [pc, #68]	; (800577c <HAL_MspInit+0x4c>)
 8005738:	699b      	ldr	r3, [r3, #24]
 800573a:	4a10      	ldr	r2, [pc, #64]	; (800577c <HAL_MspInit+0x4c>)
 800573c:	f043 0301 	orr.w	r3, r3, #1
 8005740:	6193      	str	r3, [r2, #24]
 8005742:	4b0e      	ldr	r3, [pc, #56]	; (800577c <HAL_MspInit+0x4c>)
 8005744:	699b      	ldr	r3, [r3, #24]
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	607b      	str	r3, [r7, #4]
 800574c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800574e:	4b0b      	ldr	r3, [pc, #44]	; (800577c <HAL_MspInit+0x4c>)
 8005750:	69db      	ldr	r3, [r3, #28]
 8005752:	4a0a      	ldr	r2, [pc, #40]	; (800577c <HAL_MspInit+0x4c>)
 8005754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005758:	61d3      	str	r3, [r2, #28]
 800575a:	4b08      	ldr	r3, [pc, #32]	; (800577c <HAL_MspInit+0x4c>)
 800575c:	69db      	ldr	r3, [r3, #28]
 800575e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005762:	603b      	str	r3, [r7, #0]
 8005764:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005766:	2200      	movs	r2, #0
 8005768:	210f      	movs	r1, #15
 800576a:	f06f 0001 	mvn.w	r0, #1
 800576e:	f7fa fecc 	bl	800050a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005772:	bf00      	nop
 8005774:	3708      	adds	r7, #8
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	40021000 	.word	0x40021000

08005780 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b08a      	sub	sp, #40	; 0x28
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005788:	f107 0314 	add.w	r3, r7, #20
 800578c:	2200      	movs	r2, #0
 800578e:	601a      	str	r2, [r3, #0]
 8005790:	605a      	str	r2, [r3, #4]
 8005792:	609a      	str	r2, [r3, #8]
 8005794:	60da      	str	r2, [r3, #12]
 8005796:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a17      	ldr	r2, [pc, #92]	; (80057fc <HAL_SPI_MspInit+0x7c>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d127      	bne.n	80057f2 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80057a2:	4b17      	ldr	r3, [pc, #92]	; (8005800 <HAL_SPI_MspInit+0x80>)
 80057a4:	699b      	ldr	r3, [r3, #24]
 80057a6:	4a16      	ldr	r2, [pc, #88]	; (8005800 <HAL_SPI_MspInit+0x80>)
 80057a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80057ac:	6193      	str	r3, [r2, #24]
 80057ae:	4b14      	ldr	r3, [pc, #80]	; (8005800 <HAL_SPI_MspInit+0x80>)
 80057b0:	699b      	ldr	r3, [r3, #24]
 80057b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057b6:	613b      	str	r3, [r7, #16]
 80057b8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057ba:	4b11      	ldr	r3, [pc, #68]	; (8005800 <HAL_SPI_MspInit+0x80>)
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	4a10      	ldr	r2, [pc, #64]	; (8005800 <HAL_SPI_MspInit+0x80>)
 80057c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80057c4:	6153      	str	r3, [r2, #20]
 80057c6:	4b0e      	ldr	r3, [pc, #56]	; (8005800 <HAL_SPI_MspInit+0x80>)
 80057c8:	695b      	ldr	r3, [r3, #20]
 80057ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057ce:	60fb      	str	r3, [r7, #12]
 80057d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80057d2:	2338      	movs	r3, #56	; 0x38
 80057d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057d6:	2302      	movs	r3, #2
 80057d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057da:	2300      	movs	r3, #0
 80057dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80057de:	2303      	movs	r3, #3
 80057e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80057e2:	2305      	movs	r3, #5
 80057e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057e6:	f107 0314 	add.w	r3, r7, #20
 80057ea:	4619      	mov	r1, r3
 80057ec:	4805      	ldr	r0, [pc, #20]	; (8005804 <HAL_SPI_MspInit+0x84>)
 80057ee:	f7fa feb5 	bl	800055c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80057f2:	bf00      	nop
 80057f4:	3728      	adds	r7, #40	; 0x28
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}
 80057fa:	bf00      	nop
 80057fc:	40013000 	.word	0x40013000
 8005800:	40021000 	.word	0x40021000
 8005804:	48000400 	.word	0x48000400

08005808 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b08a      	sub	sp, #40	; 0x28
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005810:	f107 0314 	add.w	r3, r7, #20
 8005814:	2200      	movs	r2, #0
 8005816:	601a      	str	r2, [r3, #0]
 8005818:	605a      	str	r2, [r3, #4]
 800581a:	609a      	str	r2, [r3, #8]
 800581c:	60da      	str	r2, [r3, #12]
 800581e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a17      	ldr	r2, [pc, #92]	; (8005884 <HAL_UART_MspInit+0x7c>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d128      	bne.n	800587c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800582a:	4b17      	ldr	r3, [pc, #92]	; (8005888 <HAL_UART_MspInit+0x80>)
 800582c:	69db      	ldr	r3, [r3, #28]
 800582e:	4a16      	ldr	r2, [pc, #88]	; (8005888 <HAL_UART_MspInit+0x80>)
 8005830:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005834:	61d3      	str	r3, [r2, #28]
 8005836:	4b14      	ldr	r3, [pc, #80]	; (8005888 <HAL_UART_MspInit+0x80>)
 8005838:	69db      	ldr	r3, [r3, #28]
 800583a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800583e:	613b      	str	r3, [r7, #16]
 8005840:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005842:	4b11      	ldr	r3, [pc, #68]	; (8005888 <HAL_UART_MspInit+0x80>)
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	4a10      	ldr	r2, [pc, #64]	; (8005888 <HAL_UART_MspInit+0x80>)
 8005848:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800584c:	6153      	str	r3, [r2, #20]
 800584e:	4b0e      	ldr	r3, [pc, #56]	; (8005888 <HAL_UART_MspInit+0x80>)
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005856:	60fb      	str	r3, [r7, #12]
 8005858:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800585a:	230c      	movs	r3, #12
 800585c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800585e:	2302      	movs	r3, #2
 8005860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005862:	2300      	movs	r3, #0
 8005864:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005866:	2303      	movs	r3, #3
 8005868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800586a:	2307      	movs	r3, #7
 800586c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800586e:	f107 0314 	add.w	r3, r7, #20
 8005872:	4619      	mov	r1, r3
 8005874:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005878:	f7fa fe70 	bl	800055c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800587c:	bf00      	nop
 800587e:	3728      	adds	r7, #40	; 0x28
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	40004400 	.word	0x40004400
 8005888:	40021000 	.word	0x40021000

0800588c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800588c:	b480      	push	{r7}
 800588e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005890:	bf00      	nop
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr

0800589a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800589a:	b480      	push	{r7}
 800589c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800589e:	e7fe      	b.n	800589e <HardFault_Handler+0x4>

080058a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80058a0:	b480      	push	{r7}
 80058a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80058a4:	e7fe      	b.n	80058a4 <MemManage_Handler+0x4>

080058a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80058a6:	b480      	push	{r7}
 80058a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80058aa:	e7fe      	b.n	80058aa <BusFault_Handler+0x4>

080058ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80058ac:	b480      	push	{r7}
 80058ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80058b0:	e7fe      	b.n	80058b0 <UsageFault_Handler+0x4>

080058b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80058b2:	b480      	push	{r7}
 80058b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80058b6:	bf00      	nop
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr

080058c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80058c4:	f7fa fd22 	bl	800030c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80058c8:	f7fe fda0 	bl	800440c <xTaskGetSchedulerState>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d001      	beq.n	80058d6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80058d2:	f7ff f8c1 	bl	8004a58 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80058d6:	bf00      	nop
 80058d8:	bd80      	pop	{r7, pc}
	...

080058dc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b084      	sub	sp, #16
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80058e4:	4b11      	ldr	r3, [pc, #68]	; (800592c <_sbrk+0x50>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d102      	bne.n	80058f2 <_sbrk+0x16>
		heap_end = &end;
 80058ec:	4b0f      	ldr	r3, [pc, #60]	; (800592c <_sbrk+0x50>)
 80058ee:	4a10      	ldr	r2, [pc, #64]	; (8005930 <_sbrk+0x54>)
 80058f0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80058f2:	4b0e      	ldr	r3, [pc, #56]	; (800592c <_sbrk+0x50>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80058f8:	4b0c      	ldr	r3, [pc, #48]	; (800592c <_sbrk+0x50>)
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4413      	add	r3, r2
 8005900:	466a      	mov	r2, sp
 8005902:	4293      	cmp	r3, r2
 8005904:	d907      	bls.n	8005916 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005906:	f000 f889 	bl	8005a1c <__errno>
 800590a:	4602      	mov	r2, r0
 800590c:	230c      	movs	r3, #12
 800590e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005910:	f04f 33ff 	mov.w	r3, #4294967295
 8005914:	e006      	b.n	8005924 <_sbrk+0x48>
	}

	heap_end += incr;
 8005916:	4b05      	ldr	r3, [pc, #20]	; (800592c <_sbrk+0x50>)
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4413      	add	r3, r2
 800591e:	4a03      	ldr	r2, [pc, #12]	; (800592c <_sbrk+0x50>)
 8005920:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005922:	68fb      	ldr	r3, [r7, #12]
}
 8005924:	4618      	mov	r0, r3
 8005926:	3710      	adds	r7, #16
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}
 800592c:	200014a4 	.word	0x200014a4
 8005930:	200015c8 	.word	0x200015c8

08005934 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005934:	b480      	push	{r7}
 8005936:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005938:	4b1f      	ldr	r3, [pc, #124]	; (80059b8 <SystemInit+0x84>)
 800593a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800593e:	4a1e      	ldr	r2, [pc, #120]	; (80059b8 <SystemInit+0x84>)
 8005940:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005944:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8005948:	4b1c      	ldr	r3, [pc, #112]	; (80059bc <SystemInit+0x88>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a1b      	ldr	r2, [pc, #108]	; (80059bc <SystemInit+0x88>)
 800594e:	f043 0301 	orr.w	r3, r3, #1
 8005952:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8005954:	4b19      	ldr	r3, [pc, #100]	; (80059bc <SystemInit+0x88>)
 8005956:	685a      	ldr	r2, [r3, #4]
 8005958:	4918      	ldr	r1, [pc, #96]	; (80059bc <SystemInit+0x88>)
 800595a:	4b19      	ldr	r3, [pc, #100]	; (80059c0 <SystemInit+0x8c>)
 800595c:	4013      	ands	r3, r2
 800595e:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8005960:	4b16      	ldr	r3, [pc, #88]	; (80059bc <SystemInit+0x88>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a15      	ldr	r2, [pc, #84]	; (80059bc <SystemInit+0x88>)
 8005966:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800596a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800596e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005970:	4b12      	ldr	r3, [pc, #72]	; (80059bc <SystemInit+0x88>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a11      	ldr	r2, [pc, #68]	; (80059bc <SystemInit+0x88>)
 8005976:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800597a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800597c:	4b0f      	ldr	r3, [pc, #60]	; (80059bc <SystemInit+0x88>)
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	4a0e      	ldr	r2, [pc, #56]	; (80059bc <SystemInit+0x88>)
 8005982:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8005986:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8005988:	4b0c      	ldr	r3, [pc, #48]	; (80059bc <SystemInit+0x88>)
 800598a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800598c:	4a0b      	ldr	r2, [pc, #44]	; (80059bc <SystemInit+0x88>)
 800598e:	f023 030f 	bic.w	r3, r3, #15
 8005992:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8005994:	4b09      	ldr	r3, [pc, #36]	; (80059bc <SystemInit+0x88>)
 8005996:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005998:	4908      	ldr	r1, [pc, #32]	; (80059bc <SystemInit+0x88>)
 800599a:	4b0a      	ldr	r3, [pc, #40]	; (80059c4 <SystemInit+0x90>)
 800599c:	4013      	ands	r3, r2
 800599e:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80059a0:	4b06      	ldr	r3, [pc, #24]	; (80059bc <SystemInit+0x88>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80059a6:	4b04      	ldr	r3, [pc, #16]	; (80059b8 <SystemInit+0x84>)
 80059a8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80059ac:	609a      	str	r2, [r3, #8]
#endif
}
 80059ae:	bf00      	nop
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr
 80059b8:	e000ed00 	.word	0xe000ed00
 80059bc:	40021000 	.word	0x40021000
 80059c0:	f87fc00c 	.word	0xf87fc00c
 80059c4:	ff00fccc 	.word	0xff00fccc

080059c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80059c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005a00 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80059cc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80059ce:	e003      	b.n	80059d8 <LoopCopyDataInit>

080059d0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80059d0:	4b0c      	ldr	r3, [pc, #48]	; (8005a04 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80059d2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80059d4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80059d6:	3104      	adds	r1, #4

080059d8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80059d8:	480b      	ldr	r0, [pc, #44]	; (8005a08 <LoopForever+0xa>)
	ldr	r3, =_edata
 80059da:	4b0c      	ldr	r3, [pc, #48]	; (8005a0c <LoopForever+0xe>)
	adds	r2, r0, r1
 80059dc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80059de:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80059e0:	d3f6      	bcc.n	80059d0 <CopyDataInit>
	ldr	r2, =_sbss
 80059e2:	4a0b      	ldr	r2, [pc, #44]	; (8005a10 <LoopForever+0x12>)
	b	LoopFillZerobss
 80059e4:	e002      	b.n	80059ec <LoopFillZerobss>

080059e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80059e6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80059e8:	f842 3b04 	str.w	r3, [r2], #4

080059ec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80059ec:	4b09      	ldr	r3, [pc, #36]	; (8005a14 <LoopForever+0x16>)
	cmp	r2, r3
 80059ee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80059f0:	d3f9      	bcc.n	80059e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80059f2:	f7ff ff9f 	bl	8005934 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80059f6:	f000 f817 	bl	8005a28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80059fa:	f7ff fa87 	bl	8004f0c <main>

080059fe <LoopForever>:

LoopForever:
    b LoopForever
 80059fe:	e7fe      	b.n	80059fe <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005a00:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8005a04:	080064c4 	.word	0x080064c4
	ldr	r0, =_sdata
 8005a08:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005a0c:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8005a10:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8005a14:	200015c8 	.word	0x200015c8

08005a18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005a18:	e7fe      	b.n	8005a18 <ADC1_2_IRQHandler>
	...

08005a1c <__errno>:
 8005a1c:	4b01      	ldr	r3, [pc, #4]	; (8005a24 <__errno+0x8>)
 8005a1e:	6818      	ldr	r0, [r3, #0]
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	20000010 	.word	0x20000010

08005a28 <__libc_init_array>:
 8005a28:	b570      	push	{r4, r5, r6, lr}
 8005a2a:	4e0d      	ldr	r6, [pc, #52]	; (8005a60 <__libc_init_array+0x38>)
 8005a2c:	4c0d      	ldr	r4, [pc, #52]	; (8005a64 <__libc_init_array+0x3c>)
 8005a2e:	1ba4      	subs	r4, r4, r6
 8005a30:	10a4      	asrs	r4, r4, #2
 8005a32:	2500      	movs	r5, #0
 8005a34:	42a5      	cmp	r5, r4
 8005a36:	d109      	bne.n	8005a4c <__libc_init_array+0x24>
 8005a38:	4e0b      	ldr	r6, [pc, #44]	; (8005a68 <__libc_init_array+0x40>)
 8005a3a:	4c0c      	ldr	r4, [pc, #48]	; (8005a6c <__libc_init_array+0x44>)
 8005a3c:	f000 fc28 	bl	8006290 <_init>
 8005a40:	1ba4      	subs	r4, r4, r6
 8005a42:	10a4      	asrs	r4, r4, #2
 8005a44:	2500      	movs	r5, #0
 8005a46:	42a5      	cmp	r5, r4
 8005a48:	d105      	bne.n	8005a56 <__libc_init_array+0x2e>
 8005a4a:	bd70      	pop	{r4, r5, r6, pc}
 8005a4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a50:	4798      	blx	r3
 8005a52:	3501      	adds	r5, #1
 8005a54:	e7ee      	b.n	8005a34 <__libc_init_array+0xc>
 8005a56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a5a:	4798      	blx	r3
 8005a5c:	3501      	adds	r5, #1
 8005a5e:	e7f2      	b.n	8005a46 <__libc_init_array+0x1e>
 8005a60:	080064bc 	.word	0x080064bc
 8005a64:	080064bc 	.word	0x080064bc
 8005a68:	080064bc 	.word	0x080064bc
 8005a6c:	080064c0 	.word	0x080064c0

08005a70 <memcpy>:
 8005a70:	b510      	push	{r4, lr}
 8005a72:	1e43      	subs	r3, r0, #1
 8005a74:	440a      	add	r2, r1
 8005a76:	4291      	cmp	r1, r2
 8005a78:	d100      	bne.n	8005a7c <memcpy+0xc>
 8005a7a:	bd10      	pop	{r4, pc}
 8005a7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a80:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a84:	e7f7      	b.n	8005a76 <memcpy+0x6>

08005a86 <memset>:
 8005a86:	4402      	add	r2, r0
 8005a88:	4603      	mov	r3, r0
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d100      	bne.n	8005a90 <memset+0xa>
 8005a8e:	4770      	bx	lr
 8005a90:	f803 1b01 	strb.w	r1, [r3], #1
 8005a94:	e7f9      	b.n	8005a8a <memset+0x4>
	...

08005a98 <siprintf>:
 8005a98:	b40e      	push	{r1, r2, r3}
 8005a9a:	b500      	push	{lr}
 8005a9c:	b09c      	sub	sp, #112	; 0x70
 8005a9e:	ab1d      	add	r3, sp, #116	; 0x74
 8005aa0:	9002      	str	r0, [sp, #8]
 8005aa2:	9006      	str	r0, [sp, #24]
 8005aa4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005aa8:	4809      	ldr	r0, [pc, #36]	; (8005ad0 <siprintf+0x38>)
 8005aaa:	9107      	str	r1, [sp, #28]
 8005aac:	9104      	str	r1, [sp, #16]
 8005aae:	4909      	ldr	r1, [pc, #36]	; (8005ad4 <siprintf+0x3c>)
 8005ab0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ab4:	9105      	str	r1, [sp, #20]
 8005ab6:	6800      	ldr	r0, [r0, #0]
 8005ab8:	9301      	str	r3, [sp, #4]
 8005aba:	a902      	add	r1, sp, #8
 8005abc:	f000 f866 	bl	8005b8c <_svfiprintf_r>
 8005ac0:	9b02      	ldr	r3, [sp, #8]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	701a      	strb	r2, [r3, #0]
 8005ac6:	b01c      	add	sp, #112	; 0x70
 8005ac8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005acc:	b003      	add	sp, #12
 8005ace:	4770      	bx	lr
 8005ad0:	20000010 	.word	0x20000010
 8005ad4:	ffff0208 	.word	0xffff0208

08005ad8 <__ssputs_r>:
 8005ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005adc:	688e      	ldr	r6, [r1, #8]
 8005ade:	429e      	cmp	r6, r3
 8005ae0:	4682      	mov	sl, r0
 8005ae2:	460c      	mov	r4, r1
 8005ae4:	4690      	mov	r8, r2
 8005ae6:	4699      	mov	r9, r3
 8005ae8:	d837      	bhi.n	8005b5a <__ssputs_r+0x82>
 8005aea:	898a      	ldrh	r2, [r1, #12]
 8005aec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005af0:	d031      	beq.n	8005b56 <__ssputs_r+0x7e>
 8005af2:	6825      	ldr	r5, [r4, #0]
 8005af4:	6909      	ldr	r1, [r1, #16]
 8005af6:	1a6f      	subs	r7, r5, r1
 8005af8:	6965      	ldr	r5, [r4, #20]
 8005afa:	2302      	movs	r3, #2
 8005afc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005b00:	fb95 f5f3 	sdiv	r5, r5, r3
 8005b04:	f109 0301 	add.w	r3, r9, #1
 8005b08:	443b      	add	r3, r7
 8005b0a:	429d      	cmp	r5, r3
 8005b0c:	bf38      	it	cc
 8005b0e:	461d      	movcc	r5, r3
 8005b10:	0553      	lsls	r3, r2, #21
 8005b12:	d530      	bpl.n	8005b76 <__ssputs_r+0x9e>
 8005b14:	4629      	mov	r1, r5
 8005b16:	f000 fb21 	bl	800615c <_malloc_r>
 8005b1a:	4606      	mov	r6, r0
 8005b1c:	b950      	cbnz	r0, 8005b34 <__ssputs_r+0x5c>
 8005b1e:	230c      	movs	r3, #12
 8005b20:	f8ca 3000 	str.w	r3, [sl]
 8005b24:	89a3      	ldrh	r3, [r4, #12]
 8005b26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b2a:	81a3      	strh	r3, [r4, #12]
 8005b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b34:	463a      	mov	r2, r7
 8005b36:	6921      	ldr	r1, [r4, #16]
 8005b38:	f7ff ff9a 	bl	8005a70 <memcpy>
 8005b3c:	89a3      	ldrh	r3, [r4, #12]
 8005b3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005b42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b46:	81a3      	strh	r3, [r4, #12]
 8005b48:	6126      	str	r6, [r4, #16]
 8005b4a:	6165      	str	r5, [r4, #20]
 8005b4c:	443e      	add	r6, r7
 8005b4e:	1bed      	subs	r5, r5, r7
 8005b50:	6026      	str	r6, [r4, #0]
 8005b52:	60a5      	str	r5, [r4, #8]
 8005b54:	464e      	mov	r6, r9
 8005b56:	454e      	cmp	r6, r9
 8005b58:	d900      	bls.n	8005b5c <__ssputs_r+0x84>
 8005b5a:	464e      	mov	r6, r9
 8005b5c:	4632      	mov	r2, r6
 8005b5e:	4641      	mov	r1, r8
 8005b60:	6820      	ldr	r0, [r4, #0]
 8005b62:	f000 fa93 	bl	800608c <memmove>
 8005b66:	68a3      	ldr	r3, [r4, #8]
 8005b68:	1b9b      	subs	r3, r3, r6
 8005b6a:	60a3      	str	r3, [r4, #8]
 8005b6c:	6823      	ldr	r3, [r4, #0]
 8005b6e:	441e      	add	r6, r3
 8005b70:	6026      	str	r6, [r4, #0]
 8005b72:	2000      	movs	r0, #0
 8005b74:	e7dc      	b.n	8005b30 <__ssputs_r+0x58>
 8005b76:	462a      	mov	r2, r5
 8005b78:	f000 fb4a 	bl	8006210 <_realloc_r>
 8005b7c:	4606      	mov	r6, r0
 8005b7e:	2800      	cmp	r0, #0
 8005b80:	d1e2      	bne.n	8005b48 <__ssputs_r+0x70>
 8005b82:	6921      	ldr	r1, [r4, #16]
 8005b84:	4650      	mov	r0, sl
 8005b86:	f000 fa9b 	bl	80060c0 <_free_r>
 8005b8a:	e7c8      	b.n	8005b1e <__ssputs_r+0x46>

08005b8c <_svfiprintf_r>:
 8005b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b90:	461d      	mov	r5, r3
 8005b92:	898b      	ldrh	r3, [r1, #12]
 8005b94:	061f      	lsls	r7, r3, #24
 8005b96:	b09d      	sub	sp, #116	; 0x74
 8005b98:	4680      	mov	r8, r0
 8005b9a:	460c      	mov	r4, r1
 8005b9c:	4616      	mov	r6, r2
 8005b9e:	d50f      	bpl.n	8005bc0 <_svfiprintf_r+0x34>
 8005ba0:	690b      	ldr	r3, [r1, #16]
 8005ba2:	b96b      	cbnz	r3, 8005bc0 <_svfiprintf_r+0x34>
 8005ba4:	2140      	movs	r1, #64	; 0x40
 8005ba6:	f000 fad9 	bl	800615c <_malloc_r>
 8005baa:	6020      	str	r0, [r4, #0]
 8005bac:	6120      	str	r0, [r4, #16]
 8005bae:	b928      	cbnz	r0, 8005bbc <_svfiprintf_r+0x30>
 8005bb0:	230c      	movs	r3, #12
 8005bb2:	f8c8 3000 	str.w	r3, [r8]
 8005bb6:	f04f 30ff 	mov.w	r0, #4294967295
 8005bba:	e0c8      	b.n	8005d4e <_svfiprintf_r+0x1c2>
 8005bbc:	2340      	movs	r3, #64	; 0x40
 8005bbe:	6163      	str	r3, [r4, #20]
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	9309      	str	r3, [sp, #36]	; 0x24
 8005bc4:	2320      	movs	r3, #32
 8005bc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005bca:	2330      	movs	r3, #48	; 0x30
 8005bcc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005bd0:	9503      	str	r5, [sp, #12]
 8005bd2:	f04f 0b01 	mov.w	fp, #1
 8005bd6:	4637      	mov	r7, r6
 8005bd8:	463d      	mov	r5, r7
 8005bda:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005bde:	b10b      	cbz	r3, 8005be4 <_svfiprintf_r+0x58>
 8005be0:	2b25      	cmp	r3, #37	; 0x25
 8005be2:	d13e      	bne.n	8005c62 <_svfiprintf_r+0xd6>
 8005be4:	ebb7 0a06 	subs.w	sl, r7, r6
 8005be8:	d00b      	beq.n	8005c02 <_svfiprintf_r+0x76>
 8005bea:	4653      	mov	r3, sl
 8005bec:	4632      	mov	r2, r6
 8005bee:	4621      	mov	r1, r4
 8005bf0:	4640      	mov	r0, r8
 8005bf2:	f7ff ff71 	bl	8005ad8 <__ssputs_r>
 8005bf6:	3001      	adds	r0, #1
 8005bf8:	f000 80a4 	beq.w	8005d44 <_svfiprintf_r+0x1b8>
 8005bfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bfe:	4453      	add	r3, sl
 8005c00:	9309      	str	r3, [sp, #36]	; 0x24
 8005c02:	783b      	ldrb	r3, [r7, #0]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f000 809d 	beq.w	8005d44 <_svfiprintf_r+0x1b8>
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8005c10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c14:	9304      	str	r3, [sp, #16]
 8005c16:	9307      	str	r3, [sp, #28]
 8005c18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c1c:	931a      	str	r3, [sp, #104]	; 0x68
 8005c1e:	462f      	mov	r7, r5
 8005c20:	2205      	movs	r2, #5
 8005c22:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005c26:	4850      	ldr	r0, [pc, #320]	; (8005d68 <_svfiprintf_r+0x1dc>)
 8005c28:	f7fa fada 	bl	80001e0 <memchr>
 8005c2c:	9b04      	ldr	r3, [sp, #16]
 8005c2e:	b9d0      	cbnz	r0, 8005c66 <_svfiprintf_r+0xda>
 8005c30:	06d9      	lsls	r1, r3, #27
 8005c32:	bf44      	itt	mi
 8005c34:	2220      	movmi	r2, #32
 8005c36:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005c3a:	071a      	lsls	r2, r3, #28
 8005c3c:	bf44      	itt	mi
 8005c3e:	222b      	movmi	r2, #43	; 0x2b
 8005c40:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005c44:	782a      	ldrb	r2, [r5, #0]
 8005c46:	2a2a      	cmp	r2, #42	; 0x2a
 8005c48:	d015      	beq.n	8005c76 <_svfiprintf_r+0xea>
 8005c4a:	9a07      	ldr	r2, [sp, #28]
 8005c4c:	462f      	mov	r7, r5
 8005c4e:	2000      	movs	r0, #0
 8005c50:	250a      	movs	r5, #10
 8005c52:	4639      	mov	r1, r7
 8005c54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c58:	3b30      	subs	r3, #48	; 0x30
 8005c5a:	2b09      	cmp	r3, #9
 8005c5c:	d94d      	bls.n	8005cfa <_svfiprintf_r+0x16e>
 8005c5e:	b1b8      	cbz	r0, 8005c90 <_svfiprintf_r+0x104>
 8005c60:	e00f      	b.n	8005c82 <_svfiprintf_r+0xf6>
 8005c62:	462f      	mov	r7, r5
 8005c64:	e7b8      	b.n	8005bd8 <_svfiprintf_r+0x4c>
 8005c66:	4a40      	ldr	r2, [pc, #256]	; (8005d68 <_svfiprintf_r+0x1dc>)
 8005c68:	1a80      	subs	r0, r0, r2
 8005c6a:	fa0b f000 	lsl.w	r0, fp, r0
 8005c6e:	4318      	orrs	r0, r3
 8005c70:	9004      	str	r0, [sp, #16]
 8005c72:	463d      	mov	r5, r7
 8005c74:	e7d3      	b.n	8005c1e <_svfiprintf_r+0x92>
 8005c76:	9a03      	ldr	r2, [sp, #12]
 8005c78:	1d11      	adds	r1, r2, #4
 8005c7a:	6812      	ldr	r2, [r2, #0]
 8005c7c:	9103      	str	r1, [sp, #12]
 8005c7e:	2a00      	cmp	r2, #0
 8005c80:	db01      	blt.n	8005c86 <_svfiprintf_r+0xfa>
 8005c82:	9207      	str	r2, [sp, #28]
 8005c84:	e004      	b.n	8005c90 <_svfiprintf_r+0x104>
 8005c86:	4252      	negs	r2, r2
 8005c88:	f043 0302 	orr.w	r3, r3, #2
 8005c8c:	9207      	str	r2, [sp, #28]
 8005c8e:	9304      	str	r3, [sp, #16]
 8005c90:	783b      	ldrb	r3, [r7, #0]
 8005c92:	2b2e      	cmp	r3, #46	; 0x2e
 8005c94:	d10c      	bne.n	8005cb0 <_svfiprintf_r+0x124>
 8005c96:	787b      	ldrb	r3, [r7, #1]
 8005c98:	2b2a      	cmp	r3, #42	; 0x2a
 8005c9a:	d133      	bne.n	8005d04 <_svfiprintf_r+0x178>
 8005c9c:	9b03      	ldr	r3, [sp, #12]
 8005c9e:	1d1a      	adds	r2, r3, #4
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	9203      	str	r2, [sp, #12]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	bfb8      	it	lt
 8005ca8:	f04f 33ff 	movlt.w	r3, #4294967295
 8005cac:	3702      	adds	r7, #2
 8005cae:	9305      	str	r3, [sp, #20]
 8005cb0:	4d2e      	ldr	r5, [pc, #184]	; (8005d6c <_svfiprintf_r+0x1e0>)
 8005cb2:	7839      	ldrb	r1, [r7, #0]
 8005cb4:	2203      	movs	r2, #3
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	f7fa fa92 	bl	80001e0 <memchr>
 8005cbc:	b138      	cbz	r0, 8005cce <_svfiprintf_r+0x142>
 8005cbe:	2340      	movs	r3, #64	; 0x40
 8005cc0:	1b40      	subs	r0, r0, r5
 8005cc2:	fa03 f000 	lsl.w	r0, r3, r0
 8005cc6:	9b04      	ldr	r3, [sp, #16]
 8005cc8:	4303      	orrs	r3, r0
 8005cca:	3701      	adds	r7, #1
 8005ccc:	9304      	str	r3, [sp, #16]
 8005cce:	7839      	ldrb	r1, [r7, #0]
 8005cd0:	4827      	ldr	r0, [pc, #156]	; (8005d70 <_svfiprintf_r+0x1e4>)
 8005cd2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005cd6:	2206      	movs	r2, #6
 8005cd8:	1c7e      	adds	r6, r7, #1
 8005cda:	f7fa fa81 	bl	80001e0 <memchr>
 8005cde:	2800      	cmp	r0, #0
 8005ce0:	d038      	beq.n	8005d54 <_svfiprintf_r+0x1c8>
 8005ce2:	4b24      	ldr	r3, [pc, #144]	; (8005d74 <_svfiprintf_r+0x1e8>)
 8005ce4:	bb13      	cbnz	r3, 8005d2c <_svfiprintf_r+0x1a0>
 8005ce6:	9b03      	ldr	r3, [sp, #12]
 8005ce8:	3307      	adds	r3, #7
 8005cea:	f023 0307 	bic.w	r3, r3, #7
 8005cee:	3308      	adds	r3, #8
 8005cf0:	9303      	str	r3, [sp, #12]
 8005cf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cf4:	444b      	add	r3, r9
 8005cf6:	9309      	str	r3, [sp, #36]	; 0x24
 8005cf8:	e76d      	b.n	8005bd6 <_svfiprintf_r+0x4a>
 8005cfa:	fb05 3202 	mla	r2, r5, r2, r3
 8005cfe:	2001      	movs	r0, #1
 8005d00:	460f      	mov	r7, r1
 8005d02:	e7a6      	b.n	8005c52 <_svfiprintf_r+0xc6>
 8005d04:	2300      	movs	r3, #0
 8005d06:	3701      	adds	r7, #1
 8005d08:	9305      	str	r3, [sp, #20]
 8005d0a:	4619      	mov	r1, r3
 8005d0c:	250a      	movs	r5, #10
 8005d0e:	4638      	mov	r0, r7
 8005d10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d14:	3a30      	subs	r2, #48	; 0x30
 8005d16:	2a09      	cmp	r2, #9
 8005d18:	d903      	bls.n	8005d22 <_svfiprintf_r+0x196>
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d0c8      	beq.n	8005cb0 <_svfiprintf_r+0x124>
 8005d1e:	9105      	str	r1, [sp, #20]
 8005d20:	e7c6      	b.n	8005cb0 <_svfiprintf_r+0x124>
 8005d22:	fb05 2101 	mla	r1, r5, r1, r2
 8005d26:	2301      	movs	r3, #1
 8005d28:	4607      	mov	r7, r0
 8005d2a:	e7f0      	b.n	8005d0e <_svfiprintf_r+0x182>
 8005d2c:	ab03      	add	r3, sp, #12
 8005d2e:	9300      	str	r3, [sp, #0]
 8005d30:	4622      	mov	r2, r4
 8005d32:	4b11      	ldr	r3, [pc, #68]	; (8005d78 <_svfiprintf_r+0x1ec>)
 8005d34:	a904      	add	r1, sp, #16
 8005d36:	4640      	mov	r0, r8
 8005d38:	f3af 8000 	nop.w
 8005d3c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005d40:	4681      	mov	r9, r0
 8005d42:	d1d6      	bne.n	8005cf2 <_svfiprintf_r+0x166>
 8005d44:	89a3      	ldrh	r3, [r4, #12]
 8005d46:	065b      	lsls	r3, r3, #25
 8005d48:	f53f af35 	bmi.w	8005bb6 <_svfiprintf_r+0x2a>
 8005d4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d4e:	b01d      	add	sp, #116	; 0x74
 8005d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d54:	ab03      	add	r3, sp, #12
 8005d56:	9300      	str	r3, [sp, #0]
 8005d58:	4622      	mov	r2, r4
 8005d5a:	4b07      	ldr	r3, [pc, #28]	; (8005d78 <_svfiprintf_r+0x1ec>)
 8005d5c:	a904      	add	r1, sp, #16
 8005d5e:	4640      	mov	r0, r8
 8005d60:	f000 f882 	bl	8005e68 <_printf_i>
 8005d64:	e7ea      	b.n	8005d3c <_svfiprintf_r+0x1b0>
 8005d66:	bf00      	nop
 8005d68:	08006488 	.word	0x08006488
 8005d6c:	0800648e 	.word	0x0800648e
 8005d70:	08006492 	.word	0x08006492
 8005d74:	00000000 	.word	0x00000000
 8005d78:	08005ad9 	.word	0x08005ad9

08005d7c <_printf_common>:
 8005d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d80:	4691      	mov	r9, r2
 8005d82:	461f      	mov	r7, r3
 8005d84:	688a      	ldr	r2, [r1, #8]
 8005d86:	690b      	ldr	r3, [r1, #16]
 8005d88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	bfb8      	it	lt
 8005d90:	4613      	movlt	r3, r2
 8005d92:	f8c9 3000 	str.w	r3, [r9]
 8005d96:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d9a:	4606      	mov	r6, r0
 8005d9c:	460c      	mov	r4, r1
 8005d9e:	b112      	cbz	r2, 8005da6 <_printf_common+0x2a>
 8005da0:	3301      	adds	r3, #1
 8005da2:	f8c9 3000 	str.w	r3, [r9]
 8005da6:	6823      	ldr	r3, [r4, #0]
 8005da8:	0699      	lsls	r1, r3, #26
 8005daa:	bf42      	ittt	mi
 8005dac:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005db0:	3302      	addmi	r3, #2
 8005db2:	f8c9 3000 	strmi.w	r3, [r9]
 8005db6:	6825      	ldr	r5, [r4, #0]
 8005db8:	f015 0506 	ands.w	r5, r5, #6
 8005dbc:	d107      	bne.n	8005dce <_printf_common+0x52>
 8005dbe:	f104 0a19 	add.w	sl, r4, #25
 8005dc2:	68e3      	ldr	r3, [r4, #12]
 8005dc4:	f8d9 2000 	ldr.w	r2, [r9]
 8005dc8:	1a9b      	subs	r3, r3, r2
 8005dca:	42ab      	cmp	r3, r5
 8005dcc:	dc28      	bgt.n	8005e20 <_printf_common+0xa4>
 8005dce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005dd2:	6822      	ldr	r2, [r4, #0]
 8005dd4:	3300      	adds	r3, #0
 8005dd6:	bf18      	it	ne
 8005dd8:	2301      	movne	r3, #1
 8005dda:	0692      	lsls	r2, r2, #26
 8005ddc:	d42d      	bmi.n	8005e3a <_printf_common+0xbe>
 8005dde:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005de2:	4639      	mov	r1, r7
 8005de4:	4630      	mov	r0, r6
 8005de6:	47c0      	blx	r8
 8005de8:	3001      	adds	r0, #1
 8005dea:	d020      	beq.n	8005e2e <_printf_common+0xb2>
 8005dec:	6823      	ldr	r3, [r4, #0]
 8005dee:	68e5      	ldr	r5, [r4, #12]
 8005df0:	f8d9 2000 	ldr.w	r2, [r9]
 8005df4:	f003 0306 	and.w	r3, r3, #6
 8005df8:	2b04      	cmp	r3, #4
 8005dfa:	bf08      	it	eq
 8005dfc:	1aad      	subeq	r5, r5, r2
 8005dfe:	68a3      	ldr	r3, [r4, #8]
 8005e00:	6922      	ldr	r2, [r4, #16]
 8005e02:	bf0c      	ite	eq
 8005e04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e08:	2500      	movne	r5, #0
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	bfc4      	itt	gt
 8005e0e:	1a9b      	subgt	r3, r3, r2
 8005e10:	18ed      	addgt	r5, r5, r3
 8005e12:	f04f 0900 	mov.w	r9, #0
 8005e16:	341a      	adds	r4, #26
 8005e18:	454d      	cmp	r5, r9
 8005e1a:	d11a      	bne.n	8005e52 <_printf_common+0xd6>
 8005e1c:	2000      	movs	r0, #0
 8005e1e:	e008      	b.n	8005e32 <_printf_common+0xb6>
 8005e20:	2301      	movs	r3, #1
 8005e22:	4652      	mov	r2, sl
 8005e24:	4639      	mov	r1, r7
 8005e26:	4630      	mov	r0, r6
 8005e28:	47c0      	blx	r8
 8005e2a:	3001      	adds	r0, #1
 8005e2c:	d103      	bne.n	8005e36 <_printf_common+0xba>
 8005e2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e36:	3501      	adds	r5, #1
 8005e38:	e7c3      	b.n	8005dc2 <_printf_common+0x46>
 8005e3a:	18e1      	adds	r1, r4, r3
 8005e3c:	1c5a      	adds	r2, r3, #1
 8005e3e:	2030      	movs	r0, #48	; 0x30
 8005e40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005e44:	4422      	add	r2, r4
 8005e46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005e4a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005e4e:	3302      	adds	r3, #2
 8005e50:	e7c5      	b.n	8005dde <_printf_common+0x62>
 8005e52:	2301      	movs	r3, #1
 8005e54:	4622      	mov	r2, r4
 8005e56:	4639      	mov	r1, r7
 8005e58:	4630      	mov	r0, r6
 8005e5a:	47c0      	blx	r8
 8005e5c:	3001      	adds	r0, #1
 8005e5e:	d0e6      	beq.n	8005e2e <_printf_common+0xb2>
 8005e60:	f109 0901 	add.w	r9, r9, #1
 8005e64:	e7d8      	b.n	8005e18 <_printf_common+0x9c>
	...

08005e68 <_printf_i>:
 8005e68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005e6c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005e70:	460c      	mov	r4, r1
 8005e72:	7e09      	ldrb	r1, [r1, #24]
 8005e74:	b085      	sub	sp, #20
 8005e76:	296e      	cmp	r1, #110	; 0x6e
 8005e78:	4617      	mov	r7, r2
 8005e7a:	4606      	mov	r6, r0
 8005e7c:	4698      	mov	r8, r3
 8005e7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e80:	f000 80b3 	beq.w	8005fea <_printf_i+0x182>
 8005e84:	d822      	bhi.n	8005ecc <_printf_i+0x64>
 8005e86:	2963      	cmp	r1, #99	; 0x63
 8005e88:	d036      	beq.n	8005ef8 <_printf_i+0x90>
 8005e8a:	d80a      	bhi.n	8005ea2 <_printf_i+0x3a>
 8005e8c:	2900      	cmp	r1, #0
 8005e8e:	f000 80b9 	beq.w	8006004 <_printf_i+0x19c>
 8005e92:	2958      	cmp	r1, #88	; 0x58
 8005e94:	f000 8083 	beq.w	8005f9e <_printf_i+0x136>
 8005e98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e9c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005ea0:	e032      	b.n	8005f08 <_printf_i+0xa0>
 8005ea2:	2964      	cmp	r1, #100	; 0x64
 8005ea4:	d001      	beq.n	8005eaa <_printf_i+0x42>
 8005ea6:	2969      	cmp	r1, #105	; 0x69
 8005ea8:	d1f6      	bne.n	8005e98 <_printf_i+0x30>
 8005eaa:	6820      	ldr	r0, [r4, #0]
 8005eac:	6813      	ldr	r3, [r2, #0]
 8005eae:	0605      	lsls	r5, r0, #24
 8005eb0:	f103 0104 	add.w	r1, r3, #4
 8005eb4:	d52a      	bpl.n	8005f0c <_printf_i+0xa4>
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	6011      	str	r1, [r2, #0]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	da03      	bge.n	8005ec6 <_printf_i+0x5e>
 8005ebe:	222d      	movs	r2, #45	; 0x2d
 8005ec0:	425b      	negs	r3, r3
 8005ec2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005ec6:	486f      	ldr	r0, [pc, #444]	; (8006084 <_printf_i+0x21c>)
 8005ec8:	220a      	movs	r2, #10
 8005eca:	e039      	b.n	8005f40 <_printf_i+0xd8>
 8005ecc:	2973      	cmp	r1, #115	; 0x73
 8005ece:	f000 809d 	beq.w	800600c <_printf_i+0x1a4>
 8005ed2:	d808      	bhi.n	8005ee6 <_printf_i+0x7e>
 8005ed4:	296f      	cmp	r1, #111	; 0x6f
 8005ed6:	d020      	beq.n	8005f1a <_printf_i+0xb2>
 8005ed8:	2970      	cmp	r1, #112	; 0x70
 8005eda:	d1dd      	bne.n	8005e98 <_printf_i+0x30>
 8005edc:	6823      	ldr	r3, [r4, #0]
 8005ede:	f043 0320 	orr.w	r3, r3, #32
 8005ee2:	6023      	str	r3, [r4, #0]
 8005ee4:	e003      	b.n	8005eee <_printf_i+0x86>
 8005ee6:	2975      	cmp	r1, #117	; 0x75
 8005ee8:	d017      	beq.n	8005f1a <_printf_i+0xb2>
 8005eea:	2978      	cmp	r1, #120	; 0x78
 8005eec:	d1d4      	bne.n	8005e98 <_printf_i+0x30>
 8005eee:	2378      	movs	r3, #120	; 0x78
 8005ef0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005ef4:	4864      	ldr	r0, [pc, #400]	; (8006088 <_printf_i+0x220>)
 8005ef6:	e055      	b.n	8005fa4 <_printf_i+0x13c>
 8005ef8:	6813      	ldr	r3, [r2, #0]
 8005efa:	1d19      	adds	r1, r3, #4
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	6011      	str	r1, [r2, #0]
 8005f00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e08c      	b.n	8006026 <_printf_i+0x1be>
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	6011      	str	r1, [r2, #0]
 8005f10:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005f14:	bf18      	it	ne
 8005f16:	b21b      	sxthne	r3, r3
 8005f18:	e7cf      	b.n	8005eba <_printf_i+0x52>
 8005f1a:	6813      	ldr	r3, [r2, #0]
 8005f1c:	6825      	ldr	r5, [r4, #0]
 8005f1e:	1d18      	adds	r0, r3, #4
 8005f20:	6010      	str	r0, [r2, #0]
 8005f22:	0628      	lsls	r0, r5, #24
 8005f24:	d501      	bpl.n	8005f2a <_printf_i+0xc2>
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	e002      	b.n	8005f30 <_printf_i+0xc8>
 8005f2a:	0668      	lsls	r0, r5, #25
 8005f2c:	d5fb      	bpl.n	8005f26 <_printf_i+0xbe>
 8005f2e:	881b      	ldrh	r3, [r3, #0]
 8005f30:	4854      	ldr	r0, [pc, #336]	; (8006084 <_printf_i+0x21c>)
 8005f32:	296f      	cmp	r1, #111	; 0x6f
 8005f34:	bf14      	ite	ne
 8005f36:	220a      	movne	r2, #10
 8005f38:	2208      	moveq	r2, #8
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005f40:	6865      	ldr	r5, [r4, #4]
 8005f42:	60a5      	str	r5, [r4, #8]
 8005f44:	2d00      	cmp	r5, #0
 8005f46:	f2c0 8095 	blt.w	8006074 <_printf_i+0x20c>
 8005f4a:	6821      	ldr	r1, [r4, #0]
 8005f4c:	f021 0104 	bic.w	r1, r1, #4
 8005f50:	6021      	str	r1, [r4, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d13d      	bne.n	8005fd2 <_printf_i+0x16a>
 8005f56:	2d00      	cmp	r5, #0
 8005f58:	f040 808e 	bne.w	8006078 <_printf_i+0x210>
 8005f5c:	4665      	mov	r5, ip
 8005f5e:	2a08      	cmp	r2, #8
 8005f60:	d10b      	bne.n	8005f7a <_printf_i+0x112>
 8005f62:	6823      	ldr	r3, [r4, #0]
 8005f64:	07db      	lsls	r3, r3, #31
 8005f66:	d508      	bpl.n	8005f7a <_printf_i+0x112>
 8005f68:	6923      	ldr	r3, [r4, #16]
 8005f6a:	6862      	ldr	r2, [r4, #4]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	bfde      	ittt	le
 8005f70:	2330      	movle	r3, #48	; 0x30
 8005f72:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005f76:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005f7a:	ebac 0305 	sub.w	r3, ip, r5
 8005f7e:	6123      	str	r3, [r4, #16]
 8005f80:	f8cd 8000 	str.w	r8, [sp]
 8005f84:	463b      	mov	r3, r7
 8005f86:	aa03      	add	r2, sp, #12
 8005f88:	4621      	mov	r1, r4
 8005f8a:	4630      	mov	r0, r6
 8005f8c:	f7ff fef6 	bl	8005d7c <_printf_common>
 8005f90:	3001      	adds	r0, #1
 8005f92:	d14d      	bne.n	8006030 <_printf_i+0x1c8>
 8005f94:	f04f 30ff 	mov.w	r0, #4294967295
 8005f98:	b005      	add	sp, #20
 8005f9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f9e:	4839      	ldr	r0, [pc, #228]	; (8006084 <_printf_i+0x21c>)
 8005fa0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005fa4:	6813      	ldr	r3, [r2, #0]
 8005fa6:	6821      	ldr	r1, [r4, #0]
 8005fa8:	1d1d      	adds	r5, r3, #4
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	6015      	str	r5, [r2, #0]
 8005fae:	060a      	lsls	r2, r1, #24
 8005fb0:	d50b      	bpl.n	8005fca <_printf_i+0x162>
 8005fb2:	07ca      	lsls	r2, r1, #31
 8005fb4:	bf44      	itt	mi
 8005fb6:	f041 0120 	orrmi.w	r1, r1, #32
 8005fba:	6021      	strmi	r1, [r4, #0]
 8005fbc:	b91b      	cbnz	r3, 8005fc6 <_printf_i+0x15e>
 8005fbe:	6822      	ldr	r2, [r4, #0]
 8005fc0:	f022 0220 	bic.w	r2, r2, #32
 8005fc4:	6022      	str	r2, [r4, #0]
 8005fc6:	2210      	movs	r2, #16
 8005fc8:	e7b7      	b.n	8005f3a <_printf_i+0xd2>
 8005fca:	064d      	lsls	r5, r1, #25
 8005fcc:	bf48      	it	mi
 8005fce:	b29b      	uxthmi	r3, r3
 8005fd0:	e7ef      	b.n	8005fb2 <_printf_i+0x14a>
 8005fd2:	4665      	mov	r5, ip
 8005fd4:	fbb3 f1f2 	udiv	r1, r3, r2
 8005fd8:	fb02 3311 	mls	r3, r2, r1, r3
 8005fdc:	5cc3      	ldrb	r3, [r0, r3]
 8005fde:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	2900      	cmp	r1, #0
 8005fe6:	d1f5      	bne.n	8005fd4 <_printf_i+0x16c>
 8005fe8:	e7b9      	b.n	8005f5e <_printf_i+0xf6>
 8005fea:	6813      	ldr	r3, [r2, #0]
 8005fec:	6825      	ldr	r5, [r4, #0]
 8005fee:	6961      	ldr	r1, [r4, #20]
 8005ff0:	1d18      	adds	r0, r3, #4
 8005ff2:	6010      	str	r0, [r2, #0]
 8005ff4:	0628      	lsls	r0, r5, #24
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	d501      	bpl.n	8005ffe <_printf_i+0x196>
 8005ffa:	6019      	str	r1, [r3, #0]
 8005ffc:	e002      	b.n	8006004 <_printf_i+0x19c>
 8005ffe:	066a      	lsls	r2, r5, #25
 8006000:	d5fb      	bpl.n	8005ffa <_printf_i+0x192>
 8006002:	8019      	strh	r1, [r3, #0]
 8006004:	2300      	movs	r3, #0
 8006006:	6123      	str	r3, [r4, #16]
 8006008:	4665      	mov	r5, ip
 800600a:	e7b9      	b.n	8005f80 <_printf_i+0x118>
 800600c:	6813      	ldr	r3, [r2, #0]
 800600e:	1d19      	adds	r1, r3, #4
 8006010:	6011      	str	r1, [r2, #0]
 8006012:	681d      	ldr	r5, [r3, #0]
 8006014:	6862      	ldr	r2, [r4, #4]
 8006016:	2100      	movs	r1, #0
 8006018:	4628      	mov	r0, r5
 800601a:	f7fa f8e1 	bl	80001e0 <memchr>
 800601e:	b108      	cbz	r0, 8006024 <_printf_i+0x1bc>
 8006020:	1b40      	subs	r0, r0, r5
 8006022:	6060      	str	r0, [r4, #4]
 8006024:	6863      	ldr	r3, [r4, #4]
 8006026:	6123      	str	r3, [r4, #16]
 8006028:	2300      	movs	r3, #0
 800602a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800602e:	e7a7      	b.n	8005f80 <_printf_i+0x118>
 8006030:	6923      	ldr	r3, [r4, #16]
 8006032:	462a      	mov	r2, r5
 8006034:	4639      	mov	r1, r7
 8006036:	4630      	mov	r0, r6
 8006038:	47c0      	blx	r8
 800603a:	3001      	adds	r0, #1
 800603c:	d0aa      	beq.n	8005f94 <_printf_i+0x12c>
 800603e:	6823      	ldr	r3, [r4, #0]
 8006040:	079b      	lsls	r3, r3, #30
 8006042:	d413      	bmi.n	800606c <_printf_i+0x204>
 8006044:	68e0      	ldr	r0, [r4, #12]
 8006046:	9b03      	ldr	r3, [sp, #12]
 8006048:	4298      	cmp	r0, r3
 800604a:	bfb8      	it	lt
 800604c:	4618      	movlt	r0, r3
 800604e:	e7a3      	b.n	8005f98 <_printf_i+0x130>
 8006050:	2301      	movs	r3, #1
 8006052:	464a      	mov	r2, r9
 8006054:	4639      	mov	r1, r7
 8006056:	4630      	mov	r0, r6
 8006058:	47c0      	blx	r8
 800605a:	3001      	adds	r0, #1
 800605c:	d09a      	beq.n	8005f94 <_printf_i+0x12c>
 800605e:	3501      	adds	r5, #1
 8006060:	68e3      	ldr	r3, [r4, #12]
 8006062:	9a03      	ldr	r2, [sp, #12]
 8006064:	1a9b      	subs	r3, r3, r2
 8006066:	42ab      	cmp	r3, r5
 8006068:	dcf2      	bgt.n	8006050 <_printf_i+0x1e8>
 800606a:	e7eb      	b.n	8006044 <_printf_i+0x1dc>
 800606c:	2500      	movs	r5, #0
 800606e:	f104 0919 	add.w	r9, r4, #25
 8006072:	e7f5      	b.n	8006060 <_printf_i+0x1f8>
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1ac      	bne.n	8005fd2 <_printf_i+0x16a>
 8006078:	7803      	ldrb	r3, [r0, #0]
 800607a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800607e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006082:	e76c      	b.n	8005f5e <_printf_i+0xf6>
 8006084:	08006499 	.word	0x08006499
 8006088:	080064aa 	.word	0x080064aa

0800608c <memmove>:
 800608c:	4288      	cmp	r0, r1
 800608e:	b510      	push	{r4, lr}
 8006090:	eb01 0302 	add.w	r3, r1, r2
 8006094:	d807      	bhi.n	80060a6 <memmove+0x1a>
 8006096:	1e42      	subs	r2, r0, #1
 8006098:	4299      	cmp	r1, r3
 800609a:	d00a      	beq.n	80060b2 <memmove+0x26>
 800609c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060a0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80060a4:	e7f8      	b.n	8006098 <memmove+0xc>
 80060a6:	4283      	cmp	r3, r0
 80060a8:	d9f5      	bls.n	8006096 <memmove+0xa>
 80060aa:	1881      	adds	r1, r0, r2
 80060ac:	1ad2      	subs	r2, r2, r3
 80060ae:	42d3      	cmn	r3, r2
 80060b0:	d100      	bne.n	80060b4 <memmove+0x28>
 80060b2:	bd10      	pop	{r4, pc}
 80060b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80060b8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80060bc:	e7f7      	b.n	80060ae <memmove+0x22>
	...

080060c0 <_free_r>:
 80060c0:	b538      	push	{r3, r4, r5, lr}
 80060c2:	4605      	mov	r5, r0
 80060c4:	2900      	cmp	r1, #0
 80060c6:	d045      	beq.n	8006154 <_free_r+0x94>
 80060c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060cc:	1f0c      	subs	r4, r1, #4
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	bfb8      	it	lt
 80060d2:	18e4      	addlt	r4, r4, r3
 80060d4:	f000 f8d2 	bl	800627c <__malloc_lock>
 80060d8:	4a1f      	ldr	r2, [pc, #124]	; (8006158 <_free_r+0x98>)
 80060da:	6813      	ldr	r3, [r2, #0]
 80060dc:	4610      	mov	r0, r2
 80060de:	b933      	cbnz	r3, 80060ee <_free_r+0x2e>
 80060e0:	6063      	str	r3, [r4, #4]
 80060e2:	6014      	str	r4, [r2, #0]
 80060e4:	4628      	mov	r0, r5
 80060e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060ea:	f000 b8c8 	b.w	800627e <__malloc_unlock>
 80060ee:	42a3      	cmp	r3, r4
 80060f0:	d90c      	bls.n	800610c <_free_r+0x4c>
 80060f2:	6821      	ldr	r1, [r4, #0]
 80060f4:	1862      	adds	r2, r4, r1
 80060f6:	4293      	cmp	r3, r2
 80060f8:	bf04      	itt	eq
 80060fa:	681a      	ldreq	r2, [r3, #0]
 80060fc:	685b      	ldreq	r3, [r3, #4]
 80060fe:	6063      	str	r3, [r4, #4]
 8006100:	bf04      	itt	eq
 8006102:	1852      	addeq	r2, r2, r1
 8006104:	6022      	streq	r2, [r4, #0]
 8006106:	6004      	str	r4, [r0, #0]
 8006108:	e7ec      	b.n	80060e4 <_free_r+0x24>
 800610a:	4613      	mov	r3, r2
 800610c:	685a      	ldr	r2, [r3, #4]
 800610e:	b10a      	cbz	r2, 8006114 <_free_r+0x54>
 8006110:	42a2      	cmp	r2, r4
 8006112:	d9fa      	bls.n	800610a <_free_r+0x4a>
 8006114:	6819      	ldr	r1, [r3, #0]
 8006116:	1858      	adds	r0, r3, r1
 8006118:	42a0      	cmp	r0, r4
 800611a:	d10b      	bne.n	8006134 <_free_r+0x74>
 800611c:	6820      	ldr	r0, [r4, #0]
 800611e:	4401      	add	r1, r0
 8006120:	1858      	adds	r0, r3, r1
 8006122:	4282      	cmp	r2, r0
 8006124:	6019      	str	r1, [r3, #0]
 8006126:	d1dd      	bne.n	80060e4 <_free_r+0x24>
 8006128:	6810      	ldr	r0, [r2, #0]
 800612a:	6852      	ldr	r2, [r2, #4]
 800612c:	605a      	str	r2, [r3, #4]
 800612e:	4401      	add	r1, r0
 8006130:	6019      	str	r1, [r3, #0]
 8006132:	e7d7      	b.n	80060e4 <_free_r+0x24>
 8006134:	d902      	bls.n	800613c <_free_r+0x7c>
 8006136:	230c      	movs	r3, #12
 8006138:	602b      	str	r3, [r5, #0]
 800613a:	e7d3      	b.n	80060e4 <_free_r+0x24>
 800613c:	6820      	ldr	r0, [r4, #0]
 800613e:	1821      	adds	r1, r4, r0
 8006140:	428a      	cmp	r2, r1
 8006142:	bf04      	itt	eq
 8006144:	6811      	ldreq	r1, [r2, #0]
 8006146:	6852      	ldreq	r2, [r2, #4]
 8006148:	6062      	str	r2, [r4, #4]
 800614a:	bf04      	itt	eq
 800614c:	1809      	addeq	r1, r1, r0
 800614e:	6021      	streq	r1, [r4, #0]
 8006150:	605c      	str	r4, [r3, #4]
 8006152:	e7c7      	b.n	80060e4 <_free_r+0x24>
 8006154:	bd38      	pop	{r3, r4, r5, pc}
 8006156:	bf00      	nop
 8006158:	200014a8 	.word	0x200014a8

0800615c <_malloc_r>:
 800615c:	b570      	push	{r4, r5, r6, lr}
 800615e:	1ccd      	adds	r5, r1, #3
 8006160:	f025 0503 	bic.w	r5, r5, #3
 8006164:	3508      	adds	r5, #8
 8006166:	2d0c      	cmp	r5, #12
 8006168:	bf38      	it	cc
 800616a:	250c      	movcc	r5, #12
 800616c:	2d00      	cmp	r5, #0
 800616e:	4606      	mov	r6, r0
 8006170:	db01      	blt.n	8006176 <_malloc_r+0x1a>
 8006172:	42a9      	cmp	r1, r5
 8006174:	d903      	bls.n	800617e <_malloc_r+0x22>
 8006176:	230c      	movs	r3, #12
 8006178:	6033      	str	r3, [r6, #0]
 800617a:	2000      	movs	r0, #0
 800617c:	bd70      	pop	{r4, r5, r6, pc}
 800617e:	f000 f87d 	bl	800627c <__malloc_lock>
 8006182:	4a21      	ldr	r2, [pc, #132]	; (8006208 <_malloc_r+0xac>)
 8006184:	6814      	ldr	r4, [r2, #0]
 8006186:	4621      	mov	r1, r4
 8006188:	b991      	cbnz	r1, 80061b0 <_malloc_r+0x54>
 800618a:	4c20      	ldr	r4, [pc, #128]	; (800620c <_malloc_r+0xb0>)
 800618c:	6823      	ldr	r3, [r4, #0]
 800618e:	b91b      	cbnz	r3, 8006198 <_malloc_r+0x3c>
 8006190:	4630      	mov	r0, r6
 8006192:	f000 f863 	bl	800625c <_sbrk_r>
 8006196:	6020      	str	r0, [r4, #0]
 8006198:	4629      	mov	r1, r5
 800619a:	4630      	mov	r0, r6
 800619c:	f000 f85e 	bl	800625c <_sbrk_r>
 80061a0:	1c43      	adds	r3, r0, #1
 80061a2:	d124      	bne.n	80061ee <_malloc_r+0x92>
 80061a4:	230c      	movs	r3, #12
 80061a6:	6033      	str	r3, [r6, #0]
 80061a8:	4630      	mov	r0, r6
 80061aa:	f000 f868 	bl	800627e <__malloc_unlock>
 80061ae:	e7e4      	b.n	800617a <_malloc_r+0x1e>
 80061b0:	680b      	ldr	r3, [r1, #0]
 80061b2:	1b5b      	subs	r3, r3, r5
 80061b4:	d418      	bmi.n	80061e8 <_malloc_r+0x8c>
 80061b6:	2b0b      	cmp	r3, #11
 80061b8:	d90f      	bls.n	80061da <_malloc_r+0x7e>
 80061ba:	600b      	str	r3, [r1, #0]
 80061bc:	50cd      	str	r5, [r1, r3]
 80061be:	18cc      	adds	r4, r1, r3
 80061c0:	4630      	mov	r0, r6
 80061c2:	f000 f85c 	bl	800627e <__malloc_unlock>
 80061c6:	f104 000b 	add.w	r0, r4, #11
 80061ca:	1d23      	adds	r3, r4, #4
 80061cc:	f020 0007 	bic.w	r0, r0, #7
 80061d0:	1ac3      	subs	r3, r0, r3
 80061d2:	d0d3      	beq.n	800617c <_malloc_r+0x20>
 80061d4:	425a      	negs	r2, r3
 80061d6:	50e2      	str	r2, [r4, r3]
 80061d8:	e7d0      	b.n	800617c <_malloc_r+0x20>
 80061da:	428c      	cmp	r4, r1
 80061dc:	684b      	ldr	r3, [r1, #4]
 80061de:	bf16      	itet	ne
 80061e0:	6063      	strne	r3, [r4, #4]
 80061e2:	6013      	streq	r3, [r2, #0]
 80061e4:	460c      	movne	r4, r1
 80061e6:	e7eb      	b.n	80061c0 <_malloc_r+0x64>
 80061e8:	460c      	mov	r4, r1
 80061ea:	6849      	ldr	r1, [r1, #4]
 80061ec:	e7cc      	b.n	8006188 <_malloc_r+0x2c>
 80061ee:	1cc4      	adds	r4, r0, #3
 80061f0:	f024 0403 	bic.w	r4, r4, #3
 80061f4:	42a0      	cmp	r0, r4
 80061f6:	d005      	beq.n	8006204 <_malloc_r+0xa8>
 80061f8:	1a21      	subs	r1, r4, r0
 80061fa:	4630      	mov	r0, r6
 80061fc:	f000 f82e 	bl	800625c <_sbrk_r>
 8006200:	3001      	adds	r0, #1
 8006202:	d0cf      	beq.n	80061a4 <_malloc_r+0x48>
 8006204:	6025      	str	r5, [r4, #0]
 8006206:	e7db      	b.n	80061c0 <_malloc_r+0x64>
 8006208:	200014a8 	.word	0x200014a8
 800620c:	200014ac 	.word	0x200014ac

08006210 <_realloc_r>:
 8006210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006212:	4607      	mov	r7, r0
 8006214:	4614      	mov	r4, r2
 8006216:	460e      	mov	r6, r1
 8006218:	b921      	cbnz	r1, 8006224 <_realloc_r+0x14>
 800621a:	4611      	mov	r1, r2
 800621c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006220:	f7ff bf9c 	b.w	800615c <_malloc_r>
 8006224:	b922      	cbnz	r2, 8006230 <_realloc_r+0x20>
 8006226:	f7ff ff4b 	bl	80060c0 <_free_r>
 800622a:	4625      	mov	r5, r4
 800622c:	4628      	mov	r0, r5
 800622e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006230:	f000 f826 	bl	8006280 <_malloc_usable_size_r>
 8006234:	42a0      	cmp	r0, r4
 8006236:	d20f      	bcs.n	8006258 <_realloc_r+0x48>
 8006238:	4621      	mov	r1, r4
 800623a:	4638      	mov	r0, r7
 800623c:	f7ff ff8e 	bl	800615c <_malloc_r>
 8006240:	4605      	mov	r5, r0
 8006242:	2800      	cmp	r0, #0
 8006244:	d0f2      	beq.n	800622c <_realloc_r+0x1c>
 8006246:	4631      	mov	r1, r6
 8006248:	4622      	mov	r2, r4
 800624a:	f7ff fc11 	bl	8005a70 <memcpy>
 800624e:	4631      	mov	r1, r6
 8006250:	4638      	mov	r0, r7
 8006252:	f7ff ff35 	bl	80060c0 <_free_r>
 8006256:	e7e9      	b.n	800622c <_realloc_r+0x1c>
 8006258:	4635      	mov	r5, r6
 800625a:	e7e7      	b.n	800622c <_realloc_r+0x1c>

0800625c <_sbrk_r>:
 800625c:	b538      	push	{r3, r4, r5, lr}
 800625e:	4c06      	ldr	r4, [pc, #24]	; (8006278 <_sbrk_r+0x1c>)
 8006260:	2300      	movs	r3, #0
 8006262:	4605      	mov	r5, r0
 8006264:	4608      	mov	r0, r1
 8006266:	6023      	str	r3, [r4, #0]
 8006268:	f7ff fb38 	bl	80058dc <_sbrk>
 800626c:	1c43      	adds	r3, r0, #1
 800626e:	d102      	bne.n	8006276 <_sbrk_r+0x1a>
 8006270:	6823      	ldr	r3, [r4, #0]
 8006272:	b103      	cbz	r3, 8006276 <_sbrk_r+0x1a>
 8006274:	602b      	str	r3, [r5, #0]
 8006276:	bd38      	pop	{r3, r4, r5, pc}
 8006278:	200015c4 	.word	0x200015c4

0800627c <__malloc_lock>:
 800627c:	4770      	bx	lr

0800627e <__malloc_unlock>:
 800627e:	4770      	bx	lr

08006280 <_malloc_usable_size_r>:
 8006280:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006284:	1f18      	subs	r0, r3, #4
 8006286:	2b00      	cmp	r3, #0
 8006288:	bfbc      	itt	lt
 800628a:	580b      	ldrlt	r3, [r1, r0]
 800628c:	18c0      	addlt	r0, r0, r3
 800628e:	4770      	bx	lr

08006290 <_init>:
 8006290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006292:	bf00      	nop
 8006294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006296:	bc08      	pop	{r3}
 8006298:	469e      	mov	lr, r3
 800629a:	4770      	bx	lr

0800629c <_fini>:
 800629c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800629e:	bf00      	nop
 80062a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062a2:	bc08      	pop	{r3}
 80062a4:	469e      	mov	lr, r3
 80062a6:	4770      	bx	lr
