# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project work
cd /u/lrekapal/ECE571-F24/finalprj-Team_12
# reading /pkgs/mentor/questa/2021.3_1/questasim/linux_x86_64/../modelsim.ini
# Loading project work
# Compile of testbench.sv failed with 5 errors.
# Compile of testbench.sv failed with 5 errors.
# Compile of dense_ex.sv failed with 1 errors.
# 2 compiles, 2 failed with 6 errors.
# Compile of testbench.sv failed with 5 errors.
# Compile of dense_ex.sv failed with 1 errors.
# Compile of convolution.sv failed with 3 errors.
# Compile of dense.sv failed with 1 errors.
# Compile of interface.sv failed with 3 errors.
# Compile of max_pool.sv failed with 3 errors.
# Compile of mnist.sv failed with 2 errors.
# Compile of mnist_pkg.sv was successful.
# Compile of softmax.sv was successful.
# 9 compiles, 7 failed with 18 errors.
# Compile of dense_ex.sv was successful.
# Compile of testbench.sv failed with 1 errors.
# Compile of testbench.sv failed with 5 errors.
# Compile of testbench.sv failed with 4 errors.
# Compile of testbench.sv failed with 1 errors.
# Compile of testbench.sv failed with 6 errors.
# Compile of testbench.sv failed with 1 errors.
# Compile of testbench.sv was successful.
# Compile of testbench.sv was successful.
# Compile of dense_ex.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim work.testbench -voptargs=+acc
# vsim work.testbench -voptargs="+acc" 
# Start time: 11:06:12 on Dec 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /u/lrekapal/ECE571-F24/finalprj-Team_12/dense_test/testbench.sv(31): Module 'feature_if' is not defined.
#  For instance 'features_in' at path 'testbench'
# ** Error: /u/lrekapal/ECE571-F24/finalprj-Team_12/dense_test/testbench.sv(31): Module 'feature_if' is not defined.
#  For instance 'features_out' at path 'testbench'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 11:06:13 on Dec 02,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 19
# Compile of mnist_pkg.sv was successful.
# Compile of mnist.sv was successful.
# Compile of testbench.sv was successful.
# Compile of dense_ex.sv was successful.
# Compile of mnist.sv was successful.
# Compile of mnist_pkg.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.testbench
# vsim -voptargs="+acc" work.testbench 
# Start time: 11:07:49 on Dec 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /u/lrekapal/ECE571-F24/finalprj-Team_12/dense_test/testbench.sv(31): Module 'feature_if' is not defined.
#  For instance 'features_in' at path 'testbench'
# ** Error: /u/lrekapal/ECE571-F24/finalprj-Team_12/dense_test/testbench.sv(31): Module 'feature_if' is not defined.
#  For instance 'features_out' at path 'testbench'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 11:07:49 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 5
# Compile of interface.sv was successful.
# Compile of testbench.sv was successful.
vsim -voptargs=+acc work.testbench
# vsim -voptargs="+acc" work.testbench 
# Start time: 20:33:06 on Dec 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 3 FSMs in module "dense(fast)".
# Loading sv_std.std
# Loading work.mnist_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.interface_sv_unit(fast)
# Loading work.feature_if(fast__1)
# Loading work.feature_if(fast__2)
# Loading work.dense_ex_sv_unit(fast)
# Loading work.dense(fast)
# Compile of dense_ex.sv failed with 8 errors.
# Compile of dense_ex.sv failed with 8 errors.
# Compile of dense_ex.sv was successful.
# Compile of testbench.sv was successful.
# Compile of dense_ex.sv was successful.
# Compile of mnist.sv was successful.
# Compile of mnist_pkg.sv was successful.
# Compile of interface.sv was successful.
# 5 compiles, 0 failed with no errors.
# Load canceled
quit -sim
# End time: 23:14:44 on Dec 02,2024, Elapsed time: 2:41:38
# Errors: 0, Warnings: 8
# Compile of testbench.sv was successful.
# Compile of dense_ex.sv was successful.
# Compile of mnist.sv was successful.
# Compile of mnist_pkg.sv was successful.
# Compile of interface.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.testbench
# vsim -voptargs="+acc" work.testbench 
# Start time: 23:15:07 on Dec 02,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 3 FSMs in module "dense(fast)".
# Loading sv_std.std
# Loading work.mnist_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.interface_sv_unit(fast)
# Loading work.feature_if(fast__1)
# Loading work.feature_if(fast__2)
# Loading work.dense_ex_sv_unit(fast)
# Loading work.dense(fast)
add wave sim:/testbench/*
run -all
# ** Warning: (vsim-7) Failed to open readmem file "weight.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : /u/lrekapal/ECE571-F24/finalprj-Team_12/rtl/dense_ex.sv(53)
#    Time: 0 ns  Iteration: 0  Instance: /testbench/u_dense
# ** Warning: (vsim-7) Failed to open readmem file "bias.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : /u/lrekapal/ECE571-F24/finalprj-Team_12/rtl/dense_ex.sv(54)
#    Time: 0 ns  Iteration: 0  Instance: /testbench/u_dense
# Break key hit
# Break in Module testbench at /u/lrekapal/ECE571-F24/finalprj-Team_12/dense_test/testbench.sv line 94
# End time: 23:21:33 on Dec 02,2024, Elapsed time: 0:06:26
# Errors: 0, Warnings: 5
