{
  "design": {
    "design_info": {
      "boundary_crc": "0xE78574DB4DBE5FB1",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../HDMI_Tutorial.gen/sources_1/bd/design_video_pipeline",
      "name": "design_video_pipeline",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "rgb2dvi_0": "",
      "dvi2rgb_0": "",
      "v_axi4s_vid_out_0": "",
      "v_vid_in_axi4s_0": "",
      "v_tc_0": "",
      "clk_wiz_0": "",
      "zero": "",
      "one": ""
    },
    "interface_ports": {
      "hdmi_in": {
        "mode": "Slave",
        "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0",
        "port_maps": {
          "CLK_P": {
            "physical_name": "hdmi_in_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "hdmi_in_clk_n",
            "direction": "I"
          },
          "DATA_P": {
            "physical_name": "hdmi_in_data_p",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "DATA_N": {
            "physical_name": "hdmi_in_data_n",
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        }
      },
      "hdmi_in_ddc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "hdmi_in_ddc_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "hdmi_in_ddc_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "hdmi_in_ddc_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "hdmi_in_ddc_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "hdmi_in_ddc_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "hdmi_in_ddc_sda_t",
            "direction": "O"
          }
        }
      },
      "hdmi_out": {
        "mode": "Master",
        "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0",
        "port_maps": {
          "CLK_P": {
            "physical_name": "hdmi_out_clk_p",
            "direction": "O"
          },
          "CLK_N": {
            "physical_name": "hdmi_out_clk_n",
            "direction": "O"
          },
          "DATA_P": {
            "physical_name": "hdmi_out_data_p",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DATA_N": {
            "physical_name": "hdmi_out_data_n",
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_video_pipeline_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "hdmi_hpd": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "rgb2dvi_0": {
        "vlnv": "digilentinc.com:ip:rgb2dvi:1.4",
        "xci_name": "design_video_pipeline_rgb2dvi_0_0",
        "xci_path": "ip\\design_video_pipeline_rgb2dvi_0_0\\design_video_pipeline_rgb2dvi_0_0.xci",
        "inst_hier_path": "rgb2dvi_0"
      },
      "dvi2rgb_0": {
        "vlnv": "digilentinc.com:ip:dvi2rgb:2.0",
        "xci_name": "design_video_pipeline_dvi2rgb_0_0",
        "xci_path": "ip\\design_video_pipeline_dvi2rgb_0_0\\design_video_pipeline_dvi2rgb_0_0.xci",
        "inst_hier_path": "dvi2rgb_0"
      },
      "v_axi4s_vid_out_0": {
        "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
        "xci_name": "design_video_pipeline_v_axi4s_vid_out_0_0",
        "xci_path": "ip\\design_video_pipeline_v_axi4s_vid_out_0_0\\design_video_pipeline_v_axi4s_vid_out_0_0.xci",
        "inst_hier_path": "v_axi4s_vid_out_0"
      },
      "v_vid_in_axi4s_0": {
        "vlnv": "xilinx.com:ip:v_vid_in_axi4s:5.0",
        "xci_name": "design_video_pipeline_v_vid_in_axi4s_0_0",
        "xci_path": "ip\\design_video_pipeline_v_vid_in_axi4s_0_0\\design_video_pipeline_v_vid_in_axi4s_0_0.xci",
        "inst_hier_path": "v_vid_in_axi4s_0"
      },
      "v_tc_0": {
        "vlnv": "xilinx.com:ip:v_tc:6.2",
        "xci_name": "design_video_pipeline_v_tc_0_0",
        "xci_path": "ip\\design_video_pipeline_v_tc_0_0\\design_video_pipeline_v_tc_0_0.xci",
        "inst_hier_path": "v_tc_0",
        "parameters": {
          "HAS_AXI4_LITE": {
            "value": "false"
          },
          "auto_generation_mode": {
            "value": "true"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_video_pipeline_clk_wiz_0_0",
        "xci_path": "ip\\design_video_pipeline_clk_wiz_0_0\\design_video_pipeline_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "109.241"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "zero": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_video_pipeline_xlconstant_0_0",
        "xci_path": "ip\\design_video_pipeline_xlconstant_0_0\\design_video_pipeline_xlconstant_0_0.xci",
        "inst_hier_path": "zero",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "one": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_video_pipeline_xlconstant_0_1",
        "xci_path": "ip\\design_video_pipeline_xlconstant_0_1\\design_video_pipeline_xlconstant_0_1.xci",
        "inst_hier_path": "one"
      }
    },
    "interface_nets": {
      "TMDS_0_1": {
        "interface_ports": [
          "hdmi_in",
          "dvi2rgb_0/TMDS"
        ]
      },
      "dvi2rgb_0_DDC": {
        "interface_ports": [
          "hdmi_in_ddc",
          "dvi2rgb_0/DDC"
        ]
      },
      "dvi2rgb_0_RGB": {
        "interface_ports": [
          "dvi2rgb_0/RGB",
          "v_vid_in_axi4s_0/vid_io_in"
        ]
      },
      "rgb2dvi_0_TMDS": {
        "interface_ports": [
          "hdmi_out",
          "rgb2dvi_0/TMDS"
        ]
      },
      "v_axi4s_vid_out_0_vid_io_out": {
        "interface_ports": [
          "v_axi4s_vid_out_0/vid_io_out",
          "rgb2dvi_0/RGB"
        ]
      },
      "v_tc_0_vtiming_out": {
        "interface_ports": [
          "v_tc_0/vtiming_out",
          "v_axi4s_vid_out_0/vtiming_in"
        ]
      },
      "v_vid_in_axi4s_0_video_out": {
        "interface_ports": [
          "v_vid_in_axi4s_0/video_out",
          "v_axi4s_vid_out_0/video_in"
        ]
      },
      "v_vid_in_axi4s_0_vtiming_out": {
        "interface_ports": [
          "v_vid_in_axi4s_0/vtiming_out",
          "v_tc_0/vtiming_in"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "dvi2rgb_0/RefClk"
        ]
      },
      "dvi2rgb_0_PixelClk": {
        "ports": [
          "dvi2rgb_0/PixelClk",
          "rgb2dvi_0/PixelClk",
          "v_vid_in_axi4s_0/aclk",
          "v_axi4s_vid_out_0/aclk",
          "v_tc_0/clk"
        ]
      },
      "one_dout": {
        "ports": [
          "one/dout",
          "hdmi_hpd"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "v_axi4s_vid_out_0_vtg_ce": {
        "ports": [
          "v_axi4s_vid_out_0/vtg_ce",
          "v_tc_0/gen_clken"
        ]
      },
      "zero_dout": {
        "ports": [
          "zero/dout",
          "clk_wiz_0/reset"
        ]
      }
    }
  }
}