<stg><name>compute_Pipeline_VITIS_LOOP_227_14</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body143

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body143:0 %j_8 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body143:1 %icmp_ln227 = icmp_eq  i7 %j_8, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body143:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body143:3 %add_ln227 = add i7 %j_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body143:4 %br_ln227 = br i1 %icmp_ln227, void %fpga_resource_limit_hint.for.body143.7_begin, void %VITIS_LOOP_235_15.exitStub

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:2 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:3 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:4 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:5 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_8, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:6 %zext_ln233 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln233"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:7 %reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln233

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:8 %reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln233

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:9 %trunc_ln233 = trunc i7 %j_8

]]></Node>
<StgValue><ssdm name="trunc_ln233"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:10 %reg_file_5_0_load = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:11 %reg_file_5_1_load = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:23 %br_ln233 = br i1 %trunc_ln233, void %arrayidx146715.case.0, void %arrayidx146715.case.1

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body143.9_end:0 %specresourcelimit_ln233 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_17, void @empty_39, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln233"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.body143.9_end:1 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body143.9_end:2 %specresourcelimit_ln233 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_25, void @empty_39, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln233"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.body143.9_end:3 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body143.9_end:4 %specresourcelimit_ln233 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty, void @empty_39, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln233"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.body143.9_end:5 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body143.9_end:6 %store_ln227 = store i7 %add_ln227, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body143.9_end:7 %br_ln227 = br void %for.body143

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:10 %reg_file_5_0_load = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:11 %reg_file_5_1_load = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:12 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_5_0_load, i16 %reg_file_5_1_load, i1 %trunc_ln233

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="40" st_id="3" stage="1" lat="1">
<core>Half2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:13 %conv = hptosp i16 %tmp_s

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:14 %bitcast_ln233 = bitcast i32 %conv

]]></Node>
<StgValue><ssdm name="bitcast_ln233"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:15 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln233, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="23" op_0_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:16 %trunc_ln233_1 = trunc i32 %bitcast_ln233

]]></Node>
<StgValue><ssdm name="trunc_ln233_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:17 %icmp_ln233 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:18 %icmp_ln233_1 = icmp_eq  i23 %trunc_ln233_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln233_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:20 %tmp_6 = fcmp_ole  i32 %conv, i32 0.1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
VITIS_LOOP_235_15.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:0 %specpipeline_ln232 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln232"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:19 %or_ln233 = or i1 %icmp_ln233_1, i1 %icmp_ln233

]]></Node>
<StgValue><ssdm name="or_ln233"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:20 %tmp_6 = fcmp_ole  i32 %conv, i32 0.1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:21 %and_ln233 = and i1 %or_ln233, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln233"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.body143.7_begin:22 %select_ln233 = select i1 %and_ln233, i16 1, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln233"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx146715.case.0:0 %store_ln233 = store i16 %select_ln233, i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
arrayidx146715.case.0:1 %br_ln233 = br void %fpga_resource_limit_hint.for.body143.9_end

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx146715.case.1:0 %store_ln233 = store i16 %select_ln233, i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx146715.case.1:1 %br_ln233 = br void %fpga_resource_limit_hint.for.body143.9_end

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="reg_file_5_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="reg_file_5_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="76" from="StgValue_75" to="j" fromId="75" toId="8">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="79" from="reg_file_5_1" to="specmemcore_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specmemcore_ln0" fromId="84" toId="9">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="87" from="reg_file_5_0" to="specmemcore_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_82" to="specmemcore_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_84" to="specmemcore_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="93" from="j" to="store_ln0" fromId="8" toId="11">
</dataflow>
<dataflow id="94" from="j" to="j_8" fromId="8" toId="13">
</dataflow>
<dataflow id="95" from="j_8" to="icmp_ln227" fromId="13" toId="14">
</dataflow>
<dataflow id="97" from="StgValue_96" to="icmp_ln227" fromId="96" toId="14">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="98" toId="15">
</dataflow>
<dataflow id="101" from="StgValue_100" to="empty" fromId="100" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_100" to="empty" fromId="100" toId="15">
</dataflow>
<dataflow id="103" from="StgValue_100" to="empty" fromId="100" toId="15">
</dataflow>
<dataflow id="104" from="j_8" to="add_ln227" fromId="13" toId="16">
</dataflow>
<dataflow id="106" from="StgValue_105" to="add_ln227" fromId="105" toId="16">
</dataflow>
<dataflow id="107" from="icmp_ln227" to="br_ln227" fromId="14" toId="17">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="108" toId="18">
</dataflow>
<dataflow id="111" from="empty_42" to="rbegin" fromId="110" toId="18">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="108" toId="19">
</dataflow>
<dataflow id="114" from="empty_5" to="rbegin1" fromId="113" toId="19">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="108" toId="20">
</dataflow>
<dataflow id="117" from="empty_6" to="rbegin3" fromId="116" toId="20">
</dataflow>
<dataflow id="119" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="118" toId="21">
</dataflow>
<dataflow id="120" from="j_8" to="lshr_ln" fromId="13" toId="21">
</dataflow>
<dataflow id="121" from="StgValue_75" to="lshr_ln" fromId="75" toId="21">
</dataflow>
<dataflow id="123" from="StgValue_122" to="lshr_ln" fromId="122" toId="21">
</dataflow>
<dataflow id="124" from="lshr_ln" to="zext_ln233" fromId="21" toId="22">
</dataflow>
<dataflow id="125" from="reg_file_5_0" to="reg_file_5_0_addr" fromId="74" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_126" to="reg_file_5_0_addr" fromId="126" toId="23">
</dataflow>
<dataflow id="128" from="zext_ln233" to="reg_file_5_0_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="129" from="reg_file_5_1" to="reg_file_5_1_addr" fromId="73" toId="24">
</dataflow>
<dataflow id="130" from="StgValue_126" to="reg_file_5_1_addr" fromId="126" toId="24">
</dataflow>
<dataflow id="131" from="zext_ln233" to="reg_file_5_1_addr" fromId="22" toId="24">
</dataflow>
<dataflow id="132" from="j_8" to="trunc_ln233" fromId="13" toId="25">
</dataflow>
<dataflow id="133" from="reg_file_5_0_addr" to="reg_file_5_0_load" fromId="23" toId="26">
</dataflow>
<dataflow id="134" from="reg_file_5_1_addr" to="reg_file_5_1_load" fromId="24" toId="27">
</dataflow>
<dataflow id="135" from="trunc_ln233" to="br_ln233" fromId="25" toId="28">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln233" fromId="136" toId="29">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specresourcelimit_ln233" fromId="138" toId="29">
</dataflow>
<dataflow id="141" from="empty_17" to="specresourcelimit_ln233" fromId="140" toId="29">
</dataflow>
<dataflow id="143" from="empty_39" to="specresourcelimit_ln233" fromId="142" toId="29">
</dataflow>
<dataflow id="144" from="empty_39" to="specresourcelimit_ln233" fromId="142" toId="29">
</dataflow>
<dataflow id="145" from="empty_39" to="specresourcelimit_ln233" fromId="142" toId="29">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="146" toId="30">
</dataflow>
<dataflow id="148" from="empty_6" to="rend4" fromId="116" toId="30">
</dataflow>
<dataflow id="149" from="rbegin3" to="rend4" fromId="20" toId="30">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln233" fromId="136" toId="31">
</dataflow>
<dataflow id="151" from="StgValue_138" to="specresourcelimit_ln233" fromId="138" toId="31">
</dataflow>
<dataflow id="153" from="empty_25" to="specresourcelimit_ln233" fromId="152" toId="31">
</dataflow>
<dataflow id="154" from="empty_39" to="specresourcelimit_ln233" fromId="142" toId="31">
</dataflow>
<dataflow id="155" from="empty_39" to="specresourcelimit_ln233" fromId="142" toId="31">
</dataflow>
<dataflow id="156" from="empty_39" to="specresourcelimit_ln233" fromId="142" toId="31">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="146" toId="32">
</dataflow>
<dataflow id="158" from="empty_5" to="rend2" fromId="113" toId="32">
</dataflow>
<dataflow id="159" from="rbegin1" to="rend2" fromId="19" toId="32">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln233" fromId="136" toId="33">
</dataflow>
<dataflow id="161" from="StgValue_138" to="specresourcelimit_ln233" fromId="138" toId="33">
</dataflow>
<dataflow id="163" from="empty" to="specresourcelimit_ln233" fromId="162" toId="33">
</dataflow>
<dataflow id="164" from="empty_39" to="specresourcelimit_ln233" fromId="142" toId="33">
</dataflow>
<dataflow id="165" from="empty_39" to="specresourcelimit_ln233" fromId="142" toId="33">
</dataflow>
<dataflow id="166" from="empty_39" to="specresourcelimit_ln233" fromId="142" toId="33">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="146" toId="34">
</dataflow>
<dataflow id="168" from="empty_42" to="rend" fromId="110" toId="34">
</dataflow>
<dataflow id="169" from="rbegin" to="rend" fromId="18" toId="34">
</dataflow>
<dataflow id="170" from="add_ln227" to="store_ln227" fromId="16" toId="35">
</dataflow>
<dataflow id="171" from="j" to="store_ln227" fromId="8" toId="35">
</dataflow>
<dataflow id="172" from="reg_file_5_0_addr" to="reg_file_5_0_load" fromId="23" toId="37">
</dataflow>
<dataflow id="173" from="reg_file_5_1_addr" to="reg_file_5_1_load" fromId="24" toId="38">
</dataflow>
<dataflow id="175" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_s" fromId="174" toId="39">
</dataflow>
<dataflow id="176" from="reg_file_5_0_load" to="tmp_s" fromId="37" toId="39">
</dataflow>
<dataflow id="177" from="reg_file_5_1_load" to="tmp_s" fromId="38" toId="39">
</dataflow>
<dataflow id="178" from="trunc_ln233" to="tmp_s" fromId="25" toId="39">
</dataflow>
<dataflow id="179" from="tmp_s" to="conv" fromId="39" toId="40">
</dataflow>
<dataflow id="180" from="conv" to="bitcast_ln233" fromId="40" toId="41">
</dataflow>
<dataflow id="182" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_5" fromId="181" toId="42">
</dataflow>
<dataflow id="183" from="bitcast_ln233" to="tmp_5" fromId="41" toId="42">
</dataflow>
<dataflow id="185" from="StgValue_184" to="tmp_5" fromId="184" toId="42">
</dataflow>
<dataflow id="187" from="StgValue_186" to="tmp_5" fromId="186" toId="42">
</dataflow>
<dataflow id="188" from="bitcast_ln233" to="trunc_ln233_1" fromId="41" toId="43">
</dataflow>
<dataflow id="189" from="tmp_5" to="icmp_ln233" fromId="42" toId="44">
</dataflow>
<dataflow id="191" from="StgValue_190" to="icmp_ln233" fromId="190" toId="44">
</dataflow>
<dataflow id="192" from="trunc_ln233_1" to="icmp_ln233_1" fromId="43" toId="45">
</dataflow>
<dataflow id="194" from="StgValue_193" to="icmp_ln233_1" fromId="193" toId="45">
</dataflow>
<dataflow id="195" from="conv" to="tmp_6" fromId="40" toId="46">
</dataflow>
<dataflow id="197" from="StgValue_196" to="tmp_6" fromId="196" toId="46">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecPipeline" to="specpipeline_ln232" fromId="198" toId="47">
</dataflow>
<dataflow id="200" from="StgValue_75" to="specpipeline_ln232" fromId="75" toId="47">
</dataflow>
<dataflow id="202" from="StgValue_201" to="specpipeline_ln232" fromId="201" toId="47">
</dataflow>
<dataflow id="203" from="StgValue_201" to="specpipeline_ln232" fromId="201" toId="47">
</dataflow>
<dataflow id="204" from="StgValue_201" to="specpipeline_ln232" fromId="201" toId="47">
</dataflow>
<dataflow id="205" from="empty_39" to="specpipeline_ln232" fromId="142" toId="47">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="206" toId="48">
</dataflow>
<dataflow id="209" from="empty_34" to="specloopname_ln132" fromId="208" toId="48">
</dataflow>
<dataflow id="210" from="icmp_ln233_1" to="or_ln233" fromId="45" toId="49">
</dataflow>
<dataflow id="211" from="icmp_ln233" to="or_ln233" fromId="44" toId="49">
</dataflow>
<dataflow id="212" from="conv" to="tmp_6" fromId="40" toId="50">
</dataflow>
<dataflow id="213" from="StgValue_196" to="tmp_6" fromId="196" toId="50">
</dataflow>
<dataflow id="214" from="or_ln233" to="and_ln233" fromId="49" toId="51">
</dataflow>
<dataflow id="215" from="tmp_6" to="and_ln233" fromId="50" toId="51">
</dataflow>
<dataflow id="216" from="and_ln233" to="select_ln233" fromId="51" toId="52">
</dataflow>
<dataflow id="218" from="StgValue_217" to="select_ln233" fromId="217" toId="52">
</dataflow>
<dataflow id="219" from="tmp_s" to="select_ln233" fromId="39" toId="52">
</dataflow>
<dataflow id="220" from="select_ln233" to="store_ln233" fromId="52" toId="53">
</dataflow>
<dataflow id="221" from="reg_file_5_0_addr" to="store_ln233" fromId="23" toId="53">
</dataflow>
<dataflow id="222" from="select_ln233" to="store_ln233" fromId="52" toId="55">
</dataflow>
<dataflow id="223" from="reg_file_5_1_addr" to="store_ln233" fromId="24" toId="55">
</dataflow>
<dataflow id="224" from="icmp_ln227" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="225" from="trunc_ln233" to="StgValue_6" fromId="25" toId="6">
</dataflow>
<dataflow id="226" from="icmp_ln227" to="StgValue_5" fromId="14" toId="5">
</dataflow>
</dataflows>


</stg>
