\hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable}{}\doxysection{AHB1 Peripheral Clock Enable Disable}
\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable}\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}


Enable or disable the AHB1 peripheral clock.  


Collaboration diagram for AHB1 Peripheral Clock Enable Disable\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__AHB1__Peripheral__Clock__Enable__Disable}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga569dc8b9e178a8afab2664fdf87f46c5}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga569dc8b9e178a8afab2664fdf87f46c5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+ENR, RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_gaa97383d7ee14e9a638eb8c9ba35658f0}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_gaa97383d7ee14e9a638eb8c9ba35658f0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+ENR, RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga3deb18cb63e5d380dc0987da283f7577}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga3deb18cb63e5d380dc0987da283f7577}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+ENR, RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga170a30954a78a81a8f9b381378e0c9af}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga170a30954a78a81a8f9b381378e0c9af}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+ENR, RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga4132ade2f170efda53e3f62924e15f6b}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga4132ade2f170efda53e3f62924e15f6b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+ENR, RCC\+\_\+\+AHB1\+ENR\+\_\+\+TSCEN)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the AHB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga5222bac3ebfec517c93055ae065303da}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga5222bac3ebfec517c93055ae065303da}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_CRC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga49fc2c82ba0753e462ea8eb91c634a98}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga49fc2c82ba0753e462ea8eb91c634a98}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga1b5c4bd52d8e7c70e105dd415a191afd}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga1b5c4bd52d8e7c70e105dd415a191afd}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_gaa6cf6cd8bf214d169901a8a976743169}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_gaa6cf6cd8bf214d169901a8a976743169}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE@{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE@{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga1b681740c1fd9eaf0f369d155ceeecd1}\label{group__RCC__AHB1__Peripheral__Clock__Enable__Disable_ga1b681740c1fd9eaf0f369d155ceeecd1}} 
\index{AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TSC\_CLK\_ENABLE@{\_\_HAL\_RCC\_TSC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TSC\_CLK\_ENABLE@{\_\_HAL\_RCC\_TSC\_CLK\_ENABLE}!AHB1 Peripheral Clock Enable Disable@{AHB1 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TSC\_CLK\_ENABLE}{\_\_HAL\_RCC\_TSC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_TSCEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_TSCEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
