[2025-04-07 14:05:51.406] [info] CPU 0: Partition 0
[2025-04-07 14:05:51.406] [info] Running in default mode
[2025-04-07 14:05:51.406] [info] Simulator Configuration:
[2025-04-07 14:05:51.406] [info] [Core 0] Systolic Array Throughput: 128 GFLOPS, Spad size: 64 KB, Accumulator size: 16 KB
[2025-04-07 14:05:51.406] [info] DRAM Bandwidth 25 GB/s
[2025-04-07 14:05:51.406] [info] Ramulator2 config: ./configs/../configs/ramulator2_configs/DDR4.yaml
[2025-04-07 14:05:51.407] [info] Initialize Booksim2
[2025-04-07 14:05:51.407] [info] Config path : ./configs/../configs/booksim2_configs/fly_c1_m2.icnt
[2025-04-07 14:05:51.408] [info] No mapping file path : ./models/resnet18/resnet18.mapping
[2025-04-07 14:05:51.408] [info] Register model: resnet18
[2025-04-07 14:05:51.408] [info] Model Name
[2025-04-07 14:05:51.440] [info] ======Start Simulation=====
[2025-04-07 14:05:51.459] [info] [Conv] Used gemmini convolution mapping: [T] N1 C3 M64 P112 Q112 S7 R7 - [O] N1 C1 M8 P8 Q7 S1 R1 - [I] N1 C3 M8 P15 Q17 S7 R7
[2025-04-07 14:05:51.529] [info] [Conv] Used gemmini convolution mapping: [T] N1 C64 M64 P56 Q56 S3 R3 - [O] N1 C3 M8 P4 Q4 S1 R1 - [I] N1 C28 M8 P15 Q17 S3 R3
[2025-04-07 14:05:51.897] [info] [Conv] Used gemmini convolution mapping: [T] N1 C64 M128 P28 Q28 S3 R3 - [O] N1 C8 M16 P2 Q2 S1 R1 - [I] N1 C8 M8 P15 Q17 S3 R3
[2025-04-07 14:05:51.944] [info] [Conv] Used gemmini convolution mapping: [T] N1 C64 M128 P28 Q28 S1 R1 - [O] N1 C2 M16 P2 Q2 S1 R1 - [I] N1 C42 M8 P15 Q17 S1 R1
[2025-04-07 14:05:51.980] [info] [Conv] Used gemmini convolution mapping: [T] N1 C128 M128 P28 Q28 S3 R3 - [O] N1 C5 M16 P2 Q2 S1 R1 - [I] N1 C28 M8 P15 Q17 S3 R3
[2025-04-07 14:05:52.248] [info] [Conv] Used gemmini convolution mapping: [T] N1 C128 M256 P14 Q14 S3 R3 - [O] N1 C8 M32 P1 Q1 S1 R1 - [I] N1 C16 M8 P14 Q14 S3 R3
[2025-04-07 14:05:52.283] [info] [Conv] Used gemmini convolution mapping: [T] N1 C128 M256 P14 Q14 S1 R1 - [O] N1 C3 M32 P1 Q1 S1 R1 - [I] N1 C54 M8 P14 Q14 S1 R1
[2025-04-07 14:05:52.311] [info] [Conv] Used gemmini convolution mapping: [T] N1 C256 M256 P14 Q14 S3 R3 - [O] N1 C8 M32 P1 Q1 S1 R1 - [I] N1 C34 M8 P14 Q14 S3 R3
[2025-04-07 14:05:52.551] [info] [Conv] Used gemmini convolution mapping: [T] N1 C256 M512 P7 Q7 S3 R3 - [O] N1 C8 M22 P1 Q1 S1 R1 - [I] N1 C32 M24 P7 Q7 S3 R3
[2025-04-07 14:05:52.593] [info] [Conv] Used gemmini convolution mapping: [T] N1 C256 M512 P7 Q7 S1 R1 - [O] N1 C3 M13 P1 Q1 S1 R1 - [I] N1 C123 M40 P7 Q7 S1 R1
[2025-04-07 14:05:52.602] [info] [Conv] Used gemmini convolution mapping: [T] N1 C512 M512 P7 Q7 S3 R3 - [O] N1 C13 M16 P1 Q1 S1 R1 - [I] N1 C40 M32 P7 Q7 S3 R3
[2025-04-07 14:05:52.858] [info] [GEMM] spad_size: 65536 accum_size: 16384
[2025-04-07 14:05:52.858] [info] [GEMM] required_sram_size: 16128 required_accum_size: 640
[2025-04-07 14:05:52.858] [info] [GEMM] Used gemmini gemm mapping: Total N:1 C:512 M:1000, Outer N:1 C:4 M:25, Inner N:8 C:168 M:40
[2025-04-07 14:05:52.863] [info] [GemmWs] Keys K = 512, N = 1, M = 1000
[2025-04-07 14:05:52.863] [info] [GemmWS]: total 0.001025 GFLOPs, 0.001029024 GB
[2025-04-07 14:05:52.863] [info] [GemmWS]: Theoretical time(ms): 0.041160961700370535 Compute time: 0.008007812539290171 Memory time: 0.041160961700370535
[2025-04-07 14:05:52.863] [info] ./models/resnet18/resnet18.onnx Model initialization time: 1.423299 seconds
[2025-04-07 14:05:52.863] [info] Schedule model: resnet18 at 1000 us
[2025-04-07 14:05:52.863] [info] MODEL resnet18 Scheduled, Total Request: 1
[2025-04-07 14:05:52.863] [info] executable layer count 1
[2025-04-07 14:05:52.863] [info] Start layer Conv_0
[2025-04-07 14:05:52.863] [info] DDR4-CH_0: BW utilization 0% (0 reads, 0 writes)
[2025-04-07 14:05:52.871] [info] Core [0] : MatMul active cycle 3420 Vector active cycle 0 
[2025-04-07 14:05:52.871] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.871] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.871] [info] Core [0] : Systolic Array Utilization(%) 92.44 (34.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10000
[2025-04-07 14:05:52.882] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:52.882] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.882] [info] Core [0] : Memory unit idle cycle 9794 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.882] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20000
[2025-04-07 14:05:52.886] [info] DDR4-CH_0: BW utilization 3% (236 reads, 129 writes)
[2025-04-07 14:05:52.895] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:52.895] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.895] [info] Core [0] : Memory unit idle cycle 9794 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.895] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30000
[2025-04-07 14:05:52.904] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:52.904] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.904] [info] Core [0] : Memory unit idle cycle 9794 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.904] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 40000
[2025-04-07 14:05:52.909] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:52.910] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.910] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.910] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 50000
[2025-04-07 14:05:52.910] [info] DDR4-CH_0: BW utilization 4% (157 reads, 255 writes)
[2025-04-07 14:05:52.919] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:52.919] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.919] [info] Core [0] : Memory unit idle cycle 9794 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.919] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 60000
[2025-04-07 14:05:52.928] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:52.928] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.928] [info] Core [0] : Memory unit idle cycle 9794 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.928] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 70000
[2025-04-07 14:05:52.931] [info] DDR4-CH_0: BW utilization 4% (156 reads, 255 writes)
[2025-04-07 14:05:52.937] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:52.937] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.937] [info] Core [0] : Memory unit idle cycle 9794 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.937] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 80000
[2025-04-07 14:05:52.948] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:52.948] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.948] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.948] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 90000
[2025-04-07 14:05:52.957] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:52.957] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.957] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.957] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 100000
[2025-04-07 14:05:52.958] [info] DDR4-CH_0: BW utilization 4% (164 reads, 255 writes)
[2025-04-07 14:05:52.968] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:52.968] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.968] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.968] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 110000
[2025-04-07 14:05:52.977] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:52.977] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.977] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.977] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 120000
[2025-04-07 14:05:52.979] [info] DDR4-CH_0: BW utilization 4% (169 reads, 256 writes)
[2025-04-07 14:05:52.986] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:52.986] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.986] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.986] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 130000
[2025-04-07 14:05:52.994] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:52.994] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:52.994] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:52.994] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 140000
[2025-04-07 14:05:53.000] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.001] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.001] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.001] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 150000
[2025-04-07 14:05:53.001] [info] DDR4-CH_0: BW utilization 4% (169 reads, 255 writes)
[2025-04-07 14:05:53.011] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.011] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.011] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.011] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 160000
[2025-04-07 14:05:53.020] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:53.020] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.020] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.020] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 170000
[2025-04-07 14:05:53.023] [info] DDR4-CH_0: BW utilization 4% (168 reads, 255 writes)
[2025-04-07 14:05:53.029] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.029] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.029] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.029] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 180000
[2025-04-07 14:05:53.037] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.037] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.037] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.037] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 190000
[2025-04-07 14:05:53.044] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.044] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.044] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.044] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 200000
[2025-04-07 14:05:53.044] [info] DDR4-CH_0: BW utilization 4% (170 reads, 255 writes)
[2025-04-07 14:05:53.054] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.054] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.054] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.054] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 210000
[2025-04-07 14:05:53.064] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.064] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.064] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.064] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 220000
[2025-04-07 14:05:53.066] [info] DDR4-CH_0: BW utilization 4% (169 reads, 251 writes)
[2025-04-07 14:05:53.073] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.073] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.073] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.073] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 230000
[2025-04-07 14:05:53.081] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:53.081] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.081] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.081] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 240000
[2025-04-07 14:05:53.087] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.087] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.087] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.087] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 250000
[2025-04-07 14:05:53.087] [info] DDR4-CH_0: BW utilization 4% (169 reads, 255 writes)
[2025-04-07 14:05:53.097] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.097] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.097] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.097] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 260000
[2025-04-07 14:05:53.107] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.107] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.107] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.107] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 270000
[2025-04-07 14:05:53.109] [info] DDR4-CH_0: BW utilization 4% (168 reads, 255 writes)
[2025-04-07 14:05:53.116] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.116] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.116] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.116] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 280000
[2025-04-07 14:05:53.123] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.123] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.123] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.123] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 290000
[2025-04-07 14:05:53.131] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.131] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.131] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.131] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 300000
[2025-04-07 14:05:53.131] [info] DDR4-CH_0: BW utilization 4% (170 reads, 255 writes)
[2025-04-07 14:05:53.140] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.140] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.140] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.140] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 310000
[2025-04-07 14:05:53.150] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.150] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.150] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.150] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 320000
[2025-04-07 14:05:53.153] [info] DDR4-CH_0: BW utilization 4% (169 reads, 254 writes)
[2025-04-07 14:05:53.160] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:53.160] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.160] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.160] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 330000
[2025-04-07 14:05:53.168] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.168] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.168] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.168] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 340000
[2025-04-07 14:05:53.175] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.175] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.175] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.175] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 350000
[2025-04-07 14:05:53.175] [info] DDR4-CH_0: BW utilization 4% (169 reads, 255 writes)
[2025-04-07 14:05:53.184] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.184] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.184] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.184] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 360000
[2025-04-07 14:05:53.193] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.193] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.193] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.193] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 370000
[2025-04-07 14:05:53.196] [info] DDR4-CH_0: BW utilization 4% (168 reads, 255 writes)
[2025-04-07 14:05:53.202] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.203] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.203] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.203] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 380000
[2025-04-07 14:05:53.210] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.210] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.210] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.210] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 390000
[2025-04-07 14:05:53.218] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:53.218] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.218] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.218] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 400000
[2025-04-07 14:05:53.218] [info] DDR4-CH_0: BW utilization 4% (170 reads, 255 writes)
[2025-04-07 14:05:53.228] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.228] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.228] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.228] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 410000
[2025-04-07 14:05:53.238] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.238] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.238] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.238] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 420000
[2025-04-07 14:05:53.240] [info] DDR4-CH_0: BW utilization 4% (169 reads, 258 writes)
[2025-04-07 14:05:53.247] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.247] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.247] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.247] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 430000
[2025-04-07 14:05:53.253] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.253] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.253] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.253] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 440000
[2025-04-07 14:05:53.261] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.261] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.261] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.261] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 450000
[2025-04-07 14:05:53.261] [info] DDR4-CH_0: BW utilization 4% (169 reads, 255 writes)
[2025-04-07 14:05:53.276] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.276] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.276] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.276] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 460000
[2025-04-07 14:05:53.286] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.286] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.286] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.286] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 470000
[2025-04-07 14:05:53.289] [info] DDR4-CH_0: BW utilization 4% (168 reads, 255 writes)
[2025-04-07 14:05:53.295] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.295] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.295] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.295] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 480000
[2025-04-07 14:05:53.301] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:53.301] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.301] [info] Core [0] : Memory unit idle cycle 9879 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.301] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 490000
[2025-04-07 14:05:53.309] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.309] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.309] [info] Core [0] : Memory unit idle cycle 9909 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.309] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 500000
[2025-04-07 14:05:53.309] [info] DDR4-CH_0: BW utilization 4% (170 reads, 255 writes)
[2025-04-07 14:05:53.318] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.318] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.318] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.318] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 510000
[2025-04-07 14:05:53.329] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.330] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.330] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.330] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 520000
[2025-04-07 14:05:53.332] [info] DDR4-CH_0: BW utilization 4% (169 reads, 257 writes)
[2025-04-07 14:05:53.339] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.339] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.339] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.339] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 530000
[2025-04-07 14:05:53.344] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.344] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.344] [info] Core [0] : Memory unit idle cycle 9972 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.344] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 540000
[2025-04-07 14:05:53.354] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.354] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.354] [info] Core [0] : Memory unit idle cycle 9816 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.354] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 550000
[2025-04-07 14:05:53.354] [info] DDR4-CH_0: BW utilization 4% (169 reads, 255 writes)
[2025-04-07 14:05:53.363] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:53.363] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.363] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.363] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 560000
[2025-04-07 14:05:53.373] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.373] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.373] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.373] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 570000
[2025-04-07 14:05:53.375] [info] DDR4-CH_0: BW utilization 4% (168 reads, 255 writes)
[2025-04-07 14:05:53.382] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.382] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.382] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.382] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 580000
[2025-04-07 14:05:53.388] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.388] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.388] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.388] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 590000
[2025-04-07 14:05:53.397] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.397] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.397] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.397] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 600000
[2025-04-07 14:05:53.397] [info] DDR4-CH_0: BW utilization 4% (170 reads, 255 writes)
[2025-04-07 14:05:53.408] [info] Core [0] : MatMul active cycle 3727 Vector active cycle 0 
[2025-04-07 14:05:53.408] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.408] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.408] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 610000
[2025-04-07 14:05:53.419] [info] Core [0] : MatMul active cycle 3728 Vector active cycle 0 
[2025-04-07 14:05:53.419] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.419] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.419] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 620000
[2025-04-07 14:05:53.422] [info] DDR4-CH_0: BW utilization 5% (253 reads, 271 writes)
[2025-04-07 14:05:53.427] [info] Core [0] : MatMul active cycle 3720 Vector active cycle 0 
[2025-04-07 14:05:53.427] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.427] [info] Core [0] : Memory unit idle cycle 9840 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.427] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 630000
[2025-04-07 14:05:53.436] [info] Core [0] : MatMul active cycle 3752 Vector active cycle 0 
[2025-04-07 14:05:53.437] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.437] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.437] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 640000
[2025-04-07 14:05:53.448] [info] Core [0] : MatMul active cycle 3728 Vector active cycle 0 
[2025-04-07 14:05:53.449] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.449] [info] Core [0] : Memory unit idle cycle 9840 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.449] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 650000
[2025-04-07 14:05:53.449] [info] DDR4-CH_0: BW utilization 6% (338 reads, 300 writes)
[2025-04-07 14:05:53.459] [info] Core [0] : MatMul active cycle 3720 Vector active cycle 0 
[2025-04-07 14:05:53.459] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.459] [info] Core [0] : Memory unit idle cycle 9837 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.459] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 660000
[2025-04-07 14:05:53.467] [info] Core [0] : MatMul active cycle 3733 Vector active cycle 0 
[2025-04-07 14:05:53.467] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.467] [info] Core [0] : Memory unit idle cycle 9837 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.467] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 670000
[2025-04-07 14:05:53.472] [info] DDR4-CH_0: BW utilization 4% (172 reads, 248 writes)
[2025-04-07 14:05:53.477] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.477] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.477] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.477] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 680000
[2025-04-07 14:05:53.487] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.487] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.487] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.487] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 690000
[2025-04-07 14:05:53.495] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.495] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.495] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.495] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 700000
[2025-04-07 14:05:53.495] [info] DDR4-CH_0: BW utilization 4% (170 reads, 235 writes)
[2025-04-07 14:05:53.502] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.502] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.502] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.502] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 710000
[2025-04-07 14:05:53.512] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.512] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.512] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.512] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 720000
[2025-04-07 14:05:53.517] [info] DDR4-CH_0: BW utilization 4% (172 reads, 257 writes)
[2025-04-07 14:05:53.521] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.521] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.521] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.521] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 730000
[2025-04-07 14:05:53.531] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.531] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.531] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.531] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 740000
[2025-04-07 14:05:53.539] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.539] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.539] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.539] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 750000
[2025-04-07 14:05:53.539] [info] DDR4-CH_0: BW utilization 3% (170 reads, 172 writes)
[2025-04-07 14:05:53.549] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:53.549] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.549] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.549] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 760000
[2025-04-07 14:05:53.559] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.559] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.559] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.559] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 770000
[2025-04-07 14:05:53.563] [info] DDR4-CH_0: BW utilization 5% (190 reads, 321 writes)
[2025-04-07 14:05:53.568] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.568] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.568] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.568] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 780000
[2025-04-07 14:05:53.577] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.577] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.577] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.577] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 790000
[2025-04-07 14:05:53.584] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.584] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.584] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.584] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 800000
[2025-04-07 14:05:53.584] [info] DDR4-CH_0: BW utilization 4% (188 reads, 235 writes)
[2025-04-07 14:05:53.591] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.592] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.592] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.592] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 810000
[2025-04-07 14:05:53.601] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.601] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.601] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.601] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 820000
[2025-04-07 14:05:53.605] [info] DDR4-CH_0: BW utilization 4% (190 reads, 259 writes)
[2025-04-07 14:05:53.611] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:53.611] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.611] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.611] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 830000
[2025-04-07 14:05:53.619] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.619] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.619] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.619] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 840000
[2025-04-07 14:05:53.625] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.625] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.625] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.625] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 850000
[2025-04-07 14:05:53.625] [info] DDR4-CH_0: BW utilization 4% (188 reads, 233 writes)
[2025-04-07 14:05:53.634] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.634] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.634] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.634] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 860000
[2025-04-07 14:05:53.642] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.642] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.642] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.642] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 870000
[2025-04-07 14:05:53.646] [info] DDR4-CH_0: BW utilization 4% (192 reads, 257 writes)
[2025-04-07 14:05:53.651] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.651] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.651] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.651] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 880000
[2025-04-07 14:05:53.660] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.660] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.660] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.660] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 890000
[2025-04-07 14:05:53.666] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.666] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.666] [info] Core [0] : Memory unit idle cycle 9908 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.666] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 900000
[2025-04-07 14:05:53.666] [info] DDR4-CH_0: BW utilization 4% (190 reads, 255 writes)
[2025-04-07 14:05:53.675] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.675] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.675] [info] Core [0] : Memory unit idle cycle 9870 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.675] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 910000
[2025-04-07 14:05:53.684] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:53.684] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.684] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.684] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 920000
[2025-04-07 14:05:53.687] [info] DDR4-CH_0: BW utilization 4% (192 reads, 238 writes)
[2025-04-07 14:05:53.693] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.693] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.693] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.693] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 930000
[2025-04-07 14:05:53.701] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.702] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.702] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.702] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 940000
[2025-04-07 14:05:53.706] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.706] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.706] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.706] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 950000
[2025-04-07 14:05:53.706] [info] DDR4-CH_0: BW utilization 4% (190 reads, 258 writes)
[2025-04-07 14:05:53.716] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.716] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.716] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.716] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 960000
[2025-04-07 14:05:53.725] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.725] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.725] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.725] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 970000
[2025-04-07 14:05:53.727] [info] DDR4-CH_0: BW utilization 4% (190 reads, 246 writes)
[2025-04-07 14:05:53.734] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.734] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.734] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.734] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 980000
[2025-04-07 14:05:53.742] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:53.742] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.742] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.742] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 990000
[2025-04-07 14:05:53.747] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.747] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.747] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.747] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1000000
[2025-04-07 14:05:53.747] [info] DDR4-CH_0: BW utilization 4% (188 reads, 266 writes)
[2025-04-07 14:05:53.756] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.756] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.756] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.756] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1010000
[2025-04-07 14:05:53.766] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.766] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.766] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.766] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1020000
[2025-04-07 14:05:53.768] [info] DDR4-CH_0: BW utilization 4% (190 reads, 244 writes)
[2025-04-07 14:05:53.775] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.775] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.775] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.775] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1030000
[2025-04-07 14:05:53.785] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.785] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.785] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.785] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1040000
[2025-04-07 14:05:53.790] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.790] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.790] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.790] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1050000
[2025-04-07 14:05:53.790] [info] DDR4-CH_0: BW utilization 4% (188 reads, 266 writes)
[2025-04-07 14:05:53.799] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.799] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.799] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.799] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1060000
[2025-04-07 14:05:53.808] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.808] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.808] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.808] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1070000
[2025-04-07 14:05:53.810] [info] DDR4-CH_0: BW utilization 4% (196 reads, 244 writes)
[2025-04-07 14:05:53.817] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:53.817] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.817] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.817] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1080000
[2025-04-07 14:05:53.826] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.826] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.826] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.826] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1090000
[2025-04-07 14:05:53.831] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.831] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.831] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.831] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1100000
[2025-04-07 14:05:53.831] [info] DDR4-CH_0: BW utilization 4% (194 reads, 252 writes)
[2025-04-07 14:05:53.841] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.841] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.841] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.841] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1110000
[2025-04-07 14:05:53.850] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.850] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.850] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.850] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1120000
[2025-04-07 14:05:53.853] [info] DDR4-CH_0: BW utilization 4% (196 reads, 258 writes)
[2025-04-07 14:05:53.859] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.859] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.859] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.860] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1130000
[2025-04-07 14:05:53.868] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.868] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.868] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.868] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1140000
[2025-04-07 14:05:53.875] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:53.875] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.875] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.875] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1150000
[2025-04-07 14:05:53.875] [info] DDR4-CH_0: BW utilization 4% (194 reads, 252 writes)
[2025-04-07 14:05:53.884] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.884] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.884] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.884] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1160000
[2025-04-07 14:05:53.893] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.893] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.893] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.893] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1170000
[2025-04-07 14:05:53.895] [info] DDR4-CH_0: BW utilization 4% (190 reads, 258 writes)
[2025-04-07 14:05:53.902] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.902] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.902] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.902] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1180000
[2025-04-07 14:05:53.910] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.910] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.910] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.910] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1190000
[2025-04-07 14:05:53.917] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.917] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.917] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.917] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1200000
[2025-04-07 14:05:53.917] [info] DDR4-CH_0: BW utilization 4% (188 reads, 248 writes)
[2025-04-07 14:05:53.928] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.928] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.928] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.928] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1210000
[2025-04-07 14:05:53.940] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.940] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.940] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.940] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1220000
[2025-04-07 14:05:53.943] [info] DDR4-CH_0: BW utilization 4% (190 reads, 262 writes)
[2025-04-07 14:05:53.950] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:53.950] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.950] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.950] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1230000
[2025-04-07 14:05:53.958] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:53.958] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.958] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.958] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1240000
[2025-04-07 14:05:53.964] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.964] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.964] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.964] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1250000
[2025-04-07 14:05:53.964] [info] DDR4-CH_0: BW utilization 4% (188 reads, 248 writes)
[2025-04-07 14:05:53.974] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:53.974] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.974] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.974] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1260000
[2025-04-07 14:05:53.985] [info] Core [0] : MatMul active cycle 3721 Vector active cycle 0 
[2025-04-07 14:05:53.985] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.985] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.985] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1270000
[2025-04-07 14:05:53.991] [info] DDR4-CH_0: BW utilization 6% (290 reads, 341 writes)
[2025-04-07 14:05:53.996] [info] Core [0] : MatMul active cycle 3752 Vector active cycle 0 
[2025-04-07 14:05:53.996] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:53.996] [info] Core [0] : Memory unit idle cycle 9660 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:53.996] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1280000
[2025-04-07 14:05:54.006] [info] Core [0] : MatMul active cycle 3720 Vector active cycle 0 
[2025-04-07 14:05:54.006] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.006] [info] Core [0] : Memory unit idle cycle 9830 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.006] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1290000
[2025-04-07 14:05:54.014] [info] Core [0] : MatMul active cycle 3728 Vector active cycle 0 
[2025-04-07 14:05:54.014] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.014] [info] Core [0] : Memory unit idle cycle 9830 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.014] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1300000
[2025-04-07 14:05:54.014] [info] DDR4-CH_0: BW utilization 5% (290 reads, 221 writes)
[2025-04-07 14:05:54.026] [info] Core [0] : MatMul active cycle 3752 Vector active cycle 0 
[2025-04-07 14:05:54.026] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.026] [info] Core [0] : Memory unit idle cycle 9660 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.026] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1310000
[2025-04-07 14:05:54.034] [info] Core [0] : MatMul active cycle 3720 Vector active cycle 0 
[2025-04-07 14:05:54.034] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.034] [info] Core [0] : Memory unit idle cycle 9837 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.034] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1320000
[2025-04-07 14:05:54.039] [info] DDR4-CH_0: BW utilization 6% (368 reads, 300 writes)
[2025-04-07 14:05:54.042] [info] Core [0] : MatMul active cycle 3713 Vector active cycle 0 
[2025-04-07 14:05:54.042] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.042] [info] Core [0] : Memory unit idle cycle 9837 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.042] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1330000
[2025-04-07 14:05:54.052] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.052] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.052] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.052] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1340000
[2025-04-07 14:05:54.061] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:54.061] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.061] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.061] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1350000
[2025-04-07 14:05:54.061] [info] DDR4-CH_0: BW utilization 4% (174 reads, 264 writes)
[2025-04-07 14:05:54.066] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.066] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.066] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.066] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1360000
[2025-04-07 14:05:54.076] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.076] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.076] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.076] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1370000
[2025-04-07 14:05:54.082] [info] DDR4-CH_0: BW utilization 3% (90 reads, 234 writes)
[2025-04-07 14:05:54.087] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.087] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.087] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.087] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1380000
[2025-04-07 14:05:54.096] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.096] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.096] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.096] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1390000
[2025-04-07 14:05:54.105] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.105] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.105] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.105] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1400000
[2025-04-07 14:05:54.105] [info] DDR4-CH_0: BW utilization 5% (260 reads, 276 writes)
[2025-04-07 14:05:54.111] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.111] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.111] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.111] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1410000
[2025-04-07 14:05:54.120] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:54.120] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.120] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.120] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1420000
[2025-04-07 14:05:54.127] [info] DDR4-CH_0: BW utilization 4% (193 reads, 234 writes)
[2025-04-07 14:05:54.130] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.130] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.130] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.130] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1430000
[2025-04-07 14:05:54.140] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.140] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.140] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.140] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1440000
[2025-04-07 14:05:54.149] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.149] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.149] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.149] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1450000
[2025-04-07 14:05:54.149] [info] DDR4-CH_0: BW utilization 4% (187 reads, 264 writes)
[2025-04-07 14:05:54.154] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.154] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.154] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.154] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1460000
[2025-04-07 14:05:54.163] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.163] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.163] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.163] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1470000
[2025-04-07 14:05:54.169] [info] DDR4-CH_0: BW utilization 4% (193 reads, 246 writes)
[2025-04-07 14:05:54.172] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.172] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.172] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.172] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1480000
[2025-04-07 14:05:54.182] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.182] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.182] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.182] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1490000
[2025-04-07 14:05:54.190] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.190] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.190] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.190] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1500000
[2025-04-07 14:05:54.190] [info] DDR4-CH_0: BW utilization 3% (116 reads, 264 writes)
[2025-04-07 14:05:54.196] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:54.196] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.197] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.197] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1510000
[2025-04-07 14:05:54.205] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.205] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.205] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.205] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1520000
[2025-04-07 14:05:54.211] [info] DDR4-CH_0: BW utilization 5% (266 reads, 246 writes)
[2025-04-07 14:05:54.214] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.214] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.214] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.214] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1530000
[2025-04-07 14:05:54.223] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.223] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.223] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.223] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1540000
[2025-04-07 14:05:54.231] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.231] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.231] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.231] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1550000
[2025-04-07 14:05:54.231] [info] DDR4-CH_0: BW utilization 4% (182 reads, 252 writes)
[2025-04-07 14:05:54.236] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.236] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.236] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.236] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1560000
[2025-04-07 14:05:54.245] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.245] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.245] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.245] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1570000
[2025-04-07 14:05:54.251] [info] DDR4-CH_0: BW utilization 4% (181 reads, 258 writes)
[2025-04-07 14:05:54.254] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:54.254] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.254] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.254] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1580000
[2025-04-07 14:05:54.264] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.264] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.264] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.264] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1590000
[2025-04-07 14:05:54.272] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.272] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.272] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.272] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1600000
[2025-04-07 14:05:54.272] [info] DDR4-CH_0: BW utilization 4% (190 reads, 252 writes)
[2025-04-07 14:05:54.277] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.277] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.277] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.277] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1610000
[2025-04-07 14:05:54.286] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.286] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.286] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.286] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1620000
[2025-04-07 14:05:54.292] [info] DDR4-CH_0: BW utilization 4% (178 reads, 258 writes)
[2025-04-07 14:05:54.295] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.295] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.295] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.295] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1630000
[2025-04-07 14:05:54.305] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.305] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.305] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.305] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1640000
[2025-04-07 14:05:54.314] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.314] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.314] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.314] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1650000
[2025-04-07 14:05:54.314] [info] DDR4-CH_0: BW utilization 4% (196 reads, 246 writes)
[2025-04-07 14:05:54.320] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.320] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.320] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.320] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1660000
[2025-04-07 14:05:54.329] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:54.329] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.329] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.329] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1670000
[2025-04-07 14:05:54.334] [info] DDR4-CH_0: BW utilization 4% (175 reads, 264 writes)
[2025-04-07 14:05:54.338] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.338] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.338] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.338] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1680000
[2025-04-07 14:05:54.346] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.346] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.346] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.346] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1690000
[2025-04-07 14:05:54.354] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.354] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.354] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.354] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1700000
[2025-04-07 14:05:54.354] [info] DDR4-CH_0: BW utilization 4% (194 reads, 246 writes)
[2025-04-07 14:05:54.361] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.361] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.361] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.361] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1710000
[2025-04-07 14:05:54.369] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.369] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.369] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.369] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1720000
[2025-04-07 14:05:54.374] [info] DDR4-CH_0: BW utilization 4% (184 reads, 260 writes)
[2025-04-07 14:05:54.378] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.378] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.378] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.378] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1730000
[2025-04-07 14:05:54.387] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:54.387] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.387] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.387] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1740000
[2025-04-07 14:05:54.394] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.394] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.394] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.394] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1750000
[2025-04-07 14:05:54.394] [info] DDR4-CH_0: BW utilization 4% (189 reads, 249 writes)
[2025-04-07 14:05:54.400] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.400] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.400] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.400] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1760000
[2025-04-07 14:05:54.410] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.410] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.410] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.410] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1770000
[2025-04-07 14:05:54.415] [info] DDR4-CH_0: BW utilization 4% (189 reads, 247 writes)
[2025-04-07 14:05:54.419] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.419] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.419] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.419] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1780000
[2025-04-07 14:05:54.428] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.428] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.428] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.428] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1790000
[2025-04-07 14:05:54.436] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.436] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.436] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.436] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1800000
[2025-04-07 14:05:54.436] [info] DDR4-CH_0: BW utilization 4% (188 reads, 246 writes)
[2025-04-07 14:05:54.442] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.442] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.442] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.442] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1810000
[2025-04-07 14:05:54.452] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.452] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.452] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.452] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1820000
[2025-04-07 14:05:54.456] [info] DDR4-CH_0: BW utilization 4% (191 reads, 248 writes)
[2025-04-07 14:05:54.461] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:54.461] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.461] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.461] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1830000
[2025-04-07 14:05:54.471] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.471] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.471] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.471] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1840000
[2025-04-07 14:05:54.477] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.477] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.477] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.477] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1850000
[2025-04-07 14:05:54.477] [info] DDR4-CH_0: BW utilization 4% (191 reads, 247 writes)
[2025-04-07 14:05:54.487] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.487] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.487] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.487] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1860000
[2025-04-07 14:05:54.496] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.496] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.496] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.496] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1870000
[2025-04-07 14:05:54.501] [info] DDR4-CH_0: BW utilization 4% (191 reads, 246 writes)
[2025-04-07 14:05:54.506] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.506] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.506] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.506] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1880000
[2025-04-07 14:05:54.516] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.516] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.516] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.516] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1890000
[2025-04-07 14:05:54.524] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:54.524] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.524] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.524] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1900000
[2025-04-07 14:05:54.524] [info] DDR4-CH_0: BW utilization 4% (190 reads, 247 writes)
[2025-04-07 14:05:54.532] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.532] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.532] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.532] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1910000
[2025-04-07 14:05:54.542] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.542] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.542] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.542] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1920000
[2025-04-07 14:05:54.546] [info] DDR4-CH_0: BW utilization 4% (194 reads, 246 writes)
[2025-04-07 14:05:54.551] [info] Core [0] : MatMul active cycle 3720 Vector active cycle 0 
[2025-04-07 14:05:54.551] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.552] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.552] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1930000
[2025-04-07 14:05:54.563] [info] Core [0] : MatMul active cycle 3747 Vector active cycle 0 
[2025-04-07 14:05:54.563] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.563] [info] Core [0] : Memory unit idle cycle 9660 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.563] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1940000
[2025-04-07 14:05:54.573] [info] Core [0] : MatMul active cycle 3725 Vector active cycle 0 
[2025-04-07 14:05:54.573] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.573] [info] Core [0] : Memory unit idle cycle 9830 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.573] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1950000
[2025-04-07 14:05:54.573] [info] DDR4-CH_0: BW utilization 6% (390 reads, 305 writes)
[2025-04-07 14:05:54.581] [info] Core [0] : MatMul active cycle 3728 Vector active cycle 0 
[2025-04-07 14:05:54.581] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.581] [info] Core [0] : Memory unit idle cycle 9830 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.581] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1960000
[2025-04-07 14:05:54.593] [info] Core [0] : MatMul active cycle 3747 Vector active cycle 0 
[2025-04-07 14:05:54.593] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.593] [info] Core [0] : Memory unit idle cycle 9660 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.593] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1970000
[2025-04-07 14:05:54.596] [info] DDR4-CH_0: BW utilization 5% (292 reads, 225 writes)
[2025-04-07 14:05:54.602] [info] Core [0] : MatMul active cycle 3725 Vector active cycle 0 
[2025-04-07 14:05:54.602] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.602] [info] Core [0] : Memory unit idle cycle 9828 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.602] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1980000
[2025-04-07 14:05:54.610] [info] Core [0] : MatMul active cycle 3719 Vector active cycle 0 
[2025-04-07 14:05:54.610] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.610] [info] Core [0] : Memory unit idle cycle 9828 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.610] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 1990000
[2025-04-07 14:05:54.620] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.620] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.620] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.620] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2000000
[2025-04-07 14:05:54.620] [info] DDR4-CH_0: BW utilization 5% (302 reads, 278 writes)
[2025-04-07 14:05:54.629] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:54.629] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.629] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.629] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2010000
[2025-04-07 14:05:54.635] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.636] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.636] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.636] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2020000
[2025-04-07 14:05:54.642] [info] DDR4-CH_0: BW utilization 4% (201 reads, 255 writes)
[2025-04-07 14:05:54.645] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.645] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.645] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.645] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2030000
[2025-04-07 14:05:54.655] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.655] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.655] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.655] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2040000
[2025-04-07 14:05:54.664] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.664] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.664] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.664] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2050000
[2025-04-07 14:05:54.664] [info] DDR4-CH_0: BW utilization 4% (200 reads, 255 writes)
[2025-04-07 14:05:54.672] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.672] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.672] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.672] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2060000
[2025-04-07 14:05:54.680] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.681] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.681] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.681] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2070000
[2025-04-07 14:05:54.688] [info] DDR4-CH_0: BW utilization 4% (211 reads, 255 writes)
[2025-04-07 14:05:54.691] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.691] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.691] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.691] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2080000
[2025-04-07 14:05:54.704] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.704] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.704] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.704] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2090000
[2025-04-07 14:05:54.714] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:54.714] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.714] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.714] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2100000
[2025-04-07 14:05:54.714] [info] DDR4-CH_0: BW utilization 4% (219 reads, 253 writes)
[2025-04-07 14:05:54.723] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.723] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.723] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.723] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2110000
[2025-04-07 14:05:54.730] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.730] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.730] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.730] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2120000
[2025-04-07 14:05:54.739] [info] DDR4-CH_0: BW utilization 4% (219 reads, 250 writes)
[2025-04-07 14:05:54.742] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.742] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.742] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.742] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2130000
[2025-04-07 14:05:54.751] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.751] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.751] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.751] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2140000
[2025-04-07 14:05:54.761] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.761] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.761] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.761] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2150000
[2025-04-07 14:05:54.761] [info] DDR4-CH_0: BW utilization 4% (218 reads, 260 writes)
[2025-04-07 14:05:54.769] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.769] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.769] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.769] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2160000
[2025-04-07 14:05:54.777] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:54.777] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.777] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.777] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2170000
[2025-04-07 14:05:54.784] [info] DDR4-CH_0: BW utilization 4% (216 reads, 255 writes)
[2025-04-07 14:05:54.786] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.786] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.786] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.786] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2180000
[2025-04-07 14:05:54.797] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.797] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.797] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.797] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2190000
[2025-04-07 14:05:54.807] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.807] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.807] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.807] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2200000
[2025-04-07 14:05:54.807] [info] DDR4-CH_0: BW utilization 4% (211 reads, 255 writes)
[2025-04-07 14:05:54.815] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.815] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.815] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.815] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2210000
[2025-04-07 14:05:54.822] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.822] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.822] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.822] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2220000
[2025-04-07 14:05:54.829] [info] DDR4-CH_0: BW utilization 4% (211 reads, 255 writes)
[2025-04-07 14:05:54.832] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.832] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.832] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.832] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2230000
[2025-04-07 14:05:54.842] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.842] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.842] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.842] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2240000
[2025-04-07 14:05:54.852] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.852] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.852] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.852] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2250000
[2025-04-07 14:05:54.852] [info] DDR4-CH_0: BW utilization 4% (210 reads, 255 writes)
[2025-04-07 14:05:54.859] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:54.859] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.859] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.859] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2260000
[2025-04-07 14:05:54.866] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.867] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.867] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.867] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2270000
[2025-04-07 14:05:54.874] [info] DDR4-CH_0: BW utilization 4% (215 reads, 255 writes)
[2025-04-07 14:05:54.876] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.877] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.877] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.877] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2280000
[2025-04-07 14:05:54.886] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.886] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.886] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.886] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2290000
[2025-04-07 14:05:54.896] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.896] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.896] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.896] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2300000
[2025-04-07 14:05:54.896] [info] DDR4-CH_0: BW utilization 4% (217 reads, 258 writes)
[2025-04-07 14:05:54.903] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.903] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.903] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.903] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2310000
[2025-04-07 14:05:54.913] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.913] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.913] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.913] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2320000
[2025-04-07 14:05:54.920] [info] DDR4-CH_0: BW utilization 4% (217 reads, 252 writes)
[2025-04-07 14:05:54.923] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:54.923] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.923] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.923] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2330000
[2025-04-07 14:05:54.933] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.933] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.933] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.933] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2340000
[2025-04-07 14:05:54.943] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.943] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.943] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.943] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2350000
[2025-04-07 14:05:54.943] [info] DDR4-CH_0: BW utilization 4% (216 reads, 258 writes)
[2025-04-07 14:05:54.949] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.949] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.949] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.949] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2360000
[2025-04-07 14:05:54.957] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.958] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.958] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.958] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2370000
[2025-04-07 14:05:54.967] [info] DDR4-CH_0: BW utilization 4% (208 reads, 255 writes)
[2025-04-07 14:05:54.970] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.970] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.970] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.970] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2380000
[2025-04-07 14:05:54.980] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.980] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.980] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.980] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2390000
[2025-04-07 14:05:54.990] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:54.990] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.990] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.990] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2400000
[2025-04-07 14:05:54.990] [info] DDR4-CH_0: BW utilization 4% (197 reads, 256 writes)
[2025-04-07 14:05:54.996] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:54.996] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:54.996] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:54.996] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2410000
[2025-04-07 14:05:55.006] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:55.006] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.006] [info] Core [0] : Memory unit idle cycle 9873 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.006] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2420000
[2025-04-07 14:05:55.013] [info] DDR4-CH_0: BW utilization 4% (197 reads, 255 writes)
[2025-04-07 14:05:55.015] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.015] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.015] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.015] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2430000
[2025-04-07 14:05:55.025] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.025] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.025] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.025] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2440000
[2025-04-07 14:05:55.035] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.035] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.035] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.035] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2450000
[2025-04-07 14:05:55.035] [info] DDR4-CH_0: BW utilization 3% (152 reads, 243 writes)
[2025-04-07 14:05:55.041] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.041] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.041] [info] Core [0] : Memory unit idle cycle 9988 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.041] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2460000
[2025-04-07 14:05:55.051] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.051] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.051] [info] Core [0] : Memory unit idle cycle 9780 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.051] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2470000
[2025-04-07 14:05:55.059] [info] DDR4-CH_0: BW utilization 5% (249 reads, 267 writes)
[2025-04-07 14:05:55.062] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.062] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.062] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.062] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2480000
[2025-04-07 14:05:55.074] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:55.074] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.074] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.074] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2490000
[2025-04-07 14:05:55.084] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.084] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.084] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.084] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2500000
[2025-04-07 14:05:55.084] [info] DDR4-CH_0: BW utilization 4% (211 reads, 248 writes)
[2025-04-07 14:05:55.089] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.089] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.089] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.089] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2510000
[2025-04-07 14:05:55.101] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.101] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.101] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.101] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2520000
[2025-04-07 14:05:55.108] [info] DDR4-CH_0: BW utilization 4% (206 reads, 247 writes)
[2025-04-07 14:05:55.111] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.111] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.111] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.111] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2530000
[2025-04-07 14:05:55.120] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.120] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.120] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.120] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2540000
[2025-04-07 14:05:55.130] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.130] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.130] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.130] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2550000
[2025-04-07 14:05:55.130] [info] DDR4-CH_0: BW utilization 4% (206 reads, 255 writes)
[2025-04-07 14:05:55.136] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.136] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.136] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.136] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2560000
[2025-04-07 14:05:55.146] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.146] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.146] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.146] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2570000
[2025-04-07 14:05:55.152] [info] DDR4-CH_0: BW utilization 3% (115 reads, 250 writes)
[2025-04-07 14:05:55.156] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:55.156] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.156] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.156] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2580000
[2025-04-07 14:05:55.166] [info] Core [0] : MatMul active cycle 3714 Vector active cycle 0 
[2025-04-07 14:05:55.166] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.166] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.166] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2590000
[2025-04-07 14:05:55.174] [info] Core [0] : MatMul active cycle 3741 Vector active cycle 0 
[2025-04-07 14:05:55.174] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.174] [info] Core [0] : Memory unit idle cycle 9820 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.174] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.41% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2600000
[2025-04-07 14:05:55.174] [info] DDR4-CH_0: BW utilization 5% (302 reads, 218 writes)
[2025-04-07 14:05:55.186] [info] Core [0] : MatMul active cycle 3731 Vector active cycle 0 
[2025-04-07 14:05:55.186] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.186] [info] Core [0] : Memory unit idle cycle 9640 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.186] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2610000
[2025-04-07 14:05:55.194] [info] Core [0] : MatMul active cycle 3728 Vector active cycle 0 
[2025-04-07 14:05:55.194] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.194] [info] Core [0] : Memory unit idle cycle 9820 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.194] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2620000
[2025-04-07 14:05:55.201] [info] DDR4-CH_0: BW utilization 7% (401 reads, 300 writes)
[2025-04-07 14:05:55.205] [info] Core [0] : MatMul active cycle 3741 Vector active cycle 0 
[2025-04-07 14:05:55.205] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.205] [info] Core [0] : Memory unit idle cycle 9640 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.205] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.41% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2630000
[2025-04-07 14:05:55.216] [info] Core [0] : MatMul active cycle 3731 Vector active cycle 0 
[2025-04-07 14:05:55.217] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.217] [info] Core [0] : Memory unit idle cycle 9828 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.217] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2640000
[2025-04-07 14:05:55.225] [info] Core [0] : MatMul active cycle 3720 Vector active cycle 0 
[2025-04-07 14:05:55.225] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.225] [info] Core [0] : Memory unit idle cycle 9828 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.225] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2650000
[2025-04-07 14:05:55.225] [info] DDR4-CH_0: BW utilization 5% (295 reads, 227 writes)
[2025-04-07 14:05:55.237] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.237] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.237] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.237] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2660000
[2025-04-07 14:05:55.246] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.246] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.246] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.246] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2670000
[2025-04-07 14:05:55.254] [info] DDR4-CH_0: BW utilization 4% (192 reads, 254 writes)
[2025-04-07 14:05:55.256] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.256] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.256] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.256] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2680000
[2025-04-07 14:05:55.267] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:55.267] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.267] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.267] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2690000
[2025-04-07 14:05:55.277] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.278] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.278] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.278] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2700000
[2025-04-07 14:05:55.278] [info] DDR4-CH_0: BW utilization 4% (194 reads, 256 writes)
[2025-04-07 14:05:55.287] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.287] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.287] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.287] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2710000
[2025-04-07 14:05:55.294] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.294] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.294] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.294] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2720000
[2025-04-07 14:05:55.299] [info] DDR4-CH_0: BW utilization 4% (192 reads, 254 writes)
[2025-04-07 14:05:55.302] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.302] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.302] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.302] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2730000
[2025-04-07 14:05:55.312] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.312] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.312] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.312] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2740000
[2025-04-07 14:05:55.322] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.322] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.322] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.322] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2750000
[2025-04-07 14:05:55.322] [info] DDR4-CH_0: BW utilization 4% (210 reads, 256 writes)
[2025-04-07 14:05:55.332] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:55.332] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.332] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.332] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2760000
[2025-04-07 14:05:55.338] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.338] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.338] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.338] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2770000
[2025-04-07 14:05:55.345] [info] DDR4-CH_0: BW utilization 4% (208 reads, 256 writes)
[2025-04-07 14:05:55.348] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.348] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.348] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.348] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2780000
[2025-04-07 14:05:55.357] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.357] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.357] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.357] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2790000
[2025-04-07 14:05:55.369] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.369] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.369] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.369] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2800000
[2025-04-07 14:05:55.369] [info] DDR4-CH_0: BW utilization 4% (210 reads, 254 writes)
[2025-04-07 14:05:55.379] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.379] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.379] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.379] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2810000
[2025-04-07 14:05:55.387] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.387] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.387] [info] Core [0] : Memory unit idle cycle 9908 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.387] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2820000
[2025-04-07 14:05:55.394] [info] DDR4-CH_0: BW utilization 4% (208 reads, 256 writes)
[2025-04-07 14:05:55.396] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.396] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.396] [info] Core [0] : Memory unit idle cycle 9860 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.396] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2830000
[2025-04-07 14:05:55.406] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.406] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.406] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.406] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2840000
[2025-04-07 14:05:55.415] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:55.416] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.416] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.416] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2850000
[2025-04-07 14:05:55.416] [info] DDR4-CH_0: BW utilization 4% (210 reads, 254 writes)
[2025-04-07 14:05:55.425] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.425] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.425] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.425] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2860000
[2025-04-07 14:05:55.430] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.430] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.430] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.430] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2870000
[2025-04-07 14:05:55.438] [info] DDR4-CH_0: BW utilization 4% (208 reads, 252 writes)
[2025-04-07 14:05:55.441] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.441] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.441] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.441] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2880000
[2025-04-07 14:05:55.450] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.450] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.450] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.450] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2890000
[2025-04-07 14:05:55.459] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.459] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.459] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.459] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2900000
[2025-04-07 14:05:55.459] [info] DDR4-CH_0: BW utilization 4% (210 reads, 258 writes)
[2025-04-07 14:05:55.468] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.468] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.468] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.468] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2910000
[2025-04-07 14:05:55.473] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:55.473] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.473] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.473] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2920000
[2025-04-07 14:05:55.481] [info] DDR4-CH_0: BW utilization 4% (208 reads, 252 writes)
[2025-04-07 14:05:55.484] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.484] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.484] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.484] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2930000
[2025-04-07 14:05:55.496] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.496] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.496] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.496] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2940000
[2025-04-07 14:05:55.505] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.505] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.505] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.505] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2950000
[2025-04-07 14:05:55.505] [info] DDR4-CH_0: BW utilization 4% (210 reads, 258 writes)
[2025-04-07 14:05:55.514] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.514] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.514] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.514] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2960000
[2025-04-07 14:05:55.519] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.519] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.519] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.519] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2970000
[2025-04-07 14:05:55.525] [info] DDR4-CH_0: BW utilization 4% (208 reads, 254 writes)
[2025-04-07 14:05:55.528] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.528] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.528] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.528] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2980000
[2025-04-07 14:05:55.537] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.537] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.537] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.537] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 2990000
[2025-04-07 14:05:55.546] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.546] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.546] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.546] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3000000
[2025-04-07 14:05:55.546] [info] DDR4-CH_0: BW utilization 4% (210 reads, 256 writes)
[2025-04-07 14:05:55.555] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:55.555] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.555] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.555] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3010000
[2025-04-07 14:05:55.560] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.560] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.560] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.560] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3020000
[2025-04-07 14:05:55.567] [info] DDR4-CH_0: BW utilization 4% (208 reads, 254 writes)
[2025-04-07 14:05:55.570] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.570] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.570] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.570] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3030000
[2025-04-07 14:05:55.579] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.579] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.579] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.579] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3040000
[2025-04-07 14:05:55.587] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.588] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.588] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.588] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3050000
[2025-04-07 14:05:55.588] [info] DDR4-CH_0: BW utilization 4% (210 reads, 256 writes)
[2025-04-07 14:05:55.595] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.595] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.595] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.595] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3060000
[2025-04-07 14:05:55.603] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.603] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.603] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.603] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3070000
[2025-04-07 14:05:55.609] [info] DDR4-CH_0: BW utilization 4% (208 reads, 258 writes)
[2025-04-07 14:05:55.611] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:55.611] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.612] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.612] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3080000
[2025-04-07 14:05:55.623] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.623] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.623] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.623] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3090000
[2025-04-07 14:05:55.631] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.631] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.631] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.631] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3100000
[2025-04-07 14:05:55.631] [info] DDR4-CH_0: BW utilization 4% (210 reads, 252 writes)
[2025-04-07 14:05:55.640] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.640] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.640] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.640] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3110000
[2025-04-07 14:05:55.645] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.645] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.645] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.645] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3120000
[2025-04-07 14:05:55.652] [info] DDR4-CH_0: BW utilization 4% (208 reads, 258 writes)
[2025-04-07 14:05:55.654] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.654] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.654] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.654] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3130000
[2025-04-07 14:05:55.663] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.663] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.663] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.663] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3140000
[2025-04-07 14:05:55.672] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.672] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.672] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.672] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3150000
[2025-04-07 14:05:55.672] [info] DDR4-CH_0: BW utilization 4% (210 reads, 252 writes)
[2025-04-07 14:05:55.680] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.680] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.680] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.680] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3160000
[2025-04-07 14:05:55.686] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:55.686] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.686] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.686] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3170000
[2025-04-07 14:05:55.693] [info] DDR4-CH_0: BW utilization 4% (208 reads, 260 writes)
[2025-04-07 14:05:55.695] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.695] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.695] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.695] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3180000
[2025-04-07 14:05:55.704] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.704] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.704] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.704] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3190000
[2025-04-07 14:05:55.713] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.713] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.714] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.714] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3200000
[2025-04-07 14:05:55.714] [info] DDR4-CH_0: BW utilization 4% (210 reads, 250 writes)
[2025-04-07 14:05:55.721] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.721] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.721] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.721] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3210000
[2025-04-07 14:05:55.727] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.727] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.727] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.727] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3220000
[2025-04-07 14:05:55.734] [info] DDR4-CH_0: BW utilization 4% (208 reads, 260 writes)
[2025-04-07 14:05:55.737] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.737] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.737] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.737] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3230000
[2025-04-07 14:05:55.746] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:55.746] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.746] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.746] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3240000
[2025-04-07 14:05:55.755] [info] Core [0] : MatMul active cycle 3713 Vector active cycle 0 
[2025-04-07 14:05:55.755] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.755] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.755] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3250000
[2025-04-07 14:05:55.755] [info] DDR4-CH_0: BW utilization 4% (210 reads, 250 writes)
[2025-04-07 14:05:55.763] [info] Core [0] : MatMul active cycle 3720 Vector active cycle 0 
[2025-04-07 14:05:55.763] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.763] [info] Core [0] : Memory unit idle cycle 9820 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.763] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3260000
[2025-04-07 14:05:55.774] [info] Core [0] : MatMul active cycle 3752 Vector active cycle 0 
[2025-04-07 14:05:55.774] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.774] [info] Core [0] : Memory unit idle cycle 9640 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.774] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3270000
[2025-04-07 14:05:55.777] [info] DDR4-CH_0: BW utilization 5% (313 reads, 222 writes)
[2025-04-07 14:05:55.784] [info] Core [0] : MatMul active cycle 3728 Vector active cycle 0 
[2025-04-07 14:05:55.784] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.784] [info] Core [0] : Memory unit idle cycle 9820 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.784] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3280000
[2025-04-07 14:05:55.792] [info] Core [0] : MatMul active cycle 3720 Vector active cycle 0 
[2025-04-07 14:05:55.792] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.792] [info] Core [0] : Memory unit idle cycle 9820 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.792] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3290000
[2025-04-07 14:05:55.804] [info] Core [0] : MatMul active cycle 3752 Vector active cycle 0 
[2025-04-07 14:05:55.804] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.804] [info] Core [0] : Memory unit idle cycle 9648 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.804] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3300000
[2025-04-07 14:05:55.804] [info] DDR4-CH_0: BW utilization 7% (411 reads, 300 writes)
[2025-04-07 14:05:55.811] [info] Core [0] : MatMul active cycle 3702 Vector active cycle 0 
[2025-04-07 14:05:55.811] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.811] [info] Core [0] : Memory unit idle cycle 9828 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.812] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3310000
[2025-04-07 14:05:55.820] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.820] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.820] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.820] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3320000
[2025-04-07 14:05:55.823] [info] DDR4-CH_0: BW utilization 3% (195 reads, 201 writes)
[2025-04-07 14:05:55.825] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.825] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.825] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.825] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3330000
[2025-04-07 14:05:55.834] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.834] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.834] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.834] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3340000
[2025-04-07 14:05:55.843] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:55.843] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.843] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.843] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3350000
[2025-04-07 14:05:55.843] [info] DDR4-CH_0: BW utilization 4% (195 reads, 255 writes)
[2025-04-07 14:05:55.852] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.852] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.852] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.852] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3360000
[2025-04-07 14:05:55.861] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.861] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.861] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.861] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3370000
[2025-04-07 14:05:55.864] [info] DDR4-CH_0: BW utilization 4% (194 reads, 255 writes)
[2025-04-07 14:05:55.867] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.867] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.867] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.867] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3380000
[2025-04-07 14:05:55.876] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.876] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.876] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.876] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3390000
[2025-04-07 14:05:55.885] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.885] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.885] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.885] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3400000
[2025-04-07 14:05:55.885] [info] DDR4-CH_0: BW utilization 4% (202 reads, 255 writes)
[2025-04-07 14:05:55.895] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.895] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.895] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.895] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3410000
[2025-04-07 14:05:55.903] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.903] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.903] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.903] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3420000
[2025-04-07 14:05:55.906] [info] DDR4-CH_0: BW utilization 4% (207 reads, 260 writes)
[2025-04-07 14:05:55.908] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.908] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.908] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.908] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3430000
[2025-04-07 14:05:55.919] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:55.919] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.919] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.919] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3440000
[2025-04-07 14:05:55.927] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.928] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.928] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.928] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3450000
[2025-04-07 14:05:55.928] [info] DDR4-CH_0: BW utilization 4% (207 reads, 255 writes)
[2025-04-07 14:05:55.937] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.937] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.937] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.937] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3460000
[2025-04-07 14:05:55.945] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.945] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.945] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.945] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3470000
[2025-04-07 14:05:55.948] [info] DDR4-CH_0: BW utilization 4% (206 reads, 255 writes)
[2025-04-07 14:05:55.950] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:55.950] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.950] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.950] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3480000
[2025-04-07 14:05:55.959] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.959] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.959] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.959] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3490000
[2025-04-07 14:05:55.968] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.968] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.968] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.968] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3500000
[2025-04-07 14:05:55.968] [info] DDR4-CH_0: BW utilization 4% (206 reads, 255 writes)
[2025-04-07 14:05:55.976] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:55.977] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.977] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.977] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3510000
[2025-04-07 14:05:55.984] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.984] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.984] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.984] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3520000
[2025-04-07 14:05:55.987] [info] DDR4-CH_0: BW utilization 4% (203 reads, 261 writes)
[2025-04-07 14:05:55.989] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.989] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.989] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.989] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3530000
[2025-04-07 14:05:55.999] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:55.999] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:55.999] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:55.999] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3540000
[2025-04-07 14:05:56.008] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.008] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.008] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.009] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3550000
[2025-04-07 14:05:56.009] [info] DDR4-CH_0: BW utilization 4% (203 reads, 255 writes)
[2025-04-07 14:05:56.018] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.018] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.018] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.018] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3560000
[2025-04-07 14:05:56.026] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.026] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.026] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.026] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3570000
[2025-04-07 14:05:56.029] [info] DDR4-CH_0: BW utilization 4% (202 reads, 255 writes)
[2025-04-07 14:05:56.032] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.032] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.032] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.032] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3580000
[2025-04-07 14:05:56.040] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.040] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.040] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.040] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3590000
[2025-04-07 14:05:56.048] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:56.048] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.048] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.048] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3600000
[2025-04-07 14:05:56.048] [info] DDR4-CH_0: BW utilization 4% (204 reads, 255 writes)
[2025-04-07 14:05:56.057] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.057] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.057] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.057] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3610000
[2025-04-07 14:05:56.063] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.063] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.063] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.063] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3620000
[2025-04-07 14:05:56.069] [info] DDR4-CH_0: BW utilization 4% (203 reads, 250 writes)
[2025-04-07 14:05:56.071] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.071] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.071] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.071] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3630000
[2025-04-07 14:05:56.079] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.079] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.079] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.079] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3640000
[2025-04-07 14:05:56.088] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.088] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.088] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.088] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3650000
[2025-04-07 14:05:56.088] [info] DDR4-CH_0: BW utilization 4% (203 reads, 255 writes)
[2025-04-07 14:05:56.096] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.096] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.096] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.096] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3660000
[2025-04-07 14:05:56.103] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:56.103] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.103] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.103] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3670000
[2025-04-07 14:05:56.107] [info] DDR4-CH_0: BW utilization 4% (202 reads, 255 writes)
[2025-04-07 14:05:56.109] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.109] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.109] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.109] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3680000
[2025-04-07 14:05:56.119] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.119] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.119] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.119] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3690000
[2025-04-07 14:05:56.128] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.128] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.128] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.128] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3700000
[2025-04-07 14:05:56.128] [info] DDR4-CH_0: BW utilization 4% (205 reads, 255 writes)
[2025-04-07 14:05:56.137] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.137] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.137] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.137] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3710000
[2025-04-07 14:05:56.143] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.144] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.144] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.144] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3720000
[2025-04-07 14:05:56.148] [info] DDR4-CH_0: BW utilization 4% (205 reads, 247 writes)
[2025-04-07 14:05:56.150] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.150] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.150] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.150] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3730000
[2025-04-07 14:05:56.158] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.158] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.158] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.158] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3740000
[2025-04-07 14:05:56.168] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.168] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.168] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.168] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3750000
[2025-04-07 14:05:56.168] [info] DDR4-CH_0: BW utilization 4% (205 reads, 255 writes)
[2025-04-07 14:05:56.176] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:56.176] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.176] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.176] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3760000
[2025-04-07 14:05:56.183] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.183] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.183] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.183] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3770000
[2025-04-07 14:05:56.187] [info] DDR4-CH_0: BW utilization 4% (204 reads, 255 writes)
[2025-04-07 14:05:56.189] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.189] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.189] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.189] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3780000
[2025-04-07 14:05:56.198] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.198] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.198] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.198] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3790000
[2025-04-07 14:05:56.206] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.206] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.206] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.206] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3800000
[2025-04-07 14:05:56.206] [info] DDR4-CH_0: BW utilization 4% (210 reads, 255 writes)
[2025-04-07 14:05:56.215] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.215] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.215] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.215] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3810000
[2025-04-07 14:05:56.222] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.222] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.222] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.222] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3820000
[2025-04-07 14:05:56.226] [info] DDR4-CH_0: BW utilization 4% (213 reads, 256 writes)
[2025-04-07 14:05:56.228] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:56.228] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.228] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.228] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3830000
[2025-04-07 14:05:56.237] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.237] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.237] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.237] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3840000
[2025-04-07 14:05:56.246] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.246] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.246] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.246] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3850000
[2025-04-07 14:05:56.246] [info] DDR4-CH_0: BW utilization 4% (213 reads, 255 writes)
[2025-04-07 14:05:56.254] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.254] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.254] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.254] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3860000
[2025-04-07 14:05:56.260] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.260] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.260] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.260] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3870000
[2025-04-07 14:05:56.265] [info] DDR4-CH_0: BW utilization 4% (212 reads, 255 writes)
[2025-04-07 14:05:56.267] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.267] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.267] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.267] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3880000
[2025-04-07 14:05:56.276] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.276] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.276] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.276] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3890000
[2025-04-07 14:05:56.285] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.285] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.285] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.285] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3900000
[2025-04-07 14:05:56.285] [info] DDR4-CH_0: BW utilization 4% (212 reads, 255 writes)
[2025-04-07 14:05:56.293] [info] Core [0] : MatMul active cycle 3733 Vector active cycle 0 
[2025-04-07 14:05:56.293] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.293] [info] Core [0] : Memory unit idle cycle 9768 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.293] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3910000
[2025-04-07 14:05:56.302] [info] Core [0] : MatMul active cycle 3720 Vector active cycle 0 
[2025-04-07 14:05:56.302] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.302] [info] Core [0] : Memory unit idle cycle 9820 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.302] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3920000
[2025-04-07 14:05:56.307] [info] DDR4-CH_0: BW utilization 6% (313 reads, 305 writes)
[2025-04-07 14:05:56.311] [info] Core [0] : MatMul active cycle 3728 Vector active cycle 0 
[2025-04-07 14:05:56.311] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.311] [info] Core [0] : Memory unit idle cycle 9640 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.311] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3930000
[2025-04-07 14:05:56.320] [info] Core [0] : MatMul active cycle 3752 Vector active cycle 0 
[2025-04-07 14:05:56.320] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.320] [info] Core [0] : Memory unit idle cycle 9820 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.320] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3940000
[2025-04-07 14:05:56.327] [info] Core [0] : MatMul active cycle 3720 Vector active cycle 0 
[2025-04-07 14:05:56.327] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.327] [info] Core [0] : Memory unit idle cycle 9820 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.327] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3950000
[2025-04-07 14:05:56.327] [info] DDR4-CH_0: BW utilization 5% (313 reads, 214 writes)
[2025-04-07 14:05:56.337] [info] Core [0] : MatMul active cycle 3728 Vector active cycle 0 
[2025-04-07 14:05:56.337] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.337] [info] Core [0] : Memory unit idle cycle 9657 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.337] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3960000
[2025-04-07 14:05:56.344] [info] Core [0] : MatMul active cycle 3727 Vector active cycle 0 
[2025-04-07 14:05:56.344] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.344] [info] Core [0] : Memory unit idle cycle 9837 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.344] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3970000
[2025-04-07 14:05:56.346] [info] DDR4-CH_0: BW utilization 4% (277 reads, 214 writes)
[2025-04-07 14:05:56.352] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.352] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.352] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.352] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3980000
[2025-04-07 14:05:56.358] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.358] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.358] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.358] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 3990000
[2025-04-07 14:05:56.366] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.366] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.366] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.366] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4000000
[2025-04-07 14:05:56.366] [info] DDR4-CH_0: BW utilization 4% (170 reads, 268 writes)
[2025-04-07 14:05:56.375] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.375] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.375] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.375] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4010000
[2025-04-07 14:05:56.383] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.383] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.383] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.383] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4020000
[2025-04-07 14:05:56.385] [info] DDR4-CH_0: BW utilization 4% (172 reads, 242 writes)
[2025-04-07 14:05:56.390] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:56.390] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.390] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.390] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4030000
[2025-04-07 14:05:56.395] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.395] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.395] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.395] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4040000
[2025-04-07 14:05:56.404] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.404] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.404] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.404] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4050000
[2025-04-07 14:05:56.404] [info] DDR4-CH_0: BW utilization 4% (170 reads, 268 writes)
[2025-04-07 14:05:56.412] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.412] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.412] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.412] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4060000
[2025-04-07 14:05:56.421] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.421] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.421] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.421] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4070000
[2025-04-07 14:05:56.423] [info] DDR4-CH_0: BW utilization 4% (190 reads, 242 writes)
[2025-04-07 14:05:56.428] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.428] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.428] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.428] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4080000
[2025-04-07 14:05:56.434] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.434] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.434] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.434] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4090000
[2025-04-07 14:05:56.443] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:56.443] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.443] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.443] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4100000
[2025-04-07 14:05:56.443] [info] DDR4-CH_0: BW utilization 4% (188 reads, 252 writes)
[2025-04-07 14:05:56.451] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.451] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.451] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.451] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4110000
[2025-04-07 14:05:56.460] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.460] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.460] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.460] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4120000
[2025-04-07 14:05:56.462] [info] DDR4-CH_0: BW utilization 4% (190 reads, 258 writes)
[2025-04-07 14:05:56.466] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.466] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.466] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.466] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4130000
[2025-04-07 14:05:56.473] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.473] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.473] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.473] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4140000
[2025-04-07 14:05:56.481] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.481] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.481] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.481] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4150000
[2025-04-07 14:05:56.481] [info] DDR4-CH_0: BW utilization 4% (188 reads, 252 writes)
[2025-04-07 14:05:56.489] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.489] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.489] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.489] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4160000
[2025-04-07 14:05:56.499] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.499] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.499] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.499] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4170000
[2025-04-07 14:05:56.501] [info] DDR4-CH_0: BW utilization 4% (192 reads, 258 writes)
[2025-04-07 14:05:56.506] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.506] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.506] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.506] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4180000
[2025-04-07 14:05:56.514] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:56.514] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.514] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.514] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4190000
[2025-04-07 14:05:56.523] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.523] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.523] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.523] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4200000
[2025-04-07 14:05:56.523] [info] DDR4-CH_0: BW utilization 4% (190 reads, 244 writes)
[2025-04-07 14:05:56.532] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.532] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.532] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.532] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4210000
[2025-04-07 14:05:56.541] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.541] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.541] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.541] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4220000
[2025-04-07 14:05:56.544] [info] DDR4-CH_0: BW utilization 4% (192 reads, 266 writes)
[2025-04-07 14:05:56.548] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.548] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.548] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.548] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4230000
[2025-04-07 14:05:56.555] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.555] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.555] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.555] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4240000
[2025-04-07 14:05:56.565] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.565] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.565] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.565] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4250000
[2025-04-07 14:05:56.565] [info] DDR4-CH_0: BW utilization 4% (190 reads, 244 writes)
[2025-04-07 14:05:56.574] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:56.574] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.574] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.574] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4260000
[2025-04-07 14:05:56.583] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.583] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.583] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.583] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4270000
[2025-04-07 14:05:56.585] [info] DDR4-CH_0: BW utilization 4% (188 reads, 266 writes)
[2025-04-07 14:05:56.589] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.589] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.589] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.589] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4280000
[2025-04-07 14:05:56.597] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.597] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.597] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.597] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4290000
[2025-04-07 14:05:56.606] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.606] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.606] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.606] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4300000
[2025-04-07 14:05:56.606] [info] DDR4-CH_0: BW utilization 4% (186 reads, 252 writes)
[2025-04-07 14:05:56.616] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.616] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.616] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.616] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4310000
[2025-04-07 14:05:56.628] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.628] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.628] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.628] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4320000
[2025-04-07 14:05:56.630] [info] DDR4-CH_0: BW utilization 4% (188 reads, 258 writes)
[2025-04-07 14:05:56.633] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.633] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.633] [info] Core [0] : Memory unit idle cycle 9908 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.633] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4330000
[2025-04-07 14:05:56.642] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.642] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.642] [info] Core [0] : Memory unit idle cycle 9870 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.642] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4340000
[2025-04-07 14:05:56.651] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:56.651] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.651] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.651] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4350000
[2025-04-07 14:05:56.651] [info] DDR4-CH_0: BW utilization 4% (186 reads, 252 writes)
[2025-04-07 14:05:56.660] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.660] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.660] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.660] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4360000
[2025-04-07 14:05:56.669] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.669] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.669] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.669] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4370000
[2025-04-07 14:05:56.672] [info] DDR4-CH_0: BW utilization 4% (184 reads, 258 writes)
[2025-04-07 14:05:56.675] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.675] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.675] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.675] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4380000
[2025-04-07 14:05:56.684] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.684] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.684] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.684] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4390000
[2025-04-07 14:05:56.692] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.692] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.692] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.692] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4400000
[2025-04-07 14:05:56.692] [info] DDR4-CH_0: BW utilization 4% (182 reads, 264 writes)
[2025-04-07 14:05:56.701] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.701] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.701] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.701] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4410000
[2025-04-07 14:05:56.710] [info] Core [0] : MatMul active cycle 3726 Vector active cycle 0 
[2025-04-07 14:05:56.710] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.710] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.710] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4420000
[2025-04-07 14:05:56.712] [info] DDR4-CH_0: BW utilization 4% (184 reads, 246 writes)
[2025-04-07 14:05:56.715] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.715] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.715] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.715] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4430000
[2025-04-07 14:05:56.725] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.725] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.725] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.725] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4440000
[2025-04-07 14:05:56.734] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.734] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.734] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.734] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4450000
[2025-04-07 14:05:56.734] [info] DDR4-CH_0: BW utilization 4% (182 reads, 264 writes)
[2025-04-07 14:05:56.743] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.743] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.743] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.743] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4460000
[2025-04-07 14:05:56.752] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.752] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.752] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.752] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4470000
[2025-04-07 14:05:56.754] [info] DDR4-CH_0: BW utilization 4% (194 reads, 246 writes)
[2025-04-07 14:05:56.757] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.757] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.757] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.757] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4480000
[2025-04-07 14:05:56.766] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.766] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.766] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.766] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4490000
[2025-04-07 14:05:56.776] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.776] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.776] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.776] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4500000
[2025-04-07 14:05:56.776] [info] DDR4-CH_0: BW utilization 4% (192 reads, 264 writes)
[2025-04-07 14:05:56.785] [info] Core [0] : MatMul active cycle 3707 Vector active cycle 0 
[2025-04-07 14:05:56.785] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.785] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.785] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4510000
[2025-04-07 14:05:56.793] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.793] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.793] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.793] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4520000
[2025-04-07 14:05:56.796] [info] DDR4-CH_0: BW utilization 4% (194 reads, 246 writes)
[2025-04-07 14:05:56.798] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.798] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.798] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.798] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4530000
[2025-04-07 14:05:56.807] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.807] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.807] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.807] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4540000
[2025-04-07 14:05:56.816] [info] Core [0] : MatMul active cycle 3729 Vector active cycle 0 
[2025-04-07 14:05:56.816] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.816] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.816] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4550000
[2025-04-07 14:05:56.816] [info] DDR4-CH_0: BW utilization 4% (192 reads, 264 writes)
[2025-04-07 14:05:56.825] [info] Core [0] : MatMul active cycle 3705 Vector active cycle 0 
[2025-04-07 14:05:56.825] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.825] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.825] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4560000
[2025-04-07 14:05:56.833] [info] Core [0] : MatMul active cycle 3722 Vector active cycle 0 
[2025-04-07 14:05:56.833] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.833] [info] Core [0] : Memory unit idle cycle 9778 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.833] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4570000
[2025-04-07 14:05:56.836] [info] DDR4-CH_0: BW utilization 4% (194 reads, 246 writes)
[2025-04-07 14:05:56.841] [info] Core [0] : MatMul active cycle 3725 Vector active cycle 0 
[2025-04-07 14:05:56.841] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.841] [info] Core [0] : Memory unit idle cycle 9830 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.841] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4580000
[2025-04-07 14:05:56.849] [info] Core [0] : MatMul active cycle 3728 Vector active cycle 0 
[2025-04-07 14:05:56.849] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.849] [info] Core [0] : Memory unit idle cycle 9830 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.849] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4590000
[2025-04-07 14:05:56.859] [info] Core [0] : MatMul active cycle 3747 Vector active cycle 0 
[2025-04-07 14:05:56.859] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.859] [info] Core [0] : Memory unit idle cycle 9660 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.859] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4600000
[2025-04-07 14:05:56.859] [info] DDR4-CH_0: BW utilization 6% (386 reads, 300 writes)
[2025-04-07 14:05:56.868] [info] Core [0] : MatMul active cycle 3725 Vector active cycle 0 
[2025-04-07 14:05:56.868] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.868] [info] Core [0] : Memory unit idle cycle 9830 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.868] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4610000
[2025-04-07 14:05:56.877] [info] Core [0] : MatMul active cycle 3728 Vector active cycle 0 
[2025-04-07 14:05:56.877] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.877] [info] Core [0] : Memory unit idle cycle 9667 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.877] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4620000
[2025-04-07 14:05:56.881] [info] DDR4-CH_0: BW utilization 4% (280 reads, 215 writes)
[2025-04-07 14:05:56.886] [info] Core [0] : MatMul active cycle 3721 Vector active cycle 0 
[2025-04-07 14:05:56.886] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.886] [info] Core [0] : Memory unit idle cycle 9837 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.886] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4630000
[2025-04-07 14:05:56.897] [info] Core [0] : MatMul active cycle 3675 Vector active cycle 0 
[2025-04-07 14:05:56.897] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.897] [info] Core [0] : Memory unit idle cycle 9706 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.897] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4640000
[2025-04-07 14:05:56.905] [info] Core [0] : MatMul active cycle 3652 Vector active cycle 0 
[2025-04-07 14:05:56.905] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.905] [info] Core [0] : Memory unit idle cycle 9853 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.905] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4650000
[2025-04-07 14:05:56.905] [info] DDR4-CH_0: BW utilization 6% (350 reads, 262 writes)
[2025-04-07 14:05:56.914] [info] Core [0] : MatMul active cycle 3673 Vector active cycle 0 
[2025-04-07 14:05:56.914] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.914] [info] Core [0] : Memory unit idle cycle 9706 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.914] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4660000
[2025-04-07 14:05:56.924] [info] Core [0] : MatMul active cycle 3675 Vector active cycle 0 
[2025-04-07 14:05:56.924] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.924] [info] Core [0] : Memory unit idle cycle 9699 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.924] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4670000
[2025-04-07 14:05:56.928] [info] DDR4-CH_0: BW utilization 6% (389 reads, 287 writes)
[2025-04-07 14:05:56.932] [info] Core [0] : MatMul active cycle 3652 Vector active cycle 0 
[2025-04-07 14:05:56.932] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.932] [info] Core [0] : Memory unit idle cycle 9846 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.932] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4680000
[2025-04-07 14:05:56.943] [info] Core [0] : MatMul active cycle 3673 Vector active cycle 0 
[2025-04-07 14:05:56.943] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.943] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.943] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4690000
[2025-04-07 14:05:56.952] [info] Core [0] : MatMul active cycle 3675 Vector active cycle 0 
[2025-04-07 14:05:56.952] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.952] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.952] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4700000
[2025-04-07 14:05:56.952] [info] DDR4-CH_0: BW utilization 7% (453 reads, 250 writes)
[2025-04-07 14:05:56.961] [info] Core [0] : MatMul active cycle 3652 Vector active cycle 0 
[2025-04-07 14:05:56.961] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.961] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.961] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4710000
[2025-04-07 14:05:56.969] [info] Core [0] : MatMul active cycle 3673 Vector active cycle 0 
[2025-04-07 14:05:56.969] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.969] [info] Core [0] : Memory unit idle cycle 9846 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.969] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4720000
[2025-04-07 14:05:56.974] [info] DDR4-CH_0: BW utilization 6% (380 reads, 238 writes)
[2025-04-07 14:05:56.980] [info] Core [0] : MatMul active cycle 3675 Vector active cycle 0 
[2025-04-07 14:05:56.980] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.980] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.980] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4730000
[2025-04-07 14:05:56.989] [info] Core [0] : MatMul active cycle 3652 Vector active cycle 0 
[2025-04-07 14:05:56.989] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.989] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.989] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4740000
[2025-04-07 14:05:56.997] [info] Core [0] : MatMul active cycle 3673 Vector active cycle 0 
[2025-04-07 14:05:56.997] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:56.997] [info] Core [0] : Memory unit idle cycle 9846 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:56.997] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4750000
[2025-04-07 14:05:56.997] [info] DDR4-CH_0: BW utilization 6% (374 reads, 238 writes)
[2025-04-07 14:05:57.007] [info] Core [0] : MatMul active cycle 3675 Vector active cycle 0 
[2025-04-07 14:05:57.007] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.007] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.007] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4760000
[2025-04-07 14:05:57.018] [info] Core [0] : MatMul active cycle 3652 Vector active cycle 0 
[2025-04-07 14:05:57.018] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.018] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.018] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4770000
[2025-04-07 14:05:57.022] [info] DDR4-CH_0: BW utilization 6% (378 reads, 264 writes)
[2025-04-07 14:05:57.026] [info] Core [0] : MatMul active cycle 3673 Vector active cycle 0 
[2025-04-07 14:05:57.026] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.026] [info] Core [0] : Memory unit idle cycle 9818 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.026] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4780000
[2025-04-07 14:05:57.036] [info] Core [0] : MatMul active cycle 3675 Vector active cycle 0 
[2025-04-07 14:05:57.036] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.036] [info] Core [0] : Memory unit idle cycle 9720 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.036] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4790000
[2025-04-07 14:05:57.046] [info] Core [0] : MatMul active cycle 3652 Vector active cycle 0 
[2025-04-07 14:05:57.046] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.046] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.046] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4800000
[2025-04-07 14:05:57.046] [info] DDR4-CH_0: BW utilization 7% (476 reads, 272 writes)
[2025-04-07 14:05:57.055] [info] Core [0] : MatMul active cycle 3673 Vector active cycle 0 
[2025-04-07 14:05:57.055] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.055] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.055] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4810000
[2025-04-07 14:05:57.064] [info] Core [0] : MatMul active cycle 3675 Vector active cycle 0 
[2025-04-07 14:05:57.064] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.064] [info] Core [0] : Memory unit idle cycle 9846 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.064] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4820000
[2025-04-07 14:05:57.069] [info] DDR4-CH_0: BW utilization 6% (389 reads, 238 writes)
[2025-04-07 14:05:57.074] [info] Core [0] : MatMul active cycle 3652 Vector active cycle 0 
[2025-04-07 14:05:57.074] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.074] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.074] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4830000
[2025-04-07 14:05:57.083] [info] Core [0] : MatMul active cycle 3673 Vector active cycle 0 
[2025-04-07 14:05:57.083] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.083] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.083] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4840000
[2025-04-07 14:05:57.091] [info] Core [0] : MatMul active cycle 3675 Vector active cycle 0 
[2025-04-07 14:05:57.091] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.091] [info] Core [0] : Memory unit idle cycle 9846 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.091] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4850000
[2025-04-07 14:05:57.091] [info] DDR4-CH_0: BW utilization 6% (389 reads, 238 writes)
[2025-04-07 14:05:57.101] [info] Core [0] : MatMul active cycle 3652 Vector active cycle 0 
[2025-04-07 14:05:57.101] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.101] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.101] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4860000
[2025-04-07 14:05:57.111] [info] Core [0] : MatMul active cycle 3673 Vector active cycle 0 
[2025-04-07 14:05:57.111] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.111] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.111] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4870000
[2025-04-07 14:05:57.116] [info] DDR4-CH_0: BW utilization 7% (423 reads, 282 writes)
[2025-04-07 14:05:57.119] [info] Core [0] : MatMul active cycle 3675 Vector active cycle 0 
[2025-04-07 14:05:57.119] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.119] [info] Core [0] : Memory unit idle cycle 9805 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.119] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4880000
[2025-04-07 14:05:57.129] [info] Core [0] : MatMul active cycle 3652 Vector active cycle 0 
[2025-04-07 14:05:57.129] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.129] [info] Core [0] : Memory unit idle cycle 9733 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.129] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4890000
[2025-04-07 14:05:57.140] [info] Core [0] : MatMul active cycle 3673 Vector active cycle 0 
[2025-04-07 14:05:57.140] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.140] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.140] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4900000
[2025-04-07 14:05:57.140] [info] DDR4-CH_0: BW utilization 6% (410 reads, 238 writes)
[2025-04-07 14:05:57.149] [info] Core [0] : MatMul active cycle 3663 Vector active cycle 0 
[2025-04-07 14:05:57.150] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.150] [info] Core [0] : Memory unit idle cycle 9692 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.150] [info] Core [0] : Systolic Array Utilization(%) 100.00 (36.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4910000
[2025-04-07 14:05:57.161] [info] Core [0] : MatMul active cycle 3718 Vector active cycle 0 
[2025-04-07 14:05:57.161] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.161] [info] Core [0] : Memory unit idle cycle 9610 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.161] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4920000
[2025-04-07 14:05:57.167] [info] DDR4-CH_0: BW utilization 8% (577 reads, 274 writes)
[2025-04-07 14:05:57.171] [info] Core [0] : MatMul active cycle 3718 Vector active cycle 0 
[2025-04-07 14:05:57.171] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.171] [info] Core [0] : Memory unit idle cycle 9702 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.171] [info] Core [0] : Systolic Array Utilization(%) 100.00 (37.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4930000
[2025-04-07 14:05:57.178] [info] Layer Conv_0 finish at 4936836
[2025-04-07 14:05:57.178] [info] Total compute time 4936836
[2025-04-07 14:05:57.178] [info] executable layer count 1
[2025-04-07 14:05:57.178] [info] Start layer MaxPool_2
[2025-04-07 14:05:57.178] [info] Layer MaxPool_2 finish at 4936838
[2025-04-07 14:05:57.178] [info] Total compute time 2
[2025-04-07 14:05:57.178] [info] executable layer count 1
[2025-04-07 14:05:57.178] [info] Start layer Conv_3
[2025-04-07 14:05:57.188] [info] Core [0] : MatMul active cycle 2548 Vector active cycle 0 
[2025-04-07 14:05:57.188] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.188] [info] Core [0] : Memory unit idle cycle 9073 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.188] [info] Core [0] : Systolic Array Utilization(%) 68.34 (25.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4940000
[2025-04-07 14:05:57.203] [info] Core [0] : MatMul active cycle 8602 Vector active cycle 0 
[2025-04-07 14:05:57.203] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.203] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.203] [info] Core [0] : Systolic Array Utilization(%) 98.54 (86.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4950000
[2025-04-07 14:05:57.203] [info] DDR4-CH_0: BW utilization 11% (1013 reads, 140 writes)
[2025-04-07 14:05:57.212] [info] Core [0] : MatMul active cycle 8849 Vector active cycle 0 
[2025-04-07 14:05:57.212] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.212] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.212] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4960000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:05:57.233] [info] Core [0] : MatMul active cycle 6157 Vector active cycle 0 
[2025-04-07 14:05:57.233] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.234] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.234] [info] Core [0] : Systolic Array Utilization(%) 69.02 (61.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4970000
[2025-04-07 14:05:57.239] [info] DDR4-CH_0: BW utilization 11% (1031 reads, 130 writes)
[2025-04-07 14:05:57.241] [info] Core [0] : MatMul active cycle 8753 Vector active cycle 0 
[2025-04-07 14:05:57.241] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.241] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.241] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4980000
[2025-04-07 14:05:57.262] [info] Core [0] : MatMul active cycle 7201 Vector active cycle 0 
[2025-04-07 14:05:57.262] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.262] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.262] [info] Core [0] : Systolic Array Utilization(%) 80.14 (72.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 4990000
[2025-04-07 14:05:57.272] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:05:57.272] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.272] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.272] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5000000
[2025-04-07 14:05:57.272] [info] DDR4-CH_0: BW utilization 10% (928 reads, 130 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:05:57.288] [info] Core [0] : MatMul active cycle 6790 Vector active cycle 0 
[2025-04-07 14:05:57.288] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.288] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.288] [info] Core [0] : Systolic Array Utilization(%) 74.77 (67.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5010000
[2025-04-07 14:05:57.302] [info] Core [0] : MatMul active cycle 8148 Vector active cycle 0 
[2025-04-07 14:05:57.302] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.302] [info] Core [0] : Memory unit idle cycle 9852 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.302] [info] Core [0] : Systolic Array Utilization(%) 93.79 (81.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5020000
[2025-04-07 14:05:57.307] [info] DDR4-CH_0: BW utilization 10% (930 reads, 125 writes)
[2025-04-07 14:05:57.312] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:05:57.312] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.312] [info] Core [0] : Memory unit idle cycle 9693 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.312] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5030000
[2025-04-07 14:05:57.333] [info] Core [0] : MatMul active cycle 7201 Vector active cycle 0 
[2025-04-07 14:05:57.333] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.333] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.333] [info] Core [0] : Systolic Array Utilization(%) 79.92 (72.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5040000
[2025-04-07 14:05:57.340] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:57.340] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.340] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.340] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5050000
[2025-04-07 14:05:57.340] [info] DDR4-CH_0: BW utilization 10% (929 reads, 125 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:05:57.362] [info] Core [0] : MatMul active cycle 6309 Vector active cycle 0 
[2025-04-07 14:05:57.362] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.362] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.362] [info] Core [0] : Systolic Array Utilization(%) 68.24 (63.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5060000
[2025-04-07 14:05:57.372] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:57.372] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.372] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.372] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5070000
[2025-04-07 14:05:57.375] [info] DDR4-CH_0: BW utilization 10% (929 reads, 130 writes)
[2025-04-07 14:05:57.388] [info] Core [0] : MatMul active cycle 7272 Vector active cycle 0 
[2025-04-07 14:05:57.388] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.388] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.388] [info] Core [0] : Systolic Array Utilization(%) 80.52 (72.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5080000
[2025-04-07 14:05:57.403] [info] Core [0] : MatMul active cycle 8722 Vector active cycle 0 
[2025-04-07 14:05:57.403] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.403] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.403] [info] Core [0] : Systolic Array Utilization(%) 99.39 (87.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5090000
[2025-04-07 14:05:57.412] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:05:57.412] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.412] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.412] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5100000
[2025-04-07 14:05:57.412] [info] DDR4-CH_0: BW utilization 12% (1075 reads, 130 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:05:57.433] [info] Core [0] : MatMul active cycle 6093 Vector active cycle 0 
[2025-04-07 14:05:57.433] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.433] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.433] [info] Core [0] : Systolic Array Utilization(%) 68.21 (60.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5110000
[2025-04-07 14:05:57.441] [info] Core [0] : MatMul active cycle 8753 Vector active cycle 0 
[2025-04-07 14:05:57.441] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.441] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.441] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5120000
[2025-04-07 14:05:57.450] [info] DDR4-CH_0: BW utilization 11% (1034 reads, 125 writes)
[2025-04-07 14:05:57.462] [info] Core [0] : MatMul active cycle 6890 Vector active cycle 0 
[2025-04-07 14:05:57.462] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.462] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.463] [info] Core [0] : Systolic Array Utilization(%) 76.05 (68.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5130000
[2025-04-07 14:05:57.473] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:57.473] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.473] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.473] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5140000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:05:57.488] [info] Core [0] : MatMul active cycle 7137 Vector active cycle 0 
[2025-04-07 14:05:57.488] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.488] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.488] [info] Core [0] : Systolic Array Utilization(%) 78.82 (71.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5150000
[2025-04-07 14:05:57.488] [info] DDR4-CH_0: BW utilization 11% (951 reads, 178 writes)
[2025-04-07 14:05:57.503] [info] Core [0] : MatMul active cycle 7511 Vector active cycle 0 
[2025-04-07 14:05:57.503] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.503] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.503] [info] Core [0] : Systolic Array Utilization(%) 86.39 (75.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5160000
[2025-04-07 14:05:57.512] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:05:57.512] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.512] [info] Core [0] : Memory unit idle cycle 9651 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.512] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5170000
[2025-04-07 14:05:57.526] [info] DDR4-CH_0: BW utilization 12% (1055 reads, 183 writes)
[2025-04-07 14:05:57.536] [info] Core [0] : MatMul active cycle 6946 Vector active cycle 0 
[2025-04-07 14:05:57.536] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.536] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.536] [info] Core [0] : Systolic Array Utilization(%) 76.54 (69.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5180000
[2025-04-07 14:05:57.544] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:57.544] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.544] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.544] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5190000
WARNING: Possible network deadlock.
[2025-04-07 14:05:57.563] [info] Core [0] : MatMul active cycle 5998 Vector active cycle 0 
[2025-04-07 14:05:57.563] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.563] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.563] [info] Core [0] : Systolic Array Utilization(%) 65.52 (59.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5200000
[2025-04-07 14:05:57.563] [info] DDR4-CH_0: BW utilization 11% (998 reads, 131 writes)
[2025-04-07 14:05:57.576] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:05:57.576] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.576] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.576] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5210000
[2025-04-07 14:05:57.589] [info] Core [0] : MatMul active cycle 8475 Vector active cycle 0 
[2025-04-07 14:05:57.589] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.589] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.589] [info] Core [0] : Systolic Array Utilization(%) 94.02 (84.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5220000
[2025-04-07 14:05:57.600] [info] DDR4-CH_0: BW utilization 12% (1124 reads, 131 writes)
[2025-04-07 14:05:57.605] [info] Core [0] : MatMul active cycle 7200 Vector active cycle 0 
[2025-04-07 14:05:57.605] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.605] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.605] [info] Core [0] : Systolic Array Utilization(%) 82.82 (72.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5230000
[2025-04-07 14:05:57.613] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:05:57.613] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.613] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.613] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5240000
[2025-04-07 14:05:57.637] [info] Core [0] : MatMul active cycle 5923 Vector active cycle 0 
[2025-04-07 14:05:57.637] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.637] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.637] [info] Core [0] : Systolic Array Utilization(%) 65.61 (59.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5250000
[2025-04-07 14:05:57.637] [info] DDR4-CH_0: BW utilization 11% (1016 reads, 124 writes)
[2025-04-07 14:05:57.646] [info] Core [0] : MatMul active cycle 8828 Vector active cycle 0 
[2025-04-07 14:05:57.647] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.647] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.647] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5260000
[2025-04-07 14:05:57.665] [info] Core [0] : MatMul active cycle 6875 Vector active cycle 0 
[2025-04-07 14:05:57.665] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.665] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.666] [info] Core [0] : Systolic Array Utilization(%) 76.84 (68.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5270000
[2025-04-07 14:05:57.675] [info] DDR4-CH_0: BW utilization 11% (972 reads, 136 writes)
[2025-04-07 14:05:57.681] [info] Core [0] : MatMul active cycle 8800 Vector active cycle 0 
[2025-04-07 14:05:57.681] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.681] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.681] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5280000
[2025-04-07 14:05:57.692] [info] Core [0] : MatMul active cycle 8666 Vector active cycle 0 
[2025-04-07 14:05:57.692] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.692] [info] Core [0] : Memory unit idle cycle 9292 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.692] [info] Core [0] : Systolic Array Utilization(%) 97.20 (86.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5290000
[2025-04-07 14:05:57.711] [info] Core [0] : MatMul active cycle 6117 Vector active cycle 0 
[2025-04-07 14:05:57.711] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.711] [info] Core [0] : Memory unit idle cycle 9775 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.711] [info] Core [0] : Systolic Array Utilization(%) 69.71 (61.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5300000
[2025-04-07 14:05:57.711] [info] DDR4-CH_0: BW utilization 10% (931 reads, 131 writes)
[2025-04-07 14:05:57.719] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:57.719] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.719] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.719] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5310000
[2025-04-07 14:05:57.742] [info] Core [0] : MatMul active cycle 7042 Vector active cycle 0 
[2025-04-07 14:05:57.742] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.742] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.742] [info] Core [0] : Systolic Array Utilization(%) 77.15 (70.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5320000
[2025-04-07 14:05:57.747] [info] DDR4-CH_0: BW utilization 10% (961 reads, 131 writes)
[2025-04-07 14:05:57.753] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:05:57.753] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.753] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.753] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5330000
[2025-04-07 14:05:57.771] [info] Core [0] : MatMul active cycle 6181 Vector active cycle 0 
[2025-04-07 14:05:57.771] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.771] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.771] [info] Core [0] : Systolic Array Utilization(%) 68.41 (61.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5340000
[2025-04-07 14:05:57.788] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:05:57.788] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.788] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.788] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5350000
[2025-04-07 14:05:57.788] [info] DDR4-CH_0: BW utilization 11% (1066 reads, 130 writes)
[2025-04-07 14:05:57.798] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:05:57.798] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.798] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.798] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5360000
[2025-04-07 14:05:57.820] [info] Core [0] : MatMul active cycle 6556 Vector active cycle 0 
[2025-04-07 14:05:57.820] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.820] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.820] [info] Core [0] : Systolic Array Utilization(%) 73.19 (65.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5370000
[2025-04-07 14:05:57.826] [info] DDR4-CH_0: BW utilization 12% (1093 reads, 130 writes)
[2025-04-07 14:05:57.828] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:57.828] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.828] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.828] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5380000
[2025-04-07 14:05:57.851] [info] Core [0] : MatMul active cycle 5552 Vector active cycle 0 
[2025-04-07 14:05:57.851] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.851] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.851] [info] Core [0] : Systolic Array Utilization(%) 59.69 (55.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5390000
[2025-04-07 14:05:57.864] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:57.864] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.864] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.864] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5400000
[2025-04-07 14:05:57.864] [info] DDR4-CH_0: BW utilization 10% (957 reads, 125 writes)
[2025-04-07 14:05:57.878] [info] Core [0] : MatMul active cycle 8029 Vector active cycle 0 
[2025-04-07 14:05:57.878] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.878] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.878] [info] Core [0] : Systolic Array Utilization(%) 89.30 (80.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5410000
[2025-04-07 14:05:57.896] [info] Core [0] : MatMul active cycle 7133 Vector active cycle 0 
[2025-04-07 14:05:57.896] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.896] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.896] [info] Core [0] : Systolic Array Utilization(%) 82.04 (71.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5420000
[2025-04-07 14:05:57.902] [info] DDR4-CH_0: BW utilization 11% (1030 reads, 125 writes)
[2025-04-07 14:05:57.904] [info] Core [0] : MatMul active cycle 8796 Vector active cycle 0 
[2025-04-07 14:05:57.904] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.904] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.905] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5430000
[2025-04-07 14:05:57.930] [info] Core [0] : MatMul active cycle 6309 Vector active cycle 0 
[2025-04-07 14:05:57.930] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.930] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.930] [info] Core [0] : Systolic Array Utilization(%) 70.14 (63.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5440000
[2025-04-07 14:05:57.939] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:57.939] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.939] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.939] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5450000
[2025-04-07 14:05:57.939] [info] DDR4-CH_0: BW utilization 11% (993 reads, 130 writes)
[2025-04-07 14:05:57.958] [info] Core [0] : MatMul active cycle 6624 Vector active cycle 0 
[2025-04-07 14:05:57.958] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.958] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.958] [info] Core [0] : Systolic Array Utilization(%) 72.02 (66.24% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5460000
[2025-04-07 14:05:57.974] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:05:57.974] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.974] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.974] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5470000
[2025-04-07 14:05:57.976] [info] DDR4-CH_0: BW utilization 11% (995 reads, 130 writes)
[2025-04-07 14:05:57.985] [info] Core [0] : MatMul active cycle 8801 Vector active cycle 0 
[2025-04-07 14:05:57.985] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:57.985] [info] Core [0] : Memory unit idle cycle 9399 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:57.985] [info] Core [0] : Systolic Array Utilization(%) 98.27 (88.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5480000
[2025-04-07 14:05:58.004] [info] Core [0] : MatMul active cycle 6308 Vector active cycle 0 
[2025-04-07 14:05:58.004] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.004] [info] Core [0] : Memory unit idle cycle 9668 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.004] [info] Core [0] : Systolic Array Utilization(%) 72.54 (63.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5490000
[2025-04-07 14:05:58.012] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:05:58.012] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.012] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.012] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5500000
[2025-04-07 14:05:58.012] [info] DDR4-CH_0: BW utilization 11% (993 reads, 125 writes)
[2025-04-07 14:05:58.028] [info] Core [0] : MatMul active cycle 8673 Vector active cycle 0 
[2025-04-07 14:05:58.028] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.028] [info] Core [0] : Memory unit idle cycle 9211 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.028] [info] Core [0] : Systolic Array Utilization(%) 95.78 (86.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5510000
[2025-04-07 14:05:58.045] [info] Core [0] : MatMul active cycle 8423 Vector active cycle 0 
[2025-04-07 14:05:58.045] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.045] [info] Core [0] : Memory unit idle cycle 9571 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.045] [info] Core [0] : Systolic Array Utilization(%) 95.63 (84.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5520000
[2025-04-07 14:05:58.053] [info] DDR4-CH_0: BW utilization 13% (1193 reads, 201 writes)
[2025-04-07 14:05:58.059] [info] Core [0] : MatMul active cycle 7415 Vector active cycle 0 
[2025-04-07 14:05:58.059] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.059] [info] Core [0] : Memory unit idle cycle 9510 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.059] [info] Core [0] : Systolic Array Utilization(%) 83.77 (74.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5530000
[2025-04-07 14:05:58.077] [info] Core [0] : MatMul active cycle 8084 Vector active cycle 0 
[2025-04-07 14:05:58.077] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.077] [info] Core [0] : Memory unit idle cycle 9397 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.077] [info] Core [0] : Systolic Array Utilization(%) 91.23 (80.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5540000
[2025-04-07 14:05:58.091] [info] Core [0] : MatMul active cycle 8424 Vector active cycle 0 
[2025-04-07 14:05:58.091] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.091] [info] Core [0] : Memory unit idle cycle 9439 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.091] [info] Core [0] : Systolic Array Utilization(%) 94.78 (84.24% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5550000
[2025-04-07 14:05:58.091] [info] DDR4-CH_0: BW utilization 13% (1232 reads, 150 writes)
[2025-04-07 14:05:58.113] [info] Core [0] : MatMul active cycle 6216 Vector active cycle 0 
[2025-04-07 14:05:58.113] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.113] [info] Core [0] : Memory unit idle cycle 8926 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.113] [info] Core [0] : Systolic Array Utilization(%) 69.98 (62.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5560000
[2025-04-07 14:05:58.128] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:05:58.128] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.128] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.128] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5570000
[2025-04-07 14:05:58.131] [info] DDR4-CH_0: BW utilization 13% (1245 reads, 74 writes)
[2025-04-07 14:05:58.140] [info] Core [0] : MatMul active cycle 8801 Vector active cycle 0 
[2025-04-07 14:05:58.140] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.140] [info] Core [0] : Memory unit idle cycle 9410 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.140] [info] Core [0] : Systolic Array Utilization(%) 98.40 (88.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5580000
[2025-04-07 14:05:58.160] [info] Core [0] : MatMul active cycle 6938 Vector active cycle 0 
[2025-04-07 14:05:58.160] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.160] [info] Core [0] : Memory unit idle cycle 9652 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.160] [info] Core [0] : Systolic Array Utilization(%) 79.24 (69.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5590000
[2025-04-07 14:05:58.169] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:05:58.170] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.170] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.170] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5600000
[2025-04-07 14:05:58.170] [info] DDR4-CH_0: BW utilization 10% (970 reads, 120 writes)
[2025-04-07 14:05:58.195] [info] Core [0] : MatMul active cycle 6225 Vector active cycle 0 
[2025-04-07 14:05:58.195] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.195] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.195] [info] Core [0] : Systolic Array Utilization(%) 68.77 (62.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5610000
[2025-04-07 14:05:58.205] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:05:58.206] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.206] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.206] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5620000
[2025-04-07 14:05:58.210] [info] DDR4-CH_0: BW utilization 11% (1021 reads, 120 writes)
[2025-04-07 14:05:58.223] [info] Core [0] : MatMul active cycle 6953 Vector active cycle 0 
[2025-04-07 14:05:58.223] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.223] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.223] [info] Core [0] : Systolic Array Utilization(%) 77.81 (69.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5630000
[2025-04-07 14:05:58.239] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:05:58.239] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.239] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.239] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5640000
[2025-04-07 14:05:58.251] [info] Core [0] : MatMul active cycle 8666 Vector active cycle 0 
[2025-04-07 14:05:58.251] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.251] [info] Core [0] : Memory unit idle cycle 9235 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.251] [info] Core [0] : Systolic Array Utilization(%) 96.65 (86.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5650000
[2025-04-07 14:05:58.251] [info] DDR4-CH_0: BW utilization 12% (1079 reads, 135 writes)
[2025-04-07 14:05:58.270] [info] Core [0] : MatMul active cycle 6244 Vector active cycle 0 
[2025-04-07 14:05:58.270] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.270] [info] Core [0] : Memory unit idle cycle 9827 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.270] [info] Core [0] : Systolic Array Utilization(%) 72.19 (62.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5660000
[2025-04-07 14:05:58.279] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:05:58.279] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.279] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.279] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5670000
[2025-04-07 14:05:58.292] [info] DDR4-CH_0: BW utilization 13% (1079 reads, 234 writes)
[2025-04-07 14:05:58.305] [info] Core [0] : MatMul active cycle 7002 Vector active cycle 0 
[2025-04-07 14:05:58.305] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.305] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.305] [info] Core [0] : Systolic Array Utilization(%) 77.82 (70.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5680000
[2025-04-07 14:05:58.316] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:05:58.316] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.316] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.316] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5690000
[2025-04-07 14:05:58.333] [info] Core [0] : MatMul active cycle 6305 Vector active cycle 0 
[2025-04-07 14:05:58.334] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.334] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.334] [info] Core [0] : Systolic Array Utilization(%) 68.96 (63.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5700000
[2025-04-07 14:05:58.334] [info] DDR4-CH_0: BW utilization 11% (1066 reads, 129 writes)
[2025-04-07 14:05:58.349] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:58.349] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.349] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.349] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5710000
[2025-04-07 14:05:58.360] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:05:58.360] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.360] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.360] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5720000
[2025-04-07 14:05:58.373] [info] DDR4-CH_0: BW utilization 12% (1161 reads, 135 writes)
[2025-04-07 14:05:58.381] [info] Core [0] : MatMul active cycle 6874 Vector active cycle 0 
[2025-04-07 14:05:58.381] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.381] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.381] [info] Core [0] : Systolic Array Utilization(%) 77.79 (68.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5730000
[2025-04-07 14:05:58.389] [info] Core [0] : MatMul active cycle 8680 Vector active cycle 0 
[2025-04-07 14:05:58.389] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.389] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.389] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5740000
[2025-04-07 14:05:58.413] [info] Core [0] : MatMul active cycle 6238 Vector active cycle 0 
[2025-04-07 14:05:58.413] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.413] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.413] [info] Core [0] : Systolic Array Utilization(%) 68.44 (62.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5750000
[2025-04-07 14:05:58.413] [info] DDR4-CH_0: BW utilization 12% (1097 reads, 120 writes)
[2025-04-07 14:05:58.426] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:05:58.426] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.426] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.426] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5760000
[2025-04-07 14:05:58.444] [info] Core [0] : MatMul active cycle 6946 Vector active cycle 0 
[2025-04-07 14:05:58.444] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.444] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.444] [info] Core [0] : Systolic Array Utilization(%) 76.54 (69.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5770000
[2025-04-07 14:05:58.454] [info] DDR4-CH_0: BW utilization 12% (1087 reads, 153 writes)
[2025-04-07 14:05:58.460] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:58.461] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.461] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.461] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5780000
[2025-04-07 14:05:58.470] [info] Core [0] : MatMul active cycle 8985 Vector active cycle 0 
[2025-04-07 14:05:58.470] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.470] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.470] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5790000
[2025-04-07 14:05:58.492] [info] Core [0] : MatMul active cycle 6053 Vector active cycle 0 
[2025-04-07 14:05:58.492] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.492] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.492] [info] Core [0] : Systolic Array Utilization(%) 68.82 (60.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5800000
[2025-04-07 14:05:58.492] [info] DDR4-CH_0: BW utilization 12% (1119 reads, 150 writes)
[2025-04-07 14:05:58.501] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:58.501] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.501] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.501] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5810000
[2025-04-07 14:05:58.522] [info] Core [0] : MatMul active cycle 7010 Vector active cycle 0 
[2025-04-07 14:05:58.522] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.522] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.522] [info] Core [0] : Systolic Array Utilization(%) 76.54 (70.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5820000
[2025-04-07 14:05:58.529] [info] DDR4-CH_0: BW utilization 11% (1018 reads, 117 writes)
[2025-04-07 14:05:58.535] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:58.535] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.535] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.535] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5830000
[2025-04-07 14:05:58.553] [info] Core [0] : MatMul active cycle 6635 Vector active cycle 0 
[2025-04-07 14:05:58.553] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.553] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.553] [info] Core [0] : Systolic Array Utilization(%) 72.82 (66.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5840000
[2025-04-07 14:05:58.568] [info] Core [0] : MatMul active cycle 8602 Vector active cycle 0 
[2025-04-07 14:05:58.568] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.568] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.568] [info] Core [0] : Systolic Array Utilization(%) 98.12 (86.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5850000
[2025-04-07 14:05:58.568] [info] DDR4-CH_0: BW utilization 11% (1070 reads, 117 writes)
[2025-04-07 14:05:58.579] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:05:58.579] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.579] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.579] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5860000
[2025-04-07 14:05:58.601] [info] Core [0] : MatMul active cycle 6818 Vector active cycle 0 
[2025-04-07 14:05:58.601] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.601] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.601] [info] Core [0] : Systolic Array Utilization(%) 76.54 (68.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5870000
[2025-04-07 14:05:58.607] [info] DDR4-CH_0: BW utilization 12% (1135 reads, 138 writes)
[2025-04-07 14:05:58.609] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:58.609] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.609] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.609] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5880000
[2025-04-07 14:05:58.632] [info] Core [0] : MatMul active cycle 6433 Vector active cycle 0 
[2025-04-07 14:05:58.632] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.632] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.632] [info] Core [0] : Systolic Array Utilization(%) 70.44 (64.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5890000
[2025-04-07 14:05:58.645] [info] Core [0] : MatMul active cycle 8789 Vector active cycle 0 
[2025-04-07 14:05:58.645] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.645] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.645] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5900000
[2025-04-07 14:05:58.645] [info] DDR4-CH_0: BW utilization 11% (1021 reads, 138 writes)
[2025-04-07 14:05:58.661] [info] Core [0] : MatMul active cycle 6953 Vector active cycle 0 
[2025-04-07 14:05:58.661] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.661] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.661] [info] Core [0] : Systolic Array Utilization(%) 77.37 (69.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5910000
[2025-04-07 14:05:58.678] [info] Core [0] : MatMul active cycle 8658 Vector active cycle 0 
[2025-04-07 14:05:58.678] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.678] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.678] [info] Core [0] : Systolic Array Utilization(%) 99.17 (86.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5920000
[2025-04-07 14:05:58.682] [info] DDR4-CH_0: BW utilization 11% (1019 reads, 117 writes)
[2025-04-07 14:05:58.688] [info] Core [0] : MatMul active cycle 8857 Vector active cycle 0 
[2025-04-07 14:05:58.689] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.689] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.689] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5930000
[2025-04-07 14:05:58.712] [info] Core [0] : MatMul active cycle 6153 Vector active cycle 0 
[2025-04-07 14:05:58.712] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.712] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.712] [info] Core [0] : Systolic Array Utilization(%) 69.39 (61.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5940000
[2025-04-07 14:05:58.722] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:05:58.722] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.722] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.722] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5950000
[2025-04-07 14:05:58.722] [info] DDR4-CH_0: BW utilization 11% (1012 reads, 117 writes)
[2025-04-07 14:05:58.743] [info] Core [0] : MatMul active cycle 6886 Vector active cycle 0 
[2025-04-07 14:05:58.743] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.743] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.743] [info] Core [0] : Systolic Array Utilization(%) 75.94 (68.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5960000
[2025-04-07 14:05:58.757] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:05:58.757] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.757] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.757] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5970000
[2025-04-07 14:05:58.760] [info] DDR4-CH_0: BW utilization 11% (1012 reads, 116 writes)
[2025-04-07 14:05:58.773] [info] Core [0] : MatMul active cycle 7017 Vector active cycle 0 
[2025-04-07 14:05:58.773] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.773] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.773] [info] Core [0] : Systolic Array Utilization(%) 77.97 (70.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5980000
[2025-04-07 14:05:58.789] [info] Core [0] : MatMul active cycle 7830 Vector active cycle 0 
[2025-04-07 14:05:58.789] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.789] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.789] [info] Core [0] : Systolic Array Utilization(%) 89.54 (78.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 5990000
[2025-04-07 14:05:58.800] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:05:58.800] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.800] [info] Core [0] : Memory unit idle cycle 9493 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.800] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6000000
[2025-04-07 14:05:58.800] [info] DDR4-CH_0: BW utilization 11% (1056 reads, 116 writes)
[2025-04-07 14:05:58.826] [info] Core [0] : MatMul active cycle 6436 Vector active cycle 0 
[2025-04-07 14:05:58.827] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.827] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.827] [info] Core [0] : Systolic Array Utilization(%) 71.69 (64.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6010000
[2025-04-07 14:05:58.835] [info] Core [0] : MatMul active cycle 8736 Vector active cycle 0 
[2025-04-07 14:05:58.835] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.835] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.835] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6020000
[2025-04-07 14:05:58.842] [info] DDR4-CH_0: BW utilization 12% (1152 reads, 139 writes)
[2025-04-07 14:05:58.855] [info] Core [0] : MatMul active cycle 6557 Vector active cycle 0 
[2025-04-07 14:05:58.855] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.855] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.855] [info] Core [0] : Systolic Array Utilization(%) 71.44 (65.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6030000
[2025-04-07 14:05:58.869] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:58.869] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.869] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.869] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6040000
[2025-04-07 14:05:58.883] [info] Core [0] : MatMul active cycle 8100 Vector active cycle 0 
[2025-04-07 14:05:58.883] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.883] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.883] [info] Core [0] : Systolic Array Utilization(%) 89.80 (81.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6050000
[2025-04-07 14:05:58.883] [info] DDR4-CH_0: BW utilization 12% (1113 reads, 178 writes)
[2025-04-07 14:05:58.901] [info] Core [0] : MatMul active cycle 7101 Vector active cycle 0 
[2025-04-07 14:05:58.901] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.901] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.901] [info] Core [0] : Systolic Array Utilization(%) 81.89 (71.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6060000
[2025-04-07 14:05:58.908] [info] Core [0] : MatMul active cycle 8821 Vector active cycle 0 
[2025-04-07 14:05:58.908] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.909] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.909] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6070000
[2025-04-07 14:05:58.922] [info] DDR4-CH_0: BW utilization 12% (1077 reads, 181 writes)
[2025-04-07 14:05:58.934] [info] Core [0] : MatMul active cycle 6316 Vector active cycle 0 
[2025-04-07 14:05:58.934] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.934] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.934] [info] Core [0] : Systolic Array Utilization(%) 70.44 (63.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6080000
[2025-04-07 14:05:58.944] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:05:58.944] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.944] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.944] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6090000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:05:58.963] [info] Core [0] : MatMul active cycle 6508 Vector active cycle 0 
[2025-04-07 14:05:58.963] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.963] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.963] [info] Core [0] : Systolic Array Utilization(%) 70.69 (65.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6100000
[2025-04-07 14:05:58.963] [info] DDR4-CH_0: BW utilization 12% (1084 reads, 139 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:05:58.980] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:58.980] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.980] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.980] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6110000
[2025-04-07 14:05:58.988] [info] Core [0] : MatMul active cycle 8961 Vector active cycle 0 
[2025-04-07 14:05:58.988] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:58.988] [info] Core [0] : Memory unit idle cycle 9719 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:58.988] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6120000
[2025-04-07 14:05:58.997] [info] DDR4-CH_0: BW utilization 10% (944 reads, 151 writes)
[2025-04-07 14:05:59.006] [info] Core [0] : MatMul active cycle 8196 Vector active cycle 0 
[2025-04-07 14:05:59.006] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.006] [info] Core [0] : Memory unit idle cycle 9403 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.006] [info] Core [0] : Systolic Array Utilization(%) 93.09 (81.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6130000
[2025-04-07 14:05:59.021] [info] Core [0] : MatMul active cycle 7937 Vector active cycle 0 
[2025-04-07 14:05:59.021] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.021] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.021] [info] Core [0] : Systolic Array Utilization(%) 89.04 (79.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6140000
[2025-04-07 14:05:59.037] [info] Core [0] : MatMul active cycle 7188 Vector active cycle 0 
[2025-04-07 14:05:59.037] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.037] [info] Core [0] : Memory unit idle cycle 9606 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.038] [info] Core [0] : Systolic Array Utilization(%) 81.68 (71.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6150000
[2025-04-07 14:05:59.038] [info] DDR4-CH_0: BW utilization 15% (1373 reads, 139 writes)
[2025-04-07 14:05:59.050] [info] Core [0] : MatMul active cycle 8293 Vector active cycle 0 
[2025-04-07 14:05:59.050] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.050] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.050] [info] Core [0] : Systolic Array Utilization(%) 94.21 (82.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6160000
[2025-04-07 14:05:59.070] [info] Core [0] : MatMul active cycle 7730 Vector active cycle 0 
[2025-04-07 14:05:59.070] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.070] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.070] [info] Core [0] : Systolic Array Utilization(%) 86.77 (77.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6170000
[2025-04-07 14:05:59.080] [info] DDR4-CH_0: BW utilization 13% (1268 reads, 124 writes)
[2025-04-07 14:05:59.091] [info] Core [0] : MatMul active cycle 6484 Vector active cycle 0 
[2025-04-07 14:05:59.091] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.091] [info] Core [0] : Memory unit idle cycle 9096 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.091] [info] Core [0] : Systolic Array Utilization(%) 73.92 (64.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6180000
[2025-04-07 14:05:59.104] [info] Core [0] : MatMul active cycle 8789 Vector active cycle 0 
[2025-04-07 14:05:59.104] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.104] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.104] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6190000
[2025-04-07 14:05:59.121] [info] Core [0] : MatMul active cycle 7006 Vector active cycle 0 
[2025-04-07 14:05:59.121] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.121] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.121] [info] Core [0] : Systolic Array Utilization(%) 77.57 (70.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6200000
[2025-04-07 14:05:59.121] [info] DDR4-CH_0: BW utilization 13% (1172 reads, 159 writes)
[2025-04-07 14:05:59.136] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:05:59.136] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.136] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.136] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6210000
[2025-04-07 14:05:59.147] [info] Core [0] : MatMul active cycle 8885 Vector active cycle 0 
[2025-04-07 14:05:59.147] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.147] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.147] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6220000
[2025-04-07 14:05:59.160] [info] DDR4-CH_0: BW utilization 12% (1117 reads, 134 writes)
[2025-04-07 14:05:59.169] [info] Core [0] : MatMul active cycle 6889 Vector active cycle 0 
[2025-04-07 14:05:59.169] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.169] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.169] [info] Core [0] : Systolic Array Utilization(%) 77.91 (68.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6230000
[2025-04-07 14:05:59.176] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:05:59.177] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.177] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.177] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6240000
[2025-04-07 14:05:59.203] [info] Core [0] : MatMul active cycle 6914 Vector active cycle 0 
[2025-04-07 14:05:59.203] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.203] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.203] [info] Core [0] : Systolic Array Utilization(%) 77.12 (69.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6250000
[2025-04-07 14:05:59.203] [info] DDR4-CH_0: BW utilization 13% (1237 reads, 121 writes)
[2025-04-07 14:05:59.214] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:05:59.214] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.214] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.214] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6260000
[2025-04-07 14:05:59.232] [info] Core [0] : MatMul active cycle 7034 Vector active cycle 0 
[2025-04-07 14:05:59.232] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.232] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.232] [info] Core [0] : Systolic Array Utilization(%) 77.94 (70.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6270000
[2025-04-07 14:05:59.242] [info] DDR4-CH_0: BW utilization 11% (1024 reads, 131 writes)
[2025-04-07 14:05:59.248] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:05:59.248] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.248] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.248] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6280000
[2025-04-07 14:05:59.260] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:05:59.260] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.260] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.260] [info] Core [0] : Systolic Array Utilization(%) 94.92 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6290000
[2025-04-07 14:05:59.279] [info] Core [0] : MatMul active cycle 6563 Vector active cycle 0 
[2025-04-07 14:05:59.279] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.279] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.279] [info] Core [0] : Systolic Array Utilization(%) 75.09 (65.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6300000
[2025-04-07 14:05:59.279] [info] DDR4-CH_0: BW utilization 11% (969 reads, 136 writes)
[2025-04-07 14:05:59.288] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.288] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.288] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.288] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6310000
[2025-04-07 14:05:59.312] [info] Core [0] : MatMul active cycle 7130 Vector active cycle 0 
[2025-04-07 14:05:59.312] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.312] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.312] [info] Core [0] : Systolic Array Utilization(%) 77.94 (71.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6320000
[2025-04-07 14:05:59.319] [info] DDR4-CH_0: BW utilization 11% (995 reads, 134 writes)
[2025-04-07 14:05:59.324] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.324] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.324] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.324] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6330000
[2025-04-07 14:05:59.344] [info] Core [0] : MatMul active cycle 6309 Vector active cycle 0 
[2025-04-07 14:05:59.344] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.344] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.344] [info] Core [0] : Systolic Array Utilization(%) 69.04 (63.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6340000
[2025-04-07 14:05:59.358] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:05:59.358] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.358] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.358] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6350000
[2025-04-07 14:05:59.358] [info] DDR4-CH_0: BW utilization 11% (1011 reads, 121 writes)
[2025-04-07 14:05:59.370] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:05:59.370] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.370] [info] Core [0] : Memory unit idle cycle 9569 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.370] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6360000
[2025-04-07 14:05:59.392] [info] Core [0] : MatMul active cycle 6690 Vector active cycle 0 
[2025-04-07 14:05:59.392] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.392] [info] Core [0] : Memory unit idle cycle 9451 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.392] [info] Core [0] : Systolic Array Utilization(%) 76.39 (66.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6370000
[2025-04-07 14:05:59.397] [info] DDR4-CH_0: BW utilization 12% (1112 reads, 121 writes)
[2025-04-07 14:05:59.400] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.400] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.400] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.400] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6380000
[2025-04-07 14:05:59.423] [info] Core [0] : MatMul active cycle 6493 Vector active cycle 0 
[2025-04-07 14:05:59.423] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.423] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.423] [info] Core [0] : Systolic Array Utilization(%) 69.92 (64.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6390000
[2025-04-07 14:05:59.434] [info] Core [0] : MatMul active cycle 8680 Vector active cycle 0 
[2025-04-07 14:05:59.434] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.434] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.434] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6400000
[2025-04-07 14:05:59.434] [info] DDR4-CH_0: BW utilization 11% (1020 reads, 117 writes)
[2025-04-07 14:05:59.453] [info] Core [0] : MatMul active cycle 6819 Vector active cycle 0 
[2025-04-07 14:05:59.453] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.453] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.453] [info] Core [0] : Systolic Array Utilization(%) 75.46 (68.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6410000
[2025-04-07 14:05:59.471] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:05:59.471] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.471] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.471] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6420000
[2025-04-07 14:05:59.474] [info] DDR4-CH_0: BW utilization 11% (1018 reads, 117 writes)
[2025-04-07 14:05:59.481] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:05:59.481] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.481] [info] Core [0] : Memory unit idle cycle 9603 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.481] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6430000
[2025-04-07 14:05:59.504] [info] Core [0] : MatMul active cycle 6284 Vector active cycle 0 
[2025-04-07 14:05:59.504] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.504] [info] Core [0] : Memory unit idle cycle 9417 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.504] [info] Core [0] : Systolic Array Utilization(%) 71.32 (62.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6440000
[2025-04-07 14:05:59.514] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:05:59.514] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.514] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.514] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6450000
[2025-04-07 14:05:59.514] [info] DDR4-CH_0: BW utilization 11% (1020 reads, 138 writes)
[2025-04-07 14:05:59.537] [info] Core [0] : MatMul active cycle 6939 Vector active cycle 0 
[2025-04-07 14:05:59.537] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.537] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.537] [info] Core [0] : Systolic Array Utilization(%) 75.76 (69.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6460000
[2025-04-07 14:05:59.549] [info] Core [0] : MatMul active cycle 8672 Vector active cycle 0 
[2025-04-07 14:05:59.549] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.549] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.549] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6470000
[2025-04-07 14:05:59.553] [info] DDR4-CH_0: BW utilization 11% (1019 reads, 138 writes)
[2025-04-07 14:05:59.567] [info] Core [0] : MatMul active cycle 6429 Vector active cycle 0 
[2025-04-07 14:05:59.567] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.567] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.567] [info] Core [0] : Systolic Array Utilization(%) 71.21 (64.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6480000
[2025-04-07 14:05:59.585] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:05:59.585] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.585] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.585] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6490000
[2025-04-07 14:05:59.597] [info] Core [0] : MatMul active cycle 8885 Vector active cycle 0 
[2025-04-07 14:05:59.597] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.597] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.597] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6500000
[2025-04-07 14:05:59.597] [info] DDR4-CH_0: BW utilization 13% (1189 reads, 117 writes)
[2025-04-07 14:05:59.619] [info] Core [0] : MatMul active cycle 6758 Vector active cycle 0 
[2025-04-07 14:05:59.619] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.619] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.619] [info] Core [0] : Systolic Array Utilization(%) 75.75 (67.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6510000
[2025-04-07 14:05:59.627] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:05:59.628] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.628] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.628] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6520000
[2025-04-07 14:05:59.639] [info] DDR4-CH_0: BW utilization 12% (1140 reads, 132 writes)
[2025-04-07 14:05:59.651] [info] Core [0] : MatMul active cycle 6245 Vector active cycle 0 
[2025-04-07 14:05:59.651] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.651] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.651] [info] Core [0] : Systolic Array Utilization(%) 69.34 (62.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6530000
[2025-04-07 14:05:59.663] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:05:59.663] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.663] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.663] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6540000
[2025-04-07 14:05:59.680] [info] Core [0] : MatMul active cycle 6822 Vector active cycle 0 
[2025-04-07 14:05:59.680] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.680] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.680] [info] Core [0] : Systolic Array Utilization(%) 75.17 (68.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6550000
[2025-04-07 14:05:59.680] [info] DDR4-CH_0: BW utilization 13% (1071 reads, 249 writes)
[2025-04-07 14:05:59.697] [info] Core [0] : MatMul active cycle 8722 Vector active cycle 0 
[2025-04-07 14:05:59.697] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.697] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.697] [info] Core [0] : Systolic Array Utilization(%) 99.82 (87.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6560000
[2025-04-07 14:05:59.707] [info] Core [0] : MatMul active cycle 8864 Vector active cycle 0 
[2025-04-07 14:05:59.707] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.707] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.707] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6570000
[2025-04-07 14:05:59.722] [info] DDR4-CH_0: BW utilization 13% (1159 reads, 141 writes)
[2025-04-07 14:05:59.730] [info] Core [0] : MatMul active cycle 6372 Vector active cycle 0 
[2025-04-07 14:05:59.730] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.730] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.730] [info] Core [0] : Systolic Array Utilization(%) 72.16 (63.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6580000
[2025-04-07 14:05:59.739] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.739] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.739] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.739] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6590000
[2025-04-07 14:05:59.761] [info] Core [0] : MatMul active cycle 6720 Vector active cycle 0 
[2025-04-07 14:05:59.761] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.761] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.761] [info] Core [0] : Systolic Array Utilization(%) 73.39 (67.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6600000
[2025-04-07 14:05:59.761] [info] DDR4-CH_0: BW utilization 12% (1065 reads, 141 writes)
[2025-04-07 14:05:59.774] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:05:59.774] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.774] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.774] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6610000
[2025-04-07 14:05:59.790] [info] Core [0] : MatMul active cycle 6953 Vector active cycle 0 
[2025-04-07 14:05:59.791] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.791] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.791] [info] Core [0] : Systolic Array Utilization(%) 77.10 (69.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6620000
[2025-04-07 14:05:59.802] [info] DDR4-CH_0: BW utilization 14% (1291 reads, 114 writes)
[2025-04-07 14:05:59.806] [info] Core [0] : MatMul active cycle 8212 Vector active cycle 0 
[2025-04-07 14:05:59.806] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.806] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.806] [info] Core [0] : Systolic Array Utilization(%) 94.24 (82.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6630000
[2025-04-07 14:05:59.817] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:05:59.817] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.817] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.817] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6640000
[2025-04-07 14:05:59.843] [info] Core [0] : MatMul active cycle 6571 Vector active cycle 0 
[2025-04-07 14:05:59.843] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.843] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.843] [info] Core [0] : Systolic Array Utilization(%) 72.57 (65.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6650000
[2025-04-07 14:05:59.843] [info] DDR4-CH_0: BW utilization 11% (1038 reads, 114 writes)
[2025-04-07 14:05:59.851] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.851] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.851] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.851] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6660000
[2025-04-07 14:05:59.872] [info] Core [0] : MatMul active cycle 6564 Vector active cycle 0 
[2025-04-07 14:05:59.873] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.873] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.873] [info] Core [0] : Systolic Array Utilization(%) 72.34 (65.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6670000
[2025-04-07 14:05:59.879] [info] DDR4-CH_0: BW utilization 11% (1012 reads, 153 writes)
[2025-04-07 14:05:59.886] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.886] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.886] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.886] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6680000
[2025-04-07 14:05:59.900] [info] Core [0] : MatMul active cycle 7583 Vector active cycle 0 
[2025-04-07 14:05:59.900] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.900] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.900] [info] Core [0] : Systolic Array Utilization(%) 83.32 (75.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6690000
[2025-04-07 14:05:59.917] [info] Core [0] : MatMul active cycle 7901 Vector active cycle 0 
[2025-04-07 14:05:59.917] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.917] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.917] [info] Core [0] : Systolic Array Utilization(%) 89.97 (79.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6700000
[2025-04-07 14:05:59.917] [info] DDR4-CH_0: BW utilization 11% (1011 reads, 141 writes)
[2025-04-07 14:05:59.927] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.927] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.927] [info] Core [0] : Memory unit idle cycle 9493 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.927] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6710000
[2025-04-07 14:05:59.950] [info] Core [0] : MatMul active cycle 6620 Vector active cycle 0 
[2025-04-07 14:05:59.950] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.950] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.950] [info] Core [0] : Systolic Array Utilization(%) 73.04 (66.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6720000
[2025-04-07 14:05:59.955] [info] DDR4-CH_0: BW utilization 11% (1035 reads, 114 writes)
[2025-04-07 14:05:59.959] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.959] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.959] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.959] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6730000
[2025-04-07 14:05:59.973] [info] Core [0] : MatMul active cycle 8896 Vector active cycle 0 
[2025-04-07 14:05:59.973] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.973] [info] Core [0] : Memory unit idle cycle 9516 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.973] [info] Core [0] : Systolic Array Utilization(%) 98.62 (88.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6740000
[2025-04-07 14:05:59.991] [info] Core [0] : MatMul active cycle 8087 Vector active cycle 0 
[2025-04-07 14:05:59.991] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.991] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.991] [info] Core [0] : Systolic Array Utilization(%) 90.83 (80.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6750000
[2025-04-07 14:05:59.991] [info] DDR4-CH_0: BW utilization 12% (1121 reads, 149 writes)
[2025-04-07 14:06:00.005] [info] Core [0] : MatMul active cycle 7410 Vector active cycle 0 
[2025-04-07 14:06:00.005] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.005] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.005] [info] Core [0] : Systolic Array Utilization(%) 83.79 (74.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6760000
[2025-04-07 14:06:00.021] [info] Core [0] : MatMul active cycle 8127 Vector active cycle 0 
[2025-04-07 14:06:00.021] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.021] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.021] [info] Core [0] : Systolic Array Utilization(%) 91.28 (81.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6770000
[2025-04-07 14:06:00.028] [info] DDR4-CH_0: BW utilization 13% (1180 reads, 150 writes)
[2025-04-07 14:06:00.036] [info] Core [0] : MatMul active cycle 8273 Vector active cycle 0 
[2025-04-07 14:06:00.036] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.036] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.036] [info] Core [0] : Systolic Array Utilization(%) 94.03 (82.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6780000
[2025-04-07 14:06:00.054] [info] Core [0] : MatMul active cycle 7186 Vector active cycle 0 
[2025-04-07 14:06:00.054] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.054] [info] Core [0] : Memory unit idle cycle 8983 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.054] [info] Core [0] : Systolic Array Utilization(%) 80.69 (71.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6790000
[2025-04-07 14:06:00.067] [info] Core [0] : MatMul active cycle 8409 Vector active cycle 0 
[2025-04-07 14:06:00.067] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.067] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.067] [info] Core [0] : Systolic Array Utilization(%) 98.51 (84.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6800000
[2025-04-07 14:06:00.067] [info] DDR4-CH_0: BW utilization 14% (1377 reads, 115 writes)
[2025-04-07 14:06:00.084] [info] Core [0] : MatMul active cycle 7470 Vector active cycle 0 
[2025-04-07 14:06:00.084] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.084] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.084] [info] Core [0] : Systolic Array Utilization(%) 85.35 (74.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6810000
[2025-04-07 14:06:00.092] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:00.092] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.092] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.092] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6820000
[2025-04-07 14:06:00.103] [info] DDR4-CH_0: BW utilization 11% (985 reads, 172 writes)
[2025-04-07 14:06:00.111] [info] Core [0] : MatMul active cycle 7481 Vector active cycle 0 
[2025-04-07 14:06:00.111] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.111] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.111] [info] Core [0] : Systolic Array Utilization(%) 85.22 (74.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6830000
[2025-04-07 14:06:00.122] [info] Core [0] : MatMul active cycle 8503 Vector active cycle 0 
[2025-04-07 14:06:00.122] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.122] [info] Core [0] : Memory unit idle cycle 9352 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.122] [info] Core [0] : Systolic Array Utilization(%) 97.78 (85.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6840000
[2025-04-07 14:06:00.138] [info] Core [0] : MatMul active cycle 7469 Vector active cycle 0 
[2025-04-07 14:06:00.138] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.138] [info] Core [0] : Memory unit idle cycle 9743 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.138] [info] Core [0] : Systolic Array Utilization(%) 87.74 (74.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6850000
[2025-04-07 14:06:00.139] [info] DDR4-CH_0: BW utilization 11% (1009 reads, 107 writes)
[2025-04-07 14:06:00.154] [info] Core [0] : MatMul active cycle 7481 Vector active cycle 0 
[2025-04-07 14:06:00.155] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.155] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.155] [info] Core [0] : Systolic Array Utilization(%) 85.32 (74.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6860000
[2025-04-07 14:06:00.164] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:00.164] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.164] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.164] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6870000
[2025-04-07 14:06:00.174] [info] DDR4-CH_0: BW utilization 10% (917 reads, 175 writes)
[2025-04-07 14:06:00.183] [info] Core [0] : MatMul active cycle 7470 Vector active cycle 0 
[2025-04-07 14:06:00.183] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.183] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.183] [info] Core [0] : Systolic Array Utilization(%) 85.57 (74.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6880000
[2025-04-07 14:06:00.192] [info] Core [0] : MatMul active cycle 8596 Vector active cycle 0 
[2025-04-07 14:06:00.192] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.192] [info] Core [0] : Memory unit idle cycle 9653 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.192] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6890000
[2025-04-07 14:06:00.210] [info] Core [0] : MatMul active cycle 7387 Vector active cycle 0 
[2025-04-07 14:06:00.210] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.210] [info] Core [0] : Memory unit idle cycle 9442 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.210] [info] Core [0] : Systolic Array Utilization(%) 85.57 (73.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6900000
[2025-04-07 14:06:00.210] [info] DDR4-CH_0: BW utilization 12% (1125 reads, 104 writes)
[2025-04-07 14:06:00.225] [info] Core [0] : MatMul active cycle 7520 Vector active cycle 0 
[2025-04-07 14:06:00.225] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.225] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.225] [info] Core [0] : Systolic Array Utilization(%) 85.67 (75.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6910000
[2025-04-07 14:06:00.240] [info] Core [0] : MatMul active cycle 8534 Vector active cycle 0 
[2025-04-07 14:06:00.240] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.240] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.240] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6920000
[2025-04-07 14:06:00.247] [info] DDR4-CH_0: BW utilization 9% (891 reads, 95 writes)
[2025-04-07 14:06:00.258] [info] Core [0] : MatMul active cycle 7370 Vector active cycle 0 
[2025-04-07 14:06:00.258] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.258] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.258] [info] Core [0] : Systolic Array Utilization(%) 83.77 (73.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6930000
[2025-04-07 14:06:00.267] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:00.267] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.267] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.267] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6940000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:00.287] [info] Core [0] : MatMul active cycle 6360 Vector active cycle 0 
[2025-04-07 14:06:00.287] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.287] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.287] [info] Core [0] : Systolic Array Utilization(%) 72.65 (63.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6950000
[2025-04-07 14:06:00.287] [info] DDR4-CH_0: BW utilization 13% (1200 reads, 192 writes)
[2025-04-07 14:06:00.296] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:00.296] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.296] [info] Core [0] : Memory unit idle cycle 9635 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.296] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6960000
[2025-04-07 14:06:00.316] [info] Core [0] : MatMul active cycle 7125 Vector active cycle 0 
[2025-04-07 14:06:00.316] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.316] [info] Core [0] : Memory unit idle cycle 9418 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.316] [info] Core [0] : Systolic Array Utilization(%) 82.87 (71.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6970000
[2025-04-07 14:06:00.318] [info] DDR4-CH_0: BW utilization 9% (887 reads, 97 writes)
[2025-04-07 14:06:00.330] [info] Core [0] : MatMul active cycle 7294 Vector active cycle 0 
[2025-04-07 14:06:00.330] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.330] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.330] [info] Core [0] : Systolic Array Utilization(%) 84.14 (72.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6980000
[2025-04-07 14:06:00.342] [info] Core [0] : MatMul active cycle 8566 Vector active cycle 0 
[2025-04-07 14:06:00.342] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.342] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.342] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 6990000
[2025-04-07 14:06:00.361] [info] Core [0] : MatMul active cycle 7412 Vector active cycle 0 
[2025-04-07 14:06:00.361] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.361] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.361] [info] Core [0] : Systolic Array Utilization(%) 84.15 (74.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7000000
[2025-04-07 14:06:00.361] [info] DDR4-CH_0: BW utilization 15% (1368 reads, 168 writes)
[2025-04-07 14:06:00.369] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:00.369] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.369] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.369] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7010000
[2025-04-07 14:06:00.387] [info] Core [0] : MatMul active cycle 7347 Vector active cycle 0 
[2025-04-07 14:06:00.387] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.387] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.387] [info] Core [0] : Systolic Array Utilization(%) 83.94 (73.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7020000
[2025-04-07 14:06:00.393] [info] DDR4-CH_0: BW utilization 10% (904 reads, 109 writes)
[2025-04-07 14:06:00.401] [info] Core [0] : MatMul active cycle 7884 Vector active cycle 0 
[2025-04-07 14:06:00.402] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.402] [info] Core [0] : Memory unit idle cycle 9172 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.402] [info] Core [0] : Systolic Array Utilization(%) 90.43 (78.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7030000
[2025-04-07 14:06:00.415] [info] Core [0] : MatMul active cycle 8000 Vector active cycle 0 
[2025-04-07 14:06:00.415] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.416] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.416] [info] Core [0] : Systolic Array Utilization(%) 93.97 (80.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7040000
[2025-04-07 14:06:00.432] [info] Core [0] : MatMul active cycle 7368 Vector active cycle 0 
[2025-04-07 14:06:00.432] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.432] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.432] [info] Core [0] : Systolic Array Utilization(%) 84.39 (73.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7050000
[2025-04-07 14:06:00.432] [info] DDR4-CH_0: BW utilization 14% (1228 reads, 175 writes)
[2025-04-07 14:06:00.442] [info] Core [0] : MatMul active cycle 8534 Vector active cycle 0 
[2025-04-07 14:06:00.442] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.442] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.442] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7060000
[2025-04-07 14:06:00.463] [info] Core [0] : MatMul active cycle 7207 Vector active cycle 0 
[2025-04-07 14:06:00.463] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.463] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.463] [info] Core [0] : Systolic Array Utilization(%) 82.27 (72.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7070000
[2025-04-07 14:06:00.468] [info] DDR4-CH_0: BW utilization 11% (1010 reads, 102 writes)
[2025-04-07 14:06:00.473] [info] Core [0] : MatMul active cycle 8596 Vector active cycle 0 
[2025-04-07 14:06:00.473] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.473] [info] Core [0] : Memory unit idle cycle 9635 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.473] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7080000
[2025-04-07 14:06:00.495] [info] Core [0] : MatMul active cycle 7195 Vector active cycle 0 
[2025-04-07 14:06:00.495] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.495] [info] Core [0] : Memory unit idle cycle 9418 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.495] [info] Core [0] : Systolic Array Utilization(%) 83.02 (71.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7090000
[2025-04-07 14:06:00.509] [info] Core [0] : MatMul active cycle 6920 Vector active cycle 0 
[2025-04-07 14:06:00.509] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.509] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.509] [info] Core [0] : Systolic Array Utilization(%) 78.83 (69.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7100000
[2025-04-07 14:06:00.509] [info] DDR4-CH_0: BW utilization 10% (905 reads, 166 writes)
[2025-04-07 14:06:00.524] [info] Core [0] : MatMul active cycle 7936 Vector active cycle 0 
[2025-04-07 14:06:00.524] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.524] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.524] [info] Core [0] : Systolic Array Utilization(%) 93.22 (79.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7110000
[2025-04-07 14:06:00.540] [info] Core [0] : MatMul active cycle 7078 Vector active cycle 0 
[2025-04-07 14:06:00.540] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.541] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.541] [info] Core [0] : Systolic Array Utilization(%) 80.61 (70.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7120000
[2025-04-07 14:06:00.546] [info] DDR4-CH_0: BW utilization 12% (1146 reads, 110 writes)
[2025-04-07 14:06:00.551] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:00.551] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.551] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.551] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7130000
[2025-04-07 14:06:00.570] [info] Core [0] : MatMul active cycle 7190 Vector active cycle 0 
[2025-04-07 14:06:00.570] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.570] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.570] [info] Core [0] : Systolic Array Utilization(%) 81.60 (71.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7140000
[2025-04-07 14:06:00.579] [info] Core [0] : MatMul active cycle 8513 Vector active cycle 0 
[2025-04-07 14:06:00.579] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.579] [info] Core [0] : Memory unit idle cycle 9635 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.579] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7150000
[2025-04-07 14:06:00.579] [info] DDR4-CH_0: BW utilization 9% (886 reads, 98 writes)
[2025-04-07 14:06:00.597] [info] Core [0] : MatMul active cycle 7096 Vector active cycle 0 
[2025-04-07 14:06:00.597] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.597] [info] Core [0] : Memory unit idle cycle 9445 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.597] [info] Core [0] : Systolic Array Utilization(%) 81.59 (70.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7160000
[2025-04-07 14:06:00.613] [info] Core [0] : MatMul active cycle 7481 Vector active cycle 0 
[2025-04-07 14:06:00.613] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.613] [info] Core [0] : Memory unit idle cycle 9264 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.613] [info] Core [0] : Systolic Array Utilization(%) 85.46 (74.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7170000
[2025-04-07 14:06:00.624] [info] DDR4-CH_0: BW utilization 14% (1278 reads, 178 writes)
[2025-04-07 14:06:00.629] [info] Core [0] : MatMul active cycle 8123 Vector active cycle 0 
[2025-04-07 14:06:00.629] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.629] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.629] [info] Core [0] : Systolic Array Utilization(%) 95.24 (81.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7180000
[2025-04-07 14:06:00.646] [info] Core [0] : MatMul active cycle 7201 Vector active cycle 0 
[2025-04-07 14:06:00.646] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.646] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.646] [info] Core [0] : Systolic Array Utilization(%) 81.95 (72.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7190000
[2025-04-07 14:06:00.656] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:00.656] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.656] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.656] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7200000
[2025-04-07 14:06:00.656] [info] DDR4-CH_0: BW utilization 9% (835 reads, 98 writes)
[2025-04-07 14:06:00.671] [info] Core [0] : MatMul active cycle 7721 Vector active cycle 0 
[2025-04-07 14:06:00.671] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.671] [info] Core [0] : Memory unit idle cycle 9387 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.671] [info] Core [0] : Systolic Array Utilization(%) 86.50 (77.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7210000
[2025-04-07 14:06:00.687] [info] Core [0] : MatMul active cycle 8169 Vector active cycle 0 
[2025-04-07 14:06:00.687] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.687] [info] Core [0] : Memory unit idle cycle 9412 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.687] [info] Core [0] : Systolic Array Utilization(%) 92.63 (81.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7220000
[2025-04-07 14:06:00.694] [info] DDR4-CH_0: BW utilization 13% (1148 reads, 182 writes)
[2025-04-07 14:06:00.701] [info] Core [0] : MatMul active cycle 7251 Vector active cycle 0 
[2025-04-07 14:06:00.701] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.701] [info] Core [0] : Memory unit idle cycle 9412 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.701] [info] Core [0] : Systolic Array Utilization(%) 81.86 (72.51% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7230000
[2025-04-07 14:06:00.717] [info] Core [0] : MatMul active cycle 7600 Vector active cycle 0 
[2025-04-07 14:06:00.717] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.717] [info] Core [0] : Memory unit idle cycle 9412 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.717] [info] Core [0] : Systolic Array Utilization(%) 85.79 (76.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7240000
[2025-04-07 14:06:00.723] [info] Layer Conv_3 finish at 7244885
[2025-04-07 14:06:00.723] [info] Total compute time 2308047
[2025-04-07 14:06:00.723] [info] executable layer count 1
[2025-04-07 14:06:00.723] [info] Start layer Conv_5
[2025-04-07 14:06:00.737] [info] Core [0] : MatMul active cycle 5668 Vector active cycle 0 
[2025-04-07 14:06:00.737] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.737] [info] Core [0] : Memory unit idle cycle 9166 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.737] [info] Core [0] : Systolic Array Utilization(%) 64.18 (56.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7250000
[2025-04-07 14:06:00.737] [info] DDR4-CH_0: BW utilization 15% (1435 reads, 124 writes)
[2025-04-07 14:06:00.750] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:06:00.751] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.751] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.751] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7260000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:00.765] [info] Core [0] : MatMul active cycle 7909 Vector active cycle 0 
[2025-04-07 14:06:00.765] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.765] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.765] [info] Core [0] : Systolic Array Utilization(%) 88.00 (79.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7270000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:00.777] [info] DDR4-CH_0: BW utilization 11% (1018 reads, 132 writes)
[2025-04-07 14:06:00.782] [info] Core [0] : MatMul active cycle 7009 Vector active cycle 0 
[2025-04-07 14:06:00.782] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.782] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.782] [info] Core [0] : Systolic Array Utilization(%) 79.69 (70.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7280000
[2025-04-07 14:06:00.790] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.790] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.790] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.790] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7290000
[2025-04-07 14:06:00.813] [info] Core [0] : MatMul active cycle 7201 Vector active cycle 0 
[2025-04-07 14:06:00.813] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.813] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.813] [info] Core [0] : Systolic Array Utilization(%) 80.09 (72.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7300000
[2025-04-07 14:06:00.813] [info] DDR4-CH_0: BW utilization 12% (1084 reads, 144 writes)
[2025-04-07 14:06:00.820] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:00.820] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.820] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.820] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7310000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:00.839] [info] Core [0] : MatMul active cycle 6142 Vector active cycle 0 
[2025-04-07 14:06:00.840] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.840] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.840] [info] Core [0] : Systolic Array Utilization(%) 67.72 (61.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7320000
[2025-04-07 14:06:00.848] [info] DDR4-CH_0: BW utilization 10% (913 reads, 123 writes)
[2025-04-07 14:06:00.853] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:00.853] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.853] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.853] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7330000
[2025-04-07 14:06:00.865] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:00.865] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.865] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.865] [info] Core [0] : Systolic Array Utilization(%) 94.97 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7340000
[2025-04-07 14:06:00.882] [info] Core [0] : MatMul active cycle 7391 Vector active cycle 0 
[2025-04-07 14:06:00.882] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.882] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.882] [info] Core [0] : Systolic Array Utilization(%) 85.14 (73.91% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7350000
[2025-04-07 14:06:00.882] [info] DDR4-CH_0: BW utilization 10% (913 reads, 123 writes)
[2025-04-07 14:06:00.890] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:00.890] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.890] [info] Core [0] : Memory unit idle cycle 9784 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.890] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7360000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:00.914] [info] Core [0] : MatMul active cycle 6174 Vector active cycle 0 
[2025-04-07 14:06:00.914] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.914] [info] Core [0] : Memory unit idle cycle 9174 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.914] [info] Core [0] : Systolic Array Utilization(%) 67.69 (61.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7370000
[2025-04-07 14:06:00.918] [info] DDR4-CH_0: BW utilization 10% (935 reads, 132 writes)
[2025-04-07 14:06:00.922] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.922] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.922] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.922] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7380000
[2025-04-07 14:06:00.939] [info] Core [0] : MatMul active cycle 7385 Vector active cycle 0 
[2025-04-07 14:06:00.940] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.940] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.940] [info] Core [0] : Systolic Array Utilization(%) 80.09 (73.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7390000
[2025-04-07 14:06:00.951] [info] Core [0] : MatMul active cycle 8680 Vector active cycle 0 
[2025-04-07 14:06:00.951] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.951] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.951] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7400000
[2025-04-07 14:06:00.951] [info] DDR4-CH_0: BW utilization 11% (1040 reads, 132 writes)
[2025-04-07 14:06:00.964] [info] Core [0] : MatMul active cycle 8029 Vector active cycle 0 
[2025-04-07 14:06:00.964] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.964] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.964] [info] Core [0] : Systolic Array Utilization(%) 89.55 (80.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7410000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:00.979] [info] Core [0] : MatMul active cycle 6874 Vector active cycle 0 
[2025-04-07 14:06:00.979] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.979] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.979] [info] Core [0] : Systolic Array Utilization(%) 78.17 (68.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7420000
[2025-04-07 14:06:00.984] [info] DDR4-CH_0: BW utilization 10% (914 reads, 123 writes)
[2025-04-07 14:06:00.986] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.986] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.986] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.986] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7430000
[2025-04-07 14:06:01.011] [info] Core [0] : MatMul active cycle 7074 Vector active cycle 0 
[2025-04-07 14:06:01.011] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.011] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.011] [info] Core [0] : Systolic Array Utilization(%) 77.73 (70.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7440000
[2025-04-07 14:06:01.018] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:01.018] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.018] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.018] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7450000
[2025-04-07 14:06:01.018] [info] DDR4-CH_0: BW utilization 10% (962 reads, 123 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:01.036] [info] Core [0] : MatMul active cycle 5998 Vector active cycle 0 
[2025-04-07 14:06:01.036] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.036] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.036] [info] Core [0] : Systolic Array Utilization(%) 65.42 (59.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7460000
[2025-04-07 14:06:01.049] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:06:01.049] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.049] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.049] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7470000
[2025-04-07 14:06:01.052] [info] DDR4-CH_0: BW utilization 10% (962 reads, 118 writes)
[2025-04-07 14:06:01.059] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:01.059] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.059] [info] Core [0] : Memory unit idle cycle 9627 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.059] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7480000
[2025-04-07 14:06:01.077] [info] Core [0] : MatMul active cycle 6754 Vector active cycle 0 
[2025-04-07 14:06:01.077] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.077] [info] Core [0] : Memory unit idle cycle 9440 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.077] [info] Core [0] : Systolic Array Utilization(%) 77.29 (67.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7490000
[2025-04-07 14:06:01.084] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:01.084] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.084] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.084] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7500000
[2025-04-07 14:06:01.084] [info] DDR4-CH_0: BW utilization 10% (961 reads, 118 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:01.107] [info] Core [0] : MatMul active cycle 5998 Vector active cycle 0 
[2025-04-07 14:06:01.107] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.107] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.107] [info] Core [0] : Systolic Array Utilization(%) 65.44 (59.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7510000
[2025-04-07 14:06:01.116] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:01.116] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.116] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.116] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7520000
[2025-04-07 14:06:01.119] [info] DDR4-CH_0: BW utilization 10% (961 reads, 137 writes)
[2025-04-07 14:06:01.132] [info] Core [0] : MatMul active cycle 7066 Vector active cycle 0 
[2025-04-07 14:06:01.132] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.132] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.132] [info] Core [0] : Systolic Array Utilization(%) 77.32 (70.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7530000
[2025-04-07 14:06:01.147] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:01.147] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.147] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.147] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7540000
[2025-04-07 14:06:01.155] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:01.156] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.156] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.156] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7550000
[2025-04-07 14:06:01.156] [info] DDR4-CH_0: BW utilization 12% (1152 reads, 137 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:01.176] [info] Core [0] : MatMul active cycle 5806 Vector active cycle 0 
[2025-04-07 14:06:01.176] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.176] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.176] [info] Core [0] : Systolic Array Utilization(%) 65.91 (58.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7560000
[2025-04-07 14:06:01.183] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:01.183] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.183] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.183] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7570000
[2025-04-07 14:06:01.192] [info] DDR4-CH_0: BW utilization 11% (1040 reads, 122 writes)
[2025-04-07 14:06:01.203] [info] Core [0] : MatMul active cycle 6970 Vector active cycle 0 
[2025-04-07 14:06:01.203] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.203] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.203] [info] Core [0] : Systolic Array Utilization(%) 77.29 (69.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7580000
[2025-04-07 14:06:01.213] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:01.213] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.213] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.213] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7590000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:01.228] [info] Core [0] : MatMul active cycle 6822 Vector active cycle 0 
[2025-04-07 14:06:01.228] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.228] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.228] [info] Core [0] : Systolic Array Utilization(%) 75.35 (68.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7600000
[2025-04-07 14:06:01.228] [info] DDR4-CH_0: BW utilization 11% (962 reads, 203 writes)
[2025-04-07 14:06:01.244] [info] Core [0] : MatMul active cycle 7933 Vector active cycle 0 
[2025-04-07 14:06:01.244] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.244] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.244] [info] Core [0] : Systolic Array Utilization(%) 90.77 (79.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7610000
[2025-04-07 14:06:01.253] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:01.253] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.253] [info] Core [0] : Memory unit idle cycle 9521 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.253] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7620000
[2025-04-07 14:06:01.266] [info] DDR4-CH_0: BW utilization 12% (1117 reads, 173 writes)
[2025-04-07 14:06:01.275] [info] Core [0] : MatMul active cycle 6946 Vector active cycle 0 
[2025-04-07 14:06:01.275] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.275] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.275] [info] Core [0] : Systolic Array Utilization(%) 75.91 (69.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7630000
[2025-04-07 14:06:01.282] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:01.282] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.282] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.282] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7640000
[2025-04-07 14:06:01.305] [info] Core [0] : MatMul active cycle 5983 Vector active cycle 0 
[2025-04-07 14:06:01.305] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.305] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.305] [info] Core [0] : Systolic Array Utilization(%) 65.47 (59.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7650000
[2025-04-07 14:06:01.305] [info] DDR4-CH_0: BW utilization 11% (1034 reads, 138 writes)
[2025-04-07 14:06:01.317] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:01.317] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.317] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.317] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7660000
[2025-04-07 14:06:01.331] [info] Core [0] : MatMul active cycle 8164 Vector active cycle 0 
[2025-04-07 14:06:01.331] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.331] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.331] [info] Core [0] : Systolic Array Utilization(%) 90.32 (81.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7670000
[2025-04-07 14:06:01.343] [info] DDR4-CH_0: BW utilization 12% (1155 reads, 138 writes)
[2025-04-07 14:06:01.348] [info] Core [0] : MatMul active cycle 7511 Vector active cycle 0 
[2025-04-07 14:06:01.348] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.348] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.348] [info] Core [0] : Systolic Array Utilization(%) 86.37 (75.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7680000
[2025-04-07 14:06:01.357] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:01.357] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.357] [info] Core [0] : Memory unit idle cycle 9653 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.357] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7690000
[2025-04-07 14:06:01.382] [info] Core [0] : MatMul active cycle 6189 Vector active cycle 0 
[2025-04-07 14:06:01.382] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.382] [info] Core [0] : Memory unit idle cycle 9257 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.382] [info] Core [0] : Systolic Array Utilization(%) 67.36 (61.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7700000
[2025-04-07 14:06:01.382] [info] DDR4-CH_0: BW utilization 11% (1062 reads, 116 writes)
[2025-04-07 14:06:01.389] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:01.389] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.389] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.389] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7710000
[2025-04-07 14:06:01.408] [info] Core [0] : MatMul active cycle 7003 Vector active cycle 0 
[2025-04-07 14:06:01.408] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.408] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.408] [info] Core [0] : Systolic Array Utilization(%) 76.69 (70.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7720000
[2025-04-07 14:06:01.416] [info] DDR4-CH_0: BW utilization 11% (975 reads, 130 writes)
[2025-04-07 14:06:01.421] [info] Core [0] : MatMul active cycle 8672 Vector active cycle 0 
[2025-04-07 14:06:01.421] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.421] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.421] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7730000
[2025-04-07 14:06:01.433] [info] Core [0] : MatMul active cycle 8284 Vector active cycle 0 
[2025-04-07 14:06:01.433] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.433] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.433] [info] Core [0] : Systolic Array Utilization(%) 92.05 (82.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7740000
[2025-04-07 14:06:01.450] [info] Core [0] : MatMul active cycle 6563 Vector active cycle 0 
[2025-04-07 14:06:01.450] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.450] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.450] [info] Core [0] : Systolic Array Utilization(%) 75.41 (65.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7750000
[2025-04-07 14:06:01.450] [info] DDR4-CH_0: BW utilization 11% (962 reads, 138 writes)
[2025-04-07 14:06:01.457] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:01.457] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.457] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.457] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7760000
[2025-04-07 14:06:01.480] [info] Core [0] : MatMul active cycle 7010 Vector active cycle 0 
[2025-04-07 14:06:01.480] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.481] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.481] [info] Core [0] : Systolic Array Utilization(%) 76.67 (70.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7770000
[2025-04-07 14:06:01.486] [info] DDR4-CH_0: BW utilization 11% (976 reads, 138 writes)
[2025-04-07 14:06:01.491] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:01.491] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.491] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.491] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7780000
[2025-04-07 14:06:01.508] [info] Core [0] : MatMul active cycle 6174 Vector active cycle 0 
[2025-04-07 14:06:01.508] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.508] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.508] [info] Core [0] : Systolic Array Utilization(%) 67.27 (61.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7790000
[2025-04-07 14:06:01.522] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:01.522] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.522] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.522] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7800000
[2025-04-07 14:06:01.522] [info] DDR4-CH_0: BW utilization 11% (1061 reads, 117 writes)
[2025-04-07 14:06:01.529] [info] Core [0] : MatMul active cycle 8985 Vector active cycle 0 
[2025-04-07 14:06:01.529] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.529] [info] Core [0] : Memory unit idle cycle 9886 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.529] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7810000
[2025-04-07 14:06:01.546] [info] Core [0] : MatMul active cycle 7404 Vector active cycle 0 
[2025-04-07 14:06:01.546] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.546] [info] Core [0] : Memory unit idle cycle 9325 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.546] [info] Core [0] : Systolic Array Utilization(%) 83.48 (74.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7820000
[2025-04-07 14:06:01.554] [info] DDR4-CH_0: BW utilization 10% (866 reads, 156 writes)
[2025-04-07 14:06:01.559] [info] Core [0] : MatMul active cycle 8273 Vector active cycle 0 
[2025-04-07 14:06:01.559] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.559] [info] Core [0] : Memory unit idle cycle 9571 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.559] [info] Core [0] : Systolic Array Utilization(%) 93.97 (82.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7830000
[2025-04-07 14:06:01.576] [info] Core [0] : MatMul active cycle 6812 Vector active cycle 0 
[2025-04-07 14:06:01.576] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.576] [info] Core [0] : Memory unit idle cycle 9301 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.576] [info] Core [0] : Systolic Array Utilization(%) 76.18 (68.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7840000
[2025-04-07 14:06:01.591] [info] Core [0] : MatMul active cycle 8161 Vector active cycle 0 
[2025-04-07 14:06:01.591] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.591] [info] Core [0] : Memory unit idle cycle 9571 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.591] [info] Core [0] : Systolic Array Utilization(%) 92.58 (81.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7850000
[2025-04-07 14:06:01.591] [info] DDR4-CH_0: BW utilization 13% (1200 reads, 150 writes)
[2025-04-07 14:06:01.606] [info] Core [0] : MatMul active cycle 7790 Vector active cycle 0 
[2025-04-07 14:06:01.606] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.606] [info] Core [0] : Memory unit idle cycle 9301 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.606] [info] Core [0] : Systolic Array Utilization(%) 87.93 (77.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7860000
[2025-04-07 14:06:01.628] [info] Core [0] : MatMul active cycle 6600 Vector active cycle 0 
[2025-04-07 14:06:01.628] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.628] [info] Core [0] : Memory unit idle cycle 9099 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.628] [info] Core [0] : Systolic Array Utilization(%) 73.81 (66.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7870000
[2025-04-07 14:06:01.636] [info] DDR4-CH_0: BW utilization 16% (1492 reads, 111 writes)
[2025-04-07 14:06:01.642] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:01.642] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.642] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.642] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7880000
[2025-04-07 14:06:01.655] [info] Core [0] : MatMul active cycle 8100 Vector active cycle 0 
[2025-04-07 14:06:01.655] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.655] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.655] [info] Core [0] : Systolic Array Utilization(%) 89.93 (81.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7890000
[2025-04-07 14:05:59.227] [info] Core [0] : MatMul active cycle 7710 Vector active cycle 0 
[2025-04-07 14:05:59.227] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.227] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.227] [info] Core [0] : Systolic Array Utilization(%) 88.32 (77.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7900000
[2025-04-07 14:05:59.227] [info] DDR4-CH_0: BW utilization 11% (980 reads, 126 writes)
[2025-04-07 14:05:59.236] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:05:59.236] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.236] [info] Core [0] : Memory unit idle cycle 9518 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.236] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7910000
[2025-04-07 14:05:59.259] [info] Core [0] : MatMul active cycle 6380 Vector active cycle 0 
[2025-04-07 14:05:59.259] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.259] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.259] [info] Core [0] : Systolic Array Utilization(%) 70.66 (63.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7920000
[2025-04-07 14:05:59.264] [info] DDR4-CH_0: BW utilization 11% (1048 reads, 126 writes)
[2025-04-07 14:05:59.268] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:05:59.268] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.268] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.268] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7930000
[2025-04-07 14:05:59.290] [info] Core [0] : MatMul active cycle 7002 Vector active cycle 0 
[2025-04-07 14:05:59.290] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.290] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.290] [info] Core [0] : Systolic Array Utilization(%) 78.34 (70.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7940000
[2025-04-07 14:05:59.304] [info] Core [0] : MatMul active cycle 8765 Vector active cycle 0 
[2025-04-07 14:05:59.304] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.304] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.304] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7950000
[2025-04-07 14:05:59.304] [info] DDR4-CH_0: BW utilization 12% (1074 reads, 129 writes)
[2025-04-07 14:05:59.318] [info] Core [0] : MatMul active cycle 7682 Vector active cycle 0 
[2025-04-07 14:05:59.318] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.318] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.318] [info] Core [0] : Systolic Array Utilization(%) 85.15 (76.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7960000
[2025-04-07 14:05:59.333] [info] Core [0] : MatMul active cycle 7256 Vector active cycle 0 
[2025-04-07 14:05:59.333] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.333] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.333] [info] Core [0] : Systolic Array Utilization(%) 83.49 (72.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7970000
[2025-04-07 14:05:59.340] [info] DDR4-CH_0: BW utilization 11% (980 reads, 129 writes)
[2025-04-07 14:05:59.342] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:05:59.342] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.342] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.342] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7980000
[2025-04-07 14:05:59.367] [info] Core [0] : MatMul active cycle 7077 Vector active cycle 0 
[2025-04-07 14:05:59.367] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.367] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.367] [info] Core [0] : Systolic Array Utilization(%) 78.39 (70.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 7990000
[2025-04-07 14:05:59.375] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:05:59.375] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.375] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.375] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8000000
[2025-04-07 14:05:59.375] [info] DDR4-CH_0: BW utilization 11% (978 reads, 126 writes)
[2025-04-07 14:05:59.395] [info] Core [0] : MatMul active cycle 6302 Vector active cycle 0 
[2025-04-07 14:05:59.395] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.395] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.395] [info] Core [0] : Systolic Array Utilization(%) 68.59 (63.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8010000
[2025-04-07 14:05:59.411] [info] Core [0] : MatMul active cycle 8672 Vector active cycle 0 
[2025-04-07 14:05:59.411] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.411] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.411] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8020000
[2025-04-07 14:05:59.414] [info] DDR4-CH_0: BW utilization 11% (980 reads, 126 writes)
[2025-04-07 14:05:59.424] [info] Core [0] : MatMul active cycle 8284 Vector active cycle 0 
[2025-04-07 14:05:59.424] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.424] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.424] [info] Core [0] : Systolic Array Utilization(%) 92.00 (82.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8030000
[2025-04-07 14:05:59.441] [info] Core [0] : MatMul active cycle 7511 Vector active cycle 0 
[2025-04-07 14:05:59.441] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.441] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.441] [info] Core [0] : Systolic Array Utilization(%) 86.34 (75.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8040000
[2025-04-07 14:05:59.449] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:05:59.449] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.449] [info] Core [0] : Memory unit idle cycle 9655 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.449] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8050000
[2025-04-07 14:05:59.449] [info] DDR4-CH_0: BW utilization 11% (980 reads, 129 writes)
[2025-04-07 14:05:59.473] [info] Core [0] : MatMul active cycle 6253 Vector active cycle 0 
[2025-04-07 14:05:59.473] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.473] [info] Core [0] : Memory unit idle cycle 9207 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.473] [info] Core [0] : Systolic Array Utilization(%) 68.39 (62.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8060000
[2025-04-07 14:05:59.482] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.482] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.482] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.482] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8070000
[2025-04-07 14:05:59.488] [info] DDR4-CH_0: BW utilization 12% (1115 reads, 129 writes)
[2025-04-07 14:05:59.500] [info] Core [0] : MatMul active cycle 7066 Vector active cycle 0 
[2025-04-07 14:05:59.500] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.500] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.501] [info] Core [0] : Systolic Array Utilization(%) 77.04 (70.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8080000
[2025-04-07 14:05:59.515] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.515] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.515] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.515] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8090000
[2025-04-07 14:05:59.528] [info] Core [0] : MatMul active cycle 8164 Vector active cycle 0 
[2025-04-07 14:05:59.528] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.528] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.528] [info] Core [0] : Systolic Array Utilization(%) 90.70 (81.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8100000
[2025-04-07 14:05:59.528] [info] DDR4-CH_0: BW utilization 12% (1115 reads, 130 writes)
[2025-04-07 14:05:59.547] [info] Core [0] : MatMul active cycle 6938 Vector active cycle 0 
[2025-04-07 14:05:59.547] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.547] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.547] [info] Core [0] : Systolic Array Utilization(%) 79.11 (69.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8110000
[2025-04-07 14:05:59.555] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.555] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.555] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.555] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8120000
[2025-04-07 14:05:59.568] [info] DDR4-CH_0: BW utilization 13% (1073 reads, 243 writes)
[2025-04-07 14:05:59.578] [info] Core [0] : MatMul active cycle 7066 Vector active cycle 0 
[2025-04-07 14:05:59.578] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.578] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.578] [info] Core [0] : Systolic Array Utilization(%) 77.02 (70.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8130000
[2025-04-07 14:05:59.587] [info] Core [0] : MatMul active cycle 8680 Vector active cycle 0 
[2025-04-07 14:05:59.587] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.587] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.587] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8140000
[2025-04-07 14:05:59.606] [info] Core [0] : MatMul active cycle 6245 Vector active cycle 0 
[2025-04-07 14:05:59.606] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.606] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.606] [info] Core [0] : Systolic Array Utilization(%) 69.27 (62.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8150000
[2025-04-07 14:05:59.606] [info] DDR4-CH_0: BW utilization 12% (1116 reads, 125 writes)
[2025-04-07 14:05:59.620] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:05:59.620] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.620] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.620] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8160000
[2025-04-07 14:05:59.632] [info] Core [0] : MatMul active cycle 8666 Vector active cycle 0 
[2025-04-07 14:05:59.632] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.632] [info] Core [0] : Memory unit idle cycle 9260 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.632] [info] Core [0] : Systolic Array Utilization(%) 97.07 (86.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8170000
[2025-04-07 14:05:59.644] [info] DDR4-CH_0: BW utilization 12% (1122 reads, 130 writes)
[2025-04-07 14:05:59.651] [info] Core [0] : MatMul active cycle 7009 Vector active cycle 0 
[2025-04-07 14:05:59.651] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.651] [info] Core [0] : Memory unit idle cycle 9760 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.651] [info] Core [0] : Systolic Array Utilization(%) 79.97 (70.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8180000
[2025-04-07 14:05:59.660] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.660] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.660] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.660] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8190000
[2025-04-07 14:05:59.684] [info] Core [0] : MatMul active cycle 6365 Vector active cycle 0 
[2025-04-07 14:05:59.684] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.684] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.684] [info] Core [0] : Systolic Array Utilization(%) 70.33 (63.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8200000
[2025-04-07 14:05:59.684] [info] DDR4-CH_0: BW utilization 13% (1179 reads, 130 writes)
[2025-04-07 14:05:59.694] [info] Core [0] : MatMul active cycle 8765 Vector active cycle 0 
[2025-04-07 14:05:59.694] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.694] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.694] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8210000
[2025-04-07 14:05:59.711] [info] Core [0] : MatMul active cycle 6974 Vector active cycle 0 
[2025-04-07 14:05:59.711] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.711] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.711] [info] Core [0] : Systolic Array Utilization(%) 77.22 (69.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8220000
[2025-04-07 14:05:59.721] [info] DDR4-CH_0: BW utilization 12% (1074 reads, 128 writes)
[2025-04-07 14:05:59.726] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:05:59.726] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.726] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.726] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8230000
[2025-04-07 14:05:59.738] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:05:59.738] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.738] [info] Core [0] : Memory unit idle cycle 9048 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.738] [info] Core [0] : Systolic Array Utilization(%) 94.95 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8240000
[2025-04-07 14:05:59.756] [info] Core [0] : MatMul active cycle 6308 Vector active cycle 0 
[2025-04-07 14:05:59.756] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.756] [info] Core [0] : Memory unit idle cycle 9972 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.756] [info] Core [0] : Systolic Array Utilization(%) 72.92 (63.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8250000
[2025-04-07 14:05:59.756] [info] DDR4-CH_0: BW utilization 11% (1018 reads, 134 writes)
[2025-04-07 14:05:59.764] [info] Core [0] : MatMul active cycle 8789 Vector active cycle 0 
[2025-04-07 14:05:59.764] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.764] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.764] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8260000
[2025-04-07 14:05:59.788] [info] Core [0] : MatMul active cycle 6822 Vector active cycle 0 
[2025-04-07 14:05:59.788] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.788] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.788] [info] Core [0] : Systolic Array Utilization(%) 76.16 (68.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8270000
[2025-04-07 14:05:59.793] [info] DDR4-CH_0: BW utilization 11% (1042 reads, 124 writes)
[2025-04-07 14:05:59.798] [info] Core [0] : MatMul active cycle 8825 Vector active cycle 0 
[2025-04-07 14:05:59.798] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.798] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.798] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8280000
[2025-04-07 14:05:59.815] [info] Core [0] : MatMul active cycle 6532 Vector active cycle 0 
[2025-04-07 14:05:59.815] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.815] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.815] [info] Core [0] : Systolic Array Utilization(%) 71.82 (65.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8290000
[2025-04-07 14:05:59.829] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.829] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.829] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.829] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8300000
[2025-04-07 14:05:59.829] [info] DDR4-CH_0: BW utilization 12% (1093 reads, 124 writes)
[2025-04-07 14:05:59.840] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:05:59.840] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.840] [info] Core [0] : Memory unit idle cycle 9627 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.840] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8310000
[2025-04-07 14:05:59.861] [info] Core [0] : MatMul active cycle 6690 Vector active cycle 0 
[2025-04-07 14:05:59.861] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.861] [info] Core [0] : Memory unit idle cycle 9393 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.861] [info] Core [0] : Systolic Array Utilization(%) 76.31 (66.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8320000
[2025-04-07 14:05:59.866] [info] DDR4-CH_0: BW utilization 12% (1167 reads, 131 writes)
[2025-04-07 14:05:59.868] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.868] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.868] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.868] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8330000
[2025-04-07 14:05:59.890] [info] Core [0] : MatMul active cycle 6557 Vector active cycle 0 
[2025-04-07 14:05:59.890] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.890] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.890] [info] Core [0] : Systolic Array Utilization(%) 70.66 (65.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8340000
[2025-04-07 14:05:59.903] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.903] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.903] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.903] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8350000
[2025-04-07 14:05:59.903] [info] DDR4-CH_0: BW utilization 11% (1042 reads, 131 writes)
[2025-04-07 14:05:59.920] [info] Core [0] : MatMul active cycle 6946 Vector active cycle 0 
[2025-04-07 14:05:59.920] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.920] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.920] [info] Core [0] : Systolic Array Utilization(%) 76.30 (69.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8360000
[2025-04-07 14:05:59.935] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:05:59.935] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.935] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.935] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8370000
[2025-04-07 14:05:59.938] [info] DDR4-CH_0: BW utilization 11% (1040 reads, 124 writes)
[2025-04-07 14:05:59.946] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:05:59.946] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.946] [info] Core [0] : Memory unit idle cycle 9599 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.946] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8380000
[2025-04-07 14:05:59.966] [info] Core [0] : MatMul active cycle 6284 Vector active cycle 0 
[2025-04-07 14:05:59.966] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.966] [info] Core [0] : Memory unit idle cycle 9421 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.966] [info] Core [0] : Systolic Array Utilization(%) 70.69 (62.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8390000
[2025-04-07 14:05:59.974] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:05:59.974] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.974] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.974] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8400000
[2025-04-07 14:05:59.974] [info] DDR4-CH_0: BW utilization 11% (1042 reads, 124 writes)
[2025-04-07 14:05:59.996] [info] Core [0] : MatMul active cycle 6946 Vector active cycle 0 
[2025-04-07 14:05:59.996] [info] Core [0] : issued tile 2 
[2025-04-07 14:05:59.996] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:05:59.996] [info] Core [0] : Systolic Array Utilization(%) 76.31 (69.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8410000
[2025-04-07 14:06:00.007] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.007] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.007] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.007] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8420000
[2025-04-07 14:06:00.010] [info] DDR4-CH_0: BW utilization 11% (1042 reads, 131 writes)
[2025-04-07 14:06:00.020] [info] Core [0] : MatMul active cycle 8718 Vector active cycle 0 
[2025-04-07 14:06:00.020] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.020] [info] Core [0] : Memory unit idle cycle 9516 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.020] [info] Core [0] : Systolic Array Utilization(%) 97.40 (87.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8430000
[2025-04-07 14:06:00.034] [info] Core [0] : MatMul active cycle 8309 Vector active cycle 0 
[2025-04-07 14:06:00.034] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.034] [info] Core [0] : Memory unit idle cycle 9332 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.034] [info] Core [0] : Systolic Array Utilization(%) 93.14 (83.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8440000
[2025-04-07 14:06:00.050] [info] Core [0] : MatMul active cycle 6946 Vector active cycle 0 
[2025-04-07 14:06:00.050] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.050] [info] Core [0] : Memory unit idle cycle 9542 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.050] [info] Core [0] : Systolic Array Utilization(%) 78.78 (69.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8450000
[2025-04-07 14:06:00.050] [info] DDR4-CH_0: BW utilization 15% (1364 reads, 205 writes)
[2025-04-07 14:06:00.063] [info] Core [0] : MatMul active cycle 8028 Vector active cycle 0 
[2025-04-07 14:06:00.063] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.063] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.063] [info] Core [0] : Systolic Array Utilization(%) 91.68 (80.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8460000
[2025-04-07 14:06:00.079] [info] Core [0] : MatMul active cycle 7940 Vector active cycle 0 
[2025-04-07 14:06:00.080] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.080] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.080] [info] Core [0] : Systolic Array Utilization(%) 88.88 (79.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8470000
[2025-04-07 14:06:00.087] [info] DDR4-CH_0: BW utilization 13% (1234 reads, 150 writes)
[2025-04-07 14:06:00.092] [info] Core [0] : MatMul active cycle 8308 Vector active cycle 0 
[2025-04-07 14:06:00.092] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.092] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.092] [info] Core [0] : Systolic Array Utilization(%) 94.49 (83.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8480000
[2025-04-07 14:06:00.115] [info] Core [0] : MatMul active cycle 6540 Vector active cycle 0 
[2025-04-07 14:06:00.115] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.115] [info] Core [0] : Memory unit idle cycle 9152 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.115] [info] Core [0] : Systolic Array Utilization(%) 74.14 (65.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8490000
[2025-04-07 14:06:00.123] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:00.123] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.123] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.123] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8500000
[2025-04-07 14:06:00.123] [info] DDR4-CH_0: BW utilization 12% (1206 reads, 76 writes)
[2025-04-07 14:06:00.145] [info] Core [0] : MatMul active cycle 6213 Vector active cycle 0 
[2025-04-07 14:06:00.145] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.145] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.145] [info] Core [0] : Systolic Array Utilization(%) 68.47 (62.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8510000
[2025-04-07 14:06:00.157] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.157] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.157] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.157] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8520000
[2025-04-07 14:06:00.159] [info] DDR4-CH_0: BW utilization 10% (960 reads, 124 writes)
[2025-04-07 14:06:00.170] [info] Core [0] : MatMul active cycle 7647 Vector active cycle 0 
[2025-04-07 14:06:00.170] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.170] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.170] [info] Core [0] : Systolic Array Utilization(%) 84.02 (76.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8530000
[2025-04-07 14:06:00.186] [info] Core [0] : MatMul active cycle 8212 Vector active cycle 0 
[2025-04-07 14:06:00.187] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.187] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.187] [info] Core [0] : Systolic Array Utilization(%) 94.32 (82.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8540000
[2025-04-07 14:06:00.195] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:00.195] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.195] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.195] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8550000
[2025-04-07 14:06:00.195] [info] DDR4-CH_0: BW utilization 10% (961 reads, 124 writes)
[2025-04-07 14:06:00.217] [info] Core [0] : MatMul active cycle 6181 Vector active cycle 0 
[2025-04-07 14:06:00.217] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.217] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.217] [info] Core [0] : Systolic Array Utilization(%) 68.66 (61.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8560000
[2025-04-07 14:06:00.226] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.226] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.226] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.226] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8570000
[2025-04-07 14:06:00.232] [info] DDR4-CH_0: BW utilization 12% (1160 reads, 131 writes)
[2025-04-07 14:06:00.245] [info] Core [0] : MatMul active cycle 7145 Vector active cycle 0 
[2025-04-07 14:06:00.245] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.245] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.245] [info] Core [0] : Systolic Array Utilization(%) 78.24 (71.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8580000
[2025-04-07 14:06:00.258] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:00.258] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.258] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.258] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8590000
[2025-04-07 14:06:00.273] [info] Core [0] : MatMul active cycle 7328 Vector active cycle 0 
[2025-04-07 14:06:00.273] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.273] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.273] [info] Core [0] : Systolic Array Utilization(%) 81.25 (73.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8600000
[2025-04-07 14:06:00.273] [info] DDR4-CH_0: BW utilization 12% (1029 reads, 183 writes)
[2025-04-07 14:06:00.288] [info] Core [0] : MatMul active cycle 7646 Vector active cycle 0 
[2025-04-07 14:06:00.288] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.288] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.288] [info] Core [0] : Systolic Array Utilization(%) 87.47 (76.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8610000
[2025-04-07 14:06:00.298] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.298] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.298] [info] Core [0] : Memory unit idle cycle 9542 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.298] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8620000
[2025-04-07 14:06:00.310] [info] DDR4-CH_0: BW utilization 12% (1087 reads, 184 writes)
[2025-04-07 14:06:00.320] [info] Core [0] : MatMul active cycle 7194 Vector active cycle 0 
[2025-04-07 14:06:00.320] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.320] [info] Core [0] : Memory unit idle cycle 9362 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.320] [info] Core [0] : Systolic Array Utilization(%) 78.34 (71.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8630000
[2025-04-07 14:06:00.328] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.328] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.328] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.328] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8640000
[2025-04-07 14:06:00.348] [info] Core [0] : MatMul active cycle 6249 Vector active cycle 0 
[2025-04-07 14:06:00.348] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.348] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.348] [info] Core [0] : Systolic Array Utilization(%) 68.66 (62.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8650000
[2025-04-07 14:06:00.348] [info] DDR4-CH_0: BW utilization 12% (1077 reads, 131 writes)
[2025-04-07 14:06:00.361] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:06:00.361] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.361] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.361] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8660000
[2025-04-07 14:06:00.374] [info] Core [0] : MatMul active cycle 7909 Vector active cycle 0 
[2025-04-07 14:06:00.374] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.374] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.374] [info] Core [0] : Systolic Array Utilization(%) 88.00 (79.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8670000
[2025-04-07 14:06:00.385] [info] DDR4-CH_0: BW utilization 11% (1046 reads, 131 writes)
[2025-04-07 14:06:00.393] [info] Core [0] : MatMul active cycle 7511 Vector active cycle 0 
[2025-04-07 14:06:00.393] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.393] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.393] [info] Core [0] : Systolic Array Utilization(%) 85.92 (75.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8680000
[2025-04-07 14:06:00.401] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.401] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.401] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.401] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8690000
[2025-04-07 14:06:00.424] [info] Core [0] : MatMul active cycle 6373 Vector active cycle 0 
[2025-04-07 14:06:00.425] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.425] [info] Core [0] : Memory unit idle cycle 9165 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.425] [info] Core [0] : Systolic Array Utilization(%) 69.39 (63.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8700000
[2025-04-07 14:06:00.425] [info] DDR4-CH_0: BW utilization 14% (1275 reads, 131 writes)
[2025-04-07 14:06:00.433] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.433] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.433] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.433] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8710000
[2025-04-07 14:06:00.451] [info] Core [0] : MatMul active cycle 6755 Vector active cycle 0 
[2025-04-07 14:06:00.451] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.451] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.451] [info] Core [0] : Systolic Array Utilization(%) 74.19 (67.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8720000
[2025-04-07 14:06:00.460] [info] DDR4-CH_0: BW utilization 12% (1064 reads, 143 writes)
[2025-04-07 14:06:00.466] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.466] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.466] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.466] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8730000
[2025-04-07 14:06:00.478] [info] Core [0] : MatMul active cycle 8419 Vector active cycle 0 
[2025-04-07 14:06:00.478] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.478] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.478] [info] Core [0] : Systolic Array Utilization(%) 92.97 (84.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8740000
[2025-04-07 14:06:00.494] [info] Core [0] : MatMul active cycle 7009 Vector active cycle 0 
[2025-04-07 14:06:00.494] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.494] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.494] [info] Core [0] : Systolic Array Utilization(%) 79.82 (70.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8750000
[2025-04-07 14:06:00.494] [info] DDR4-CH_0: BW utilization 11% (1039 reads, 124 writes)
[2025-04-07 14:06:00.503] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.503] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.503] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.503] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8760000
[2025-04-07 14:06:00.528] [info] Core [0] : MatMul active cycle 6755 Vector active cycle 0 
[2025-04-07 14:06:00.528] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.528] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.528] [info] Core [0] : Systolic Array Utilization(%) 74.24 (67.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8770000
[2025-04-07 14:06:00.534] [info] DDR4-CH_0: BW utilization 11% (1073 reads, 124 writes)
[2025-04-07 14:06:00.538] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.538] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.538] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.538] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8780000
[2025-04-07 14:06:00.556] [info] Core [0] : MatMul active cycle 6620 Vector active cycle 0 
[2025-04-07 14:06:00.556] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.556] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.556] [info] Core [0] : Systolic Array Utilization(%) 72.74 (66.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8790000
[2025-04-07 14:06:00.570] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:00.570] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.570] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.570] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8800000
[2025-04-07 14:06:00.570] [info] DDR4-CH_0: BW utilization 12% (1079 reads, 131 writes)
[2025-04-07 14:06:00.583] [info] Core [0] : MatMul active cycle 8606 Vector active cycle 0 
[2025-04-07 14:06:00.583] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.583] [info] Core [0] : Memory unit idle cycle 9120 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.583] [info] Core [0] : Systolic Array Utilization(%) 95.67 (86.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8810000
[2025-04-07 14:06:00.601] [info] Core [0] : MatMul active cycle 6874 Vector active cycle 0 
[2025-04-07 14:06:00.601] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.601] [info] Core [0] : Memory unit idle cycle 9900 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.601] [info] Core [0] : Systolic Array Utilization(%) 78.52 (68.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8820000
[2025-04-07 14:06:00.607] [info] DDR4-CH_0: BW utilization 12% (1142 reads, 131 writes)
[2025-04-07 14:06:00.609] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.609] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.609] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.609] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8830000
[2025-04-07 14:06:00.634] [info] Core [0] : MatMul active cycle 6635 Vector active cycle 0 
[2025-04-07 14:06:00.634] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.634] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.634] [info] Core [0] : Systolic Array Utilization(%) 72.79 (66.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8840000
[2025-04-07 14:06:00.644] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.644] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.644] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.644] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8850000
[2025-04-07 14:06:00.644] [info] DDR4-CH_0: BW utilization 11% (1040 reads, 124 writes)
[2025-04-07 14:06:00.662] [info] Core [0] : MatMul active cycle 6875 Vector active cycle 0 
[2025-04-07 14:06:00.662] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.662] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.662] [info] Core [0] : Systolic Array Utilization(%) 75.49 (68.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8860000
[2025-04-07 14:06:00.677] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:00.677] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.677] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.677] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8870000
[2025-04-07 14:06:00.679] [info] DDR4-CH_0: BW utilization 11% (992 reads, 124 writes)
[2025-04-07 14:06:00.689] [info] Core [0] : MatMul active cycle 8606 Vector active cycle 0 
[2025-04-07 14:06:00.689] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.689] [info] Core [0] : Memory unit idle cycle 9120 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.689] [info] Core [0] : Systolic Array Utilization(%) 95.67 (86.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8880000
[2025-04-07 14:06:00.706] [info] Core [0] : MatMul active cycle 6938 Vector active cycle 0 
[2025-04-07 14:06:00.706] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.706] [info] Core [0] : Memory unit idle cycle 9900 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.706] [info] Core [0] : Systolic Array Utilization(%) 79.02 (69.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8890000
[2025-04-07 14:06:00.715] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.715] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.715] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.715] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8900000
[2025-04-07 14:06:00.715] [info] DDR4-CH_0: BW utilization 11% (992 reads, 126 writes)
[2025-04-07 14:06:00.738] [info] Core [0] : MatMul active cycle 7010 Vector active cycle 0 
[2025-04-07 14:06:00.738] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.738] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.738] [info] Core [0] : Systolic Array Utilization(%) 76.86 (70.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8910000
[2025-04-07 14:06:00.748] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.748] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.748] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.748] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8920000
[2025-04-07 14:06:00.754] [info] DDR4-CH_0: BW utilization 11% (1053 reads, 126 writes)
[2025-04-07 14:06:00.768] [info] Core [0] : MatMul active cycle 6316 Vector active cycle 0 
[2025-04-07 14:06:00.768] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.768] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.768] [info] Core [0] : Systolic Array Utilization(%) 69.91 (63.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8930000
[2025-04-07 14:06:00.782] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:00.782] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.782] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.782] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8940000
[2025-04-07 14:06:00.794] [info] Core [0] : MatMul active cycle 8666 Vector active cycle 0 
[2025-04-07 14:06:00.794] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.794] [info] Core [0] : Memory unit idle cycle 9221 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.794] [info] Core [0] : Systolic Array Utilization(%) 96.68 (86.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8950000
[2025-04-07 14:06:00.794] [info] DDR4-CH_0: BW utilization 13% (1185 reads, 129 writes)
[2025-04-07 14:06:00.813] [info] Core [0] : MatMul active cycle 7041 Vector active cycle 0 
[2025-04-07 14:06:00.813] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.813] [info] Core [0] : Memory unit idle cycle 9799 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.813] [info] Core [0] : Systolic Array Utilization(%) 80.16 (70.41% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8960000
[2025-04-07 14:06:00.820] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:00.821] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.821] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.821] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8970000
[2025-04-07 14:06:00.833] [info] DDR4-CH_0: BW utilization 12% (1025 reads, 224 writes)
[2025-04-07 14:06:00.844] [info] Core [0] : MatMul active cycle 6301 Vector active cycle 0 
[2025-04-07 14:06:00.844] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.844] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.844] [info] Core [0] : Systolic Array Utilization(%) 70.15 (63.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8980000
[2025-04-07 14:06:00.854] [info] Core [0] : MatMul active cycle 8765 Vector active cycle 0 
[2025-04-07 14:06:00.854] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.854] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.854] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 8990000
[2025-04-07 14:06:00.873] [info] Core [0] : MatMul active cycle 6910 Vector active cycle 0 
[2025-04-07 14:06:00.873] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.873] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.873] [info] Core [0] : Systolic Array Utilization(%) 76.86 (69.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9000000
[2025-04-07 14:06:00.873] [info] DDR4-CH_0: BW utilization 13% (1159 reads, 145 writes)
[2025-04-07 14:06:00.890] [info] Core [0] : MatMul active cycle 8765 Vector active cycle 0 
[2025-04-07 14:06:00.890] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.890] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.890] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9010000
[2025-04-07 14:06:00.901] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:00.901] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.901] [info] Core [0] : Memory unit idle cycle 9083 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.901] [info] Core [0] : Systolic Array Utilization(%) 95.30 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9020000
[2025-04-07 14:06:00.913] [info] DDR4-CH_0: BW utilization 12% (1114 reads, 129 writes)
[2025-04-07 14:06:00.919] [info] Core [0] : MatMul active cycle 6499 Vector active cycle 0 
[2025-04-07 14:06:00.919] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.919] [info] Core [0] : Memory unit idle cycle 9937 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.919] [info] Core [0] : Systolic Array Utilization(%) 74.82 (64.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9030000
[2025-04-07 14:06:00.928] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:00.928] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.928] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.928] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9040000
[2025-04-07 14:06:00.943] [info] Core [0] : MatMul active cycle 8578 Vector active cycle 0 
[2025-04-07 14:06:00.943] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.943] [info] Core [0] : Memory unit idle cycle 9178 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.943] [info] Core [0] : Systolic Array Utilization(%) 93.57 (85.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9050000
[2025-04-07 14:06:00.943] [info] DDR4-CH_0: BW utilization 9% (854 reads, 141 writes)
[2025-04-07 14:06:00.958] [info] Core [0] : MatMul active cycle 8086 Vector active cycle 0 
[2025-04-07 14:06:00.958] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.958] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.958] [info] Core [0] : Systolic Array Utilization(%) 91.90 (80.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9060000
[2025-04-07 14:06:00.973] [info] Core [0] : MatMul active cycle 8087 Vector active cycle 0 
[2025-04-07 14:06:00.973] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.973] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.973] [info] Core [0] : Systolic Array Utilization(%) 90.91 (80.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9070000
[2025-04-07 14:06:00.980] [info] DDR4-CH_0: BW utilization 15% (1356 reads, 150 writes)
[2025-04-07 14:06:00.988] [info] Core [0] : MatMul active cycle 8161 Vector active cycle 0 
[2025-04-07 14:06:00.988] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:00.988] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:00.988] [info] Core [0] : Systolic Array Utilization(%) 92.70 (81.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9080000
[2025-04-07 14:06:01.003] [info] Core [0] : MatMul active cycle 8012 Vector active cycle 0 
[2025-04-07 14:06:01.003] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.003] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.003] [info] Core [0] : Systolic Array Utilization(%) 90.28 (80.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9090000
[2025-04-07 14:06:01.022] [info] Core [0] : MatMul active cycle 6787 Vector active cycle 0 
[2025-04-07 14:06:01.022] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.022] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.022] [info] Core [0] : Systolic Array Utilization(%) 77.29 (67.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9100000
[2025-04-07 14:06:01.022] [info] DDR4-CH_0: BW utilization 15% (1480 reads, 112 writes)
[2025-04-07 14:06:01.031] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:01.031] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.031] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.031] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9110000
[2025-04-07 14:06:01.049] [info] Core [0] : MatMul active cycle 7464 Vector active cycle 0 
[2025-04-07 14:06:01.049] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.049] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.049] [info] Core [0] : Systolic Array Utilization(%) 84.87 (74.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9120000
[2025-04-07 14:06:01.053] [info] DDR4-CH_0: BW utilization 11% (994 reads, 132 writes)
[2025-04-07 14:06:01.057] [info] Core [0] : MatMul active cycle 8602 Vector active cycle 0 
[2025-04-07 14:06:01.057] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.057] [info] Core [0] : Memory unit idle cycle 9653 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.057] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9130000
[2025-04-07 14:06:01.073] [info] Core [0] : MatMul active cycle 7393 Vector active cycle 0 
[2025-04-07 14:06:01.073] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.073] [info] Core [0] : Memory unit idle cycle 9442 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.073] [info] Core [0] : Systolic Array Utilization(%) 84.87 (73.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9140000
[2025-04-07 14:06:01.086] [info] Core [0] : MatMul active cycle 7382 Vector active cycle 0 
[2025-04-07 14:06:01.086] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.086] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.086] [info] Core [0] : Systolic Array Utilization(%) 84.87 (73.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9150000
[2025-04-07 14:06:01.086] [info] DDR4-CH_0: BW utilization 11% (972 reads, 175 writes)
[2025-04-07 14:06:01.098] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:01.098] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.098] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.098] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9160000
[2025-04-07 14:06:01.116] [info] Core [0] : MatMul active cycle 7470 Vector active cycle 0 
[2025-04-07 14:06:01.116] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.116] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.116] [info] Core [0] : Systolic Array Utilization(%) 84.95 (74.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9170000
[2025-04-07 14:06:01.122] [info] DDR4-CH_0: BW utilization 12% (1109 reads, 105 writes)
[2025-04-07 14:06:01.124] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:01.124] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.124] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.124] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9180000
[2025-04-07 14:06:01.142] [info] Core [0] : MatMul active cycle 7446 Vector active cycle 0 
[2025-04-07 14:06:01.142] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.143] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.143] [info] Core [0] : Systolic Array Utilization(%) 85.15 (74.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9190000
[2025-04-07 14:06:01.155] [info] Core [0] : MatMul active cycle 8071 Vector active cycle 0 
[2025-04-07 14:06:01.155] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.155] [info] Core [0] : Memory unit idle cycle 9208 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.155] [info] Core [0] : Systolic Array Utilization(%) 92.30 (80.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9200000
[2025-04-07 14:06:01.155] [info] DDR4-CH_0: BW utilization 10% (889 reads, 158 writes)
[2025-04-07 14:06:01.169] [info] Core [0] : MatMul active cycle 7848 Vector active cycle 0 
[2025-04-07 14:06:01.169] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.169] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.169] [info] Core [0] : Systolic Array Utilization(%) 92.84 (78.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9210000
[2025-04-07 14:06:01.184] [info] Core [0] : MatMul active cycle 7520 Vector active cycle 0 
[2025-04-07 14:06:01.184] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.184] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.184] [info] Core [0] : Systolic Array Utilization(%) 85.15 (75.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9220000
[2025-04-07 14:06:01.190] [info] DDR4-CH_0: BW utilization 12% (1124 reads, 123 writes)
[2025-04-07 14:06:01.194] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:01.194] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.194] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.194] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9230000
[2025-04-07 14:06:01.213] [info] Core [0] : MatMul active cycle 7402 Vector active cycle 0 
[2025-04-07 14:06:01.213] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.213] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.213] [info] Core [0] : Systolic Array Utilization(%) 84.17 (74.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9240000
[2025-04-07 14:06:01.222] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:01.222] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.222] [info] Core [0] : Memory unit idle cycle 9635 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.222] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9250000
[2025-04-07 14:06:01.222] [info] DDR4-CH_0: BW utilization 10% (946 reads, 93 writes)
[2025-04-07 14:06:01.239] [info] Core [0] : MatMul active cycle 6266 Vector active cycle 0 
[2025-04-07 14:06:01.239] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.239] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.239] [info] Core [0] : Systolic Array Utilization(%) 72.59 (62.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9260000
[2025-04-07 14:06:01.253] [info] Core [0] : MatMul active cycle 7662 Vector active cycle 0 
[2025-04-07 14:06:01.253] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.253] [info] Core [0] : Memory unit idle cycle 9172 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.253] [info] Core [0] : Systolic Array Utilization(%) 87.73 (76.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9270000
[2025-04-07 14:06:01.262] [info] DDR4-CH_0: BW utilization 14% (1227 reads, 194 writes)
[2025-04-07 14:06:01.267] [info] Core [0] : MatMul active cycle 7831 Vector active cycle 0 
[2025-04-07 14:06:01.267] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.267] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.267] [info] Core [0] : Systolic Array Utilization(%) 92.02 (78.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9280000
[2025-04-07 14:06:01.282] [info] Core [0] : MatMul active cycle 7394 Vector active cycle 0 
[2025-04-07 14:06:01.282] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.282] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.282] [info] Core [0] : Systolic Array Utilization(%) 84.09 (73.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9290000
[2025-04-07 14:06:01.291] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:01.291] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.291] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.291] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9300000
[2025-04-07 14:06:01.291] [info] DDR4-CH_0: BW utilization 9% (851 reads, 90 writes)
[2025-04-07 14:06:01.309] [info] Core [0] : MatMul active cycle 7358 Vector active cycle 0 
[2025-04-07 14:06:01.309] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.309] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.309] [info] Core [0] : Systolic Array Utilization(%) 84.10 (73.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9310000
[2025-04-07 14:06:01.318] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:01.318] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.318] [info] Core [0] : Memory unit idle cycle 9635 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.318] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9320000
[2025-04-07 14:06:01.330] [info] DDR4-CH_0: BW utilization 14% (1244 reads, 175 writes)
[2025-04-07 14:06:01.335] [info] Core [0] : MatMul active cycle 7264 Vector active cycle 0 
[2025-04-07 14:06:01.335] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.335] [info] Core [0] : Memory unit idle cycle 9418 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.335] [info] Core [0] : Systolic Array Utilization(%) 84.29 (72.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9330000
[2025-04-07 14:06:01.350] [info] Core [0] : MatMul active cycle 7444 Vector active cycle 0 
[2025-04-07 14:06:01.350] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.350] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.350] [info] Core [0] : Systolic Array Utilization(%) 84.64 (74.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9340000
[2025-04-07 14:06:01.362] [info] Core [0] : MatMul active cycle 8514 Vector active cycle 0 
[2025-04-07 14:06:01.362] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.362] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.362] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9350000
[2025-04-07 14:06:01.362] [info] DDR4-CH_0: BW utilization 10% (956 reads, 109 writes)
[2025-04-07 14:06:01.381] [info] Core [0] : MatMul active cycle 7426 Vector active cycle 0 
[2025-04-07 14:06:01.381] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.381] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.381] [info] Core [0] : Systolic Array Utilization(%) 84.65 (74.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9360000
[2025-04-07 14:06:01.388] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:01.388] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.388] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.388] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9370000
[2025-04-07 14:06:01.401] [info] DDR4-CH_0: BW utilization 12% (1117 reads, 168 writes)
[2025-04-07 14:06:01.408] [info] Core [0] : MatMul active cycle 7283 Vector active cycle 0 
[2025-04-07 14:06:01.408] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.408] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.408] [info] Core [0] : Systolic Array Utilization(%) 83.35 (72.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9380000
[2025-04-07 14:06:01.421] [info] Core [0] : MatMul active cycle 8047 Vector active cycle 0 
[2025-04-07 14:06:01.421] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.421] [info] Core [0] : Memory unit idle cycle 9172 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.421] [info] Core [0] : Systolic Array Utilization(%) 92.20 (80.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9390000
[2025-04-07 14:06:01.436] [info] Core [0] : MatMul active cycle 7799 Vector active cycle 0 
[2025-04-07 14:06:01.436] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.436] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.436] [info] Core [0] : Systolic Array Utilization(%) 91.29 (77.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9400000
[2025-04-07 14:06:01.436] [info] DDR4-CH_0: BW utilization 11% (1085 reads, 100 writes)
[2025-04-07 14:06:01.450] [info] Core [0] : MatMul active cycle 6261 Vector active cycle 0 
[2025-04-07 14:06:01.450] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.450] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.450] [info] Core [0] : Systolic Array Utilization(%) 71.47 (62.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9410000
[2025-04-07 14:06:01.461] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:01.461] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.461] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.461] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9420000
[2025-04-07 14:06:01.468] [info] DDR4-CH_0: BW utilization 9% (875 reads, 88 writes)
[2025-04-07 14:06:01.479] [info] Core [0] : MatMul active cycle 7028 Vector active cycle 0 
[2025-04-07 14:06:01.479] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.479] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.479] [info] Core [0] : Systolic Array Utilization(%) 79.99 (70.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9430000
[2025-04-07 14:06:01.486] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:01.486] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.486] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.486] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9440000
[2025-04-07 14:06:01.505] [info] Core [0] : MatMul active cycle 7377 Vector active cycle 0 
[2025-04-07 14:06:01.505] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.505] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.505] [info] Core [0] : Systolic Array Utilization(%) 83.45 (73.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9450000
[2025-04-07 14:06:01.505] [info] DDR4-CH_0: BW utilization 14% (1206 reads, 198 writes)
[2025-04-07 14:06:01.516] [info] Core [0] : MatMul active cycle 8351 Vector active cycle 0 
[2025-04-07 14:06:01.516] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.516] [info] Core [0] : Memory unit idle cycle 9184 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.516] [info] Core [0] : Systolic Array Utilization(%) 96.28 (83.51% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9460000
[2025-04-07 14:06:01.531] [info] Core [0] : MatMul active cycle 7381 Vector active cycle 0 
[2025-04-07 14:06:01.531] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.531] [info] Core [0] : Memory unit idle cycle 9869 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.531] [info] Core [0] : Systolic Array Utilization(%) 87.17 (73.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9470000
[2025-04-07 14:06:01.533] [info] DDR4-CH_0: BW utilization 9% (851 reads, 88 writes)
[2025-04-07 14:06:01.545] [info] Core [0] : MatMul active cycle 7333 Vector active cycle 0 
[2025-04-07 14:06:01.545] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.545] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.545] [info] Core [0] : Systolic Array Utilization(%) 83.24 (73.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9480000
[2025-04-07 14:06:01.555] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:01.555] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.555] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.555] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9490000
[2025-04-07 14:06:01.573] [info] Core [0] : MatMul active cycle 7338 Vector active cycle 0 
[2025-04-07 14:06:01.573] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.573] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.573] [info] Core [0] : Systolic Array Utilization(%) 83.50 (73.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9500000
[2025-04-07 14:06:01.573] [info] DDR4-CH_0: BW utilization 15% (1349 reads, 187 writes)
[2025-04-07 14:06:01.580] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:01.580] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.580] [info] Core [0] : Memory unit idle cycle 9791 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.580] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9510000
[2025-04-07 14:06:01.595] [info] Core [0] : MatMul active cycle 7180 Vector active cycle 0 
[2025-04-07 14:06:01.595] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.595] [info] Core [0] : Memory unit idle cycle 9436 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.595] [info] Core [0] : Systolic Array Utilization(%) 80.22 (71.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9520000
[2025-04-07 14:06:01.603] [info] DDR4-CH_0: BW utilization 10% (902 reads, 157 writes)
[2025-04-07 14:06:01.610] [info] Core [0] : MatMul active cycle 8012 Vector active cycle 0 
[2025-04-07 14:06:01.610] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.610] [info] Core [0] : Memory unit idle cycle 9412 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.610] [info] Core [0] : Systolic Array Utilization(%) 90.13 (80.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9530000
[2025-04-07 14:06:01.625] [info] Core [0] : MatMul active cycle 6997 Vector active cycle 0 
[2025-04-07 14:06:01.625] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.625] [info] Core [0] : Memory unit idle cycle 9453 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.625] [info] Core [0] : Systolic Array Utilization(%) 79.13 (69.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9540000
[2025-04-07 14:06:01.638] [info] Core [0] : MatMul active cycle 7346 Vector active cycle 0 
[2025-04-07 14:06:01.638] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.638] [info] Core [0] : Memory unit idle cycle 9412 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.638] [info] Core [0] : Systolic Array Utilization(%) 83.00 (73.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9550000
[2025-04-07 14:06:01.639] [info] DDR4-CH_0: BW utilization 13% (1237 reads, 110 writes)
[2025-04-07 14:06:01.642] [info] Layer Conv_5 finish at 9553805
[2025-04-07 14:06:01.642] [info] Total compute time 2308920
[2025-04-07 14:06:01.642] [info] executable layer count 1
[2025-04-07 14:06:01.642] [info] Start layer Conv_8
[2025-04-07 14:06:01.658] [info] Core [0] : MatMul active cycle 6023 Vector active cycle 0 
[2025-04-07 14:06:01.658] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.658] [info] Core [0] : Memory unit idle cycle 9166 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.658] [info] Core [0] : Systolic Array Utilization(%) 68.42 (60.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9560000
[2025-04-07 14:06:01.667] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:06:01.667] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.667] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.667] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9570000
[2025-04-07 14:06:01.669] [info] DDR4-CH_0: BW utilization 10% (1005 reads, 52 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:01.681] [info] Core [0] : MatMul active cycle 6953 Vector active cycle 0 
[2025-04-07 14:06:01.681] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.681] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.681] [info] Core [0] : Systolic Array Utilization(%) 77.10 (69.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9580000
[2025-04-07 14:06:01.694] [info] Core [0] : MatMul active cycle 7961 Vector active cycle 0 
[2025-04-07 14:06:01.694] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.694] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.694] [info] Core [0] : Systolic Array Utilization(%) 91.29 (79.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9590000
[2025-04-07 14:06:01.703] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:06:01.703] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.703] [info] Core [0] : Memory unit idle cycle 9545 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.703] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9600000
[2025-04-07 14:06:01.703] [info] DDR4-CH_0: BW utilization 10% (963 reads, 124 writes)
[2025-04-07 14:06:01.724] [info] Core [0] : MatMul active cycle 7272 Vector active cycle 0 
[2025-04-07 14:06:01.724] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.724] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.724] [info] Core [0] : Systolic Array Utilization(%) 80.57 (72.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9610000
[2025-04-07 14:06:01.731] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:01.731] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.731] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.731] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9620000
[2025-04-07 14:06:01.742] [info] DDR4-CH_0: BW utilization 12% (1095 reads, 165 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:01.752] [info] Core [0] : MatMul active cycle 6358 Vector active cycle 0 
[2025-04-07 14:06:01.752] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.752] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.752] [info] Core [0] : Systolic Array Utilization(%) 68.71 (63.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9630000
[2025-04-07 14:06:01.762] [info] Core [0] : MatMul active cycle 8680 Vector active cycle 0 
[2025-04-07 14:06:01.762] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.762] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.762] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9640000
[2025-04-07 14:06:01.776] [info] Core [0] : MatMul active cycle 7392 Vector active cycle 0 
[2025-04-07 14:06:01.777] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.777] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.777] [info] Core [0] : Systolic Array Utilization(%) 81.90 (73.92% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9650000
[2025-04-07 14:06:01.777] [info] DDR4-CH_0: BW utilization 11% (927 reads, 209 writes)
[2025-04-07 14:06:01.790] [info] Core [0] : MatMul active cycle 8658 Vector active cycle 0 
[2025-04-07 14:06:01.790] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.790] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.791] [info] Core [0] : Systolic Array Utilization(%) 98.69 (86.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9660000
[2025-04-07 14:06:01.799] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:01.799] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.799] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.799] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9670000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:01.811] [info] DDR4-CH_0: BW utilization 11% (1022 reads, 124 writes)
[2025-04-07 14:06:01.819] [info] Core [0] : MatMul active cycle 6157 Vector active cycle 0 
[2025-04-07 14:06:01.819] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.819] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.819] [info] Core [0] : Systolic Array Utilization(%) 68.59 (61.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9680000
[2025-04-07 14:06:01.826] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:01.826] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.826] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.826] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9690000
[2025-04-07 14:06:01.847] [info] Core [0] : MatMul active cycle 7257 Vector active cycle 0 
[2025-04-07 14:06:01.847] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.847] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.847] [info] Core [0] : Systolic Array Utilization(%) 80.57 (72.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9700000
[2025-04-07 14:06:01.847] [info] DDR4-CH_0: BW utilization 12% (1129 reads, 124 writes)
[2025-04-07 14:06:01.857] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:01.857] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.857] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.857] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9710000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:01.871] [info] Core [0] : MatMul active cycle 6790 Vector active cycle 0 
[2025-04-07 14:06:01.871] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.871] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.871] [info] Core [0] : Systolic Array Utilization(%) 74.62 (67.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9720000
[2025-04-07 14:06:01.882] [info] DDR4-CH_0: BW utilization 11% (1008 reads, 131 writes)
[2025-04-07 14:06:01.885] [info] Core [0] : MatMul active cycle 8148 Vector active cycle 0 
[2025-04-07 14:06:01.885] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.885] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.885] [info] Core [0] : Systolic Array Utilization(%) 94.09 (81.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9730000
[2025-04-07 14:06:01.894] [info] Core [0] : MatMul active cycle 8857 Vector active cycle 0 
[2025-04-07 14:06:01.894] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.894] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.894] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9740000
[2025-04-07 14:06:01.916] [info] Core [0] : MatMul active cycle 6818 Vector active cycle 0 
[2025-04-07 14:06:01.916] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.916] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.916] [info] Core [0] : Systolic Array Utilization(%) 76.72 (68.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9750000
[2025-04-07 14:06:01.916] [info] DDR4-CH_0: BW utilization 11% (984 reads, 143 writes)
[2025-04-07 14:06:01.923] [info] Core [0] : MatMul active cycle 8765 Vector active cycle 0 
[2025-04-07 14:06:01.923] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.923] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.923] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9760000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:01.944] [info] Core [0] : MatMul active cycle 5898 Vector active cycle 0 
[2025-04-07 14:06:01.944] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.944] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.944] [info] Core [0] : Systolic Array Utilization(%) 65.39 (58.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9770000
[2025-04-07 14:06:01.951] [info] DDR4-CH_0: BW utilization 11% (985 reads, 129 writes)
[2025-04-07 14:06:01.956] [info] Core [0] : MatMul active cycle 8825 Vector active cycle 0 
[2025-04-07 14:06:01.956] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.956] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.956] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9780000
[2025-04-07 14:06:01.970] [info] Core [0] : MatMul active cycle 7742 Vector active cycle 0 
[2025-04-07 14:06:01.970] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.970] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.970] [info] Core [0] : Systolic Array Utilization(%) 86.27 (77.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9790000
[2025-04-07 14:06:01.985] [info] Core [0] : MatMul active cycle 7901 Vector active cycle 0 
[2025-04-07 14:06:01.985] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.985] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.985] [info] Core [0] : Systolic Array Utilization(%) 89.99 (79.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9800000
[2025-04-07 14:06:01.985] [info] DDR4-CH_0: BW utilization 11% (987 reads, 129 writes)
[2025-04-07 14:06:01.994] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:01.994] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:01.994] [info] Core [0] : Memory unit idle cycle 9521 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:01.994] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9810000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:02.017] [info] Core [0] : MatMul active cycle 5863 Vector active cycle 0 
[2025-04-07 14:06:02.017] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.017] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.017] [info] Core [0] : Systolic Array Utilization(%) 64.02 (58.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9820000
[2025-04-07 14:06:02.021] [info] DDR4-CH_0: BW utilization 11% (1018 reads, 126 writes)
[2025-04-07 14:06:02.025] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:02.025] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.025] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.025] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9830000
[2025-04-07 14:06:02.042] [info] Core [0] : MatMul active cycle 6939 Vector active cycle 0 
[2025-04-07 14:06:02.043] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.043] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.043] [info] Core [0] : Systolic Array Utilization(%) 76.21 (69.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9840000
[2025-04-07 14:06:02.055] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:06:02.055] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.055] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.055] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9850000
[2025-04-07 14:06:02.055] [info] DDR4-CH_0: BW utilization 12% (1121 reads, 126 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:02.067] [info] Core [0] : MatMul active cycle 8299 Vector active cycle 0 
[2025-04-07 14:06:02.067] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.067] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.067] [info] Core [0] : Systolic Array Utilization(%) 92.25 (82.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9860000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:02.084] [info] Core [0] : MatMul active cycle 6244 Vector active cycle 0 
[2025-04-07 14:06:02.085] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.085] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.085] [info] Core [0] : Systolic Array Utilization(%) 72.27 (62.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9870000
[2025-04-07 14:06:02.090] [info] DDR4-CH_0: BW utilization 11% (984 reads, 129 writes)
[2025-04-07 14:06:02.093] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:02.093] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.093] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.093] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9880000
[2025-04-07 14:06:02.116] [info] Core [0] : MatMul active cycle 6882 Vector active cycle 0 
[2025-04-07 14:06:02.116] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.116] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.116] [info] Core [0] : Systolic Array Utilization(%) 76.51 (68.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9890000
[2025-04-07 14:06:02.125] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:02.125] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.125] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.125] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9900000
[2025-04-07 14:06:02.125] [info] DDR4-CH_0: BW utilization 11% (986 reads, 129 writes)
[2025-04-07 14:06:02.141] [info] Core [0] : MatMul active cycle 5990 Vector active cycle 0 
[2025-04-07 14:06:02.141] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.141] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.141] [info] Core [0] : Systolic Array Utilization(%) 66.20 (59.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9910000
[2025-04-07 14:06:02.155] [info] Core [0] : MatMul active cycle 8538 Vector active cycle 0 
[2025-04-07 14:06:02.155] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.155] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.155] [info] Core [0] : Systolic Array Utilization(%) 97.94 (85.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9920000
[2025-04-07 14:06:02.159] [info] DDR4-CH_0: BW utilization 11% (986 reads, 126 writes)
[2025-04-07 14:06:02.164] [info] Core [0] : MatMul active cycle 8857 Vector active cycle 0 
[2025-04-07 14:06:02.164] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.164] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.164] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9930000
[2025-04-07 14:06:02.186] [info] Core [0] : MatMul active cycle 6938 Vector active cycle 0 
[2025-04-07 14:06:02.186] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.186] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.186] [info] Core [0] : Systolic Array Utilization(%) 77.99 (69.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9940000
[2025-04-07 14:06:02.193] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:02.193] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.193] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.193] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9950000
[2025-04-07 14:06:02.193] [info] DDR4-CH_0: BW utilization 10% (929 reads, 126 writes)
[2025-04-07 14:06:02.214] [info] Core [0] : MatMul active cycle 6249 Vector active cycle 0 
[2025-04-07 14:06:02.214] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.214] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.214] [info] Core [0] : Systolic Array Utilization(%) 68.74 (62.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9960000
[2025-04-07 14:06:02.225] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:06:02.225] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.225] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.225] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9970000
[2025-04-07 14:06:02.227] [info] DDR4-CH_0: BW utilization 10% (931 reads, 128 writes)
[2025-04-07 14:06:02.240] [info] Core [0] : MatMul active cycle 7081 Vector active cycle 0 
[2025-04-07 14:06:02.240] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.240] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.240] [info] Core [0] : Systolic Array Utilization(%) 78.64 (70.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9980000
[2025-04-07 14:06:02.255] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:02.255] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.255] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.255] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 9990000
[2025-04-07 14:06:02.264] [info] Core [0] : MatMul active cycle 8825 Vector active cycle 0 
[2025-04-07 14:06:02.265] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.265] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.265] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10000000
[2025-04-07 14:06:02.265] [info] DDR4-CH_0: BW utilization 11% (1051 reads, 128 writes)
[2025-04-07 14:06:02.285] [info] Core [0] : MatMul active cycle 6053 Vector active cycle 0 
[2025-04-07 14:06:02.285] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.285] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.285] [info] Core [0] : Systolic Array Utilization(%) 68.34 (60.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10010000
[2025-04-07 14:06:02.292] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:02.292] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.292] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.292] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10020000
[2025-04-07 14:06:02.302] [info] DDR4-CH_0: BW utilization 11% (1072 reads, 127 writes)
[2025-04-07 14:06:02.313] [info] Core [0] : MatMul active cycle 7066 Vector active cycle 0 
[2025-04-07 14:06:02.313] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.313] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.313] [info] Core [0] : Systolic Array Utilization(%) 78.67 (70.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10030000
[2025-04-07 14:06:02.324] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:02.324] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.324] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.324] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10040000
[2025-04-07 14:06:02.344] [info] Core [0] : MatMul active cycle 6790 Vector active cycle 0 
[2025-04-07 14:06:02.344] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.344] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.344] [info] Core [0] : Systolic Array Utilization(%) 74.62 (67.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10050000
[2025-04-07 14:06:02.344] [info] DDR4-CH_0: BW utilization 11% (935 reads, 222 writes)
[2025-04-07 14:06:02.359] [info] Core [0] : MatMul active cycle 8148 Vector active cycle 0 
[2025-04-07 14:06:02.359] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.359] [info] Core [0] : Memory unit idle cycle 9857 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.359] [info] Core [0] : Systolic Array Utilization(%) 93.74 (81.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10060000
[2025-04-07 14:06:02.368] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:02.368] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.368] [info] Core [0] : Memory unit idle cycle 9664 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.368] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10070000
[2025-04-07 14:06:02.382] [info] DDR4-CH_0: BW utilization 12% (1123 reads, 149 writes)
[2025-04-07 14:06:02.391] [info] Core [0] : MatMul active cycle 7081 Vector active cycle 0 
[2025-04-07 14:06:02.391] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.391] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.391] [info] Core [0] : Systolic Array Utilization(%) 78.64 (70.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10080000
[2025-04-07 14:06:02.398] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:02.398] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.398] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.398] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10090000
[2025-04-07 14:06:02.420] [info] Core [0] : MatMul active cycle 6309 Vector active cycle 0 
[2025-04-07 14:06:02.420] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.420] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.420] [info] Core [0] : Systolic Array Utilization(%) 68.34 (63.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10100000
[2025-04-07 14:06:02.420] [info] DDR4-CH_0: BW utilization 11% (1035 reads, 121 writes)
[2025-04-07 14:06:02.431] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:02.431] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.431] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.431] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10110000
[2025-04-07 14:06:02.442] [info] Core [0] : MatMul active cycle 8964 Vector active cycle 0 
[2025-04-07 14:06:02.442] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.442] [info] Core [0] : Memory unit idle cycle 9587 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.442] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10120000
[2025-04-07 14:06:02.450] [info] DDR4-CH_0: BW utilization 9% (774 reads, 145 writes)
[2025-04-07 14:06:02.457] [info] Core [0] : MatMul active cycle 7415 Vector active cycle 0 
[2025-04-07 14:06:02.457] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.457] [info] Core [0] : Memory unit idle cycle 9571 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.457] [info] Core [0] : Systolic Array Utilization(%) 83.90 (74.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10130000
[2025-04-07 14:06:02.474] [info] Core [0] : MatMul active cycle 8197 Vector active cycle 0 
[2025-04-07 14:06:02.474] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.474] [info] Core [0] : Memory unit idle cycle 9301 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.474] [info] Core [0] : Systolic Array Utilization(%) 91.93 (81.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10140000
[2025-04-07 14:06:02.488] [info] Core [0] : MatMul active cycle 8350 Vector active cycle 0 
[2025-04-07 14:06:02.488] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.488] [info] Core [0] : Memory unit idle cycle 9571 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.488] [info] Core [0] : Systolic Array Utilization(%) 95.15 (83.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10150000
[2025-04-07 14:06:02.488] [info] DDR4-CH_0: BW utilization 14% (1254 reads, 150 writes)
[2025-04-07 14:06:02.504] [info] Core [0] : MatMul active cycle 8122 Vector active cycle 0 
[2025-04-07 14:06:02.504] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.504] [info] Core [0] : Memory unit idle cycle 9301 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.504] [info] Core [0] : Systolic Array Utilization(%) 91.48 (81.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10160000
[2025-04-07 14:06:02.515] [info] Core [0] : MatMul active cycle 8498 Vector active cycle 0 
[2025-04-07 14:06:02.516] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.516] [info] Core [0] : Memory unit idle cycle 9571 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.516] [info] Core [0] : Systolic Array Utilization(%) 95.97 (84.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10170000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:02.528] [info] DDR4-CH_0: BW utilization 14% (1338 reads, 110 writes)
[2025-04-07 14:06:02.538] [info] Core [0] : MatMul active cycle 5399 Vector active cycle 0 
[2025-04-07 14:06:02.538] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.538] [info] Core [0] : Memory unit idle cycle 9152 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.538] [info] Core [0] : Systolic Array Utilization(%) 61.26 (53.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10180000
[2025-04-07 14:06:02.545] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:06:02.545] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.545] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.545] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10190000
[2025-04-07 14:06:02.564] [info] Core [0] : MatMul active cycle 6858 Vector active cycle 0 
[2025-04-07 14:06:02.564] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.564] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.564] [info] Core [0] : Systolic Array Utilization(%) 75.45 (68.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10200000
[2025-04-07 14:06:02.564] [info] DDR4-CH_0: BW utilization 13% (1154 reads, 166 writes)
[2025-04-07 14:06:02.576] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:02.576] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.576] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.576] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10210000
[2025-04-07 14:06:02.589] [info] Core [0] : MatMul active cycle 7965 Vector active cycle 0 
[2025-04-07 14:06:02.589] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.589] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.589] [info] Core [0] : Systolic Array Utilization(%) 88.72 (79.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10220000
[2025-04-07 14:06:02.600] [info] DDR4-CH_0: BW utilization 11% (1036 reads, 138 writes)
[2025-04-07 14:06:02.606] [info] Core [0] : MatMul active cycle 6563 Vector active cycle 0 
[2025-04-07 14:06:02.606] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.606] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.606] [info] Core [0] : Systolic Array Utilization(%) 75.44 (65.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10230000
[2025-04-07 14:06:02.613] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:06:02.613] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.613] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.613] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10240000
[2025-04-07 14:06:02.635] [info] Core [0] : MatMul active cycle 6890 Vector active cycle 0 
[2025-04-07 14:06:02.635] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.635] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.635] [info] Core [0] : Systolic Array Utilization(%) 75.74 (68.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10250000
[2025-04-07 14:06:02.635] [info] DDR4-CH_0: BW utilization 12% (1091 reads, 117 writes)
[2025-04-07 14:06:02.644] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:02.644] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.644] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.644] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10260000
[2025-04-07 14:06:02.661] [info] Core [0] : MatMul active cycle 6118 Vector active cycle 0 
[2025-04-07 14:06:02.661] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.661] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.661] [info] Core [0] : Systolic Array Utilization(%) 67.04 (61.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10270000
[2025-04-07 14:06:02.671] [info] DDR4-CH_0: BW utilization 11% (1061 reads, 129 writes)
[2025-04-07 14:06:02.675] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:02.675] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.675] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.675] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10280000
[2025-04-07 14:06:02.684] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:02.684] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.684] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.684] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10290000
[2025-04-07 14:06:02.705] [info] Core [0] : MatMul active cycle 6683 Vector active cycle 0 
[2025-04-07 14:06:02.706] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.706] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.706] [info] Core [0] : Systolic Array Utilization(%) 75.97 (66.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10300000
[2025-04-07 14:06:02.706] [info] DDR4-CH_0: BW utilization 11% (968 reads, 138 writes)
[2025-04-07 14:06:02.713] [info] Core [0] : MatMul active cycle 8800 Vector active cycle 0 
[2025-04-07 14:06:02.713] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.713] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.713] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10310000
[2025-04-07 14:06:02.734] [info] Core [0] : MatMul active cycle 5990 Vector active cycle 0 
[2025-04-07 14:06:02.734] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.734] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.734] [info] Core [0] : Systolic Array Utilization(%) 66.86 (59.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10320000
[2025-04-07 14:06:02.739] [info] DDR4-CH_0: BW utilization 11% (966 reads, 138 writes)
[2025-04-07 14:06:02.744] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:02.744] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.744] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.744] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10330000
[2025-04-07 14:06:02.759] [info] Core [0] : MatMul active cycle 6882 Vector active cycle 0 
[2025-04-07 14:06:02.759] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.760] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.760] [info] Core [0] : Systolic Array Utilization(%) 76.40 (68.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10340000
[2025-04-07 14:06:02.774] [info] Core [0] : MatMul active cycle 8722 Vector active cycle 0 
[2025-04-07 14:06:02.774] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.774] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.774] [info] Core [0] : Systolic Array Utilization(%) 99.54 (87.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10350000
[2025-04-07 14:06:02.774] [info] DDR4-CH_0: BW utilization 11% (1034 reads, 117 writes)
[2025-04-07 14:06:02.783] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:02.783] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.783] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.783] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10360000
[2025-04-07 14:06:02.805] [info] Core [0] : MatMul active cycle 6093 Vector active cycle 0 
[2025-04-07 14:06:02.805] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.805] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.805] [info] Core [0] : Systolic Array Utilization(%) 68.17 (60.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10370000
[2025-04-07 14:06:02.810] [info] DDR4-CH_0: BW utilization 11% (1020 reads, 117 writes)
[2025-04-07 14:06:02.813] [info] Core [0] : MatMul active cycle 8753 Vector active cycle 0 
[2025-04-07 14:06:02.814] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.814] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.814] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10380000
[2025-04-07 14:06:02.835] [info] Core [0] : MatMul active cycle 6890 Vector active cycle 0 
[2025-04-07 14:06:02.835] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.835] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.835] [info] Core [0] : Systolic Array Utilization(%) 75.94 (68.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10390000
[2025-04-07 14:06:02.848] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:02.848] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.848] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.848] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10400000
[2025-04-07 14:06:02.848] [info] DDR4-CH_0: BW utilization 12% (1100 reads, 119 writes)
[2025-04-07 14:06:02.863] [info] Core [0] : MatMul active cycle 7137 Vector active cycle 0 
[2025-04-07 14:06:02.863] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.863] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.863] [info] Core [0] : Systolic Array Utilization(%) 78.82 (71.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10410000
[2025-04-07 14:06:02.878] [info] Core [0] : MatMul active cycle 7933 Vector active cycle 0 
[2025-04-07 14:06:02.878] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.878] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.878] [info] Core [0] : Systolic Array Utilization(%) 90.54 (79.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10420000
[2025-04-07 14:06:02.884] [info] DDR4-CH_0: BW utilization 11% (1013 reads, 119 writes)
[2025-04-07 14:06:02.888] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:02.888] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.888] [info] Core [0] : Memory unit idle cycle 9493 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.888] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10430000
[2025-04-07 14:06:02.911] [info] Core [0] : MatMul active cycle 6946 Vector active cycle 0 
[2025-04-07 14:06:02.911] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.911] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.911] [info] Core [0] : Systolic Array Utilization(%) 76.09 (69.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10440000
[2025-04-07 14:06:02.919] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:02.919] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.919] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.919] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10450000
[2025-04-07 14:06:02.919] [info] DDR4-CH_0: BW utilization 11% (1013 reads, 136 writes)
[2025-04-07 14:06:02.939] [info] Core [0] : MatMul active cycle 6429 Vector active cycle 0 
[2025-04-07 14:06:02.939] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.939] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.939] [info] Core [0] : Systolic Array Utilization(%) 70.99 (64.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10460000
[2025-04-07 14:06:02.953] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:02.953] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.953] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.953] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10470000
[2025-04-07 14:06:02.955] [info] DDR4-CH_0: BW utilization 11% (1014 reads, 136 writes)
[2025-04-07 14:06:02.968] [info] Core [0] : MatMul active cycle 7682 Vector active cycle 0 
[2025-04-07 14:06:02.968] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.968] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.968] [info] Core [0] : Systolic Array Utilization(%) 84.85 (76.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10480000
[2025-04-07 14:06:02.986] [info] Core [0] : MatMul active cycle 7961 Vector active cycle 0 
[2025-04-07 14:06:02.986] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.986] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.986] [info] Core [0] : Systolic Array Utilization(%) 91.27 (79.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10490000
[2025-04-07 14:06:02.996] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:06:02.996] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:02.996] [info] Core [0] : Memory unit idle cycle 9493 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:02.996] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10500000
[2025-04-07 14:06:02.996] [info] DDR4-CH_0: BW utilization 11% (1014 reads, 119 writes)
[2025-04-07 14:06:03.020] [info] Core [0] : MatMul active cycle 6380 Vector active cycle 0 
[2025-04-07 14:06:03.020] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.020] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.020] [info] Core [0] : Systolic Array Utilization(%) 70.46 (63.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10510000
[2025-04-07 14:06:03.029] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:03.029] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.029] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.029] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10520000
[2025-04-07 14:06:03.036] [info] DDR4-CH_0: BW utilization 13% (1202 reads, 119 writes)
[2025-04-07 14:06:03.049] [info] Core [0] : MatMul active cycle 6939 Vector active cycle 0 
[2025-04-07 14:06:03.049] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.049] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.049] [info] Core [0] : Systolic Array Utilization(%) 76.09 (69.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10530000
[2025-04-07 14:06:03.063] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:03.063] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.063] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.063] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10540000
[2025-04-07 14:06:03.079] [info] Core [0] : MatMul active cycle 7682 Vector active cycle 0 
[2025-04-07 14:06:03.079] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.079] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.079] [info] Core [0] : Systolic Array Utilization(%) 84.65 (76.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10550000
[2025-04-07 14:06:03.079] [info] DDR4-CH_0: BW utilization 12% (1113 reads, 169 writes)
[2025-04-07 14:06:03.096] [info] Core [0] : MatMul active cycle 7455 Vector active cycle 0 
[2025-04-07 14:06:03.096] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.096] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.096] [info] Core [0] : Systolic Array Utilization(%) 85.34 (74.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10560000
[2025-04-07 14:06:03.107] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:03.107] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.107] [info] Core [0] : Memory unit idle cycle 9747 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.107] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10570000
[2025-04-07 14:06:03.122] [info] DDR4-CH_0: BW utilization 13% (1116 reads, 221 writes)
[2025-04-07 14:06:03.133] [info] Core [0] : MatMul active cycle 7066 Vector active cycle 0 
[2025-04-07 14:06:03.133] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.133] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.133] [info] Core [0] : Systolic Array Utilization(%) 77.29 (70.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10580000
[2025-04-07 14:06:03.142] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:03.142] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.142] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.142] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10590000
[2025-04-07 14:06:03.162] [info] Core [0] : MatMul active cycle 6508 Vector active cycle 0 
[2025-04-07 14:06:03.162] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.162] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.162] [info] Core [0] : Systolic Array Utilization(%) 70.77 (65.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10600000
[2025-04-07 14:06:03.162] [info] DDR4-CH_0: BW utilization 12% (1167 reads, 130 writes)
[2025-04-07 14:06:03.176] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:03.176] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.176] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.176] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10610000
[2025-04-07 14:06:03.190] [info] Core [0] : MatMul active cycle 8029 Vector active cycle 0 
[2025-04-07 14:06:03.190] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.190] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.190] [info] Core [0] : Systolic Array Utilization(%) 89.07 (80.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10620000
[2025-04-07 14:06:03.201] [info] DDR4-CH_0: BW utilization 12% (1105 reads, 125 writes)
[2025-04-07 14:06:03.207] [info] Core [0] : MatMul active cycle 7710 Vector active cycle 0 
[2025-04-07 14:06:03.207] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.207] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.207] [info] Core [0] : Systolic Array Utilization(%) 88.16 (77.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10630000
[2025-04-07 14:06:03.216] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:03.217] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.217] [info] Core [0] : Memory unit idle cycle 9493 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.217] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10640000
[2025-04-07 14:06:03.239] [info] Core [0] : MatMul active cycle 6401 Vector active cycle 0 
[2025-04-07 14:06:03.240] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.240] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.240] [info] Core [0] : Systolic Array Utilization(%) 70.14 (64.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10650000
[2025-04-07 14:06:03.240] [info] DDR4-CH_0: BW utilization 13% (1270 reads, 125 writes)
[2025-04-07 14:06:03.248] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:06:03.248] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.248] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.248] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10660000
[2025-04-07 14:06:03.273] [info] Core [0] : MatMul active cycle 6946 Vector active cycle 0 
[2025-04-07 14:06:03.273] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.273] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.273] [info] Core [0] : Systolic Array Utilization(%) 77.22 (69.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10670000
[2025-04-07 14:06:03.282] [info] DDR4-CH_0: BW utilization 11% (1037 reads, 142 writes)
[2025-04-07 14:06:03.289] [info] Core [0] : MatMul active cycle 8800 Vector active cycle 0 
[2025-04-07 14:06:03.289] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.289] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.289] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10680000
[2025-04-07 14:06:03.305] [info] Core [0] : MatMul active cycle 7774 Vector active cycle 0 
[2025-04-07 14:06:03.305] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.305] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.305] [info] Core [0] : Systolic Array Utilization(%) 86.95 (77.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10690000
[2025-04-07 14:06:03.323] [info] Core [0] : MatMul active cycle 7200 Vector active cycle 0 
[2025-04-07 14:06:03.323] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.323] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.323] [info] Core [0] : Systolic Array Utilization(%) 82.92 (72.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10700000
[2025-04-07 14:06:03.323] [info] DDR4-CH_0: BW utilization 11% (1024 reads, 130 writes)
[2025-04-07 14:06:03.333] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:03.333] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.333] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.333] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10710000
[2025-04-07 14:06:03.360] [info] Core [0] : MatMul active cycle 6970 Vector active cycle 0 
[2025-04-07 14:06:03.360] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.360] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.360] [info] Core [0] : Systolic Array Utilization(%) 77.24 (69.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10720000
[2025-04-07 14:06:03.366] [info] DDR4-CH_0: BW utilization 12% (1123 reads, 125 writes)
[2025-04-07 14:06:03.369] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:03.370] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.370] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.370] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10730000
[2025-04-07 14:06:03.384] [info] Core [0] : MatMul active cycle 8931 Vector active cycle 0 
[2025-04-07 14:06:03.384] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.384] [info] Core [0] : Memory unit idle cycle 9516 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.384] [info] Core [0] : Systolic Array Utilization(%) 99.42 (89.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10740000
[2025-04-07 14:06:03.401] [info] Core [0] : MatMul active cycle 6889 Vector active cycle 0 
[2025-04-07 14:06:03.401] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.401] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.401] [info] Core [0] : Systolic Array Utilization(%) 77.19 (68.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10750000
[2025-04-07 14:06:03.401] [info] DDR4-CH_0: BW utilization 10% (897 reads, 168 writes)
[2025-04-07 14:06:03.417] [info] Core [0] : MatMul active cycle 8313 Vector active cycle 0 
[2025-04-07 14:06:03.417] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.417] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.417] [info] Core [0] : Systolic Array Utilization(%) 94.55 (83.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10760000
[2025-04-07 14:06:03.434] [info] Core [0] : MatMul active cycle 7860 Vector active cycle 0 
[2025-04-07 14:06:03.434] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.434] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.434] [info] Core [0] : Systolic Array Utilization(%) 88.26 (78.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10770000
[2025-04-07 14:06:03.441] [info] DDR4-CH_0: BW utilization 14% (1296 reads, 150 writes)
[2025-04-07 14:06:03.451] [info] Core [0] : MatMul active cycle 8236 Vector active cycle 0 
[2025-04-07 14:06:03.452] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.452] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.452] [info] Core [0] : Systolic Array Utilization(%) 93.58 (82.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10780000
[2025-04-07 14:06:03.469] [info] Core [0] : MatMul active cycle 7937 Vector active cycle 0 
[2025-04-07 14:06:03.469] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.469] [info] Core [0] : Memory unit idle cycle 8758 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.469] [info] Core [0] : Systolic Array Utilization(%) 89.09 (79.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10790000
[2025-04-07 14:06:03.490] [info] Core [0] : MatMul active cycle 7002 Vector active cycle 0 
[2025-04-07 14:06:03.490] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.490] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.490] [info] Core [0] : Systolic Array Utilization(%) 79.49 (70.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10800000
[2025-04-07 14:06:03.490] [info] DDR4-CH_0: BW utilization 16% (1521 reads, 107 writes)
[2025-04-07 14:06:03.498] [info] Core [0] : MatMul active cycle 8672 Vector active cycle 0 
[2025-04-07 14:06:03.498] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.498] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.498] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10810000
[2025-04-07 14:06:03.524] [info] Core [0] : MatMul active cycle 6178 Vector active cycle 0 
[2025-04-07 14:06:03.524] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.524] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.524] [info] Core [0] : Systolic Array Utilization(%) 68.37 (61.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10820000
[2025-04-07 14:06:03.528] [info] DDR4-CH_0: BW utilization 10% (973 reads, 119 writes)
[2025-04-07 14:06:03.533] [info] Core [0] : MatMul active cycle 8789 Vector active cycle 0 
[2025-04-07 14:06:03.533] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.533] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.534] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10830000
[2025-04-07 14:06:03.552] [info] Core [0] : MatMul active cycle 6950 Vector active cycle 0 
[2025-04-07 14:06:03.552] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.552] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.552] [info] Core [0] : Systolic Array Utilization(%) 77.46 (69.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10840000
[2025-04-07 14:06:03.568] [info] Core [0] : MatMul active cycle 8796 Vector active cycle 0 
[2025-04-07 14:06:03.568] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.568] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.568] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10850000
[2025-04-07 14:06:03.568] [info] DDR4-CH_0: BW utilization 12% (1135 reads, 119 writes)
[2025-04-07 14:06:03.580] [info] Core [0] : MatMul active cycle 8666 Vector active cycle 0 
[2025-04-07 14:06:03.580] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.580] [info] Core [0] : Memory unit idle cycle 9285 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.580] [info] Core [0] : Systolic Array Utilization(%) 97.15 (86.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10860000
[2025-04-07 14:06:03.600] [info] Core [0] : MatMul active cycle 6209 Vector active cycle 0 
[2025-04-07 14:06:03.600] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.600] [info] Core [0] : Memory unit idle cycle 9777 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.600] [info] Core [0] : Systolic Array Utilization(%) 71.42 (62.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10870000
[2025-04-07 14:06:03.606] [info] DDR4-CH_0: BW utilization 11% (973 reads, 136 writes)
[2025-04-07 14:06:03.609] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:06:03.609] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.609] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.609] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10880000
[2025-04-07 14:06:03.635] [info] Core [0] : MatMul active cycle 6953 Vector active cycle 0 
[2025-04-07 14:06:03.635] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.635] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.635] [info] Core [0] : Systolic Array Utilization(%) 77.66 (69.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10890000
[2025-04-07 14:06:03.646] [info] Core [0] : MatMul active cycle 8825 Vector active cycle 0 
[2025-04-07 14:06:03.646] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.646] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.646] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10900000
[2025-04-07 14:06:03.646] [info] DDR4-CH_0: BW utilization 11% (974 reads, 136 writes)
[2025-04-07 14:06:03.664] [info] Core [0] : MatMul active cycle 6213 Vector active cycle 0 
[2025-04-07 14:06:03.664] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.664] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.664] [info] Core [0] : Systolic Array Utilization(%) 68.67 (62.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10910000
[2025-04-07 14:06:03.680] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:03.680] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.680] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.680] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10920000
[2025-04-07 14:06:03.685] [info] DDR4-CH_0: BW utilization 10% (972 reads, 119 writes)
[2025-04-07 14:06:03.691] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:03.691] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.692] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.692] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10930000
[2025-04-07 14:06:03.716] [info] Core [0] : MatMul active cycle 6818 Vector active cycle 0 
[2025-04-07 14:06:03.716] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.716] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.716] [info] Core [0] : Systolic Array Utilization(%) 77.66 (68.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10940000
[2025-04-07 14:06:03.724] [info] Core [0] : MatMul active cycle 8789 Vector active cycle 0 
[2025-04-07 14:06:03.724] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.724] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.724] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10950000
[2025-04-07 14:06:03.724] [info] DDR4-CH_0: BW utilization 10% (974 reads, 119 writes)
[2025-04-07 14:06:03.748] [info] Core [0] : MatMul active cycle 6185 Vector active cycle 0 
[2025-04-07 14:06:03.748] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.748] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.748] [info] Core [0] : Systolic Array Utilization(%) 68.24 (61.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10960000
[2025-04-07 14:06:03.759] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:03.759] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.759] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.759] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10970000
[2025-04-07 14:06:03.762] [info] DDR4-CH_0: BW utilization 11% (974 reads, 136 writes)
[2025-04-07 14:06:03.777] [info] Core [0] : MatMul active cycle 6875 Vector active cycle 0 
[2025-04-07 14:06:03.777] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.777] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.777] [info] Core [0] : Systolic Array Utilization(%) 75.26 (68.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10980000
[2025-04-07 14:06:03.795] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:03.796] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.796] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.796] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 10990000
[2025-04-07 14:06:03.806] [info] Core [0] : MatMul active cycle 8853 Vector active cycle 0 
[2025-04-07 14:06:03.806] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.806] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.806] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11000000
[2025-04-07 14:06:03.806] [info] DDR4-CH_0: BW utilization 12% (1097 reads, 136 writes)
[2025-04-07 14:06:03.831] [info] Core [0] : MatMul active cycle 5997 Vector active cycle 0 
[2025-04-07 14:06:03.832] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.832] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.832] [info] Core [0] : Systolic Array Utilization(%) 67.90 (59.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11010000
[2025-04-07 14:06:03.841] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:03.841] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.841] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.841] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11020000
[2025-04-07 14:06:03.852] [info] DDR4-CH_0: BW utilization 13% (1201 reads, 138 writes)
[2025-04-07 14:06:03.864] [info] Core [0] : MatMul active cycle 6815 Vector active cycle 0 
[2025-04-07 14:06:03.864] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.864] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.864] [info] Core [0] : Systolic Array Utilization(%) 75.71 (68.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11030000
[2025-04-07 14:06:03.878] [info] Core [0] : MatMul active cycle 8789 Vector active cycle 0 
[2025-04-07 14:06:03.878] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.878] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.878] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11040000
[2025-04-07 14:06:03.896] [info] Core [0] : MatMul active cycle 6953 Vector active cycle 0 
[2025-04-07 14:06:03.896] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.896] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.896] [info] Core [0] : Systolic Array Utilization(%) 77.40 (69.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11050000
[2025-04-07 14:06:03.896] [info] DDR4-CH_0: BW utilization 12% (1041 reads, 243 writes)
[2025-04-07 14:06:03.912] [info] Core [0] : MatMul active cycle 8148 Vector active cycle 0 
[2025-04-07 14:06:03.912] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.912] [info] Core [0] : Memory unit idle cycle 9874 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.912] [info] Core [0] : Systolic Array Utilization(%) 93.57 (81.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11060000
[2025-04-07 14:06:03.924] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:03.924] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.924] [info] Core [0] : Memory unit idle cycle 9619 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.924] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11070000
[2025-04-07 14:06:03.940] [info] DDR4-CH_0: BW utilization 13% (1195 reads, 117 writes)
[2025-04-07 14:06:03.951] [info] Core [0] : MatMul active cycle 6762 Vector active cycle 0 
[2025-04-07 14:06:03.951] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.951] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.951] [info] Core [0] : Systolic Array Utilization(%) 75.71 (67.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11080000
[2025-04-07 14:06:03.959] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:03.959] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.959] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.960] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11090000
[2025-04-07 14:06:03.983] [info] Core [0] : MatMul active cycle 6500 Vector active cycle 0 
[2025-04-07 14:06:03.983] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:03.983] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:03.983] [info] Core [0] : Systolic Array Utilization(%) 71.44 (65.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11100000
[2025-04-07 14:06:03.983] [info] DDR4-CH_0: BW utilization 12% (1134 reads, 138 writes)
[2025-04-07 14:06:04.000] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:04.000] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.000] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.000] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11110000
[2025-04-07 14:06:04.015] [info] Core [0] : MatMul active cycle 7392 Vector active cycle 0 
[2025-04-07 14:06:04.015] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.015] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.015] [info] Core [0] : Systolic Array Utilization(%) 81.75 (73.92% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11120000
[2025-04-07 14:06:04.027] [info] DDR4-CH_0: BW utilization 12% (1079 reads, 138 writes)
[2025-04-07 14:06:04.034] [info] Core [0] : MatMul active cycle 8212 Vector active cycle 0 
[2025-04-07 14:06:04.034] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.035] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.035] [info] Core [0] : Systolic Array Utilization(%) 94.59 (82.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11130000
[2025-04-07 14:06:04.045] [info] Core [0] : MatMul active cycle 8849 Vector active cycle 0 
[2025-04-07 14:06:04.045] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.045] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.045] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11140000
[2025-04-07 14:06:04.071] [info] Core [0] : MatMul active cycle 6260 Vector active cycle 0 
[2025-04-07 14:06:04.071] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.071] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.071] [info] Core [0] : Systolic Array Utilization(%) 69.64 (62.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11150000
[2025-04-07 14:06:04.071] [info] DDR4-CH_0: BW utilization 13% (1212 reads, 129 writes)
[2025-04-07 14:06:04.080] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:04.081] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.081] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.081] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11160000
[2025-04-07 14:06:04.104] [info] Core [0] : MatMul active cycle 6684 Vector active cycle 0 
[2025-04-07 14:06:04.104] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.104] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.104] [info] Core [0] : Systolic Array Utilization(%) 73.42 (66.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11170000
[2025-04-07 14:06:04.113] [info] DDR4-CH_0: BW utilization 11% (1017 reads, 117 writes)
[2025-04-07 14:06:04.118] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:04.119] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.119] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.119] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11180000
[2025-04-07 14:06:04.134] [info] Core [0] : MatMul active cycle 7682 Vector active cycle 0 
[2025-04-07 14:06:04.134] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.134] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.134] [info] Core [0] : Systolic Array Utilization(%) 84.82 (76.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11190000
[2025-04-07 14:06:04.149] [info] Core [0] : MatMul active cycle 7710 Vector active cycle 0 
[2025-04-07 14:06:04.149] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.149] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.149] [info] Core [0] : Systolic Array Utilization(%) 88.02 (77.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11200000
[2025-04-07 14:06:04.149] [info] DDR4-CH_0: BW utilization 11% (1017 reads, 121 writes)
[2025-04-07 14:06:04.160] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:04.160] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.160] [info] Core [0] : Memory unit idle cycle 9493 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.160] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11210000
[2025-04-07 14:06:04.186] [info] Core [0] : MatMul active cycle 6755 Vector active cycle 0 
[2025-04-07 14:06:04.186] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.186] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.186] [info] Core [0] : Systolic Array Utilization(%) 74.34 (67.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11220000
[2025-04-07 14:06:04.192] [info] DDR4-CH_0: BW utilization 12% (1136 reads, 121 writes)
[2025-04-07 14:06:04.195] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:04.195] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.195] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.195] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11230000
[2025-04-07 14:06:04.216] [info] Core [0] : MatMul active cycle 6656 Vector active cycle 0 
[2025-04-07 14:06:04.216] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.216] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.216] [info] Core [0] : Systolic Array Utilization(%) 72.84 (66.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11240000
[2025-04-07 14:06:04.230] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:06:04.230] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.230] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.230] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11250000
[2025-04-07 14:06:04.230] [info] DDR4-CH_0: BW utilization 11% (1056 reads, 134 writes)
[2025-04-07 14:06:04.244] [info] Core [0] : MatMul active cycle 7845 Vector active cycle 0 
[2025-04-07 14:06:04.244] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.244] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.244] [info] Core [0] : Systolic Array Utilization(%) 87.27 (78.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11260000
[2025-04-07 14:06:04.262] [info] Core [0] : MatMul active cycle 7639 Vector active cycle 0 
[2025-04-07 14:06:04.262] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.262] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.262] [info] Core [0] : Systolic Array Utilization(%) 87.14 (76.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11270000
[2025-04-07 14:06:04.267] [info] DDR4-CH_0: BW utilization 11% (1027 reads, 134 writes)
[2025-04-07 14:06:04.271] [info] Core [0] : MatMul active cycle 8672 Vector active cycle 0 
[2025-04-07 14:06:04.271] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.271] [info] Core [0] : Memory unit idle cycle 9567 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.271] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11280000
[2025-04-07 14:06:04.295] [info] Core [0] : MatMul active cycle 6564 Vector active cycle 0 
[2025-04-07 14:06:04.295] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.295] [info] Core [0] : Memory unit idle cycle 9287 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.295] [info] Core [0] : Systolic Array Utilization(%) 72.56 (65.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11290000
[2025-04-07 14:06:04.305] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:04.305] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.305] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.305] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11300000
[2025-04-07 14:06:04.305] [info] DDR4-CH_0: BW utilization 11% (1016 reads, 121 writes)
[2025-04-07 14:06:04.325] [info] Core [0] : MatMul active cycle 6755 Vector active cycle 0 
[2025-04-07 14:06:04.325] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.325] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.325] [info] Core [0] : Systolic Array Utilization(%) 74.39 (67.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11310000
[2025-04-07 14:06:04.340] [info] Core [0] : MatMul active cycle 8753 Vector active cycle 0 
[2025-04-07 14:06:04.340] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.340] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.340] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11320000
[2025-04-07 14:06:04.343] [info] DDR4-CH_0: BW utilization 11% (1018 reads, 121 writes)
[2025-04-07 14:06:04.354] [info] Core [0] : MatMul active cycle 7909 Vector active cycle 0 
[2025-04-07 14:06:04.355] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.355] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.355] [info] Core [0] : Systolic Array Utilization(%) 88.38 (79.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11330000
[2025-04-07 14:06:04.371] [info] Core [0] : MatMul active cycle 7320 Vector active cycle 0 
[2025-04-07 14:06:04.371] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.371] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.372] [info] Core [0] : Systolic Array Utilization(%) 84.22 (73.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11340000
[2025-04-07 14:06:04.381] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:04.381] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.381] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.381] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11350000
[2025-04-07 14:06:04.381] [info] DDR4-CH_0: BW utilization 11% (1018 reads, 134 writes)
[2025-04-07 14:06:04.399] [info] Core [0] : MatMul active cycle 8547 Vector active cycle 0 
[2025-04-07 14:06:04.399] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.399] [info] Core [0] : Memory unit idle cycle 9178 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.399] [info] Core [0] : Systolic Array Utilization(%) 93.73 (85.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11360000
[2025-04-07 14:06:04.419] [info] Core [0] : MatMul active cycle 8383 Vector active cycle 0 
[2025-04-07 14:06:04.419] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.419] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.419] [info] Core [0] : Systolic Array Utilization(%) 95.34 (83.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11370000
[2025-04-07 14:06:04.430] [info] DDR4-CH_0: BW utilization 15% (1357 reads, 202 writes)
[2025-04-07 14:06:04.443] [info] Core [0] : MatMul active cycle 7865 Vector active cycle 0 
[2025-04-07 14:06:04.443] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.443] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.443] [info] Core [0] : Systolic Array Utilization(%) 88.27 (78.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11380000
[2025-04-07 14:06:04.457] [info] Core [0] : MatMul active cycle 8403 Vector active cycle 0 
[2025-04-07 14:06:04.457] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.457] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.457] [info] Core [0] : Systolic Array Utilization(%) 95.34 (84.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11390000
[2025-04-07 14:06:04.474] [info] Core [0] : MatMul active cycle 8067 Vector active cycle 0 
[2025-04-07 14:06:04.474] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.474] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.474] [info] Core [0] : Systolic Array Utilization(%) 90.68 (80.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11400000
[2025-04-07 14:06:04.474] [info] DDR4-CH_0: BW utilization 15% (1405 reads, 150 writes)
[2025-04-07 14:06:04.492] [info] Core [0] : MatMul active cycle 6760 Vector active cycle 0 
[2025-04-07 14:06:04.492] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.492] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.492] [info] Core [0] : Systolic Array Utilization(%) 77.44 (67.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11410000
[2025-04-07 14:06:04.499] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:04.500] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.500] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.500] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11420000
[2025-04-07 14:06:04.511] [info] DDR4-CH_0: BW utilization 12% (1128 reads, 165 writes)
[2025-04-07 14:06:04.518] [info] Core [0] : MatMul active cycle 7490 Vector active cycle 0 
[2025-04-07 14:06:04.518] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.518] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.518] [info] Core [0] : Systolic Array Utilization(%) 84.85 (74.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11430000
[2025-04-07 14:06:04.532] [info] Core [0] : MatMul active cycle 8351 Vector active cycle 0 
[2025-04-07 14:06:04.532] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.532] [info] Core [0] : Memory unit idle cycle 9208 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.532] [info] Core [0] : Systolic Array Utilization(%) 96.13 (83.51% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11440000
[2025-04-07 14:06:04.549] [info] Core [0] : MatMul active cycle 7568 Vector active cycle 0 
[2025-04-07 14:06:04.549] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.549] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.549] [info] Core [0] : Systolic Array Utilization(%) 89.02 (75.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11450000
[2025-04-07 14:06:04.549] [info] DDR4-CH_0: BW utilization 11% (1055 reads, 107 writes)
[2025-04-07 14:06:04.566] [info] Core [0] : MatMul active cycle 7470 Vector active cycle 0 
[2025-04-07 14:06:04.566] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.566] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.566] [info] Core [0] : Systolic Array Utilization(%) 85.14 (74.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11460000
[2025-04-07 14:06:04.577] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:04.577] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.577] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.577] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11470000
[2025-04-07 14:06:04.587] [info] DDR4-CH_0: BW utilization 10% (899 reads, 172 writes)
[2025-04-07 14:06:04.596] [info] Core [0] : MatMul active cycle 7481 Vector active cycle 0 
[2025-04-07 14:06:04.596] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.596] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.596] [info] Core [0] : Systolic Array Utilization(%) 85.35 (74.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11480000
[2025-04-07 14:06:04.607] [info] Core [0] : MatMul active cycle 8596 Vector active cycle 0 
[2025-04-07 14:06:04.607] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.607] [info] Core [0] : Memory unit idle cycle 9653 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.607] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11490000
[2025-04-07 14:06:04.625] [info] Core [0] : MatMul active cycle 7376 Vector active cycle 0 
[2025-04-07 14:06:04.625] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.625] [info] Core [0] : Memory unit idle cycle 9442 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.625] [info] Core [0] : Systolic Array Utilization(%) 85.79 (73.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11500000
[2025-04-07 14:06:04.625] [info] DDR4-CH_0: BW utilization 12% (1147 reads, 107 writes)
[2025-04-07 14:06:04.640] [info] Core [0] : MatMul active cycle 7545 Vector active cycle 0 
[2025-04-07 14:06:04.640] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.640] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.640] [info] Core [0] : Systolic Array Utilization(%) 85.80 (75.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11510000
[2025-04-07 14:06:04.652] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:04.652] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.652] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.652] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11520000
[2025-04-07 14:06:04.661] [info] DDR4-CH_0: BW utilization 10% (893 reads, 113 writes)
[2025-04-07 14:06:04.671] [info] Core [0] : MatMul active cycle 7481 Vector active cycle 0 
[2025-04-07 14:06:04.671] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.671] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.671] [info] Core [0] : Systolic Array Utilization(%) 85.79 (74.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11530000
[2025-04-07 14:06:04.682] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:04.682] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.682] [info] Core [0] : Memory unit idle cycle 9844 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.682] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11540000
[2025-04-07 14:06:04.706] [info] Core [0] : MatMul active cycle 7377 Vector active cycle 0 
[2025-04-07 14:06:04.706] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.706] [info] Core [0] : Memory unit idle cycle 9334 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.706] [info] Core [0] : Systolic Array Utilization(%) 83.55 (73.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11550000
[2025-04-07 14:06:04.706] [info] DDR4-CH_0: BW utilization 12% (1123 reads, 166 writes)
[2025-04-07 14:06:04.720] [info] Core [0] : MatMul active cycle 7761 Vector active cycle 0 
[2025-04-07 14:06:04.720] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.720] [info] Core [0] : Memory unit idle cycle 9172 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.720] [info] Core [0] : Systolic Array Utilization(%) 88.90 (77.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11560000
[2025-04-07 14:06:04.737] [info] Core [0] : MatMul active cycle 7002 Vector active cycle 0 
[2025-04-07 14:06:04.737] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.737] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.737] [info] Core [0] : Systolic Array Utilization(%) 82.17 (70.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11570000
[2025-04-07 14:06:04.740] [info] DDR4-CH_0: BW utilization 9% (853 reads, 90 writes)
[2025-04-07 14:06:04.753] [info] Core [0] : MatMul active cycle 6453 Vector active cycle 0 
[2025-04-07 14:06:04.753] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.753] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.753] [info] Core [0] : Systolic Array Utilization(%) 73.74 (64.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11580000
[2025-04-07 14:06:04.767] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:04.767] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.767] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.767] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11590000
[2025-04-07 14:06:04.786] [info] Core [0] : MatMul active cycle 7102 Vector active cycle 0 
[2025-04-07 14:06:04.786] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.786] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.786] [info] Core [0] : Systolic Array Utilization(%) 80.82 (71.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11600000
[2025-04-07 14:06:04.786] [info] DDR4-CH_0: BW utilization 14% (1253 reads, 175 writes)
[2025-04-07 14:06:04.796] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:04.796] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.796] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.796] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11610000
[2025-04-07 14:06:04.818] [info] Core [0] : MatMul active cycle 7190 Vector active cycle 0 
[2025-04-07 14:06:04.818] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.818] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.818] [info] Core [0] : Systolic Array Utilization(%) 81.52 (71.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11620000
[2025-04-07 14:06:04.824] [info] DDR4-CH_0: BW utilization 10% (947 reads, 109 writes)
[2025-04-07 14:06:04.830] [info] Core [0] : MatMul active cycle 8596 Vector active cycle 0 
[2025-04-07 14:06:04.830] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.830] [info] Core [0] : Memory unit idle cycle 9635 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.830] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11630000
[2025-04-07 14:06:04.849] [info] Core [0] : MatMul active cycle 6996 Vector active cycle 0 
[2025-04-07 14:06:04.849] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.849] [info] Core [0] : Memory unit idle cycle 9418 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.849] [info] Core [0] : Systolic Array Utilization(%) 80.90 (69.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11640000
[2025-04-07 14:06:04.865] [info] Core [0] : MatMul active cycle 7108 Vector active cycle 0 
[2025-04-07 14:06:04.865] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.865] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.865] [info] Core [0] : Systolic Array Utilization(%) 80.89 (71.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11650000
[2025-04-07 14:06:04.865] [info] DDR4-CH_0: BW utilization 11% (1026 reads, 168 writes)
[2025-04-07 14:06:04.878] [info] Core [0] : MatMul active cycle 8513 Vector active cycle 0 
[2025-04-07 14:06:04.879] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.879] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.879] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11660000
[2025-04-07 14:06:04.897] [info] Core [0] : MatMul active cycle 7190 Vector active cycle 0 
[2025-04-07 14:06:04.897] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.897] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.897] [info] Core [0] : Systolic Array Utilization(%) 81.72 (71.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11670000
[2025-04-07 14:06:04.905] [info] DDR4-CH_0: BW utilization 12% (1134 reads, 109 writes)
[2025-04-07 14:06:04.908] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:04.908] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.908] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.908] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11680000
[2025-04-07 14:06:04.930] [info] Core [0] : MatMul active cycle 6261 Vector active cycle 0 
[2025-04-07 14:06:04.930] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.930] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.930] [info] Core [0] : Systolic Array Utilization(%) 71.42 (62.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11690000
[2025-04-07 14:06:04.940] [info] Core [0] : MatMul active cycle 8566 Vector active cycle 0 
[2025-04-07 14:06:04.940] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.940] [info] Core [0] : Memory unit idle cycle 9635 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.940] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11700000
[2025-04-07 14:06:04.940] [info] DDR4-CH_0: BW utilization 9% (832 reads, 97 writes)
[2025-04-07 14:06:04.960] [info] Core [0] : MatMul active cycle 6296 Vector active cycle 0 
[2025-04-07 14:06:04.960] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.960] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.960] [info] Core [0] : Systolic Array Utilization(%) 71.90 (62.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11710000
[2025-04-07 14:06:04.973] [info] Core [0] : MatMul active cycle 8316 Vector active cycle 0 
[2025-04-07 14:06:04.973] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.973] [info] Core [0] : Memory unit idle cycle 9172 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.973] [info] Core [0] : Systolic Array Utilization(%) 95.50 (83.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11720000
[2025-04-07 14:06:04.983] [info] DDR4-CH_0: BW utilization 14% (1311 reads, 183 writes)
[2025-04-07 14:06:04.988] [info] Core [0] : MatMul active cycle 7469 Vector active cycle 0 
[2025-04-07 14:06:04.988] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:04.988] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:04.988] [info] Core [0] : Systolic Array Utilization(%) 87.79 (74.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11730000
[2025-04-07 14:06:05.004] [info] Core [0] : MatMul active cycle 7294 Vector active cycle 0 
[2025-04-07 14:06:05.004] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.004] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.004] [info] Core [0] : Systolic Array Utilization(%) 83.30 (72.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11740000
[2025-04-07 14:06:05.015] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:05.015] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.015] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.015] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11750000
[2025-04-07 14:06:05.015] [info] DDR4-CH_0: BW utilization 9% (863 reads, 101 writes)
[2025-04-07 14:06:05.034] [info] Core [0] : MatMul active cycle 7353 Vector active cycle 0 
[2025-04-07 14:06:05.034] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.034] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.034] [info] Core [0] : Systolic Array Utilization(%) 83.29 (73.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11760000
[2025-04-07 14:06:05.044] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:05.044] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.044] [info] Core [0] : Memory unit idle cycle 9635 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.044] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11770000
[2025-04-07 14:06:05.058] [info] DDR4-CH_0: BW utilization 13% (1196 reads, 175 writes)
[2025-04-07 14:06:05.064] [info] Core [0] : MatMul active cycle 7294 Vector active cycle 0 
[2025-04-07 14:06:05.064] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.064] [info] Core [0] : Memory unit idle cycle 9418 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.064] [info] Core [0] : Systolic Array Utilization(%) 83.75 (72.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11780000
[2025-04-07 14:06:05.077] [info] Core [0] : MatMul active cycle 7382 Vector active cycle 0 
[2025-04-07 14:06:05.077] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.077] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.077] [info] Core [0] : Systolic Array Utilization(%) 84.35 (73.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11790000
[2025-04-07 14:06:05.091] [info] Core [0] : MatMul active cycle 8453 Vector active cycle 0 
[2025-04-07 14:06:05.091] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.091] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.091] [info] Core [0] : Systolic Array Utilization(%) 99.39 (84.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11800000
[2025-04-07 14:06:05.091] [info] DDR4-CH_0: BW utilization 11% (1028 reads, 109 writes)
[2025-04-07 14:06:05.108] [info] Core [0] : MatMul active cycle 7402 Vector active cycle 0 
[2025-04-07 14:06:05.108] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.108] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.108] [info] Core [0] : Systolic Array Utilization(%) 83.95 (74.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11810000
[2025-04-07 14:06:05.121] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:05.121] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.121] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.121] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11820000
[2025-04-07 14:06:05.130] [info] DDR4-CH_0: BW utilization 11% (950 reads, 168 writes)
[2025-04-07 14:06:05.139] [info] Core [0] : MatMul active cycle 7559 Vector active cycle 0 
[2025-04-07 14:06:05.139] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.139] [info] Core [0] : Memory unit idle cycle 9387 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.139] [info] Core [0] : Systolic Array Utilization(%) 84.91 (75.59% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11830000
[2025-04-07 14:06:05.154] [info] Core [0] : MatMul active cycle 8054 Vector active cycle 0 
[2025-04-07 14:06:05.154] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.154] [info] Core [0] : Memory unit idle cycle 9412 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.154] [info] Core [0] : Systolic Array Utilization(%) 91.23 (80.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11840000
[2025-04-07 14:06:05.170] [info] Core [0] : MatMul active cycle 8039 Vector active cycle 0 
[2025-04-07 14:06:05.170] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.170] [info] Core [0] : Memory unit idle cycle 9412 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.170] [info] Core [0] : Systolic Array Utilization(%) 91.23 (80.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11850000
[2025-04-07 14:06:05.170] [info] DDR4-CH_0: BW utilization 14% (1323 reads, 149 writes)
[2025-04-07 14:06:05.186] [info] Core [0] : MatMul active cycle 8067 Vector active cycle 0 
[2025-04-07 14:06:05.186] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.186] [info] Core [0] : Memory unit idle cycle 9412 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.186] [info] Core [0] : Systolic Array Utilization(%) 90.98 (80.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11860000
[2025-04-07 14:06:05.188] [info] Layer Conv_8 finish at 11862727
[2025-04-07 14:06:05.188] [info] Total compute time 2308922
[2025-04-07 14:06:05.188] [info] executable layer count 1
[2025-04-07 14:06:05.188] [info] Start layer Conv_10
[2025-04-07 14:06:05.210] [info] Core [0] : MatMul active cycle 5975 Vector active cycle 0 
[2025-04-07 14:06:05.210] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.210] [info] Core [0] : Memory unit idle cycle 9166 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.210] [info] Core [0] : Systolic Array Utilization(%) 67.71 (59.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11870000
[2025-04-07 14:06:05.213] [info] DDR4-CH_0: BW utilization 14% (1326 reads, 83 writes)
[2025-04-07 14:06:05.219] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:06:05.219] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.219] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.219] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11880000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:05.235] [info] Core [0] : MatMul active cycle 6125 Vector active cycle 0 
[2025-04-07 14:06:05.235] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.235] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.235] [info] Core [0] : Systolic Array Utilization(%) 68.09 (61.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11890000
[2025-04-07 14:06:05.250] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:05.250] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.250] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.250] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11900000
[2025-04-07 14:06:05.250] [info] DDR4-CH_0: BW utilization 11% (994 reads, 125 writes)
[2025-04-07 14:06:05.260] [info] Core [0] : MatMul active cycle 8881 Vector active cycle 0 
[2025-04-07 14:06:05.260] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.260] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.260] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11910000
[2025-04-07 14:06:05.279] [info] Core [0] : MatMul active cycle 7009 Vector active cycle 0 
[2025-04-07 14:06:05.279] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.279] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.279] [info] Core [0] : Systolic Array Utilization(%) 79.67 (70.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11920000
[2025-04-07 14:06:05.285] [info] DDR4-CH_0: BW utilization 11% (981 reads, 125 writes)
[2025-04-07 14:06:05.288] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:05.288] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.288] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.288] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11930000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:05.314] [info] Core [0] : MatMul active cycle 6185 Vector active cycle 0 
[2025-04-07 14:06:05.314] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.314] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.314] [info] Core [0] : Systolic Array Utilization(%) 68.09 (61.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11940000
[2025-04-07 14:06:05.324] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:05.324] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.324] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.324] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11950000
[2025-04-07 14:06:05.324] [info] DDR4-CH_0: BW utilization 10% (914 reads, 130 writes)
[2025-04-07 14:06:05.343] [info] Core [0] : MatMul active cycle 7329 Vector active cycle 0 
[2025-04-07 14:06:05.343] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.343] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.343] [info] Core [0] : Systolic Array Utilization(%) 79.67 (73.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11960000
[2025-04-07 14:06:05.358] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:05.358] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.358] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.358] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11970000
[2025-04-07 14:06:05.361] [info] DDR4-CH_0: BW utilization 10% (914 reads, 130 writes)
[2025-04-07 14:06:05.371] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:05.371] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.371] [info] Core [0] : Memory unit idle cycle 9662 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.371] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11980000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:05.393] [info] Core [0] : MatMul active cycle 6046 Vector active cycle 0 
[2025-04-07 14:06:05.393] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.393] [info] Core [0] : Memory unit idle cycle 9445 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.393] [info] Core [0] : Systolic Array Utilization(%) 68.11 (60.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 11990000
[2025-04-07 14:06:05.401] [info] Core [0] : MatMul active cycle 8672 Vector active cycle 0 
[2025-04-07 14:06:05.401] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.401] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.401] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12000000
[2025-04-07 14:06:05.401] [info] DDR4-CH_0: BW utilization 10% (914 reads, 125 writes)
[2025-04-07 14:06:05.426] [info] Core [0] : MatMul active cycle 7265 Vector active cycle 0 
[2025-04-07 14:06:05.426] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.426] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.426] [info] Core [0] : Systolic Array Utilization(%) 79.69 (72.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12010000
[2025-04-07 14:06:05.435] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:05.435] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.435] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.435] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12020000
[2025-04-07 14:06:05.440] [info] DDR4-CH_0: BW utilization 10% (951 reads, 125 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:05.454] [info] Core [0] : MatMul active cycle 6245 Vector active cycle 0 
[2025-04-07 14:06:05.454] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.454] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.454] [info] Core [0] : Systolic Array Utilization(%) 68.65 (62.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12030000
[2025-04-07 14:06:05.470] [info] Core [0] : MatMul active cycle 8722 Vector active cycle 0 
[2025-04-07 14:06:05.470] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.470] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.470] [info] Core [0] : Systolic Array Utilization(%) 99.44 (87.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12040000
[2025-04-07 14:06:05.481] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:05.481] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.481] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.481] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12050000
[2025-04-07 14:06:05.481] [info] DDR4-CH_0: BW utilization 11% (1018 reads, 130 writes)
[2025-04-07 14:06:05.504] [info] Core [0] : MatMul active cycle 6985 Vector active cycle 0 
[2025-04-07 14:06:05.504] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.504] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.504] [info] Core [0] : Systolic Array Utilization(%) 77.97 (69.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12060000
[2025-04-07 14:06:05.513] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:05.513] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.513] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.513] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12070000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:05.525] [info] DDR4-CH_0: BW utilization 12% (1088 reads, 152 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:05.538] [info] Core [0] : MatMul active cycle 6086 Vector active cycle 0 
[2025-04-07 14:06:05.538] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.538] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.538] [info] Core [0] : Systolic Array Utilization(%) 66.74 (60.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12080000
[2025-04-07 14:06:05.551] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:05.551] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.551] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.551] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12090000
[2025-04-07 14:06:05.568] [info] Core [0] : MatMul active cycle 7073 Vector active cycle 0 
[2025-04-07 14:06:05.568] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.568] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.568] [info] Core [0] : Systolic Array Utilization(%) 78.61 (70.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12100000
[2025-04-07 14:06:05.568] [info] DDR4-CH_0: BW utilization 12% (1015 reads, 214 writes)
[2025-04-07 14:06:05.586] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:05.586] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.586] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.586] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12110000
[2025-04-07 14:06:05.599] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:05.599] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.599] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.599] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12120000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:05.616] [info] DDR4-CH_0: BW utilization 11% (1048 reads, 131 writes)
[2025-04-07 14:06:05.631] [info] Core [0] : MatMul active cycle 5990 Vector active cycle 0 
[2025-04-07 14:06:05.632] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.632] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.632] [info] Core [0] : Systolic Array Utilization(%) 66.74 (59.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12130000
[2025-04-07 14:06:05.640] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:05.640] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.640] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.640] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12140000
[2025-04-07 14:06:05.666] [info] Core [0] : MatMul active cycle 7038 Vector active cycle 0 
[2025-04-07 14:06:05.666] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.666] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.666] [info] Core [0] : Systolic Array Utilization(%) 78.62 (70.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12150000
[2025-04-07 14:06:05.666] [info] DDR4-CH_0: BW utilization 13% (1172 reads, 131 writes)
[2025-04-07 14:06:05.678] [info] Core [0] : MatMul active cycle 8821 Vector active cycle 0 
[2025-04-07 14:06:05.678] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.678] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.678] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12160000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:05.695] [info] Core [0] : MatMul active cycle 6889 Vector active cycle 0 
[2025-04-07 14:06:05.695] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.695] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.695] [info] Core [0] : Systolic Array Utilization(%) 76.82 (68.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12170000
[2025-04-07 14:06:05.708] [info] DDR4-CH_0: BW utilization 11% (1069 reads, 124 writes)
[2025-04-07 14:06:05.712] [info] Core [0] : MatMul active cycle 7933 Vector active cycle 0 
[2025-04-07 14:06:05.712] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.712] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.712] [info] Core [0] : Systolic Array Utilization(%) 90.77 (79.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12180000
[2025-04-07 14:06:05.724] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:05.724] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.724] [info] Core [0] : Memory unit idle cycle 9521 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.724] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12190000
[2025-04-07 14:06:05.749] [info] Core [0] : MatMul active cycle 7073 Vector active cycle 0 
[2025-04-07 14:06:05.749] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.749] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.749] [info] Core [0] : Systolic Array Utilization(%) 78.61 (70.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12200000
[2025-04-07 14:06:05.749] [info] DDR4-CH_0: BW utilization 11% (1040 reads, 136 writes)
[2025-04-07 14:06:05.757] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:05.757] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.757] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.757] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12210000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:05.782] [info] Core [0] : MatMul active cycle 6054 Vector active cycle 0 
[2025-04-07 14:06:05.782] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.782] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.782] [info] Core [0] : Systolic Array Utilization(%) 67.42 (60.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12220000
[2025-04-07 14:06:05.789] [info] DDR4-CH_0: BW utilization 10% (960 reads, 131 writes)
[2025-04-07 14:06:05.795] [info] Core [0] : MatMul active cycle 8789 Vector active cycle 0 
[2025-04-07 14:06:05.795] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.795] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.795] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12230000
[2025-04-07 14:06:05.811] [info] Core [0] : MatMul active cycle 7714 Vector active cycle 0 
[2025-04-07 14:06:05.811] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.811] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.811] [info] Core [0] : Systolic Array Utilization(%) 85.67 (77.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12240000
[2025-04-07 14:06:05.827] [info] Core [0] : MatMul active cycle 7933 Vector active cycle 0 
[2025-04-07 14:06:05.827] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.827] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.827] [info] Core [0] : Systolic Array Utilization(%) 90.57 (79.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12250000
[2025-04-07 14:06:05.827] [info] DDR4-CH_0: BW utilization 10% (962 reads, 131 writes)
[2025-04-07 14:06:05.838] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:05.838] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.838] [info] Core [0] : Memory unit idle cycle 9521 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.838] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12260000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:05.863] [info] Core [0] : MatMul active cycle 5983 Vector active cycle 0 
[2025-04-07 14:06:05.863] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.863] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.863] [info] Core [0] : Systolic Array Utilization(%) 65.51 (59.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12270000
[2025-04-07 14:06:05.868] [info] DDR4-CH_0: BW utilization 11% (1015 reads, 136 writes)
[2025-04-07 14:06:05.872] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:05.872] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.872] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.872] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12280000
[2025-04-07 14:06:05.893] [info] Core [0] : MatMul active cycle 6946 Vector active cycle 0 
[2025-04-07 14:06:05.893] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.893] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.893] [info] Core [0] : Systolic Array Utilization(%) 76.42 (69.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12290000
[2025-04-07 14:06:05.907] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:05.907] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.907] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.907] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12300000
[2025-04-07 14:06:05.907] [info] DDR4-CH_0: BW utilization 12% (1064 reads, 136 writes)
[2025-04-07 14:06:05.921] [info] Core [0] : MatMul active cycle 8100 Vector active cycle 0 
[2025-04-07 14:06:05.921] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.921] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.921] [info] Core [0] : Systolic Array Utilization(%) 89.97 (81.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12310000
[2025-04-07 14:06:05.940] [info] Core [0] : MatMul active cycle 6563 Vector active cycle 0 
[2025-04-07 14:06:05.940] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.940] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.940] [info] Core [0] : Systolic Array Utilization(%) 75.24 (65.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12320000
[2025-04-07 14:06:05.946] [info] DDR4-CH_0: BW utilization 10% (962 reads, 119 writes)
[2025-04-07 14:06:05.949] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:05.949] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.949] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.949] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12330000
[2025-04-07 14:06:05.977] [info] Core [0] : MatMul active cycle 6946 Vector active cycle 0 
[2025-04-07 14:06:05.977] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.977] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.977] [info] Core [0] : Systolic Array Utilization(%) 76.39 (69.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12340000
[2025-04-07 14:06:05.987] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:05.987] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:05.987] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:05.987] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12350000
[2025-04-07 14:06:05.987] [info] DDR4-CH_0: BW utilization 10% (962 reads, 119 writes)
[2025-04-07 14:06:06.007] [info] Core [0] : MatMul active cycle 6182 Vector active cycle 0 
[2025-04-07 14:06:06.007] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.007] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.007] [info] Core [0] : Systolic Array Utilization(%) 66.89 (61.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12360000
[2025-04-07 14:06:06.023] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:06.023] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.023] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.023] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12370000
[2025-04-07 14:06:06.026] [info] DDR4-CH_0: BW utilization 10% (962 reads, 136 writes)
[2025-04-07 14:06:06.033] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:06.034] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.034] [info] Core [0] : Memory unit idle cycle 9678 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.034] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12380000
[2025-04-07 14:06:06.058] [info] Core [0] : MatMul active cycle 6754 Vector active cycle 0 
[2025-04-07 14:06:06.058] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.058] [info] Core [0] : Memory unit idle cycle 9389 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.058] [info] Core [0] : Systolic Array Utilization(%) 76.42 (67.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12390000
[2025-04-07 14:06:06.066] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:06.066] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.066] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.066] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12400000
[2025-04-07 14:06:06.066] [info] DDR4-CH_0: BW utilization 10% (960 reads, 136 writes)
[2025-04-07 14:06:06.091] [info] Core [0] : MatMul active cycle 6078 Vector active cycle 0 
[2025-04-07 14:06:06.091] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.091] [info] Core [0] : Memory unit idle cycle 9067 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.091] [info] Core [0] : Systolic Array Utilization(%) 67.21 (60.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12410000
[2025-04-07 14:06:06.104] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:06.104] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.104] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.104] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12420000
[2025-04-07 14:06:06.106] [info] DDR4-CH_0: BW utilization 10% (962 reads, 119 writes)
[2025-04-07 14:06:06.117] [info] Core [0] : MatMul active cycle 8958 Vector active cycle 0 
[2025-04-07 14:06:06.117] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.117] [info] Core [0] : Memory unit idle cycle 9587 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.117] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12430000
[2025-04-07 14:06:06.132] [info] Core [0] : MatMul active cycle 7038 Vector active cycle 0 
[2025-04-07 14:06:06.132] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.132] [info] Core [0] : Memory unit idle cycle 9571 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.132] [info] Core [0] : Systolic Array Utilization(%) 79.66 (70.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12440000
[2025-04-07 14:06:06.153] [info] Core [0] : MatMul active cycle 6999 Vector active cycle 0 
[2025-04-07 14:06:06.153] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.153] [info] Core [0] : Memory unit idle cycle 9301 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.153] [info] Core [0] : Systolic Array Utilization(%) 78.32 (69.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12450000
[2025-04-07 14:06:06.153] [info] DDR4-CH_0: BW utilization 13% (1115 reads, 197 writes)
[2025-04-07 14:06:06.169] [info] Core [0] : MatMul active cycle 8086 Vector active cycle 0 
[2025-04-07 14:06:06.169] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.169] [info] Core [0] : Memory unit idle cycle 9571 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.169] [info] Core [0] : Systolic Array Utilization(%) 91.83 (80.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12460000
[2025-04-07 14:06:06.185] [info] Core [0] : MatMul active cycle 8087 Vector active cycle 0 
[2025-04-07 14:06:06.185] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.185] [info] Core [0] : Memory unit idle cycle 9331 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.185] [info] Core [0] : Systolic Array Utilization(%) 90.98 (80.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12470000
[2025-04-07 14:06:06.193] [info] DDR4-CH_0: BW utilization 13% (1247 reads, 150 writes)
[2025-04-07 14:06:06.202] [info] Core [0] : MatMul active cycle 7864 Vector active cycle 0 
[2025-04-07 14:06:06.202] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.202] [info] Core [0] : Memory unit idle cycle 9541 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.202] [info] Core [0] : Systolic Array Utilization(%) 89.53 (78.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12480000
[2025-04-07 14:06:06.227] [info] Core [0] : MatMul active cycle 6550 Vector active cycle 0 
[2025-04-07 14:06:06.227] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.227] [info] Core [0] : Memory unit idle cycle 9152 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.227] [info] Core [0] : Systolic Array Utilization(%) 74.49 (65.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12490000
[2025-04-07 14:06:06.240] [info] Core [0] : MatMul active cycle 8789 Vector active cycle 0 
[2025-04-07 14:06:06.240] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.240] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.240] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12500000
[2025-04-07 14:06:06.240] [info] DDR4-CH_0: BW utilization 13% (1281 reads, 72 writes)
[2025-04-07 14:06:06.260] [info] Core [0] : MatMul active cycle 7070 Vector active cycle 0 
[2025-04-07 14:06:06.260] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.260] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.260] [info] Core [0] : Systolic Array Utilization(%) 78.12 (70.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12510000
[2025-04-07 14:06:06.277] [info] Core [0] : MatMul active cycle 8672 Vector active cycle 0 
[2025-04-07 14:06:06.277] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.277] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.277] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12520000
[2025-04-07 14:06:06.279] [info] DDR4-CH_0: BW utilization 10% (943 reads, 129 writes)
[2025-04-07 14:06:06.290] [info] Core [0] : MatMul active cycle 8539 Vector active cycle 0 
[2025-04-07 14:06:06.290] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.290] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.290] [info] Core [0] : Systolic Array Utilization(%) 94.62 (85.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12530000
[2025-04-07 14:06:06.310] [info] Core [0] : MatMul active cycle 6683 Vector active cycle 0 
[2025-04-07 14:06:06.310] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.310] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.310] [info] Core [0] : Systolic Array Utilization(%) 76.39 (66.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12540000
[2025-04-07 14:06:06.319] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:06.320] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.320] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.320] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12550000
[2025-04-07 14:06:06.320] [info] DDR4-CH_0: BW utilization 10% (944 reads, 129 writes)
[2025-04-07 14:06:06.346] [info] Core [0] : MatMul active cycle 7145 Vector active cycle 0 
[2025-04-07 14:06:06.346] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.346] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.346] [info] Core [0] : Systolic Array Utilization(%) 78.29 (71.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12560000
[2025-04-07 14:06:06.357] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:06.357] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.357] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.357] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12570000
[2025-04-07 14:06:06.362] [info] DDR4-CH_0: BW utilization 10% (966 reads, 126 writes)
[2025-04-07 14:06:06.377] [info] Core [0] : MatMul active cycle 6341 Vector active cycle 0 
[2025-04-07 14:06:06.377] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.377] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.377] [info] Core [0] : Systolic Array Utilization(%) 68.79 (63.41% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12580000
[2025-04-07 14:06:06.393] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:06.393] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.393] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.393] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12590000
[2025-04-07 14:06:06.407] [info] Core [0] : MatMul active cycle 8857 Vector active cycle 0 
[2025-04-07 14:06:06.407] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.407] [info] Core [0] : Memory unit idle cycle 9470 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.407] [info] Core [0] : Systolic Array Utilization(%) 99.00 (88.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12600000
[2025-04-07 14:06:06.407] [info] DDR4-CH_0: BW utilization 12% (1156 reads, 126 writes)
[2025-04-07 14:06:06.428] [info] Core [0] : MatMul active cycle 6938 Vector active cycle 0 
[2025-04-07 14:06:06.428] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.428] [info] Core [0] : Memory unit idle cycle 9592 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.428] [info] Core [0] : Systolic Array Utilization(%) 79.32 (69.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12610000
[2025-04-07 14:06:06.437] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:06.437] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.437] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.437] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12620000
[2025-04-07 14:06:06.451] [info] DDR4-CH_0: BW utilization 11% (982 reads, 201 writes)
[2025-04-07 14:06:06.464] [info] Core [0] : MatMul active cycle 6217 Vector active cycle 0 
[2025-04-07 14:06:06.464] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.464] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.464] [info] Core [0] : Systolic Array Utilization(%) 68.76 (62.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12630000
[2025-04-07 14:06:06.475] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:06:06.475] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.475] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.475] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12640000
[2025-04-07 14:06:06.497] [info] Core [0] : MatMul active cycle 7017 Vector active cycle 0 
[2025-04-07 14:06:06.497] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.497] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.497] [info] Core [0] : Systolic Array Utilization(%) 78.29 (70.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12650000
[2025-04-07 14:06:06.497] [info] DDR4-CH_0: BW utilization 12% (1106 reads, 171 writes)
[2025-04-07 14:06:06.514] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:06.514] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.514] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.514] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12660000
[2025-04-07 14:06:06.526] [info] Core [0] : MatMul active cycle 8634 Vector active cycle 0 
[2025-04-07 14:06:06.526] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.526] [info] Core [0] : Memory unit idle cycle 9163 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.526] [info] Core [0] : Systolic Array Utilization(%) 96.10 (86.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12670000
[2025-04-07 14:06:06.540] [info] DDR4-CH_0: BW utilization 11% (1065 reads, 109 writes)
[2025-04-07 14:06:06.549] [info] Core [0] : MatMul active cycle 6117 Vector active cycle 0 
[2025-04-07 14:06:06.549] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.549] [info] Core [0] : Memory unit idle cycle 9857 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.549] [info] Core [0] : Systolic Array Utilization(%) 69.89 (61.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12680000
[2025-04-07 14:06:06.559] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:06.559] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.559] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.559] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12690000
[2025-04-07 14:06:06.584] [info] Core [0] : MatMul active cycle 6978 Vector active cycle 0 
[2025-04-07 14:06:06.584] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.584] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.584] [info] Core [0] : Systolic Array Utilization(%) 76.92 (69.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12700000
[2025-04-07 14:06:06.584] [info] DDR4-CH_0: BW utilization 12% (1081 reads, 145 writes)
[2025-04-07 14:06:06.596] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:06.597] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.597] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.597] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12710000
[2025-04-07 14:06:06.616] [info] Core [0] : MatMul active cycle 6365 Vector active cycle 0 
[2025-04-07 14:06:06.617] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.617] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.617] [info] Core [0] : Systolic Array Utilization(%) 70.46 (63.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12720000
[2025-04-07 14:06:06.630] [info] DDR4-CH_0: BW utilization 14% (1283 reads, 131 writes)
[2025-04-07 14:06:06.635] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:06.635] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.635] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.635] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12730000
[2025-04-07 14:06:06.647] [info] Core [0] : MatMul active cycle 8941 Vector active cycle 0 
[2025-04-07 14:06:06.647] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.647] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.647] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.41% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12740000
[2025-04-07 14:06:06.671] [info] Core [0] : MatMul active cycle 6762 Vector active cycle 0 
[2025-04-07 14:06:06.671] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.671] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.671] [info] Core [0] : Systolic Array Utilization(%) 76.94 (67.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12750000
[2025-04-07 14:06:06.671] [info] DDR4-CH_0: BW utilization 11% (1032 reads, 136 writes)
[2025-04-07 14:06:06.680] [info] Core [0] : MatMul active cycle 8800 Vector active cycle 0 
[2025-04-07 14:06:06.680] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.680] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.680] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12760000
[2025-04-07 14:06:06.706] [info] Core [0] : MatMul active cycle 6174 Vector active cycle 0 
[2025-04-07 14:06:06.706] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.706] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.706] [info] Core [0] : Systolic Array Utilization(%) 68.94 (61.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12770000
[2025-04-07 14:06:06.711] [info] DDR4-CH_0: BW utilization 11% (1032 reads, 127 writes)
[2025-04-07 14:06:06.719] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:06.719] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.719] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.719] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12780000
[2025-04-07 14:06:06.738] [info] Core [0] : MatMul active cycle 6998 Vector active cycle 0 
[2025-04-07 14:06:06.738] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.738] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.738] [info] Core [0] : Systolic Array Utilization(%) 76.92 (69.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12790000
[2025-04-07 14:06:06.758] [info] Core [0] : MatMul active cycle 8680 Vector active cycle 0 
[2025-04-07 14:06:06.759] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.759] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.759] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12800000
[2025-04-07 14:06:06.759] [info] DDR4-CH_0: BW utilization 12% (1127 reads, 128 writes)
[2025-04-07 14:06:06.772] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:06.772] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.772] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.772] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12810000
[2025-04-07 14:06:06.797] [info] Core [0] : MatMul active cycle 6181 Vector active cycle 0 
[2025-04-07 14:06:06.797] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.797] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.797] [info] Core [0] : Systolic Array Utilization(%) 69.76 (61.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12820000
[2025-04-07 14:06:06.805] [info] DDR4-CH_0: BW utilization 11% (1041 reads, 128 writes)
[2025-04-07 14:06:06.808] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:06.808] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.808] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.808] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12830000
[2025-04-07 14:06:06.833] [info] Core [0] : MatMul active cycle 7010 Vector active cycle 0 
[2025-04-07 14:06:06.833] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.833] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.833] [info] Core [0] : Systolic Array Utilization(%) 76.94 (70.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12840000
[2025-04-07 14:06:06.847] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:06.847] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.847] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.847] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12850000
[2025-04-07 14:06:06.847] [info] DDR4-CH_0: BW utilization 12% (1099 reads, 127 writes)
[2025-04-07 14:06:06.867] [info] Core [0] : MatMul active cycle 6691 Vector active cycle 0 
[2025-04-07 14:06:06.867] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.867] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.867] [info] Core [0] : Systolic Array Utilization(%) 73.15 (66.91% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12860000
[2025-04-07 14:06:06.885] [info] Core [0] : MatMul active cycle 8602 Vector active cycle 0 
[2025-04-07 14:06:06.885] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.885] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.885] [info] Core [0] : Systolic Array Utilization(%) 98.44 (86.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12870000
[2025-04-07 14:06:06.891] [info] DDR4-CH_0: BW utilization 11% (1017 reads, 127 writes)
[2025-04-07 14:06:06.897] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:06.898] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.898] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.898] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12880000
[2025-04-07 14:06:06.922] [info] Core [0] : MatMul active cycle 6938 Vector active cycle 0 
[2025-04-07 14:06:06.922] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.922] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.922] [info] Core [0] : Systolic Array Utilization(%) 77.32 (69.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12890000
[2025-04-07 14:06:06.931] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:06.931] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.931] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.931] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12900000
[2025-04-07 14:06:06.931] [info] DDR4-CH_0: BW utilization 11% (1017 reads, 126 writes)
[2025-04-07 14:06:06.956] [info] Core [0] : MatMul active cycle 6380 Vector active cycle 0 
[2025-04-07 14:06:06.956] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.956] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.956] [info] Core [0] : Systolic Array Utilization(%) 70.33 (63.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12910000
[2025-04-07 14:06:06.969] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:06.969] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.969] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.969] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12920000
[2025-04-07 14:06:06.972] [info] DDR4-CH_0: BW utilization 11% (1018 reads, 126 writes)
[2025-04-07 14:06:06.987] [info] Core [0] : MatMul active cycle 6946 Vector active cycle 0 
[2025-04-07 14:06:06.987] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:06.987] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:06.987] [info] Core [0] : Systolic Array Utilization(%) 77.30 (69.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12930000
[2025-04-07 14:06:07.008] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:07.008] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.008] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.008] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12940000
[2025-04-07 14:06:07.018] [info] Core [0] : MatMul active cycle 8825 Vector active cycle 0 
[2025-04-07 14:06:07.018] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.018] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.018] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12950000
[2025-04-07 14:06:07.018] [info] DDR4-CH_0: BW utilization 12% (1100 reads, 129 writes)
[2025-04-07 14:06:07.043] [info] Core [0] : MatMul active cycle 6173 Vector active cycle 0 
[2025-04-07 14:06:07.043] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.043] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.043] [info] Core [0] : Systolic Array Utilization(%) 69.39 (61.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12960000
[2025-04-07 14:06:07.053] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:07.053] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.053] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.053] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12970000
[2025-04-07 14:06:07.066] [info] DDR4-CH_0: BW utilization 13% (1212 reads, 129 writes)
[2025-04-07 14:06:07.078] [info] Core [0] : MatMul active cycle 6942 Vector active cycle 0 
[2025-04-07 14:06:07.078] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.078] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.078] [info] Core [0] : Systolic Array Utilization(%) 77.31 (69.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12980000
[2025-04-07 14:06:07.092] [info] Core [0] : MatMul active cycle 8765 Vector active cycle 0 
[2025-04-07 14:06:07.092] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.092] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.092] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 12990000
[2025-04-07 14:06:07.111] [info] Core [0] : MatMul active cycle 6790 Vector active cycle 0 
[2025-04-07 14:06:07.111] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.111] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.111] [info] Core [0] : Systolic Array Utilization(%) 74.85 (67.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13000000
[2025-04-07 14:06:07.111] [info] DDR4-CH_0: BW utilization 12% (1031 reads, 240 writes)
[2025-04-07 14:06:07.132] [info] Core [0] : MatMul active cycle 8283 Vector active cycle 0 
[2025-04-07 14:06:07.132] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.132] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.132] [info] Core [0] : Systolic Array Utilization(%) 95.11 (82.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13010000
[2025-04-07 14:06:07.145] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:07.145] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.145] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.145] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13020000
[2025-04-07 14:06:07.159] [info] DDR4-CH_0: BW utilization 13% (1204 reads, 129 writes)
[2025-04-07 14:06:07.170] [info] Core [0] : MatMul active cycle 6946 Vector active cycle 0 
[2025-04-07 14:06:07.170] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.170] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.170] [info] Core [0] : Systolic Array Utilization(%) 77.29 (69.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13030000
[2025-04-07 14:06:07.178] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:07.178] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.178] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.178] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13040000
[2025-04-07 14:06:07.194] [info] Core [0] : MatMul active cycle 8881 Vector active cycle 0 
[2025-04-07 14:06:07.194] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.194] [info] Core [0] : Memory unit idle cycle 9396 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.194] [info] Core [0] : Systolic Array Utilization(%) 98.56 (88.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13050000
[2025-04-07 14:06:07.194] [info] DDR4-CH_0: BW utilization 10% (900 reads, 141 writes)
[2025-04-07 14:06:07.215] [info] Core [0] : MatMul active cycle 7004 Vector active cycle 0 
[2025-04-07 14:06:07.215] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.215] [info] Core [0] : Memory unit idle cycle 9388 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.215] [info] Core [0] : Systolic Array Utilization(%) 78.57 (70.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13060000
[2025-04-07 14:06:07.230] [info] Core [0] : MatMul active cycle 8423 Vector active cycle 0 
[2025-04-07 14:06:07.230] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.230] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.230] [info] Core [0] : Systolic Array Utilization(%) 95.22 (84.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13070000
[2025-04-07 14:06:07.241] [info] DDR4-CH_0: BW utilization 14% (1332 reads, 112 writes)
[2025-04-07 14:06:07.251] [info] Core [0] : MatMul active cycle 7825 Vector active cycle 0 
[2025-04-07 14:06:07.251] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.251] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.251] [info] Core [0] : Systolic Array Utilization(%) 88.22 (78.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13080000
[2025-04-07 14:06:07.268] [info] Core [0] : MatMul active cycle 8383 Vector active cycle 0 
[2025-04-07 14:06:07.268] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.268] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.268] [info] Core [0] : Systolic Array Utilization(%) 95.21 (83.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13090000
[2025-04-07 14:06:07.290] [info] Core [0] : MatMul active cycle 6627 Vector active cycle 0 
[2025-04-07 14:06:07.290] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.290] [info] Core [0] : Memory unit idle cycle 8758 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.290] [info] Core [0] : Systolic Array Utilization(%) 74.07 (66.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13100000
[2025-04-07 14:06:07.290] [info] DDR4-CH_0: BW utilization 14% (1339 reads, 150 writes)
[2025-04-07 14:06:07.307] [info] Core [0] : MatMul active cycle 8283 Vector active cycle 0 
[2025-04-07 14:06:07.307] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.307] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.307] [info] Core [0] : Systolic Array Utilization(%) 95.39 (82.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13110000
[2025-04-07 14:06:07.319] [info] Core [0] : MatMul active cycle 8857 Vector active cycle 0 
[2025-04-07 14:06:07.319] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.319] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.319] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13120000
[2025-04-07 14:06:07.334] [info] DDR4-CH_0: BW utilization 12% (1101 reads, 139 writes)
[2025-04-07 14:06:07.345] [info] Core [0] : MatMul active cycle 6181 Vector active cycle 0 
[2025-04-07 14:06:07.345] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.345] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.345] [info] Core [0] : Systolic Array Utilization(%) 69.09 (61.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13130000
[2025-04-07 14:06:07.353] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:07.353] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.353] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.353] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13140000
[2025-04-07 14:06:07.376] [info] Core [0] : MatMul active cycle 7186 Vector active cycle 0 
[2025-04-07 14:06:07.376] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.376] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.376] [info] Core [0] : Systolic Array Utilization(%) 78.72 (71.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13150000
[2025-04-07 14:06:07.376] [info] DDR4-CH_0: BW utilization 13% (1195 reads, 147 writes)
[2025-04-07 14:06:07.389] [info] Core [0] : MatMul active cycle 8680 Vector active cycle 0 
[2025-04-07 14:06:07.389] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.389] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.389] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13160000
[2025-04-07 14:06:07.408] [info] Core [0] : MatMul active cycle 7137 Vector active cycle 0 
[2025-04-07 14:06:07.408] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.408] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.408] [info] Core [0] : Systolic Array Utilization(%) 79.27 (71.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13170000
[2025-04-07 14:06:07.421] [info] DDR4-CH_0: BW utilization 12% (1100 reads, 113 writes)
[2025-04-07 14:06:07.425] [info] Core [0] : MatMul active cycle 7901 Vector active cycle 0 
[2025-04-07 14:06:07.425] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.425] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.425] [info] Core [0] : Systolic Array Utilization(%) 90.04 (79.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13180000
[2025-04-07 14:06:07.435] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:07.435] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.435] [info] Core [0] : Memory unit idle cycle 9518 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.435] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13190000
[2025-04-07 14:06:07.462] [info] Core [0] : MatMul active cycle 7102 Vector active cycle 0 
[2025-04-07 14:06:07.462] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.462] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.462] [info] Core [0] : Systolic Array Utilization(%) 78.69 (71.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13200000
[2025-04-07 14:06:07.462] [info] DDR4-CH_0: BW utilization 12% (1086 reads, 137 writes)
[2025-04-07 14:06:07.470] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:06:07.470] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.470] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.470] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13210000
[2025-04-07 14:06:07.493] [info] Core [0] : MatMul active cycle 6245 Vector active cycle 0 
[2025-04-07 14:06:07.493] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.493] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.493] [info] Core [0] : Systolic Array Utilization(%) 69.02 (62.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13220000
[2025-04-07 14:06:07.500] [info] DDR4-CH_0: BW utilization 11% (988 reads, 142 writes)
[2025-04-07 14:06:07.506] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:07.506] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.506] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.506] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13230000
[2025-04-07 14:06:07.525] [info] Core [0] : MatMul active cycle 7682 Vector active cycle 0 
[2025-04-07 14:06:07.525] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.525] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.525] [info] Core [0] : Systolic Array Utilization(%) 84.72 (76.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13240000
[2025-04-07 14:06:07.544] [info] Core [0] : MatMul active cycle 8148 Vector active cycle 0 
[2025-04-07 14:06:07.544] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.544] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.544] [info] Core [0] : Systolic Array Utilization(%) 93.99 (81.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13250000
[2025-04-07 14:06:07.544] [info] DDR4-CH_0: BW utilization 11% (992 reads, 130 writes)
[2025-04-07 14:06:07.555] [info] Core [0] : MatMul active cycle 8857 Vector active cycle 0 
[2025-04-07 14:06:07.555] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.555] [info] Core [0] : Memory unit idle cycle 9676 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.555] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13260000
[2025-04-07 14:06:07.579] [info] Core [0] : MatMul active cycle 6181 Vector active cycle 0 
[2025-04-07 14:06:07.579] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.579] [info] Core [0] : Memory unit idle cycle 9386 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.579] [info] Core [0] : Systolic Array Utilization(%) 69.19 (61.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13270000
[2025-04-07 14:06:07.585] [info] DDR4-CH_0: BW utilization 12% (1101 reads, 125 writes)
[2025-04-07 14:06:07.587] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:07.587] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.587] [info] Core [0] : Memory unit idle cycle 9842 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.587] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13280000
[2025-04-07 14:06:07.611] [info] Core [0] : MatMul active cycle 6755 Vector active cycle 0 
[2025-04-07 14:06:07.611] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.611] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.611] [info] Core [0] : Systolic Array Utilization(%) 74.37 (67.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13290000
[2025-04-07 14:06:07.626] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:07.626] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.626] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.626] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13300000
[2025-04-07 14:06:07.626] [info] DDR4-CH_0: BW utilization 11% (1036 reads, 125 writes)
[2025-04-07 14:06:07.641] [info] Core [0] : MatMul active cycle 7682 Vector active cycle 0 
[2025-04-07 14:06:07.641] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.641] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.641] [info] Core [0] : Systolic Array Utilization(%) 84.92 (76.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13310000
[2025-04-07 14:06:07.662] [info] Core [0] : MatMul active cycle 7136 Vector active cycle 0 
[2025-04-07 14:06:07.662] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.662] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.662] [info] Core [0] : Systolic Array Utilization(%) 82.26 (71.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13320000
[2025-04-07 14:06:07.670] [info] DDR4-CH_0: BW utilization 11% (997 reads, 126 writes)
[2025-04-07 14:06:07.672] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:07.672] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.672] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.672] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13330000
[2025-04-07 14:06:07.699] [info] Core [0] : MatMul active cycle 6787 Vector active cycle 0 
[2025-04-07 14:06:07.699] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.699] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.699] [info] Core [0] : Systolic Array Utilization(%) 75.12 (67.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13340000
[2025-04-07 14:06:07.709] [info] Core [0] : MatMul active cycle 8753 Vector active cycle 0 
[2025-04-07 14:06:07.709] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.709] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.709] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13350000
[2025-04-07 14:06:07.709] [info] DDR4-CH_0: BW utilization 11% (998 reads, 126 writes)
[2025-04-07 14:06:07.731] [info] Core [0] : MatMul active cycle 6058 Vector active cycle 0 
[2025-04-07 14:06:07.731] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.731] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.731] [info] Core [0] : Systolic Array Utilization(%) 67.07 (60.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13360000
[2025-04-07 14:06:07.747] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:06:07.748] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.748] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.748] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13370000
[2025-04-07 14:06:07.752] [info] DDR4-CH_0: BW utilization 11% (998 reads, 129 writes)
[2025-04-07 14:06:07.762] [info] Core [0] : MatMul active cycle 8801 Vector active cycle 0 
[2025-04-07 14:06:07.762] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.762] [info] Core [0] : Memory unit idle cycle 9355 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.762] [info] Core [0] : Systolic Array Utilization(%) 98.02 (88.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13380000
[2025-04-07 14:06:07.784] [info] Core [0] : MatMul active cycle 6754 Vector active cycle 0 
[2025-04-07 14:06:07.784] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.784] [info] Core [0] : Memory unit idle cycle 9665 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.784] [info] Core [0] : Systolic Array Utilization(%) 77.11 (67.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13390000
[2025-04-07 14:06:07.793] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:07.793] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.793] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.793] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13400000
[2025-04-07 14:06:07.793] [info] DDR4-CH_0: BW utilization 11% (998 reads, 129 writes)
[2025-04-07 14:06:07.826] [info] Core [0] : MatMul active cycle 6182 Vector active cycle 0 
[2025-04-07 14:06:07.826] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.826] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.826] [info] Core [0] : Systolic Array Utilization(%) 67.25 (61.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13410000
[2025-04-07 14:06:07.838] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:07.838] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.838] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.838] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13420000
[2025-04-07 14:06:07.841] [info] DDR4-CH_0: BW utilization 11% (1015 reads, 126 writes)
[2025-04-07 14:06:07.857] [info] Core [0] : MatMul active cycle 6811 Vector active cycle 0 
[2025-04-07 14:06:07.857] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.857] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.857] [info] Core [0] : Systolic Array Utilization(%) 75.14 (68.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13430000
[2025-04-07 14:06:07.877] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:07.877] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.877] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.877] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13440000
[2025-04-07 14:06:07.888] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:07.888] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.888] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.888] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13450000
[2025-04-07 14:06:07.888] [info] DDR4-CH_0: BW utilization 12% (1141 reads, 126 writes)
[2025-04-07 14:06:07.912] [info] Core [0] : MatMul active cycle 6372 Vector active cycle 0 
[2025-04-07 14:06:07.912] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.912] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.912] [info] Core [0] : Systolic Array Utilization(%) 71.79 (63.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13460000
[2025-04-07 14:06:07.923] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:07.923] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.923] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.923] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13470000
[2025-04-07 14:06:07.936] [info] DDR4-CH_0: BW utilization 13% (1125 reads, 177 writes)
[2025-04-07 14:06:07.948] [info] Core [0] : MatMul active cycle 7010 Vector active cycle 0 
[2025-04-07 14:06:07.948] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.948] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.948] [info] Core [0] : Systolic Array Utilization(%) 76.59 (70.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13480000
[2025-04-07 14:06:07.961] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:07.961] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.961] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.961] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13490000
[2025-04-07 14:06:07.979] [info] Core [0] : MatMul active cycle 6571 Vector active cycle 0 
[2025-04-07 14:06:07.980] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.980] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.980] [info] Core [0] : Systolic Array Utilization(%) 72.88 (65.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13500000
[2025-04-07 14:06:07.980] [info] DDR4-CH_0: BW utilization 13% (1109 reads, 196 writes)
[2025-04-07 14:06:07.996] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:07.996] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:07.996] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:07.996] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13510000
[2025-04-07 14:06:08.008] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:08.008] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.008] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.008] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13520000
[2025-04-07 14:06:08.022] [info] DDR4-CH_0: BW utilization 13% (1233 reads, 127 writes)
[2025-04-07 14:06:08.032] [info] Core [0] : MatMul active cycle 6810 Vector active cycle 0 
[2025-04-07 14:06:08.032] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.032] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.032] [info] Core [0] : Systolic Array Utilization(%) 77.55 (68.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13530000
[2025-04-07 14:06:08.042] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:08.042] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.042] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.042] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13540000
[2025-04-07 14:06:08.068] [info] Core [0] : MatMul active cycle 6305 Vector active cycle 0 
[2025-04-07 14:06:08.068] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.068] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.068] [info] Core [0] : Systolic Array Utilization(%) 69.03 (63.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13550000
[2025-04-07 14:06:08.068] [info] DDR4-CH_0: BW utilization 12% (1157 reads, 128 writes)
[2025-04-07 14:06:08.081] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:08.081] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.081] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.081] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13560000
[2025-04-07 14:06:08.099] [info] Core [0] : MatMul active cycle 7074 Vector active cycle 0 
[2025-04-07 14:06:08.100] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.100] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.100] [info] Core [0] : Systolic Array Utilization(%) 77.55 (70.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13570000
[2025-04-07 14:06:08.111] [info] DDR4-CH_0: BW utilization 12% (1115 reads, 128 writes)
[2025-04-07 14:06:08.118] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:06:08.118] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.118] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.118] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13580000
[2025-04-07 14:06:08.127] [info] Core [0] : MatMul active cycle 8936 Vector active cycle 0 
[2025-04-07 14:06:08.127] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.127] [info] Core [0] : Memory unit idle cycle 9659 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.127] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13590000
[2025-04-07 14:06:08.152] [info] Core [0] : MatMul active cycle 6102 Vector active cycle 0 
[2025-04-07 14:06:08.152] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.152] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.152] [info] Core [0] : Systolic Array Utilization(%) 69.13 (61.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13600000
[2025-04-07 14:06:08.152] [info] DDR4-CH_0: BW utilization 12% (1136 reads, 139 writes)
[2025-04-07 14:06:08.163] [info] Core [0] : MatMul active cycle 8680 Vector active cycle 0 
[2025-04-07 14:06:08.163] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.163] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.163] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13610000
[2025-04-07 14:06:08.190] [info] Core [0] : MatMul active cycle 7074 Vector active cycle 0 
[2025-04-07 14:06:08.190] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.190] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.190] [info] Core [0] : Systolic Array Utilization(%) 77.55 (70.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13620000
[2025-04-07 14:06:08.197] [info] DDR4-CH_0: BW utilization 11% (1036 reads, 127 writes)
[2025-04-07 14:06:08.203] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:08.203] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.203] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.203] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13630000
[2025-04-07 14:06:08.221] [info] Core [0] : MatMul active cycle 6436 Vector active cycle 0 
[2025-04-07 14:06:08.221] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.221] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.221] [info] Core [0] : Systolic Array Utilization(%) 70.82 (64.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13640000
[2025-04-07 14:06:08.238] [info] Core [0] : MatMul active cycle 8658 Vector active cycle 0 
[2025-04-07 14:06:08.238] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.238] [info] Core [0] : Memory unit idle cycle 9834 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.238] [info] Core [0] : Systolic Array Utilization(%) 98.71 (86.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13650000
[2025-04-07 14:06:08.238] [info] DDR4-CH_0: BW utilization 12% (1090 reads, 128 writes)
[2025-04-07 14:06:08.248] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:08.248] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.248] [info] Core [0] : Memory unit idle cycle 9880 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.248] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13660000
[2025-04-07 14:06:08.266] [info] Core [0] : MatMul active cycle 8013 Vector active cycle 0 
[2025-04-07 14:06:08.266] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.266] [info] Core [0] : Memory unit idle cycle 9298 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.266] [info] Core [0] : Systolic Array Utilization(%) 89.64 (80.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13670000
[2025-04-07 14:06:08.274] [info] DDR4-CH_0: BW utilization 11% (987 reads, 167 writes)
[2025-04-07 14:06:08.279] [info] Core [0] : MatMul active cycle 8348 Vector active cycle 0 
[2025-04-07 14:06:08.279] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.279] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.279] [info] Core [0] : Systolic Array Utilization(%) 94.34 (83.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13680000
[2025-04-07 14:06:08.298] [info] Core [0] : MatMul active cycle 6852 Vector active cycle 0 
[2025-04-07 14:06:08.299] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.299] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.299] [info] Core [0] : Systolic Array Utilization(%) 76.93 (68.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13690000
[2025-04-07 14:06:08.319] [info] Core [0] : MatMul active cycle 8031 Vector active cycle 0 
[2025-04-07 14:06:08.319] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.319] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.319] [info] Core [0] : Systolic Array Utilization(%) 91.33 (80.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13700000
[2025-04-07 14:06:08.319] [info] DDR4-CH_0: BW utilization 14% (1278 reads, 150 writes)
[2025-04-07 14:06:08.337] [info] Core [0] : MatMul active cycle 7880 Vector active cycle 0 
[2025-04-07 14:06:08.337] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.337] [info] Core [0] : Memory unit idle cycle 9268 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.337] [info] Core [0] : Systolic Array Utilization(%) 88.68 (78.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13710000
[2025-04-07 14:06:08.366] [info] Core [0] : MatMul active cycle 7240 Vector active cycle 0 
[2025-04-07 14:06:08.366] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.366] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.366] [info] Core [0] : Systolic Array Utilization(%) 82.22 (72.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13720000
[2025-04-07 14:06:08.376] [info] DDR4-CH_0: BW utilization 14% (1370 reads, 111 writes)
[2025-04-07 14:06:08.381] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:08.381] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.381] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.381] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13730000
[2025-04-07 14:06:08.401] [info] Core [0] : MatMul active cycle 7283 Vector active cycle 0 
[2025-04-07 14:06:08.401] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.401] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.401] [info] Core [0] : Systolic Array Utilization(%) 83.77 (72.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13740000
[2025-04-07 14:06:08.413] [info] Core [0] : MatMul active cycle 8690 Vector active cycle 0 
[2025-04-07 14:06:08.413] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.413] [info] Core [0] : Memory unit idle cycle 9609 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.413] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13750000
[2025-04-07 14:06:08.413] [info] DDR4-CH_0: BW utilization 9% (900 reads, 92 writes)
[2025-04-07 14:06:08.431] [info] Core [0] : MatMul active cycle 7232 Vector active cycle 0 
[2025-04-07 14:06:08.432] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.432] [info] Core [0] : Memory unit idle cycle 9486 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.432] [info] Core [0] : Systolic Array Utilization(%) 83.77 (72.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13760000
[2025-04-07 14:06:08.450] [info] Core [0] : MatMul active cycle 7350 Vector active cycle 0 
[2025-04-07 14:06:08.450] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.450] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.450] [info] Core [0] : Systolic Array Utilization(%) 83.97 (73.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13770000
[2025-04-07 14:06:08.456] [info] DDR4-CH_0: BW utilization 13% (1121 reads, 187 writes)
[2025-04-07 14:06:08.461] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:08.461] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.461] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.461] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13780000
[2025-04-07 14:06:08.481] [info] Core [0] : MatMul active cycle 7382 Vector active cycle 0 
[2025-04-07 14:06:08.481] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.481] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.481] [info] Core [0] : Systolic Array Utilization(%) 84.42 (73.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13790000
[2025-04-07 14:06:08.490] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:08.490] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.490] [info] Core [0] : Memory unit idle cycle 9669 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.490] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13800000
[2025-04-07 14:06:08.490] [info] DDR4-CH_0: BW utilization 9% (829 reads, 95 writes)
[2025-04-07 14:06:08.510] [info] Core [0] : MatMul active cycle 7382 Vector active cycle 0 
[2025-04-07 14:06:08.510] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.510] [info] Core [0] : Memory unit idle cycle 9529 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.510] [info] Core [0] : Systolic Array Utilization(%) 84.42 (73.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13810000
[2025-04-07 14:06:08.531] [info] Core [0] : MatMul active cycle 7569 Vector active cycle 0 
[2025-04-07 14:06:08.531] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.531] [info] Core [0] : Memory unit idle cycle 9218 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.531] [info] Core [0] : Systolic Array Utilization(%) 86.28 (75.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13820000
[2025-04-07 14:06:08.543] [info] DDR4-CH_0: BW utilization 14% (1265 reads, 184 writes)
[2025-04-07 14:06:08.548] [info] Core [0] : MatMul active cycle 8409 Vector active cycle 0 
[2025-04-07 14:06:08.548] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.548] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.548] [info] Core [0] : Systolic Array Utilization(%) 98.24 (84.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13830000
[2025-04-07 14:06:08.567] [info] Core [0] : MatMul active cycle 6337 Vector active cycle 0 
[2025-04-07 14:06:08.567] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.567] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.567] [info] Core [0] : Systolic Array Utilization(%) 72.57 (63.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13840000
[2025-04-07 14:06:08.578] [info] Core [0] : MatMul active cycle 8514 Vector active cycle 0 
[2025-04-07 14:06:08.578] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.578] [info] Core [0] : Memory unit idle cycle 9887 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.578] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13850000
[2025-04-07 14:06:08.578] [info] DDR4-CH_0: BW utilization 9% (809 reads, 95 writes)
[2025-04-07 14:06:08.599] [info] Core [0] : MatMul active cycle 6354 Vector active cycle 0 
[2025-04-07 14:06:08.599] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.599] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.599] [info] Core [0] : Systolic Array Utilization(%) 72.22 (63.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13860000
[2025-04-07 14:06:08.607] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:08.607] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.607] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.607] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13870000
[2025-04-07 14:06:08.621] [info] DDR4-CH_0: BW utilization 12% (1069 reads, 181 writes)
[2025-04-07 14:06:08.629] [info] Core [0] : MatMul active cycle 7388 Vector active cycle 0 
[2025-04-07 14:06:08.629] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.629] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.629] [info] Core [0] : Systolic Array Utilization(%) 83.90 (73.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13880000
[2025-04-07 14:06:08.642] [info] Core [0] : MatMul active cycle 8316 Vector active cycle 0 
[2025-04-07 14:06:08.642] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.642] [info] Core [0] : Memory unit idle cycle 9172 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.642] [info] Core [0] : Systolic Array Utilization(%) 95.55 (83.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13890000
[2025-04-07 14:06:08.658] [info] Core [0] : MatMul active cycle 7557 Vector active cycle 0 
[2025-04-07 14:06:08.659] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.659] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.659] [info] Core [0] : Systolic Array Utilization(%) 88.34 (75.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13900000
[2025-04-07 14:06:08.659] [info] DDR4-CH_0: BW utilization 12% (1131 reads, 110 writes)
[2025-04-07 14:06:08.675] [info] Core [0] : MatMul active cycle 7294 Vector active cycle 0 
[2025-04-07 14:06:08.675] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.675] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.675] [info] Core [0] : Systolic Array Utilization(%) 83.90 (72.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13910000
[2025-04-07 14:06:08.688] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:08.688] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.688] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.688] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13920000
[2025-04-07 14:06:08.698] [info] DDR4-CH_0: BW utilization 10% (931 reads, 166 writes)
[2025-04-07 14:06:08.709] [info] Core [0] : MatMul active cycle 7420 Vector active cycle 0 
[2025-04-07 14:06:08.709] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.709] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.709] [info] Core [0] : Systolic Array Utilization(%) 84.14 (74.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13930000
[2025-04-07 14:06:08.718] [info] Core [0] : MatMul active cycle 8558 Vector active cycle 0 
[2025-04-07 14:06:08.718] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.718] [info] Core [0] : Memory unit idle cycle 9635 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.718] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13940000
[2025-04-07 14:06:08.737] [info] Core [0] : MatMul active cycle 7294 Vector active cycle 0 
[2025-04-07 14:06:08.737] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.737] [info] Core [0] : Memory unit idle cycle 9418 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.737] [info] Core [0] : Systolic Array Utilization(%) 84.15 (72.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13950000
[2025-04-07 14:06:08.737] [info] DDR4-CH_0: BW utilization 12% (1189 reads, 110 writes)
[2025-04-07 14:06:08.758] [info] Core [0] : MatMul active cycle 7382 Vector active cycle 0 
[2025-04-07 14:06:08.758] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.758] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.758] [info] Core [0] : Systolic Array Utilization(%) 84.24 (73.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13960000
[2025-04-07 14:06:08.773] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:08.774] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.774] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.774] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13970000
[2025-04-07 14:06:08.779] [info] DDR4-CH_0: BW utilization 10% (949 reads, 98 writes)
[2025-04-07 14:06:08.792] [info] Core [0] : MatMul active cycle 7382 Vector active cycle 0 
[2025-04-07 14:06:08.792] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.792] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.792] [info] Core [0] : Systolic Array Utilization(%) 84.17 (73.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13980000
[2025-04-07 14:06:08.802] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:08.802] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.802] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.802] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 13990000
[2025-04-07 14:06:08.825] [info] Core [0] : MatMul active cycle 6325 Vector active cycle 0 
[2025-04-07 14:06:08.825] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.825] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.825] [info] Core [0] : Systolic Array Utilization(%) 71.82 (63.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14000000
[2025-04-07 14:06:08.825] [info] DDR4-CH_0: BW utilization 13% (1214 reads, 178 writes)
[2025-04-07 14:06:08.835] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:08.835] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.835] [info] Core [0] : Memory unit idle cycle 9635 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.835] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14010000
[2025-04-07 14:06:08.855] [info] Core [0] : MatMul active cycle 6640 Vector active cycle 0 
[2025-04-07 14:06:08.855] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.855] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.855] [info] Core [0] : Systolic Array Utilization(%) 76.20 (66.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14020000
[2025-04-07 14:06:08.859] [info] DDR4-CH_0: BW utilization 9% (851 reads, 87 writes)
[2025-04-07 14:06:08.870] [info] Core [0] : MatMul active cycle 7662 Vector active cycle 0 
[2025-04-07 14:06:08.870] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.870] [info] Core [0] : Memory unit idle cycle 9172 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.870] [info] Core [0] : Systolic Array Utilization(%) 88.00 (76.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14030000
[2025-04-07 14:06:08.885] [info] Core [0] : MatMul active cycle 8211 Vector active cycle 0 
[2025-04-07 14:06:08.885] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.885] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.885] [info] Core [0] : Systolic Array Utilization(%) 96.04 (82.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14040000
[2025-04-07 14:06:08.903] [info] Core [0] : MatMul active cycle 7294 Vector active cycle 0 
[2025-04-07 14:06:08.903] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.903] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.903] [info] Core [0] : Systolic Array Utilization(%) 84.05 (72.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14050000
[2025-04-07 14:06:08.903] [info] DDR4-CH_0: BW utilization 13% (1211 reads, 175 writes)
[2025-04-07 14:06:08.912] [info] Core [0] : MatMul active cycle 8502 Vector active cycle 0 
[2025-04-07 14:06:08.912] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.912] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.912] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14060000
[2025-04-07 14:06:08.932] [info] Core [0] : MatMul active cycle 7420 Vector active cycle 0 
[2025-04-07 14:06:08.932] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.932] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.933] [info] Core [0] : Systolic Array Utilization(%) 83.94 (74.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14070000
[2025-04-07 14:06:08.938] [info] DDR4-CH_0: BW utilization 11% (991 reads, 112 writes)
[2025-04-07 14:06:08.944] [info] Core [0] : MatMul active cycle 8652 Vector active cycle 0 
[2025-04-07 14:06:08.944] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.944] [info] Core [0] : Memory unit idle cycle 9635 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.944] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14080000
[2025-04-07 14:06:08.964] [info] Core [0] : MatMul active cycle 7264 Vector active cycle 0 
[2025-04-07 14:06:08.964] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.964] [info] Core [0] : Memory unit idle cycle 9418 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.964] [info] Core [0] : Systolic Array Utilization(%) 84.40 (72.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14090000
[2025-04-07 14:06:08.979] [info] Core [0] : MatMul active cycle 7318 Vector active cycle 0 
[2025-04-07 14:06:08.979] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.979] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.979] [info] Core [0] : Systolic Array Utilization(%) 84.39 (73.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14100000
[2025-04-07 14:06:08.979] [info] DDR4-CH_0: BW utilization 12% (1082 reads, 162 writes)
[2025-04-07 14:06:08.992] [info] Core [0] : MatMul active cycle 8566 Vector active cycle 0 
[2025-04-07 14:06:08.992] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:08.992] [info] Core [0] : Memory unit idle cycle 9881 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:08.992] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14110000
[2025-04-07 14:06:09.012] [info] Core [0] : MatMul active cycle 7318 Vector active cycle 0 
[2025-04-07 14:06:09.012] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.012] [info] Core [0] : Memory unit idle cycle 9291 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.012] [info] Core [0] : Systolic Array Utilization(%) 84.40 (73.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14120000
[2025-04-07 14:06:09.018] [info] DDR4-CH_0: BW utilization 12% (1118 reads, 112 writes)
[2025-04-07 14:06:09.021] [info] Core [0] : MatMul active cycle 8566 Vector active cycle 0 
[2025-04-07 14:06:09.021] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.021] [info] Core [0] : Memory unit idle cycle 9805 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.021] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14130000
[2025-04-07 14:06:09.040] [info] Core [0] : MatMul active cycle 7338 Vector active cycle 0 
[2025-04-07 14:06:09.040] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.040] [info] Core [0] : Memory unit idle cycle 9422 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.040] [info] Core [0] : Systolic Array Utilization(%) 81.60 (73.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14140000
[2025-04-07 14:06:09.056] [info] Core [0] : MatMul active cycle 8027 Vector active cycle 0 
[2025-04-07 14:06:09.056] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.056] [info] Core [0] : Memory unit idle cycle 9412 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.056] [info] Core [0] : Systolic Array Utilization(%) 90.65 (80.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14150000
[2025-04-07 14:06:09.056] [info] DDR4-CH_0: BW utilization 11% (1021 reads, 156 writes)
[2025-04-07 14:06:09.072] [info] Core [0] : MatMul active cycle 7984 Vector active cycle 0 
[2025-04-07 14:06:09.072] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.072] [info] Core [0] : Memory unit idle cycle 9412 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.072] [info] Core [0] : Systolic Array Utilization(%) 90.65 (79.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14160000
[2025-04-07 14:06:09.089] [info] Core [0] : MatMul active cycle 8012 Vector active cycle 0 
[2025-04-07 14:06:09.089] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.089] [info] Core [0] : Memory unit idle cycle 9412 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.089] [info] Core [0] : Systolic Array Utilization(%) 90.43 (80.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14170000
[2025-04-07 14:06:09.090] [info] Layer Conv_10 finish at 14172075
[2025-04-07 14:06:09.090] [info] Total compute time 2309348
[2025-04-07 14:06:09.090] [info] executable layer count 2
[2025-04-07 14:06:09.091] [info] Start layer Conv_13
[2025-04-07 14:06:09.098] [info] DDR4-CH_0: BW utilization 15% (1365 reads, 160 writes)
[2025-04-07 14:06:09.105] [info] Core [0] : MatMul active cycle 8106 Vector active cycle 0 
[2025-04-07 14:06:09.105] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.105] [info] Core [0] : Memory unit idle cycle 9444 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.105] [info] Core [0] : Systolic Array Utilization(%) 83.95 (81.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14180000
[2025-04-07 14:06:09.121] [info] Core [0] : MatMul active cycle 9945 Vector active cycle 0 
[2025-04-07 14:06:09.121] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.121] [info] Core [0] : Memory unit idle cycle 9340 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.121] [info] Core [0] : Systolic Array Utilization(%) 99.73 (99.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14190000
[2025-04-07 14:06:09.139] [info] Core [0] : MatMul active cycle 9825 Vector active cycle 0 
[2025-04-07 14:06:09.139] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.139] [info] Core [0] : Memory unit idle cycle 9344 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.139] [info] Core [0] : Systolic Array Utilization(%) 98.83 (98.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14200000
[2025-04-07 14:06:09.139] [info] DDR4-CH_0: BW utilization 15% (1398 reads, 133 writes)
[2025-04-07 14:06:09.153] [info] Core [0] : MatMul active cycle 9945 Vector active cycle 0 
[2025-04-07 14:06:09.153] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.153] [info] Core [0] : Memory unit idle cycle 9472 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.153] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14210000
[2025-04-07 14:06:09.171] [info] Core [0] : MatMul active cycle 8663 Vector active cycle 0 
[2025-04-07 14:06:09.171] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.171] [info] Core [0] : Memory unit idle cycle 9344 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.171] [info] Core [0] : Systolic Array Utilization(%) 86.70 (86.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14220000
[2025-04-07 14:06:09.178] [info] DDR4-CH_0: BW utilization 15% (1377 reads, 129 writes)
[2025-04-07 14:06:09.185] [info] Core [0] : MatMul active cycle 9626 Vector active cycle 0 
[2025-04-07 14:06:09.186] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.186] [info] Core [0] : Memory unit idle cycle 9472 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.186] [info] Core [0] : Systolic Array Utilization(%) 96.88 (96.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14230000
[2025-04-07 14:06:09.202] [info] Core [0] : MatMul active cycle 9761 Vector active cycle 0 
[2025-04-07 14:06:09.202] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.202] [info] Core [0] : Memory unit idle cycle 9344 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.202] [info] Core [0] : Systolic Array Utilization(%) 98.53 (97.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14240000
[2025-04-07 14:06:09.220] [info] Core [0] : MatMul active cycle 9690 Vector active cycle 0 
[2025-04-07 14:06:09.220] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.220] [info] Core [0] : Memory unit idle cycle 9212 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.220] [info] Core [0] : Systolic Array Utilization(%) 97.13 (96.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14250000
[2025-04-07 14:06:09.220] [info] DDR4-CH_0: BW utilization 14% (1319 reads, 168 writes)
[2025-04-07 14:06:09.237] [info] Core [0] : MatMul active cycle 9810 Vector active cycle 0 
[2025-04-07 14:06:09.237] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.237] [info] Core [0] : Memory unit idle cycle 9472 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.237] [info] Core [0] : Systolic Array Utilization(%) 98.53 (98.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14260000
[2025-04-07 14:06:09.254] [info] Core [0] : MatMul active cycle 9945 Vector active cycle 0 
[2025-04-07 14:06:09.254] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.254] [info] Core [0] : Memory unit idle cycle 9344 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.254] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14270000
[2025-04-07 14:06:09.262] [info] DDR4-CH_0: BW utilization 16% (1415 reads, 213 writes)
[2025-04-07 14:06:09.270] [info] Core [0] : MatMul active cycle 9499 Vector active cycle 0 
[2025-04-07 14:06:09.270] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.270] [info] Core [0] : Memory unit idle cycle 9472 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.270] [info] Core [0] : Systolic Array Utilization(%) 95.78 (94.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14280000
[2025-04-07 14:06:09.287] [info] Core [0] : MatMul active cycle 9881 Vector active cycle 0 
[2025-04-07 14:06:09.287] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.287] [info] Core [0] : Memory unit idle cycle 9212 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.287] [info] Core [0] : Systolic Array Utilization(%) 98.84 (98.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14290000
[2025-04-07 14:06:09.303] [info] Core [0] : MatMul active cycle 9754 Vector active cycle 0 
[2025-04-07 14:06:09.303] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.303] [info] Core [0] : Memory unit idle cycle 9472 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.303] [info] Core [0] : Systolic Array Utilization(%) 98.23 (97.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14300000
[2025-04-07 14:06:09.303] [info] DDR4-CH_0: BW utilization 15% (1446 reads, 129 writes)
[2025-04-07 14:06:09.321] [info] Core [0] : MatMul active cycle 9251 Vector active cycle 0 
[2025-04-07 14:06:09.321] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.321] [info] Core [0] : Memory unit idle cycle 9344 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.321] [info] Core [0] : Systolic Array Utilization(%) 92.93 (92.51% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14310000
[2025-04-07 14:06:09.335] [info] Core [0] : MatMul active cycle 9945 Vector active cycle 0 
[2025-04-07 14:06:09.335] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.335] [info] Core [0] : Memory unit idle cycle 9472 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.335] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14320000
[2025-04-07 14:06:09.344] [info] DDR4-CH_0: BW utilization 14% (1363 reads, 126 writes)
[2025-04-07 14:06:09.355] [info] Core [0] : MatMul active cycle 9499 Vector active cycle 0 
[2025-04-07 14:06:09.355] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.355] [info] Core [0] : Memory unit idle cycle 9344 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.355] [info] Core [0] : Systolic Array Utilization(%) 95.56 (94.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14330000
[2025-04-07 14:06:09.370] [info] Core [0] : MatMul active cycle 9945 Vector active cycle 0 
[2025-04-07 14:06:09.371] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.371] [info] Core [0] : Memory unit idle cycle 9340 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.371] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14340000
[2025-04-07 14:06:09.387] [info] Core [0] : MatMul active cycle 9866 Vector active cycle 0 
[2025-04-07 14:06:09.388] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.388] [info] Core [0] : Memory unit idle cycle 9344 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.388] [info] Core [0] : Systolic Array Utilization(%) 98.84 (98.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14350000
[2025-04-07 14:06:09.388] [info] DDR4-CH_0: BW utilization 16% (1441 reads, 255 writes)
[2025-04-07 14:06:09.403] [info] Core [0] : MatMul active cycle 9570 Vector active cycle 0 
[2025-04-07 14:06:09.403] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.403] [info] Core [0] : Memory unit idle cycle 9472 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.403] [info] Core [0] : Systolic Array Utilization(%) 96.43 (95.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14360000
[2025-04-07 14:06:09.421] [info] Core [0] : MatMul active cycle 9825 Vector active cycle 0 
[2025-04-07 14:06:09.421] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.421] [info] Core [0] : Memory unit idle cycle 9313 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.421] [info] Core [0] : Systolic Array Utilization(%) 98.50 (98.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14370000
[2025-04-07 14:06:09.428] [info] DDR4-CH_0: BW utilization 14% (1351 reads, 129 writes)
[2025-04-07 14:06:09.436] [info] Core [0] : MatMul active cycle 9754 Vector active cycle 0 
[2025-04-07 14:06:09.436] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.436] [info] Core [0] : Memory unit idle cycle 9371 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.436] [info] Core [0] : Systolic Array Utilization(%) 98.56 (97.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14380000
[2025-04-07 14:06:09.454] [info] Core [0] : MatMul active cycle 8606 Vector active cycle 0 
[2025-04-07 14:06:09.454] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.454] [info] Core [0] : Memory unit idle cycle 9425 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.454] [info] Core [0] : Systolic Array Utilization(%) 86.55 (86.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14390000
[2025-04-07 14:06:09.469] [info] Core [0] : MatMul active cycle 10009 Vector active cycle 0 
[2025-04-07 14:06:09.469] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.469] [info] Core [0] : Memory unit idle cycle 9391 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.469] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14400000
[2025-04-07 14:06:09.469] [info] DDR4-CH_0: BW utilization 14% (1302 reads, 126 writes)
[2025-04-07 14:06:09.489] [info] Core [0] : MatMul active cycle 9746 Vector active cycle 0 
[2025-04-07 14:06:09.489] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.489] [info] Core [0] : Memory unit idle cycle 9344 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.489] [info] Core [0] : Systolic Array Utilization(%) 98.55 (97.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14410000
[2025-04-07 14:06:09.502] [info] Core [0] : MatMul active cycle 9634 Vector active cycle 0 
[2025-04-07 14:06:09.502] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.502] [info] Core [0] : Memory unit idle cycle 9472 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.503] [info] Core [0] : Systolic Array Utilization(%) 96.61 (96.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14420000
[2025-04-07 14:06:09.512] [info] DDR4-CH_0: BW utilization 17% (1451 reads, 255 writes)
[2025-04-07 14:06:09.519] [info] Core [0] : MatMul active cycle 9866 Vector active cycle 0 
[2025-04-07 14:06:09.519] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.519] [info] Core [0] : Memory unit idle cycle 9212 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.519] [info] Core [0] : Systolic Array Utilization(%) 98.84 (98.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14430000
[2025-04-07 14:06:09.536] [info] Core [0] : MatMul active cycle 9634 Vector active cycle 0 
[2025-04-07 14:06:09.536] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.536] [info] Core [0] : Memory unit idle cycle 9344 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.536] [info] Core [0] : Systolic Array Utilization(%) 97.30 (96.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14440000
[2025-04-07 14:06:09.552] [info] Core [0] : MatMul active cycle 9825 Vector active cycle 0 
[2025-04-07 14:06:09.552] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.552] [info] Core [0] : Memory unit idle cycle 9472 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.552] [info] Core [0] : Systolic Array Utilization(%) 98.83 (98.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14450000
[2025-04-07 14:06:09.552] [info] DDR4-CH_0: BW utilization 15% (1449 reads, 129 writes)
[2025-04-07 14:06:09.569] [info] Core [0] : MatMul active cycle 10001 Vector active cycle 0 
[2025-04-07 14:06:09.569] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.569] [info] Core [0] : Memory unit idle cycle 9344 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.569] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14460000
[2025-04-07 14:06:09.585] [info] Core [0] : MatMul active cycle 9570 Vector active cycle 0 
[2025-04-07 14:06:09.585] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.585] [info] Core [0] : Memory unit idle cycle 9340 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.585] [info] Core [0] : Systolic Array Utilization(%) 96.80 (95.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14470000
[2025-04-07 14:06:09.592] [info] DDR4-CH_0: BW utilization 15% (1389 reads, 126 writes)
[2025-04-07 14:06:09.603] [info] Core [0] : MatMul active cycle 8115 Vector active cycle 0 
[2025-04-07 14:06:09.603] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.603] [info] Core [0] : Memory unit idle cycle 9321 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.603] [info] Core [0] : Systolic Array Utilization(%) 80.79 (81.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14480000
[2025-04-07 14:06:09.624] [info] Core [0] : MatMul active cycle 9570 Vector active cycle 0 
[2025-04-07 14:06:09.625] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.625] [info] Core [0] : Memory unit idle cycle 9160 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.625] [info] Core [0] : Systolic Array Utilization(%) 96.25 (95.70% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14490000
[2025-04-07 14:06:09.646] [info] Core [0] : MatMul active cycle 7920 Vector active cycle 0 
[2025-04-07 14:06:09.646] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.646] [info] Core [0] : Memory unit idle cycle 9218 Systolic bubble cycle 89 Core idle cycle 0 
[2025-04-07 14:06:09.646] [info] Core [0] : Systolic Array Utilization(%) 79.37 (79.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14500000
[2025-04-07 14:06:09.646] [info] DDR4-CH_0: BW utilization 20% (1861 reads, 205 writes)
[2025-04-07 14:06:09.669] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:09.669] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.669] [info] Core [0] : Memory unit idle cycle 9078 Systolic bubble cycle 136 Core idle cycle 0 
[2025-04-07 14:06:09.669] [info] Core [0] : Systolic Array Utilization(%) 81.08 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14510000
[2025-04-07 14:06:09.691] [info] Core [0] : MatMul active cycle 9964 Vector active cycle 0 
[2025-04-07 14:06:09.691] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.691] [info] Core [0] : Memory unit idle cycle 9078 Systolic bubble cycle 205 Core idle cycle 0 
[2025-04-07 14:06:09.691] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14520000
[2025-04-07 14:06:09.702] [info] DDR4-CH_0: BW utilization 21% (1973 reads, 164 writes)
[2025-04-07 14:06:09.713] [info] Core [0] : MatMul active cycle 7856 Vector active cycle 0 
[2025-04-07 14:06:09.713] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.713] [info] Core [0] : Memory unit idle cycle 9160 Systolic bubble cycle 44 Core idle cycle 0 
[2025-04-07 14:06:09.713] [info] Core [0] : Systolic Array Utilization(%) 79.15 (78.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14530000
[2025-04-07 14:06:09.737] [info] Core [0] : MatMul active cycle 8580 Vector active cycle 0 
[2025-04-07 14:06:09.737] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.737] [info] Core [0] : Memory unit idle cycle 9078 Systolic bubble cycle 45 Core idle cycle 0 
[2025-04-07 14:06:09.737] [info] Core [0] : Systolic Array Utilization(%) 85.73 (85.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14540000
[2025-04-07 14:06:09.760] [info] Core [0] : MatMul active cycle 8580 Vector active cycle 0 
[2025-04-07 14:06:09.760] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.760] [info] Core [0] : Memory unit idle cycle 9218 Systolic bubble cycle 94 Core idle cycle 0 
[2025-04-07 14:06:09.760] [info] Core [0] : Systolic Array Utilization(%) 86.48 (85.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14550000
[2025-04-07 14:06:09.760] [info] DDR4-CH_0: BW utilization 22% (2086 reads, 154 writes)
[2025-04-07 14:06:09.782] [info] Core [0] : MatMul active cycle 8644 Vector active cycle 0 
[2025-04-07 14:06:09.782] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.782] [info] Core [0] : Memory unit idle cycle 9160 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.782] [info] Core [0] : Systolic Array Utilization(%) 87.12 (86.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14560000
[2025-04-07 14:06:09.805] [info] Core [0] : MatMul active cycle 9075 Vector active cycle 0 
[2025-04-07 14:06:09.805] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.805] [info] Core [0] : Memory unit idle cycle 9078 Systolic bubble cycle 97 Core idle cycle 0 
[2025-04-07 14:06:09.805] [info] Core [0] : Systolic Array Utilization(%) 90.97 (90.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14570000
[2025-04-07 14:06:09.816] [info] DDR4-CH_0: BW utilization 20% (1966 reads, 133 writes)
[2025-04-07 14:06:09.828] [info] Core [0] : MatMul active cycle 8021 Vector active cycle 0 
[2025-04-07 14:06:09.828] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.828] [info] Core [0] : Memory unit idle cycle 9078 Systolic bubble cycle 51 Core idle cycle 0 
[2025-04-07 14:06:09.828] [info] Core [0] : Systolic Array Utilization(%) 80.10 (80.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14580000
[2025-04-07 14:06:09.850] [info] Core [0] : MatMul active cycle 7984 Vector active cycle 0 
[2025-04-07 14:06:09.850] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.850] [info] Core [0] : Memory unit idle cycle 9218 Systolic bubble cycle 191 Core idle cycle 0 
[2025-04-07 14:06:09.850] [info] Core [0] : Systolic Array Utilization(%) 80.19 (79.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14590000
[2025-04-07 14:06:09.874] [info] Core [0] : MatMul active cycle 9900 Vector active cycle 0 
[2025-04-07 14:06:09.875] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.875] [info] Core [0] : Memory unit idle cycle 9020 Systolic bubble cycle 232 Core idle cycle 0 
[2025-04-07 14:06:09.875] [info] Core [0] : Systolic Array Utilization(%) 99.71 (99.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14600000
[2025-04-07 14:06:09.875] [info] DDR4-CH_0: BW utilization 22% (2114 reads, 128 writes)
[2025-04-07 14:06:09.902] [info] Core [0] : MatMul active cycle 7976 Vector active cycle 0 
[2025-04-07 14:06:09.902] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.902] [info] Core [0] : Memory unit idle cycle 9218 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.902] [info] Core [0] : Systolic Array Utilization(%) 79.88 (79.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14610000
[2025-04-07 14:06:09.924] [info] Core [0] : MatMul active cycle 7944 Vector active cycle 0 
[2025-04-07 14:06:09.924] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.924] [info] Core [0] : Memory unit idle cycle 9218 Systolic bubble cycle 49 Core idle cycle 0 
[2025-04-07 14:06:09.924] [info] Core [0] : Systolic Array Utilization(%) 79.80 (79.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14620000
[2025-04-07 14:06:09.936] [info] DDR4-CH_0: BW utilization 21% (1962 reads, 160 writes)
[2025-04-07 14:06:09.947] [info] Core [0] : MatMul active cycle 9876 Vector active cycle 0 
[2025-04-07 14:06:09.947] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.947] [info] Core [0] : Memory unit idle cycle 8938 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.947] [info] Core [0] : Systolic Array Utilization(%) 99.06 (98.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14630000
[2025-04-07 14:06:09.969] [info] Core [0] : MatMul active cycle 8130 Vector active cycle 0 
[2025-04-07 14:06:09.969] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.969] [info] Core [0] : Memory unit idle cycle 9282 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.969] [info] Core [0] : Systolic Array Utilization(%) 81.97 (81.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14640000
[2025-04-07 14:06:09.993] [info] Core [0] : MatMul active cycle 8910 Vector active cycle 0 
[2025-04-07 14:06:09.993] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:09.993] [info] Core [0] : Memory unit idle cycle 8956 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:09.993] [info] Core [0] : Systolic Array Utilization(%) 89.32 (89.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14650000
[2025-04-07 14:06:09.993] [info] DDR4-CH_0: BW utilization 21% (1976 reads, 162 writes)
[2025-04-07 14:06:10.017] [info] Core [0] : MatMul active cycle 8205 Vector active cycle 0 
[2025-04-07 14:06:10.017] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.017] [info] Core [0] : Memory unit idle cycle 9218 Systolic bubble cycle 89 Core idle cycle 0 
[2025-04-07 14:06:10.017] [info] Core [0] : Systolic Array Utilization(%) 82.48 (82.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14660000
[2025-04-07 14:06:10.038] [info] Core [0] : MatMul active cycle 8625 Vector active cycle 0 
[2025-04-07 14:06:10.038] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.038] [info] Core [0] : Memory unit idle cycle 9160 Systolic bubble cycle 44 Core idle cycle 0 
[2025-04-07 14:06:10.038] [info] Core [0] : Systolic Array Utilization(%) 87.08 (86.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14670000
[2025-04-07 14:06:10.050] [info] DDR4-CH_0: BW utilization 22% (2061 reads, 168 writes)
[2025-04-07 14:06:10.061] [info] Core [0] : MatMul active cycle 9219 Vector active cycle 0 
[2025-04-07 14:06:10.061] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.061] [info] Core [0] : Memory unit idle cycle 9078 Systolic bubble cycle 143 Core idle cycle 0 
[2025-04-07 14:06:10.061] [info] Core [0] : Systolic Array Utilization(%) 91.91 (92.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14680000
[2025-04-07 14:06:10.083] [info] Core [0] : MatMul active cycle 7896 Vector active cycle 0 
[2025-04-07 14:06:10.083] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.083] [info] Core [0] : Memory unit idle cycle 9218 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.083] [info] Core [0] : Systolic Array Utilization(%) 79.42 (78.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14690000
[2025-04-07 14:06:10.104] [info] Core [0] : MatMul active cycle 8519 Vector active cycle 0 
[2025-04-07 14:06:10.104] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.104] [info] Core [0] : Memory unit idle cycle 9076 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.104] [info] Core [0] : Systolic Array Utilization(%) 85.77 (85.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14700000
[2025-04-07 14:06:10.104] [info] DDR4-CH_0: BW utilization 21% (1945 reads, 160 writes)
[2025-04-07 14:06:10.122] [info] Core [0] : MatMul active cycle 9607 Vector active cycle 0 
[2025-04-07 14:06:10.122] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.122] [info] Core [0] : Memory unit idle cycle 9295 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.122] [info] Core [0] : Systolic Array Utilization(%) 97.94 (96.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14710000
[2025-04-07 14:06:10.141] [info] Core [0] : MatMul active cycle 8904 Vector active cycle 0 
[2025-04-07 14:06:10.142] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.142] [info] Core [0] : Memory unit idle cycle 9326 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.142] [info] Core [0] : Systolic Array Utilization(%) 89.98 (89.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14720000
[2025-04-07 14:06:10.150] [info] DDR4-CH_0: BW utilization 18% (1715 reads, 121 writes)
[2025-04-07 14:06:10.160] [info] Core [0] : MatMul active cycle 9335 Vector active cycle 0 
[2025-04-07 14:06:10.160] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.160] [info] Core [0] : Memory unit idle cycle 9295 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.160] [info] Core [0] : Systolic Array Utilization(%) 95.21 (93.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14730000
[2025-04-07 14:06:10.179] [info] Core [0] : MatMul active cycle 9503 Vector active cycle 0 
[2025-04-07 14:06:10.179] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.179] [info] Core [0] : Memory unit idle cycle 9185 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.179] [info] Core [0] : Systolic Array Utilization(%) 96.09 (95.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14740000
[2025-04-07 14:06:10.196] [info] Core [0] : MatMul active cycle 9165 Vector active cycle 0 
[2025-04-07 14:06:10.196] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.196] [info] Core [0] : Memory unit idle cycle 9436 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.196] [info] Core [0] : Systolic Array Utilization(%) 93.34 (91.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14750000
[2025-04-07 14:06:10.196] [info] DDR4-CH_0: BW utilization 17% (1642 reads, 109 writes)
[2025-04-07 14:06:10.217] [info] Core [0] : MatMul active cycle 8800 Vector active cycle 0 
[2025-04-07 14:06:10.217] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.217] [info] Core [0] : Memory unit idle cycle 9185 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.217] [info] Core [0] : Systolic Array Utilization(%) 89.15 (88.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14760000
[2025-04-07 14:06:10.235] [info] Core [0] : MatMul active cycle 9439 Vector active cycle 0 
[2025-04-07 14:06:10.236] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.236] [info] Core [0] : Memory unit idle cycle 9185 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.236] [info] Core [0] : Systolic Array Utilization(%) 96.11 (94.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14770000
[2025-04-07 14:06:10.244] [info] DDR4-CH_0: BW utilization 18% (1592 reads, 224 writes)
[2025-04-07 14:06:10.253] [info] Core [0] : MatMul active cycle 9229 Vector active cycle 0 
[2025-04-07 14:06:10.253] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.253] [info] Core [0] : Memory unit idle cycle 9436 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.253] [info] Core [0] : Systolic Array Utilization(%) 93.15 (92.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14780000
[2025-04-07 14:06:10.273] [info] Core [0] : MatMul active cycle 9439 Vector active cycle 0 
[2025-04-07 14:06:10.273] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.273] [info] Core [0] : Memory unit idle cycle 9185 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.273] [info] Core [0] : Systolic Array Utilization(%) 96.10 (94.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14790000
[2025-04-07 14:06:10.291] [info] Core [0] : MatMul active cycle 9620 Vector active cycle 0 
[2025-04-07 14:06:10.291] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.291] [info] Core [0] : Memory unit idle cycle 9295 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.291] [info] Core [0] : Systolic Array Utilization(%) 97.58 (96.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14800000
[2025-04-07 14:06:10.291] [info] DDR4-CH_0: BW utilization 17% (1685 reads, 109 writes)
[2025-04-07 14:06:10.311] [info] Core [0] : MatMul active cycle 8904 Vector active cycle 0 
[2025-04-07 14:06:10.311] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.311] [info] Core [0] : Memory unit idle cycle 9326 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.311] [info] Core [0] : Systolic Array Utilization(%) 90.41 (89.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14810000
[2025-04-07 14:06:10.328] [info] Core [0] : MatMul active cycle 9881 Vector active cycle 0 
[2025-04-07 14:06:10.328] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.328] [info] Core [0] : Memory unit idle cycle 9185 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.328] [info] Core [0] : Systolic Array Utilization(%) 100.00 (98.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14820000
[2025-04-07 14:06:10.338] [info] DDR4-CH_0: BW utilization 17% (1571 reads, 221 writes)
[2025-04-07 14:06:10.346] [info] Core [0] : MatMul active cycle 8281 Vector active cycle 0 
[2025-04-07 14:06:10.346] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.346] [info] Core [0] : Memory unit idle cycle 9436 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.346] [info] Core [0] : Systolic Array Utilization(%) 84.13 (82.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14830000
[2025-04-07 14:06:10.363] [info] Core [0] : MatMul active cycle 8137 Vector active cycle 0 
[2025-04-07 14:06:10.363] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.363] [info] Core [0] : Memory unit idle cycle 9326 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.363] [info] Core [0] : Systolic Array Utilization(%) 82.58 (81.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14840000
[2025-04-07 14:06:10.382] [info] Core [0] : MatMul active cycle 9881 Vector active cycle 0 
[2025-04-07 14:06:10.382] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.382] [info] Core [0] : Memory unit idle cycle 9295 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.382] [info] Core [0] : Systolic Array Utilization(%) 100.00 (98.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14850000
[2025-04-07 14:06:10.382] [info] DDR4-CH_0: BW utilization 17% (1616 reads, 112 writes)
[2025-04-07 14:06:10.403] [info] Core [0] : MatMul active cycle 8787 Vector active cycle 0 
[2025-04-07 14:06:10.403] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.403] [info] Core [0] : Memory unit idle cycle 9185 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.403] [info] Core [0] : Systolic Array Utilization(%) 89.14 (87.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14860000
[2025-04-07 14:06:10.419] [info] Core [0] : MatMul active cycle 9114 Vector active cycle 0 
[2025-04-07 14:06:10.419] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.419] [info] Core [0] : Memory unit idle cycle 9436 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.419] [info] Core [0] : Systolic Array Utilization(%) 93.13 (91.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14870000
[2025-04-07 14:06:10.430] [info] DDR4-CH_0: BW utilization 18% (1595 reads, 206 writes)
[2025-04-07 14:06:10.439] [info] Core [0] : MatMul active cycle 9503 Vector active cycle 0 
[2025-04-07 14:06:10.439] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.439] [info] Core [0] : Memory unit idle cycle 9185 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.439] [info] Core [0] : Systolic Array Utilization(%) 96.09 (95.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14880000
[2025-04-07 14:06:10.458] [info] Core [0] : MatMul active cycle 9503 Vector active cycle 0 
[2025-04-07 14:06:10.458] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.458] [info] Core [0] : Memory unit idle cycle 9185 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.458] [info] Core [0] : Systolic Array Utilization(%) 96.56 (95.03% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14890000
[2025-04-07 14:06:10.477] [info] Core [0] : MatMul active cycle 9061 Vector active cycle 0 
[2025-04-07 14:06:10.477] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.477] [info] Core [0] : Memory unit idle cycle 9295 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.477] [info] Core [0] : Systolic Array Utilization(%) 91.50 (90.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14900000
[2025-04-07 14:06:10.477] [info] DDR4-CH_0: BW utilization 17% (1624 reads, 124 writes)
[2025-04-07 14:06:10.496] [info] Core [0] : MatMul active cycle 9229 Vector active cycle 0 
[2025-04-07 14:06:10.496] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.496] [info] Core [0] : Memory unit idle cycle 9326 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.496] [info] Core [0] : Systolic Array Utilization(%) 94.14 (92.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14910000
[2025-04-07 14:06:10.513] [info] Core [0] : MatMul active cycle 9178 Vector active cycle 0 
[2025-04-07 14:06:10.513] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.513] [info] Core [0] : Memory unit idle cycle 9295 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.513] [info] Core [0] : Systolic Array Utilization(%) 92.94 (91.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14920000
[2025-04-07 14:06:10.523] [info] DDR4-CH_0: BW utilization 18% (1616 reads, 209 writes)
[2025-04-07 14:06:10.532] [info] Core [0] : MatMul active cycle 9439 Vector active cycle 0 
[2025-04-07 14:06:10.532] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.532] [info] Core [0] : Memory unit idle cycle 9279 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.532] [info] Core [0] : Systolic Array Utilization(%) 95.60 (94.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14930000
[2025-04-07 14:06:10.550] [info] Core [0] : MatMul active cycle 9165 Vector active cycle 0 
[2025-04-07 14:06:10.550] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.550] [info] Core [0] : Memory unit idle cycle 9342 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.550] [info] Core [0] : Systolic Array Utilization(%) 93.64 (91.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14940000
[2025-04-07 14:06:10.569] [info] Core [0] : MatMul active cycle 9282 Vector active cycle 0 
[2025-04-07 14:06:10.569] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.569] [info] Core [0] : Memory unit idle cycle 9185 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.569] [info] Core [0] : Systolic Array Utilization(%) 93.70 (92.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14950000
[2025-04-07 14:06:10.569] [info] DDR4-CH_0: BW utilization 18% (1679 reads, 121 writes)
[2025-04-07 14:06:10.588] [info] Core [0] : MatMul active cycle 9463 Vector active cycle 0 
[2025-04-07 14:06:10.588] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.588] [info] Core [0] : Memory unit idle cycle 9185 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.588] [info] Core [0] : Systolic Array Utilization(%) 96.20 (94.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14960000
[2025-04-07 14:06:10.607] [info] Core [0] : MatMul active cycle 9218 Vector active cycle 0 
[2025-04-07 14:06:10.607] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.607] [info] Core [0] : Memory unit idle cycle 9436 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.607] [info] Core [0] : Systolic Array Utilization(%) 93.89 (92.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14970000
[2025-04-07 14:06:10.616] [info] DDR4-CH_0: BW utilization 18% (1642 reads, 158 writes)
[2025-04-07 14:06:10.627] [info] Core [0] : MatMul active cycle 7422 Vector active cycle 0 
[2025-04-07 14:06:10.627] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.627] [info] Core [0] : Memory unit idle cycle 9153 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.627] [info] Core [0] : Systolic Array Utilization(%) 74.68 (74.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14980000
[2025-04-07 14:06:10.651] [info] Core [0] : MatMul active cycle 8008 Vector active cycle 0 
[2025-04-07 14:06:10.651] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.652] [info] Core [0] : Memory unit idle cycle 9035 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.652] [info] Core [0] : Systolic Array Utilization(%) 80.86 (80.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 14990000
[2025-04-07 14:06:10.675] [info] Core [0] : MatMul active cycle 7579 Vector active cycle 0 
[2025-04-07 14:06:10.675] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.675] [info] Core [0] : Memory unit idle cycle 9106 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.675] [info] Core [0] : Systolic Array Utilization(%) 76.69 (75.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15000000
[2025-04-07 14:06:10.675] [info] DDR4-CH_0: BW utilization 22% (2122 reads, 129 writes)
[2025-04-07 14:06:10.698] [info] Core [0] : MatMul active cycle 6904 Vector active cycle 0 
[2025-04-07 14:06:10.698] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.698] [info] Core [0] : Memory unit idle cycle 9184 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.698] [info] Core [0] : Systolic Array Utilization(%) 69.70 (69.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15010000
[2025-04-07 14:06:10.721] [info] Core [0] : MatMul active cycle 7968 Vector active cycle 0 
[2025-04-07 14:06:10.721] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.721] [info] Core [0] : Memory unit idle cycle 9035 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.721] [info] Core [0] : Systolic Array Utilization(%) 80.83 (79.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15020000
[2025-04-07 14:06:10.732] [info] DDR4-CH_0: BW utilization 22% (2100 reads, 143 writes)
[2025-04-07 14:06:10.744] [info] Core [0] : MatMul active cycle 7658 Vector active cycle 0 
[2025-04-07 14:06:10.744] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.744] [info] Core [0] : Memory unit idle cycle 9106 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.744] [info] Core [0] : Systolic Array Utilization(%) 77.19 (76.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15030000
[2025-04-07 14:06:10.767] [info] Core [0] : MatMul active cycle 6721 Vector active cycle 0 
[2025-04-07 14:06:10.767] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.767] [info] Core [0] : Memory unit idle cycle 9035 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.767] [info] Core [0] : Systolic Array Utilization(%) 67.79 (67.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15040000
[2025-04-07 14:06:10.794] [info] Core [0] : MatMul active cycle 8008 Vector active cycle 0 
[2025-04-07 14:06:10.794] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.794] [info] Core [0] : Memory unit idle cycle 9035 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.794] [info] Core [0] : Systolic Array Utilization(%) 81.45 (80.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15050000
[2025-04-07 14:06:10.794] [info] DDR4-CH_0: BW utilization 23% (2204 reads, 143 writes)
[2025-04-07 14:06:10.817] [info] Core [0] : MatMul active cycle 7007 Vector active cycle 0 
[2025-04-07 14:06:10.817] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.817] [info] Core [0] : Memory unit idle cycle 9184 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.817] [info] Core [0] : Systolic Array Utilization(%) 70.90 (70.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15060000
[2025-04-07 14:06:10.842] [info] Core [0] : MatMul active cycle 8644 Vector active cycle 0 
[2025-04-07 14:06:10.842] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.842] [info] Core [0] : Memory unit idle cycle 8957 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.842] [info] Core [0] : Systolic Array Utilization(%) 87.15 (86.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15070000
[2025-04-07 14:06:10.853] [info] DDR4-CH_0: BW utilization 22% (2107 reads, 143 writes)
[2025-04-07 14:06:10.865] [info] Core [0] : MatMul active cycle 7086 Vector active cycle 0 
[2025-04-07 14:06:10.865] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.865] [info] Core [0] : Memory unit idle cycle 9184 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.865] [info] Core [0] : Systolic Array Utilization(%) 71.37 (70.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15080000
[2025-04-07 14:06:10.887] [info] Core [0] : MatMul active cycle 6706 Vector active cycle 0 
[2025-04-07 14:06:10.887] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.887] [info] Core [0] : Memory unit idle cycle 9035 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.887] [info] Core [0] : Systolic Array Utilization(%) 67.94 (67.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15090000
[2025-04-07 14:06:10.912] [info] Core [0] : MatMul active cycle 8023 Vector active cycle 0 
[2025-04-07 14:06:10.912] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.912] [info] Core [0] : Memory unit idle cycle 9035 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.912] [info] Core [0] : Systolic Array Utilization(%) 81.23 (80.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15100000
[2025-04-07 14:06:10.912] [info] DDR4-CH_0: BW utilization 23% (2209 reads, 143 writes)
[2025-04-07 14:06:10.934] [info] Core [0] : MatMul active cycle 7643 Vector active cycle 0 
[2025-04-07 14:06:10.934] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.934] [info] Core [0] : Memory unit idle cycle 9106 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.934] [info] Core [0] : Systolic Array Utilization(%) 77.09 (76.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15110000
[2025-04-07 14:06:10.957] [info] Core [0] : MatMul active cycle 6943 Vector active cycle 0 
[2025-04-07 14:06:10.957] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.957] [info] Core [0] : Memory unit idle cycle 9184 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.957] [info] Core [0] : Systolic Array Utilization(%) 70.65 (69.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15120000
[2025-04-07 14:06:10.969] [info] DDR4-CH_0: BW utilization 22% (2180 reads, 75 writes)
[2025-04-07 14:06:10.981] [info] Core [0] : MatMul active cycle 8008 Vector active cycle 0 
[2025-04-07 14:06:10.981] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:10.981] [info] Core [0] : Memory unit idle cycle 9035 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:10.981] [info] Core [0] : Systolic Array Utilization(%) 80.96 (80.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15130000
[2025-04-07 14:06:11.005] [info] Core [0] : MatMul active cycle 7707 Vector active cycle 0 
[2025-04-07 14:06:11.005] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.005] [info] Core [0] : Memory unit idle cycle 9106 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.005] [info] Core [0] : Systolic Array Utilization(%) 77.28 (77.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15140000
[2025-04-07 14:06:11.029] [info] Core [0] : MatMul active cycle 6800 Vector active cycle 0 
[2025-04-07 14:06:11.029] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.029] [info] Core [0] : Memory unit idle cycle 9035 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.029] [info] Core [0] : Systolic Array Utilization(%) 68.91 (68.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15150000
[2025-04-07 14:06:11.029] [info] DDR4-CH_0: BW utilization 22% (2112 reads, 136 writes)
[2025-04-07 14:06:11.055] [info] Core [0] : MatMul active cycle 8008 Vector active cycle 0 
[2025-04-07 14:06:11.055] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.055] [info] Core [0] : Memory unit idle cycle 9035 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.055] [info] Core [0] : Systolic Array Utilization(%) 81.14 (80.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15160000
[2025-04-07 14:06:11.078] [info] Core [0] : MatMul active cycle 7007 Vector active cycle 0 
[2025-04-07 14:06:11.078] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.078] [info] Core [0] : Memory unit idle cycle 9184 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.078] [info] Core [0] : Systolic Array Utilization(%) 70.75 (70.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15170000
[2025-04-07 14:06:11.091] [info] DDR4-CH_0: BW utilization 23% (2212 reads, 150 writes)
[2025-04-07 14:06:11.103] [info] Core [0] : MatMul active cycle 7944 Vector active cycle 0 
[2025-04-07 14:06:11.103] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.103] [info] Core [0] : Memory unit idle cycle 8957 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.103] [info] Core [0] : Systolic Array Utilization(%) 80.00 (79.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15180000
[2025-04-07 14:06:11.128] [info] Core [0] : MatMul active cycle 7643 Vector active cycle 0 
[2025-04-07 14:06:11.128] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.128] [info] Core [0] : Memory unit idle cycle 9184 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.128] [info] Core [0] : Systolic Array Utilization(%) 77.58 (76.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15190000
[2025-04-07 14:06:11.136] [info] Layer Conv_13 finish at 15194481
[2025-04-07 14:06:11.136] [info] Total compute time 1022406
[2025-04-07 14:06:11.136] [info] executable layer count 1
[2025-04-07 14:06:11.136] [info] Start layer Conv_16
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:11.153] [info] Core [0] : MatMul active cycle 3940 Vector active cycle 0 
[2025-04-07 14:06:11.153] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.153] [info] Core [0] : Memory unit idle cycle 8988 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.153] [info] Core [0] : Systolic Array Utilization(%) 39.65 (39.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15200000
[2025-04-07 14:06:11.153] [info] DDR4-CH_0: BW utilization 21% (1996 reads, 136 writes)
[2025-04-07 14:06:11.179] [info] Core [0] : MatMul active cycle 2039 Vector active cycle 0 
[2025-04-07 14:06:11.179] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.179] [info] Core [0] : Memory unit idle cycle 9229 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.179] [info] Core [0] : Systolic Array Utilization(%) 23.17 (20.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15210000
[2025-04-07 14:06:11.203] [info] Core [0] : MatMul active cycle 2039 Vector active cycle 0 
[2025-04-07 14:06:11.203] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.203] [info] Core [0] : Memory unit idle cycle 9229 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.203] [info] Core [0] : Systolic Array Utilization(%) 23.17 (20.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15220000
[2025-04-07 14:06:11.216] [info] DDR4-CH_0: BW utilization 21% (1866 reads, 274 writes)
[2025-04-07 14:06:11.227] [info] Core [0] : MatMul active cycle 2294 Vector active cycle 0 
[2025-04-07 14:06:11.227] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.227] [info] Core [0] : Memory unit idle cycle 9229 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.227] [info] Core [0] : Systolic Array Utilization(%) 25.94 (22.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15230000
[2025-04-07 14:06:11.253] [info] Core [0] : MatMul active cycle 3377 Vector active cycle 0 
[2025-04-07 14:06:11.253] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.253] [info] Core [0] : Memory unit idle cycle 8921 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.253] [info] Core [0] : Systolic Array Utilization(%) 38.99 (33.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15240000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:11.276] [info] Core [0] : MatMul active cycle 1968 Vector active cycle 0 
[2025-04-07 14:06:11.276] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.276] [info] Core [0] : Memory unit idle cycle 9314 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.276] [info] Core [0] : Systolic Array Utilization(%) 22.32 (19.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15250000
[2025-04-07 14:06:11.276] [info] DDR4-CH_0: BW utilization 19% (1615 reads, 379 writes)
[2025-04-07 14:06:11.298] [info] Core [0] : MatMul active cycle 1919 Vector active cycle 0 
[2025-04-07 14:06:11.298] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.298] [info] Core [0] : Memory unit idle cycle 9381 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.298] [info] Core [0] : Systolic Array Utilization(%) 21.65 (19.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15260000
[2025-04-07 14:06:11.325] [info] Core [0] : MatMul active cycle 2676 Vector active cycle 0 
[2025-04-07 14:06:11.325] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.325] [info] Core [0] : Memory unit idle cycle 8529 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.325] [info] Core [0] : Systolic Array Utilization(%) 30.12 (26.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15270000
[2025-04-07 14:06:11.336] [info] DDR4-CH_0: BW utilization 20% (1788 reads, 267 writes)
[2025-04-07 14:06:11.348] [info] Core [0] : MatMul active cycle 2039 Vector active cycle 0 
[2025-04-07 14:06:11.348] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.348] [info] Core [0] : Memory unit idle cycle 9229 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.348] [info] Core [0] : Systolic Array Utilization(%) 23.17 (20.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15280000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:11.371] [info] Core [0] : MatMul active cycle 2039 Vector active cycle 0 
[2025-04-07 14:06:11.371] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.371] [info] Core [0] : Memory unit idle cycle 9229 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.371] [info] Core [0] : Systolic Array Utilization(%) 23.17 (20.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15290000
[2025-04-07 14:06:11.394] [info] Core [0] : MatMul active cycle 2039 Vector active cycle 0 
[2025-04-07 14:06:11.394] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.394] [info] Core [0] : Memory unit idle cycle 9229 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.394] [info] Core [0] : Systolic Array Utilization(%) 23.17 (20.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15300000
[2025-04-07 14:06:11.394] [info] DDR4-CH_0: BW utilization 20% (1685 reads, 374 writes)
[2025-04-07 14:06:11.418] [info] Core [0] : MatMul active cycle 2039 Vector active cycle 0 
[2025-04-07 14:06:11.418] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.418] [info] Core [0] : Memory unit idle cycle 9229 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.418] [info] Core [0] : Systolic Array Utilization(%) 23.17 (20.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15310000
[2025-04-07 14:06:11.442] [info] Core [0] : MatMul active cycle 2039 Vector active cycle 0 
[2025-04-07 14:06:11.442] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.442] [info] Core [0] : Memory unit idle cycle 9229 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.442] [info] Core [0] : Systolic Array Utilization(%) 23.17 (20.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15320000
[2025-04-07 14:06:11.451] [info] DDR4-CH_0: BW utilization 20% (1651 reads, 379 writes)
[2025-04-07 14:06:11.465] [info] Core [0] : MatMul active cycle 2039 Vector active cycle 0 
[2025-04-07 14:06:11.465] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.465] [info] Core [0] : Memory unit idle cycle 9229 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.465] [info] Core [0] : Systolic Array Utilization(%) 23.17 (20.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15330000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:11.487] [info] Core [0] : MatMul active cycle 2039 Vector active cycle 0 
[2025-04-07 14:06:11.487] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.487] [info] Core [0] : Memory unit idle cycle 9229 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.487] [info] Core [0] : Systolic Array Utilization(%) 23.17 (20.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15340000
[2025-04-07 14:06:11.512] [info] Core [0] : MatMul active cycle 2905 Vector active cycle 0 
[2025-04-07 14:06:11.512] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.512] [info] Core [0] : Memory unit idle cycle 8843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.512] [info] Core [0] : Systolic Array Utilization(%) 33.21 (29.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15350000
[2025-04-07 14:06:11.512] [info] DDR4-CH_0: BW utilization 22% (1885 reads, 337 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:11.535] [info] Core [0] : MatMul active cycle 1604 Vector active cycle 0 
[2025-04-07 14:06:11.535] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.535] [info] Core [0] : Memory unit idle cycle 9367 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.535] [info] Core [0] : Systolic Array Utilization(%) 18.08 (16.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15360000
[2025-04-07 14:06:11.563] [info] Core [0] : MatMul active cycle 1487 Vector active cycle 0 
[2025-04-07 14:06:11.563] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.563] [info] Core [0] : Memory unit idle cycle 8841 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.563] [info] Core [0] : Systolic Array Utilization(%) 17.13 (14.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15370000
[2025-04-07 14:06:11.574] [info] DDR4-CH_0: BW utilization 21% (1916 reads, 266 writes)
[2025-04-07 14:06:11.587] [info] Core [0] : MatMul active cycle 1319 Vector active cycle 0 
[2025-04-07 14:06:11.587] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.587] [info] Core [0] : Memory unit idle cycle 9274 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.587] [info] Core [0] : Systolic Array Utilization(%) 14.99 (13.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15380000
[2025-04-07 14:06:11.610] [info] Core [0] : MatMul active cycle 1319 Vector active cycle 0 
[2025-04-07 14:06:11.610] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.610] [info] Core [0] : Memory unit idle cycle 9274 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.610] [info] Core [0] : Systolic Array Utilization(%) 14.99 (13.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15390000
[2025-04-07 14:06:11.633] [info] Core [0] : MatMul active cycle 2043 Vector active cycle 0 
[2025-04-07 14:06:11.633] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.633] [info] Core [0] : Memory unit idle cycle 9274 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.633] [info] Core [0] : Systolic Array Utilization(%) 22.38 (20.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15400000
[2025-04-07 14:06:11.633] [info] DDR4-CH_0: BW utilization 21% (1961 reads, 234 writes)
[2025-04-07 14:06:11.660] [info] Core [0] : MatMul active cycle 1914 Vector active cycle 0 
[2025-04-07 14:06:11.660] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.660] [info] Core [0] : Memory unit idle cycle 8548 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.660] [info] Core [0] : Systolic Array Utilization(%) 22.59 (19.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15410000
[2025-04-07 14:06:11.684] [info] Core [0] : MatMul active cycle 1319 Vector active cycle 0 
[2025-04-07 14:06:11.684] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.684] [info] Core [0] : Memory unit idle cycle 9274 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.684] [info] Core [0] : Systolic Array Utilization(%) 14.99 (13.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15420000
[2025-04-07 14:06:11.698] [info] DDR4-CH_0: BW utilization 23% (2054 reads, 272 writes)
[2025-04-07 14:06:11.709] [info] Core [0] : MatMul active cycle 1319 Vector active cycle 0 
[2025-04-07 14:06:11.709] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.709] [info] Core [0] : Memory unit idle cycle 9274 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.709] [info] Core [0] : Systolic Array Utilization(%) 14.99 (13.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15430000
[2025-04-07 14:06:11.733] [info] Core [0] : MatMul active cycle 2515 Vector active cycle 0 
[2025-04-07 14:06:11.733] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.733] [info] Core [0] : Memory unit idle cycle 8898 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.734] [info] Core [0] : Systolic Array Utilization(%) 28.81 (25.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15440000
[2025-04-07 14:06:11.758] [info] Core [0] : MatMul active cycle 1442 Vector active cycle 0 
[2025-04-07 14:06:11.758] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.758] [info] Core [0] : Memory unit idle cycle 8924 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.758] [info] Core [0] : Systolic Array Utilization(%) 16.16 (14.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15450000
[2025-04-07 14:06:11.758] [info] DDR4-CH_0: BW utilization 22% (1955 reads, 260 writes)
[2025-04-07 14:06:11.783] [info] Core [0] : MatMul active cycle 1319 Vector active cycle 0 
[2025-04-07 14:06:11.783] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.783] [info] Core [0] : Memory unit idle cycle 9274 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.783] [info] Core [0] : Systolic Array Utilization(%) 14.99 (13.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15460000
[2025-04-07 14:06:11.807] [info] Core [0] : MatMul active cycle 1319 Vector active cycle 0 
[2025-04-07 14:06:11.807] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.807] [info] Core [0] : Memory unit idle cycle 9274 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.807] [info] Core [0] : Systolic Array Utilization(%) 14.99 (13.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15470000
[2025-04-07 14:06:11.822] [info] DDR4-CH_0: BW utilization 23% (2102 reads, 235 writes)
[2025-04-07 14:06:11.832] [info] Core [0] : MatMul active cycle 2086 Vector active cycle 0 
[2025-04-07 14:06:11.833] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.833] [info] Core [0] : Memory unit idle cycle 9274 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.833] [info] Core [0] : Systolic Array Utilization(%) 22.98 (20.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15480000
[2025-04-07 14:06:11.858] [info] Core [0] : MatMul active cycle 2767 Vector active cycle 0 
[2025-04-07 14:06:11.858] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.858] [info] Core [0] : Memory unit idle cycle 8492 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.858] [info] Core [0] : Systolic Array Utilization(%) 32.55 (27.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15490000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:11.883] [info] Core [0] : MatMul active cycle 1767 Vector active cycle 0 
[2025-04-07 14:06:11.883] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.883] [info] Core [0] : Memory unit idle cycle 9246 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.883] [info] Core [0] : Systolic Array Utilization(%) 20.49 (17.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15500000
[2025-04-07 14:06:11.883] [info] DDR4-CH_0: BW utilization 22% (1933 reads, 269 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:11.905] [info] Core [0] : MatMul active cycle 1767 Vector active cycle 0 
[2025-04-07 14:06:11.905] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.905] [info] Core [0] : Memory unit idle cycle 9246 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.905] [info] Core [0] : Systolic Array Utilization(%) 20.27 (17.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15510000
[2025-04-07 14:06:11.930] [info] Core [0] : MatMul active cycle 1767 Vector active cycle 0 
[2025-04-07 14:06:11.930] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.930] [info] Core [0] : Memory unit idle cycle 9246 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.930] [info] Core [0] : Systolic Array Utilization(%) 20.49 (17.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15520000
[2025-04-07 14:06:11.941] [info] DDR4-CH_0: BW utilization 21% (1785 reads, 374 writes)
[2025-04-07 14:06:11.953] [info] Core [0] : MatMul active cycle 1871 Vector active cycle 0 
[2025-04-07 14:06:11.954] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.954] [info] Core [0] : Memory unit idle cycle 9246 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.954] [info] Core [0] : Systolic Array Utilization(%) 21.91 (18.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15530000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:11.978] [info] Core [0] : MatMul active cycle 3212 Vector active cycle 0 
[2025-04-07 14:06:11.978] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:11.978] [info] Core [0] : Memory unit idle cycle 8860 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:11.978] [info] Core [0] : Systolic Array Utilization(%) 36.62 (32.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15540000
[2025-04-07 14:06:12.003] [info] Core [0] : MatMul active cycle 1985 Vector active cycle 0 
[2025-04-07 14:06:12.003] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.003] [info] Core [0] : Memory unit idle cycle 8878 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.003] [info] Core [0] : Systolic Array Utilization(%) 22.66 (19.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15550000
[2025-04-07 14:06:12.003] [info] DDR4-CH_0: BW utilization 22% (1931 reads, 336 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:12.027] [info] Core [0] : MatMul active cycle 1767 Vector active cycle 0 
[2025-04-07 14:06:12.027] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.027] [info] Core [0] : Memory unit idle cycle 9246 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.027] [info] Core [0] : Systolic Array Utilization(%) 20.38 (17.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15560000
[2025-04-07 14:06:12.051] [info] Core [0] : MatMul active cycle 1767 Vector active cycle 0 
[2025-04-07 14:06:12.051] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.051] [info] Core [0] : Memory unit idle cycle 9246 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.051] [info] Core [0] : Systolic Array Utilization(%) 20.27 (17.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15570000
[2025-04-07 14:06:12.065] [info] DDR4-CH_0: BW utilization 21% (1899 reads, 277 writes)
[2025-04-07 14:06:12.078] [info] Core [0] : MatMul active cycle 1767 Vector active cycle 0 
[2025-04-07 14:06:12.078] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.078] [info] Core [0] : Memory unit idle cycle 9246 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.078] [info] Core [0] : Systolic Array Utilization(%) 20.49 (17.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15580000
[2025-04-07 14:06:12.107] [info] Core [0] : MatMul active cycle 2927 Vector active cycle 0 
[2025-04-07 14:06:12.107] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.107] [info] Core [0] : Memory unit idle cycle 8860 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.107] [info] Core [0] : Systolic Array Utilization(%) 33.82 (29.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15590000
[2025-04-07 14:06:12.133] [info] Core [0] : MatMul active cycle 2374 Vector active cycle 0 
[2025-04-07 14:06:12.133] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.133] [info] Core [0] : Memory unit idle cycle 8878 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.133] [info] Core [0] : Systolic Array Utilization(%) 27.10 (23.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15600000
[2025-04-07 14:06:12.133] [info] DDR4-CH_0: BW utilization 22% (1877 reads, 377 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:12.161] [info] Core [0] : MatMul active cycle 1767 Vector active cycle 0 
[2025-04-07 14:06:12.161] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.161] [info] Core [0] : Memory unit idle cycle 9246 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.161] [info] Core [0] : Systolic Array Utilization(%) 20.49 (17.67% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15610000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:12.186] [info] Core [0] : MatMul active cycle 1143 Vector active cycle 0 
[2025-04-07 14:06:12.186] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.186] [info] Core [0] : Memory unit idle cycle 9286 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.186] [info] Core [0] : Systolic Array Utilization(%) 13.01 (11.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15620000
[2025-04-07 14:06:12.201] [info] DDR4-CH_0: BW utilization 22% (1937 reads, 291 writes)
[2025-04-07 14:06:12.215] [info] Core [0] : MatMul active cycle 1143 Vector active cycle 0 
[2025-04-07 14:06:12.215] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.215] [info] Core [0] : Memory unit idle cycle 9286 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.215] [info] Core [0] : Systolic Array Utilization(%) 13.01 (11.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15630000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:12.244] [info] Core [0] : MatMul active cycle 2286 Vector active cycle 0 
[2025-04-07 14:06:12.244] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.244] [info] Core [0] : Memory unit idle cycle 8616 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.244] [info] Core [0] : Systolic Array Utilization(%) 26.02 (22.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15640000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:12.271] [info] Core [0] : MatMul active cycle 1143 Vector active cycle 0 
[2025-04-07 14:06:12.272] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.272] [info] Core [0] : Memory unit idle cycle 9242 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.272] [info] Core [0] : Systolic Array Utilization(%) 13.01 (11.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15650000
[2025-04-07 14:06:12.272] [info] DDR4-CH_0: BW utilization 22% (2011 reads, 213 writes)
[2025-04-07 14:06:12.298] [info] Core [0] : MatMul active cycle 1143 Vector active cycle 0 
[2025-04-07 14:06:12.298] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.298] [info] Core [0] : Memory unit idle cycle 9286 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.298] [info] Core [0] : Systolic Array Utilization(%) 13.01 (11.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15660000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:12.325] [info] Core [0] : MatMul active cycle 1143 Vector active cycle 0 
[2025-04-07 14:06:12.325] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.325] [info] Core [0] : Memory unit idle cycle 9286 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.325] [info] Core [0] : Systolic Array Utilization(%) 13.01 (11.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15670000
[2025-04-07 14:06:12.341] [info] DDR4-CH_0: BW utilization 23% (2084 reads, 228 writes)
[2025-04-07 14:06:12.354] [info] Core [0] : MatMul active cycle 2286 Vector active cycle 0 
[2025-04-07 14:06:12.354] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.354] [info] Core [0] : Memory unit idle cycle 8718 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.354] [info] Core [0] : Systolic Array Utilization(%) 26.16 (22.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15680000
[2025-04-07 14:06:12.381] [info] Core [0] : MatMul active cycle 1143 Vector active cycle 0 
[2025-04-07 14:06:12.381] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.381] [info] Core [0] : Memory unit idle cycle 9139 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.381] [info] Core [0] : Systolic Array Utilization(%) 13.01 (11.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15690000
[2025-04-07 14:06:12.407] [info] Core [0] : MatMul active cycle 1143 Vector active cycle 0 
[2025-04-07 14:06:12.407] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.407] [info] Core [0] : Memory unit idle cycle 9285 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.407] [info] Core [0] : Systolic Array Utilization(%) 13.15 (11.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15700000
[2025-04-07 14:06:12.407] [info] DDR4-CH_0: BW utilization 22% (2022 reads, 194 writes)
[2025-04-07 14:06:12.431] [info] Core [0] : MatMul active cycle 1143 Vector active cycle 0 
[2025-04-07 14:06:12.431] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.432] [info] Core [0] : Memory unit idle cycle 9286 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.432] [info] Core [0] : Systolic Array Utilization(%) 13.01 (11.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15710000
[2025-04-07 14:06:12.463] [info] Core [0] : MatMul active cycle 2286 Vector active cycle 0 
[2025-04-07 14:06:12.463] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.463] [info] Core [0] : Memory unit idle cycle 8572 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.463] [info] Core [0] : Systolic Array Utilization(%) 26.02 (22.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15720000
[2025-04-07 14:06:12.479] [info] DDR4-CH_0: BW utilization 22% (1987 reads, 272 writes)
[2025-04-07 14:06:12.493] [info] Core [0] : MatMul active cycle 1143 Vector active cycle 0 
[2025-04-07 14:06:12.493] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.493] [info] Core [0] : Memory unit idle cycle 9286 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.493] [info] Core [0] : Systolic Array Utilization(%) 13.01 (11.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15730000
[2025-04-07 14:06:12.505] [info] Layer Conv_16 finish at 15734891
[2025-04-07 14:06:12.505] [info] Total compute time 540410
[2025-04-07 14:06:12.505] [info] executable layer count 1
[2025-04-07 14:06:12.505] [info] Start layer Conv_15
[2025-04-07 14:06:12.521] [info] Core [0] : MatMul active cycle 2545 Vector active cycle 0 
[2025-04-07 14:06:12.521] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.521] [info] Core [0] : Memory unit idle cycle 9163 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.521] [info] Core [0] : Systolic Array Utilization(%) 28.72 (25.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15740000
[2025-04-07 14:06:12.541] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:12.541] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.541] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.541] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15750000
[2025-04-07 14:06:12.541] [info] DDR4-CH_0: BW utilization 19% (1725 reads, 176 writes)
[2025-04-07 14:06:12.557] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:12.557] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.557] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.557] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15760000
[2025-04-07 14:06:12.566] [info] Core [0] : MatMul active cycle 8825 Vector active cycle 0 
[2025-04-07 14:06:12.566] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.566] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.566] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15770000
[2025-04-07 14:06:12.568] [info] DDR4-CH_0: BW utilization 6% (684 reads, 0 writes)
[2025-04-07 14:06:12.579] [info] Core [0] : MatMul active cycle 9209 Vector active cycle 0 
[2025-04-07 14:06:12.579] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.579] [info] Core [0] : Memory unit idle cycle 9502 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.579] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15780000
[2025-04-07 14:06:12.602] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:12.603] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.603] [info] Core [0] : Memory unit idle cycle 9155 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.603] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15790000
[2025-04-07 14:06:12.619] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:12.619] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.619] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.619] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15800000
[2025-04-07 14:06:12.619] [info] DDR4-CH_0: BW utilization 15% (1376 reads, 127 writes)
[2025-04-07 14:06:12.629] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:06:12.629] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.629] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.629] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15810000
[2025-04-07 14:06:12.641] [info] Core [0] : MatMul active cycle 9049 Vector active cycle 0 
[2025-04-07 14:06:12.641] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.641] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.641] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15820000
[2025-04-07 14:06:12.654] [info] DDR4-CH_0: BW utilization 9% (864 reads, 115 writes)
[2025-04-07 14:06:12.661] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:12.661] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.661] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.661] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15830000
[2025-04-07 14:06:12.680] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:12.680] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.680] [info] Core [0] : Memory unit idle cycle 9370 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.680] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15840000
[2025-04-07 14:06:12.693] [info] Core [0] : MatMul active cycle 8765 Vector active cycle 0 
[2025-04-07 14:06:12.693] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.693] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.693] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15850000
[2025-04-07 14:06:12.693] [info] DDR4-CH_0: BW utilization 10% (1019 reads, 12 writes)
[2025-04-07 14:06:12.706] [info] Core [0] : MatMul active cycle 8885 Vector active cycle 0 
[2025-04-07 14:06:12.706] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.706] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.706] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15860000
[2025-04-07 14:06:12.730] [info] Core [0] : MatMul active cycle 9085 Vector active cycle 0 
[2025-04-07 14:06:12.730] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.730] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.730] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15870000
[2025-04-07 14:06:12.742] [info] DDR4-CH_0: BW utilization 12% (1146 reads, 128 writes)
[2025-04-07 14:06:12.747] [info] Core [0] : MatMul active cycle 8813 Vector active cycle 0 
[2025-04-07 14:06:12.747] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.747] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.747] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15880000
[2025-04-07 14:06:12.760] [info] Core [0] : MatMul active cycle 8680 Vector active cycle 0 
[2025-04-07 14:06:12.760] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.760] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.760] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15890000
[2025-04-07 14:06:12.769] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:12.769] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.769] [info] Core [0] : Memory unit idle cycle 9571 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.769] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15900000
[2025-04-07 14:06:12.769] [info] DDR4-CH_0: BW utilization 6% (651 reads, 0 writes)
[2025-04-07 14:06:12.795] [info] Core [0] : MatMul active cycle 9305 Vector active cycle 0 
[2025-04-07 14:06:12.795] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.795] [info] Core [0] : Memory unit idle cycle 9383 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.795] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15910000
[2025-04-07 14:06:12.811] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:12.812] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.812] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.812] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15920000
[2025-04-07 14:06:12.819] [info] DDR4-CH_0: BW utilization 15% (1413 reads, 128 writes)
[2025-04-07 14:06:12.823] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:12.823] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.823] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.823] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15930000
[2025-04-07 14:06:12.831] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:12.831] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.831] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.831] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15940000
[2025-04-07 14:06:12.856] [info] Core [0] : MatMul active cycle 9209 Vector active cycle 0 
[2025-04-07 14:06:12.856] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.856] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.856] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15950000
[2025-04-07 14:06:12.856] [info] DDR4-CH_0: BW utilization 9% (865 reads, 115 writes)
[2025-04-07 14:06:12.875] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:12.875] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.875] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.875] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15960000
[2025-04-07 14:06:12.888] [info] Core [0] : MatMul active cycle 8753 Vector active cycle 0 
[2025-04-07 14:06:12.889] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.889] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.889] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15970000
[2025-04-07 14:06:12.895] [info] DDR4-CH_0: BW utilization 10% (1000 reads, 12 writes)
[2025-04-07 14:06:12.898] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:12.898] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.898] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.898] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15980000
[2025-04-07 14:06:12.918] [info] Core [0] : MatMul active cycle 9305 Vector active cycle 0 
[2025-04-07 14:06:12.918] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.918] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.918] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 15990000
[2025-04-07 14:06:12.938] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:12.939] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.939] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.939] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16000000
[2025-04-07 14:06:12.939] [info] DDR4-CH_0: BW utilization 12% (1166 reads, 127 writes)
[2025-04-07 14:06:12.953] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:12.953] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.953] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.953] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16010000
[2025-04-07 14:06:12.961] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:12.961] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.961] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.961] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16020000
[2025-04-07 14:06:12.967] [info] DDR4-CH_0: BW utilization 6% (650 reads, 0 writes)
[2025-04-07 14:06:12.978] [info] Core [0] : MatMul active cycle 9269 Vector active cycle 0 
[2025-04-07 14:06:12.978] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:12.978] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:12.978] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16030000
[2025-04-07 14:06:13.000] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:13.000] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.000] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.000] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16040000
[2025-04-07 14:06:13.016] [info] Core [0] : MatMul active cycle 8800 Vector active cycle 0 
[2025-04-07 14:06:13.016] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.016] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.016] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16050000
[2025-04-07 14:06:13.016] [info] DDR4-CH_0: BW utilization 15% (1409 reads, 128 writes)
[2025-04-07 14:06:13.024] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:13.024] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.024] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.024] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16060000
[2025-04-07 14:06:13.038] [info] Core [0] : MatMul active cycle 9177 Vector active cycle 0 
[2025-04-07 14:06:13.038] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.038] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.038] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16070000
[2025-04-07 14:06:13.051] [info] DDR4-CH_0: BW utilization 9% (867 reads, 116 writes)
[2025-04-07 14:06:13.058] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:13.058] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.059] [info] Core [0] : Memory unit idle cycle 8963 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.059] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16080000
[2025-04-07 14:06:13.083] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:13.083] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.083] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.083] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16090000
[2025-04-07 14:06:13.101] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:13.101] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.101] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.101] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16100000
[2025-04-07 14:06:13.101] [info] DDR4-CH_0: BW utilization 9% (981 reads, 12 writes)
[2025-04-07 14:06:13.114] [info] Core [0] : MatMul active cycle 9049 Vector active cycle 0 
[2025-04-07 14:06:13.114] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.114] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.114] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16110000
[2025-04-07 14:06:13.140] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:13.140] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.140] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.140] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16120000
[2025-04-07 14:06:13.152] [info] DDR4-CH_0: BW utilization 13% (1185 reads, 127 writes)
[2025-04-07 14:06:13.155] [info] Core [0] : MatMul active cycle 8789 Vector active cycle 0 
[2025-04-07 14:06:13.155] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.155] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.155] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16130000
[2025-04-07 14:06:13.170] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:06:13.170] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.170] [info] Core [0] : Memory unit idle cycle 9536 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.170] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16140000
[2025-04-07 14:06:13.183] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:13.183] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.183] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.183] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16150000
[2025-04-07 14:06:13.183] [info] DDR4-CH_0: BW utilization 6% (652 reads, 0 writes)
[2025-04-07 14:06:13.208] [info] Core [0] : MatMul active cycle 9177 Vector active cycle 0 
[2025-04-07 14:06:13.208] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.208] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.208] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16160000
[2025-04-07 14:06:13.223] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:13.223] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.223] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.223] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16170000
[2025-04-07 14:06:13.232] [info] DDR4-CH_0: BW utilization 15% (1387 reads, 127 writes)
[2025-04-07 14:06:13.235] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:13.235] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.235] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.235] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16180000
[2025-04-07 14:06:13.244] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:13.245] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.245] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.245] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16190000
[2025-04-07 14:06:13.270] [info] Core [0] : MatMul active cycle 9325 Vector active cycle 0 
[2025-04-07 14:06:13.270] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.270] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.270] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16200000
[2025-04-07 14:06:13.270] [info] DDR4-CH_0: BW utilization 10% (886 reads, 116 writes)
[2025-04-07 14:06:13.286] [info] Core [0] : MatMul active cycle 8680 Vector active cycle 0 
[2025-04-07 14:06:13.287] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.287] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.287] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16210000
[2025-04-07 14:06:13.299] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:13.299] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.299] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.299] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16220000
[2025-04-07 14:06:13.305] [info] DDR4-CH_0: BW utilization 9% (946 reads, 12 writes)
[2025-04-07 14:06:13.307] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:13.307] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.307] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.307] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16230000
[2025-04-07 14:06:13.329] [info] Core [0] : MatMul active cycle 9305 Vector active cycle 0 
[2025-04-07 14:06:13.329] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.329] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.329] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16240000
[2025-04-07 14:06:13.349] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:13.350] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.350] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.350] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16250000
[2025-04-07 14:06:13.350] [info] DDR4-CH_0: BW utilization 13% (1203 reads, 128 writes)
[2025-04-07 14:06:13.363] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:13.363] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.363] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.363] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16260000
[2025-04-07 14:06:13.371] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:13.372] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.372] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.372] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16270000
[2025-04-07 14:06:13.382] [info] DDR4-CH_0: BW utilization 6% (672 reads, 0 writes)
[2025-04-07 14:06:13.394] [info] Core [0] : MatMul active cycle 9305 Vector active cycle 0 
[2025-04-07 14:06:13.394] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.394] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.394] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16280000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:13.413] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:06:13.413] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.413] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.413] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16290000
[2025-04-07 14:06:13.428] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:13.428] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.428] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.428] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16300000
[2025-04-07 14:06:13.428] [info] DDR4-CH_0: BW utilization 14% (1329 reads, 127 writes)
[2025-04-07 14:06:13.436] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:06:13.436] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.436] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.436] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16310000
[2025-04-07 14:06:13.452] [info] Core [0] : MatMul active cycle 9245 Vector active cycle 0 
[2025-04-07 14:06:13.452] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.452] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.452] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16320000
[2025-04-07 14:06:13.464] [info] DDR4-CH_0: BW utilization 10% (919 reads, 120 writes)
[2025-04-07 14:06:13.472] [info] Core [0] : MatMul active cycle 8789 Vector active cycle 0 
[2025-04-07 14:06:13.472] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.472] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.472] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16330000
[2025-04-07 14:06:13.489] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:13.489] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.489] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.489] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16340000
[2025-04-07 14:06:13.498] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:13.498] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.498] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.498] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16350000
[2025-04-07 14:06:13.498] [info] DDR4-CH_0: BW utilization 9% (913 reads, 7 writes)
[2025-04-07 14:06:13.511] [info] Core [0] : MatMul active cycle 9233 Vector active cycle 0 
[2025-04-07 14:06:13.512] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.512] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.512] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16360000
[2025-04-07 14:06:13.532] [info] Core [0] : MatMul active cycle 8808 Vector active cycle 0 
[2025-04-07 14:06:13.532] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.532] [info] Core [0] : Memory unit idle cycle 9153 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.532] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16370000
[2025-04-07 14:06:13.543] [info] DDR4-CH_0: BW utilization 13% (1215 reads, 128 writes)
[2025-04-07 14:06:13.549] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:13.549] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.549] [info] Core [0] : Memory unit idle cycle 9499 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.549] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16380000
[2025-04-07 14:06:13.562] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:13.562] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.562] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.562] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16390000
[2025-04-07 14:06:13.571] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:13.571] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.571] [info] Core [0] : Memory unit idle cycle 9790 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.571] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16400000
[2025-04-07 14:06:13.571] [info] DDR4-CH_0: BW utilization 6% (673 reads, 0 writes)
[2025-04-07 14:06:13.591] [info] Core [0] : MatMul active cycle 9028 Vector active cycle 0 
[2025-04-07 14:06:13.591] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.591] [info] Core [0] : Memory unit idle cycle 9251 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.591] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16410000
[2025-04-07 14:06:13.602] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:13.602] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.602] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.602] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16420000
[2025-04-07 14:06:13.606] [info] DDR4-CH_0: BW utilization 10% (941 reads, 128 writes)
[2025-04-07 14:06:13.617] [info] Core [0] : MatMul active cycle 8142 Vector active cycle 0 
[2025-04-07 14:06:13.617] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.617] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.617] [info] Core [0] : Systolic Array Utilization(%) 88.99 (81.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16430000
[2025-04-07 14:06:13.634] [info] Core [0] : MatMul active cycle 8740 Vector active cycle 0 
[2025-04-07 14:06:13.634] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.634] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.634] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16440000
[2025-04-07 14:06:13.654] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:13.654] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.654] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.654] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16450000
[2025-04-07 14:06:13.654] [info] DDR4-CH_0: BW utilization 12% (1150 reads, 80 writes)
[2025-04-07 14:06:13.670] [info] Core [0] : MatMul active cycle 9107 Vector active cycle 0 
[2025-04-07 14:06:13.670] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.670] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.670] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16460000
[2025-04-07 14:06:13.688] [info] Core [0] : MatMul active cycle 8764 Vector active cycle 0 
[2025-04-07 14:06:13.688] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.688] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.688] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16470000
[2025-04-07 14:06:13.694] [info] DDR4-CH_0: BW utilization 11% (1067 reads, 80 writes)
[2025-04-07 14:06:13.698] [info] Core [0] : MatMul active cycle 8735 Vector active cycle 0 
[2025-04-07 14:06:13.698] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.698] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.698] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16480000
[2025-04-07 14:06:13.718] [info] Core [0] : MatMul active cycle 9072 Vector active cycle 0 
[2025-04-07 14:06:13.718] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.718] [info] Core [0] : Memory unit idle cycle 9086 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.718] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16490000
[2025-04-07 14:06:13.733] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:13.733] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.733] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.733] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16500000
[2025-04-07 14:06:13.733] [info] DDR4-CH_0: BW utilization 12% (1130 reads, 85 writes)
[2025-04-07 14:06:13.745] [info] Core [0] : MatMul active cycle 9107 Vector active cycle 0 
[2025-04-07 14:06:13.745] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.745] [info] Core [0] : Memory unit idle cycle 9639 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.745] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16510000
[2025-04-07 14:06:13.769] [info] Core [0] : MatMul active cycle 8764 Vector active cycle 0 
[2025-04-07 14:06:13.769] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.769] [info] Core [0] : Memory unit idle cycle 9342 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.769] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16520000
[2025-04-07 14:06:13.777] [info] DDR4-CH_0: BW utilization 12% (1149 reads, 85 writes)
[2025-04-07 14:06:13.781] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:13.781] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.781] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.781] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16530000
[2025-04-07 14:06:13.798] [info] Core [0] : MatMul active cycle 9102 Vector active cycle 0 
[2025-04-07 14:06:13.798] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.798] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.798] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16540000
[2025-04-07 14:06:13.814] [info] Core [0] : MatMul active cycle 8705 Vector active cycle 0 
[2025-04-07 14:06:13.814] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.814] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.814] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16550000
[2025-04-07 14:06:13.814] [info] DDR4-CH_0: BW utilization 11% (1069 reads, 80 writes)
[2025-04-07 14:06:13.822] [info] Core [0] : MatMul active cycle 8775 Vector active cycle 0 
[2025-04-07 14:06:13.823] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.823] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.823] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16560000
[2025-04-07 14:06:13.842] [info] Core [0] : MatMul active cycle 9147 Vector active cycle 0 
[2025-04-07 14:06:13.842] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.842] [info] Core [0] : Memory unit idle cycle 9086 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.842] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16570000
[2025-04-07 14:06:13.850] [info] DDR4-CH_0: BW utilization 10% (1019 reads, 80 writes)
[2025-04-07 14:06:13.856] [info] Core [0] : MatMul active cycle 8705 Vector active cycle 0 
[2025-04-07 14:06:13.856] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.856] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.856] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16580000
[2025-04-07 14:06:13.868] [info] Core [0] : MatMul active cycle 9051 Vector active cycle 0 
[2025-04-07 14:06:13.868] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.868] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.868] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.51% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16590000
[2025-04-07 14:06:13.890] [info] Core [0] : MatMul active cycle 8839 Vector active cycle 0 
[2025-04-07 14:06:13.890] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.890] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.890] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16600000
[2025-04-07 14:06:13.890] [info] DDR4-CH_0: BW utilization 11% (1104 reads, 85 writes)
[2025-04-07 14:06:13.906] [info] Core [0] : MatMul active cycle 8727 Vector active cycle 0 
[2025-04-07 14:06:13.906] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.906] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.906] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16610000
[2025-04-07 14:06:13.924] [info] Core [0] : MatMul active cycle 8237 Vector active cycle 0 
[2025-04-07 14:06:13.924] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.924] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.924] [info] Core [0] : Systolic Array Utilization(%) 90.09 (82.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16620000
[2025-04-07 14:06:13.931] [info] DDR4-CH_0: BW utilization 10% (992 reads, 85 writes)
[2025-04-07 14:06:13.938] [info] Core [0] : MatMul active cycle 8735 Vector active cycle 0 
[2025-04-07 14:06:13.938] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.938] [info] Core [0] : Memory unit idle cycle 9531 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.938] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16630000
[2025-04-07 14:06:13.950] [info] Core [0] : MatMul active cycle 8740 Vector active cycle 0 
[2025-04-07 14:06:13.950] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.950] [info] Core [0] : Memory unit idle cycle 9843 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.950] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16640000
[2025-04-07 14:06:13.968] [info] Core [0] : MatMul active cycle 9088 Vector active cycle 0 
[2025-04-07 14:06:13.968] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.968] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.968] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16650000
[2025-04-07 14:06:13.968] [info] DDR4-CH_0: BW utilization 11% (1049 reads, 80 writes)
[2025-04-07 14:06:13.983] [info] Core [0] : MatMul active cycle 8775 Vector active cycle 0 
[2025-04-07 14:06:13.983] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.983] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.983] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16660000
[2025-04-07 14:06:13.995] [info] Core [0] : MatMul active cycle 8930 Vector active cycle 0 
[2025-04-07 14:06:13.995] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:13.995] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:13.995] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16670000
[2025-04-07 14:06:14.006] [info] DDR4-CH_0: BW utilization 11% (1125 reads, 68 writes)
[2025-04-07 14:06:14.015] [info] Core [0] : MatMul active cycle 8922 Vector active cycle 0 
[2025-04-07 14:06:14.015] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.015] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.015] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16680000
[2025-04-07 14:06:14.028] [info] Core [0] : MatMul active cycle 8719 Vector active cycle 0 
[2025-04-07 14:06:14.029] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.029] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.029] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16690000
[2025-04-07 14:06:14.043] [info] Core [0] : MatMul active cycle 9171 Vector active cycle 0 
[2025-04-07 14:06:14.043] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.043] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.043] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16700000
[2025-04-07 14:06:14.043] [info] DDR4-CH_0: BW utilization 10% (973 reads, 85 writes)
[2025-04-07 14:06:14.058] [info] Core [0] : MatMul active cycle 8715 Vector active cycle 0 
[2025-04-07 14:06:14.058] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.058] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.058] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16710000
[2025-04-07 14:06:14.070] [info] Core [0] : MatMul active cycle 8741 Vector active cycle 0 
[2025-04-07 14:06:14.070] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.070] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.070] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.41% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16720000
[2025-04-07 14:06:14.078] [info] DDR4-CH_0: BW utilization 10% (1008 reads, 19 writes)
[2025-04-07 14:06:14.090] [info] Core [0] : MatMul active cycle 8163 Vector active cycle 0 
[2025-04-07 14:06:14.090] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.090] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.090] [info] Core [0] : Systolic Array Utilization(%) 89.54 (81.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16730000
[2025-04-07 14:06:14.105] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:14.105] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.105] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.105] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16740000
[2025-04-07 14:06:14.115] [info] Core [0] : MatMul active cycle 8775 Vector active cycle 0 
[2025-04-07 14:06:14.116] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.116] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.116] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16750000
[2025-04-07 14:06:14.116] [info] DDR4-CH_0: BW utilization 10% (994 reads, 78 writes)
[2025-04-07 14:06:14.138] [info] Core [0] : MatMul active cycle 9096 Vector active cycle 0 
[2025-04-07 14:06:14.138] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.138] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.138] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16760000
[2025-04-07 14:06:14.150] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:14.151] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.151] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.151] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16770000
[2025-04-07 14:06:14.158] [info] DDR4-CH_0: BW utilization 12% (1128 reads, 80 writes)
[2025-04-07 14:06:14.168] [info] Core [0] : MatMul active cycle 9102 Vector active cycle 0 
[2025-04-07 14:06:14.168] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.168] [info] Core [0] : Memory unit idle cycle 9287 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.168] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16780000
[2025-04-07 14:06:14.188] [info] Core [0] : MatMul active cycle 8705 Vector active cycle 0 
[2025-04-07 14:06:14.188] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.188] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.188] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16790000
[2025-04-07 14:06:14.202] [info] Core [0] : MatMul active cycle 8799 Vector active cycle 0 
[2025-04-07 14:06:14.202] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.202] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.202] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16800000
[2025-04-07 14:06:14.202] [info] DDR4-CH_0: BW utilization 12% (1150 reads, 80 writes)
[2025-04-07 14:06:14.220] [info] Core [0] : MatMul active cycle 9123 Vector active cycle 0 
[2025-04-07 14:06:14.220] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.220] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.220] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16810000
[2025-04-07 14:06:14.235] [info] Core [0] : MatMul active cycle 8705 Vector active cycle 0 
[2025-04-07 14:06:14.236] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.236] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.236] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16820000
[2025-04-07 14:06:14.241] [info] DDR4-CH_0: BW utilization 12% (1145 reads, 85 writes)
[2025-04-07 14:06:14.244] [info] Core [0] : MatMul active cycle 8719 Vector active cycle 0 
[2025-04-07 14:06:14.244] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.244] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.244] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16830000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:14.266] [info] Core [0] : MatMul active cycle 7544 Vector active cycle 0 
[2025-04-07 14:06:14.266] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.266] [info] Core [0] : Memory unit idle cycle 9355 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.266] [info] Core [0] : Systolic Array Utilization(%) 82.96 (75.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16840000
[2025-04-07 14:06:14.282] [info] Core [0] : MatMul active cycle 8671 Vector active cycle 0 
[2025-04-07 14:06:14.282] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.282] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.282] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16850000
[2025-04-07 14:06:14.282] [info] DDR4-CH_0: BW utilization 11% (1076 reads, 85 writes)
[2025-04-07 14:06:14.306] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:14.306] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.306] [info] Core [0] : Memory unit idle cycle 9590 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.306] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16860000
[2025-04-07 14:06:14.318] [info] Core [0] : MatMul active cycle 8953 Vector active cycle 0 
[2025-04-07 14:06:14.318] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.318] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.318] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16870000
[2025-04-07 14:06:14.332] [info] DDR4-CH_0: BW utilization 11% (1001 reads, 99 writes)
[2025-04-07 14:06:14.354] [info] Core [0] : MatMul active cycle 8782 Vector active cycle 0 
[2025-04-07 14:06:14.354] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.354] [info] Core [0] : Memory unit idle cycle 9088 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.354] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16880000
[2025-04-07 14:06:14.391] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:14.392] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.392] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.392] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16890000
[2025-04-07 14:06:14.405] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:14.405] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.405] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.405] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16900000
[2025-04-07 14:06:14.405] [info] DDR4-CH_0: BW utilization 9% (889 reads, 12 writes)
[2025-04-07 14:06:14.432] [info] Core [0] : MatMul active cycle 9051 Vector active cycle 0 
[2025-04-07 14:06:14.433] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.433] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.433] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.51% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16910000
[2025-04-07 14:06:14.453] [info] Core [0] : MatMul active cycle 8684 Vector active cycle 0 
[2025-04-07 14:06:14.453] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.453] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.453] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16920000
[2025-04-07 14:06:14.461] [info] DDR4-CH_0: BW utilization 13% (1239 reads, 111 writes)
[2025-04-07 14:06:14.465] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:14.465] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.465] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.465] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16930000
[2025-04-07 14:06:14.476] [info] Core [0] : MatMul active cycle 8607 Vector active cycle 0 
[2025-04-07 14:06:14.476] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.476] [info] Core [0] : Memory unit idle cycle 9595 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.476] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16940000
[2025-04-07 14:06:14.504] [info] Core [0] : MatMul active cycle 9128 Vector active cycle 0 
[2025-04-07 14:06:14.504] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.504] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.504] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16950000
[2025-04-07 14:06:14.504] [info] DDR4-CH_0: BW utilization 10% (917 reads, 110 writes)
[2025-04-07 14:06:14.520] [info] Core [0] : MatMul active cycle 8647 Vector active cycle 0 
[2025-04-07 14:06:14.520] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.520] [info] Core [0] : Memory unit idle cycle 9329 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.520] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16960000
[2025-04-07 14:06:14.535] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:14.535] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.535] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.535] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16970000
[2025-04-07 14:06:14.537] [info] DDR4-CH_0: BW utilization 8% (805 reads, 0 writes)
[2025-04-07 14:06:14.549] [info] Core [0] : MatMul active cycle 9064 Vector active cycle 0 
[2025-04-07 14:06:14.549] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.550] [info] Core [0] : Memory unit idle cycle 9356 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.550] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16980000
[2025-04-07 14:06:14.570] [info] Core [0] : MatMul active cycle 8671 Vector active cycle 0 
[2025-04-07 14:06:14.570] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.570] [info] Core [0] : Memory unit idle cycle 9462 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.570] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 16990000
[2025-04-07 14:06:14.587] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:14.587] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.587] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.587] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17000000
[2025-04-07 14:06:14.587] [info] DDR4-CH_0: BW utilization 14% (1345 reads, 110 writes)
[2025-04-07 14:06:14.597] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:14.597] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.597] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.597] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17010000
[2025-04-07 14:06:14.618] [info] Core [0] : MatMul active cycle 9115 Vector active cycle 0 
[2025-04-07 14:06:14.618] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.618] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.618] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17020000
[2025-04-07 14:06:14.627] [info] DDR4-CH_0: BW utilization 10% (894 reads, 111 writes)
[2025-04-07 14:06:14.637] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:14.637] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.637] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.637] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17030000
[2025-04-07 14:06:14.648] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:14.648] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.648] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.648] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17040000
[2025-04-07 14:06:14.661] [info] Core [0] : MatMul active cycle 8718 Vector active cycle 0 
[2025-04-07 14:06:14.661] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.661] [info] Core [0] : Memory unit idle cycle 9595 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.661] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17050000
[2025-04-07 14:06:14.661] [info] DDR4-CH_0: BW utilization 8% (892 reads, 0 writes)
[2025-04-07 14:06:14.681] [info] Core [0] : MatMul active cycle 9017 Vector active cycle 0 
[2025-04-07 14:06:14.681] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.681] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.681] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17060000
[2025-04-07 14:06:14.700] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:14.700] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.700] [info] Core [0] : Memory unit idle cycle 9329 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.700] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17070000
[2025-04-07 14:06:14.705] [info] DDR4-CH_0: BW utilization 12% (1177 reads, 111 writes)
[2025-04-07 14:06:14.710] [info] Core [0] : MatMul active cycle 8555 Vector active cycle 0 
[2025-04-07 14:06:14.710] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.710] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.710] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17080000
[2025-04-07 14:06:14.726] [info] Core [0] : MatMul active cycle 9180 Vector active cycle 0 
[2025-04-07 14:06:14.726] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.726] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.726] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17090000
[2025-04-07 14:06:14.745] [info] Core [0] : MatMul active cycle 8647 Vector active cycle 0 
[2025-04-07 14:06:14.745] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.745] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.745] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17100000
[2025-04-07 14:06:14.745] [info] DDR4-CH_0: BW utilization 11% (1020 reads, 110 writes)
[2025-04-07 14:06:14.760] [info] Core [0] : MatMul active cycle 8568 Vector active cycle 0 
[2025-04-07 14:06:14.760] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.760] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.760] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17110000
[2025-04-07 14:06:14.769] [info] Core [0] : MatMul active cycle 8561 Vector active cycle 0 
[2025-04-07 14:06:14.769] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.769] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.769] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17120000
[2025-04-07 14:06:14.781] [info] DDR4-CH_0: BW utilization 8% (864 reads, 25 writes)
[2025-04-07 14:06:14.793] [info] Core [0] : MatMul active cycle 9226 Vector active cycle 0 
[2025-04-07 14:06:14.793] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.793] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.793] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17130000
[2025-04-07 14:06:14.810] [info] Core [0] : MatMul active cycle 8608 Vector active cycle 0 
[2025-04-07 14:06:14.810] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.810] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.810] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17140000
[2025-04-07 14:06:14.826] [info] Core [0] : MatMul active cycle 8561 Vector active cycle 0 
[2025-04-07 14:06:14.826] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.826] [info] Core [0] : Memory unit idle cycle 9590 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.826] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17150000
[2025-04-07 14:06:14.826] [info] DDR4-CH_0: BW utilization 12% (1162 reads, 85 writes)
[2025-04-07 14:06:14.837] [info] Core [0] : MatMul active cycle 9004 Vector active cycle 0 
[2025-04-07 14:06:14.837] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.837] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.837] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17160000
[2025-04-07 14:06:14.857] [info] Core [0] : MatMul active cycle 8810 Vector active cycle 0 
[2025-04-07 14:06:14.857] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.857] [info] Core [0] : Memory unit idle cycle 9088 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.857] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17170000
[2025-04-07 14:06:14.866] [info] DDR4-CH_0: BW utilization 12% (1120 reads, 111 writes)
[2025-04-07 14:06:14.874] [info] Core [0] : MatMul active cycle 8581 Vector active cycle 0 
[2025-04-07 14:06:14.874] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.874] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.874] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17180000
[2025-04-07 14:06:14.883] [info] Core [0] : MatMul active cycle 8607 Vector active cycle 0 
[2025-04-07 14:06:14.883] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.883] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.883] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17190000
[2025-04-07 14:06:14.903] [info] Core [0] : MatMul active cycle 9207 Vector active cycle 0 
[2025-04-07 14:06:14.903] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.903] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.903] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17200000
[2025-04-07 14:06:14.903] [info] DDR4-CH_0: BW utilization 9% (841 reads, 99 writes)
[2025-04-07 14:06:14.922] [info] Core [0] : MatMul active cycle 8581 Vector active cycle 0 
[2025-04-07 14:06:14.922] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.922] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.922] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17210000
[2025-04-07 14:06:14.934] [info] Core [0] : MatMul active cycle 8607 Vector active cycle 0 
[2025-04-07 14:06:14.934] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.934] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.934] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17220000
[2025-04-07 14:06:14.941] [info] DDR4-CH_0: BW utilization 10% (1049 reads, 12 writes)
[2025-04-07 14:06:14.945] [info] Core [0] : MatMul active cycle 8684 Vector active cycle 0 
[2025-04-07 14:06:14.945] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.945] [info] Core [0] : Memory unit idle cycle 9595 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.945] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17230000
[2025-04-07 14:06:14.969] [info] Core [0] : MatMul active cycle 9098 Vector active cycle 0 
[2025-04-07 14:06:14.970] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.970] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.970] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17240000
[2025-04-07 14:06:14.985] [info] Core [0] : MatMul active cycle 8613 Vector active cycle 0 
[2025-04-07 14:06:14.985] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.985] [info] Core [0] : Memory unit idle cycle 9472 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.985] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17250000
[2025-04-07 14:06:14.985] [info] DDR4-CH_0: BW utilization 11% (1080 reads, 110 writes)
[2025-04-07 14:06:14.998] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:14.998] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:14.998] [info] Core [0] : Memory unit idle cycle 9722 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:14.998] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17260000
[2025-04-07 14:06:15.010] [info] Core [0] : MatMul active cycle 9115 Vector active cycle 0 
[2025-04-07 14:06:15.010] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.010] [info] Core [0] : Memory unit idle cycle 9653 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.010] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17270000
[2025-04-07 14:06:15.023] [info] DDR4-CH_0: BW utilization 11% (1028 reads, 98 writes)
[2025-04-07 14:06:15.032] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:15.032] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.032] [info] Core [0] : Memory unit idle cycle 9165 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.032] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17280000
[2025-04-07 14:06:15.048] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:15.048] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.048] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.048] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17290000
[2025-04-07 14:06:15.057] [info] Core [0] : MatMul active cycle 8671 Vector active cycle 0 
[2025-04-07 14:06:15.057] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.057] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.057] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17300000
[2025-04-07 14:06:15.057] [info] DDR4-CH_0: BW utilization 8% (853 reads, 12 writes)
[2025-04-07 14:06:15.079] [info] Core [0] : MatMul active cycle 9064 Vector active cycle 0 
[2025-04-07 14:06:15.079] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.079] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.079] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17310000
[2025-04-07 14:06:15.097] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:15.097] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.097] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.097] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17320000
[2025-04-07 14:06:15.105] [info] DDR4-CH_0: BW utilization 14% (1311 reads, 111 writes)
[2025-04-07 14:06:15.108] [info] Core [0] : MatMul active cycle 8607 Vector active cycle 0 
[2025-04-07 14:06:15.108] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.108] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.108] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17330000
[2025-04-07 14:06:15.120] [info] Core [0] : MatMul active cycle 8795 Vector active cycle 0 
[2025-04-07 14:06:15.120] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.120] [info] Core [0] : Memory unit idle cycle 9595 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.120] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17340000
[2025-04-07 14:06:15.141] [info] Core [0] : MatMul active cycle 8993 Vector active cycle 0 
[2025-04-07 14:06:15.141] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.141] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.141] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17350000
[2025-04-07 14:06:15.141] [info] DDR4-CH_0: BW utilization 9% (845 reads, 111 writes)
[2025-04-07 14:06:15.160] [info] Core [0] : MatMul active cycle 8607 Vector active cycle 0 
[2025-04-07 14:06:15.161] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.161] [info] Core [0] : Memory unit idle cycle 9329 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.161] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17360000
[2025-04-07 14:06:15.174] [info] Core [0] : MatMul active cycle 8684 Vector active cycle 0 
[2025-04-07 14:06:15.174] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.174] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.174] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17370000
[2025-04-07 14:06:15.178] [info] DDR4-CH_0: BW utilization 8% (815 reads, 0 writes)
WARNING: Possible network deadlock.
[2025-04-07 14:06:15.191] [info] Core [0] : MatMul active cycle 9091 Vector active cycle 0 
[2025-04-07 14:06:15.191] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.191] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.191] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.91% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17380000
[2025-04-07 14:06:15.218] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:15.218] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.218] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.218] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17390000
[2025-04-07 14:06:15.234] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:15.234] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.234] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.234] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17400000
[2025-04-07 14:06:15.234] [info] DDR4-CH_0: BW utilization 14% (1336 reads, 110 writes)
[2025-04-07 14:06:15.242] [info] Core [0] : MatMul active cycle 8671 Vector active cycle 0 
[2025-04-07 14:06:15.242] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.242] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.242] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17410000
[2025-04-07 14:06:15.261] [info] Core [0] : MatMul active cycle 9121 Vector active cycle 0 
[2025-04-07 14:06:15.261] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.261] [info] Core [0] : Memory unit idle cycle 9424 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.261] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17420000
[2025-04-07 14:06:15.270] [info] DDR4-CH_0: BW utilization 9% (869 reads, 110 writes)
[2025-04-07 14:06:15.277] [info] Core [0] : MatMul active cycle 8754 Vector active cycle 0 
[2025-04-07 14:06:15.277] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.277] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.277] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17430000
[2025-04-07 14:06:15.293] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:15.293] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.293] [info] Core [0] : Memory unit idle cycle 9370 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.293] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17440000
[2025-04-07 14:06:15.311] [info] Core [0] : MatMul active cycle 8746 Vector active cycle 0 
[2025-04-07 14:06:15.311] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.311] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.311] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17450000
[2025-04-07 14:06:15.311] [info] DDR4-CH_0: BW utilization 12% (1151 reads, 74 writes)
[2025-04-07 14:06:15.320] [info] Core [0] : MatMul active cycle 8794 Vector active cycle 0 
[2025-04-07 14:06:15.321] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.321] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.321] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.94% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17460000
[2025-04-07 14:06:15.341] [info] Core [0] : MatMul active cycle 9002 Vector active cycle 0 
[2025-04-07 14:06:15.341] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.341] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.341] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17470000
[2025-04-07 14:06:15.348] [info] DDR4-CH_0: BW utilization 11% (1076 reads, 74 writes)
[2025-04-07 14:06:15.352] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:15.352] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.352] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.352] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17480000
[2025-04-07 14:06:15.371] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:15.371] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.371] [info] Core [0] : Memory unit idle cycle 9292 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.371] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17490000
[2025-04-07 14:06:15.385] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:15.385] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.385] [info] Core [0] : Memory unit idle cycle 9710 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.385] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17500000
[2025-04-07 14:06:15.385] [info] DDR4-CH_0: BW utilization 10% (1020 reads, 69 writes)
[2025-04-07 14:06:15.401] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:15.401] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.401] [info] Core [0] : Memory unit idle cycle 9370 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.401] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17510000
[2025-04-07 14:06:15.418] [info] Core [0] : MatMul active cycle 8699 Vector active cycle 0 
[2025-04-07 14:06:15.418] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.418] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.418] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17520000
[2025-04-07 14:06:15.424] [info] DDR4-CH_0: BW utilization 11% (1111 reads, 69 writes)
[2025-04-07 14:06:15.431] [info] Core [0] : MatMul active cycle 8930 Vector active cycle 0 
[2025-04-07 14:06:15.431] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.431] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.431] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17530000
[2025-04-07 14:06:15.451] [info] Core [0] : MatMul active cycle 8906 Vector active cycle 0 
[2025-04-07 14:06:15.451] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.451] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.451] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17540000
[2025-04-07 14:06:15.463] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:15.463] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.463] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.463] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17550000
[2025-04-07 14:06:15.463] [info] DDR4-CH_0: BW utilization 10% (1019 reads, 74 writes)
[2025-04-07 14:06:15.482] [info] Core [0] : MatMul active cycle 9034 Vector active cycle 0 
[2025-04-07 14:06:15.482] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.482] [info] Core [0] : Memory unit idle cycle 9193 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.482] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17560000
[2025-04-07 14:06:15.497] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:15.497] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.497] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.497] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17570000
[2025-04-07 14:06:15.501] [info] DDR4-CH_0: BW utilization 11% (1037 reads, 74 writes)
[2025-04-07 14:06:15.513] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:15.513] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.513] [info] Core [0] : Memory unit idle cycle 9463 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.513] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17580000
[2025-04-07 14:06:15.529] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:15.529] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.529] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.529] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17590000
[2025-04-07 14:06:15.539] [info] Core [0] : MatMul active cycle 8938 Vector active cycle 0 
[2025-04-07 14:06:15.539] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.539] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.539] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17600000
[2025-04-07 14:06:15.539] [info] DDR4-CH_0: BW utilization 12% (1185 reads, 69 writes)
[2025-04-07 14:06:15.558] [info] Core [0] : MatMul active cycle 8858 Vector active cycle 0 
[2025-04-07 14:06:15.558] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.558] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.558] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17610000
[2025-04-07 14:06:15.569] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:15.569] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.569] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.569] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17620000
[2025-04-07 14:06:15.581] [info] DDR4-CH_0: BW utilization 12% (1088 reads, 131 writes)
[2025-04-07 14:06:15.590] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:15.590] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.590] [info] Core [0] : Memory unit idle cycle 9193 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.590] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17630000
[2025-04-07 14:06:15.604] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:15.604] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.604] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.604] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17640000
[2025-04-07 14:06:15.622] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:15.622] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.622] [info] Core [0] : Memory unit idle cycle 9463 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.622] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17650000
[2025-04-07 14:06:15.622] [info] DDR4-CH_0: BW utilization 12% (1202 reads, 74 writes)
[2025-04-07 14:06:15.637] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:15.637] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.637] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.637] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17660000
[2025-04-07 14:06:15.648] [info] Core [0] : MatMul active cycle 9059 Vector active cycle 0 
[2025-04-07 14:06:15.648] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.648] [info] Core [0] : Memory unit idle cycle 9663 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.648] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.59% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17670000
[2025-04-07 14:06:15.658] [info] DDR4-CH_0: BW utilization 11% (1045 reads, 81 writes)
[2025-04-07 14:06:15.668] [info] Core [0] : MatMul active cycle 8762 Vector active cycle 0 
[2025-04-07 14:06:15.668] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.668] [info] Core [0] : Memory unit idle cycle 9437 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.668] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17680000
[2025-04-07 14:06:15.679] [info] Core [0] : MatMul active cycle 8734 Vector active cycle 0 
[2025-04-07 14:06:15.679] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.679] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.679] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17690000
[2025-04-07 14:06:15.699] [info] Core [0] : MatMul active cycle 8236 Vector active cycle 0 
[2025-04-07 14:06:15.699] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.699] [info] Core [0] : Memory unit idle cycle 9193 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.699] [info] Core [0] : Systolic Array Utilization(%) 90.77 (82.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17700000
[2025-04-07 14:06:15.699] [info] DDR4-CH_0: BW utilization 11% (1084 reads, 69 writes)
[2025-04-07 14:06:15.714] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:15.714] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.714] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.714] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17710000
[2025-04-07 14:06:15.732] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:15.732] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.732] [info] Core [0] : Memory unit idle cycle 9463 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.732] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17720000
[2025-04-07 14:06:15.741] [info] DDR4-CH_0: BW utilization 12% (1175 reads, 74 writes)
[2025-04-07 14:06:15.748] [info] Core [0] : MatMul active cycle 8699 Vector active cycle 0 
[2025-04-07 14:06:15.748] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.748] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.748] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17730000
[2025-04-07 14:06:15.759] [info] Core [0] : MatMul active cycle 9002 Vector active cycle 0 
[2025-04-07 14:06:15.759] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.759] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.759] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17740000
[2025-04-07 14:06:15.776] [info] Core [0] : MatMul active cycle 8834 Vector active cycle 0 
[2025-04-07 14:06:15.777] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.777] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.777] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17750000
[2025-04-07 14:06:15.777] [info] DDR4-CH_0: BW utilization 11% (1067 reads, 74 writes)
[2025-04-07 14:06:15.787] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:15.788] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.788] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.788] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17760000
[2025-04-07 14:06:15.807] [info] Core [0] : MatMul active cycle 9034 Vector active cycle 0 
[2025-04-07 14:06:15.807] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.807] [info] Core [0] : Memory unit idle cycle 9193 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.807] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17770000
[2025-04-07 14:06:15.816] [info] DDR4-CH_0: BW utilization 11% (1122 reads, 69 writes)
[2025-04-07 14:06:15.822] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:15.822] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.822] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.822] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17780000
[2025-04-07 14:06:15.826] [info] Layer Conv_15 finish at 17786776
[2025-04-07 14:06:15.826] [info] Total compute time 2051885
[2025-04-07 14:06:15.826] [info] executable layer count 1
[2025-04-07 14:06:15.826] [info] Start layer Conv_19
[2025-04-07 14:06:15.838] [info] Core [0] : MatMul active cycle 6224 Vector active cycle 0 
[2025-04-07 14:06:15.838] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.838] [info] Core [0] : Memory unit idle cycle 9163 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.838] [info] Core [0] : Systolic Array Utilization(%) 67.74 (62.24% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17790000
[2025-04-07 14:06:15.855] [info] Core [0] : MatMul active cycle 8347 Vector active cycle 0 
[2025-04-07 14:06:15.855] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.855] [info] Core [0] : Memory unit idle cycle 9647 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.855] [info] Core [0] : Systolic Array Utilization(%) 95.84 (83.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17800000
[2025-04-07 14:06:15.855] [info] DDR4-CH_0: BW utilization 10% (944 reads, 69 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:15.873] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:15.873] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.873] [info] Core [0] : Memory unit idle cycle 9592 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.873] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17810000
[2025-04-07 14:06:15.885] [info] Core [0] : MatMul active cycle 8789 Vector active cycle 0 
[2025-04-07 14:06:15.885] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.885] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.885] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17820000
[2025-04-07 14:06:15.888] [info] DDR4-CH_0: BW utilization 9% (914 reads, 0 writes)
[2025-04-07 14:06:15.897] [info] Core [0] : MatMul active cycle 8981 Vector active cycle 0 
[2025-04-07 14:06:15.897] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.897] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.897] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17830000
[2025-04-07 14:06:15.917] [info] Core [0] : MatMul active cycle 8989 Vector active cycle 0 
[2025-04-07 14:06:15.917] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.917] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.917] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17840000
[2025-04-07 14:06:15.938] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:06:15.938] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.938] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.938] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17850000
[2025-04-07 14:06:15.938] [info] DDR4-CH_0: BW utilization 13% (1215 reads, 128 writes)
[2025-04-07 14:06:15.963] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:15.963] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.963] [info] Core [0] : Memory unit idle cycle 9536 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.963] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17860000
[2025-04-07 14:06:15.977] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:15.977] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:15.977] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:15.977] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17870000
[2025-04-07 14:06:15.989] [info] DDR4-CH_0: BW utilization 9% (824 reads, 116 writes)
[2025-04-07 14:06:16.003] [info] Core [0] : MatMul active cycle 9177 Vector active cycle 0 
[2025-04-07 14:06:16.003] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.003] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.003] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17880000
[2025-04-07 14:06:16.019] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:06:16.019] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.019] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.019] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17890000
[2025-04-07 14:06:16.032] [info] Core [0] : MatMul active cycle 8680 Vector active cycle 0 
[2025-04-07 14:06:16.033] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.033] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.033] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17900000
[2025-04-07 14:06:16.033] [info] DDR4-CH_0: BW utilization 11% (1166 reads, 12 writes)
[2025-04-07 14:06:16.041] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:16.041] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.041] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.041] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17910000
[2025-04-07 14:06:16.066] [info] Core [0] : MatMul active cycle 9177 Vector active cycle 0 
[2025-04-07 14:06:16.066] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.066] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.066] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17920000
[2025-04-07 14:06:16.072] [info] DDR4-CH_0: BW utilization 10% (944 reads, 127 writes)
[2025-04-07 14:06:16.084] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:16.084] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.084] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.084] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17930000
[2025-04-07 14:06:16.096] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:16.096] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.096] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.096] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17940000
[2025-04-07 14:06:16.105] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:16.105] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.105] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.105] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17950000
[2025-04-07 14:06:16.105] [info] DDR4-CH_0: BW utilization 8% (886 reads, 0 writes)
[2025-04-07 14:06:16.127] [info] Core [0] : MatMul active cycle 9305 Vector active cycle 0 
[2025-04-07 14:06:16.127] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.127] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.127] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17960000
[2025-04-07 14:06:16.147] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:16.147] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.147] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.147] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17970000
[2025-04-07 14:06:16.151] [info] DDR4-CH_0: BW utilization 13% (1232 reads, 127 writes)
[2025-04-07 14:06:16.159] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:06:16.159] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.159] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.159] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17980000
[2025-04-07 14:06:16.167] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:16.167] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.167] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.167] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 17990000
[2025-04-07 14:06:16.185] [info] Core [0] : MatMul active cycle 9237 Vector active cycle 0 
[2025-04-07 14:06:16.185] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.185] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.185] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18000000
[2025-04-07 14:06:16.185] [info] DDR4-CH_0: BW utilization 9% (866 reads, 116 writes)
[2025-04-07 14:06:16.206] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:16.206] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.206] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.206] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18010000
[2025-04-07 14:06:16.221] [info] Core [0] : MatMul active cycle 8789 Vector active cycle 0 
[2025-04-07 14:06:16.222] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.222] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.222] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18020000
[2025-04-07 14:06:16.225] [info] DDR4-CH_0: BW utilization 11% (1106 reads, 12 writes)
[2025-04-07 14:06:16.231] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:16.231] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.231] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.231] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18030000
[2025-04-07 14:06:16.250] [info] Core [0] : MatMul active cycle 9305 Vector active cycle 0 
[2025-04-07 14:06:16.250] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.250] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.250] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18040000
[2025-04-07 14:06:16.269] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:06:16.269] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.269] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.269] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18050000
[2025-04-07 14:06:16.269] [info] DDR4-CH_0: BW utilization 11% (983 reads, 128 writes)
[2025-04-07 14:06:16.287] [info] Core [0] : MatMul active cycle 8680 Vector active cycle 0 
[2025-04-07 14:06:16.287] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.287] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.287] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18060000
[2025-04-07 14:06:16.297] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:16.297] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.297] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.297] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18070000
[2025-04-07 14:06:16.299] [info] DDR4-CH_0: BW utilization 8% (849 reads, 0 writes)
[2025-04-07 14:06:16.308] [info] Core [0] : MatMul active cycle 9177 Vector active cycle 0 
[2025-04-07 14:06:16.308] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.308] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.308] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18080000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:16.327] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:16.327] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.327] [info] Core [0] : Memory unit idle cycle 9364 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.327] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18090000
[2025-04-07 14:06:16.344] [info] Core [0] : MatMul active cycle 8825 Vector active cycle 0 
[2025-04-07 14:06:16.344] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.344] [info] Core [0] : Memory unit idle cycle 9288 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.344] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18100000
[2025-04-07 14:06:16.344] [info] DDR4-CH_0: BW utilization 14% (1291 reads, 127 writes)
[2025-04-07 14:06:16.356] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:16.356] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.356] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.356] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18110000
[2025-04-07 14:06:16.368] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:16.368] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.368] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.368] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18120000
[2025-04-07 14:06:16.380] [info] DDR4-CH_0: BW utilization 9% (866 reads, 115 writes)
[2025-04-07 14:06:16.389] [info] Core [0] : MatMul active cycle 9049 Vector active cycle 0 
[2025-04-07 14:06:16.389] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.389] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.389] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18130000
[2025-04-07 14:06:16.404] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:06:16.404] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.404] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.404] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18140000
[2025-04-07 14:06:16.417] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:16.417] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.417] [info] Core [0] : Memory unit idle cycle 9544 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.417] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18150000
[2025-04-07 14:06:16.418] [info] DDR4-CH_0: BW utilization 10% (1053 reads, 12 writes)
[2025-04-07 14:06:16.427] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:16.427] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.427] [info] Core [0] : Memory unit idle cycle 9686 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.427] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18160000
[2025-04-07 14:06:16.450] [info] Core [0] : MatMul active cycle 9177 Vector active cycle 0 
[2025-04-07 14:06:16.450] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.450] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.450] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18170000
[2025-04-07 14:06:16.458] [info] DDR4-CH_0: BW utilization 11% (1020 reads, 128 writes)
[2025-04-07 14:06:16.467] [info] Core [0] : MatMul active cycle 8765 Vector active cycle 0 
[2025-04-07 14:06:16.467] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.467] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.467] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18180000
[2025-04-07 14:06:16.478] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:06:16.478] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.478] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.479] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18190000
[2025-04-07 14:06:16.487] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:16.487] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.487] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.487] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18200000
[2025-04-07 14:06:16.487] [info] DDR4-CH_0: BW utilization 8% (806 reads, 0 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:16.510] [info] Core [0] : MatMul active cycle 9361 Vector active cycle 0 
[2025-04-07 14:06:16.510] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.510] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.510] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18210000
[2025-04-07 14:06:16.529] [info] Core [0] : MatMul active cycle 8680 Vector active cycle 0 
[2025-04-07 14:06:16.529] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.529] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.529] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18220000
[2025-04-07 14:06:16.535] [info] DDR4-CH_0: BW utilization 14% (1349 reads, 128 writes)
[2025-04-07 14:06:16.541] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:16.541] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.541] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.541] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18230000
[2025-04-07 14:06:16.550] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:16.550] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.550] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.550] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18240000
[2025-04-07 14:06:16.570] [info] Core [0] : MatMul active cycle 9305 Vector active cycle 0 
[2025-04-07 14:06:16.570] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.570] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.570] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18250000
[2025-04-07 14:06:16.570] [info] DDR4-CH_0: BW utilization 9% (866 reads, 115 writes)
[2025-04-07 14:06:16.589] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:16.589] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.589] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.589] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18260000
[2025-04-07 14:06:16.602] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:16.602] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.602] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.602] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18270000
[2025-04-07 14:06:16.606] [info] DDR4-CH_0: BW utilization 10% (1055 reads, 12 writes)
[2025-04-07 14:06:16.611] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:16.611] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.611] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.611] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18280000
[2025-04-07 14:06:16.628] [info] Core [0] : MatMul active cycle 9273 Vector active cycle 0 
[2025-04-07 14:06:16.629] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.629] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.629] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18290000
[2025-04-07 14:06:16.647] [info] Core [0] : MatMul active cycle 8753 Vector active cycle 0 
[2025-04-07 14:06:16.647] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.647] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.647] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18300000
[2025-04-07 14:06:16.647] [info] DDR4-CH_0: BW utilization 11% (997 reads, 127 writes)
[2025-04-07 14:06:16.663] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:16.663] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.663] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.663] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18310000
[2025-04-07 14:06:16.671] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:16.671] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.671] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.671] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18320000
[2025-04-07 14:06:16.673] [info] DDR4-CH_0: BW utilization 7% (769 reads, 0 writes)
[2025-04-07 14:06:16.685] [info] Core [0] : MatMul active cycle 9305 Vector active cycle 0 
[2025-04-07 14:06:16.685] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.685] [info] Core [0] : Memory unit idle cycle 9153 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.685] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18330000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:16.705] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:16.705] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.705] [info] Core [0] : Memory unit idle cycle 9504 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.705] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18340000
[2025-04-07 14:06:16.720] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:16.720] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.720] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.720] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18350000
[2025-04-07 14:06:16.720] [info] DDR4-CH_0: BW utilization 15% (1407 reads, 128 writes)
[2025-04-07 14:06:16.729] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:06:16.729] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.729] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.729] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18360000
[2025-04-07 14:06:16.740] [info] Core [0] : MatMul active cycle 9105 Vector active cycle 0 
[2025-04-07 14:06:16.740] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.740] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.740] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18370000
[2025-04-07 14:06:16.752] [info] DDR4-CH_0: BW utilization 9% (865 reads, 116 writes)
[2025-04-07 14:06:16.758] [info] Core [0] : MatMul active cycle 8936 Vector active cycle 0 
[2025-04-07 14:06:16.758] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.758] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.758] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18380000
[2025-04-07 14:06:16.774] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:16.774] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.774] [info] Core [0] : Memory unit idle cycle 9239 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.774] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18390000
[2025-04-07 14:06:16.786] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:16.786] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.786] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.786] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18400000
[2025-04-07 14:06:16.786] [info] DDR4-CH_0: BW utilization 10% (1057 reads, 12 writes)
[2025-04-07 14:06:16.795] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:16.795] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.795] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.795] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18410000
[2025-04-07 14:06:16.816] [info] Core [0] : MatMul active cycle 9113 Vector active cycle 0 
[2025-04-07 14:06:16.816] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.816] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.816] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18420000
[2025-04-07 14:06:16.825] [info] DDR4-CH_0: BW utilization 11% (998 reads, 127 writes)
[2025-04-07 14:06:16.831] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:16.831] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.831] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.831] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18430000
[2025-04-07 14:06:16.842] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:16.842] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.842] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.842] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18440000
[2025-04-07 14:06:16.852] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:16.852] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.852] [info] Core [0] : Memory unit idle cycle 9637 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.852] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18450000
[2025-04-07 14:06:16.852] [info] DDR4-CH_0: BW utilization 7% (764 reads, 0 writes)
[2025-04-07 14:06:16.871] [info] Core [0] : MatMul active cycle 9273 Vector active cycle 0 
[2025-04-07 14:06:16.871] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.871] [info] Core [0] : Memory unit idle cycle 9481 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.871] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.73% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18460000
[2025-04-07 14:06:16.888] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:16.888] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.888] [info] Core [0] : Memory unit idle cycle 9555 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.888] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18470000
[2025-04-07 14:06:16.893] [info] DDR4-CH_0: BW utilization 12% (1094 reads, 127 writes)
[2025-04-07 14:06:16.900] [info] Core [0] : MatMul active cycle 8968 Vector active cycle 0 
[2025-04-07 14:06:16.900] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.900] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.900] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18480000
[2025-04-07 14:06:16.919] [info] Core [0] : MatMul active cycle 8839 Vector active cycle 0 
[2025-04-07 14:06:16.919] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.919] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.919] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18490000
[2025-04-07 14:06:16.931] [info] Core [0] : MatMul active cycle 8799 Vector active cycle 0 
[2025-04-07 14:06:16.931] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.931] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.931] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18500000
[2025-04-07 14:06:16.931] [info] DDR4-CH_0: BW utilization 12% (1151 reads, 85 writes)
[2025-04-07 14:06:16.947] [info] Core [0] : MatMul active cycle 9123 Vector active cycle 0 
[2025-04-07 14:06:16.947] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.947] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.947] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18510000
[2025-04-07 14:06:16.963] [info] Core [0] : MatMul active cycle 8705 Vector active cycle 0 
[2025-04-07 14:06:16.963] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.963] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.963] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18520000
[2025-04-07 14:06:16.968] [info] DDR4-CH_0: BW utilization 11% (1046 reads, 85 writes)
[2025-04-07 14:06:16.972] [info] Core [0] : MatMul active cycle 8719 Vector active cycle 0 
[2025-04-07 14:06:16.972] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.972] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.972] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18530000
[2025-04-07 14:06:16.990] [info] Core [0] : MatMul active cycle 8099 Vector active cycle 0 
[2025-04-07 14:06:16.990] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:16.990] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:16.990] [info] Core [0] : Systolic Array Utilization(%) 88.29 (80.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18540000
[2025-04-07 14:06:17.007] [info] Core [0] : MatMul active cycle 8775 Vector active cycle 0 
[2025-04-07 14:06:17.007] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.007] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.007] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18550000
[2025-04-07 14:06:17.007] [info] DDR4-CH_0: BW utilization 11% (1091 reads, 80 writes)
[2025-04-07 14:06:17.017] [info] Core [0] : MatMul active cycle 8783 Vector active cycle 0 
[2025-04-07 14:06:17.017] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.017] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.017] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18560000
[2025-04-07 14:06:17.038] [info] Core [0] : MatMul active cycle 9059 Vector active cycle 0 
[2025-04-07 14:06:17.039] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.039] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.039] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.59% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18570000
[2025-04-07 14:06:17.045] [info] DDR4-CH_0: BW utilization 11% (1092 reads, 80 writes)
[2025-04-07 14:06:17.049] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:17.050] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.050] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.050] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18580000
[2025-04-07 14:06:17.064] [info] Core [0] : MatMul active cycle 9171 Vector active cycle 0 
[2025-04-07 14:06:17.064] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.064] [info] Core [0] : Memory unit idle cycle 9378 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.064] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18590000
[2025-04-07 14:06:17.081] [info] Core [0] : MatMul active cycle 8715 Vector active cycle 0 
[2025-04-07 14:06:17.081] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.081] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.081] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18600000
[2025-04-07 14:06:17.081] [info] DDR4-CH_0: BW utilization 11% (1053 reads, 85 writes)
[2025-04-07 14:06:17.092] [info] Core [0] : MatMul active cycle 8677 Vector active cycle 0 
[2025-04-07 14:06:17.092] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.092] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.092] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18610000
[2025-04-07 14:06:17.108] [info] Core [0] : MatMul active cycle 9214 Vector active cycle 0 
[2025-04-07 14:06:17.108] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.108] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.108] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18620000
[2025-04-07 14:06:17.117] [info] DDR4-CH_0: BW utilization 12% (1151 reads, 85 writes)
[2025-04-07 14:06:17.123] [info] Core [0] : MatMul active cycle 8708 Vector active cycle 0 
[2025-04-07 14:06:17.123] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.123] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.123] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18630000
[2025-04-07 14:06:17.132] [info] Core [0] : MatMul active cycle 8788 Vector active cycle 0 
[2025-04-07 14:06:17.132] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.132] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.132] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18640000
[2025-04-07 14:06:17.152] [info] Core [0] : MatMul active cycle 9107 Vector active cycle 0 
[2025-04-07 14:06:17.152] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.152] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.152] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18650000
[2025-04-07 14:06:17.152] [info] DDR4-CH_0: BW utilization 10% (1011 reads, 80 writes)
[2025-04-07 14:06:17.164] [info] Core [0] : MatMul active cycle 8732 Vector active cycle 0 
[2025-04-07 14:06:17.164] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.164] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.164] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18660000
[2025-04-07 14:06:17.178] [info] Core [0] : MatMul active cycle 9120 Vector active cycle 0 
[2025-04-07 14:06:17.178] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.178] [info] Core [0] : Memory unit idle cycle 9287 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.178] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18670000
[2025-04-07 14:06:17.186] [info] DDR4-CH_0: BW utilization 10% (983 reads, 80 writes)
[2025-04-07 14:06:17.194] [info] Core [0] : MatMul active cycle 8719 Vector active cycle 0 
[2025-04-07 14:06:17.194] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.194] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.194] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18680000
[2025-04-07 14:06:17.204] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:17.204] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.204] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.204] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18690000
[2025-04-07 14:06:17.221] [info] Core [0] : MatMul active cycle 9107 Vector active cycle 0 
[2025-04-07 14:06:17.221] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.221] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.221] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18700000
[2025-04-07 14:06:17.221] [info] DDR4-CH_0: BW utilization 12% (1151 reads, 85 writes)
[2025-04-07 14:06:17.236] [info] Core [0] : MatMul active cycle 8764 Vector active cycle 0 
[2025-04-07 14:06:17.236] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.236] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.236] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18710000
[2025-04-07 14:06:17.244] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:17.244] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.244] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.244] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18720000
[2025-04-07 14:06:17.256] [info] DDR4-CH_0: BW utilization 10% (978 reads, 73 writes)
[2025-04-07 14:06:17.262] [info] Core [0] : MatMul active cycle 7998 Vector active cycle 0 
[2025-04-07 14:06:17.262] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.262] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.262] [info] Core [0] : Systolic Array Utilization(%) 87.88 (79.98% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18730000
[2025-04-07 14:06:17.278] [info] Core [0] : MatMul active cycle 8775 Vector active cycle 0 
[2025-04-07 14:06:17.278] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.278] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.278] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18740000
[2025-04-07 14:06:17.289] [info] Core [0] : MatMul active cycle 9013 Vector active cycle 0 
[2025-04-07 14:06:17.289] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.289] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.289] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18750000
[2025-04-07 14:06:17.289] [info] DDR4-CH_0: BW utilization 10% (1008 reads, 12 writes)
[2025-04-07 14:06:17.309] [info] Core [0] : MatMul active cycle 8839 Vector active cycle 0 
[2025-04-07 14:06:17.309] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.309] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.309] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.39% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18760000
[2025-04-07 14:06:17.319] [info] Core [0] : MatMul active cycle 8719 Vector active cycle 0 
[2025-04-07 14:06:17.319] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.319] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.319] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18770000
[2025-04-07 14:06:17.324] [info] DDR4-CH_0: BW utilization 10% (1017 reads, 80 writes)
[2025-04-07 14:06:17.334] [info] Core [0] : MatMul active cycle 9088 Vector active cycle 0 
[2025-04-07 14:06:17.334] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.334] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.334] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18780000
[2025-04-07 14:06:17.349] [info] Core [0] : MatMul active cycle 8775 Vector active cycle 0 
[2025-04-07 14:06:17.349] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.349] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.349] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18790000
[2025-04-07 14:06:17.358] [info] Core [0] : MatMul active cycle 8764 Vector active cycle 0 
[2025-04-07 14:06:17.358] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.358] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.358] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18800000
[2025-04-07 14:06:17.358] [info] DDR4-CH_0: BW utilization 11% (1074 reads, 80 writes)
[2025-04-07 14:06:17.375] [info] Core [0] : MatMul active cycle 9088 Vector active cycle 0 
[2025-04-07 14:06:17.375] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.375] [info] Core [0] : Memory unit idle cycle 9217 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.375] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18810000
[2025-04-07 14:06:17.390] [info] Core [0] : MatMul active cycle 8719 Vector active cycle 0 
[2025-04-07 14:06:17.390] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.390] [info] Core [0] : Memory unit idle cycle 9654 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.390] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18820000
[2025-04-07 14:06:17.394] [info] DDR4-CH_0: BW utilization 12% (1151 reads, 85 writes)
[2025-04-07 14:06:17.401] [info] Core [0] : MatMul active cycle 9005 Vector active cycle 0 
[2025-04-07 14:06:17.401] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.401] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.401] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18830000
[2025-04-07 14:06:17.425] [info] Core [0] : MatMul active cycle 7813 Vector active cycle 0 
[2025-04-07 14:06:17.425] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.425] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.425] [info] Core [0] : Systolic Array Utilization(%) 88.10 (78.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18840000
[2025-04-07 14:06:17.438] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:17.438] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.438] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.438] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18850000
[2025-04-07 14:06:17.438] [info] DDR4-CH_0: BW utilization 11% (1075 reads, 85 writes)
[2025-04-07 14:06:17.452] [info] Core [0] : MatMul active cycle 9107 Vector active cycle 0 
[2025-04-07 14:06:17.452] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.452] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.452] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18860000
[2025-04-07 14:06:17.469] [info] Core [0] : MatMul active cycle 8764 Vector active cycle 0 
[2025-04-07 14:06:17.469] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.469] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.469] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18870000
[2025-04-07 14:06:17.476] [info] DDR4-CH_0: BW utilization 12% (1121 reads, 80 writes)
[2025-04-07 14:06:17.481] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:17.482] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.482] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.482] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18880000
[2025-04-07 14:06:17.502] [info] Core [0] : MatMul active cycle 9034 Vector active cycle 0 
[2025-04-07 14:06:17.502] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.502] [info] Core [0] : Memory unit idle cycle 9242 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.502] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18890000
[2025-04-07 14:06:17.515] [info] Core [0] : MatMul active cycle 8607 Vector active cycle 0 
[2025-04-07 14:06:17.515] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.515] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.515] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18900000
[2025-04-07 14:06:17.515] [info] DDR4-CH_0: BW utilization 12% (1175 reads, 80 writes)
[2025-04-07 14:06:17.527] [info] Core [0] : MatMul active cycle 8684 Vector active cycle 0 
[2025-04-07 14:06:17.527] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.527] [info] Core [0] : Memory unit idle cycle 9590 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.527] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18910000
[2025-04-07 14:06:17.540] [info] Core [0] : MatMul active cycle 8882 Vector active cycle 0 
[2025-04-07 14:06:17.540] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.540] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.540] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18920000
[2025-04-07 14:06:17.550] [info] DDR4-CH_0: BW utilization 9% (815 reads, 97 writes)
[2025-04-07 14:06:17.559] [info] Core [0] : MatMul active cycle 8829 Vector active cycle 0 
[2025-04-07 14:06:17.559] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.559] [info] Core [0] : Memory unit idle cycle 9112 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.559] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18930000
[2025-04-07 14:06:17.575] [info] Core [0] : MatMul active cycle 8684 Vector active cycle 0 
[2025-04-07 14:06:17.575] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.575] [info] Core [0] : Memory unit idle cycle 9701 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.575] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18940000
[2025-04-07 14:06:17.585] [info] Core [0] : MatMul active cycle 8647 Vector active cycle 0 
[2025-04-07 14:06:17.585] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.585] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.585] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18950000
[2025-04-07 14:06:17.585] [info] DDR4-CH_0: BW utilization 10% (1076 reads, 12 writes)
[2025-04-07 14:06:17.604] [info] Core [0] : MatMul active cycle 9064 Vector active cycle 0 
[2025-04-07 14:06:17.604] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.604] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.604] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18960000
[2025-04-07 14:06:17.623] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:17.623] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.623] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.623] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18970000
[2025-04-07 14:06:17.629] [info] DDR4-CH_0: BW utilization 12% (1164 reads, 109 writes)
[2025-04-07 14:06:17.634] [info] Core [0] : MatMul active cycle 8671 Vector active cycle 0 
[2025-04-07 14:06:17.634] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.634] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.634] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18980000
[2025-04-07 14:06:17.642] [info] Core [0] : MatMul active cycle 8608 Vector active cycle 0 
[2025-04-07 14:06:17.642] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.642] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.642] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 18990000
[2025-04-07 14:06:17.663] [info] Core [0] : MatMul active cycle 9116 Vector active cycle 0 
[2025-04-07 14:06:17.663] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.663] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.663] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19000000
[2025-04-07 14:06:17.663] [info] DDR4-CH_0: BW utilization 11% (991 reads, 112 writes)
[2025-04-07 14:06:17.676] [info] Core [0] : MatMul active cycle 8671 Vector active cycle 0 
[2025-04-07 14:06:17.676] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.676] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.676] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19010000
[2025-04-07 14:06:17.690] [info] Core [0] : MatMul active cycle 8588 Vector active cycle 0 
[2025-04-07 14:06:17.690] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.690] [info] Core [0] : Memory unit idle cycle 9590 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.690] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19020000
[2025-04-07 14:06:17.692] [info] DDR4-CH_0: BW utilization 8% (805 reads, 0 writes)
[2025-04-07 14:06:17.700] [info] Core [0] : MatMul active cycle 9025 Vector active cycle 0 
[2025-04-07 14:06:17.700] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.700] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.700] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19030000
[2025-04-07 14:06:17.721] [info] Core [0] : MatMul active cycle 8718 Vector active cycle 0 
[2025-04-07 14:06:17.721] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.721] [info] Core [0] : Memory unit idle cycle 9088 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.721] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19040000
[2025-04-07 14:06:17.736] [info] Core [0] : MatMul active cycle 8652 Vector active cycle 0 
[2025-04-07 14:06:17.736] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.736] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.736] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19050000
[2025-04-07 14:06:17.736] [info] DDR4-CH_0: BW utilization 14% (1291 reads, 112 writes)
[2025-04-07 14:06:17.744] [info] Core [0] : MatMul active cycle 8581 Vector active cycle 0 
[2025-04-07 14:06:17.745] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.745] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.745] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19060000
[2025-04-07 14:06:17.764] [info] Core [0] : MatMul active cycle 9162 Vector active cycle 0 
[2025-04-07 14:06:17.764] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.764] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.764] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19070000
[2025-04-07 14:06:17.770] [info] DDR4-CH_0: BW utilization 9% (878 reads, 109 writes)
[2025-04-07 14:06:17.779] [info] Core [0] : MatMul active cycle 8652 Vector active cycle 0 
[2025-04-07 14:06:17.779] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.779] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.779] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19080000
[2025-04-07 14:06:17.790] [info] Core [0] : MatMul active cycle 8575 Vector active cycle 0 
[2025-04-07 14:06:17.790] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.790] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.790] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19090000
[2025-04-07 14:06:17.801] [info] Core [0] : MatMul active cycle 8724 Vector active cycle 0 
[2025-04-07 14:06:17.801] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.801] [info] Core [0] : Memory unit idle cycle 9595 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.801] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.24% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19100000
[2025-04-07 14:06:17.801] [info] DDR4-CH_0: BW utilization 8% (889 reads, 0 writes)
[2025-04-07 14:06:17.820] [info] Core [0] : MatMul active cycle 9064 Vector active cycle 0 
[2025-04-07 14:06:17.820] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.820] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.820] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19110000
[2025-04-07 14:06:17.838] [info] Core [0] : MatMul active cycle 8587 Vector active cycle 0 
[2025-04-07 14:06:17.838] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.838] [info] Core [0] : Memory unit idle cycle 9329 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.838] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19120000
[2025-04-07 14:06:17.843] [info] DDR4-CH_0: BW utilization 13% (1250 reads, 109 writes)
[2025-04-07 14:06:17.849] [info] Core [0] : MatMul active cycle 8633 Vector active cycle 0 
[2025-04-07 14:06:17.849] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.849] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.849] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19130000
[2025-04-07 14:06:17.862] [info] Core [0] : MatMul active cycle 9175 Vector active cycle 0 
[2025-04-07 14:06:17.862] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.862] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.862] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19140000
[2025-04-07 14:06:17.883] [info] Core [0] : MatMul active cycle 8587 Vector active cycle 0 
[2025-04-07 14:06:17.883] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.883] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.883] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19150000
[2025-04-07 14:06:17.883] [info] DDR4-CH_0: BW utilization 11% (1065 reads, 112 writes)
[2025-04-07 14:06:17.897] [info] Core [0] : MatMul active cycle 8593 Vector active cycle 0 
[2025-04-07 14:06:17.897] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.898] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.898] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19160000
[2025-04-07 14:06:17.905] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:17.905] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.905] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.905] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19170000
[2025-04-07 14:06:17.916] [info] DDR4-CH_0: BW utilization 7% (773 reads, 0 writes)
[2025-04-07 14:06:17.930] [info] Core [0] : MatMul active cycle 9110 Vector active cycle 0 
[2025-04-07 14:06:17.930] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.930] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.930] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19180000
[2025-04-07 14:06:17.945] [info] Core [0] : MatMul active cycle 8625 Vector active cycle 0 
[2025-04-07 14:06:17.945] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.945] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.945] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19190000
[2025-04-07 14:06:17.957] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:17.957] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.957] [info] Core [0] : Memory unit idle cycle 9590 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.957] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19200000
[2025-04-07 14:06:17.957] [info] DDR4-CH_0: BW utilization 12% (1139 reads, 112 writes)
[2025-04-07 14:06:17.969] [info] Core [0] : MatMul active cycle 8829 Vector active cycle 0 
[2025-04-07 14:06:17.969] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.969] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.969] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19210000
[2025-04-07 14:06:17.986] [info] Core [0] : MatMul active cycle 8906 Vector active cycle 0 
[2025-04-07 14:06:17.986] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:17.986] [info] Core [0] : Memory unit idle cycle 9416 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:17.986] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19220000
[2025-04-07 14:06:17.997] [info] DDR4-CH_0: BW utilization 12% (1189 reads, 109 writes)
[2025-04-07 14:06:18.005] [info] Core [0] : MatMul active cycle 8647 Vector active cycle 0 
[2025-04-07 14:06:18.005] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.005] [info] Core [0] : Memory unit idle cycle 9397 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.005] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19230000
[2025-04-07 14:06:18.014] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:18.014] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.014] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.014] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19240000
[2025-04-07 14:06:18.031] [info] Core [0] : MatMul active cycle 9064 Vector active cycle 0 
[2025-04-07 14:06:18.031] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.031] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.031] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19250000
[2025-04-07 14:06:18.031] [info] DDR4-CH_0: BW utilization 8% (771 reads, 97 writes)
[2025-04-07 14:06:18.051] [info] Core [0] : MatMul active cycle 8671 Vector active cycle 0 
[2025-04-07 14:06:18.051] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.051] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.051] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19260000
[2025-04-07 14:06:18.064] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:18.064] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.064] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.064] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19270000
[2025-04-07 14:06:18.070] [info] DDR4-CH_0: BW utilization 11% (1119 reads, 12 writes)
[2025-04-07 14:06:18.072] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:18.072] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.072] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.072] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19280000
[2025-04-07 14:06:18.094] [info] Core [0] : MatMul active cycle 9115 Vector active cycle 0 
[2025-04-07 14:06:18.094] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.094] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.094] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19290000
[2025-04-07 14:06:18.107] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:18.107] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.107] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.107] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19300000
[2025-04-07 14:06:18.107] [info] DDR4-CH_0: BW utilization 11% (1071 reads, 112 writes)
[2025-04-07 14:06:18.119] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:18.119] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.119] [info] Core [0] : Memory unit idle cycle 9590 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.119] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19310000
[2025-04-07 14:06:18.129] [info] Core [0] : MatMul active cycle 8940 Vector active cycle 0 
[2025-04-07 14:06:18.129] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.129] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.129] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19320000
[2025-04-07 14:06:18.141] [info] DDR4-CH_0: BW utilization 11% (1011 reads, 100 writes)
[2025-04-07 14:06:18.148] [info] Core [0] : MatMul active cycle 8795 Vector active cycle 0 
[2025-04-07 14:06:18.148] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.148] [info] Core [0] : Memory unit idle cycle 9088 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.148] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19330000
[2025-04-07 14:06:18.164] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:18.164] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.164] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.164] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19340000
[2025-04-07 14:06:18.172] [info] Core [0] : MatMul active cycle 8607 Vector active cycle 0 
[2025-04-07 14:06:18.172] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.172] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.172] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19350000
[2025-04-07 14:06:18.172] [info] DDR4-CH_0: BW utilization 8% (879 reads, 12 writes)
[2025-04-07 14:06:18.191] [info] Core [0] : MatMul active cycle 9128 Vector active cycle 0 
[2025-04-07 14:06:18.191] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.191] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.191] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19360000
[2025-04-07 14:06:18.209] [info] Core [0] : MatMul active cycle 8647 Vector active cycle 0 
[2025-04-07 14:06:18.209] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.209] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.209] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.47% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19370000
[2025-04-07 14:06:18.216] [info] DDR4-CH_0: BW utilization 13% (1250 reads, 109 writes)
[2025-04-07 14:06:18.221] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:18.221] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.221] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.221] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19380000
[2025-04-07 14:06:18.230] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:18.230] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.230] [info] Core [0] : Memory unit idle cycle 9595 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.230] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19390000
[2025-04-07 14:06:18.250] [info] Core [0] : MatMul active cycle 9115 Vector active cycle 0 
[2025-04-07 14:06:18.250] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.250] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.250] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19400000
[2025-04-07 14:06:18.250] [info] DDR4-CH_0: BW utilization 10% (906 reads, 109 writes)
[2025-04-07 14:06:18.266] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:18.266] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.266] [info] Core [0] : Memory unit idle cycle 9329 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.266] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19410000
[2025-04-07 14:06:18.276] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:18.276] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.276] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.276] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19420000
[2025-04-07 14:06:18.279] [info] DDR4-CH_0: BW utilization 8% (805 reads, 0 writes)
[2025-04-07 14:06:18.289] [info] Core [0] : MatMul active cycle 9115 Vector active cycle 0 
[2025-04-07 14:06:18.289] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.289] [info] Core [0] : Memory unit idle cycle 9228 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.289] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19430000
[2025-04-07 14:06:18.306] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:18.306] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.306] [info] Core [0] : Memory unit idle cycle 9590 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.306] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19440000
[2025-04-07 14:06:18.321] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:18.321] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.321] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.321] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19450000
[2025-04-07 14:06:18.321] [info] DDR4-CH_0: BW utilization 14% (1346 reads, 112 writes)
[2025-04-07 14:06:18.330] [info] Core [0] : MatMul active cycle 8555 Vector active cycle 0 
[2025-04-07 14:06:18.330] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.330] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.330] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19460000
[2025-04-07 14:06:18.346] [info] Core [0] : MatMul active cycle 9186 Vector active cycle 0 
[2025-04-07 14:06:18.347] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.347] [info] Core [0] : Memory unit idle cycle 9424 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.347] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19470000
[2025-04-07 14:06:18.358] [info] DDR4-CH_0: BW utilization 9% (869 reads, 112 writes)
[2025-04-07 14:06:18.364] [info] Core [0] : MatMul active cycle 8746 Vector active cycle 0 
[2025-04-07 14:06:18.364] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.364] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.364] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19480000
[2025-04-07 14:06:18.378] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:18.378] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.378] [info] Core [0] : Memory unit idle cycle 9370 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.378] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19490000
[2025-04-07 14:06:18.395] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:18.395] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.395] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.395] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19500000
[2025-04-07 14:06:18.395] [info] DDR4-CH_0: BW utilization 11% (1079 reads, 70 writes)
[2025-04-07 14:06:18.407] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:18.407] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.407] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.407] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19510000
[2025-04-07 14:06:18.428] [info] Core [0] : MatMul active cycle 9010 Vector active cycle 0 
[2025-04-07 14:06:18.428] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.428] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.428] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19520000
[2025-04-07 14:06:18.438] [info] DDR4-CH_0: BW utilization 12% (1150 reads, 70 writes)
[2025-04-07 14:06:18.444] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:18.444] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.444] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.444] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19530000
[2025-04-07 14:06:18.468] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:18.468] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.468] [info] Core [0] : Memory unit idle cycle 9463 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.468] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19540000
[2025-04-07 14:06:18.493] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:18.494] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.494] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.494] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19550000
[2025-04-07 14:06:18.494] [info] DDR4-CH_0: BW utilization 10% (1018 reads, 73 writes)
[2025-04-07 14:06:18.508] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:18.508] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.508] [info] Core [0] : Memory unit idle cycle 9370 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.508] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19560000
[2025-04-07 14:06:18.524] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:18.524] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.524] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.524] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19570000
[2025-04-07 14:06:18.530] [info] DDR4-CH_0: BW utilization 11% (1111 reads, 73 writes)
[2025-04-07 14:06:18.534] [info] Core [0] : MatMul active cycle 8858 Vector active cycle 0 
[2025-04-07 14:06:18.534] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.534] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.534] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19580000
[2025-04-07 14:06:18.554] [info] Core [0] : MatMul active cycle 8987 Vector active cycle 0 
[2025-04-07 14:06:18.554] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.554] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.554] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19590000
[2025-04-07 14:06:18.566] [info] Core [0] : MatMul active cycle 8710 Vector active cycle 0 
[2025-04-07 14:06:18.566] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.566] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.566] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19600000
[2025-04-07 14:06:18.566] [info] DDR4-CH_0: BW utilization 10% (1019 reads, 70 writes)
[2025-04-07 14:06:18.584] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:18.584] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.584] [info] Core [0] : Memory unit idle cycle 9463 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.584] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19610000
[2025-04-07 14:06:18.599] [info] Core [0] : MatMul active cycle 8726 Vector active cycle 0 
[2025-04-07 14:06:18.599] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.599] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.599] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19620000
[2025-04-07 14:06:18.603] [info] DDR4-CH_0: BW utilization 10% (1018 reads, 70 writes)
[2025-04-07 14:06:18.615] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:18.615] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.615] [info] Core [0] : Memory unit idle cycle 9370 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.615] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19630000
[2025-04-07 14:06:18.632] [info] Core [0] : MatMul active cycle 8754 Vector active cycle 0 
[2025-04-07 14:06:18.632] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.632] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.632] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19640000
[2025-04-07 14:06:18.642] [info] Core [0] : MatMul active cycle 8890 Vector active cycle 0 
[2025-04-07 14:06:18.642] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.642] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.642] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19650000
[2025-04-07 14:06:18.642] [info] DDR4-CH_0: BW utilization 12% (1149 reads, 73 writes)
[2025-04-07 14:06:18.661] [info] Core [0] : MatMul active cycle 8866 Vector active cycle 0 
[2025-04-07 14:06:18.661] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.661] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.661] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19660000
[2025-04-07 14:06:18.671] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:18.671] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.671] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.671] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19670000
[2025-04-07 14:06:18.680] [info] DDR4-CH_0: BW utilization 11% (1057 reads, 128 writes)
[2025-04-07 14:06:18.688] [info] Core [0] : MatMul active cycle 8288 Vector active cycle 0 
[2025-04-07 14:06:18.688] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.688] [info] Core [0] : Memory unit idle cycle 9463 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.688] [info] Core [0] : Systolic Array Utilization(%) 91.25 (82.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19680000
[2025-04-07 14:06:18.705] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:18.705] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.705] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.705] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19690000
[2025-04-07 14:06:18.720] [info] Core [0] : MatMul active cycle 9059 Vector active cycle 0 
[2025-04-07 14:06:18.720] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.720] [info] Core [0] : Memory unit idle cycle 9370 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.720] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.59% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19700000
[2025-04-07 14:06:18.720] [info] DDR4-CH_0: BW utilization 12% (1127 reads, 73 writes)
[2025-04-07 14:06:18.737] [info] Core [0] : MatMul active cycle 8690 Vector active cycle 0 
[2025-04-07 14:06:18.737] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.737] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.737] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19710000
[2025-04-07 14:06:18.747] [info] Core [0] : MatMul active cycle 8858 Vector active cycle 0 
[2025-04-07 14:06:18.747] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.747] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.747] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19720000
[2025-04-07 14:06:18.759] [info] DDR4-CH_0: BW utilization 12% (1198 reads, 73 writes)
[2025-04-07 14:06:18.768] [info] Core [0] : MatMul active cycle 9002 Vector active cycle 0 
[2025-04-07 14:06:18.768] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.768] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.768] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19730000
[2025-04-07 14:06:18.778] [info] Core [0] : MatMul active cycle 8674 Vector active cycle 0 
[2025-04-07 14:06:18.778] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.778] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.778] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19740000
[2025-04-07 14:06:18.795] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:18.795] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.795] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.795] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19750000
[2025-04-07 14:06:18.795] [info] DDR4-CH_0: BW utilization 11% (1026 reads, 85 writes)
[2025-04-07 14:06:18.810] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:18.810] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.810] [info] Core [0] : Memory unit idle cycle 9623 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.810] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19760000
[2025-04-07 14:06:18.827] [info] Core [0] : MatMul active cycle 8217 Vector active cycle 0 
[2025-04-07 14:06:18.827] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.827] [info] Core [0] : Memory unit idle cycle 9370 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.827] [info] Core [0] : Systolic Array Utilization(%) 90.86 (82.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19770000
[2025-04-07 14:06:18.836] [info] DDR4-CH_0: BW utilization 11% (1108 reads, 70 writes)
[2025-04-07 14:06:18.844] [info] Core [0] : MatMul active cycle 8778 Vector active cycle 0 
[2025-04-07 14:06:18.845] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.845] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.845] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19780000
[2025-04-07 14:06:18.855] [info] Core [0] : MatMul active cycle 8762 Vector active cycle 0 
[2025-04-07 14:06:18.855] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.855] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.855] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19790000
[2025-04-07 14:06:18.875] [info] Core [0] : MatMul active cycle 9022 Vector active cycle 0 
[2025-04-07 14:06:18.875] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.875] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.875] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19800000
[2025-04-07 14:06:18.875] [info] DDR4-CH_0: BW utilization 12% (1172 reads, 70 writes)
[2025-04-07 14:06:18.886] [info] Core [0] : MatMul active cycle 8726 Vector active cycle 0 
[2025-04-07 14:06:18.886] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.886] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.886] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19810000
[2025-04-07 14:06:18.902] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:18.902] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.902] [info] Core [0] : Memory unit idle cycle 9463 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.902] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19820000
[2025-04-07 14:06:18.910] [info] DDR4-CH_0: BW utilization 11% (1046 reads, 73 writes)
[2025-04-07 14:06:18.916] [info] Core [0] : MatMul active cycle 8754 Vector active cycle 0 
[2025-04-07 14:06:18.916] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.916] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.916] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19830000
[2025-04-07 14:06:18.923] [info] Layer Conv_19 finish at 19838360
[2025-04-07 14:06:18.923] [info] Total compute time 2051584
[2025-04-07 14:06:18.923] [info] executable layer count 1
[2025-04-07 14:06:18.923] [info] Start layer Conv_21
[2025-04-07 14:06:18.930] [info] Core [0] : MatMul active cycle 7613 Vector active cycle 0 
[2025-04-07 14:06:18.930] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.930] [info] Core [0] : Memory unit idle cycle 9070 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.930] [info] Core [0] : Systolic Array Utilization(%) 83.58 (76.13% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19840000
[2025-04-07 14:06:18.951] [info] Core [0] : MatMul active cycle 6683 Vector active cycle 0 
[2025-04-07 14:06:18.951] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.951] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.951] [info] Core [0] : Systolic Array Utilization(%) 76.29 (66.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19850000
[2025-04-07 14:06:18.951] [info] DDR4-CH_0: BW utilization 11% (1051 reads, 73 writes)
[2025-04-07 14:06:18.967] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:18.967] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.967] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.967] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19860000
[2025-04-07 14:06:18.979] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:18.979] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.979] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.979] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19870000
[2025-04-07 14:06:18.985] [info] DDR4-CH_0: BW utilization 9% (919 reads, 0 writes)
[2025-04-07 14:06:18.990] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:06:18.990] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:18.990] [info] Core [0] : Memory unit idle cycle 9541 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:18.990] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19880000
[2025-04-07 14:06:19.012] [info] Core [0] : MatMul active cycle 9245 Vector active cycle 0 
[2025-04-07 14:06:19.012] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.012] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.012] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19890000
[2025-04-07 14:06:19.027] [info] Core [0] : MatMul active cycle 8796 Vector active cycle 0 
[2025-04-07 14:06:19.027] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.027] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.027] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19900000
[2025-04-07 14:06:19.027] [info] DDR4-CH_0: BW utilization 13% (1221 reads, 132 writes)
[2025-04-07 14:06:19.038] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.039] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.039] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.039] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19910000
[2025-04-07 14:06:19.047] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.047] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.047] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.047] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19920000
[2025-04-07 14:06:19.058] [info] DDR4-CH_0: BW utilization 7% (758 reads, 0 writes)
[2025-04-07 14:06:19.072] [info] Core [0] : MatMul active cycle 9305 Vector active cycle 0 
[2025-04-07 14:06:19.072] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.072] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.072] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19930000
[2025-04-07 14:06:19.091] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:19.091] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.091] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.091] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19940000
[2025-04-07 14:06:19.104] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.104] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.104] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.104] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19950000
[2025-04-07 14:06:19.104] [info] DDR4-CH_0: BW utilization 13% (1241 reads, 132 writes)
[2025-04-07 14:06:19.113] [info] Core [0] : MatMul active cycle 8761 Vector active cycle 0 
[2025-04-07 14:06:19.113] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.113] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.113] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19960000
[2025-04-07 14:06:19.133] [info] Core [0] : MatMul active cycle 9265 Vector active cycle 0 
[2025-04-07 14:06:19.133] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.133] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.133] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19970000
[2025-04-07 14:06:19.143] [info] DDR4-CH_0: BW utilization 10% (923 reads, 123 writes)
[2025-04-07 14:06:19.155] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:19.155] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.155] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.155] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19980000
[2025-04-07 14:06:19.167] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:06:19.167] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.167] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.167] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 19990000
[2025-04-07 14:06:19.176] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.176] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.176] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.176] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20000000
[2025-04-07 14:06:19.176] [info] DDR4-CH_0: BW utilization 9% (920 reads, 0 writes)
[2025-04-07 14:06:19.193] [info] Core [0] : MatMul active cycle 9369 Vector active cycle 0 
[2025-04-07 14:06:19.193] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.193] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.193] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20010000
[2025-04-07 14:06:19.212] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.212] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.212] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.212] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20020000
[2025-04-07 14:06:19.218] [info] DDR4-CH_0: BW utilization 13% (1221 reads, 123 writes)
[2025-04-07 14:06:19.230] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.230] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.230] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.230] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20030000
[2025-04-07 14:06:19.239] [info] Core [0] : MatMul active cycle 8701 Vector active cycle 0 
[2025-04-07 14:06:19.239] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.239] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.239] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20040000
[2025-04-07 14:06:19.255] [info] Core [0] : MatMul active cycle 9333 Vector active cycle 0 
[2025-04-07 14:06:19.255] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.255] [info] Core [0] : Memory unit idle cycle 9332 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.255] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20050000
[2025-04-07 14:06:19.255] [info] DDR4-CH_0: BW utilization 8% (773 reads, 41 writes)
[2025-04-07 14:06:19.275] [info] Core [0] : MatMul active cycle 8672 Vector active cycle 0 
[2025-04-07 14:06:19.275] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.275] [info] Core [0] : Memory unit idle cycle 9325 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.275] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20060000
[2025-04-07 14:06:19.294] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:19.294] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.294] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.294] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20070000
[2025-04-07 14:06:19.299] [info] DDR4-CH_0: BW utilization 13% (1226 reads, 91 writes)
[2025-04-07 14:06:19.306] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.306] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.306] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.306] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20080000
[2025-04-07 14:06:19.317] [info] Core [0] : MatMul active cycle 9049 Vector active cycle 0 
[2025-04-07 14:06:19.317] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.317] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.317] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20090000
[2025-04-07 14:06:19.337] [info] Core [0] : MatMul active cycle 8985 Vector active cycle 0 
[2025-04-07 14:06:19.337] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.337] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.337] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20100000
[2025-04-07 14:06:19.337] [info] DDR4-CH_0: BW utilization 10% (923 reads, 132 writes)
[2025-04-07 14:06:19.355] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.356] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.356] [info] Core [0] : Memory unit idle cycle 9239 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.356] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20110000
[2025-04-07 14:06:19.370] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.370] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.370] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.370] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20120000
[2025-04-07 14:06:19.373] [info] DDR4-CH_0: BW utilization 9% (919 reads, 0 writes)
[2025-04-07 14:06:19.380] [info] Core [0] : MatMul active cycle 8977 Vector active cycle 0 
[2025-04-07 14:06:19.380] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.380] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.380] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20130000
[2025-04-07 14:06:19.400] [info] Core [0] : MatMul active cycle 9049 Vector active cycle 0 
[2025-04-07 14:06:19.400] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.400] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.400] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20140000
[2025-04-07 14:06:19.415] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:19.415] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.415] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.415] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20150000
[2025-04-07 14:06:19.415] [info] DDR4-CH_0: BW utilization 13% (1221 reads, 123 writes)
[2025-04-07 14:06:19.426] [info] Core [0] : MatMul active cycle 8725 Vector active cycle 0 
[2025-04-07 14:06:19.426] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.426] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.426] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20160000
[2025-04-07 14:06:19.436] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:19.436] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.436] [info] Core [0] : Memory unit idle cycle 9541 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.436] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20170000
[2025-04-07 14:06:19.448] [info] DDR4-CH_0: BW utilization 8% (773 reads, 100 writes)
[2025-04-07 14:06:19.459] [info] Core [0] : MatMul active cycle 9305 Vector active cycle 0 
[2025-04-07 14:06:19.459] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.459] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.459] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20180000
[2025-04-07 14:06:19.476] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.476] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.476] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.476] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20190000
[2025-04-07 14:06:19.488] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.489] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.489] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.489] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20200000
[2025-04-07 14:06:19.489] [info] DDR4-CH_0: BW utilization 12% (1226 reads, 23 writes)
[2025-04-07 14:06:19.498] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:19.498] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.498] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.498] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20210000
[2025-04-07 14:06:19.518] [info] Core [0] : MatMul active cycle 9308 Vector active cycle 0 
[2025-04-07 14:06:19.518] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.518] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.518] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20220000
[2025-04-07 14:06:19.525] [info] DDR4-CH_0: BW utilization 10% (931 reads, 132 writes)
[2025-04-07 14:06:19.537] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.537] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.537] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.537] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20230000
[2025-04-07 14:06:19.548] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:19.548] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.548] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.548] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20240000
[2025-04-07 14:06:19.556] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.556] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.556] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.556] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20250000
[2025-04-07 14:06:19.556] [info] DDR4-CH_0: BW utilization 9% (912 reads, 0 writes)
[2025-04-07 14:06:19.574] [info] Core [0] : MatMul active cycle 9337 Vector active cycle 0 
[2025-04-07 14:06:19.574] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.574] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.574] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20260000
[2025-04-07 14:06:19.592] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:19.592] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.592] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.592] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20270000
[2025-04-07 14:06:19.596] [info] DDR4-CH_0: BW utilization 13% (1221 reads, 132 writes)
[2025-04-07 14:06:19.605] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.605] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.605] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.605] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20280000
[2025-04-07 14:06:19.614] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:06:19.614] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.614] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.614] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20290000
[2025-04-07 14:06:19.631] [info] Core [0] : MatMul active cycle 9305 Vector active cycle 0 
[2025-04-07 14:06:19.631] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.631] [info] Core [0] : Memory unit idle cycle 9107 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.631] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20300000
[2025-04-07 14:06:19.631] [info] DDR4-CH_0: BW utilization 9% (812 reads, 111 writes)
[2025-04-07 14:06:19.648] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.648] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.648] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.648] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20310000
[2025-04-07 14:06:19.664] [info] Core [0] : MatMul active cycle 8733 Vector active cycle 0 
[2025-04-07 14:06:19.664] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.664] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.664] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20320000
[2025-04-07 14:06:19.667] [info] DDR4-CH_0: BW utilization 11% (1185 reads, 12 writes)
[2025-04-07 14:06:19.674] [info] Core [0] : MatMul active cycle 8789 Vector active cycle 0 
[2025-04-07 14:06:19.674] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.674] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.674] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.89% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20330000
[2025-04-07 14:06:19.688] [info] Core [0] : MatMul active cycle 9177 Vector active cycle 0 
[2025-04-07 14:06:19.688] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.688] [info] Core [0] : Memory unit idle cycle 9613 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.688] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.77% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20340000
[2025-04-07 14:06:19.709] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:19.709] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.709] [info] Core [0] : Memory unit idle cycle 9044 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.709] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20350000
[2025-04-07 14:06:19.709] [info] DDR4-CH_0: BW utilization 11% (990 reads, 123 writes)
[2025-04-07 14:06:19.725] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.725] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.725] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.725] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20360000
[2025-04-07 14:06:19.740] [info] Core [0] : MatMul active cycle 8729 Vector active cycle 0 
[2025-04-07 14:06:19.740] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.740] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.740] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.29% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20370000
[2025-04-07 14:06:19.743] [info] DDR4-CH_0: BW utilization 8% (855 reads, 0 writes)
[2025-04-07 14:06:19.752] [info] Core [0] : MatMul active cycle 9056 Vector active cycle 0 
[2025-04-07 14:06:19.752] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.752] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.752] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20380000
[2025-04-07 14:06:19.774] [info] Core [0] : MatMul active cycle 8921 Vector active cycle 0 
[2025-04-07 14:06:19.774] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.774] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.774] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20390000
[2025-04-07 14:06:19.790] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.790] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.790] [info] Core [0] : Memory unit idle cycle 9504 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.790] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20400000
[2025-04-07 14:06:19.790] [info] DDR4-CH_0: BW utilization 13% (1222 reads, 132 writes)
[2025-04-07 14:06:19.803] [info] Core [0] : MatMul active cycle 8793 Vector active cycle 0 
[2025-04-07 14:06:19.803] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.803] [info] Core [0] : Memory unit idle cycle 9582 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.803] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20410000
[2025-04-07 14:06:19.813] [info] Core [0] : MatMul active cycle 8857 Vector active cycle 0 
[2025-04-07 14:06:19.814] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.814] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.814] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20420000
[2025-04-07 14:06:19.826] [info] DDR4-CH_0: BW utilization 9% (861 reads, 120 writes)
[2025-04-07 14:06:19.835] [info] Core [0] : MatMul active cycle 9145 Vector active cycle 0 
[2025-04-07 14:06:19.835] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.835] [info] Core [0] : Memory unit idle cycle 9413 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.835] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20430000
[2025-04-07 14:06:19.852] [info] Core [0] : MatMul active cycle 8697 Vector active cycle 0 
[2025-04-07 14:06:19.853] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.853] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.853] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.97% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20440000
[2025-04-07 14:06:19.867] [info] Core [0] : MatMul active cycle 8721 Vector active cycle 0 
[2025-04-07 14:06:19.867] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.867] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.867] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20450000
[2025-04-07 14:06:19.867] [info] DDR4-CH_0: BW utilization 11% (1135 reads, 12 writes)
[2025-04-07 14:06:19.878] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.878] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.878] [info] Core [0] : Memory unit idle cycle 9705 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.878] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20460000
[2025-04-07 14:06:19.904] [info] Core [0] : MatMul active cycle 9305 Vector active cycle 0 
[2025-04-07 14:06:19.904] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.904] [info] Core [0] : Memory unit idle cycle 9249 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.904] [info] Core [0] : Systolic Array Utilization(%) 100.00 (93.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20470000
[2025-04-07 14:06:19.913] [info] DDR4-CH_0: BW utilization 11% (1049 reads, 123 writes)
[2025-04-07 14:06:19.922] [info] Core [0] : MatMul active cycle 8665 Vector active cycle 0 
[2025-04-07 14:06:19.922] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.922] [info] Core [0] : Memory unit idle cycle 9550 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.922] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20480000
[2025-04-07 14:06:19.934] [info] Core [0] : MatMul active cycle 8765 Vector active cycle 0 
[2025-04-07 14:06:19.934] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.934] [info] Core [0] : Memory unit idle cycle 9689 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.934] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20490000
[2025-04-07 14:06:19.942] [info] Core [0] : MatMul active cycle 8757 Vector active cycle 0 
[2025-04-07 14:06:19.943] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.943] [info] Core [0] : Memory unit idle cycle 9847 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.943] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.57% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20500000
[2025-04-07 14:06:19.943] [info] DDR4-CH_0: BW utilization 7% (795 reads, 0 writes)
[2025-04-07 14:06:19.961] [info] Core [0] : MatMul active cycle 9206 Vector active cycle 0 
[2025-04-07 14:06:19.961] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.961] [info] Core [0] : Memory unit idle cycle 9347 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.961] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20510000
[2025-04-07 14:06:19.978] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:19.978] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.978] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.978] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20520000
[2025-04-07 14:06:19.983] [info] DDR4-CH_0: BW utilization 12% (1144 reads, 123 writes)
[2025-04-07 14:06:19.986] [info] Core [0] : MatMul active cycle 8775 Vector active cycle 0 
[2025-04-07 14:06:19.986] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:19.986] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:19.986] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20530000
[2025-04-07 14:06:20.008] [info] Core [0] : MatMul active cycle 8352 Vector active cycle 0 
[2025-04-07 14:06:20.009] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.009] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.009] [info] Core [0] : Systolic Array Utilization(%) 91.16 (83.52% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20540000
[2025-04-07 14:06:20.024] [info] Core [0] : MatMul active cycle 8708 Vector active cycle 0 
[2025-04-07 14:06:20.025] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.025] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.025] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20550000
[2025-04-07 14:06:20.025] [info] DDR4-CH_0: BW utilization 11% (1041 reads, 80 writes)
[2025-04-07 14:06:20.036] [info] Core [0] : MatMul active cycle 9037 Vector active cycle 0 
[2025-04-07 14:06:20.037] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.037] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.037] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20560000
[2025-04-07 14:06:20.057] [info] Core [0] : MatMul active cycle 8858 Vector active cycle 0 
[2025-04-07 14:06:20.057] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.057] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.057] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20570000
[2025-04-07 14:06:20.064] [info] DDR4-CH_0: BW utilization 12% (1146 reads, 80 writes)
[2025-04-07 14:06:20.069] [info] Core [0] : MatMul active cycle 8732 Vector active cycle 0 
[2025-04-07 14:06:20.069] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.069] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.069] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20580000
[2025-04-07 14:06:20.084] [info] Core [0] : MatMul active cycle 9120 Vector active cycle 0 
[2025-04-07 14:06:20.085] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.085] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.085] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20590000
[2025-04-07 14:06:20.100] [info] Core [0] : MatMul active cycle 8719 Vector active cycle 0 
[2025-04-07 14:06:20.100] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.100] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.100] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20600000
[2025-04-07 14:06:20.100] [info] DDR4-CH_0: BW utilization 11% (1034 reads, 85 writes)
[2025-04-07 14:06:20.109] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:20.109] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.109] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.109] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20610000
[2025-04-07 14:06:20.129] [info] Core [0] : MatMul active cycle 9107 Vector active cycle 0 
[2025-04-07 14:06:20.129] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.129] [info] Core [0] : Memory unit idle cycle 9089 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.129] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20620000
[2025-04-07 14:06:20.139] [info] DDR4-CH_0: BW utilization 11% (1040 reads, 85 writes)
[2025-04-07 14:06:20.146] [info] Core [0] : MatMul active cycle 8764 Vector active cycle 0 
[2025-04-07 14:06:20.146] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.146] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.146] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20630000
[2025-04-07 14:06:20.157] [info] Core [0] : MatMul active cycle 9005 Vector active cycle 0 
[2025-04-07 14:06:20.157] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.157] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.157] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20640000
[2025-04-07 14:06:20.177] [info] Core [0] : MatMul active cycle 7914 Vector active cycle 0 
[2025-04-07 14:06:20.177] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.177] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.177] [info] Core [0] : Systolic Array Utilization(%) 89.59 (79.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20650000
[2025-04-07 14:06:20.177] [info] DDR4-CH_0: BW utilization 11% (1082 reads, 80 writes)
[2025-04-07 14:06:20.189] [info] Core [0] : MatMul active cycle 8727 Vector active cycle 0 
[2025-04-07 14:06:20.189] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.189] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.189] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20660000
[2025-04-07 14:06:20.203] [info] Core [0] : MatMul active cycle 9144 Vector active cycle 0 
[2025-04-07 14:06:20.203] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.203] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.203] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20670000
[2025-04-07 14:06:20.213] [info] DDR4-CH_0: BW utilization 10% (971 reads, 80 writes)
[2025-04-07 14:06:20.220] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:20.220] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.220] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.220] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20680000
[2025-04-07 14:06:20.234] [info] Core [0] : MatMul active cycle 8687 Vector active cycle 0 
[2025-04-07 14:06:20.234] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.234] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.234] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20690000
[2025-04-07 14:06:20.253] [info] Core [0] : MatMul active cycle 9120 Vector active cycle 0 
[2025-04-07 14:06:20.253] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.253] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.253] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20700000
[2025-04-07 14:06:20.253] [info] DDR4-CH_0: BW utilization 11% (1076 reads, 85 writes)
[2025-04-07 14:06:20.272] [info] Core [0] : MatMul active cycle 8799 Vector active cycle 0 
[2025-04-07 14:06:20.272] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.272] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.272] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20710000
[2025-04-07 14:06:20.284] [info] Core [0] : MatMul active cycle 8823 Vector active cycle 0 
[2025-04-07 14:06:20.285] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.285] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.285] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20720000
[2025-04-07 14:06:20.296] [info] DDR4-CH_0: BW utilization 11% (1080 reads, 73 writes)
[2025-04-07 14:06:20.305] [info] Core [0] : MatMul active cycle 9005 Vector active cycle 0 
[2025-04-07 14:06:20.305] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.305] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.305] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20730000
[2025-04-07 14:06:20.317] [info] Core [0] : MatMul active cycle 8719 Vector active cycle 0 
[2025-04-07 14:06:20.317] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.317] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.317] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20740000
[2025-04-07 14:06:20.331] [info] Core [0] : MatMul active cycle 9088 Vector active cycle 0 
[2025-04-07 14:06:20.331] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.331] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.331] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20750000
[2025-04-07 14:06:20.331] [info] DDR4-CH_0: BW utilization 9% (901 reads, 80 writes)
[2025-04-07 14:06:20.348] [info] Core [0] : MatMul active cycle 8799 Vector active cycle 0 
[2025-04-07 14:06:20.348] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.348] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.348] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20760000
[2025-04-07 14:06:20.360] [info] Core [0] : MatMul active cycle 8740 Vector active cycle 0 
[2025-04-07 14:06:20.360] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.360] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.360] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20770000
[2025-04-07 14:06:20.367] [info] DDR4-CH_0: BW utilization 11% (1140 reads, 12 writes)
[2025-04-07 14:06:20.378] [info] Core [0] : MatMul active cycle 9088 Vector active cycle 0 
[2025-04-07 14:06:20.378] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.378] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.378] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20780000
[2025-04-07 14:06:20.397] [info] Core [0] : MatMul active cycle 8775 Vector active cycle 0 
[2025-04-07 14:06:20.397] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.397] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.397] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20790000
[2025-04-07 14:06:20.409] [info] Core [0] : MatMul active cycle 8783 Vector active cycle 0 
[2025-04-07 14:06:20.409] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.409] [info] Core [0] : Memory unit idle cycle 9685 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.409] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20800000
[2025-04-07 14:06:20.409] [info] DDR4-CH_0: BW utilization 11% (1032 reads, 80 writes)
[2025-04-07 14:06:20.428] [info] Core [0] : MatMul active cycle 9048 Vector active cycle 0 
[2025-04-07 14:06:20.428] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.428] [info] Core [0] : Memory unit idle cycle 9296 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.428] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20810000
[2025-04-07 14:06:20.441] [info] Core [0] : MatMul active cycle 8740 Vector active cycle 0 
[2025-04-07 14:06:20.441] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.441] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.441] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20820000
[2025-04-07 14:06:20.446] [info] DDR4-CH_0: BW utilization 11% (1047 reads, 85 writes)
[2025-04-07 14:06:20.459] [info] Core [0] : MatMul active cycle 8219 Vector active cycle 0 
[2025-04-07 14:06:20.459] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.459] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.459] [info] Core [0] : Systolic Array Utilization(%) 89.69 (82.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20830000
[2025-04-07 14:06:20.479] [info] Core [0] : MatMul active cycle 8764 Vector active cycle 0 
[2025-04-07 14:06:20.479] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.479] [info] Core [0] : Memory unit idle cycle 9694 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.479] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20840000
[2025-04-07 14:06:20.496] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:20.496] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.496] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.496] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20850000
[2025-04-07 14:06:20.496] [info] DDR4-CH_0: BW utilization 12% (1145 reads, 85 writes)
[2025-04-07 14:06:20.516] [info] Core [0] : MatMul active cycle 9051 Vector active cycle 0 
[2025-04-07 14:06:20.516] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.516] [info] Core [0] : Memory unit idle cycle 9392 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.516] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.51% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20860000
[2025-04-07 14:06:20.544] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:20.544] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.544] [info] Core [0] : Memory unit idle cycle 9479 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.544] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20870000
[2025-04-07 14:06:20.549] [info] DDR4-CH_0: BW utilization 11% (1110 reads, 80 writes)
[2025-04-07 14:06:20.553] [info] Core [0] : MatMul active cycle 8799 Vector active cycle 0 
[2025-04-07 14:06:20.553] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.553] [info] Core [0] : Memory unit idle cycle 9895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.553] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20880000
[2025-04-07 14:06:20.584] [info] Core [0] : MatMul active cycle 9072 Vector active cycle 0 
[2025-04-07 14:06:20.584] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.584] [info] Core [0] : Memory unit idle cycle 9086 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.584] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.72% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20890000
[2025-04-07 14:06:20.602] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:20.602] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.602] [info] Core [0] : Memory unit idle cycle 9785 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.602] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20900000
[2025-04-07 14:06:20.602] [info] DDR4-CH_0: BW utilization 11% (1075 reads, 80 writes)
[2025-04-07 14:06:20.614] [info] Core [0] : MatMul active cycle 9051 Vector active cycle 0 
[2025-04-07 14:06:20.615] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.615] [info] Core [0] : Memory unit idle cycle 9499 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.615] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.51% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20910000
[2025-04-07 14:06:20.634] [info] Core [0] : MatMul active cycle 8756 Vector active cycle 0 
[2025-04-07 14:06:20.634] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.634] [info] Core [0] : Memory unit idle cycle 9482 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.634] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20920000
[2025-04-07 14:06:20.642] [info] DDR4-CH_0: BW utilization 12% (1146 reads, 85 writes)
[2025-04-07 14:06:20.649] [info] Core [0] : MatMul active cycle 8799 Vector active cycle 0 
[2025-04-07 14:06:20.649] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.649] [info] Core [0] : Memory unit idle cycle 9680 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.649] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20930000
[2025-04-07 14:06:20.669] [info] Core [0] : MatMul active cycle 7611 Vector active cycle 0 
[2025-04-07 14:06:20.669] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.669] [info] Core [0] : Memory unit idle cycle 9242 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.669] [info] Core [0] : Systolic Array Utilization(%) 83.39 (76.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20940000
[2025-04-07 14:06:20.689] [info] Core [0] : MatMul active cycle 8561 Vector active cycle 0 
[2025-04-07 14:06:20.689] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.689] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.689] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20950000
[2025-04-07 14:06:20.689] [info] DDR4-CH_0: BW utilization 12% (1143 reads, 85 writes)
[2025-04-07 14:06:20.700] [info] Core [0] : MatMul active cycle 8671 Vector active cycle 0 
[2025-04-07 14:06:20.700] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.700] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.700] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20960000
[2025-04-07 14:06:20.709] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:20.709] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.709] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.709] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20970000
[2025-04-07 14:06:20.720] [info] DDR4-CH_0: BW utilization 7% (727 reads, 56 writes)
[2025-04-07 14:06:20.732] [info] Core [0] : MatMul active cycle 9064 Vector active cycle 0 
[2025-04-07 14:06:20.732] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.732] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.732] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20980000
[2025-04-07 14:06:20.747] [info] Core [0] : MatMul active cycle 8671 Vector active cycle 0 
[2025-04-07 14:06:20.747] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.747] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.747] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 20990000
[2025-04-07 14:06:20.761] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:20.761] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.761] [info] Core [0] : Memory unit idle cycle 9590 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.761] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21000000
[2025-04-07 14:06:20.761] [info] DDR4-CH_0: BW utilization 12% (1204 reads, 50 writes)
[2025-04-07 14:06:20.772] [info] Core [0] : MatMul active cycle 8953 Vector active cycle 0 
[2025-04-07 14:06:20.772] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.772] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.772] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.53% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21010000
[2025-04-07 14:06:20.796] [info] Core [0] : MatMul active cycle 8782 Vector active cycle 0 
[2025-04-07 14:06:20.796] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.796] [info] Core [0] : Memory unit idle cycle 9088 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.796] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21020000
[2025-04-07 14:06:20.804] [info] DDR4-CH_0: BW utilization 12% (1108 reads, 106 writes)
[2025-04-07 14:06:20.813] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:20.813] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.813] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.813] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21030000
[2025-04-07 14:06:20.823] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:20.823] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.823] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.823] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21040000
[2025-04-07 14:06:20.842] [info] Core [0] : MatMul active cycle 9051 Vector active cycle 0 
[2025-04-07 14:06:20.842] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.842] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.842] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.51% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21050000
[2025-04-07 14:06:20.842] [info] DDR4-CH_0: BW utilization 9% (859 reads, 103 writes)
[2025-04-07 14:06:20.861] [info] Core [0] : MatMul active cycle 8684 Vector active cycle 0 
[2025-04-07 14:06:20.861] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.861] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.861] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21060000
[2025-04-07 14:06:20.872] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:20.872] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.872] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.872] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21070000
[2025-04-07 14:06:20.877] [info] DDR4-CH_0: BW utilization 10% (1055 reads, 12 writes)
[2025-04-07 14:06:20.882] [info] Core [0] : MatMul active cycle 8607 Vector active cycle 0 
[2025-04-07 14:06:20.882] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.882] [info] Core [0] : Memory unit idle cycle 9595 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.882] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21080000
[2025-04-07 14:06:20.904] [info] Core [0] : MatMul active cycle 9064 Vector active cycle 0 
[2025-04-07 14:06:20.904] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.904] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.904] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21090000
[2025-04-07 14:06:20.922] [info] Core [0] : MatMul active cycle 8671 Vector active cycle 0 
[2025-04-07 14:06:20.922] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.922] [info] Core [0] : Memory unit idle cycle 9329 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.922] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21100000
[2025-04-07 14:06:20.922] [info] DDR4-CH_0: BW utilization 12% (1122 reads, 115 writes)
[2025-04-07 14:06:20.936] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:20.936] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.936] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.936] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21110000
[2025-04-07 14:06:20.949] [info] Core [0] : MatMul active cycle 9064 Vector active cycle 0 
[2025-04-07 14:06:20.949] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.949] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.949] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21120000
[2025-04-07 14:06:20.961] [info] DDR4-CH_0: BW utilization 10% (967 reads, 94 writes)
[2025-04-07 14:06:20.972] [info] Core [0] : MatMul active cycle 8671 Vector active cycle 0 
[2025-04-07 14:06:20.972] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.972] [info] Core [0] : Memory unit idle cycle 9457 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.972] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21130000
[2025-04-07 14:06:20.990] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:20.991] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.991] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:20.991] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21140000
[2025-04-07 14:06:20.999] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:20.999] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:20.999] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.000] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21150000
[2025-04-07 14:06:21.000] [info] DDR4-CH_0: BW utilization 9% (908 reads, 12 writes)
[2025-04-07 14:06:21.022] [info] Core [0] : MatMul active cycle 9115 Vector active cycle 0 
[2025-04-07 14:06:21.022] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.022] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.022] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21160000
[2025-04-07 14:06:21.038] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:21.038] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.038] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.038] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21170000
[2025-04-07 14:06:21.048] [info] DDR4-CH_0: BW utilization 14% (1345 reads, 106 writes)
[2025-04-07 14:06:21.052] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:21.052] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.052] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.052] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21180000
[2025-04-07 14:06:21.064] [info] Core [0] : MatMul active cycle 8718 Vector active cycle 0 
[2025-04-07 14:06:21.064] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.064] [info] Core [0] : Memory unit idle cycle 9595 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.064] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21190000
[2025-04-07 14:06:21.083] [info] Core [0] : MatMul active cycle 9017 Vector active cycle 0 
[2025-04-07 14:06:21.083] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.083] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.083] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21200000
[2025-04-07 14:06:21.083] [info] DDR4-CH_0: BW utilization 9% (834 reads, 115 writes)
[2025-04-07 14:06:21.103] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:21.103] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.103] [info] Core [0] : Memory unit idle cycle 9329 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.103] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21210000
[2025-04-07 14:06:21.113] [info] Core [0] : MatMul active cycle 8555 Vector active cycle 0 
[2025-04-07 14:06:21.113] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.113] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.113] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.55% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21220000
[2025-04-07 14:06:21.118] [info] DDR4-CH_0: BW utilization 8% (858 reads, 0 writes)
[2025-04-07 14:06:21.130] [info] Core [0] : MatMul active cycle 9116 Vector active cycle 0 
[2025-04-07 14:06:21.130] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.130] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.130] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21230000
[2025-04-07 14:06:21.154] [info] Core [0] : MatMul active cycle 8671 Vector active cycle 0 
[2025-04-07 14:06:21.155] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.155] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.155] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21240000
[2025-04-07 14:06:21.167] [info] Core [0] : MatMul active cycle 8608 Vector active cycle 0 
[2025-04-07 14:06:21.168] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.168] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.168] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21250000
[2025-04-07 14:06:21.168] [info] DDR4-CH_0: BW utilization 14% (1318 reads, 115 writes)
[2025-04-07 14:06:21.177] [info] Core [0] : MatMul active cycle 8561 Vector active cycle 0 
[2025-04-07 14:06:21.177] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.177] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.177] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21260000
[2025-04-07 14:06:21.203] [info] Core [0] : MatMul active cycle 9226 Vector active cycle 0 
[2025-04-07 14:06:21.204] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.204] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.204] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21270000
[2025-04-07 14:06:21.212] [info] DDR4-CH_0: BW utilization 11% (1022 reads, 106 writes)
[2025-04-07 14:06:21.218] [info] Core [0] : MatMul active cycle 8608 Vector active cycle 0 
[2025-04-07 14:06:21.218] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.218] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.218] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.08% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21280000
[2025-04-07 14:06:21.232] [info] Core [0] : MatMul active cycle 8561 Vector active cycle 0 
[2025-04-07 14:06:21.232] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.232] [info] Core [0] : Memory unit idle cycle 9590 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.232] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.61% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21290000
[2025-04-07 14:06:21.244] [info] Core [0] : MatMul active cycle 9004 Vector active cycle 0 
[2025-04-07 14:06:21.244] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.244] [info] Core [0] : Memory unit idle cycle 9730 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.244] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21300000
[2025-04-07 14:06:21.244] [info] DDR4-CH_0: BW utilization 8% (883 reads, 0 writes)
[2025-04-07 14:06:21.264] [info] Core [0] : MatMul active cycle 8810 Vector active cycle 0 
[2025-04-07 14:06:21.265] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.265] [info] Core [0] : Memory unit idle cycle 9088 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.265] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21310000
[2025-04-07 14:06:21.284] [info] Core [0] : MatMul active cycle 8581 Vector active cycle 0 
[2025-04-07 14:06:21.284] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.284] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.284] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21320000
[2025-04-07 14:06:21.286] [info] DDR4-CH_0: BW utilization 11% (1092 reads, 106 writes)
[2025-04-07 14:06:21.293] [info] Core [0] : MatMul active cycle 8607 Vector active cycle 0 
[2025-04-07 14:06:21.293] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.293] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.293] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21330000
[2025-04-07 14:06:21.312] [info] Core [0] : MatMul active cycle 9207 Vector active cycle 0 
[2025-04-07 14:06:21.312] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.312] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.312] [info] Core [0] : Systolic Array Utilization(%) 100.00 (92.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21340000
[2025-04-07 14:06:21.332] [info] Core [0] : MatMul active cycle 8581 Vector active cycle 0 
[2025-04-07 14:06:21.332] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.332] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.332] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.81% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21350000
[2025-04-07 14:06:21.332] [info] DDR4-CH_0: BW utilization 13% (1223 reads, 115 writes)
[2025-04-07 14:06:21.343] [info] Core [0] : MatMul active cycle 8607 Vector active cycle 0 
[2025-04-07 14:06:21.343] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.343] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.343] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21360000
[2025-04-07 14:06:21.353] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:21.353] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.353] [info] Core [0] : Memory unit idle cycle 9595 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.353] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21370000
[2025-04-07 14:06:21.366] [info] DDR4-CH_0: BW utilization 8% (700 reads, 103 writes)
[2025-04-07 14:06:21.376] [info] Core [0] : MatMul active cycle 9142 Vector active cycle 0 
[2025-04-07 14:06:21.376] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.376] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.376] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21380000
[2025-04-07 14:06:21.391] [info] Core [0] : MatMul active cycle 8633 Vector active cycle 0 
[2025-04-07 14:06:21.391] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.391] [info] Core [0] : Memory unit idle cycle 9477 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.391] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21390000
[2025-04-07 14:06:21.404] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:21.404] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.404] [info] Core [0] : Memory unit idle cycle 9717 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.404] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21400000
[2025-04-07 14:06:21.404] [info] DDR4-CH_0: BW utilization 12% (1215 reads, 12 writes)
[2025-04-07 14:06:21.416] [info] Core [0] : MatMul active cycle 9115 Vector active cycle 0 
[2025-04-07 14:06:21.416] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.416] [info] Core [0] : Memory unit idle cycle 9658 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.416] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21410000
[2025-04-07 14:06:21.440] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:21.440] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.440] [info] Core [0] : Memory unit idle cycle 9160 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.440] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21420000
[2025-04-07 14:06:21.450] [info] DDR4-CH_0: BW utilization 11% (1083 reads, 106 writes)
[2025-04-07 14:06:21.458] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:21.458] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.458] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.458] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21430000
[2025-04-07 14:06:21.467] [info] Core [0] : MatMul active cycle 8671 Vector active cycle 0 
[2025-04-07 14:06:21.467] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.467] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.467] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.71% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21440000
[2025-04-07 14:06:21.487] [info] Core [0] : MatMul active cycle 9064 Vector active cycle 0 
[2025-04-07 14:06:21.487] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.487] [info] Core [0] : Memory unit idle cycle 9214 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.487] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21450000
[2025-04-07 14:06:21.487] [info] DDR4-CH_0: BW utilization 10% (962 reads, 94 writes)
[2025-04-07 14:06:21.504] [info] Core [0] : MatMul active cycle 8660 Vector active cycle 0 
[2025-04-07 14:06:21.504] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.504] [info] Core [0] : Memory unit idle cycle 9604 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.504] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21460000
[2025-04-07 14:06:21.515] [info] Core [0] : MatMul active cycle 8607 Vector active cycle 0 
[2025-04-07 14:06:21.515] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.515] [info] Core [0] : Memory unit idle cycle 9725 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.515] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21470000
[2025-04-07 14:06:21.520] [info] DDR4-CH_0: BW utilization 9% (952 reads, 12 writes)
[2025-04-07 14:06:21.526] [info] Core [0] : MatMul active cycle 8795 Vector active cycle 0 
[2025-04-07 14:06:21.527] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.527] [info] Core [0] : Memory unit idle cycle 9595 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.527] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21480000
[2025-04-07 14:06:21.545] [info] Core [0] : MatMul active cycle 8993 Vector active cycle 0 
[2025-04-07 14:06:21.545] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.545] [info] Core [0] : Memory unit idle cycle 9484 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.546] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.93% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21490000
[2025-04-07 14:06:21.568] [info] Core [0] : MatMul active cycle 8607 Vector active cycle 0 
[2025-04-07 14:06:21.568] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.568] [info] Core [0] : Memory unit idle cycle 9329 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.568] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21500000
[2025-04-07 14:06:21.568] [info] DDR4-CH_0: BW utilization 13% (1203 reads, 115 writes)
[2025-04-07 14:06:21.579] [info] Core [0] : MatMul active cycle 8620 Vector active cycle 0 
[2025-04-07 14:06:21.579] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.579] [info] Core [0] : Memory unit idle cycle 9865 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.579] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21510000
[2025-04-07 14:06:21.591] [info] Core [0] : MatMul active cycle 9135 Vector active cycle 0 
[2025-04-07 14:06:21.591] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.591] [info] Core [0] : Memory unit idle cycle 9424 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.591] [info] Core [0] : Systolic Array Utilization(%) 100.00 (91.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21520000
[2025-04-07 14:06:21.601] [info] DDR4-CH_0: BW utilization 9% (853 reads, 115 writes)
[2025-04-07 14:06:21.608] [info] Core [0] : MatMul active cycle 8746 Vector active cycle 0 
[2025-04-07 14:06:21.609] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.609] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.609] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.46% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21530000
[2025-04-07 14:06:21.618] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:21.618] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.618] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.618] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21540000
[2025-04-07 14:06:21.640] [info] Core [0] : MatMul active cycle 9042 Vector active cycle 0 
[2025-04-07 14:06:21.640] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.640] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.640] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21550000
[2025-04-07 14:06:21.640] [info] DDR4-CH_0: BW utilization 12% (1202 reads, 74 writes)
[2025-04-07 14:06:21.650] [info] Core [0] : MatMul active cycle 8682 Vector active cycle 0 
[2025-04-07 14:06:21.650] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.650] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.650] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21560000
[2025-04-07 14:06:21.666] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:21.666] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.666] [info] Core [0] : Memory unit idle cycle 9463 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.666] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21570000
[2025-04-07 14:06:21.674] [info] DDR4-CH_0: BW utilization 11% (1028 reads, 74 writes)
[2025-04-07 14:06:21.681] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:21.681] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.681] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.681] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21580000
[2025-04-07 14:06:21.698] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:21.698] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.698] [info] Core [0] : Memory unit idle cycle 9370 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.698] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21590000
[2025-04-07 14:06:21.718] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:21.718] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.718] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.718] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21600000
[2025-04-07 14:06:21.719] [info] DDR4-CH_0: BW utilization 12% (1151 reads, 69 writes)
[2025-04-07 14:06:21.728] [info] Core [0] : MatMul active cycle 8858 Vector active cycle 0 
[2025-04-07 14:06:21.728] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.728] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.728] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21610000
[2025-04-07 14:06:21.748] [info] Core [0] : MatMul active cycle 9002 Vector active cycle 0 
[2025-04-07 14:06:21.748] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.748] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.748] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21620000
[2025-04-07 14:06:21.755] [info] DDR4-CH_0: BW utilization 11% (1088 reads, 69 writes)
[2025-04-07 14:06:21.759] [info] Core [0] : MatMul active cycle 8699 Vector active cycle 0 
[2025-04-07 14:06:21.759] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.759] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.759] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21630000
[2025-04-07 14:06:21.777] [info] Core [0] : MatMul active cycle 9050 Vector active cycle 0 
[2025-04-07 14:06:21.777] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.777] [info] Core [0] : Memory unit idle cycle 9341 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.777] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21640000
[2025-04-07 14:06:21.791] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:21.791] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.791] [info] Core [0] : Memory unit idle cycle 9661 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.791] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21650000
[2025-04-07 14:06:21.791] [info] DDR4-CH_0: BW utilization 11% (1026 reads, 74 writes)
[2025-04-07 14:06:21.806] [info] Core [0] : MatMul active cycle 9034 Vector active cycle 0 
[2025-04-07 14:06:21.806] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.806] [info] Core [0] : Memory unit idle cycle 9370 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.806] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21660000
[2025-04-07 14:06:21.823] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:21.823] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.823] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.823] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21670000
[2025-04-07 14:06:21.830] [info] DDR4-CH_0: BW utilization 11% (1118 reads, 74 writes)
[2025-04-07 14:06:21.835] [info] Core [0] : MatMul active cycle 8930 Vector active cycle 0 
[2025-04-07 14:06:21.835] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.835] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.835] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21680000
[2025-04-07 14:06:21.857] [info] Core [0] : MatMul active cycle 8930 Vector active cycle 0 
[2025-04-07 14:06:21.857] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.857] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.857] [info] Core [0] : Systolic Array Utilization(%) 100.00 (89.30% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21690000
[2025-04-07 14:06:21.868] [info] Core [0] : MatMul active cycle 8650 Vector active cycle 0 
[2025-04-07 14:06:21.868] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.868] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.868] [info] Core [0] : Systolic Array Utilization(%) 100.00 (86.50% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21700000
[2025-04-07 14:06:21.868] [info] DDR4-CH_0: BW utilization 10% (1025 reads, 69 writes)
[2025-04-07 14:06:21.886] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:21.886] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.886] [info] Core [0] : Memory unit idle cycle 9193 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.886] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21710000
[2025-04-07 14:06:21.901] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:21.901] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.901] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.901] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21720000
[2025-04-07 14:06:21.905] [info] DDR4-CH_0: BW utilization 11% (1035 reads, 69 writes)
[2025-04-07 14:06:21.917] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:21.917] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.917] [info] Core [0] : Memory unit idle cycle 9463 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.917] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21730000
[2025-04-07 14:06:21.935] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:21.935] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.935] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.935] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21740000
[2025-04-07 14:06:21.945] [info] Core [0] : MatMul active cycle 9002 Vector active cycle 0 
[2025-04-07 14:06:21.945] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.945] [info] Core [0] : Memory unit idle cycle 9721 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.945] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.02% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21750000
[2025-04-07 14:06:21.945] [info] DDR4-CH_0: BW utilization 12% (1200 reads, 74 writes)
[2025-04-07 14:06:21.965] [info] Core [0] : MatMul active cycle 8858 Vector active cycle 0 
[2025-04-07 14:06:21.966] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.966] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.966] [info] Core [0] : Systolic Array Utilization(%) 100.00 (88.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21760000
[2025-04-07 14:06:21.978] [info] Core [0] : MatMul active cycle 8707 Vector active cycle 0 
[2025-04-07 14:06:21.978] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.978] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.978] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.07% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21770000
[2025-04-07 14:06:21.987] [info] DDR4-CH_0: BW utilization 12% (1087 reads, 131 writes)
[2025-04-07 14:06:21.996] [info] Core [0] : MatMul active cycle 9062 Vector active cycle 0 
[2025-04-07 14:06:21.997] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:21.997] [info] Core [0] : Memory unit idle cycle 9193 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:21.997] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21780000
[2025-04-07 14:06:22.009] [info] Core [0] : MatMul active cycle 8766 Vector active cycle 0 
[2025-04-07 14:06:22.009] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.009] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.009] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.66% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21790000
[2025-04-07 14:06:22.025] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:22.026] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.026] [info] Core [0] : Memory unit idle cycle 9463 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.026] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21800000
[2025-04-07 14:06:22.026] [info] DDR4-CH_0: BW utilization 12% (1208 reads, 69 writes)
[2025-04-07 14:06:22.041] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:22.041] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.041] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.041] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21810000
[2025-04-07 14:06:22.052] [info] Core [0] : MatMul active cycle 9034 Vector active cycle 0 
[2025-04-07 14:06:22.052] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.052] [info] Core [0] : Memory unit idle cycle 9700 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.052] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.34% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21820000
[2025-04-07 14:06:22.062] [info] DDR4-CH_0: BW utilization 11% (1060 reads, 86 writes)
[2025-04-07 14:06:22.070] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:22.070] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.070] [info] Core [0] : Memory unit idle cycle 9400 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.070] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21830000
[2025-04-07 14:06:22.082] [info] Core [0] : MatMul active cycle 8754 Vector active cycle 0 
[2025-04-07 14:06:22.083] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.083] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.083] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.54% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21840000
[2025-04-07 14:06:22.105] [info] Core [0] : MatMul active cycle 9042 Vector active cycle 0 
[2025-04-07 14:06:22.105] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.105] [info] Core [0] : Memory unit idle cycle 9193 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.105] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21850000
[2025-04-07 14:06:22.105] [info] DDR4-CH_0: BW utilization 12% (1177 reads, 74 writes)
[2025-04-07 14:06:22.117] [info] Core [0] : MatMul active cycle 8714 Vector active cycle 0 
[2025-04-07 14:06:22.117] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.117] [info] Core [0] : Memory unit idle cycle 9716 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.117] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.14% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21860000
[2025-04-07 14:06:22.134] [info] Core [0] : MatMul active cycle 9074 Vector active cycle 0 
[2025-04-07 14:06:22.134] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.134] [info] Core [0] : Memory unit idle cycle 9463 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.134] [info] Core [0] : Systolic Array Utilization(%) 100.00 (90.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21870000
[2025-04-07 14:06:22.143] [info] DDR4-CH_0: BW utilization 12% (1131 reads, 69 writes)
[2025-04-07 14:06:22.152] [info] Core [0] : MatMul active cycle 8786 Vector active cycle 0 
[2025-04-07 14:06:22.152] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.152] [info] Core [0] : Memory unit idle cycle 9539 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.152] [info] Core [0] : Systolic Array Utilization(%) 100.00 (87.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21880000
[2025-04-07 14:06:22.159] [info] Layer Conv_21 finish at 21889556
[2025-04-07 14:06:22.159] [info] Total compute time 2051196
[2025-04-07 14:06:22.159] [info] executable layer count 2
[2025-04-07 14:06:22.159] [info] Start layer Conv_24
[2025-04-07 14:06:22.161] [info] Core [0] : MatMul active cycle 8645 Vector active cycle 0 
[2025-04-07 14:06:22.161] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.161] [info] Core [0] : Memory unit idle cycle 9621 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.161] [info] Core [0] : Systolic Array Utilization(%) 95.54 (86.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21890000
[2025-04-07 14:06:22.174] [info] Core [0] : MatMul active cycle 8736 Vector active cycle 0 
[2025-04-07 14:06:22.174] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.174] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.174] [info] Core [0] : Systolic Array Utilization(%) 87.87 (87.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21900000
[2025-04-07 14:06:22.174] [info] DDR4-CH_0: BW utilization 7% (726 reads, 69 writes)
[2025-04-07 14:06:22.186] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.186] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.186] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.186] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21910000
[2025-04-07 14:06:22.197] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.197] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.197] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.197] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21920000
[2025-04-07 14:06:22.204] [info] DDR4-CH_0: BW utilization 8% (750 reads, 98 writes)
[2025-04-07 14:06:22.209] [info] Core [0] : MatMul active cycle 10044 Vector active cycle 0 
[2025-04-07 14:06:22.209] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.209] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.209] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21930000
[2025-04-07 14:06:22.222] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.222] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.222] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.222] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21940000
[2025-04-07 14:06:22.236] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.236] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.236] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.236] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21950000
[2025-04-07 14:06:22.236] [info] DDR4-CH_0: BW utilization 7% (713 reads, 86 writes)
[2025-04-07 14:06:22.247] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.247] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.247] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.247] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21960000
[2025-04-07 14:06:22.259] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.259] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.259] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.259] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21970000
[2025-04-07 14:06:22.264] [info] DDR4-CH_0: BW utilization 7% (785 reads, 12 writes)
[2025-04-07 14:06:22.272] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.272] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.272] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.272] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21980000
[2025-04-07 14:06:22.282] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.282] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.282] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.282] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 21990000
[2025-04-07 14:06:22.293] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.293] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.293] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.293] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22000000
[2025-04-07 14:06:22.293] [info] DDR4-CH_0: BW utilization 8% (748 reads, 98 writes)
[2025-04-07 14:06:22.306] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.306] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.306] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.306] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22010000
[2025-04-07 14:06:22.319] [info] Core [0] : MatMul active cycle 10032 Vector active cycle 0 
[2025-04-07 14:06:22.319] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.319] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.319] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22020000
[2025-04-07 14:06:22.324] [info] DDR4-CH_0: BW utilization 8% (748 reads, 98 writes)
[2025-04-07 14:06:22.330] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.330] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.330] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.330] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22030000
[2025-04-07 14:06:22.345] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.345] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.345] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.345] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22040000
[2025-04-07 14:06:22.358] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.358] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.358] [info] Core [0] : Memory unit idle cycle 9775 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.358] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22050000
[2025-04-07 14:06:22.358] [info] DDR4-CH_0: BW utilization 8% (750 reads, 98 writes)
[2025-04-07 14:06:22.368] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.368] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.368] [info] Core [0] : Memory unit idle cycle 9690 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.368] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22060000
[2025-04-07 14:06:22.382] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.382] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.382] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.382] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22070000
[2025-04-07 14:06:22.388] [info] DDR4-CH_0: BW utilization 8% (748 reads, 98 writes)
[2025-04-07 14:06:22.394] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.394] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.394] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.394] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22080000
[2025-04-07 14:06:22.406] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.406] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.406] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.406] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22090000
[2025-04-07 14:06:22.419] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.419] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.419] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.419] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22100000
[2025-04-07 14:06:22.419] [info] DDR4-CH_0: BW utilization 9% (808 reads, 98 writes)
[2025-04-07 14:06:22.429] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.429] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.429] [info] Core [0] : Memory unit idle cycle 9751 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.429] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22110000
[2025-04-07 14:06:22.442] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.442] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.442] [info] Core [0] : Memory unit idle cycle 9616 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.442] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22120000
[2025-04-07 14:06:22.450] [info] DDR4-CH_0: BW utilization 8% (778 reads, 98 writes)
[2025-04-07 14:06:22.454] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.454] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.454] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.454] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22130000
[2025-04-07 14:06:22.465] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.465] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.465] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.465] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22140000
[2025-04-07 14:06:22.479] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.479] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.479] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.479] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22150000
[2025-04-07 14:06:22.479] [info] DDR4-CH_0: BW utilization 8% (768 reads, 98 writes)
[2025-04-07 14:06:22.492] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.492] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.492] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.492] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22160000
[2025-04-07 14:06:22.501] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.501] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.501] [info] Core [0] : Memory unit idle cycle 9727 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.501] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22170000
[2025-04-07 14:06:22.509] [info] DDR4-CH_0: BW utilization 8% (714 reads, 86 writes)
[2025-04-07 14:06:22.514] [info] Core [0] : MatMul active cycle 10060 Vector active cycle 0 
[2025-04-07 14:06:22.514] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.514] [info] Core [0] : Memory unit idle cycle 9640 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.514] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22180000
[2025-04-07 14:06:22.525] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.526] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.526] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.526] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22190000
[2025-04-07 14:06:22.536] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.536] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.537] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.537] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22200000
[2025-04-07 14:06:22.537] [info] DDR4-CH_0: BW utilization 7% (742 reads, 12 writes)
[2025-04-07 14:06:22.550] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.550] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.550] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.550] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22210000
[2025-04-07 14:06:22.561] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.561] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.561] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.561] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22220000
[2025-04-07 14:06:22.565] [info] DDR4-CH_0: BW utilization 8% (792 reads, 98 writes)
[2025-04-07 14:06:22.571] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.571] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.571] [info] Core [0] : Memory unit idle cycle 9622 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.571] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22230000
[2025-04-07 14:06:22.584] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.584] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.584] [info] Core [0] : Memory unit idle cycle 9745 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.584] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22240000
[2025-04-07 14:06:22.594] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.594] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.594] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.594] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22250000
[2025-04-07 14:06:22.594] [info] DDR4-CH_0: BW utilization 8% (748 reads, 98 writes)
[2025-04-07 14:06:22.612] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.612] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.612] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.612] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22260000
[2025-04-07 14:06:22.624] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.624] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.624] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.624] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22270000
[2025-04-07 14:06:22.629] [info] DDR4-CH_0: BW utilization 8% (750 reads, 98 writes)
[2025-04-07 14:06:22.635] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.635] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.635] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.635] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22280000
[2025-04-07 14:06:22.647] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.647] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.647] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.647] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22290000
[2025-04-07 14:06:22.657] [info] Core [0] : MatMul active cycle 10044 Vector active cycle 0 
[2025-04-07 14:06:22.657] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.657] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.657] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22300000
[2025-04-07 14:06:22.657] [info] DDR4-CH_0: BW utilization 8% (748 reads, 98 writes)
[2025-04-07 14:06:22.669] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.669] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.669] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.669] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22310000
[2025-04-07 14:06:22.682] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.682] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.682] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.682] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22320000
[2025-04-07 14:06:22.686] [info] DDR4-CH_0: BW utilization 8% (750 reads, 98 writes)
[2025-04-07 14:06:22.692] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.692] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.692] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.692] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22330000
[2025-04-07 14:06:22.702] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.702] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.702] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.702] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22340000
[2025-04-07 14:06:22.715] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.715] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.715] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.715] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22350000
[2025-04-07 14:06:22.715] [info] DDR4-CH_0: BW utilization 8% (759 reads, 98 writes)
[2025-04-07 14:06:22.724] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.724] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.724] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.724] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22360000
[2025-04-07 14:06:22.736] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.736] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.736] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.736] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22370000
[2025-04-07 14:06:22.745] [info] DDR4-CH_0: BW utilization 8% (775 reads, 98 writes)
[2025-04-07 14:06:22.750] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.750] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.750] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.750] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22380000
[2025-04-07 14:06:22.761] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.761] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.761] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.761] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22390000
[2025-04-07 14:06:22.771] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.771] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.771] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.771] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22400000
[2025-04-07 14:06:22.771] [info] DDR4-CH_0: BW utilization 7% (714 reads, 85 writes)
[2025-04-07 14:06:22.782] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.782] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.782] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.782] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22410000
[2025-04-07 14:06:22.793] [info] Core [0] : MatMul active cycle 10044 Vector active cycle 0 
[2025-04-07 14:06:22.793] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.793] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.793] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22420000
[2025-04-07 14:06:22.799] [info] DDR4-CH_0: BW utilization 8% (848 reads, 13 writes)
[2025-04-07 14:06:22.805] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.805] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.805] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.805] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22430000
[2025-04-07 14:06:22.815] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.815] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.815] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.815] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22440000
[2025-04-07 14:06:22.826] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.826] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.826] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.826] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22450000
[2025-04-07 14:06:22.826] [info] DDR4-CH_0: BW utilization 7% (692 reads, 98 writes)
[2025-04-07 14:06:22.839] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.839] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.839] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.839] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22460000
[2025-04-07 14:06:22.849] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.849] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.849] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.849] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22470000
[2025-04-07 14:06:22.855] [info] DDR4-CH_0: BW utilization 9% (812 reads, 98 writes)
[2025-04-07 14:06:22.859] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.859] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.859] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.859] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22480000
[2025-04-07 14:06:22.872] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.872] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.872] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.872] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22490000
[2025-04-07 14:06:22.883] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.883] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.883] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.883] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22500000
[2025-04-07 14:06:22.883] [info] DDR4-CH_0: BW utilization 8% (750 reads, 98 writes)
[2025-04-07 14:06:22.896] [info] Core [0] : MatMul active cycle 10032 Vector active cycle 0 
[2025-04-07 14:06:22.896] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.896] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.896] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22510000
[2025-04-07 14:06:22.908] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.908] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.908] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.908] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22520000
[2025-04-07 14:06:22.913] [info] DDR4-CH_0: BW utilization 8% (748 reads, 98 writes)
[2025-04-07 14:06:22.922] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.922] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.922] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.922] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22530000
[2025-04-07 14:06:22.934] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.935] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.935] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.935] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22540000
[2025-04-07 14:06:22.948] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.948] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.948] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.948] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22550000
[2025-04-07 14:06:22.948] [info] DDR4-CH_0: BW utilization 8% (750 reads, 98 writes)
[2025-04-07 14:06:22.959] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.959] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.959] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.959] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22560000
[2025-04-07 14:06:22.971] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.971] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.971] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.971] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22570000
[2025-04-07 14:06:22.976] [info] DDR4-CH_0: BW utilization 8% (748 reads, 98 writes)
[2025-04-07 14:06:22.982] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.982] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.982] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.982] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22580000
[2025-04-07 14:06:22.992] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:22.992] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:22.992] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:22.992] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22590000
[2025-04-07 14:06:23.004] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.005] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.005] [info] Core [0] : Memory unit idle cycle 9688 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.005] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22600000
[2025-04-07 14:06:23.005] [info] DDR4-CH_0: BW utilization 8% (750 reads, 98 writes)
[2025-04-07 14:06:23.016] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.016] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.016] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.016] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22610000
[2025-04-07 14:06:23.028] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.028] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.028] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.028] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22620000
[2025-04-07 14:06:23.032] [info] DDR4-CH_0: BW utilization 7% (750 reads, 7 writes)
[2025-04-07 14:06:23.040] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.040] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.040] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.040] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22630000
[2025-04-07 14:06:23.051] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.051] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.051] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.051] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22640000
[2025-04-07 14:06:23.061] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.061] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.061] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.061] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22650000
[2025-04-07 14:06:23.061] [info] DDR4-CH_0: BW utilization 8% (769 reads, 91 writes)
[2025-04-07 14:06:23.072] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.072] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.072] [info] Core [0] : Memory unit idle cycle 9688 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.072] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22660000
[2025-04-07 14:06:23.083] [info] Core [0] : MatMul active cycle 10060 Vector active cycle 0 
[2025-04-07 14:06:23.083] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.083] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.083] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22670000
[2025-04-07 14:06:23.089] [info] DDR4-CH_0: BW utilization 8% (779 reads, 98 writes)
[2025-04-07 14:06:23.093] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.093] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.093] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.093] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22680000
[2025-04-07 14:06:23.107] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.107] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.107] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.107] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22690000
[2025-04-07 14:06:23.117] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.117] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.117] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.117] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22700000
[2025-04-07 14:06:23.117] [info] DDR4-CH_0: BW utilization 8% (778 reads, 98 writes)
[2025-04-07 14:06:23.128] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.128] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.128] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.128] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22710000
[2025-04-07 14:06:23.140] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.140] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.140] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.141] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22720000
[2025-04-07 14:06:23.146] [info] DDR4-CH_0: BW utilization 8% (776 reads, 98 writes)
[2025-04-07 14:06:23.151] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.151] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.151] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.151] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22730000
[2025-04-07 14:06:23.162] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.162] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.162] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.162] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22740000
[2025-04-07 14:06:23.174] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.174] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.174] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.174] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22750000
[2025-04-07 14:06:23.174] [info] DDR4-CH_0: BW utilization 8% (750 reads, 98 writes)
[2025-04-07 14:06:23.184] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.184] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.184] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.184] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22760000
[2025-04-07 14:06:23.194] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.194] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.194] [info] Core [0] : Memory unit idle cycle 9581 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.194] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22770000
[2025-04-07 14:06:23.200] [info] DDR4-CH_0: BW utilization 8% (748 reads, 98 writes)
[2025-04-07 14:06:23.204] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:23.204] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.204] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.204] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22780000
[2025-04-07 14:06:23.214] [info] Core [0] : MatMul active cycle 10044 Vector active cycle 0 
[2025-04-07 14:06:23.214] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.214] [info] Core [0] : Memory unit idle cycle 9679 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.214] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22790000
[2025-04-07 14:06:23.217] [info] Layer Conv_24 finish at 22794397
[2025-04-07 14:06:23.217] [info] Total compute time 904841
[2025-04-07 14:06:23.217] [info] executable layer count 1
[2025-04-07 14:06:23.217] [info] Start layer Conv_27
[2025-04-07 14:06:23.233] [info] Core [0] : MatMul active cycle 4396 Vector active cycle 0 
[2025-04-07 14:06:23.233] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.233] [info] Core [0] : Memory unit idle cycle 9109 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.233] [info] Core [0] : Systolic Array Utilization(%) 43.95 (43.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22800000
[2025-04-07 14:06:23.233] [info] DDR4-CH_0: BW utilization 9% (904 reads, 86 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:23.261] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.262] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.262] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.262] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22810000
[2025-04-07 14:06:23.286] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.286] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.286] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.286] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22820000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:23.298] [info] DDR4-CH_0: BW utilization 21% (2000 reads, 111 writes)
[2025-04-07 14:06:23.309] [info] Core [0] : MatMul active cycle 1435 Vector active cycle 0 
[2025-04-07 14:06:23.310] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.310] [info] Core [0] : Memory unit idle cycle 9871 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.310] [info] Core [0] : Systolic Array Utilization(%) 15.17 (14.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22830000
[2025-04-07 14:06:23.336] [info] Core [0] : MatMul active cycle 1701 Vector active cycle 0 
[2025-04-07 14:06:23.336] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.336] [info] Core [0] : Memory unit idle cycle 9040 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.336] [info] Core [0] : Systolic Array Utilization(%) 18.43 (17.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22840000
[2025-04-07 14:06:23.363] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.363] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.363] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.363] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22850000
[2025-04-07 14:06:23.363] [info] DDR4-CH_0: BW utilization 21% (1990 reads, 196 writes)
[2025-04-07 14:06:23.391] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.391] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.391] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.391] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22860000
[2025-04-07 14:06:23.416] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.416] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.416] [info] Core [0] : Memory unit idle cycle 9060 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.416] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22870000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:23.431] [info] DDR4-CH_0: BW utilization 21% (1955 reads, 196 writes)
[2025-04-07 14:06:23.440] [info] Core [0] : MatMul active cycle 1176 Vector active cycle 0 
[2025-04-07 14:06:23.441] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.441] [info] Core [0] : Memory unit idle cycle 9851 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.441] [info] Core [0] : Systolic Array Utilization(%) 12.42 (11.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22880000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:23.468] [info] Core [0] : MatMul active cycle 1960 Vector active cycle 0 
[2025-04-07 14:06:23.468] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.468] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.469] [info] Core [0] : Systolic Array Utilization(%) 21.18 (19.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22890000
[2025-04-07 14:06:23.494] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.495] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.495] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.495] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22900000
[2025-04-07 14:06:23.495] [info] DDR4-CH_0: BW utilization 21% (1987 reads, 196 writes)
[2025-04-07 14:06:23.521] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.521] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.521] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.521] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22910000
[2025-04-07 14:06:23.542] [info] Core [0] : MatMul active cycle 2023 Vector active cycle 0 
[2025-04-07 14:06:23.542] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.542] [info] Core [0] : Memory unit idle cycle 9802 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.542] [info] Core [0] : Systolic Array Utilization(%) 21.19 (20.23% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22920000
[2025-04-07 14:06:23.556] [info] DDR4-CH_0: BW utilization 20% (1866 reads, 196 writes)
[2025-04-07 14:06:23.567] [info] Core [0] : MatMul active cycle 1309 Vector active cycle 0 
[2025-04-07 14:06:23.567] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.567] [info] Core [0] : Memory unit idle cycle 9109 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.567] [info] Core [0] : Systolic Array Utilization(%) 14.75 (13.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22930000
WARNING: Possible network deadlock.
[2025-04-07 14:06:23.592] [info] Core [0] : MatMul active cycle 2940 Vector active cycle 0 
[2025-04-07 14:06:23.592] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.592] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.592] [info] Core [0] : Systolic Array Utilization(%) 31.26 (29.40% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22940000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:23.615] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.615] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.615] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.615] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22950000
[2025-04-07 14:06:23.615] [info] DDR4-CH_0: BW utilization 20% (1872 reads, 196 writes)
[2025-04-07 14:06:23.639] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.639] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.639] [info] Core [0] : Memory unit idle cycle 9228 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.639] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22960000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:23.662] [info] Core [0] : MatMul active cycle 1176 Vector active cycle 0 
[2025-04-07 14:06:23.662] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.662] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.662] [info] Core [0] : Systolic Array Utilization(%) 11.97 (11.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22970000
[2025-04-07 14:06:23.677] [info] DDR4-CH_0: BW utilization 21% (1998 reads, 196 writes)
[2025-04-07 14:06:23.688] [info] Core [0] : MatMul active cycle 1960 Vector active cycle 0 
[2025-04-07 14:06:23.688] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.688] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.688] [info] Core [0] : Systolic Array Utilization(%) 21.63 (19.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22980000
[2025-04-07 14:06:23.713] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.713] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.713] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.713] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 22990000
[2025-04-07 14:06:23.737] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.737] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.737] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.737] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23000000
[2025-04-07 14:06:23.737] [info] DDR4-CH_0: BW utilization 21% (1948 reads, 196 writes)
[2025-04-07 14:06:23.760] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.760] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.760] [info] Core [0] : Memory unit idle cycle 9315 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.760] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23010000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:23.784] [info] Core [0] : MatMul active cycle 980 Vector active cycle 0 
[2025-04-07 14:06:23.784] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.784] [info] Core [0] : Memory unit idle cycle 9596 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.784] [info] Core [0] : Systolic Array Utilization(%) 10.34 (9.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23020000
[2025-04-07 14:06:23.798] [info] DDR4-CH_0: BW utilization 21% (1998 reads, 194 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:23.809] [info] Core [0] : MatMul active cycle 2156 Vector active cycle 0 
[2025-04-07 14:06:23.809] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.809] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.809] [info] Core [0] : Systolic Array Utilization(%) 23.26 (21.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23030000
[2025-04-07 14:06:23.834] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.834] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.834] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.834] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23040000
[2025-04-07 14:06:23.857] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.858] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.858] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.858] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23050000
[2025-04-07 14:06:23.858] [info] DDR4-CH_0: BW utilization 20% (1882 reads, 196 writes)
[2025-04-07 14:06:23.878] [info] Core [0] : MatMul active cycle 1911 Vector active cycle 0 
[2025-04-07 14:06:23.878] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.878] [info] Core [0] : Memory unit idle cycle 9802 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.878] [info] Core [0] : Systolic Array Utilization(%) 19.87 (19.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23060000
[2025-04-07 14:06:23.906] [info] Core [0] : MatMul active cycle 1385 Vector active cycle 0 
[2025-04-07 14:06:23.906] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.906] [info] Core [0] : Memory unit idle cycle 9109 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.906] [info] Core [0] : Systolic Array Utilization(%) 15.50 (13.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23070000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:23.917] [info] DDR4-CH_0: BW utilization 20% (1880 reads, 196 writes)
[2025-04-07 14:06:23.931] [info] Core [0] : MatMul active cycle 2976 Vector active cycle 0 
[2025-04-07 14:06:23.931] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.931] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.931] [info] Core [0] : Systolic Array Utilization(%) 31.83 (29.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23080000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:23.954] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.954] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.954] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.954] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23090000
[2025-04-07 14:06:23.978] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:23.978] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.978] [info] Core [0] : Memory unit idle cycle 9200 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.978] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23100000
[2025-04-07 14:06:23.978] [info] DDR4-CH_0: BW utilization 21% (2000 reads, 196 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:23.999] [info] Core [0] : MatMul active cycle 1176 Vector active cycle 0 
[2025-04-07 14:06:23.999] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:23.999] [info] Core [0] : Memory unit idle cycle 9711 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:23.999] [info] Core [0] : Systolic Array Utilization(%) 11.99 (11.76% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23110000
[2025-04-07 14:06:24.028] [info] Core [0] : MatMul active cycle 1960 Vector active cycle 0 
[2025-04-07 14:06:24.028] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.029] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.029] [info] Core [0] : Systolic Array Utilization(%) 21.61 (19.60% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23120000
[2025-04-07 14:06:24.042] [info] DDR4-CH_0: BW utilization 20% (1882 reads, 196 writes)
[2025-04-07 14:06:24.057] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:24.057] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.057] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.057] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23130000
[2025-04-07 14:06:24.082] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:24.082] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.082] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.082] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23140000
[2025-04-07 14:06:24.110] [info] Core [0] : MatMul active cycle 2710 Vector active cycle 0 
[2025-04-07 14:06:24.110] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.110] [info] Core [0] : Memory unit idle cycle 9406 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.110] [info] Core [0] : Systolic Array Utilization(%) 28.84 (27.10% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23150000
[2025-04-07 14:06:24.110] [info] DDR4-CH_0: BW utilization 22% (2019 reads, 196 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:24.137] [info] Core [0] : MatMul active cycle 818 Vector active cycle 0 
[2025-04-07 14:06:24.137] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.137] [info] Core [0] : Memory unit idle cycle 9505 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.137] [info] Core [0] : Systolic Array Utilization(%) 9.18 (8.18% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23160000
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:24.163] [info] Core [0] : MatMul active cycle 2744 Vector active cycle 0 
[2025-04-07 14:06:24.163] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.163] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.163] [info] Core [0] : Systolic Array Utilization(%) 29.18 (27.44% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23170000
[2025-04-07 14:06:24.173] [info] DDR4-CH_0: BW utilization 20% (1866 reads, 196 writes)
[2025-04-07 14:06:24.188] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:24.188] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.188] [info] Core [0] : Memory unit idle cycle 8911 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.188] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23180000
[2025-04-07 14:06:24.212] [info] Core [0] : MatMul active cycle 3136 Vector active cycle 0 
[2025-04-07 14:06:24.212] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.212] [info] Core [0] : Memory unit idle cycle 8935 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.212] [info] Core [0] : Systolic Array Utilization(%) 33.60 (31.36% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23190000
[2025-04-07 14:06:24.232] [info] Core [0] : MatMul active cycle 1224 Vector active cycle 0 
[2025-04-07 14:06:24.232] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.232] [info] Core [0] : Memory unit idle cycle 9976 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.232] [info] Core [0] : Systolic Array Utilization(%) 12.99 (12.24% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23200000
[2025-04-07 14:06:24.232] [info] DDR4-CH_0: BW utilization 20% (1879 reads, 196 writes)
[2025-04-07 14:06:24.238] [info] Layer Conv_27 finish at 23202742
[2025-04-07 14:06:24.238] [info] Total compute time 408345
[2025-04-07 14:06:24.238] [info] executable layer count 1
[2025-04-07 14:06:24.238] [info] Start layer Conv_26
[2025-04-07 14:06:24.257] [info] Core [0] : MatMul active cycle 2220 Vector active cycle 0 
[2025-04-07 14:06:24.257] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.257] [info] Core [0] : Memory unit idle cycle 9062 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.257] [info] Core [0] : Systolic Array Utilization(%) 23.85 (22.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23210000
[2025-04-07 14:06:24.266] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.266] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.266] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.266] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23220000
[2025-04-07 14:06:24.271] [info] DDR4-CH_0: BW utilization 12% (1163 reads, 99 writes)
[2025-04-07 14:06:24.280] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.280] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.281] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.281] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23230000
[2025-04-07 14:06:24.297] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:24.297] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.297] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.297] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23240000
[2025-04-07 14:06:24.310] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:24.310] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.310] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.310] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23250000
[2025-04-07 14:06:24.310] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:24.321] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.321] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.321] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.321] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23260000
[2025-04-07 14:06:24.331] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.331] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.331] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.331] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23270000
[2025-04-07 14:06:24.340] [info] DDR4-CH_0: BW utilization 8% (857 reads, 0 writes)
[2025-04-07 14:06:24.350] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:24.351] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.351] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.351] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23280000
[2025-04-07 14:06:24.364] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.364] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.364] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.364] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23290000
[2025-04-07 14:06:24.375] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.375] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.375] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.375] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23300000
[2025-04-07 14:06:24.375] [info] DDR4-CH_0: BW utilization 10% (978 reads, 98 writes)
[2025-04-07 14:06:24.387] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:24.387] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.387] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.387] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23310000
[2025-04-07 14:06:24.398] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:24.398] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.398] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.398] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23320000
[2025-04-07 14:06:24.408] [info] DDR4-CH_0: BW utilization 9% (940 reads, 0 writes)
[2025-04-07 14:06:24.413] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:24.413] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.413] [info] Core [0] : Memory unit idle cycle 9460 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.413] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23330000
[2025-04-07 14:06:24.426] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:24.426] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.426] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.426] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23340000
[2025-04-07 14:06:24.443] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:24.443] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.443] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.443] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23350000
[2025-04-07 14:06:24.443] [info] DDR4-CH_0: BW utilization 9% (883 reads, 98 writes)
[2025-04-07 14:06:24.456] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.456] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.456] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.456] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23360000
[2025-04-07 14:06:24.468] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.468] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.468] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.468] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23370000
[2025-04-07 14:06:24.477] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:24.483] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:24.483] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.483] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.483] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23380000
[2025-04-07 14:06:24.497] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:24.497] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.497] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.497] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23390000
[2025-04-07 14:06:24.507] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.507] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.507] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.507] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23400000
[2025-04-07 14:06:24.507] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:24.519] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:24.519] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.519] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.519] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23410000
[2025-04-07 14:06:24.534] [info] Core [0] : MatMul active cycle 8415 Vector active cycle 0 
[2025-04-07 14:06:24.534] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.534] [info] Core [0] : Memory unit idle cycle 9250 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.534] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23420000
[2025-04-07 14:06:24.542] [info] DDR4-CH_0: BW utilization 10% (969 reads, 98 writes)
[2025-04-07 14:06:24.549] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.549] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.549] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.549] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23430000
[2025-04-07 14:06:24.565] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.565] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.565] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.565] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23440000
[2025-04-07 14:06:24.577] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:24.577] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.577] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.577] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23450000
[2025-04-07 14:06:24.577] [info] DDR4-CH_0: BW utilization 9% (913 reads, 0 writes)
[2025-04-07 14:06:24.589] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.589] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.589] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.589] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23460000
[2025-04-07 14:06:24.599] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.599] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.599] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.599] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23470000
[2025-04-07 14:06:24.607] [info] DDR4-CH_0: BW utilization 8% (837 reads, 0 writes)
[2025-04-07 14:06:24.614] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:24.614] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.614] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.614] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23480000
[2025-04-07 14:06:24.631] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.632] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.632] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.632] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23490000
[2025-04-07 14:06:24.643] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.643] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.643] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.643] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23500000
[2025-04-07 14:06:24.643] [info] DDR4-CH_0: BW utilization 11% (1049 reads, 98 writes)
[2025-04-07 14:06:24.655] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.655] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.655] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.655] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23510000
[2025-04-07 14:06:24.667] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:24.667] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.667] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.667] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23520000
[2025-04-07 14:06:24.675] [info] DDR4-CH_0: BW utilization 9% (923 reads, 0 writes)
[2025-04-07 14:06:24.680] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.680] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.680] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.680] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23530000
[2025-04-07 14:06:24.691] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.691] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.691] [info] Core [0] : Memory unit idle cycle 9469 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.691] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23540000
[2025-04-07 14:06:24.711] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:24.711] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.711] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.711] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23550000
[2025-04-07 14:06:24.711] [info] DDR4-CH_0: BW utilization 9% (901 reads, 98 writes)
[2025-04-07 14:06:24.724] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.724] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.724] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.724] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23560000
[2025-04-07 14:06:24.735] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.736] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.736] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.736] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23570000
[2025-04-07 14:06:24.745] [info] DDR4-CH_0: BW utilization 8% (899 reads, 0 writes)
[2025-04-07 14:06:24.749] [info] Core [0] : MatMul active cycle 8542 Vector active cycle 0 
[2025-04-07 14:06:24.749] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.749] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.749] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23580000
[2025-04-07 14:06:24.763] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:24.763] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.763] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.763] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23590000
[2025-04-07 14:06:24.777] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.777] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.777] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.777] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23600000
[2025-04-07 14:06:24.777] [info] DDR4-CH_0: BW utilization 9% (922 reads, 0 writes)
[2025-04-07 14:06:24.789] [info] Core [0] : MatMul active cycle 8184 Vector active cycle 0 
[2025-04-07 14:06:24.789] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.789] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.789] [info] Core [0] : Systolic Array Utilization(%) 100.00 (81.84% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23610000
[2025-04-07 14:06:24.806] [info] Core [0] : MatMul active cycle 8280 Vector active cycle 0 
[2025-04-07 14:06:24.806] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.806] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.806] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23620000
[2025-04-07 14:06:24.815] [info] DDR4-CH_0: BW utilization 10% (979 reads, 98 writes)
[2025-04-07 14:06:24.820] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.820] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.820] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.820] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23630000
[2025-04-07 14:06:24.834] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.834] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.834] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.834] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23640000
[2025-04-07 14:06:24.848] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:24.848] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.848] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.848] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23650000
[2025-04-07 14:06:24.848] [info] DDR4-CH_0: BW utilization 8% (883 reads, 0 writes)
[2025-04-07 14:06:24.861] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:24.862] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.862] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.862] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23660000
[2025-04-07 14:06:24.872] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.872] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.872] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.872] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23670000
[2025-04-07 14:06:24.878] [info] DDR4-CH_0: BW utilization 7% (756 reads, 0 writes)
[2025-04-07 14:06:24.886] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:24.886] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.886] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.886] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23680000
[2025-04-07 14:06:24.902] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.902] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.902] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.902] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23690000
[2025-04-07 14:06:24.915] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:24.916] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.916] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.916] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23700000
[2025-04-07 14:06:24.916] [info] DDR4-CH_0: BW utilization 11% (1077 reads, 98 writes)
[2025-04-07 14:06:24.928] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.928] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.928] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.928] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23710000
[2025-04-07 14:06:24.941] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:24.941] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.941] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.941] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23720000
[2025-04-07 14:06:24.949] [info] DDR4-CH_0: BW utilization 9% (922 reads, 0 writes)
[2025-04-07 14:06:24.953] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:24.954] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.954] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.954] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23730000
[2025-04-07 14:06:24.963] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.963] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.963] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.963] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23740000
[2025-04-07 14:06:24.983] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:24.983] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.983] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.983] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23750000
[2025-04-07 14:06:24.983] [info] DDR4-CH_0: BW utilization 10% (964 reads, 86 writes)
[2025-04-07 14:06:24.996] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:24.996] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:24.996] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:24.996] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23760000
[2025-04-07 14:06:25.007] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.007] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.007] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.007] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23770000
[2025-04-07 14:06:25.016] [info] DDR4-CH_0: BW utilization 8% (870 reads, 12 writes)
[2025-04-07 14:06:25.022] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.022] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.022] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.022] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23780000
[2025-04-07 14:06:25.034] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:25.034] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.034] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.034] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23790000
[2025-04-07 14:06:25.050] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:25.050] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.050] [info] Core [0] : Memory unit idle cycle 9460 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.050] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23800000
[2025-04-07 14:06:25.050] [info] DDR4-CH_0: BW utilization 8% (877 reads, 0 writes)
[2025-04-07 14:06:25.062] [info] Core [0] : MatMul active cycle 8295 Vector active cycle 0 
[2025-04-07 14:06:25.062] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.062] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.062] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23810000
[2025-04-07 14:06:25.078] [info] Core [0] : MatMul active cycle 8217 Vector active cycle 0 
[2025-04-07 14:06:25.078] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.078] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.078] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.17% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23820000
[2025-04-07 14:06:25.088] [info] DDR4-CH_0: BW utilization 11% (1008 reads, 98 writes)
[2025-04-07 14:06:25.092] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.092] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.092] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.092] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23830000
[2025-04-07 14:06:25.105] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.105] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.105] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.105] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23840000
[2025-04-07 14:06:25.119] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.119] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.119] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.119] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23850000
[2025-04-07 14:06:25.119] [info] DDR4-CH_0: BW utilization 8% (879 reads, 0 writes)
[2025-04-07 14:06:25.133] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:25.133] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.133] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.133] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23860000
[2025-04-07 14:06:25.143] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:25.143] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.143] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.143] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23870000
[2025-04-07 14:06:25.147] [info] DDR4-CH_0: BW utilization 7% (717 reads, 0 writes)
[2025-04-07 14:06:25.155] [info] Core [0] : MatMul active cycle 7965 Vector active cycle 0 
[2025-04-07 14:06:25.155] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.155] [info] Core [0] : Memory unit idle cycle 9603 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.155] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23880000
[2025-04-07 14:06:25.172] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:25.172] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.172] [info] Core [0] : Memory unit idle cycle 9330 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.172] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23890000
[2025-04-07 14:06:25.185] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.185] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.185] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.185] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23900000
[2025-04-07 14:06:25.185] [info] DDR4-CH_0: BW utilization 11% (1099 reads, 98 writes)
[2025-04-07 14:06:25.200] [info] Core [0] : MatMul active cycle 8562 Vector active cycle 0 
[2025-04-07 14:06:25.200] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.200] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.200] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23910000
[2025-04-07 14:06:25.213] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.213] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.213] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.213] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23920000
[2025-04-07 14:06:25.218] [info] DDR4-CH_0: BW utilization 8% (896 reads, 0 writes)
[2025-04-07 14:06:25.224] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:25.224] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.224] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.224] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23930000
[2025-04-07 14:06:25.233] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.233] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.233] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.233] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23940000
[2025-04-07 14:06:25.250] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:25.250] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.250] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.250] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23950000
[2025-04-07 14:06:25.250] [info] DDR4-CH_0: BW utilization 10% (963 reads, 86 writes)
[2025-04-07 14:06:25.263] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.263] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.263] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.263] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23960000
[2025-04-07 14:06:25.275] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.275] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.275] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.275] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23970000
[2025-04-07 14:06:25.281] [info] DDR4-CH_0: BW utilization 9% (931 reads, 12 writes)
[2025-04-07 14:06:25.286] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.286] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.286] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.286] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23980000
[2025-04-07 14:06:25.297] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.297] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.297] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.297] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 23990000
[2025-04-07 14:06:25.310] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:25.310] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.310] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.310] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24000000
[2025-04-07 14:06:25.310] [info] DDR4-CH_0: BW utilization 8% (824 reads, 0 writes)
[2025-04-07 14:06:25.322] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:25.322] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.322] [info] Core [0] : Memory unit idle cycle 9505 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.322] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24010000
[2025-04-07 14:06:25.341] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:25.341] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.341] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.341] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24020000
[2025-04-07 14:06:25.348] [info] DDR4-CH_0: BW utilization 10% (962 reads, 98 writes)
[2025-04-07 14:06:25.354] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.354] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.354] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.354] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24030000
[2025-04-07 14:06:25.366] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.366] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.366] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.366] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24040000
[2025-04-07 14:06:25.379] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.379] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.379] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.379] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24050000
[2025-04-07 14:06:25.379] [info] DDR4-CH_0: BW utilization 9% (920 reads, 0 writes)
[2025-04-07 14:06:25.392] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.392] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.392] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.392] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24060000
[2025-04-07 14:06:25.403] [info] Core [0] : MatMul active cycle 8443 Vector active cycle 0 
[2025-04-07 14:06:25.403] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.403] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.403] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24070000
[2025-04-07 14:06:25.406] [info] DDR4-CH_0: BW utilization 8% (805 reads, 0 writes)
[2025-04-07 14:06:25.414] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:25.414] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.414] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.414] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24080000
[2025-04-07 14:06:25.428] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:25.428] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.428] [info] Core [0] : Memory unit idle cycle 9504 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.428] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24090000
[2025-04-07 14:06:25.442] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.442] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.442] [info] Core [0] : Memory unit idle cycle 9420 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.442] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24100000
[2025-04-07 14:06:25.442] [info] DDR4-CH_0: BW utilization 11% (1087 reads, 98 writes)
[2025-04-07 14:06:25.456] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.456] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.456] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.456] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24110000
[2025-04-07 14:06:25.470] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.470] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.470] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.470] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24120000
[2025-04-07 14:06:25.473] [info] DDR4-CH_0: BW utilization 8% (849 reads, 0 writes)
[2025-04-07 14:06:25.482] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:25.482] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.482] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.482] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24130000
[2025-04-07 14:06:25.491] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:25.491] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.491] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.491] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24140000
[2025-04-07 14:06:25.505] [info] Core [0] : MatMul active cycle 8037 Vector active cycle 0 
[2025-04-07 14:06:25.505] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.505] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.505] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24150000
[2025-04-07 14:06:25.505] [info] DDR4-CH_0: BW utilization 9% (856 reads, 76 writes)
[2025-04-07 14:06:25.522] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:25.522] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.522] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.522] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24160000
[2025-04-07 14:06:25.533] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.533] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.533] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.533] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24170000
[2025-04-07 14:06:25.537] [info] DDR4-CH_0: BW utilization 10% (1013 reads, 22 writes)
[2025-04-07 14:06:25.545] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.545] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.545] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.545] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24180000
[2025-04-07 14:06:25.556] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:25.556] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.556] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.556] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24190000
[2025-04-07 14:06:25.567] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:25.567] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.567] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.567] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24200000
[2025-04-07 14:06:25.567] [info] DDR4-CH_0: BW utilization 9% (934 reads, 0 writes)
[2025-04-07 14:06:25.576] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:25.576] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.576] [info] Core [0] : Memory unit idle cycle 9666 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.576] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24210000
[2025-04-07 14:06:25.597] [info] Core [0] : MatMul active cycle 8001 Vector active cycle 0 
[2025-04-07 14:06:25.597] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.597] [info] Core [0] : Memory unit idle cycle 9379 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.597] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24220000
[2025-04-07 14:06:25.603] [info] DDR4-CH_0: BW utilization 10% (950 reads, 98 writes)
[2025-04-07 14:06:25.609] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:25.609] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.609] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.609] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24230000
[2025-04-07 14:06:25.623] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.623] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.623] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.623] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24240000
[2025-04-07 14:06:25.637] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.637] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.637] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.637] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24250000
[2025-04-07 14:06:25.637] [info] DDR4-CH_0: BW utilization 8% (872 reads, 0 writes)
[2025-04-07 14:06:25.651] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.651] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.651] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.651] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24260000
[2025-04-07 14:06:25.664] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:25.664] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.664] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.664] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24270000
[2025-04-07 14:06:25.667] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:25.676] [info] Core [0] : MatMul active cycle 8169 Vector active cycle 0 
[2025-04-07 14:06:25.676] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.676] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.676] [info] Core [0] : Systolic Array Utilization(%) 100.00 (81.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24280000
[2025-04-07 14:06:25.690] [info] Core [0] : MatMul active cycle 8295 Vector active cycle 0 
[2025-04-07 14:06:25.690] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.690] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.690] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24290000
[2025-04-07 14:06:25.703] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:25.703] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.703] [info] Core [0] : Memory unit idle cycle 9518 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.703] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24300000
[2025-04-07 14:06:25.703] [info] DDR4-CH_0: BW utilization 10% (978 reads, 98 writes)
[2025-04-07 14:06:25.718] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:25.718] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.718] [info] Core [0] : Memory unit idle cycle 9513 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.718] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24310000
[2025-04-07 14:06:25.732] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.732] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.732] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.732] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24320000
[2025-04-07 14:06:25.736] [info] DDR4-CH_0: BW utilization 9% (958 reads, 0 writes)
[2025-04-07 14:06:25.745] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.745] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.745] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.745] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24330000
[2025-04-07 14:06:25.755] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:25.755] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.755] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.755] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24340000
[2025-04-07 14:06:25.769] [info] Core [0] : MatMul active cycle 8058 Vector active cycle 0 
[2025-04-07 14:06:25.769] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.769] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.769] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24350000
[2025-04-07 14:06:25.769] [info] DDR4-CH_0: BW utilization 9% (855 reads, 86 writes)
[2025-04-07 14:06:25.785] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:25.785] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.785] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.785] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24360000
[2025-04-07 14:06:25.798] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:25.798] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.798] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.798] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24370000
[2025-04-07 14:06:25.802] [info] DDR4-CH_0: BW utilization 9% (975 reads, 12 writes)
[2025-04-07 14:06:25.811] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.811] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.811] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.811] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24380000
[2025-04-07 14:06:25.822] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.822] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.822] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.822] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24390000
[2025-04-07 14:06:25.833] [info] Core [0] : MatMul active cycle 8562 Vector active cycle 0 
[2025-04-07 14:06:25.833] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.833] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.833] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24400000
[2025-04-07 14:06:25.833] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:25.842] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:25.842] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.842] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.842] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24410000
[2025-04-07 14:06:25.862] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:25.862] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.862] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.862] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24420000
[2025-04-07 14:06:25.865] [info] DDR4-CH_0: BW utilization 9% (858 reads, 98 writes)
[2025-04-07 14:06:25.874] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:25.874] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.874] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.874] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24430000
[2025-04-07 14:06:25.885] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.885] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.885] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.885] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24440000
[2025-04-07 14:06:25.897] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.898] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.898] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.898] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24450000
[2025-04-07 14:06:25.898] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:25.909] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.909] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.909] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.909] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24460000
[2025-04-07 14:06:25.924] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.924] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.924] [info] Core [0] : Memory unit idle cycle 9460 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.924] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24470000
[2025-04-07 14:06:25.928] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:25.935] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:25.935] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.935] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.935] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24480000
[2025-04-07 14:06:25.950] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:25.950] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.950] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.950] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24490000
[2025-04-07 14:06:25.963] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:25.963] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.963] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.963] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24500000
[2025-04-07 14:06:25.963] [info] DDR4-CH_0: BW utilization 10% (969 reads, 98 writes)
[2025-04-07 14:06:25.977] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.977] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.977] [info] Core [0] : Memory unit idle cycle 9434 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.977] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24510000
[2025-04-07 14:06:25.992] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:25.992] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:25.992] [info] Core [0] : Memory unit idle cycle 9597 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:25.992] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24520000
[2025-04-07 14:06:25.997] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:26.005] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.005] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.005] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.005] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24530000
[2025-04-07 14:06:26.015] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.015] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.015] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.015] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24540000
[2025-04-07 14:06:26.026] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:26.026] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.026] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.026] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24550000
[2025-04-07 14:06:26.026] [info] DDR4-CH_0: BW utilization 8% (855 reads, 0 writes)
[2025-04-07 14:06:26.042] [info] Core [0] : MatMul active cycle 8542 Vector active cycle 0 
[2025-04-07 14:06:26.042] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.042] [info] Core [0] : Memory unit idle cycle 9250 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.042] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24560000
[2025-04-07 14:06:26.056] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:26.056] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.056] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.056] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24570000
[2025-04-07 14:06:26.062] [info] DDR4-CH_0: BW utilization 10% (977 reads, 98 writes)
[2025-04-07 14:06:26.071] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.071] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.071] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.071] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24580000
[2025-04-07 14:06:26.083] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.083] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.083] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.083] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24590000
[2025-04-07 14:06:26.095] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.095] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.095] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.095] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24600000
[2025-04-07 14:06:26.095] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:26.104] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:26.104] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.104] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.104] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24610000
[2025-04-07 14:06:26.121] [info] Core [0] : MatMul active cycle 7986 Vector active cycle 0 
[2025-04-07 14:06:26.121] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.121] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.121] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24620000
[2025-04-07 14:06:26.128] [info] DDR4-CH_0: BW utilization 9% (854 reads, 98 writes)
[2025-04-07 14:06:26.138] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:26.138] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.138] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.138] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24630000
[2025-04-07 14:06:26.149] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:26.149] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.149] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.149] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24640000
[2025-04-07 14:06:26.160] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.160] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.160] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.160] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24650000
[2025-04-07 14:06:26.160] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:26.172] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.172] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.172] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.172] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24660000
[2025-04-07 14:06:26.184] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.184] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.184] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.184] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24670000
[2025-04-07 14:06:26.191] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:26.195] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:26.195] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.195] [info] Core [0] : Memory unit idle cycle 9469 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.195] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24680000
[2025-04-07 14:06:26.214] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:26.214] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.214] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.214] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24690000
[2025-04-07 14:06:26.227] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:26.227] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.227] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.227] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24700000
[2025-04-07 14:06:26.227] [info] DDR4-CH_0: BW utilization 10% (969 reads, 98 writes)
[2025-04-07 14:06:26.241] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:26.241] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.241] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.241] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24710000
[2025-04-07 14:06:26.256] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.256] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.256] [info] Core [0] : Memory unit idle cycle 9359 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.256] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24720000
[2025-04-07 14:06:26.264] [info] DDR4-CH_0: BW utilization 9% (965 reads, 0 writes)
[2025-04-07 14:06:26.270] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.270] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.270] [info] Core [0] : Memory unit idle cycle 9672 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.270] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24730000
[2025-04-07 14:06:26.282] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.282] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.282] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.282] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24740000
[2025-04-07 14:06:26.293] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:26.293] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.293] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.293] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24750000
[2025-04-07 14:06:26.293] [info] DDR4-CH_0: BW utilization 8% (857 reads, 0 writes)
[2025-04-07 14:06:26.307] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:26.307] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.307] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.307] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24760000
[2025-04-07 14:06:26.321] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:26.321] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.321] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.321] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24770000
[2025-04-07 14:06:26.327] [info] DDR4-CH_0: BW utilization 10% (978 reads, 98 writes)
[2025-04-07 14:06:26.334] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:26.335] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.335] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.335] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24780000
[2025-04-07 14:06:26.347] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.347] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.347] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.347] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24790000
[2025-04-07 14:06:26.361] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:26.362] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.362] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.362] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24800000
[2025-04-07 14:06:26.362] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:26.372] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.372] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.372] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.372] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24810000
[2025-04-07 14:06:26.389] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:26.389] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.389] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.389] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24820000
[2025-04-07 14:06:26.398] [info] DDR4-CH_0: BW utilization 9% (854 reads, 98 writes)
[2025-04-07 14:06:26.406] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.406] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.406] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.406] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24830000
[2025-04-07 14:06:26.418] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:26.418] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.418] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.418] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24840000
[2025-04-07 14:06:26.429] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:26.429] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.429] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.429] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24850000
[2025-04-07 14:06:26.429] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:26.440] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.440] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.440] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.440] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24860000
[2025-04-07 14:06:26.451] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.451] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.451] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.451] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24870000
[2025-04-07 14:06:26.457] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:26.460] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.460] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.460] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.460] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24880000
[2025-04-07 14:06:26.480] [info] Core [0] : MatMul active cycle 7974 Vector active cycle 0 
[2025-04-07 14:06:26.480] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.480] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.480] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24890000
[2025-04-07 14:06:26.491] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.491] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.491] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.491] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24900000
[2025-04-07 14:06:26.491] [info] DDR4-CH_0: BW utilization 10% (969 reads, 98 writes)
[2025-04-07 14:06:26.503] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:26.503] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.503] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.503] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24910000
[2025-04-07 14:06:26.516] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.516] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.516] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.516] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24920000
[2025-04-07 14:06:26.525] [info] DDR4-CH_0: BW utilization 9% (965 reads, 0 writes)
[2025-04-07 14:06:26.529] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.529] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.529] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.529] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24930000
[2025-04-07 14:06:26.542] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.542] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.542] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.542] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24940000
[2025-04-07 14:06:26.553] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:26.553] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.553] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.553] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24950000
[2025-04-07 14:06:26.553] [info] DDR4-CH_0: BW utilization 8% (810 reads, 0 writes)
[2025-04-07 14:06:26.567] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:26.567] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.567] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.567] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24960000
[2025-04-07 14:06:26.579] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.579] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.579] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.579] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24970000
[2025-04-07 14:06:26.588] [info] DDR4-CH_0: BW utilization 11% (1021 reads, 98 writes)
[2025-04-07 14:06:26.593] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:26.593] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.593] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.593] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24980000
[2025-04-07 14:06:26.606] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.606] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.606] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.606] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 24990000
[2025-04-07 14:06:26.619] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.619] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.619] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.619] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25000000
[2025-04-07 14:06:26.619] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:26.629] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.629] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.629] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.629] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25010000
[2025-04-07 14:06:26.643] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:26.643] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.643] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.643] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25020000
[2025-04-07 14:06:26.653] [info] DDR4-CH_0: BW utilization 9% (856 reads, 98 writes)
[2025-04-07 14:06:26.659] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.659] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.659] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.659] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25030000
[2025-04-07 14:06:26.672] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.672] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.672] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.672] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25040000
[2025-04-07 14:06:26.685] [info] Core [0] : MatMul active cycle 8443 Vector active cycle 0 
[2025-04-07 14:06:26.685] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.685] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.685] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25050000
[2025-04-07 14:06:26.685] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:26.696] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.696] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.696] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.696] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25060000
[2025-04-07 14:06:26.707] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.707] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.707] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.707] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25070000
[2025-04-07 14:06:26.714] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:26.716] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.716] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.716] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.716] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25080000
[2025-04-07 14:06:26.735] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:26.735] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.735] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.735] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25090000
[2025-04-07 14:06:26.747] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.747] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.747] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.747] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25100000
[2025-04-07 14:06:26.747] [info] DDR4-CH_0: BW utilization 10% (969 reads, 98 writes)
[2025-04-07 14:06:26.758] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:26.758] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.758] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.758] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25110000
[2025-04-07 14:06:26.771] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:26.771] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.771] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.771] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25120000
[2025-04-07 14:06:26.780] [info] DDR4-CH_0: BW utilization 9% (946 reads, 0 writes)
[2025-04-07 14:06:26.782] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.782] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.782] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.782] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25130000
[2025-04-07 14:06:26.796] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.796] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.796] [info] Core [0] : Memory unit idle cycle 9460 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.796] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25140000
[2025-04-07 14:06:26.807] [info] Core [0] : MatMul active cycle 8331 Vector active cycle 0 
[2025-04-07 14:06:26.807] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.807] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.807] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25150000
[2025-04-07 14:06:26.807] [info] DDR4-CH_0: BW utilization 7% (720 reads, 0 writes)
[2025-04-07 14:06:26.823] [info] Core [0] : MatMul active cycle 8133 Vector active cycle 0 
[2025-04-07 14:06:26.823] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.823] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.823] [info] Core [0] : Systolic Array Utilization(%) 100.00 (81.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25160000
[2025-04-07 14:06:26.836] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:26.836] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.836] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.836] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25170000
[2025-04-07 14:06:26.845] [info] DDR4-CH_0: BW utilization 12% (1132 reads, 98 writes)
[2025-04-07 14:06:26.847] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:26.847] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.847] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.847] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25180000
[2025-04-07 14:06:26.863] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:26.863] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.863] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.863] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25190000
[2025-04-07 14:06:26.877] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.877] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.877] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.877] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25200000
[2025-04-07 14:06:26.877] [info] DDR4-CH_0: BW utilization 8% (864 reads, 0 writes)
[2025-04-07 14:06:26.889] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.889] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.889] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.889] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25210000
[2025-04-07 14:06:26.901] [info] Core [0] : MatMul active cycle 8001 Vector active cycle 0 
[2025-04-07 14:06:26.901] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.901] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.901] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25220000
[2025-04-07 14:06:26.912] [info] DDR4-CH_0: BW utilization 10% (961 reads, 98 writes)
[2025-04-07 14:06:26.916] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:26.916] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.916] [info] Core [0] : Memory unit idle cycle 9250 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.916] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25230000
[2025-04-07 14:06:26.930] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.930] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.930] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.930] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25240000
[2025-04-07 14:06:26.945] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:26.945] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.945] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.945] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25250000
[2025-04-07 14:06:26.945] [info] DDR4-CH_0: BW utilization 9% (934 reads, 0 writes)
[2025-04-07 14:06:26.958] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:26.958] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.958] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.958] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25260000
[2025-04-07 14:06:26.969] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.969] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.969] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.969] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25270000
[2025-04-07 14:06:26.975] [info] DDR4-CH_0: BW utilization 8% (823 reads, 0 writes)
[2025-04-07 14:06:26.978] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:26.978] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.978] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.978] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25280000
[2025-04-07 14:06:26.993] [info] Core [0] : MatMul active cycle 7986 Vector active cycle 0 
[2025-04-07 14:06:26.993] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:26.993] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:26.993] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25290000
[2025-04-07 14:06:27.010] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.010] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.010] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.010] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25300000
[2025-04-07 14:06:27.010] [info] DDR4-CH_0: BW utilization 11% (1043 reads, 98 writes)
[2025-04-07 14:06:27.022] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.022] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.022] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.022] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25310000
[2025-04-07 14:06:27.033] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:27.033] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.033] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.033] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25320000
[2025-04-07 14:06:27.040] [info] DDR4-CH_0: BW utilization 8% (838 reads, 0 writes)
[2025-04-07 14:06:27.044] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:27.044] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.044] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.044] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25330000
[2025-04-07 14:06:27.057] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.057] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.057] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.057] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25340000
[2025-04-07 14:06:27.066] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:27.066] [info] Core [0] : issued tile 1 
[2025-04-07 14:06:27.066] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.066] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25350000
[2025-04-07 14:06:27.066] [info] DDR4-CH_0: BW utilization 6% (668 reads, 0 writes)
[2025-04-07 14:06:27.069] [info] Layer Conv_26 finish at 25354716
[2025-04-07 14:06:27.069] [info] Total compute time 2151974
[2025-04-07 14:06:27.069] [info] executable layer count 1
[2025-04-07 14:06:27.069] [info] Start layer Conv_30
[2025-04-07 14:06:27.084] [info] Core [0] : MatMul active cycle 3537 Vector active cycle 0 
[2025-04-07 14:06:27.084] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.084] [info] Core [0] : Memory unit idle cycle 9260 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.084] [info] Core [0] : Systolic Array Utilization(%) 47.14 (35.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25360000
[2025-04-07 14:06:27.092] [info] Core [0] : MatMul active cycle 7364 Vector active cycle 0 
[2025-04-07 14:06:27.092] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.092] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.092] [info] Core [0] : Systolic Array Utilization(%) 85.69 (73.64% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25370000
[2025-04-07 14:06:27.101] [info] DDR4-CH_0: BW utilization 10% (966 reads, 98 writes)
[2025-04-07 14:06:27.106] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:27.106] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.106] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.106] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25380000
[2025-04-07 14:06:27.121] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:27.121] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.121] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.121] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25390000
[2025-04-07 14:06:27.133] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.133] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.133] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.133] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25400000
[2025-04-07 14:06:27.133] [info] DDR4-CH_0: BW utilization 8% (848 reads, 0 writes)
[2025-04-07 14:06:27.148] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.148] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.148] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.148] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25410000
[2025-04-07 14:06:27.157] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.157] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.157] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.157] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25420000
[2025-04-07 14:06:27.165] [info] DDR4-CH_0: BW utilization 8% (834 reads, 0 writes)
[2025-04-07 14:06:27.173] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:27.173] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.173] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.173] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25430000
[2025-04-07 14:06:27.189] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.189] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.189] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.189] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25440000
[2025-04-07 14:06:27.201] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:27.201] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.201] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.201] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25450000
[2025-04-07 14:06:27.201] [info] DDR4-CH_0: BW utilization 12% (1119 reads, 98 writes)
[2025-04-07 14:06:27.212] [info] Core [0] : MatMul active cycle 8511 Vector active cycle 0 
[2025-04-07 14:06:27.212] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.212] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.212] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25460000
[2025-04-07 14:06:27.223] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.223] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.223] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.223] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25470000
[2025-04-07 14:06:27.230] [info] DDR4-CH_0: BW utilization 8% (863 reads, 0 writes)
[2025-04-07 14:06:27.235] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.235] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.235] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.235] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25480000
[2025-04-07 14:06:27.244] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.244] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.244] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.244] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25490000
[2025-04-07 14:06:27.265] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:27.265] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.265] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.265] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25500000
[2025-04-07 14:06:27.265] [info] DDR4-CH_0: BW utilization 10% (960 reads, 98 writes)
[2025-04-07 14:06:27.277] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.277] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.277] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.277] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25510000
[2025-04-07 14:06:27.289] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:27.289] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.289] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.289] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25520000
[2025-04-07 14:06:27.297] [info] DDR4-CH_0: BW utilization 8% (872 reads, 0 writes)
[2025-04-07 14:06:27.301] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:27.301] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.301] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.301] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25530000
[2025-04-07 14:06:27.315] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.315] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.315] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.315] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25540000
[2025-04-07 14:06:27.328] [info] Core [0] : MatMul active cycle 8562 Vector active cycle 0 
[2025-04-07 14:06:27.328] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.328] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.328] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25550000
[2025-04-07 14:06:27.328] [info] DDR4-CH_0: BW utilization 8% (896 reads, 0 writes)
[2025-04-07 14:06:27.339] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:27.339] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.339] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.339] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25560000
[2025-04-07 14:06:27.353] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:27.353] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.353] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.353] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25570000
[2025-04-07 14:06:27.363] [info] DDR4-CH_0: BW utilization 11% (1032 reads, 98 writes)
[2025-04-07 14:06:27.365] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.365] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.365] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.365] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25580000
[2025-04-07 14:06:27.379] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:27.379] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.379] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.379] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25590000
[2025-04-07 14:06:27.393] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.393] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.393] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.393] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25600000
[2025-04-07 14:06:27.393] [info] DDR4-CH_0: BW utilization 8% (819 reads, 0 writes)
[2025-04-07 14:06:27.408] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.408] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.408] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.408] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25610000
[2025-04-07 14:06:27.422] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.422] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.422] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.422] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25620000
[2025-04-07 14:06:27.426] [info] DDR4-CH_0: BW utilization 7% (755 reads, 0 writes)
[2025-04-07 14:06:27.435] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:27.435] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.435] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.435] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25630000
[2025-04-07 14:06:27.452] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.452] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.452] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.452] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25640000
[2025-04-07 14:06:27.465] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.465] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.465] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.465] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25650000
[2025-04-07 14:06:27.465] [info] DDR4-CH_0: BW utilization 12% (1142 reads, 98 writes)
[2025-04-07 14:06:27.479] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:27.480] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.480] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.480] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25660000
[2025-04-07 14:06:27.492] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.492] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.492] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.492] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25670000
[2025-04-07 14:06:27.498] [info] DDR4-CH_0: BW utilization 8% (851 reads, 0 writes)
[2025-04-07 14:06:27.504] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.504] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.504] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.504] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25680000
[2025-04-07 14:06:27.514] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.514] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.514] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.514] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25690000
[2025-04-07 14:06:27.535] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:27.535] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.535] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.535] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25700000
[2025-04-07 14:06:27.535] [info] DDR4-CH_0: BW utilization 10% (989 reads, 86 writes)
[2025-04-07 14:06:27.549] [info] Core [0] : MatMul active cycle 8590 Vector active cycle 0 
[2025-04-07 14:06:27.549] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.549] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.549] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25710000
[2025-04-07 14:06:27.561] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:27.561] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.561] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.562] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25720000
[2025-04-07 14:06:27.568] [info] DDR4-CH_0: BW utilization 8% (850 reads, 12 writes)
[2025-04-07 14:06:27.574] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:27.575] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.575] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.575] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25730000
[2025-04-07 14:06:27.586] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.586] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.586] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.586] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25740000
[2025-04-07 14:06:27.600] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.600] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.600] [info] Core [0] : Memory unit idle cycle 9460 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.600] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25750000
[2025-04-07 14:06:27.600] [info] DDR4-CH_0: BW utilization 8% (881 reads, 0 writes)
[2025-04-07 14:06:27.611] [info] Core [0] : MatMul active cycle 8331 Vector active cycle 0 
[2025-04-07 14:06:27.611] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.611] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.611] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25760000
[2025-04-07 14:06:27.626] [info] Core [0] : MatMul active cycle 8133 Vector active cycle 0 
[2025-04-07 14:06:27.626] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.626] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.626] [info] Core [0] : Systolic Array Utilization(%) 100.00 (81.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25770000
[2025-04-07 14:06:27.634] [info] DDR4-CH_0: BW utilization 11% (1057 reads, 98 writes)
[2025-04-07 14:06:27.638] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.638] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.638] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.638] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25780000
[2025-04-07 14:06:27.649] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:27.649] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.649] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.649] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25790000
[2025-04-07 14:06:27.663] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:27.663] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.663] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.663] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25800000
[2025-04-07 14:06:27.663] [info] DDR4-CH_0: BW utilization 8% (823 reads, 0 writes)
[2025-04-07 14:06:27.677] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.677] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.677] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.677] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25810000
[2025-04-07 14:06:27.689] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.689] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.689] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.689] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25820000
[2025-04-07 14:06:27.691] [info] DDR4-CH_0: BW utilization 7% (762 reads, 0 writes)
[2025-04-07 14:06:27.700] [info] Core [0] : MatMul active cycle 8049 Vector active cycle 0 
[2025-04-07 14:06:27.700] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.700] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.700] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.49% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25830000
[2025-04-07 14:06:27.716] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:27.716] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.716] [info] Core [0] : Memory unit idle cycle 9250 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.716] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25840000
[2025-04-07 14:06:27.730] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.730] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.730] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.730] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25850000
[2025-04-07 14:06:27.730] [info] DDR4-CH_0: BW utilization 11% (1052 reads, 98 writes)
[2025-04-07 14:06:27.745] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:27.745] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.745] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.745] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25860000
[2025-04-07 14:06:27.757] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:27.757] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.757] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.757] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25870000
[2025-04-07 14:06:27.760] [info] DDR4-CH_0: BW utilization 9% (902 reads, 0 writes)
[2025-04-07 14:06:27.768] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.768] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.768] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.768] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25880000
[2025-04-07 14:06:27.777] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.777] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.777] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.777] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25890000
[2025-04-07 14:06:27.795] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:27.795] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.795] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.795] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25900000
[2025-04-07 14:06:27.795] [info] DDR4-CH_0: BW utilization 10% (986 reads, 86 writes)
[2025-04-07 14:06:27.810] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.810] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.810] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.810] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25910000
[2025-04-07 14:06:27.821] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.821] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.821] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.821] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25920000
[2025-04-07 14:06:27.826] [info] DDR4-CH_0: BW utilization 9% (907 reads, 12 writes)
[2025-04-07 14:06:27.833] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:27.833] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.833] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.833] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25930000
[2025-04-07 14:06:27.845] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:27.845] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.845] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.845] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25940000
[2025-04-07 14:06:27.857] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:27.857] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.857] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.857] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25950000
[2025-04-07 14:06:27.857] [info] DDR4-CH_0: BW utilization 8% (887 reads, 0 writes)
[2025-04-07 14:06:27.868] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:27.868] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.868] [info] Core [0] : Memory unit idle cycle 9469 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.868] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25960000
[2025-04-07 14:06:27.887] [info] Core [0] : MatMul active cycle 8058 Vector active cycle 0 
[2025-04-07 14:06:27.887] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.887] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.887] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25970000
[2025-04-07 14:06:27.892] [info] DDR4-CH_0: BW utilization 9% (900 reads, 98 writes)
[2025-04-07 14:06:27.900] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.900] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.900] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.900] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25980000
[2025-04-07 14:06:27.911] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.911] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.911] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.911] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 25990000
[2025-04-07 14:06:27.922] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:27.922] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.922] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.922] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26000000
[2025-04-07 14:06:27.922] [info] DDR4-CH_0: BW utilization 9% (927 reads, 0 writes)
[2025-04-07 14:06:27.937] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:27.937] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.937] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.937] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26010000
[2025-04-07 14:06:27.950] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.950] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.950] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.951] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26020000
[2025-04-07 14:06:27.953] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:27.962] [info] Core [0] : MatMul active cycle 8112 Vector active cycle 0 
[2025-04-07 14:06:27.962] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.962] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.962] [info] Core [0] : Systolic Array Utilization(%) 100.00 (81.12% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26030000
[2025-04-07 14:06:27.975] [info] Core [0] : MatMul active cycle 8388 Vector active cycle 0 
[2025-04-07 14:06:27.975] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.975] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.975] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26040000
[2025-04-07 14:06:27.988] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:27.988] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:27.988] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:27.988] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26050000
[2025-04-07 14:06:27.988] [info] DDR4-CH_0: BW utilization 11% (1020 reads, 98 writes)
[2025-04-07 14:06:28.003] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.003] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.003] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.003] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26060000
[2025-04-07 14:06:28.015] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:28.016] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.016] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.016] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26070000
[2025-04-07 14:06:28.021] [info] DDR4-CH_0: BW utilization 9% (912 reads, 0 writes)
[2025-04-07 14:06:28.029] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.029] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.029] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.029] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26080000
[2025-04-07 14:06:28.038] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.038] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.038] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.038] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26090000
[2025-04-07 14:06:28.052] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:28.052] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.052] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.052] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26100000
[2025-04-07 14:06:28.052] [info] DDR4-CH_0: BW utilization 8% (856 reads, 9 writes)
[2025-04-07 14:06:28.071] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.071] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.071] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.071] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26110000
[2025-04-07 14:06:28.084] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.084] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.084] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.084] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26120000
[2025-04-07 14:06:28.089] [info] DDR4-CH_0: BW utilization 10% (977 reads, 89 writes)
[2025-04-07 14:06:28.098] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.098] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.098] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.098] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26130000
[2025-04-07 14:06:28.110] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:28.110] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.110] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.110] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26140000
[2025-04-07 14:06:28.123] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.123] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.123] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.123] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26150000
[2025-04-07 14:06:28.123] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:28.132] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.132] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.132] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.132] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26160000
[2025-04-07 14:06:28.154] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:28.154] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.154] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.154] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26170000
[2025-04-07 14:06:28.158] [info] DDR4-CH_0: BW utilization 9% (885 reads, 98 writes)
[2025-04-07 14:06:28.167] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.167] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.167] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.167] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26180000
[2025-04-07 14:06:28.179] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.179] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.179] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.179] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26190000
[2025-04-07 14:06:28.193] [info] Core [0] : MatMul active cycle 8542 Vector active cycle 0 
[2025-04-07 14:06:28.193] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.193] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.193] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26200000
[2025-04-07 14:06:28.193] [info] DDR4-CH_0: BW utilization 9% (940 reads, 0 writes)
[2025-04-07 14:06:28.205] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:28.205] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.205] [info] Core [0] : Memory unit idle cycle 9605 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.205] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26210000
[2025-04-07 14:06:28.218] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.218] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.218] [info] Core [0] : Memory unit idle cycle 9529 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.218] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26220000
[2025-04-07 14:06:28.222] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:28.229] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:28.229] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.229] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.229] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26230000
[2025-04-07 14:06:28.244] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:28.244] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.244] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.244] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26240000
[2025-04-07 14:06:28.255] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.255] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.255] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.255] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26250000
[2025-04-07 14:06:28.255] [info] DDR4-CH_0: BW utilization 10% (966 reads, 98 writes)
[2025-04-07 14:06:28.268] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.268] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.268] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.268] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26260000
[2025-04-07 14:06:28.282] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:28.282] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.282] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.282] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26270000
[2025-04-07 14:06:28.288] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:28.296] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:28.296] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.296] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.296] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26280000
[2025-04-07 14:06:28.307] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.307] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.307] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.307] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26290000
[2025-04-07 14:06:28.320] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:28.320] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.320] [info] Core [0] : Memory unit idle cycle 9497 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.320] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26300000
[2025-04-07 14:06:28.320] [info] DDR4-CH_0: BW utilization 8% (857 reads, 23 writes)
[2025-04-07 14:06:28.337] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.337] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.337] [info] Core [0] : Memory unit idle cycle 9436 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.337] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26310000
[2025-04-07 14:06:28.350] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:28.350] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.350] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.350] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26320000
[2025-04-07 14:06:28.355] [info] DDR4-CH_0: BW utilization 10% (976 reads, 75 writes)
[2025-04-07 14:06:28.363] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.363] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.363] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.363] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26330000
[2025-04-07 14:06:28.374] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:28.374] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.374] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.374] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26340000
[2025-04-07 14:06:28.385] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:28.385] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.385] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.385] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26350000
[2025-04-07 14:06:28.385] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:28.394] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.394] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.394] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.394] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26360000
[2025-04-07 14:06:28.413] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:28.413] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.413] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.413] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26370000
[2025-04-07 14:06:28.417] [info] DDR4-CH_0: BW utilization 9% (858 reads, 98 writes)
[2025-04-07 14:06:28.425] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.425] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.425] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.425] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26380000
[2025-04-07 14:06:28.437] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.437] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.437] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.437] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26390000
[2025-04-07 14:06:28.451] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.451] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.451] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.451] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26400000
[2025-04-07 14:06:28.451] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:28.462] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:28.462] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.462] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.462] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26410000
[2025-04-07 14:06:28.475] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:28.475] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.475] [info] Core [0] : Memory unit idle cycle 9521 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.475] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26420000
[2025-04-07 14:06:28.481] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:28.486] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:28.486] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.486] [info] Core [0] : Memory unit idle cycle 9622 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.486] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26430000
[2025-04-07 14:06:28.502] [info] Core [0] : MatMul active cycle 8133 Vector active cycle 0 
[2025-04-07 14:06:28.502] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.502] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.502] [info] Core [0] : Systolic Array Utilization(%) 100.00 (81.33% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26440000
[2025-04-07 14:06:28.513] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.513] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.513] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.513] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26450000
[2025-04-07 14:06:28.513] [info] DDR4-CH_0: BW utilization 10% (966 reads, 98 writes)
[2025-04-07 14:06:28.524] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.524] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.524] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.524] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26460000
[2025-04-07 14:06:28.538] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.538] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.538] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.538] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26470000
[2025-04-07 14:06:28.544] [info] DDR4-CH_0: BW utilization 9% (970 reads, 0 writes)
[2025-04-07 14:06:28.551] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:28.551] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.551] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.551] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26480000
[2025-04-07 14:06:28.562] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:28.563] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.563] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.563] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26490000
[2025-04-07 14:06:28.574] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:28.574] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.574] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.574] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26500000
[2025-04-07 14:06:28.574] [info] DDR4-CH_0: BW utilization 8% (855 reads, 0 writes)
[2025-04-07 14:06:28.589] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:28.589] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.589] [info] Core [0] : Memory unit idle cycle 9387 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.589] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26510000
[2025-04-07 14:06:28.603] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.603] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.603] [info] Core [0] : Memory unit idle cycle 9537 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.603] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26520000
[2025-04-07 14:06:28.609] [info] DDR4-CH_0: BW utilization 10% (975 reads, 98 writes)
[2025-04-07 14:06:28.617] [info] Core [0] : MatMul active cycle 8562 Vector active cycle 0 
[2025-04-07 14:06:28.617] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.617] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.617] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26530000
[2025-04-07 14:06:28.630] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.630] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.630] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.630] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26540000
[2025-04-07 14:06:28.641] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:28.641] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.641] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.641] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26550000
[2025-04-07 14:06:28.641] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:28.650] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.650] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.650] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.650] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26560000
[2025-04-07 14:06:28.666] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:28.666] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.666] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.666] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26570000
[2025-04-07 14:06:28.674] [info] DDR4-CH_0: BW utilization 9% (858 reads, 98 writes)
[2025-04-07 14:06:28.690] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.690] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.690] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.690] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26580000
[2025-04-07 14:06:28.701] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.701] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.701] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.701] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26590000
[2025-04-07 14:06:28.717] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.717] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.717] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.717] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26600000
[2025-04-07 14:06:28.717] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:28.729] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.729] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.729] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.729] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26610000
[2025-04-07 14:06:28.742] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:28.742] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.742] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.742] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26620000
[2025-04-07 14:06:28.749] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:28.752] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.752] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.752] [info] Core [0] : Memory unit idle cycle 9549 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.752] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26630000
[2025-04-07 14:06:28.771] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:28.771] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.771] [info] Core [0] : Memory unit idle cycle 9496 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.771] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26640000
[2025-04-07 14:06:28.783] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.784] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.784] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.784] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26650000
[2025-04-07 14:06:28.784] [info] DDR4-CH_0: BW utilization 10% (969 reads, 98 writes)
[2025-04-07 14:06:28.795] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.795] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.795] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.795] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26660000
[2025-04-07 14:06:28.805] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.805] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.805] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.805] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26670000
[2025-04-07 14:06:28.814] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:28.818] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.818] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.818] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.818] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26680000
[2025-04-07 14:06:28.832] [info] Core [0] : MatMul active cycle 8443 Vector active cycle 0 
[2025-04-07 14:06:28.832] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.832] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.832] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26690000
[2025-04-07 14:06:28.843] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:28.843] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.843] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.843] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26700000
[2025-04-07 14:06:28.843] [info] DDR4-CH_0: BW utilization 8% (848 reads, 0 writes)
[2025-04-07 14:06:28.856] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:28.856] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.856] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.856] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26710000
[2025-04-07 14:06:28.867] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.867] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.867] [info] Core [0] : Memory unit idle cycle 9401 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.867] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26720000
[2025-04-07 14:06:28.874] [info] DDR4-CH_0: BW utilization 10% (984 reads, 98 writes)
[2025-04-07 14:06:28.880] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.880] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.880] [info] Core [0] : Memory unit idle cycle 9630 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.880] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26730000
[2025-04-07 14:06:28.892] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.892] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.892] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.892] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26740000
[2025-04-07 14:06:28.905] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:28.905] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.905] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.905] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26750000
[2025-04-07 14:06:28.905] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:28.913] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:28.913] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.913] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.913] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26760000
[2025-04-07 14:06:28.926] [info] Core [0] : MatMul active cycle 8037 Vector active cycle 0 
[2025-04-07 14:06:28.926] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.926] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.926] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26770000
[2025-04-07 14:06:28.935] [info] DDR4-CH_0: BW utilization 9% (856 reads, 98 writes)
[2025-04-07 14:06:28.941] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:28.941] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.941] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.941] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26780000
[2025-04-07 14:06:28.954] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.954] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.954] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.954] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26790000
[2025-04-07 14:06:28.965] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.965] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.965] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.965] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26800000
[2025-04-07 14:06:28.965] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:28.975] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:28.975] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.975] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.975] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26810000
[2025-04-07 14:06:28.986] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:28.986] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.986] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.986] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26820000
[2025-04-07 14:06:28.992] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:28.994] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:28.994] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.994] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.994] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26830000
[2025-04-07 14:06:29.013] [info] Core [0] : MatMul active cycle 8001 Vector active cycle 0 
[2025-04-07 14:06:29.013] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.013] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.013] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26840000
[2025-04-07 14:06:29.025] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:29.025] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.025] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.025] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26850000
[2025-04-07 14:06:29.025] [info] DDR4-CH_0: BW utilization 10% (966 reads, 98 writes)
[2025-04-07 14:06:29.035] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.035] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.035] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.035] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26860000
[2025-04-07 14:06:29.047] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.047] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.047] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.047] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26870000
[2025-04-07 14:06:29.055] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:29.057] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.057] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.057] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.057] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26880000
[2025-04-07 14:06:29.070] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:29.070] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.070] [info] Core [0] : Memory unit idle cycle 9460 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.070] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26890000
[2025-04-07 14:06:29.081] [info] Core [0] : MatMul active cycle 8316 Vector active cycle 0 
[2025-04-07 14:06:29.081] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.081] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.081] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26900000
[2025-04-07 14:06:29.081] [info] DDR4-CH_0: BW utilization 7% (743 reads, 0 writes)
[2025-04-07 14:06:29.095] [info] Core [0] : MatMul active cycle 8148 Vector active cycle 0 
[2025-04-07 14:06:29.095] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.095] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.095] [info] Core [0] : Systolic Array Utilization(%) 100.00 (81.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26910000
[2025-04-07 14:06:29.106] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:29.106] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.106] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.106] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26920000
[2025-04-07 14:06:29.115] [info] DDR4-CH_0: BW utilization 11% (1092 reads, 98 writes)
[2025-04-07 14:06:29.118] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:29.118] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.118] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.118] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26930000
[2025-04-07 14:06:29.131] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.131] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.131] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.131] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26940000
[2025-04-07 14:06:29.144] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.144] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.144] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.144] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26950000
[2025-04-07 14:06:29.144] [info] DDR4-CH_0: BW utilization 9% (907 reads, 0 writes)
[2025-04-07 14:06:29.154] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:29.154] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.154] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.154] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26960000
[2025-04-07 14:06:29.165] [info] Core [0] : MatMul active cycle 8058 Vector active cycle 0 
[2025-04-07 14:06:29.165] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.165] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.165] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26970000
[2025-04-07 14:06:29.176] [info] DDR4-CH_0: BW utilization 9% (874 reads, 86 writes)
[2025-04-07 14:06:29.181] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:29.181] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.181] [info] Core [0] : Memory unit idle cycle 9250 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.181] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26980000
[2025-04-07 14:06:29.193] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:29.193] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.193] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.193] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 26990000
[2025-04-07 14:06:29.208] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.208] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.208] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.208] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27000000
[2025-04-07 14:06:29.208] [info] DDR4-CH_0: BW utilization 10% (1011 reads, 12 writes)
[2025-04-07 14:06:29.218] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.218] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.218] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.218] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27010000
[2025-04-07 14:06:29.229] [info] Core [0] : MatMul active cycle 8562 Vector active cycle 0 
[2025-04-07 14:06:29.229] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.229] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.229] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27020000
[2025-04-07 14:06:29.235] [info] DDR4-CH_0: BW utilization 8% (831 reads, 0 writes)
[2025-04-07 14:06:29.237] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.237] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.237] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.237] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27030000
[2025-04-07 14:06:29.254] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:29.254] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.254] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.254] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27040000
[2025-04-07 14:06:29.266] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.266] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.266] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.266] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27050000
[2025-04-07 14:06:29.266] [info] DDR4-CH_0: BW utilization 11% (1003 reads, 98 writes)
[2025-04-07 14:06:29.279] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.279] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.279] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.279] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27060000
[2025-04-07 14:06:29.291] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.291] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.291] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.291] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27070000
[2025-04-07 14:06:29.298] [info] DDR4-CH_0: BW utilization 8% (880 reads, 0 writes)
[2025-04-07 14:06:29.302] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.302] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.302] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.302] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27080000
[2025-04-07 14:06:29.315] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.315] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.315] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.315] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27090000
[2025-04-07 14:06:29.327] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.327] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.327] [info] Core [0] : Memory unit idle cycle 9469 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.327] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27100000
[2025-04-07 14:06:29.327] [info] DDR4-CH_0: BW utilization 7% (718 reads, 0 writes)
[2025-04-07 14:06:29.343] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:29.343] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.343] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.343] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27110000
[2025-04-07 14:06:29.355] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.355] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.355] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.355] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27120000
[2025-04-07 14:06:29.363] [info] DDR4-CH_0: BW utilization 12% (1174 reads, 98 writes)
[2025-04-07 14:06:29.365] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.365] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.365] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.365] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27130000
[2025-04-07 14:06:29.377] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.377] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.377] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.377] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27140000
[2025-04-07 14:06:29.390] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.390] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.390] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.390] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27150000
[2025-04-07 14:06:29.390] [info] DDR4-CH_0: BW utilization 8% (819 reads, 0 writes)
[2025-04-07 14:06:29.400] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.400] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.400] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.400] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27160000
[2025-04-07 14:06:29.411] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:29.411] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.411] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.411] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27170000
[2025-04-07 14:06:29.420] [info] DDR4-CH_0: BW utilization 10% (991 reads, 86 writes)
[2025-04-07 14:06:29.423] [info] Core [0] : MatMul active cycle 8395 Vector active cycle 0 
[2025-04-07 14:06:29.423] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.423] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.423] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27180000
[2025-04-07 14:06:29.436] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:29.436] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.436] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.436] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27190000
[2025-04-07 14:06:29.452] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.452] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.452] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.452] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27200000
[2025-04-07 14:06:29.452] [info] DDR4-CH_0: BW utilization 9% (903 reads, 12 writes)
[2025-04-07 14:06:29.463] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.463] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.463] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.463] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27210000
[2025-04-07 14:06:29.475] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.475] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.475] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.475] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27220000
[2025-04-07 14:06:29.480] [info] DDR4-CH_0: BW utilization 8% (824 reads, 0 writes)
[2025-04-07 14:06:29.484] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:29.484] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.484] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.484] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27230000
[2025-04-07 14:06:29.498] [info] Core [0] : MatMul active cycle 7986 Vector active cycle 0 
[2025-04-07 14:06:29.498] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.498] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.498] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.86% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27240000
[2025-04-07 14:06:29.513] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:29.513] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.513] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.513] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27250000
[2025-04-07 14:06:29.513] [info] DDR4-CH_0: BW utilization 11% (1064 reads, 98 writes)
[2025-04-07 14:06:29.525] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:29.525] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.525] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.525] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27260000
[2025-04-07 14:06:29.536] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.536] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.536] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.536] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27270000
[2025-04-07 14:06:29.541] [info] DDR4-CH_0: BW utilization 8% (821 reads, 0 writes)
[2025-04-07 14:06:29.547] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.547] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.547] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.547] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27280000
[2025-04-07 14:06:29.559] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.559] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.559] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.559] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27290000
[2025-04-07 14:06:29.567] [info] Core [0] : MatMul active cycle 8490 Vector active cycle 0 
[2025-04-07 14:06:29.567] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.567] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.567] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27300000
[2025-04-07 14:06:29.567] [info] DDR4-CH_0: BW utilization 7% (735 reads, 0 writes)
[2025-04-07 14:06:29.588] [info] Core [0] : MatMul active cycle 8022 Vector active cycle 0 
[2025-04-07 14:06:29.588] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.588] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.588] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27310000
[2025-04-07 14:06:29.600] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:29.600] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.600] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.600] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27320000
[2025-04-07 14:06:29.606] [info] DDR4-CH_0: BW utilization 12% (1157 reads, 98 writes)
[2025-04-07 14:06:29.610] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:29.610] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.610] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.610] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27330000
[2025-04-07 14:06:29.621] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.621] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.621] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.621] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27340000
[2025-04-07 14:06:29.633] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.633] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.633] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.633] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27350000
[2025-04-07 14:06:29.633] [info] DDR4-CH_0: BW utilization 8% (820 reads, 0 writes)
[2025-04-07 14:06:29.645] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.645] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.645] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.645] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27360000
[2025-04-07 14:06:29.656] [info] Core [0] : MatMul active cycle 8148 Vector active cycle 0 
[2025-04-07 14:06:29.656] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.656] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.656] [info] Core [0] : Systolic Array Utilization(%) 100.00 (81.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27370000
[2025-04-07 14:06:29.664] [info] DDR4-CH_0: BW utilization 10% (992 reads, 86 writes)
[2025-04-07 14:06:29.668] [info] Core [0] : MatMul active cycle 8316 Vector active cycle 0 
[2025-04-07 14:06:29.668] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.668] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.668] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.16% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27380000
[2025-04-07 14:06:29.679] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:29.679] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.679] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.679] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27390000
[2025-04-07 14:06:29.694] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:29.694] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.694] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.694] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27400000
[2025-04-07 14:06:29.694] [info] DDR4-CH_0: BW utilization 9% (904 reads, 12 writes)
[2025-04-07 14:06:29.706] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.706] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.706] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.706] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27410000
[2025-04-07 14:06:29.719] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:29.719] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.719] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.719] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27420000
[2025-04-07 14:06:29.721] [info] DDR4-CH_0: BW utilization 8% (863 reads, 0 writes)
[2025-04-07 14:06:29.728] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.728] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.728] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.728] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27430000
[2025-04-07 14:06:29.742] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:29.742] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.742] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.742] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27440000
[2025-04-07 14:06:29.758] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.758] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.758] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.758] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27450000
[2025-04-07 14:06:29.758] [info] DDR4-CH_0: BW utilization 11% (1023 reads, 98 writes)
[2025-04-07 14:06:29.771] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:29.771] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.771] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.771] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27460000
[2025-04-07 14:06:29.783] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:29.783] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.783] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.783] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27470000
[2025-04-07 14:06:29.786] [info] DDR4-CH_0: BW utilization 8% (817 reads, 0 writes)
[2025-04-07 14:06:29.794] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.794] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.794] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.794] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27480000
[2025-04-07 14:06:29.805] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.805] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.805] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.805] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27490000
[2025-04-07 14:06:29.814] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.814] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.814] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.814] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27500000
[2025-04-07 14:06:29.814] [info] DDR4-CH_0: BW utilization 8% (845 reads, 0 writes)
[2025-04-07 14:06:29.819] [info] Layer Conv_30 finish at 27506471
[2025-04-07 14:06:29.819] [info] Total compute time 2151755
[2025-04-07 14:06:29.819] [info] executable layer count 1
[2025-04-07 14:06:29.819] [info] Start layer Conv_32
[2025-04-07 14:06:29.829] [info] Core [0] : MatMul active cycle 4887 Vector active cycle 0 
[2025-04-07 14:06:29.829] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.829] [info] Core [0] : Memory unit idle cycle 9260 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.829] [info] Core [0] : Systolic Array Utilization(%) 64.69 (48.87% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27510000
[2025-04-07 14:06:29.842] [info] Core [0] : MatMul active cycle 5831 Vector active cycle 0 
[2025-04-07 14:06:29.842] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.842] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.842] [info] Core [0] : Systolic Array Utilization(%) 69.02 (58.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27520000
[2025-04-07 14:06:29.851] [info] DDR4-CH_0: BW utilization 10% (931 reads, 98 writes)
[2025-04-07 14:06:29.854] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.854] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.854] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.854] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27530000
[2025-04-07 14:06:29.867] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.867] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.867] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.867] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27540000
[2025-04-07 14:06:29.880] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.880] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.880] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.880] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27550000
[2025-04-07 14:06:29.880] [info] DDR4-CH_0: BW utilization 7% (795 reads, 0 writes)
[2025-04-07 14:06:29.896] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.896] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.896] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.896] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27560000
[2025-04-07 14:06:29.906] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.906] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.906] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.906] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27570000
[2025-04-07 14:06:29.908] [info] DDR4-CH_0: BW utilization 7% (756 reads, 0 writes)
[2025-04-07 14:06:29.917] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:29.917] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.917] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.917] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27580000
[2025-04-07 14:06:29.935] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.935] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.935] [info] Core [0] : Memory unit idle cycle 9250 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.935] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27590000
[2025-04-07 14:06:29.949] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.949] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.949] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.949] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27600000
[2025-04-07 14:06:29.949] [info] DDR4-CH_0: BW utilization 12% (1174 reads, 98 writes)
[2025-04-07 14:06:29.961] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.962] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.962] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.962] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27610000
[2025-04-07 14:06:29.973] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.973] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.973] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.973] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27620000
[2025-04-07 14:06:29.977] [info] DDR4-CH_0: BW utilization 8% (825 reads, 0 writes)
[2025-04-07 14:06:29.984] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.984] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.984] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.984] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27630000
[2025-04-07 14:06:29.993] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.993] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.993] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.993] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27640000
[2025-04-07 14:06:30.011] [info] Core [0] : MatMul active cycle 8101 Vector active cycle 0 
[2025-04-07 14:06:30.011] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.011] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.011] [info] Core [0] : Systolic Array Utilization(%) 100.00 (81.01% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27650000
[2025-04-07 14:06:30.011] [info] DDR4-CH_0: BW utilization 10% (984 reads, 86 writes)
[2025-04-07 14:06:30.024] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:30.024] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.024] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.024] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27660000
[2025-04-07 14:06:30.036] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.036] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.036] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.036] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27670000
[2025-04-07 14:06:30.041] [info] DDR4-CH_0: BW utilization 8% (852 reads, 12 writes)
[2025-04-07 14:06:30.049] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.049] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.049] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.049] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27680000
[2025-04-07 14:06:30.060] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.060] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.060] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.060] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27690000
[2025-04-07 14:06:30.072] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:30.073] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.073] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.073] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27700000
[2025-04-07 14:06:30.073] [info] DDR4-CH_0: BW utilization 8% (896 reads, 0 writes)
[2025-04-07 14:06:30.084] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:30.084] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.084] [info] Core [0] : Memory unit idle cycle 9469 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.084] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27710000
[2025-04-07 14:06:30.101] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:30.101] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.101] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.101] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27720000
[2025-04-07 14:06:30.108] [info] DDR4-CH_0: BW utilization 11% (1044 reads, 98 writes)
[2025-04-07 14:06:30.112] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:30.112] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.112] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.112] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27730000
[2025-04-07 14:06:30.124] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.124] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.124] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.124] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27740000
[2025-04-07 14:06:30.137] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.137] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.137] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.137] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27750000
[2025-04-07 14:06:30.137] [info] DDR4-CH_0: BW utilization 8% (823 reads, 0 writes)
[2025-04-07 14:06:30.151] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.151] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.151] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.151] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27760000
[2025-04-07 14:06:30.163] [info] Core [0] : MatMul active cycle 8490 Vector active cycle 0 
[2025-04-07 14:06:30.163] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.163] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.163] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27770000
[2025-04-07 14:06:30.166] [info] DDR4-CH_0: BW utilization 8% (820 reads, 0 writes)
[2025-04-07 14:06:30.175] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:30.175] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.175] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.175] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27780000
[2025-04-07 14:06:30.192] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:30.192] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.192] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.192] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27790000
[2025-04-07 14:06:30.205] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:30.205] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.205] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.205] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27800000
[2025-04-07 14:06:30.205] [info] DDR4-CH_0: BW utilization 10% (994 reads, 98 writes)
[2025-04-07 14:06:30.220] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.220] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.220] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.220] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27810000
[2025-04-07 14:06:30.233] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.233] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.233] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.233] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27820000
[2025-04-07 14:06:30.235] [info] DDR4-CH_0: BW utilization 9% (938 reads, 0 writes)
[2025-04-07 14:06:30.244] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.244] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.244] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.244] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27830000
[2025-04-07 14:06:30.253] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:30.253] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.253] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.253] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27840000
[2025-04-07 14:06:30.268] [info] Core [0] : MatMul active cycle 8022 Vector active cycle 0 
[2025-04-07 14:06:30.268] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.268] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.268] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27850000
[2025-04-07 14:06:30.268] [info] DDR4-CH_0: BW utilization 10% (945 reads, 86 writes)
[2025-04-07 14:06:30.283] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:30.283] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.283] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.283] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27860000
[2025-04-07 14:06:30.295] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:30.295] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.295] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.295] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27870000
[2025-04-07 14:06:30.298] [info] DDR4-CH_0: BW utilization 9% (910 reads, 12 writes)
[2025-04-07 14:06:30.307] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.307] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.307] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.307] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27880000
[2025-04-07 14:06:30.321] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:30.321] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.321] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.321] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27890000
[2025-04-07 14:06:30.334] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.334] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.334] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.334] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27900000
[2025-04-07 14:06:30.334] [info] DDR4-CH_0: BW utilization 9% (949 reads, 0 writes)
[2025-04-07 14:06:30.343] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:30.343] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.343] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.343] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27910000
[2025-04-07 14:06:30.362] [info] Core [0] : MatMul active cycle 8058 Vector active cycle 0 
[2025-04-07 14:06:30.362] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.362] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.362] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.58% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27920000
[2025-04-07 14:06:30.366] [info] DDR4-CH_0: BW utilization 9% (854 reads, 98 writes)
[2025-04-07 14:06:30.374] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:30.374] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.374] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.374] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27930000
[2025-04-07 14:06:30.386] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:30.386] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.386] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.386] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27940000
[2025-04-07 14:06:30.397] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.397] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.397] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.397] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27950000
[2025-04-07 14:06:30.397] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:30.410] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.410] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.410] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.410] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27960000
[2025-04-07 14:06:30.424] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.424] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.424] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.424] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27970000
[2025-04-07 14:06:30.427] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:30.436] [info] Core [0] : MatMul active cycle 8121 Vector active cycle 0 
[2025-04-07 14:06:30.436] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.436] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.436] [info] Core [0] : Systolic Array Utilization(%) 100.00 (81.21% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27980000
[2025-04-07 14:06:30.452] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:30.452] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.452] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.452] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 27990000
[2025-04-07 14:06:30.464] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:30.464] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.464] [info] Core [0] : Memory unit idle cycle 9666 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.464] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28000000
[2025-04-07 14:06:30.464] [info] DDR4-CH_0: BW utilization 10% (969 reads, 98 writes)
[2025-04-07 14:06:30.480] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.480] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.480] [info] Core [0] : Memory unit idle cycle 9365 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.480] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28010000
[2025-04-07 14:06:30.493] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.493] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.493] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.493] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28020000
[2025-04-07 14:06:30.499] [info] DDR4-CH_0: BW utilization 9% (965 reads, 0 writes)
[2025-04-07 14:06:30.508] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.508] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.508] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.508] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28030000
[2025-04-07 14:06:30.517] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.517] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.517] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.517] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28040000
[2025-04-07 14:06:30.530] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:30.530] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.530] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.530] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28050000
[2025-04-07 14:06:30.530] [info] DDR4-CH_0: BW utilization 8% (856 reads, 6 writes)
[2025-04-07 14:06:30.547] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.547] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.547] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.547] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28060000
[2025-04-07 14:06:30.560] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:30.560] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.560] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.560] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28070000
[2025-04-07 14:06:30.563] [info] DDR4-CH_0: BW utilization 10% (975 reads, 92 writes)
[2025-04-07 14:06:30.571] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.571] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.571] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.571] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28080000
[2025-04-07 14:06:30.583] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.583] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.583] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.583] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28090000
[2025-04-07 14:06:30.595] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.595] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.595] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.595] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28100000
[2025-04-07 14:06:30.595] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:30.604] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.604] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.604] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.604] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28110000
[2025-04-07 14:06:30.624] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:30.624] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.624] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.624] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28120000
[2025-04-07 14:06:30.627] [info] DDR4-CH_0: BW utilization 9% (858 reads, 98 writes)
[2025-04-07 14:06:30.637] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.637] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.637] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.637] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28130000
[2025-04-07 14:06:30.648] [info] Core [0] : MatMul active cycle 8443 Vector active cycle 0 
[2025-04-07 14:06:30.648] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.648] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.648] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.43% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28140000
[2025-04-07 14:06:30.659] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.659] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.659] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.659] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28150000
[2025-04-07 14:06:30.659] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:30.670] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.670] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.670] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.670] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28160000
[2025-04-07 14:06:30.683] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.683] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.683] [info] Core [0] : Memory unit idle cycle 9460 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.683] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28170000
[2025-04-07 14:06:30.688] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:30.694] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:30.694] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.694] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.694] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28180000
[2025-04-07 14:06:30.710] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:30.710] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.710] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.710] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28190000
[2025-04-07 14:06:30.721] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:30.721] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.721] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.721] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28200000
[2025-04-07 14:06:30.721] [info] DDR4-CH_0: BW utilization 10% (966 reads, 98 writes)
[2025-04-07 14:06:30.733] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:30.733] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.733] [info] Core [0] : Memory unit idle cycle 9582 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.733] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28210000
[2025-04-07 14:06:30.747] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.747] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.747] [info] Core [0] : Memory unit idle cycle 9449 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.747] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28220000
[2025-04-07 14:06:30.754] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:30.762] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.762] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.762] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.762] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28230000
[2025-04-07 14:06:30.773] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.773] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.773] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.773] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28240000
[2025-04-07 14:06:30.784] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:30.784] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.784] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.784] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28250000
[2025-04-07 14:06:30.784] [info] DDR4-CH_0: BW utilization 8% (857 reads, 0 writes)
[2025-04-07 14:06:30.801] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:30.801] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.801] [info] Core [0] : Memory unit idle cycle 9250 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.801] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28260000
[2025-04-07 14:06:30.814] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:30.814] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.814] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.814] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28270000
[2025-04-07 14:06:30.819] [info] DDR4-CH_0: BW utilization 10% (978 reads, 98 writes)
[2025-04-07 14:06:30.827] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:30.827] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.827] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.827] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28280000
[2025-04-07 14:06:30.843] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.843] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.843] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.843] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28290000
[2025-04-07 14:06:30.854] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.854] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.854] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.854] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28300000
[2025-04-07 14:06:30.854] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:30.863] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.863] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.863] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.863] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28310000
[2025-04-07 14:06:30.881] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:30.881] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.881] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.881] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28320000
[2025-04-07 14:06:30.885] [info] DDR4-CH_0: BW utilization 9% (854 reads, 98 writes)
[2025-04-07 14:06:30.894] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.894] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.894] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.894] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28330000
[2025-04-07 14:06:30.905] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:30.905] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.905] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.905] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28340000
[2025-04-07 14:06:30.917] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:30.917] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.917] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.917] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28350000
[2025-04-07 14:06:30.917] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:30.929] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.929] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.929] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.929] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28360000
[2025-04-07 14:06:30.940] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.940] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.940] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.940] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28370000
[2025-04-07 14:06:30.946] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:30.951] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:30.951] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.951] [info] Core [0] : Memory unit idle cycle 9469 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.951] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28380000
[2025-04-07 14:06:30.968] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:30.968] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.968] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.968] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28390000
[2025-04-07 14:06:30.979] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.979] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.979] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.979] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28400000
[2025-04-07 14:06:30.979] [info] DDR4-CH_0: BW utilization 10% (966 reads, 98 writes)
[2025-04-07 14:06:30.991] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:30.991] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.991] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.991] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28410000
[2025-04-07 14:06:31.003] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:31.003] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.003] [info] Core [0] : Memory unit idle cycle 9507 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.003] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28420000
[2025-04-07 14:06:31.011] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:31.017] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.017] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.017] [info] Core [0] : Memory unit idle cycle 9524 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.017] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28430000
[2025-04-07 14:06:31.029] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.029] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.029] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.029] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28440000
[2025-04-07 14:06:31.043] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:31.043] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.043] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.043] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28450000
[2025-04-07 14:06:31.043] [info] DDR4-CH_0: BW utilization 8% (857 reads, 0 writes)
[2025-04-07 14:06:31.058] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:31.058] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.058] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.058] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28460000
[2025-04-07 14:06:31.072] [info] Core [0] : MatMul active cycle 8562 Vector active cycle 0 
[2025-04-07 14:06:31.072] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.072] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.072] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28470000
[2025-04-07 14:06:31.080] [info] DDR4-CH_0: BW utilization 10% (978 reads, 98 writes)
[2025-04-07 14:06:31.088] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:31.088] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.088] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.088] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28480000
[2025-04-07 14:06:31.102] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.102] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.102] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.102] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28490000
[2025-04-07 14:06:31.115] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.115] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.115] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.115] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28500000
[2025-04-07 14:06:31.115] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:31.124] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.124] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.124] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.124] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28510000
[2025-04-07 14:06:31.139] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:31.139] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.139] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.139] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28520000
[2025-04-07 14:06:31.146] [info] DDR4-CH_0: BW utilization 9% (854 reads, 98 writes)
[2025-04-07 14:06:31.154] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.154] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.154] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.154] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28530000
[2025-04-07 14:06:31.167] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.167] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.167] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.167] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28540000
[2025-04-07 14:06:31.178] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:31.178] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.178] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.179] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28550000
[2025-04-07 14:06:31.179] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:31.190] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.190] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.190] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.190] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28560000
[2025-04-07 14:06:31.203] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.203] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.203] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.203] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28570000
[2025-04-07 14:06:31.210] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:31.212] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.212] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.212] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.212] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28580000
[2025-04-07 14:06:31.233] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:31.234] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.234] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.234] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28590000
[2025-04-07 14:06:31.246] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.246] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.246] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.246] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28600000
[2025-04-07 14:06:31.246] [info] DDR4-CH_0: BW utilization 10% (969 reads, 98 writes)
[2025-04-07 14:06:31.257] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.257] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.257] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.257] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28610000
[2025-04-07 14:06:31.268] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:31.268] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.268] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.268] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28620000
[2025-04-07 14:06:31.277] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:31.281] [info] Core [0] : MatMul active cycle 8590 Vector active cycle 0 
[2025-04-07 14:06:31.281] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.281] [info] Core [0] : Memory unit idle cycle 9414 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.281] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28630000
[2025-04-07 14:06:31.294] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.294] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.294] [info] Core [0] : Memory unit idle cycle 9720 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.294] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28640000
[2025-04-07 14:06:31.306] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:31.306] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.306] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.306] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28650000
[2025-04-07 14:06:31.306] [info] DDR4-CH_0: BW utilization 7% (794 reads, 0 writes)
[2025-04-07 14:06:31.320] [info] Core [0] : MatMul active cycle 8232 Vector active cycle 0 
[2025-04-07 14:06:31.321] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.321] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.321] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.32% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28660000
[2025-04-07 14:06:31.332] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.332] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.332] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.332] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28670000
[2025-04-07 14:06:31.343] [info] DDR4-CH_0: BW utilization 11% (1036 reads, 99 writes)
[2025-04-07 14:06:31.348] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:31.348] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.348] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.348] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28680000
[2025-04-07 14:06:31.361] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:31.361] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.361] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.361] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28690000
[2025-04-07 14:06:31.377] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.377] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.377] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.377] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28700000
[2025-04-07 14:06:31.377] [info] DDR4-CH_0: BW utilization 9% (954 reads, 0 writes)
[2025-04-07 14:06:31.386] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.386] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.386] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.386] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28710000
[2025-04-07 14:06:31.399] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:31.399] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.399] [info] Core [0] : Memory unit idle cycle 9306 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.399] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28720000
[2025-04-07 14:06:31.409] [info] DDR4-CH_0: BW utilization 9% (869 reads, 89 writes)
[2025-04-07 14:06:31.415] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.415] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.415] [info] Core [0] : Memory unit idle cycle 9627 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.415] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28730000
[2025-04-07 14:06:31.429] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.429] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.429] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.429] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28740000
[2025-04-07 14:06:31.441] [info] Core [0] : MatMul active cycle 8490 Vector active cycle 0 
[2025-04-07 14:06:31.441] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.441] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.441] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28750000
[2025-04-07 14:06:31.441] [info] DDR4-CH_0: BW utilization 9% (970 reads, 10 writes)
[2025-04-07 14:06:31.452] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:31.452] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.452] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.452] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28760000
[2025-04-07 14:06:31.464] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.464] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.464] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.464] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28770000
[2025-04-07 14:06:31.471] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:31.474] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:31.474] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.474] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.474] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28780000
[2025-04-07 14:06:28.954] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:28.954] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.954] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.954] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28790000
[2025-04-07 14:06:28.967] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.968] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.968] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.968] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28800000
[2025-04-07 14:06:28.968] [info] DDR4-CH_0: BW utilization 10% (961 reads, 97 writes)
[2025-04-07 14:06:28.979] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:28.979] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.979] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.979] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28810000
[2025-04-07 14:06:28.991] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:28.991] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:28.991] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:28.991] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28820000
[2025-04-07 14:06:29.000] [info] DDR4-CH_0: BW utilization 9% (939 reads, 0 writes)
[2025-04-07 14:06:29.003] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:29.003] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.003] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.003] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28830000
[2025-04-07 14:06:29.015] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.015] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.015] [info] Core [0] : Memory unit idle cycle 9460 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.015] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28840000
[2025-04-07 14:06:29.027] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.027] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.027] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.027] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28850000
[2025-04-07 14:06:29.027] [info] DDR4-CH_0: BW utilization 7% (717 reads, 0 writes)
[2025-04-07 14:06:29.043] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:29.043] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.043] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.043] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28860000
[2025-04-07 14:06:29.054] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:29.054] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.054] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.054] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28870000
[2025-04-07 14:06:29.063] [info] DDR4-CH_0: BW utilization 12% (1150 reads, 97 writes)
[2025-04-07 14:06:29.065] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.065] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.065] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.065] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28880000
[2025-04-07 14:06:29.080] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:29.080] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.080] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.080] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28890000
[2025-04-07 14:06:29.098] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:29.098] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.098] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.098] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28900000
[2025-04-07 14:06:29.098] [info] DDR4-CH_0: BW utilization 8% (849 reads, 0 writes)
[2025-04-07 14:06:29.111] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.111] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.111] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.111] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28910000
[2025-04-07 14:06:29.123] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:29.123] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.123] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.123] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28920000
[2025-04-07 14:06:29.134] [info] DDR4-CH_0: BW utilization 9% (874 reads, 87 writes)
[2025-04-07 14:06:29.140] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.140] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.140] [info] Core [0] : Memory unit idle cycle 9250 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.140] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28930000
[2025-04-07 14:06:29.153] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.153] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.153] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.153] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28940000
[2025-04-07 14:06:29.168] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.168] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.168] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.168] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28950000
[2025-04-07 14:06:29.168] [info] DDR4-CH_0: BW utilization 10% (1021 reads, 12 writes)
[2025-04-07 14:06:29.180] [info] Core [0] : MatMul active cycle 8415 Vector active cycle 0 
[2025-04-07 14:06:29.180] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.180] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.180] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.15% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28960000
[2025-04-07 14:06:29.191] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.191] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.191] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.191] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28970000
[2025-04-07 14:06:29.198] [info] DDR4-CH_0: BW utilization 8% (818 reads, 0 writes)
[2025-04-07 14:06:29.202] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.202] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.202] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.202] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28980000
[2025-04-07 14:06:29.220] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:29.220] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.220] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.220] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 28990000
[2025-04-07 14:06:29.234] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.234] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.234] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.234] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29000000
[2025-04-07 14:06:29.234] [info] DDR4-CH_0: BW utilization 11% (1058 reads, 99 writes)
[2025-04-07 14:06:29.246] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.246] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.246] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.246] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29010000
[2025-04-07 14:06:29.257] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.257] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.257] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.257] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29020000
[2025-04-07 14:06:29.264] [info] DDR4-CH_0: BW utilization 8% (827 reads, 0 writes)
[2025-04-07 14:06:29.268] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.268] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.268] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.268] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29030000
[2025-04-07 14:06:29.280] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.280] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.280] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.280] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29040000
[2025-04-07 14:06:29.290] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.291] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.291] [info] Core [0] : Memory unit idle cycle 9469 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.291] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29050000
[2025-04-07 14:06:29.291] [info] DDR4-CH_0: BW utilization 7% (719 reads, 0 writes)
[2025-04-07 14:06:29.308] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:29.308] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.308] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.308] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29060000
[2025-04-07 14:06:29.320] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.320] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.320] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.320] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29070000
[2025-04-07 14:06:29.328] [info] DDR4-CH_0: BW utilization 12% (1176 reads, 97 writes)
[2025-04-07 14:06:29.331] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.331] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.331] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.331] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29080000
[2025-04-07 14:06:29.343] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.343] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.343] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.343] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29090000
[2025-04-07 14:06:29.357] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.357] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.357] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.357] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29100000
[2025-04-07 14:06:29.357] [info] DDR4-CH_0: BW utilization 8% (817 reads, 0 writes)
[2025-04-07 14:06:29.369] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.369] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.369] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.369] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29110000
[2025-04-07 14:06:29.381] [info] Core [0] : MatMul active cycle 8248 Vector active cycle 0 
[2025-04-07 14:06:29.381] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.381] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.381] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.48% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29120000
[2025-04-07 14:06:29.390] [info] DDR4-CH_0: BW utilization 10% (993 reads, 85 writes)
[2025-04-07 14:06:29.395] [info] Core [0] : MatMul active cycle 8280 Vector active cycle 0 
[2025-04-07 14:06:29.395] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.395] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.395] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29130000
[2025-04-07 14:06:29.408] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.408] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.408] [info] Core [0] : Memory unit idle cycle 9348 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.408] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29140000
[2025-04-07 14:06:29.422] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.422] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.422] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.422] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29150000
[2025-04-07 14:06:29.422] [info] DDR4-CH_0: BW utilization 9% (903 reads, 12 writes)
[2025-04-07 14:06:29.435] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:29.435] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.435] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.435] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29160000
[2025-04-07 14:06:29.447] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:29.447] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.447] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.447] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29170000
[2025-04-07 14:06:29.451] [info] DDR4-CH_0: BW utilization 8% (823 reads, 0 writes)
[2025-04-07 14:06:29.457] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.457] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.457] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.457] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29180000
[2025-04-07 14:06:29.473] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:29.473] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.473] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.473] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29190000
[2025-04-07 14:06:29.488] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.488] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.488] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.488] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29200000
[2025-04-07 14:06:29.488] [info] DDR4-CH_0: BW utilization 11% (1065 reads, 99 writes)
[2025-04-07 14:06:29.501] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.501] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.501] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.501] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29210000
[2025-04-07 14:06:29.512] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.512] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.512] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.512] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29220000
[2025-04-07 14:06:29.516] [info] DDR4-CH_0: BW utilization 8% (818 reads, 0 writes)
[2025-04-07 14:06:29.523] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:29.523] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.523] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.523] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29230000
[2025-04-07 14:06:29.536] [info] Core [0] : MatMul active cycle 8475 Vector active cycle 0 
[2025-04-07 14:06:29.536] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.536] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.536] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.75% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29240000
[2025-04-07 14:06:29.545] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.545] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.545] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.545] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29250000
[2025-04-07 14:06:29.545] [info] DDR4-CH_0: BW utilization 7% (793 reads, 0 writes)
[2025-04-07 14:06:29.564] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:29.564] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.564] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.564] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29260000
[2025-04-07 14:06:29.577] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.577] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.577] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.577] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29270000
[2025-04-07 14:06:29.582] [info] DDR4-CH_0: BW utilization 11% (1099 reads, 99 writes)
[2025-04-07 14:06:29.588] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.588] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.588] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.588] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29280000
[2025-04-07 14:06:29.600] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.600] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.600] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.600] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29290000
[2025-04-07 14:06:29.611] [info] Core [0] : MatMul active cycle 8442 Vector active cycle 0 
[2025-04-07 14:06:29.611] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.611] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.611] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.42% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29300000
[2025-04-07 14:06:29.611] [info] DDR4-CH_0: BW utilization 8% (833 reads, 0 writes)
[2025-04-07 14:06:29.625] [info] Core [0] : MatMul active cycle 8463 Vector active cycle 0 
[2025-04-07 14:06:29.625] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.625] [info] Core [0] : Memory unit idle cycle 9460 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.625] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29310000
[2025-04-07 14:06:29.637] [info] Core [0] : MatMul active cycle 8295 Vector active cycle 0 
[2025-04-07 14:06:29.637] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.637] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.637] [info] Core [0] : Systolic Array Utilization(%) 100.00 (82.95% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29320000
[2025-04-07 14:06:29.649] [info] DDR4-CH_0: BW utilization 10% (979 reads, 85 writes)
[2025-04-07 14:06:29.655] [info] Core [0] : MatMul active cycle 8169 Vector active cycle 0 
[2025-04-07 14:06:29.655] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.655] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.655] [info] Core [0] : Systolic Array Utilization(%) 100.00 (81.69% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29330000
[2025-04-07 14:06:29.666] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.666] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.666] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.666] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29340000
[2025-04-07 14:06:29.680] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.680] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.680] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.680] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29350000
[2025-04-07 14:06:29.680] [info] DDR4-CH_0: BW utilization 9% (903 reads, 12 writes)
[2025-04-07 14:06:29.692] [info] Core [0] : MatMul active cycle 8574 Vector active cycle 0 
[2025-04-07 14:06:29.692] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.692] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.692] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.74% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29360000
[2025-04-07 14:06:29.709] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:29.709] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.709] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.709] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29370000
[2025-04-07 14:06:29.712] [info] DDR4-CH_0: BW utilization 9% (922 reads, 0 writes)
[2025-04-07 14:06:29.718] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:29.718] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.718] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.718] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29380000
[2025-04-07 14:06:29.733] [info] Core [0] : MatMul active cycle 7965 Vector active cycle 0 
[2025-04-07 14:06:29.733] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.733] [info] Core [0] : Memory unit idle cycle 9615 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.733] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.65% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29390000
[2025-04-07 14:06:29.750] [info] Core [0] : MatMul active cycle 8499 Vector active cycle 0 
[2025-04-07 14:06:29.750] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.750] [info] Core [0] : Memory unit idle cycle 9318 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.750] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.99% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29400000
[2025-04-07 14:06:29.750] [info] DDR4-CH_0: BW utilization 10% (965 reads, 97 writes)
[2025-04-07 14:06:29.764] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.764] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.764] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.764] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29410000
[2025-04-07 14:06:29.777] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.777] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.777] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.777] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29420000
[2025-04-07 14:06:29.779] [info] DDR4-CH_0: BW utilization 8% (858 reads, 0 writes)
[2025-04-07 14:06:29.788] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.788] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.789] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.789] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29430000
[2025-04-07 14:06:29.800] [info] Core [0] : MatMul active cycle 8406 Vector active cycle 0 
[2025-04-07 14:06:29.801] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.801] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.801] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.06% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29440000
[2025-04-07 14:06:29.809] [info] Core [0] : MatMul active cycle 8535 Vector active cycle 0 
[2025-04-07 14:06:29.809] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.809] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.809] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29450000
[2025-04-07 14:06:29.810] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:29.828] [info] Core [0] : MatMul active cycle 7938 Vector active cycle 0 
[2025-04-07 14:06:29.828] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.828] [info] Core [0] : Memory unit idle cycle 9259 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.828] [info] Core [0] : Systolic Array Utilization(%) 100.00 (79.38% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29460000
[2025-04-07 14:06:29.842] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.842] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.842] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.842] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29470000
[2025-04-07 14:06:29.846] [info] DDR4-CH_0: BW utilization 10% (989 reads, 99 writes)
[2025-04-07 14:06:29.855] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.855] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.855] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.855] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29480000
[2025-04-07 14:06:29.868] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.868] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.868] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.868] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29490000
[2025-04-07 14:06:29.881] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.881] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.881] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.881] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29500000
[2025-04-07 14:06:29.881] [info] DDR4-CH_0: BW utilization 9% (943 reads, 0 writes)
[2025-04-07 14:06:29.892] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.892] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.892] [info] Core [0] : Memory unit idle cycle 9650 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.892] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29510000
[2025-04-07 14:06:29.904] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.904] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.904] [info] Core [0] : Memory unit idle cycle 9493 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.904] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29520000
[2025-04-07 14:06:29.912] [info] DDR4-CH_0: BW utilization 9% (867 reads, 87 writes)
[2025-04-07 14:06:29.920] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:29.920] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.920] [info] Core [0] : Memory unit idle cycle 9576 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.920] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29530000
[2025-04-07 14:06:29.931] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.931] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.931] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.931] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29540000
[2025-04-07 14:06:29.942] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.942] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.942] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.942] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29550000
[2025-04-07 14:06:29.942] [info] DDR4-CH_0: BW utilization 9% (966 reads, 12 writes)
[2025-04-07 14:06:29.956] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.956] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.956] [info] Core [0] : Memory unit idle cycle 9357 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.956] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29560000
[2025-04-07 14:06:29.970] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:29.970] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.970] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.970] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29570000
[2025-04-07 14:06:29.975] [info] DDR4-CH_0: BW utilization 9% (966 reads, 0 writes)
[2025-04-07 14:06:29.983] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:29.983] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.983] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.983] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29580000
[2025-04-07 14:06:29.995] [info] Core [0] : MatMul active cycle 8085 Vector active cycle 0 
[2025-04-07 14:06:29.995] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:29.995] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:29.995] [info] Core [0] : Systolic Array Utilization(%) 100.00 (80.85% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29590000
[2025-04-07 14:06:30.010] [info] Core [0] : MatMul active cycle 8379 Vector active cycle 0 
[2025-04-07 14:06:30.010] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.010] [info] Core [0] : Memory unit idle cycle 9516 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.010] [info] Core [0] : Systolic Array Utilization(%) 100.00 (83.79% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29600000
[2025-04-07 14:06:30.010] [info] DDR4-CH_0: BW utilization 9% (858 reads, 97 writes)
[2025-04-07 14:06:30.023] [info] Core [0] : MatMul active cycle 8590 Vector active cycle 0 
[2025-04-07 14:06:30.023] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.023] [info] Core [0] : Memory unit idle cycle 9408 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.023] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.90% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29610000
[2025-04-07 14:06:30.039] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.039] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.039] [info] Core [0] : Memory unit idle cycle 9683 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.039] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29620000
[2025-04-07 14:06:30.042] [info] DDR4-CH_0: BW utilization 9% (969 reads, 0 writes)
[2025-04-07 14:06:30.051] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:30.051] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.051] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.051] [info] Core [0] : Systolic Array Utilization(%) 100.00 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29630000
[2025-04-07 14:06:30.063] [info] Core [0] : MatMul active cycle 8478 Vector active cycle 0 
[2025-04-07 14:06:30.063] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.063] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.063] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.78% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29640000
[2025-04-07 14:06:30.072] [info] Core [0] : MatMul active cycle 8427 Vector active cycle 0 
[2025-04-07 14:06:30.072] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.072] [info] Core [0] : Memory unit idle cycle 9786 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.072] [info] Core [0] : Systolic Array Utilization(%) 100.00 (84.27% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29650000
[2025-04-07 14:06:30.072] [info] DDR4-CH_0: BW utilization 8% (865 reads, 0 writes)
[2025-04-07 14:06:30.077] [info] Layer Conv_32 finish at 29658152
[2025-04-07 14:06:30.077] [info] Total compute time 2151681
[2025-04-07 14:06:30.077] [info] executable layer count 2
[2025-04-07 14:06:30.077] [info] Start layer Conv_35
[2025-04-07 14:06:30.082] [info] Core [0] : MatMul active cycle 6845 Vector active cycle 0 
[2025-04-07 14:06:30.082] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.082] [info] Core [0] : Memory unit idle cycle 9696 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.082] [info] Core [0] : Systolic Array Utilization(%) 86.44 (68.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29660000
[2025-04-07 14:06:30.090] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.090] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.090] [info] Core [0] : Memory unit idle cycle 9891 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.090] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29670000
[2025-04-07 14:06:30.094] [info] DDR4-CH_0: BW utilization 5% (412 reads, 97 writes)
[2025-04-07 14:06:30.098] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.098] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.098] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.098] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29680000
[2025-04-07 14:06:30.108] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:30.108] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.108] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.108] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29690000
[2025-04-07 14:06:30.117] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.117] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.117] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.117] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29700000
[2025-04-07 14:06:30.117] [info] DDR4-CH_0: BW utilization 5% (515 reads, 0 writes)
[2025-04-07 14:06:30.128] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.128] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.128] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.128] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29710000
[2025-04-07 14:06:30.138] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.138] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.138] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.138] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29720000
[2025-04-07 14:06:30.142] [info] DDR4-CH_0: BW utilization 5% (515 reads, 73 writes)
[2025-04-07 14:06:30.146] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.146] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.146] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.146] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29730000
[2025-04-07 14:06:30.156] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.156] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.156] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.156] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29740000
[2025-04-07 14:06:30.165] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.165] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.165] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.165] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29750000
[2025-04-07 14:06:30.165] [info] DDR4-CH_0: BW utilization 4% (412 reads, 73 writes)
[2025-04-07 14:06:30.173] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.173] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.173] [info] Core [0] : Memory unit idle cycle 9891 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.173] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29760000
[2025-04-07 14:06:30.182] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.182] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.182] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.182] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29770000
[2025-04-07 14:06:30.186] [info] DDR4-CH_0: BW utilization 5% (515 reads, 0 writes)
[2025-04-07 14:06:30.191] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.191] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.191] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.191] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29780000
[2025-04-07 14:06:30.200] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.200] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.200] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.200] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29790000
[2025-04-07 14:06:30.209] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.209] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.209] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.209] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29800000
[2025-04-07 14:06:30.209] [info] DDR4-CH_0: BW utilization 5% (515 reads, 74 writes)
[2025-04-07 14:06:30.217] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:30.217] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.217] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.217] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29810000
[2025-04-07 14:06:30.226] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.226] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.226] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.226] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29820000
[2025-04-07 14:06:30.230] [info] DDR4-CH_0: BW utilization 5% (515 reads, 0 writes)
[2025-04-07 14:06:30.235] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.235] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.235] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.235] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29830000
[2025-04-07 14:06:30.244] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.244] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.244] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.244] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29840000
[2025-04-07 14:06:30.251] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.251] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.251] [info] Core [0] : Memory unit idle cycle 9891 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.251] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29850000
[2025-04-07 14:06:30.251] [info] DDR4-CH_0: BW utilization 4% (412 reads, 74 writes)
[2025-04-07 14:06:30.259] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.259] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.259] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.259] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29860000
[2025-04-07 14:06:30.267] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.267] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.267] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.267] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29870000
[2025-04-07 14:06:30.272] [info] DDR4-CH_0: BW utilization 5% (515 reads, 73 writes)
[2025-04-07 14:06:30.276] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.277] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.277] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.277] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29880000
[2025-04-07 14:06:30.285] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.285] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.285] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.285] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29890000
[2025-04-07 14:06:30.293] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.293] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.293] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.293] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29900000
[2025-04-07 14:06:30.293] [info] DDR4-CH_0: BW utilization 5% (515 reads, 0 writes)
[2025-04-07 14:06:30.301] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.301] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.301] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.301] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29910000
[2025-04-07 14:06:30.312] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.312] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.312] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.312] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29920000
[2025-04-07 14:06:30.316] [info] DDR4-CH_0: BW utilization 5% (494 reads, 75 writes)
[2025-04-07 14:06:30.320] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.320] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.320] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.320] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29930000
[2025-04-07 14:06:30.327] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:30.327] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.327] [info] Core [0] : Memory unit idle cycle 9889 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.327] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29940000
[2025-04-07 14:06:30.336] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.336] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.336] [info] Core [0] : Memory unit idle cycle 9784 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.336] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29950000
[2025-04-07 14:06:30.336] [info] DDR4-CH_0: BW utilization 4% (433 reads, 0 writes)
[2025-04-07 14:06:30.345] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.345] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.345] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.345] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29960000
[2025-04-07 14:06:30.354] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.354] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.354] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.354] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29970000
[2025-04-07 14:06:30.358] [info] DDR4-CH_0: BW utilization 5% (515 reads, 73 writes)
[2025-04-07 14:06:30.362] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.362] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.362] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.362] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29980000
[2025-04-07 14:06:30.372] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.372] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.372] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.372] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 29990000
[2025-04-07 14:06:30.382] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.383] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.383] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.383] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30000000
[2025-04-07 14:06:30.383] [info] DDR4-CH_0: BW utilization 5% (447 reads, 61 writes)
[2025-04-07 14:06:30.392] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.392] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.392] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.392] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30010000
[2025-04-07 14:06:30.402] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.402] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.402] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.402] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30020000
[2025-04-07 14:06:30.405] [info] DDR4-CH_0: BW utilization 5% (509 reads, 12 writes)
[2025-04-07 14:06:30.409] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.409] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.409] [info] Core [0] : Memory unit idle cycle 9853 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.409] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30030000
[2025-04-07 14:06:30.419] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.419] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.419] [info] Core [0] : Memory unit idle cycle 9820 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.419] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30040000
[2025-04-07 14:06:30.429] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.429] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.429] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.429] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30050000
[2025-04-07 14:06:30.429] [info] DDR4-CH_0: BW utilization 5% (486 reads, 74 writes)
[2025-04-07 14:06:30.437] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:30.438] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.438] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.438] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30060000
[2025-04-07 14:06:30.447] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.447] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.447] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.447] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30070000
[2025-04-07 14:06:30.451] [info] DDR4-CH_0: BW utilization 5% (515 reads, 0 writes)
[2025-04-07 14:06:30.455] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.455] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.455] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.455] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30080000
[2025-04-07 14:06:30.465] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.465] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.465] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.465] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30090000
[2025-04-07 14:06:30.473] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.473] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.473] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.473] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30100000
[2025-04-07 14:06:30.473] [info] DDR4-CH_0: BW utilization 5% (515 reads, 74 writes)
[2025-04-07 14:06:30.481] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.481] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.481] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.481] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30110000
[2025-04-07 14:06:30.488] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.488] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.488] [info] Core [0] : Memory unit idle cycle 9817 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.488] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30120000
[2025-04-07 14:06:30.494] [info] DDR4-CH_0: BW utilization 4% (412 reads, 15 writes)
[2025-04-07 14:06:30.499] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.499] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.499] [info] Core [0] : Memory unit idle cycle 9788 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.499] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30130000
[2025-04-07 14:06:30.508] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.508] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.508] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.508] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30140000
[2025-04-07 14:06:30.516] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.516] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.516] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.516] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30150000
[2025-04-07 14:06:30.516] [info] DDR4-CH_0: BW utilization 5% (515 reads, 57 writes)
[2025-04-07 14:06:30.524] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.524] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.524] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.524] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30160000
[2025-04-07 14:06:30.534] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.534] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.534] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.534] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30170000
[2025-04-07 14:06:30.538] [info] DDR4-CH_0: BW utilization 5% (515 reads, 74 writes)
[2025-04-07 14:06:30.542] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:30.542] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.542] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.542] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30180000
[2025-04-07 14:06:30.550] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.550] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.550] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.550] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30190000
[2025-04-07 14:06:30.558] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.558] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.558] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.558] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30200000
[2025-04-07 14:06:30.558] [info] DDR4-CH_0: BW utilization 4% (473 reads, 0 writes)
[2025-04-07 14:06:30.566] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.566] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.567] [info] Core [0] : Memory unit idle cycle 9732 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.567] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30210000
[2025-04-07 14:06:30.575] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.575] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.575] [info] Core [0] : Memory unit idle cycle 9873 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.575] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30220000
[2025-04-07 14:06:30.579] [info] DDR4-CH_0: BW utilization 5% (454 reads, 73 writes)
[2025-04-07 14:06:30.583] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.583] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.583] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.583] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30230000
[2025-04-07 14:06:30.591] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.591] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.591] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.591] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30240000
[2025-04-07 14:06:30.600] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.600] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.600] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.600] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30250000
[2025-04-07 14:06:30.600] [info] DDR4-CH_0: BW utilization 5% (515 reads, 0 writes)
[2025-04-07 14:06:30.609] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.609] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.609] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.609] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30260000
[2025-04-07 14:06:30.618] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.618] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.618] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.618] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30270000
[2025-04-07 14:06:30.622] [info] DDR4-CH_0: BW utilization 5% (515 reads, 73 writes)
[2025-04-07 14:06:30.627] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.627] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.627] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.627] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30280000
[2025-04-07 14:06:30.639] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.639] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.639] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.639] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30290000
[2025-04-07 14:06:30.651] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:30.651] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.651] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.651] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30300000
[2025-04-07 14:06:30.651] [info] DDR4-CH_0: BW utilization 4% (421 reads, 74 writes)
[2025-04-07 14:06:30.659] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.659] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.659] [info] Core [0] : Memory unit idle cycle 9891 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.659] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30310000
[2025-04-07 14:06:30.669] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.669] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.669] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.669] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30320000
[2025-04-07 14:06:30.673] [info] DDR4-CH_0: BW utilization 5% (506 reads, 0 writes)
[2025-04-07 14:06:30.678] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.678] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.678] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.678] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30330000
[2025-04-07 14:06:30.688] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.688] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.688] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.688] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30340000
[2025-04-07 14:06:30.698] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.698] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.698] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.698] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30350000
[2025-04-07 14:06:30.698] [info] DDR4-CH_0: BW utilization 5% (515 reads, 74 writes)
[2025-04-07 14:06:30.707] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.707] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.707] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.707] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30360000
[2025-04-07 14:06:30.716] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.716] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.716] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.716] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30370000
[2025-04-07 14:06:30.720] [info] DDR4-CH_0: BW utilization 4% (470 reads, 0 writes)
[2025-04-07 14:06:30.725] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.725] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.725] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.725] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30380000
[2025-04-07 14:06:30.733] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.733] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.733] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.733] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30390000
[2025-04-07 14:06:30.741] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.741] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.741] [info] Core [0] : Memory unit idle cycle 9891 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.741] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30400000
[2025-04-07 14:06:30.741] [info] DDR4-CH_0: BW utilization 5% (457 reads, 74 writes)
[2025-04-07 14:06:30.750] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.750] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.750] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.750] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30410000
[2025-04-07 14:06:30.759] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.759] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.759] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.759] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30420000
[2025-04-07 14:06:30.764] [info] DDR4-CH_0: BW utilization 5% (515 reads, 74 writes)
[2025-04-07 14:06:30.768] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:30.768] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.768] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.768] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30430000
[2025-04-07 14:06:30.777] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.777] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.777] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.777] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30440000
[2025-04-07 14:06:30.786] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.786] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.786] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.786] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30450000
[2025-04-07 14:06:30.786] [info] DDR4-CH_0: BW utilization 5% (515 reads, 0 writes)
[2025-04-07 14:06:30.794] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.794] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.794] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.794] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30460000
[2025-04-07 14:06:30.803] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.803] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.803] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.803] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30470000
[2025-04-07 14:06:30.807] [info] DDR4-CH_0: BW utilization 5% (460 reads, 73 writes)
[2025-04-07 14:06:30.810] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.810] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.810] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.810] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30480000
[2025-04-07 14:06:30.818] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.818] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.818] [info] Core [0] : Memory unit idle cycle 9891 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.818] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30490000
[2025-04-07 14:06:30.826] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.826] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.826] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.826] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30500000
[2025-04-07 14:06:30.826] [info] DDR4-CH_0: BW utilization 4% (467 reads, 0 writes)
[2025-04-07 14:06:30.836] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.836] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.836] [info] Core [0] : Memory unit idle cycle 9714 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.836] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30510000
[2025-04-07 14:06:30.844] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.844] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.844] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.844] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30520000
[2025-04-07 14:06:30.848] [info] DDR4-CH_0: BW utilization 5% (515 reads, 73 writes)
[2025-04-07 14:06:30.852] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.852] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.852] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.852] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30530000
[2025-04-07 14:06:30.860] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.860] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.860] [info] Core [0] : Memory unit idle cycle 9782 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.860] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30540000
[2025-04-07 14:06:30.868] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:30.868] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.868] [info] Core [0] : Memory unit idle cycle 9792 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.868] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30550000
[2025-04-07 14:06:30.868] [info] DDR4-CH_0: BW utilization 5% (443 reads, 74 writes)
[2025-04-07 14:06:30.878] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:30.878] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.878] [info] Core [0] : Memory unit idle cycle 9598 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.878] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30560000
[2025-04-07 14:06:30.880] [info] Layer Conv_35 finish at 30562690
[2025-04-07 14:06:30.880] [info] Total compute time 904538
[2025-04-07 14:06:30.880] [info] executable layer count 1
[2025-04-07 14:06:30.880] [info] Start layer Conv_38
[2025-04-07 14:06:30.896] [info] Core [0] : MatMul active cycle 7556 Vector active cycle 0 
[2025-04-07 14:06:30.896] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.896] [info] Core [0] : Memory unit idle cycle 9429 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.896] [info] Core [0] : Systolic Array Utilization(%) 77.74 (75.56% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30570000
[2025-04-07 14:06:30.906] [info] DDR4-CH_0: BW utilization 11% (1123 reads, 61 writes)
[2025-04-07 14:06:30.917] [info] Core [0] : MatMul active cycle 6182 Vector active cycle 0 
[2025-04-07 14:06:30.917] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.917] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.917] [info] Core [0] : Systolic Array Utilization(%) 66.47 (61.82% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30580000
[2025-04-07 14:06:30.935] [info] Core [0] : MatMul active cycle 6868 Vector active cycle 0 
[2025-04-07 14:06:30.935] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.935] [info] Core [0] : Memory unit idle cycle 9331 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.935] [info] Core [0] : Systolic Array Utilization(%) 72.98 (68.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30590000
[2025-04-07 14:06:30.952] [info] Core [0] : MatMul active cycle 6788 Vector active cycle 0 
[2025-04-07 14:06:30.952] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.952] [info] Core [0] : Memory unit idle cycle 9331 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.952] [info] Core [0] : Systolic Array Utilization(%) 72.79 (67.88% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30600000
[2025-04-07 14:06:30.952] [info] DDR4-CH_0: BW utilization 15% (1218 reads, 318 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:30.968] [info] Core [0] : MatMul active cycle 6641 Vector active cycle 0 
[2025-04-07 14:06:30.968] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.968] [info] Core [0] : Memory unit idle cycle 9331 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.968] [info] Core [0] : Systolic Array Utilization(%) 70.80 (66.41% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30610000
[2025-04-07 14:06:30.984] [info] Core [0] : MatMul active cycle 7835 Vector active cycle 0 
[2025-04-07 14:06:30.984] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.984] [info] Core [0] : Memory unit idle cycle 9331 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.984] [info] Core [0] : Systolic Array Utilization(%) 83.44 (78.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30620000
[2025-04-07 14:06:30.994] [info] DDR4-CH_0: BW utilization 13% (1133 reads, 245 writes)
[2025-04-07 14:06:30.999] [info] Core [0] : MatMul active cycle 7120 Vector active cycle 0 
[2025-04-07 14:06:30.999] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:30.999] [info] Core [0] : Memory unit idle cycle 9970 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:30.999] [info] Core [0] : Systolic Array Utilization(%) 74.48 (71.20% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30630000
[2025-04-07 14:06:31.017] [info] Core [0] : MatMul active cycle 6837 Vector active cycle 0 
[2025-04-07 14:06:31.017] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.017] [info] Core [0] : Memory unit idle cycle 9331 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.017] [info] Core [0] : Systolic Array Utilization(%) 73.09 (68.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30640000
[2025-04-07 14:06:31.036] [info] Core [0] : MatMul active cycle 6819 Vector active cycle 0 
[2025-04-07 14:06:31.036] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.036] [info] Core [0] : Memory unit idle cycle 9331 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.036] [info] Core [0] : Systolic Array Utilization(%) 72.64 (68.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30650000
[2025-04-07 14:06:31.036] [info] DDR4-CH_0: BW utilization 14% (1225 reads, 258 writes)
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
WARNING: Possible network deadlock.
[2025-04-07 14:06:31.054] [info] Core [0] : MatMul active cycle 5625 Vector active cycle 0 
[2025-04-07 14:06:31.054] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.054] [info] Core [0] : Memory unit idle cycle 9361 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.054] [info] Core [0] : Systolic Array Utilization(%) 60.72 (56.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30660000
[2025-04-07 14:06:31.070] [info] Core [0] : MatMul active cycle 6837 Vector active cycle 0 
[2025-04-07 14:06:31.070] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.070] [info] Core [0] : Memory unit idle cycle 9331 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.070] [info] Core [0] : Systolic Array Utilization(%) 72.86 (68.37% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30670000
[2025-04-07 14:06:31.077] [info] DDR4-CH_0: BW utilization 13% (1074 reads, 245 writes)
[2025-04-07 14:06:31.087] [info] Core [0] : MatMul active cycle 6231 Vector active cycle 0 
[2025-04-07 14:06:31.087] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.087] [info] Core [0] : Memory unit idle cycle 9331 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.087] [info] Core [0] : Systolic Array Utilization(%) 67.21 (62.31% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30680000
[2025-04-07 14:06:31.103] [info] Core [0] : MatMul active cycle 7541 Vector active cycle 0 
[2025-04-07 14:06:31.103] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.103] [info] Core [0] : Memory unit idle cycle 9331 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.103] [info] Core [0] : Systolic Array Utilization(%) 79.92 (75.41% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30690000
[2025-04-07 14:06:31.119] [info] Core [0] : MatMul active cycle 7835 Vector active cycle 0 
[2025-04-07 14:06:31.119] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.119] [info] Core [0] : Memory unit idle cycle 9351 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.119] [info] Core [0] : Systolic Array Utilization(%) 83.44 (78.35% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30700000
[2025-04-07 14:06:31.119] [info] DDR4-CH_0: BW utilization 14% (1208 reads, 245 writes)
[2025-04-07 14:06:31.134] [info] Layer Conv_38 finish at 30709732
[2025-04-07 14:06:31.134] [info] Total compute time 147042
[2025-04-07 14:06:31.134] [info] executable layer count 1
[2025-04-07 14:06:31.134] [info] Start layer Conv_37
[2025-04-07 14:06:31.135] [info] Core [0] : MatMul active cycle 6268 Vector active cycle 0 
[2025-04-07 14:06:31.135] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.135] [info] Core [0] : Memory unit idle cycle 9652 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.135] [info] Core [0] : Systolic Array Utilization(%) 66.78 (62.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30710000
[2025-04-07 14:06:31.147] [info] Core [0] : MatMul active cycle 8624 Vector active cycle 0 
[2025-04-07 14:06:31.147] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.147] [info] Core [0] : Memory unit idle cycle 9894 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.147] [info] Core [0] : Systolic Array Utilization(%) 86.39 (86.24% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30720000
[2025-04-07 14:06:31.153] [info] DDR4-CH_0: BW utilization 10% (871 reads, 220 writes)
[2025-04-07 14:06:31.158] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.158] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.158] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.158] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30730000
[2025-04-07 14:06:31.167] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.167] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.167] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.167] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30740000
[2025-04-07 14:06:31.176] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.176] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.176] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.176] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30750000
[2025-04-07 14:06:31.176] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:31.184] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.184] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.184] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.184] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30760000
[2025-04-07 14:06:31.192] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.192] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.192] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.192] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30770000
[2025-04-07 14:06:31.198] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:31.201] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.201] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.201] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.201] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30780000
[2025-04-07 14:06:31.209] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.209] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.209] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.209] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30790000
[2025-04-07 14:06:31.219] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.219] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.219] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.219] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30800000
[2025-04-07 14:06:31.219] [info] DDR4-CH_0: BW utilization 3% (362 reads, 0 writes)
[2025-04-07 14:06:31.228] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.228] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.228] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.228] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30810000
[2025-04-07 14:06:31.235] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.235] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.235] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.235] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30820000
[2025-04-07 14:06:31.240] [info] DDR4-CH_0: BW utilization 5% (429 reads, 86 writes)
[2025-04-07 14:06:31.246] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.246] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.246] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.246] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30830000
[2025-04-07 14:06:31.254] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.254] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.254] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.254] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30840000
[2025-04-07 14:06:31.263] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:31.263] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.263] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.263] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30850000
[2025-04-07 14:06:31.263] [info] DDR4-CH_0: BW utilization 4% (474 reads, 12 writes)
[2025-04-07 14:06:31.272] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.272] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.272] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.272] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30860000
[2025-04-07 14:06:31.283] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.283] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.283] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.283] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30870000
[2025-04-07 14:06:31.285] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:31.291] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.291] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.291] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.291] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30880000
[2025-04-07 14:06:31.299] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.299] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.299] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.299] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30890000
[2025-04-07 14:06:31.307] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.307] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.307] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.307] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30900000
[2025-04-07 14:06:31.307] [info] DDR4-CH_0: BW utilization 4% (488 reads, 0 writes)
[2025-04-07 14:06:31.316] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.316] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.316] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.316] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30910000
[2025-04-07 14:06:31.324] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.324] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.324] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.324] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30920000
[2025-04-07 14:06:31.329] [info] DDR4-CH_0: BW utilization 4% (451 reads, 0 writes)
[2025-04-07 14:06:31.331] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.331] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.331] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.331] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30930000
[2025-04-07 14:06:31.344] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.344] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.344] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.344] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30940000
[2025-04-07 14:06:31.352] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.352] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.352] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.352] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30950000
[2025-04-07 14:06:31.352] [info] DDR4-CH_0: BW utilization 5% (490 reads, 98 writes)
[2025-04-07 14:06:31.360] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.360] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.360] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.360] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30960000
[2025-04-07 14:06:31.368] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:31.368] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.368] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.368] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30970000
[2025-04-07 14:06:31.373] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:31.376] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.376] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.376] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.376] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30980000
[2025-04-07 14:06:31.385] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.385] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.385] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.385] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 30990000
[2025-04-07 14:06:31.396] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.396] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.396] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.396] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31000000
[2025-04-07 14:06:31.396] [info] DDR4-CH_0: BW utilization 4% (430 reads, 0 writes)
[2025-04-07 14:06:31.404] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.404] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.404] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.404] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31010000
[2025-04-07 14:06:31.413] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.413] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.413] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.413] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31020000
[2025-04-07 14:06:31.416] [info] DDR4-CH_0: BW utilization 3% (387 reads, 0 writes)
[2025-04-07 14:06:31.421] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.421] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.421] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.421] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31030000
[2025-04-07 14:06:31.428] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.428] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.428] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.428] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31040000
[2025-04-07 14:06:31.438] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.438] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.438] [info] Core [0] : Memory unit idle cycle 9770 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.438] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31050000
[2025-04-07 14:06:31.438] [info] DDR4-CH_0: BW utilization 4% (447 reads, 30 writes)
[2025-04-07 14:06:31.449] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.449] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.449] [info] Core [0] : Memory unit idle cycle 9606 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.449] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31060000
[2025-04-07 14:06:31.459] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.459] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.459] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.459] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31070000
[2025-04-07 14:06:31.462] [info] DDR4-CH_0: BW utilization 5% (491 reads, 68 writes)
[2025-04-07 14:06:31.468] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.468] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.468] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.468] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31080000
[2025-04-07 14:06:31.476] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:31.476] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.476] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.476] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31090000
[2025-04-07 14:06:31.484] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.484] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.484] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.484] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31100000
[2025-04-07 14:06:31.484] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:31.492] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.492] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.492] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.492] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31110000
[2025-04-07 14:06:31.500] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.500] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.500] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.500] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31120000
[2025-04-07 14:06:31.506] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:31.510] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.510] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.510] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.510] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31130000
[2025-04-07 14:06:31.519] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.520] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.520] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.520] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31140000
[2025-04-07 14:06:31.529] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.529] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.529] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.529] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31150000
[2025-04-07 14:06:31.529] [info] DDR4-CH_0: BW utilization 4% (447 reads, 0 writes)
[2025-04-07 14:06:31.537] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.537] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.537] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.537] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31160000
[2025-04-07 14:06:31.547] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.547] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.547] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.547] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31170000
[2025-04-07 14:06:31.553] [info] DDR4-CH_0: BW utilization 5% (490 reads, 98 writes)
[2025-04-07 14:06:31.556] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.556] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.556] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.556] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31180000
[2025-04-07 14:06:31.566] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.566] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.566] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.566] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31190000
[2025-04-07 14:06:31.575] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.575] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.575] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.575] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31200000
[2025-04-07 14:06:31.575] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:31.583] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:31.583] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.583] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.583] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31210000
[2025-04-07 14:06:31.592] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.592] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.592] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.592] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31220000
[2025-04-07 14:06:31.596] [info] DDR4-CH_0: BW utilization 3% (353 reads, 0 writes)
[2025-04-07 14:06:31.600] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.600] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.600] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.600] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31230000
[2025-04-07 14:06:31.608] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.608] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.608] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.608] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31240000
[2025-04-07 14:06:31.616] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.616] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.616] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.616] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31250000
[2025-04-07 14:06:31.616] [info] DDR4-CH_0: BW utilization 4% (464 reads, 0 writes)
[2025-04-07 14:06:31.624] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.624] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.624] [info] Core [0] : Memory unit idle cycle 9800 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.624] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31260000
[2025-04-07 14:06:31.634] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.634] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.634] [info] Core [0] : Memory unit idle cycle 9693 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.634] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31270000
[2025-04-07 14:06:31.637] [info] DDR4-CH_0: BW utilization 4% (446 reads, 0 writes)
[2025-04-07 14:06:31.644] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.644] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.644] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.644] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31280000
[2025-04-07 14:06:31.652] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.652] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.652] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.652] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31290000
[2025-04-07 14:06:31.661] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.661] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.661] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.661] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31300000
[2025-04-07 14:06:31.661] [info] DDR4-CH_0: BW utilization 5% (492 reads, 98 writes)
[2025-04-07 14:06:31.670] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.670] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.670] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.670] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31310000
[2025-04-07 14:06:31.679] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.679] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.679] [info] Core [0] : Memory unit idle cycle 9776 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.679] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31320000
[2025-04-07 14:06:31.684] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:31.690] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.690] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.690] [info] Core [0] : Memory unit idle cycle 9681 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.690] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31330000
[2025-04-07 14:06:31.698] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:31.698] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.698] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.698] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31340000
[2025-04-07 14:06:31.706] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.706] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.706] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.706] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31350000
[2025-04-07 14:06:31.706] [info] DDR4-CH_0: BW utilization 4% (494 reads, 0 writes)
[2025-04-07 14:06:31.715] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.715] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.715] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.715] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31360000
[2025-04-07 14:06:31.723] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.723] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.723] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.723] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31370000
[2025-04-07 14:06:31.728] [info] DDR4-CH_0: BW utilization 4% (443 reads, 0 writes)
[2025-04-07 14:06:31.730] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.730] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.730] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.730] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31380000
[2025-04-07 14:06:31.741] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.741] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.741] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.741] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31390000
[2025-04-07 14:06:31.750] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.750] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.750] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.750] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31400000
[2025-04-07 14:06:31.750] [info] DDR4-CH_0: BW utilization 5% (491 reads, 98 writes)
[2025-04-07 14:06:31.758] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.758] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.758] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.758] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31410000
[2025-04-07 14:06:31.766] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.766] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.766] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.766] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31420000
[2025-04-07 14:06:31.771] [info] DDR4-CH_0: BW utilization 4% (418 reads, 0 writes)
[2025-04-07 14:06:31.774] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.774] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.774] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.774] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31430000
[2025-04-07 14:06:31.783] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.783] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.783] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.783] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31440000
[2025-04-07 14:06:31.790] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.790] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.790] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.790] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31450000
[2025-04-07 14:06:31.790] [info] DDR4-CH_0: BW utilization 4% (400 reads, 0 writes)
[2025-04-07 14:06:31.802] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:31.802] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.802] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.802] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31460000
[2025-04-07 14:06:31.811] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.811] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.811] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.811] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31470000
[2025-04-07 14:06:31.813] [info] DDR4-CH_0: BW utilization 4% (488 reads, 0 writes)
[2025-04-07 14:06:31.819] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.819] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.819] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.819] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31480000
[2025-04-07 14:06:31.826] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.826] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.826] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.826] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31490000
[2025-04-07 14:06:31.835] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.835] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.835] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.835] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31500000
[2025-04-07 14:06:31.835] [info] DDR4-CH_0: BW utilization 4% (448 reads, 0 writes)
[2025-04-07 14:06:31.844] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.844] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.844] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.844] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31510000
[2025-04-07 14:06:31.855] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.855] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.855] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.855] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31520000
[2025-04-07 14:06:31.859] [info] DDR4-CH_0: BW utilization 5% (492 reads, 98 writes)
[2025-04-07 14:06:31.865] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.865] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.865] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.865] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31530000
[2025-04-07 14:06:31.874] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.874] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.874] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.874] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31540000
[2025-04-07 14:06:31.882] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.882] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.882] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.882] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31550000
[2025-04-07 14:06:31.882] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:31.890] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.890] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.890] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.890] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31560000
[2025-04-07 14:06:31.898] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.898] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.898] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.898] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31570000
[2025-04-07 14:06:31.903] [info] DDR4-CH_0: BW utilization 4% (494 reads, 0 writes)
[2025-04-07 14:06:31.906] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:31.906] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.906] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.906] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31580000
[2025-04-07 14:06:31.915] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.915] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.915] [info] Core [0] : Memory unit idle cycle 9668 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.915] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31590000
[2025-04-07 14:06:31.926] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.926] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.926] [info] Core [0] : Memory unit idle cycle 9825 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.926] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31600000
[2025-04-07 14:06:31.926] [info] DDR4-CH_0: BW utilization 4% (443 reads, 0 writes)
[2025-04-07 14:06:31.934] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.934] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.934] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.934] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31610000
[2025-04-07 14:06:31.943] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.943] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.943] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.943] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31620000
[2025-04-07 14:06:31.949] [info] DDR4-CH_0: BW utilization 5% (482 reads, 98 writes)
[2025-04-07 14:06:31.952] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.952] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.952] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.952] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31630000
[2025-04-07 14:06:31.960] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.960] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.960] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.960] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31640000
[2025-04-07 14:06:31.968] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.968] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.968] [info] Core [0] : Memory unit idle cycle 9644 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.968] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31650000
[2025-04-07 14:06:31.968] [info] DDR4-CH_0: BW utilization 3% (351 reads, 0 writes)
[2025-04-07 14:06:31.978] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.978] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.978] [info] Core [0] : Memory unit idle cycle 9813 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.978] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31660000
[2025-04-07 14:06:31.988] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.988] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.988] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.988] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31670000
[2025-04-07 14:06:31.990] [info] DDR4-CH_0: BW utilization 4% (476 reads, 0 writes)
[2025-04-07 14:06:31.996] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:31.996] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:31.996] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:31.996] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31680000
[2025-04-07 14:06:32.004] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.004] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.004] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.004] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31690000
[2025-04-07 14:06:32.012] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:32.012] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.012] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.012] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31700000
[2025-04-07 14:06:32.012] [info] DDR4-CH_0: BW utilization 4% (488 reads, 0 writes)
[2025-04-07 14:06:32.020] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.020] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.020] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.020] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31710000
[2025-04-07 14:06:32.026] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.026] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.026] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.026] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31720000
[2025-04-07 14:06:32.032] [info] DDR4-CH_0: BW utilization 4% (449 reads, 0 writes)
[2025-04-07 14:06:32.039] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.039] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.039] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.039] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31730000
[2025-04-07 14:06:32.046] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.046] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.046] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.046] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31740000
[2025-04-07 14:06:32.056] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.056] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.056] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.056] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31750000
[2025-04-07 14:06:32.056] [info] DDR4-CH_0: BW utilization 5% (491 reads, 98 writes)
[2025-04-07 14:06:32.064] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.064] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.064] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.064] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31760000
[2025-04-07 14:06:32.072] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.072] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.072] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.072] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31770000
[2025-04-07 14:06:32.078] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:32.080] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.080] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.080] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.080] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31780000
[2025-04-07 14:06:32.090] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.090] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.090] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.090] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31790000
[2025-04-07 14:06:32.099] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.099] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.099] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.099] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31800000
[2025-04-07 14:06:32.099] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:32.107] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.107] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.107] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.107] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31810000
[2025-04-07 14:06:32.115] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.115] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.115] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.115] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31820000
[2025-04-07 14:06:32.118] [info] DDR4-CH_0: BW utilization 3% (326 reads, 0 writes)
[2025-04-07 14:06:32.122] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:32.122] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.122] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.122] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31830000
[2025-04-07 14:06:32.130] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.130] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.130] [info] Core [0] : Memory unit idle cycle 9770 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.130] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31840000
[2025-04-07 14:06:32.144] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.144] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.144] [info] Core [0] : Memory unit idle cycle 9606 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.144] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31850000
[2025-04-07 14:06:32.144] [info] DDR4-CH_0: BW utilization 6% (525 reads, 98 writes)
[2025-04-07 14:06:32.154] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.154] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.154] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.154] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31860000
[2025-04-07 14:06:32.162] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.162] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.162] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.162] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31870000
[2025-04-07 14:06:32.164] [info] DDR4-CH_0: BW utilization 4% (413 reads, 0 writes)
[2025-04-07 14:06:32.170] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.170] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.170] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.170] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31880000
[2025-04-07 14:06:32.178] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.178] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.178] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.178] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31890000
[2025-04-07 14:06:32.187] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.187] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.187] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.187] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31900000
[2025-04-07 14:06:32.187] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:32.196] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.196] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.196] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.196] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31910000
[2025-04-07 14:06:32.205] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.205] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.205] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.205] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31920000
[2025-04-07 14:06:32.210] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:32.215] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.215] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.215] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.215] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31930000
[2025-04-07 14:06:32.222] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.222] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.222] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.222] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31940000
[2025-04-07 14:06:32.230] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:32.230] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.230] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.230] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31950000
[2025-04-07 14:06:32.230] [info] DDR4-CH_0: BW utilization 4% (446 reads, 0 writes)
[2025-04-07 14:06:32.239] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.239] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.239] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.239] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31960000
[2025-04-07 14:06:32.247] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.247] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.247] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.247] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31970000
[2025-04-07 14:06:32.252] [info] DDR4-CH_0: BW utilization 5% (490 reads, 98 writes)
[2025-04-07 14:06:32.256] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.256] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.256] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.256] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31980000
[2025-04-07 14:06:32.267] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.267] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.267] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.267] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 31990000
[2025-04-07 14:06:32.275] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.275] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.275] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.275] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32000000
[2025-04-07 14:06:32.275] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:32.283] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.283] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.283] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.283] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32010000
[2025-04-07 14:06:32.290] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.290] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.290] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.290] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32020000
[2025-04-07 14:06:32.295] [info] DDR4-CH_0: BW utilization 4% (444 reads, 0 writes)
[2025-04-07 14:06:32.298] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.298] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.298] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.298] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32030000
[2025-04-07 14:06:32.306] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.306] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.306] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.306] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32040000
[2025-04-07 14:06:32.315] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.315] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.315] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.315] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32050000
[2025-04-07 14:06:32.315] [info] DDR4-CH_0: BW utilization 3% (374 reads, 0 writes)
[2025-04-07 14:06:32.325] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.325] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.325] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.325] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32060000
[2025-04-07 14:06:32.335] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:32.335] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.335] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.335] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32070000
[2025-04-07 14:06:32.338] [info] DDR4-CH_0: BW utilization 5% (445 reads, 98 writes)
[2025-04-07 14:06:32.343] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.343] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.343] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.343] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32080000
[2025-04-07 14:06:32.351] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.351] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.351] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.351] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32090000
[2025-04-07 14:06:32.359] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.359] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.359] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.359] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32100000
[2025-04-07 14:06:32.359] [info] DDR4-CH_0: BW utilization 4% (493 reads, 0 writes)
[2025-04-07 14:06:32.367] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.367] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.367] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.367] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32110000
[2025-04-07 14:06:32.377] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.377] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.377] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.377] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32120000
[2025-04-07 14:06:32.381] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:32.387] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.387] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.387] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.387] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32130000
[2025-04-07 14:06:32.396] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.396] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.396] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.396] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32140000
[2025-04-07 14:06:32.403] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.403] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.403] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.403] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32150000
[2025-04-07 14:06:32.403] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:32.411] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.411] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.411] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.411] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32160000
[2025-04-07 14:06:32.418] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.418] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.418] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.418] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32170000
[2025-04-07 14:06:32.423] [info] DDR4-CH_0: BW utilization 4% (446 reads, 0 writes)
[2025-04-07 14:06:32.428] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.428] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.428] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.428] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32180000
[2025-04-07 14:06:32.438] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:32.438] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.438] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.438] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32190000
[2025-04-07 14:06:32.447] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.447] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.447] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.447] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32200000
[2025-04-07 14:06:32.447] [info] DDR4-CH_0: BW utilization 5% (490 reads, 98 writes)
[2025-04-07 14:06:32.455] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.455] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.455] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.455] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32210000
[2025-04-07 14:06:32.464] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.464] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.464] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.464] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32220000
[2025-04-07 14:06:32.469] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:32.472] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.472] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.472] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.472] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32230000
[2025-04-07 14:06:32.480] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.480] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.480] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.480] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32240000
[2025-04-07 14:06:32.489] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.489] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.489] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.489] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32250000
[2025-04-07 14:06:32.489] [info] DDR4-CH_0: BW utilization 3% (362 reads, 0 writes)
[2025-04-07 14:06:32.498] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.498] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.498] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.498] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32260000
[2025-04-07 14:06:32.506] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.506] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.506] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.506] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32270000
[2025-04-07 14:06:32.509] [info] DDR4-CH_0: BW utilization 4% (456 reads, 0 writes)
[2025-04-07 14:06:32.515] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.515] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.515] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.515] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32280000
[2025-04-07 14:06:32.523] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.523] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.523] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.523] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32290000
[2025-04-07 14:06:32.533] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.533] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.533] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.533] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32300000
[2025-04-07 14:06:32.533] [info] DDR4-CH_0: BW utilization 5% (447 reads, 98 writes)
[2025-04-07 14:06:32.542] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.543] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.543] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.543] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32310000
[2025-04-07 14:06:32.552] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:32.552] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.552] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.552] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32320000
[2025-04-07 14:06:32.555] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:32.560] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.560] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.560] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.560] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32330000
[2025-04-07 14:06:32.568] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.568] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.568] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.568] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32340000
[2025-04-07 14:06:32.577] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.577] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.577] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.577] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32350000
[2025-04-07 14:06:32.577] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:32.586] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.586] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.586] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.586] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32360000
[2025-04-07 14:06:32.594] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.594] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.594] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.594] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32370000
[2025-04-07 14:06:32.600] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:32.603] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.603] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.603] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.603] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32380000
[2025-04-07 14:06:32.613] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.613] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.613] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.613] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32390000
[2025-04-07 14:06:32.621] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.621] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.621] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.621] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32400000
[2025-04-07 14:06:32.621] [info] DDR4-CH_0: BW utilization 4% (447 reads, 0 writes)
[2025-04-07 14:06:32.631] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.631] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.631] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.631] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32410000
[2025-04-07 14:06:32.639] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.639] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.639] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.639] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32420000
[2025-04-07 14:06:32.645] [info] DDR4-CH_0: BW utilization 5% (491 reads, 98 writes)
[2025-04-07 14:06:32.647] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.647] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.647] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.647] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32430000
[2025-04-07 14:06:32.657] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:32.657] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.657] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.657] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32440000
[2025-04-07 14:06:32.667] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.667] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.667] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.667] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32450000
[2025-04-07 14:06:32.667] [info] DDR4-CH_0: BW utilization 4% (409 reads, 0 writes)
[2025-04-07 14:06:32.676] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.676] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.676] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.676] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32460000
[2025-04-07 14:06:32.685] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.685] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.685] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.685] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32470000
[2025-04-07 14:06:32.687] [info] DDR4-CH_0: BW utilization 4% (409 reads, 0 writes)
[2025-04-07 14:06:32.693] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.693] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.693] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.693] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32480000
[2025-04-07 14:06:32.701] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.701] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.701] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.701] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32490000
[2025-04-07 14:06:32.712] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.712] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.712] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.712] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32500000
[2025-04-07 14:06:32.712] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:32.720] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.720] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.720] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.720] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32510000
[2025-04-07 14:06:32.726] [info] Layer Conv_37 finish at 32517714
[2025-04-07 14:06:32.727] [info] Total compute time 1807982
[2025-04-07 14:06:32.727] [info] executable layer count 1
[2025-04-07 14:06:32.727] [info] Start layer Conv_41
[2025-04-07 14:06:32.733] [info] Core [0] : MatMul active cycle 8526 Vector active cycle 0 
[2025-04-07 14:06:32.733] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.733] [info] Core [0] : Memory unit idle cycle 9575 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.733] [info] Core [0] : Systolic Array Utilization(%) 85.35 (85.26% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32520000
[2025-04-07 14:06:32.739] [info] DDR4-CH_0: BW utilization 5% (449 reads, 98 writes)
[2025-04-07 14:06:32.744] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.744] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.744] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.744] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32530000
[2025-04-07 14:06:32.753] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.753] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.753] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.753] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32540000
[2025-04-07 14:06:32.761] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.761] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.761] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.761] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32550000
[2025-04-07 14:06:32.761] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:32.769] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.769] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.769] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.769] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32560000
[2025-04-07 14:06:32.778] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.778] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.778] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.778] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32570000
[2025-04-07 14:06:32.785] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:32.788] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:32.788] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.788] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.788] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32580000
[2025-04-07 14:06:32.797] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.797] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.797] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.797] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32590000
[2025-04-07 14:06:32.808] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.808] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.808] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.808] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32600000
[2025-04-07 14:06:32.808] [info] DDR4-CH_0: BW utilization 4% (466 reads, 0 writes)
[2025-04-07 14:06:32.816] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.816] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.816] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.816] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32610000
[2025-04-07 14:06:32.823] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.824] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.824] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.824] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32620000
[2025-04-07 14:06:32.826] [info] DDR4-CH_0: BW utilization 3% (308 reads, 0 writes)
[2025-04-07 14:06:32.832] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.832] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.832] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.832] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32630000
[2025-04-07 14:06:32.842] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.842] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.842] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.842] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32640000
[2025-04-07 14:06:32.852] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.852] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.852] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.852] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32650000
[2025-04-07 14:06:32.852] [info] DDR4-CH_0: BW utilization 6% (513 reads, 98 writes)
[2025-04-07 14:06:32.863] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.863] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.864] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.864] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32660000
[2025-04-07 14:06:32.872] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.872] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.872] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.872] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32670000
[2025-04-07 14:06:32.874] [info] DDR4-CH_0: BW utilization 4% (467 reads, 0 writes)
[2025-04-07 14:06:32.879] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.880] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.880] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.880] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32680000
[2025-04-07 14:06:32.887] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.887] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.887] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.887] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32690000
[2025-04-07 14:06:32.895] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.895] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.895] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.895] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32700000
[2025-04-07 14:06:32.895] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:32.903] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:32.903] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.903] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.903] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32710000
[2025-04-07 14:06:32.911] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.911] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.911] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.911] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32720000
[2025-04-07 14:06:32.916] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:32.920] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.920] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.920] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.920] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32730000
[2025-04-07 14:06:32.929] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.929] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.929] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.929] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32740000
[2025-04-07 14:06:32.940] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.940] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.940] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.940] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32750000
[2025-04-07 14:06:32.940] [info] DDR4-CH_0: BW utilization 5% (449 reads, 98 writes)
[2025-04-07 14:06:32.948] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.948] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.948] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.948] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32760000
[2025-04-07 14:06:32.955] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.956] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.956] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.956] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32770000
[2025-04-07 14:06:32.961] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:32.964] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.964] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.964] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.964] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32780000
[2025-04-07 14:06:32.974] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.974] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.974] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.974] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32790000
[2025-04-07 14:06:32.983] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.983] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.983] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.983] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32800000
[2025-04-07 14:06:32.983] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:32.992] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:32.992] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:32.992] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:32.992] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32810000
[2025-04-07 14:06:33.000] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.000] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.000] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.000] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32820000
[2025-04-07 14:06:33.004] [info] DDR4-CH_0: BW utilization 3% (386 reads, 0 writes)
[2025-04-07 14:06:33.008] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:33.008] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.008] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.008] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32830000
[2025-04-07 14:06:33.016] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.016] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.016] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.016] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32840000
[2025-04-07 14:06:33.023] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.023] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.023] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.023] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32850000
[2025-04-07 14:06:33.023] [info] DDR4-CH_0: BW utilization 3% (388 reads, 0 writes)
[2025-04-07 14:06:33.035] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.035] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.035] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.035] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32860000
[2025-04-07 14:06:33.044] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.044] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.044] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.044] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32870000
[2025-04-07 14:06:33.046] [info] DDR4-CH_0: BW utilization 5% (491 reads, 98 writes)
[2025-04-07 14:06:33.052] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.052] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.052] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.052] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32880000
[2025-04-07 14:06:33.061] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.061] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.061] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.061] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32890000
[2025-04-07 14:06:33.069] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.069] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.069] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.069] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32900000
[2025-04-07 14:06:33.069] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:33.077] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.077] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.077] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.077] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32910000
[2025-04-07 14:06:33.086] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.086] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.086] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.086] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32920000
[2025-04-07 14:06:33.091] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:33.097] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.097] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.097] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.097] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32930000
[2025-04-07 14:06:33.105] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.105] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.105] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.105] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32940000
[2025-04-07 14:06:33.115] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:33.115] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.115] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.115] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32950000
[2025-04-07 14:06:33.115] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:33.122] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.122] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.122] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.122] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32960000
[2025-04-07 14:06:33.130] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.130] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.130] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.130] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32970000
[2025-04-07 14:06:33.137] [info] DDR4-CH_0: BW utilization 5% (449 reads, 98 writes)
[2025-04-07 14:06:33.140] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.140] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.140] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.140] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32980000
[2025-04-07 14:06:33.150] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.150] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.150] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.150] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 32990000
[2025-04-07 14:06:33.157] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.158] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.158] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.158] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33000000
[2025-04-07 14:06:33.158] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:33.165] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.165] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.165] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.165] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33010000
[2025-04-07 14:06:33.173] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.173] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.173] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.173] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33020000
[2025-04-07 14:06:33.178] [info] DDR4-CH_0: BW utilization 4% (454 reads, 0 writes)
[2025-04-07 14:06:33.181] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.181] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.181] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.181] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33030000
[2025-04-07 14:06:33.189] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.189] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.189] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.189] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33040000
[2025-04-07 14:06:33.197] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.197] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.197] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.197] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33050000
[2025-04-07 14:06:33.197] [info] DDR4-CH_0: BW utilization 3% (366 reads, 0 writes)
[2025-04-07 14:06:33.207] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.207] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.207] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.207] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33060000
[2025-04-07 14:06:33.215] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:33.215] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.215] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.215] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33070000
[2025-04-07 14:06:33.217] [info] DDR4-CH_0: BW utilization 4% (445 reads, 0 writes)
[2025-04-07 14:06:33.223] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.223] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.223] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.223] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33080000
[2025-04-07 14:06:33.233] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.233] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.233] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.233] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33090000
[2025-04-07 14:06:33.240] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.240] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.240] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.240] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33100000
[2025-04-07 14:06:33.240] [info] DDR4-CH_0: BW utilization 5% (491 reads, 98 writes)
[2025-04-07 14:06:33.248] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.248] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.248] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.248] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33110000
[2025-04-07 14:06:33.258] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.258] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.258] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.258] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33120000
[2025-04-07 14:06:33.263] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:33.268] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.268] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.268] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.268] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33130000
[2025-04-07 14:06:33.276] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.276] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.276] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.276] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33140000
[2025-04-07 14:06:33.284] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.284] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.284] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.284] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33150000
[2025-04-07 14:06:33.284] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:33.291] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.291] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.291] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.291] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33160000
[2025-04-07 14:06:33.299] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.299] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.299] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.299] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33170000
[2025-04-07 14:06:33.304] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:33.307] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.307] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.307] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.307] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33180000
[2025-04-07 14:06:33.316] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.316] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.316] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.316] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33190000
[2025-04-07 14:06:33.328] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:33.328] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.328] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.328] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33200000
[2025-04-07 14:06:33.328] [info] DDR4-CH_0: BW utilization 5% (449 reads, 92 writes)
[2025-04-07 14:06:33.336] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.336] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.336] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.336] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33210000
[2025-04-07 14:06:33.343] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.343] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.343] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.343] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33220000
[2025-04-07 14:06:33.349] [info] DDR4-CH_0: BW utilization 4% (489 reads, 6 writes)
[2025-04-07 14:06:33.352] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.352] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.352] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.352] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33230000
[2025-04-07 14:06:33.362] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.362] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.362] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.362] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33240000
[2025-04-07 14:06:33.371] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.371] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.371] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.371] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33250000
[2025-04-07 14:06:33.371] [info] DDR4-CH_0: BW utilization 3% (372 reads, 0 writes)
[2025-04-07 14:06:33.381] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.381] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.381] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.381] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33260000
[2025-04-07 14:06:33.391] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.391] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.391] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.391] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33270000
[2025-04-07 14:06:33.394] [info] DDR4-CH_0: BW utilization 4% (446 reads, 0 writes)
[2025-04-07 14:06:33.399] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.399] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.399] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.399] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33280000
[2025-04-07 14:06:33.407] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.408] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.408] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.408] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33290000
[2025-04-07 14:06:33.415] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.415] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.415] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.415] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33300000
[2025-04-07 14:06:33.415] [info] DDR4-CH_0: BW utilization 4% (447 reads, 0 writes)
[2025-04-07 14:06:33.425] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.425] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.425] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.425] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33310000
[2025-04-07 14:06:33.435] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:33.435] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.435] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.435] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33320000
[2025-04-07 14:06:33.438] [info] DDR4-CH_0: BW utilization 5% (491 reads, 98 writes)
[2025-04-07 14:06:33.444] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.444] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.444] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.444] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33330000
[2025-04-07 14:06:33.452] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.452] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.452] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.452] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33340000
[2025-04-07 14:06:33.461] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.461] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.461] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.461] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33350000
[2025-04-07 14:06:33.461] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:33.469] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.469] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.469] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.469] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33360000
[2025-04-07 14:06:33.477] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.477] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.477] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.477] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33370000
[2025-04-07 14:06:33.483] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:33.486] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.486] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.486] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.486] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33380000
[2025-04-07 14:06:33.497] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.497] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.497] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.497] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33390000
[2025-04-07 14:06:33.506] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.506] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.506] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.506] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33400000
[2025-04-07 14:06:33.506] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:33.513] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.513] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.513] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.513] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33410000
[2025-04-07 14:06:33.522] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.522] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.522] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.522] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33420000
[2025-04-07 14:06:33.529] [info] DDR4-CH_0: BW utilization 5% (449 reads, 98 writes)
[2025-04-07 14:06:33.532] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.532] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.532] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.532] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33430000
[2025-04-07 14:06:33.540] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:33.540] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.540] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.540] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33440000
[2025-04-07 14:06:33.551] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.551] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.551] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.551] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33450000
[2025-04-07 14:06:33.551] [info] DDR4-CH_0: BW utilization 4% (438 reads, 0 writes)
[2025-04-07 14:06:33.559] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.559] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.559] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.559] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33460000
[2025-04-07 14:06:33.567] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.567] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.567] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.567] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33470000
[2025-04-07 14:06:33.569] [info] DDR4-CH_0: BW utilization 3% (378 reads, 0 writes)
[2025-04-07 14:06:33.574] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.574] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.574] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.574] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33480000
[2025-04-07 14:06:33.582] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.582] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.582] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.582] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33490000
[2025-04-07 14:06:33.591] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.591] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.591] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.591] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33500000
[2025-04-07 14:06:33.591] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:33.599] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.599] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.599] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.599] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33510000
[2025-04-07 14:06:33.608] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.608] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.608] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.608] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33520000
[2025-04-07 14:06:33.612] [info] DDR4-CH_0: BW utilization 4% (449 reads, 0 writes)
[2025-04-07 14:06:33.619] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.619] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.619] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.619] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33530000
[2025-04-07 14:06:33.629] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.629] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.629] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.629] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33540000
[2025-04-07 14:06:33.637] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.637] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.637] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.637] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33550000
[2025-04-07 14:06:33.637] [info] DDR4-CH_0: BW utilization 5% (491 reads, 98 writes)
[2025-04-07 14:06:33.644] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:33.644] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.644] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.644] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33560000
[2025-04-07 14:06:33.652] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.652] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.652] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.652] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33570000
[2025-04-07 14:06:33.659] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:33.663] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.663] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.663] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.663] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33580000
[2025-04-07 14:06:33.672] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.672] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.672] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.672] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33590000
[2025-04-07 14:06:33.680] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.680] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.680] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.680] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33600000
[2025-04-07 14:06:33.680] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:33.688] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.688] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.688] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.688] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33610000
[2025-04-07 14:06:33.695] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.695] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.695] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.695] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33620000
[2025-04-07 14:06:33.701] [info] DDR4-CH_0: BW utilization 4% (475 reads, 0 writes)
[2025-04-07 14:06:33.704] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.704] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.704] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.704] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33630000
[2025-04-07 14:06:33.711] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.711] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.711] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.711] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33640000
[2025-04-07 14:06:33.723] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.723] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.723] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.723] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33650000
[2025-04-07 14:06:33.723] [info] DDR4-CH_0: BW utilization 4% (349 reads, 86 writes)
[2025-04-07 14:06:33.733] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.733] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.733] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.733] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33660000
[2025-04-07 14:06:33.742] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.742] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.742] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.742] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33670000
[2025-04-07 14:06:33.745] [info] DDR4-CH_0: BW utilization 4% (475 reads, 12 writes)
[2025-04-07 14:06:33.750] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.750] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.750] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.750] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33680000
[2025-04-07 14:06:33.758] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:33.759] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.759] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.759] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33690000
[2025-04-07 14:06:33.767] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.767] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.767] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.767] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33700000
[2025-04-07 14:06:33.767] [info] DDR4-CH_0: BW utilization 4% (456 reads, 0 writes)
[2025-04-07 14:06:33.775] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.775] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.775] [info] Core [0] : Memory unit idle cycle 9711 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.775] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33710000
[2025-04-07 14:06:33.786] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.786] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.786] [info] Core [0] : Memory unit idle cycle 9746 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.786] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33720000
[2025-04-07 14:06:33.789] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:33.795] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.795] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.795] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.795] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33730000
[2025-04-07 14:06:33.804] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.804] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.804] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.804] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33740000
[2025-04-07 14:06:33.811] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.811] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.811] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.811] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33750000
[2025-04-07 14:06:33.811] [info] DDR4-CH_0: BW utilization 4% (447 reads, 0 writes)
[2025-04-07 14:06:33.819] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.819] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.819] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.819] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33760000
[2025-04-07 14:06:33.829] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.829] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.829] [info] Core [0] : Memory unit idle cycle 9606 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.829] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33770000
[2025-04-07 14:06:33.834] [info] DDR4-CH_0: BW utilization 5% (491 reads, 98 writes)
[2025-04-07 14:06:33.839] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.839] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.839] [info] Core [0] : Memory unit idle cycle 9770 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.839] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33780000
[2025-04-07 14:06:33.847] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.847] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.847] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.847] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33790000
[2025-04-07 14:06:33.855] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.855] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.855] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.855] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33800000
[2025-04-07 14:06:33.855] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:33.864] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:33.864] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.864] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.864] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33810000
[2025-04-07 14:06:33.872] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.872] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.872] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.872] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33820000
[2025-04-07 14:06:33.877] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:33.880] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.880] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.880] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.880] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33830000
[2025-04-07 14:06:33.889] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.889] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.889] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.889] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33840000
[2025-04-07 14:06:33.898] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.898] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.898] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.898] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33850000
[2025-04-07 14:06:33.898] [info] DDR4-CH_0: BW utilization 3% (398 reads, 0 writes)
[2025-04-07 14:06:33.907] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.907] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.907] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.907] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33860000
[2025-04-07 14:06:33.916] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.916] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.916] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.916] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33870000
[2025-04-07 14:06:33.921] [info] DDR4-CH_0: BW utilization 5% (428 reads, 86 writes)
[2025-04-07 14:06:33.925] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.925] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.925] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.925] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33880000
[2025-04-07 14:06:33.934] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.934] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.934] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.934] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33890000
[2025-04-07 14:06:33.942] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.942] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.942] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.942] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33900000
[2025-04-07 14:06:33.942] [info] DDR4-CH_0: BW utilization 4% (439 reads, 12 writes)
[2025-04-07 14:06:33.951] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.951] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.951] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.951] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33910000
[2025-04-07 14:06:33.960] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.960] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.960] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.960] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33920000
[2025-04-07 14:06:33.962] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:33.968] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:33.968] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.968] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.968] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33930000
[2025-04-07 14:06:33.977] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.977] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.977] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.977] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33940000
[2025-04-07 14:06:33.986] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.987] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.987] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.987] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33950000
[2025-04-07 14:06:33.987] [info] DDR4-CH_0: BW utilization 4% (493 reads, 0 writes)
[2025-04-07 14:06:33.995] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:33.995] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:33.995] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:33.995] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33960000
[2025-04-07 14:06:34.004] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.004] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.004] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.004] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33970000
[2025-04-07 14:06:34.008] [info] DDR4-CH_0: BW utilization 4% (445 reads, 0 writes)
[2025-04-07 14:06:34.013] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.013] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.013] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.013] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33980000
[2025-04-07 14:06:34.025] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.026] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.026] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.026] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 33990000
[2025-04-07 14:06:34.034] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.034] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.034] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.034] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34000000
[2025-04-07 14:06:34.034] [info] DDR4-CH_0: BW utilization 5% (491 reads, 98 writes)
[2025-04-07 14:06:34.042] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.042] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.042] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.042] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34010000
[2025-04-07 14:06:34.050] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.050] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.050] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.050] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34020000
[2025-04-07 14:06:34.056] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:34.059] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.059] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.059] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.059] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34030000
[2025-04-07 14:06:34.068] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.068] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.068] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.068] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34040000
[2025-04-07 14:06:34.079] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:34.079] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.079] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.079] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34050000
[2025-04-07 14:06:34.079] [info] DDR4-CH_0: BW utilization 4% (466 reads, 0 writes)
[2025-04-07 14:06:34.088] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.088] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.088] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.088] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34060000
[2025-04-07 14:06:34.096] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.096] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.096] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.096] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34070000
[2025-04-07 14:06:34.099] [info] DDR4-CH_0: BW utilization 3% (351 reads, 0 writes)
[2025-04-07 14:06:34.105] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.105] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.105] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.105] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34080000
[2025-04-07 14:06:34.112] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.112] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.112] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.112] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34090000
[2025-04-07 14:06:34.122] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.122] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.122] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.122] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34100000
[2025-04-07 14:06:34.122] [info] DDR4-CH_0: BW utilization 5% (449 reads, 63 writes)
[2025-04-07 14:06:34.134] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.134] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.134] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.134] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34110000
[2025-04-07 14:06:34.145] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.145] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.145] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.145] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34120000
[2025-04-07 14:06:34.148] [info] DDR4-CH_0: BW utilization 5% (490 reads, 35 writes)
[2025-04-07 14:06:34.153] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.153] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.153] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.153] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34130000
[2025-04-07 14:06:34.161] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.161] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.161] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.161] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34140000
[2025-04-07 14:06:34.169] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.169] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.169] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.169] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34150000
[2025-04-07 14:06:34.169] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:34.177] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.177] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.177] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.177] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34160000
[2025-04-07 14:06:34.185] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.185] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.185] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.185] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34170000
[2025-04-07 14:06:34.190] [info] DDR4-CH_0: BW utilization 4% (493 reads, 0 writes)
[2025-04-07 14:06:34.194] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:34.194] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.194] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.194] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34180000
[2025-04-07 14:06:34.205] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.205] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.205] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.205] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34190000
[2025-04-07 14:06:34.212] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.212] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.212] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.212] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34200000
[2025-04-07 14:06:34.212] [info] DDR4-CH_0: BW utilization 4% (445 reads, 0 writes)
[2025-04-07 14:06:34.220] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.220] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.220] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.220] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34210000
[2025-04-07 14:06:34.230] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.230] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.230] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.230] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34220000
[2025-04-07 14:06:34.235] [info] DDR4-CH_0: BW utilization 5% (491 reads, 98 writes)
[2025-04-07 14:06:34.238] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.238] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.238] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.238] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34230000
[2025-04-07 14:06:34.247] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.247] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.247] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.247] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34240000
[2025-04-07 14:06:34.256] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.256] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.256] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.256] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34250000
[2025-04-07 14:06:34.256] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:34.266] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.266] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.266] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.266] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34260000
[2025-04-07 14:06:34.274] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.274] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.274] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.274] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34270000
[2025-04-07 14:06:34.278] [info] DDR4-CH_0: BW utilization 3% (385 reads, 0 writes)
[2025-04-07 14:06:34.282] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.282] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.282] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.282] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34280000
[2025-04-07 14:06:34.290] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.290] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.290] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.290] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34290000
[2025-04-07 14:06:34.297] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:34.297] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.297] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.297] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34300000
[2025-04-07 14:06:34.298] [info] DDR4-CH_0: BW utilization 4% (432 reads, 0 writes)
[2025-04-07 14:06:34.306] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.306] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.306] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.306] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34310000
[2025-04-07 14:06:34.312] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.312] [info] Core [0] : issued tile 1 
[2025-04-07 14:06:34.312] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.312] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34320000
[2025-04-07 14:06:34.316] [info] DDR4-CH_0: BW utilization 2% (285 reads, 0 writes)
[2025-04-07 14:06:34.317] [info] Layer Conv_41 finish at 34325529
[2025-04-07 14:06:34.317] [info] Total compute time 1807815
[2025-04-07 14:06:34.317] [info] executable layer count 1
[2025-04-07 14:06:34.317] [info] Start layer Conv_43
[2025-04-07 14:06:34.326] [info] Core [0] : MatMul active cycle 8428 Vector active cycle 0 
[2025-04-07 14:06:34.326] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.326] [info] Core [0] : Memory unit idle cycle 9575 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.326] [info] Core [0] : Systolic Array Utilization(%) 84.63 (84.28% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34330000
[2025-04-07 14:06:34.335] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.335] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.335] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.335] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34340000
[2025-04-07 14:06:34.343] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.343] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.343] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.343] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34350000
[2025-04-07 14:06:34.343] [info] DDR4-CH_0: BW utilization 7% (654 reads, 98 writes)
[2025-04-07 14:06:34.351] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.351] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.351] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.351] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34360000
[2025-04-07 14:06:34.358] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.358] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.358] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.358] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34370000
[2025-04-07 14:06:34.364] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:34.366] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:34.366] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.366] [info] Core [0] : Memory unit idle cycle 9818 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.366] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34380000
[2025-04-07 14:06:34.377] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.377] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.377] [info] Core [0] : Memory unit idle cycle 9639 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.377] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34390000
[2025-04-07 14:06:34.386] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.386] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.386] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.386] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34400000
[2025-04-07 14:06:34.386] [info] DDR4-CH_0: BW utilization 4% (444 reads, 0 writes)
[2025-04-07 14:06:34.395] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.395] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.395] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.395] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34410000
[2025-04-07 14:06:34.403] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.403] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.403] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.403] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34420000
[2025-04-07 14:06:34.408] [info] DDR4-CH_0: BW utilization 4% (461 reads, 0 writes)
[2025-04-07 14:06:34.411] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.411] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.411] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.411] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34430000
[2025-04-07 14:06:34.419] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.419] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.419] [info] Core [0] : Memory unit idle cycle 9745 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.419] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34440000
[2025-04-07 14:06:34.431] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.431] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.431] [info] Core [0] : Memory unit idle cycle 9631 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.431] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34450000
[2025-04-07 14:06:34.431] [info] DDR4-CH_0: BW utilization 5% (478 reads, 98 writes)
[2025-04-07 14:06:34.439] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.439] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.439] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.439] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34460000
[2025-04-07 14:06:34.447] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.447] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.447] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.447] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34470000
[2025-04-07 14:06:34.449] [info] DDR4-CH_0: BW utilization 3% (374 reads, 0 writes)
[2025-04-07 14:06:34.456] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.456] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.456] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.456] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34480000
[2025-04-07 14:06:34.464] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.464] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.464] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.464] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34490000
[2025-04-07 14:06:34.472] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:34.472] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.472] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.472] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34500000
[2025-04-07 14:06:34.472] [info] DDR4-CH_0: BW utilization 4% (494 reads, 0 writes)
[2025-04-07 14:06:34.480] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.480] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.480] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.480] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34510000
[2025-04-07 14:06:34.490] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.490] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.490] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.490] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34520000
[2025-04-07 14:06:34.494] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:34.499] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.499] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.499] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.499] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34530000
[2025-04-07 14:06:34.506] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.506] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.506] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.506] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34540000
[2025-04-07 14:06:34.514] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.514] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.514] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.514] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34550000
[2025-04-07 14:06:34.514] [info] DDR4-CH_0: BW utilization 4% (450 reads, 0 writes)
[2025-04-07 14:06:34.525] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.525] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.525] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.525] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34560000
[2025-04-07 14:06:34.533] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.533] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.533] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.533] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34570000
[2025-04-07 14:06:34.539] [info] DDR4-CH_0: BW utilization 5% (488 reads, 98 writes)
[2025-04-07 14:06:34.544] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.544] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.544] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.544] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34580000
[2025-04-07 14:06:34.553] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.553] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.553] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.553] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34590000
[2025-04-07 14:06:34.561] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.561] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.561] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.561] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34600000
[2025-04-07 14:06:34.561] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:34.568] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.568] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.568] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.568] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34610000
[2025-04-07 14:06:34.576] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:34.576] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.576] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.576] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34620000
[2025-04-07 14:06:34.583] [info] DDR4-CH_0: BW utilization 4% (478 reads, 0 writes)
[2025-04-07 14:06:34.586] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.586] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.586] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.586] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34630000
[2025-04-07 14:06:34.595] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.595] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.595] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.595] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34640000
[2025-04-07 14:06:34.604] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.604] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.604] [info] Core [0] : Memory unit idle cycle 9710 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.604] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34650000
[2025-04-07 14:06:34.604] [info] DDR4-CH_0: BW utilization 3% (348 reads, 0 writes)
[2025-04-07 14:06:34.614] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.614] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.614] [info] Core [0] : Memory unit idle cycle 9783 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.614] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34660000
[2025-04-07 14:06:34.625] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.625] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.625] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.625] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34670000
[2025-04-07 14:06:34.628] [info] DDR4-CH_0: BW utilization 5% (477 reads, 98 writes)
[2025-04-07 14:06:34.633] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.633] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.633] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.633] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34680000
[2025-04-07 14:06:34.641] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.641] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.641] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.641] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34690000
[2025-04-07 14:06:34.649] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.649] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.649] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.649] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34700000
[2025-04-07 14:06:34.649] [info] DDR4-CH_0: BW utilization 4% (456 reads, 0 writes)
[2025-04-07 14:06:34.658] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.658] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.658] [info] Core [0] : Memory unit idle cycle 9686 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.658] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34710000
[2025-04-07 14:06:34.671] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.671] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.671] [info] Core [0] : Memory unit idle cycle 9771 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.671] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34720000
[2025-04-07 14:06:34.674] [info] DDR4-CH_0: BW utilization 4% (494 reads, 0 writes)
[2025-04-07 14:06:34.680] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.680] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.680] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.680] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34730000
[2025-04-07 14:06:34.688] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.688] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.688] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.688] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34740000
[2025-04-07 14:06:34.696] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:34.696] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.696] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.696] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34750000
[2025-04-07 14:06:34.696] [info] DDR4-CH_0: BW utilization 4% (491 reads, 0 writes)
[2025-04-07 14:06:34.704] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.704] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.704] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.704] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34760000
[2025-04-07 14:06:34.711] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.711] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.711] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.711] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34770000
[2025-04-07 14:06:34.719] [info] DDR4-CH_0: BW utilization 4% (450 reads, 0 writes)
[2025-04-07 14:06:34.725] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.725] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.725] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.725] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34780000
[2025-04-07 14:06:34.735] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.735] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.735] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.735] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34790000
[2025-04-07 14:06:34.744] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.744] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.744] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.744] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34800000
[2025-04-07 14:06:34.744] [info] DDR4-CH_0: BW utilization 5% (488 reads, 98 writes)
[2025-04-07 14:06:34.752] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.752] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.752] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.752] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34810000
[2025-04-07 14:06:34.760] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.760] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.760] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.760] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34820000
[2025-04-07 14:06:34.765] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:34.768] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.768] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.768] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.768] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34830000
[2025-04-07 14:06:34.776] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.776] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.776] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.776] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34840000
[2025-04-07 14:06:34.787] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.787] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.787] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.787] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34850000
[2025-04-07 14:06:34.787] [info] DDR4-CH_0: BW utilization 3% (393 reads, 0 writes)
[2025-04-07 14:06:34.797] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.797] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.797] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.797] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34860000
[2025-04-07 14:06:34.807] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:34.807] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.807] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.807] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34870000
[2025-04-07 14:06:34.809] [info] DDR4-CH_0: BW utilization 4% (428 reads, 0 writes)
[2025-04-07 14:06:34.814] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.814] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.814] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.814] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34880000
[2025-04-07 14:06:34.822] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.822] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.822] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.822] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34890000
[2025-04-07 14:06:34.831] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.831] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.831] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.831] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34900000
[2025-04-07 14:06:34.831] [info] DDR4-CH_0: BW utilization 5% (451 reads, 98 writes)
[2025-04-07 14:06:34.841] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.841] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.841] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.841] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34910000
[2025-04-07 14:06:34.850] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.850] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.850] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.850] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34920000
[2025-04-07 14:06:34.852] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:34.858] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.858] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.858] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.858] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34930000
[2025-04-07 14:06:34.866] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.866] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.866] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.866] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34940000
[2025-04-07 14:06:34.875] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.875] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.875] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.875] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34950000
[2025-04-07 14:06:34.875] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:34.882] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.882] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.882] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.882] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34960000
[2025-04-07 14:06:34.891] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.891] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.891] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.891] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34970000
[2025-04-07 14:06:34.896] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:34.899] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.899] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.899] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.899] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34980000
[2025-04-07 14:06:34.908] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:34.908] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.908] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.908] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 34990000
[2025-04-07 14:06:34.917] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.917] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.917] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.917] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35000000
[2025-04-07 14:06:34.917] [info] DDR4-CH_0: BW utilization 4% (451 reads, 0 writes)
[2025-04-07 14:06:34.930] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.930] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.930] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.930] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35010000
[2025-04-07 14:06:34.939] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.939] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.939] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.939] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35020000
[2025-04-07 14:06:34.945] [info] DDR4-CH_0: BW utilization 5% (489 reads, 98 writes)
[2025-04-07 14:06:34.948] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.948] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.948] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.948] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35030000
[2025-04-07 14:06:34.956] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.956] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.956] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.956] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35040000
[2025-04-07 14:06:34.966] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.966] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.966] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.966] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35050000
[2025-04-07 14:06:34.966] [info] DDR4-CH_0: BW utilization 4% (471 reads, 0 writes)
[2025-04-07 14:06:34.974] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.974] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.974] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.974] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35060000
[2025-04-07 14:06:34.982] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.982] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.982] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.982] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35070000
[2025-04-07 14:06:34.985] [info] DDR4-CH_0: BW utilization 3% (348 reads, 0 writes)
[2025-04-07 14:06:34.990] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.990] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.990] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.990] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35080000
[2025-04-07 14:06:34.999] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:34.999] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:34.999] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:34.999] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35090000
[2025-04-07 14:06:35.007] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.007] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.007] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.007] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35100000
[2025-04-07 14:06:35.007] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:35.014] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:35.014] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.014] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.014] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35110000
[2025-04-07 14:06:35.026] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.026] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.026] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.026] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35120000
[2025-04-07 14:06:35.029] [info] DDR4-CH_0: BW utilization 5% (451 reads, 98 writes)
[2025-04-07 14:06:35.034] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.034] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.034] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.034] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35130000
[2025-04-07 14:06:35.042] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.042] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.042] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.042] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35140000
[2025-04-07 14:06:35.050] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.050] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.050] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.050] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35150000
[2025-04-07 14:06:35.050] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:35.058] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.058] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.058] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.058] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35160000
[2025-04-07 14:06:35.068] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.068] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.068] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.068] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35170000
[2025-04-07 14:06:35.074] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:35.078] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.078] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.078] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.078] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35180000
[2025-04-07 14:06:35.087] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.087] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.087] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.087] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35190000
[2025-04-07 14:06:35.095] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.095] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.095] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.095] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35200000
[2025-04-07 14:06:35.095] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:35.102] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.102] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.102] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.102] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35210000
[2025-04-07 14:06:35.109] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.109] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.109] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.109] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35220000
[2025-04-07 14:06:35.115] [info] DDR4-CH_0: BW utilization 4% (445 reads, 0 writes)
[2025-04-07 14:06:35.117] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.117] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.117] [info] Core [0] : Memory unit idle cycle 9770 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.117] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35230000
[2025-04-07 14:06:35.128] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:35.128] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.128] [info] Core [0] : Memory unit idle cycle 9606 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.128] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35240000
[2025-04-07 14:06:35.137] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.137] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.137] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.137] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35250000
[2025-04-07 14:06:35.137] [info] DDR4-CH_0: BW utilization 5% (495 reads, 98 writes)
[2025-04-07 14:06:35.145] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.145] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.145] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.145] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35260000
[2025-04-07 14:06:35.152] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.152] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.152] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.152] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35270000
[2025-04-07 14:06:35.156] [info] DDR4-CH_0: BW utilization 3% (385 reads, 0 writes)
[2025-04-07 14:06:35.159] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.159] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.159] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.159] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35280000
[2025-04-07 14:06:35.167] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.167] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.167] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.167] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35290000
[2025-04-07 14:06:35.175] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.175] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.175] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.175] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35300000
[2025-04-07 14:06:35.175] [info] DDR4-CH_0: BW utilization 4% (436 reads, 0 writes)
[2025-04-07 14:06:35.184] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.184] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.184] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.184] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35310000
[2025-04-07 14:06:35.195] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.195] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.195] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.195] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35320000
[2025-04-07 14:06:35.199] [info] DDR4-CH_0: BW utilization 4% (490 reads, 0 writes)
[2025-04-07 14:06:35.203] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.203] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.203] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.203] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35330000
[2025-04-07 14:06:35.211] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.211] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.212] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.212] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35340000
[2025-04-07 14:06:35.221] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.221] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.221] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.221] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35350000
[2025-04-07 14:06:35.221] [info] DDR4-CH_0: BW utilization 5% (451 reads, 98 writes)
[2025-04-07 14:06:35.228] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:35.229] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.229] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.229] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35360000
[2025-04-07 14:06:35.237] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.237] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.237] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.237] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35370000
[2025-04-07 14:06:35.242] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:35.247] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.247] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.247] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.247] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35380000
[2025-04-07 14:06:35.255] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.255] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.255] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.255] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35390000
[2025-04-07 14:06:35.264] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.264] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.264] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.264] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35400000
[2025-04-07 14:06:35.264] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:35.271] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.271] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.271] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.271] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35410000
[2025-04-07 14:06:35.279] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.279] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.279] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.279] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35420000
[2025-04-07 14:06:35.284] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:35.286] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.286] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.286] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.286] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35430000
[2025-04-07 14:06:35.294] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.294] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.294] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.294] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35440000
[2025-04-07 14:06:35.304] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.304] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.304] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.304] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35450000
[2025-04-07 14:06:35.304] [info] DDR4-CH_0: BW utilization 3% (381 reads, 0 writes)
[2025-04-07 14:06:35.314] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.314] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.314] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.314] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35460000
[2025-04-07 14:06:35.322] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.322] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.322] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.322] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35470000
[2025-04-07 14:06:35.327] [info] DDR4-CH_0: BW utilization 5% (464 reads, 98 writes)
[2025-04-07 14:06:35.331] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:35.331] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.331] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.331] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35480000
[2025-04-07 14:06:35.339] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.339] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.339] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.339] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35490000
[2025-04-07 14:06:35.346] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.346] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.346] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.346] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35500000
[2025-04-07 14:06:35.346] [info] DDR4-CH_0: BW utilization 4% (425 reads, 0 writes)
[2025-04-07 14:06:35.356] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.357] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.357] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.357] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35510000
[2025-04-07 14:06:35.365] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.365] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.365] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.365] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35520000
[2025-04-07 14:06:35.367] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:35.372] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.372] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.372] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.372] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35530000
[2025-04-07 14:06:35.380] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.380] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.380] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.380] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35540000
[2025-04-07 14:06:35.388] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.388] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.388] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.388] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35550000
[2025-04-07 14:06:35.388] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:35.395] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.395] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.395] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.395] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35560000
[2025-04-07 14:06:35.405] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.405] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.405] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.405] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35570000
[2025-04-07 14:06:35.410] [info] DDR4-CH_0: BW utilization 5% (451 reads, 98 writes)
[2025-04-07 14:06:35.416] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.416] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.416] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.416] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35580000
[2025-04-07 14:06:35.423] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.423] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.423] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.423] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35590000
[2025-04-07 14:06:35.432] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:35.432] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.432] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.432] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35600000
[2025-04-07 14:06:35.432] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:35.440] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.440] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.440] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.440] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35610000
[2025-04-07 14:06:35.448] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.448] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.448] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.448] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35620000
[2025-04-07 14:06:35.453] [info] DDR4-CH_0: BW utilization 4% (492 reads, 0 writes)
[2025-04-07 14:06:35.456] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.456] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.456] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.456] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35630000
[2025-04-07 14:06:35.466] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.466] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.466] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.466] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35640000
[2025-04-07 14:06:35.475] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.475] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.475] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.475] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35650000
[2025-04-07 14:06:35.475] [info] DDR4-CH_0: BW utilization 4% (480 reads, 0 writes)
[2025-04-07 14:06:35.483] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.483] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.483] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.483] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35660000
[2025-04-07 14:06:35.489] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.489] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.489] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.489] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35670000
[2025-04-07 14:06:35.492] [info] DDR4-CH_0: BW utilization 3% (312 reads, 0 writes)
[2025-04-07 14:06:35.497] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.497] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.497] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.497] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35680000
[2025-04-07 14:06:35.506] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.506] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.506] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.506] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35690000
[2025-04-07 14:06:35.515] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.515] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.515] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.515] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35700000
[2025-04-07 14:06:35.515] [info] DDR4-CH_0: BW utilization 6% (523 reads, 98 writes)
[2025-04-07 14:06:35.524] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.524] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.524] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.524] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35710000
[2025-04-07 14:06:35.533] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.533] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.533] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.533] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35720000
[2025-04-07 14:06:35.535] [info] DDR4-CH_0: BW utilization 4% (448 reads, 0 writes)
[2025-04-07 14:06:35.541] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:35.541] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.541] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.541] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35730000
[2025-04-07 14:06:35.548] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.549] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.549] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.549] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35740000
[2025-04-07 14:06:35.556] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.556] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.556] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.556] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35750000
[2025-04-07 14:06:35.556] [info] DDR4-CH_0: BW utilization 4% (483 reads, 0 writes)
[2025-04-07 14:06:35.563] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.563] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.563] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.563] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35760000
[2025-04-07 14:06:35.571] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.571] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.571] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.571] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35770000
[2025-04-07 14:06:35.577] [info] DDR4-CH_0: BW utilization 4% (494 reads, 0 writes)
[2025-04-07 14:06:35.581] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.581] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.581] [info] Core [0] : Memory unit idle cycle 9674 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.581] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35780000
[2025-04-07 14:06:35.589] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.589] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.589] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.589] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35790000
[2025-04-07 14:06:35.598] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.598] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.598] [info] Core [0] : Memory unit idle cycle 9738 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.598] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35800000
[2025-04-07 14:06:35.598] [info] DDR4-CH_0: BW utilization 5% (449 reads, 98 writes)
[2025-04-07 14:06:35.605] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.605] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.605] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.605] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35810000
[2025-04-07 14:06:35.612] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.612] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.612] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.612] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35820000
[2025-04-07 14:06:35.618] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:35.620] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.620] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.620] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.620] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35830000
[2025-04-07 14:06:35.630] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.630] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.630] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.630] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35840000
[2025-04-07 14:06:35.638] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:35.638] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.638] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.638] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35850000
[2025-04-07 14:06:35.638] [info] DDR4-CH_0: BW utilization 4% (447 reads, 0 writes)
[2025-04-07 14:06:35.646] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.646] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.646] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.646] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35860000
[2025-04-07 14:06:35.653] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.653] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.653] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.653] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35870000
[2025-04-07 14:06:35.658] [info] DDR4-CH_0: BW utilization 4% (461 reads, 0 writes)
[2025-04-07 14:06:35.661] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.661] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.661] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.661] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35880000
[2025-04-07 14:06:35.669] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.669] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.669] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.669] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35890000
[2025-04-07 14:06:35.676] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.676] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.676] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.676] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35900000
[2025-04-07 14:06:35.676] [info] DDR4-CH_0: BW utilization 3% (361 reads, 0 writes)
[2025-04-07 14:06:35.688] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.688] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.688] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.688] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35910000
[2025-04-07 14:06:35.695] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.695] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.695] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.695] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35920000
[2025-04-07 14:06:35.698] [info] DDR4-CH_0: BW utilization 5% (493 reads, 98 writes)
[2025-04-07 14:06:35.703] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.703] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.703] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.703] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35930000
[2025-04-07 14:06:35.711] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.711] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.711] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.711] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35940000
[2025-04-07 14:06:35.719] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.719] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.719] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.719] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35950000
[2025-04-07 14:06:35.719] [info] DDR4-CH_0: BW utilization 4% (495 reads, 0 writes)
[2025-04-07 14:06:35.726] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.726] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.726] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.726] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35960000
[2025-04-07 14:06:35.735] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:35.735] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.735] [info] Core [0] : Memory unit idle cycle 9638 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.735] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35970000
[2025-04-07 14:06:35.738] [info] DDR4-CH_0: BW utilization 4% (483 reads, 0 writes)
[2025-04-07 14:06:35.743] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.743] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.743] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.743] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35980000
[2025-04-07 14:06:35.752] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.752] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.752] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.752] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 35990000
[2025-04-07 14:06:35.760] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.760] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.760] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.760] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36000000
[2025-04-07 14:06:35.760] [info] DDR4-CH_0: BW utilization 4% (494 reads, 0 writes)
[2025-04-07 14:06:35.768] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.768] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.768] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.768] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36010000
[2025-04-07 14:06:35.776] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.776] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.776] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.776] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36020000
[2025-04-07 14:06:35.784] [info] DDR4-CH_0: BW utilization 5% (449 reads, 98 writes)
[2025-04-07 14:06:35.789] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.789] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.789] [info] Core [0] : Memory unit idle cycle 9557 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.789] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36030000
[2025-04-07 14:06:35.798] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.798] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.798] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.798] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36040000
[2025-04-07 14:06:35.806] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.807] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.807] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.807] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36050000
[2025-04-07 14:06:35.807] [info] DDR4-CH_0: BW utilization 4% (489 reads, 0 writes)
[2025-04-07 14:06:35.814] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.814] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.814] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.814] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36060000
[2025-04-07 14:06:35.822] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.822] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.822] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.822] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36070000
[2025-04-07 14:06:35.827] [info] DDR4-CH_0: BW utilization 4% (481 reads, 0 writes)
[2025-04-07 14:06:35.829] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.829] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.829] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.829] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36080000
[2025-04-07 14:06:35.838] [info] Core [0] : MatMul active cycle 10045 Vector active cycle 0 
[2025-04-07 14:06:35.838] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.838] [info] Core [0] : Memory unit idle cycle 9819 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.838] [info] Core [0] : Systolic Array Utilization(%) 100.00 (100.45% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36090000
[2025-04-07 14:06:35.846] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.846] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.846] [info] Core [0] : Memory unit idle cycle 9718 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.846] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36100000
[2025-04-07 14:06:35.846] [info] DDR4-CH_0: BW utilization 3% (345 reads, 0 writes)
[2025-04-07 14:06:35.855] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.855] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.855] [info] Core [0] : Memory unit idle cycle 9739 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.855] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36110000
[2025-04-07 14:06:35.862] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.862] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.862] [info] Core [0] : Memory unit idle cycle 9855 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.862] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36120000
[2025-04-07 14:06:35.864] [info] DDR4-CH_0: BW utilization 4% (443 reads, 0 writes)
[2025-04-07 14:06:35.867] [info] Core [0] : MatMul active cycle 9996 Vector active cycle 0 
[2025-04-07 14:06:35.867] [info] Core [0] : issued tile 1 
[2025-04-07 14:06:35.867] [info] Core [0] : Memory unit idle cycle 10000 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.867] [info] Core [0] : Systolic Array Utilization(%) 100.00 (99.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36130000
[2025-04-07 14:06:35.870] [info] Layer Conv_43 finish at 36133416
[2025-04-07 14:06:35.870] [info] Total compute time 1807887
[2025-04-07 14:06:35.870] [info] executable layer count 1
[2025-04-07 14:06:35.870] [info] Start layer GlobalAveragePool_46
[2025-04-07 14:06:35.870] [info] Layer GlobalAveragePool_46 finish at 36133417
[2025-04-07 14:06:35.870] [info] Total compute time 1
[2025-04-07 14:06:35.870] [info] executable layer count 1
[2025-04-07 14:06:35.870] [info] Start layer Flatten_47
[2025-04-07 14:06:35.870] [info] Layer Flatten_47 finish at 36133418
[2025-04-07 14:06:35.870] [info] Total compute time 1
[2025-04-07 14:06:35.870] [info] executable layer count 1
[2025-04-07 14:06:35.870] [info] Start layer Gemm_48
[2025-04-07 14:06:35.886] [info] Core [0] : MatMul active cycle 3663 Vector active cycle 0 
[2025-04-07 14:06:35.887] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.887] [info] Core [0] : Memory unit idle cycle 9201 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.887] [info] Core [0] : Systolic Array Utilization(%) 53.75 (36.63% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36140000
[2025-04-07 14:06:35.908] [info] Core [0] : MatMul active cycle 400 Vector active cycle 0 
[2025-04-07 14:06:35.908] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.908] [info] Core [0] : Memory unit idle cycle 9293 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.908] [info] Core [0] : Systolic Array Utilization(%) 33.35 (4.00% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36150000
[2025-04-07 14:06:35.908] [info] DDR4-CH_0: BW utilization 15% (1402 reads, 101 writes)
[2025-04-07 14:06:35.933] [info] Core [0] : MatMul active cycle 411 Vector active cycle 0 
[2025-04-07 14:06:35.933] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.933] [info] Core [0] : Memory unit idle cycle 8839 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.933] [info] Core [0] : Systolic Array Utilization(%) 34.45 (4.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36160000
[2025-04-07 14:06:35.956] [info] Core [0] : MatMul active cycle 368 Vector active cycle 0 
[2025-04-07 14:06:35.956] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.956] [info] Core [0] : Memory unit idle cycle 9070 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.956] [info] Core [0] : Systolic Array Utilization(%) 31.00 (3.68% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36170000
[2025-04-07 14:06:35.967] [info] DDR4-CH_0: BW utilization 22% (2263 reads, 9 writes)
[2025-04-07 14:06:35.978] [info] Core [0] : MatMul active cycle 419 Vector active cycle 0 
[2025-04-07 14:06:35.978] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:35.978] [info] Core [0] : Memory unit idle cycle 9273 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:35.978] [info] Core [0] : Systolic Array Utilization(%) 35.06 (4.19% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36180000
[2025-04-07 14:06:36.001] [info] Core [0] : MatMul active cycle 409 Vector active cycle 0 
[2025-04-07 14:06:36.002] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.002] [info] Core [0] : Memory unit idle cycle 8838 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.002] [info] Core [0] : Systolic Array Utilization(%) 34.02 (4.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36190000
[2025-04-07 14:06:36.024] [info] Core [0] : MatMul active cycle 383 Vector active cycle 0 
[2025-04-07 14:06:36.024] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.024] [info] Core [0] : Memory unit idle cycle 9295 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.024] [info] Core [0] : Systolic Array Utilization(%) 31.64 (3.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36200000
[2025-04-07 14:06:36.024] [info] DDR4-CH_0: BW utilization 21% (2135 reads, 8 writes)
[2025-04-07 14:06:36.049] [info] Core [0] : MatMul active cycle 383 Vector active cycle 0 
[2025-04-07 14:06:36.049] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.049] [info] Core [0] : Memory unit idle cycle 9068 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.049] [info] Core [0] : Systolic Array Utilization(%) 32.40 (3.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36210000
[2025-04-07 14:06:36.071] [info] Core [0] : MatMul active cycle 425 Vector active cycle 0 
[2025-04-07 14:06:36.072] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.072] [info] Core [0] : Memory unit idle cycle 9274 Systolic bubble cycle 22 Core idle cycle 0 
[2025-04-07 14:06:36.072] [info] Core [0] : Systolic Array Utilization(%) 35.40 (4.25% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36220000
[2025-04-07 14:06:36.082] [info] DDR4-CH_0: BW utilization 21% (2170 reads, 8 writes)
[2025-04-07 14:06:36.094] [info] Core [0] : MatMul active cycle 409 Vector active cycle 0 
[2025-04-07 14:06:36.094] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.094] [info] Core [0] : Memory unit idle cycle 8935 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.094] [info] Core [0] : Systolic Array Utilization(%) 34.32 (4.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36230000
[2025-04-07 14:06:36.116] [info] Core [0] : MatMul active cycle 362 Vector active cycle 0 
[2025-04-07 14:06:36.116] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.116] [info] Core [0] : Memory unit idle cycle 9196 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.116] [info] Core [0] : Systolic Array Utilization(%) 30.26 (3.62% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36240000
[2025-04-07 14:06:36.140] [info] Core [0] : MatMul active cycle 405 Vector active cycle 0 
[2025-04-07 14:06:36.140] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.140] [info] Core [0] : Memory unit idle cycle 9070 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.140] [info] Core [0] : Systolic Array Utilization(%) 33.81 (4.05% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36250000
[2025-04-07 14:06:36.140] [info] DDR4-CH_0: BW utilization 22% (2228 reads, 4 writes)
[2025-04-07 14:06:36.164] [info] Core [0] : MatMul active cycle 411 Vector active cycle 0 
[2025-04-07 14:06:36.164] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.164] [info] Core [0] : Memory unit idle cycle 9275 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.164] [info] Core [0] : Systolic Array Utilization(%) 34.15 (4.11% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36260000
[2025-04-07 14:06:36.187] [info] Core [0] : MatMul active cycle 422 Vector active cycle 0 
[2025-04-07 14:06:36.187] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.187] [info] Core [0] : Memory unit idle cycle 8836 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.187] [info] Core [0] : Systolic Array Utilization(%) 35.28 (4.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36270000
[2025-04-07 14:06:36.198] [info] DDR4-CH_0: BW utilization 21% (2175 reads, 10 writes)
[2025-04-07 14:06:36.209] [info] Core [0] : MatMul active cycle 383 Vector active cycle 0 
[2025-04-07 14:06:36.209] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.209] [info] Core [0] : Memory unit idle cycle 9295 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.209] [info] Core [0] : Systolic Array Utilization(%) 32.04 (3.83% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36280000
[2025-04-07 14:06:36.232] [info] Core [0] : MatMul active cycle 404 Vector active cycle 0 
[2025-04-07 14:06:36.232] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.232] [info] Core [0] : Memory unit idle cycle 9068 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.232] [info] Core [0] : Systolic Array Utilization(%) 33.72 (4.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36290000
[2025-04-07 14:06:36.255] [info] Core [0] : MatMul active cycle 404 Vector active cycle 0 
[2025-04-07 14:06:36.255] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.255] [info] Core [0] : Memory unit idle cycle 9275 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.255] [info] Core [0] : Systolic Array Utilization(%) 33.72 (4.04% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36300000
[2025-04-07 14:06:36.255] [info] DDR4-CH_0: BW utilization 22% (2243 reads, 5 writes)
[2025-04-07 14:06:36.279] [info] Core [0] : MatMul active cycle 409 Vector active cycle 0 
[2025-04-07 14:06:36.279] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.279] [info] Core [0] : Memory unit idle cycle 8895 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.279] [info] Core [0] : Systolic Array Utilization(%) 34.42 (4.09% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36310000
[2025-04-07 14:06:36.304] [info] Core [0] : MatMul active cycle 380 Vector active cycle 0 
[2025-04-07 14:06:36.304] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.304] [info] Core [0] : Memory unit idle cycle 9237 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.304] [info] Core [0] : Systolic Array Utilization(%) 31.75 (3.80% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36320000
[2025-04-07 14:06:36.316] [info] DDR4-CH_0: BW utilization 21% (2187 reads, 9 writes)
[2025-04-07 14:06:36.329] [info] Core [0] : MatMul active cycle 422 Vector active cycle 0 
[2025-04-07 14:06:36.329] [info] Core [0] : issued tile 2 
[2025-04-07 14:06:36.329] [info] Core [0] : Memory unit idle cycle 9069 Systolic bubble cycle 0 Core idle cycle 0 
[2025-04-07 14:06:36.329] [info] Core [0] : Systolic Array Utilization(%) 35.05 (4.22% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36330000
[2025-04-07 14:06:36.334] [info] Layer Gemm_48 finish at 36332509
[2025-04-07 14:06:36.334] [info] Total compute time 199091
[2025-04-07 14:06:36.334] [info] Model[resnet18] Request: 0 us, Start: 0 us, finish:36332 us, Current Cycle:36332509
[2025-04-07 14:06:36.335] [info] No total_seq_len!
[2025-04-07 14:06:36.335] [info] Simulation Finished at 36333577 cycle 36333 us
[2025-04-07 14:06:36.335] [info] Core [0] : MatMul active cycle 28324160 Vector active cycle 0 
[2025-04-07 14:06:36.335] [info] Core [0] : Memory unit idle cycle 34920773 Systolic bubble cycle 1531 Core idle cycle 0 
[2025-04-07 14:06:36.335] [info] Core [0] : Systolic Array Utilization(%) 94.21 (77.96% PE util), Vector Unit Utilization(%) 0.00, Total cycle: 36333577
[2025-04-07 14:06:36.335] [info] Core [0] : Systolic Inst Issue Count : 797536
[2025-04-07 14:06:36.335] [info] Core [0] : Systolic PRELOAD Issue Count : 276896
Class 0:
Packet latency average = 62.8409
	minimum = 7
	maximum = 9966
Network latency average = 62.8409
	minimum = 7
	maximum = 9966
Slowest packet = 3995954
Flit latency average = 62.8409
	minimum = 7
	maximum = 9966
Slowest flit = 3995954
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0256932
	minimum = 0.0192671 (at node 2)
	maximum = 0.0385399 (at node 0)
Accepted packet rate average = 0.0256932
	minimum = 0.0192671 (at node 2)
	maximum = 0.0385399 (at node 0)
Injected flit rate average = 0.0256932
	minimum = 0.0192671 (at node 2)
	maximum = 0.0385399 (at node 0)
Accepted flit rate average= 0.0256932
	minimum = 0.0192671 (at node 2)
	maximum = 0.0385399 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
Frontend:
  impl: GEM5

[2025-04-07 14:06:36.336] [info] Row hits: 1341932, Row misses: 42916, Row conflicts: 17981
MemorySystem:
  impl: GenericDRAM
  total_num_other_requests: 0
  total_num_write_requests: 155294
  total_num_read_requests: 1245206
  memory_system_cycles: 14533431
  DRAM:
    impl: DDR4
  AddrMapper:
    impl: RoBaRaCoCh
  Controller:
    impl: Generic
    id: Channel 0
    Scheduler:
      impl: FRFCFS
    RefreshManager:
      impl: AllBank



[2025-04-07 14:06:36.336] [info] DDR4-CH_0: avg BW utilization 9% (1245206 reads, 155294 writes)
Frontend:
  impl: GEM5

[2025-04-07 14:06:36.336] [info] Row hits: 1341735, Row misses: 42725, Row conflicts: 17951
MemorySystem:
  impl: GenericDRAM
  total_num_other_requests: 0
  total_num_write_requests: 155295
  total_num_read_requests: 1244787
  memory_system_cycles: 14533431
  DRAM:
    impl: DDR4
  AddrMapper:
    impl: RoBaRaCoCh
  Controller:
    impl: Generic
    id: Channel 0
    Scheduler:
      impl: FRFCFS
    RefreshManager:
      impl: AllBank



[2025-04-07 14:06:36.336] [info] Simulation time: 44.930637 seconds
[2025-04-07 14:06:36.336] [info] Total tile: 5647, simulated tile per seconds(TPS): 129.914134
