<profile>

<section name = "Vivado HLS Report for 'aes128_add_round_key'" level="0">
<item name = "Date">Tue Apr 10 18:51:50 2018
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">AES_HLS_ECE1155</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.312, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">17, 17, 17, 17, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">16, 16, 4, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 54</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 126</column>
<column name="Register">-, -, 47, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_15_3_fu_165_p2">+, 0, 0, 15, 3, 5</column>
<column name="exitcond_fu_137_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="i_15_1_fu_171_p2">or, 0, 0, 4, 4, 2</column>
<column name="i_15_2_fu_182_p2">or, 0, 0, 4, 4, 2</column>
<column name="i_15_s_fu_153_p2">or, 0, 0, 4, 4, 1</column>
<column name="grp_fu_115_p2">xor, 0, 0, 8, 8, 8</column>
<column name="grp_fu_121_p2">xor, 0, 0, 8, 8, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="i_reg_104">9, 2, 5, 10</column>
<column name="round_key_address0">15, 3, 4, 12</column>
<column name="round_key_address1">15, 3, 4, 12</column>
<column name="state_address0">27, 5, 4, 20</column>
<column name="state_address1">27, 5, 4, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="i_15_3_reg_222">5, 0, 5, 0</column>
<column name="i_reg_104">5, 0, 5, 0</column>
<column name="reg_127">8, 0, 8, 0</column>
<column name="reg_132">8, 0, 8, 0</column>
<column name="state_addr_34_reg_217">3, 0, 4, 1</column>
<column name="state_addr_35_reg_232">3, 0, 4, 1</column>
<column name="state_addr_36_reg_242">2, 0, 4, 2</column>
<column name="state_addr_reg_201">4, 0, 4, 0</column>
<column name="tmp_16_reg_206">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, aes128_add_round_key, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, aes128_add_round_key, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, aes128_add_round_key, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, aes128_add_round_key, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, aes128_add_round_key, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, aes128_add_round_key, return value</column>
<column name="state_address0">out, 4, ap_memory, state, array</column>
<column name="state_ce0">out, 1, ap_memory, state, array</column>
<column name="state_we0">out, 1, ap_memory, state, array</column>
<column name="state_d0">out, 8, ap_memory, state, array</column>
<column name="state_q0">in, 8, ap_memory, state, array</column>
<column name="state_address1">out, 4, ap_memory, state, array</column>
<column name="state_ce1">out, 1, ap_memory, state, array</column>
<column name="state_we1">out, 1, ap_memory, state, array</column>
<column name="state_d1">out, 8, ap_memory, state, array</column>
<column name="state_q1">in, 8, ap_memory, state, array</column>
<column name="round_key_address0">out, 4, ap_memory, round_key, array</column>
<column name="round_key_ce0">out, 1, ap_memory, round_key, array</column>
<column name="round_key_q0">in, 8, ap_memory, round_key, array</column>
<column name="round_key_address1">out, 4, ap_memory, round_key, array</column>
<column name="round_key_ce1">out, 1, ap_memory, round_key, array</column>
<column name="round_key_q1">in, 8, ap_memory, round_key, array</column>
</table>
</item>
</section>
</profile>
