{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573603090920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573603090931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 17:58:10 2019 " "Processing started: Tue Nov 12 17:58:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573603090931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603090931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603090932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573603092198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573603092198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N flag_generator.sv(1) " "Verilog HDL Declaration information at flag_generator.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/flag_generator.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573603106218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator " "Found entity 1: flag_generator" {  } { { "flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/flag_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Substractor " "Found entity 1: Substractor" {  } { { "Substractor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/Substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106229 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EnemiesRegister.sv(13) " "Verilog HDL warning at EnemiesRegister.sv(13): extended using \"x\" or \"z\"" {  } { { "EnemiesRegister.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/EnemiesRegister.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573603106235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemiesregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemiesregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EnemiesRegister " "Found entity 1: EnemiesRegister" {  } { { "EnemiesRegister.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/EnemiesRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106238 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMem.sv(8) " "Verilog HDL warning at dataMem.sv(8): extended using \"x\" or \"z\"" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/dataMem.sv" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573603106243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/dataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condLogic " "Found entity 1: condLogic" {  } { { "condLogic.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/condLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condCheck " "Found entity 1: condCheck" {  } { { "condCheck.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/condCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106286 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BombRegister.sv(13) " "Verilog HDL warning at BombRegister.sv(13): extended using \"x\" or \"z\"" {  } { { "BombRegister.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/BombRegister.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573603106292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file bombregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BombRegister " "Found entity 1: BombRegister" {  } { { "BombRegister.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/BombRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armstruct.sv 1 1 " "Found 1 design units, including 1 entities, in source file armstruct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ARMStruct " "Found entity 1: ARMStruct" {  } { { "ARMStruct.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ARMStruct.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressingdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file addressingdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressingDecoder " "Found entity 1: addressingDecoder" {  } { { "addressingDecoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/addressingDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106312 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Processor.sv " "Can't analyze file -- file Processor.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573603106327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "instructionMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/instructionMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file regdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regDecoder " "Found entity 1: regDecoder" {  } { { "regDecoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/regDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106346 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bitextender.sv(11) " "Verilog HDL warning at bitextender.sv(11): extended using \"x\" or \"z\"" {  } { { "bitextender.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/bitextender.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573603106352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitextender.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitextender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitextender " "Found entity 1: bitextender" {  } { { "bitextender.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/bitextender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(43) " "Verilog HDL warning at decoder.sv(43): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/decoder.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573603106362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(72) " "Verilog HDL warning at decoder.sv(72): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/decoder.sv" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573603106363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_nBits " "Found entity 1: mux2x1_nBits" {  } { { "mux2x1_nBits.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux2x1_nBits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573603106430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not " "Found entity 1: mux_not" {  } { { "mux_not.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_result.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "mux_result.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux_result.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar.sv 1 1 " "Found 1 design units, including 1 entities, in source file sar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar " "Found entity 1: sar" {  } { { "sar.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/sar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc " "Found entity 1: sc" {  } { { "sc.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/sc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slr.sv 1 1 " "Found 1 design units, including 1 entities, in source file slr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slr " "Found entity 1: slr" {  } { { "slr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/slr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bankreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file bankreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bankReg " "Found entity 1: bankReg" {  } { { "bankReg.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/bankReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573603106575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603106575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARMStruct " "Elaborating entity \"ARMStruct\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573603106644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:controller " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:controller\"" {  } { { "ARMStruct.sv" "controller" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ARMStruct.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder ControlUnit:controller\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"ControlUnit:controller\|decoder:dec\"" {  } { { "ControlUnit.sv" "dec" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ControlUnit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condLogic ControlUnit:controller\|condLogic:cl " "Elaborating entity \"condLogic\" for hierarchy \"ControlUnit:controller\|condLogic:cl\"" {  } { { "ControlUnit.sv" "cl" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ControlUnit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop ControlUnit:controller\|condLogic:cl\|FlipFlop:flagreg1 " "Elaborating entity \"FlipFlop\" for hierarchy \"ControlUnit:controller\|condLogic:cl\|FlipFlop:flagreg1\"" {  } { { "condLogic.sv" "flagreg1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/condLogic.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condCheck ControlUnit:controller\|condLogic:cl\|condCheck:cc " "Elaborating entity \"condCheck\" for hierarchy \"ControlUnit:controller\|condLogic:cl\|condCheck:cc\"" {  } { { "condLogic.sv" "cc" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/condLogic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:Datapath\"" {  } { { "ARMStruct.sv" "Datapath" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ARMStruct.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_nBits datapath:Datapath\|mux2x1_nBits:pcmux " "Elaborating entity \"mux2x1_nBits\" for hierarchy \"datapath:Datapath\|mux2x1_nBits:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 datapath:Datapath\|mux2x1_nBits:pcmux\|mux2x1:m1 " "Elaborating entity \"mux2x1\" for hierarchy \"datapath:Datapath\|mux2x1_nBits:pcmux\|mux2x1:m1\"" {  } { { "mux2x1_nBits.sv" "m1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux2x1_nBits.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop datapath:Datapath\|FlipFlop:pcreg " "Elaborating entity \"FlipFlop\" for hierarchy \"datapath:Datapath\|FlipFlop:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder datapath:Datapath\|fulladder:pcadd1 " "Elaborating entity \"fulladder\" for hierarchy \"datapath:Datapath\|fulladder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_nBits datapath:Datapath\|mux2x1_nBits:ra1mux " "Elaborating entity \"mux2x1_nBits\" for hierarchy \"datapath:Datapath\|mux2x1_nBits:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bankReg datapath:Datapath\|bankReg:rf " "Elaborating entity \"bankReg\" for hierarchy \"datapath:Datapath\|bankReg:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitextender datapath:Datapath\|bitextender:ext " "Elaborating entity \"bitextender\" for hierarchy \"datapath:Datapath\|bitextender:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:Datapath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:Datapath\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate datapath:Datapath\|ALU:alu\|and_gate:and_module " "Elaborating entity \"and_gate\" for hierarchy \"datapath:Datapath\|ALU:alu\|and_gate:and_module\"" {  } { { "ALU.sv" "and_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate datapath:Datapath\|ALU:alu\|or_gate:or_module " "Elaborating entity \"or_gate\" for hierarchy \"datapath:Datapath\|ALU:alu\|or_gate:or_module\"" {  } { { "ALU.sv" "or_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate datapath:Datapath\|ALU:alu\|xor_gate:xor_module " "Elaborating entity \"xor_gate\" for hierarchy \"datapath:Datapath\|ALU:alu\|xor_gate:xor_module\"" {  } { { "ALU.sv" "xor_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_not datapath:Datapath\|ALU:alu\|mux_not:mux_not_module " "Elaborating entity \"mux_not\" for hierarchy \"datapath:Datapath\|ALU:alu\|mux_not:mux_not_module\"" {  } { { "ALU.sv" "mux_not_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder datapath:Datapath\|ALU:alu\|fulladder:fulladder_module " "Elaborating entity \"fulladder\" for hierarchy \"datapath:Datapath\|ALU:alu\|fulladder:fulladder_module\"" {  } { { "ALU.sv" "fulladder_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slr datapath:Datapath\|ALU:alu\|slr:slr_module " "Elaborating entity \"slr\" for hierarchy \"datapath:Datapath\|ALU:alu\|slr:slr_module\"" {  } { { "ALU.sv" "slr_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll datapath:Datapath\|ALU:alu\|sll:sll_module " "Elaborating entity \"sll\" for hierarchy \"datapath:Datapath\|ALU:alu\|sll:sll_module\"" {  } { { "ALU.sv" "sll_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result datapath:Datapath\|ALU:alu\|mux_result:mux_result_module " "Elaborating entity \"mux_result\" for hierarchy \"datapath:Datapath\|ALU:alu\|mux_result:mux_result_module\"" {  } { { "ALU.sv" "mux_result_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_generator datapath:Datapath\|ALU:alu\|flag_generator:flag_generator_module " "Elaborating entity \"flag_generator\" for hierarchy \"datapath:Datapath\|ALU:alu\|flag_generator:flag_generator_module\"" {  } { { "ALU.sv" "flag_generator_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sar datapath:Datapath\|ALU:alu\|sar:sar_module " "Elaborating entity \"sar\" for hierarchy \"datapath:Datapath\|ALU:alu\|sar:sar_module\"" {  } { { "ALU.sv" "sar_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc datapath:Datapath\|ALU:alu\|sc:sc_module " "Elaborating entity \"sc\" for hierarchy \"datapath:Datapath\|ALU:alu\|sc:sc_module\"" {  } { { "ALU.sv" "sc_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573603106971 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[31\] " "Net \"datapath:Datapath\|ALU:alu\|result\[31\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[30\] " "Net \"datapath:Datapath\|ALU:alu\|result\[30\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[29\] " "Net \"datapath:Datapath\|ALU:alu\|result\[29\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[28\] " "Net \"datapath:Datapath\|ALU:alu\|result\[28\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[27\] " "Net \"datapath:Datapath\|ALU:alu\|result\[27\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[26\] " "Net \"datapath:Datapath\|ALU:alu\|result\[26\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[25\] " "Net \"datapath:Datapath\|ALU:alu\|result\[25\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[24\] " "Net \"datapath:Datapath\|ALU:alu\|result\[24\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[23\] " "Net \"datapath:Datapath\|ALU:alu\|result\[23\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[22\] " "Net \"datapath:Datapath\|ALU:alu\|result\[22\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[21\] " "Net \"datapath:Datapath\|ALU:alu\|result\[21\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[20\] " "Net \"datapath:Datapath\|ALU:alu\|result\[20\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[19\] " "Net \"datapath:Datapath\|ALU:alu\|result\[19\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[18\] " "Net \"datapath:Datapath\|ALU:alu\|result\[18\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[17\] " "Net \"datapath:Datapath\|ALU:alu\|result\[17\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[16\] " "Net \"datapath:Datapath\|ALU:alu\|result\[16\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[15\] " "Net \"datapath:Datapath\|ALU:alu\|result\[15\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[14\] " "Net \"datapath:Datapath\|ALU:alu\|result\[14\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[13\] " "Net \"datapath:Datapath\|ALU:alu\|result\[13\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[12\] " "Net \"datapath:Datapath\|ALU:alu\|result\[12\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[11\] " "Net \"datapath:Datapath\|ALU:alu\|result\[11\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[10\] " "Net \"datapath:Datapath\|ALU:alu\|result\[10\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[9\] " "Net \"datapath:Datapath\|ALU:alu\|result\[9\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[8\] " "Net \"datapath:Datapath\|ALU:alu\|result\[8\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[7\] " "Net \"datapath:Datapath\|ALU:alu\|result\[7\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[6\] " "Net \"datapath:Datapath\|ALU:alu\|result\[6\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[5\] " "Net \"datapath:Datapath\|ALU:alu\|result\[5\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[4\] " "Net \"datapath:Datapath\|ALU:alu\|result\[4\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result\[3\] " "Net \"datapath:Datapath\|ALU:alu\|result\[3\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[31\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[31\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[30\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[30\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[29\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[29\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[28\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[28\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[27\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[27\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[26\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[26\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[25\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[25\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[24\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[24\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[23\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[23\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[22\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[22\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[21\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[21\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[20\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[20\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[19\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[19\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[18\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[18\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[17\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[17\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[16\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[16\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[15\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[15\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[14\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[14\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[13\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[13\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[12\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[12\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[11\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[11\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[10\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[10\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[9\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[9\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[8\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[8\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[7\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[7\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[6\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[6\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[5\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[5\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[4\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[4\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_and\[3\] " "Net \"datapath:Datapath\|ALU:alu\|result_and\[3\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_and\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[31\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[31\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[30\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[30\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[29\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[29\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[28\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[28\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[27\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[27\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[26\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[26\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[25\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[25\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[24\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[24\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[23\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[23\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[22\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[22\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[21\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[21\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[20\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[20\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[19\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[19\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[18\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[18\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[17\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[17\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[16\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[16\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[15\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[15\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[14\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[14\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[13\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[13\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[12\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[12\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[11\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[11\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[10\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[10\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[9\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[9\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[8\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[8\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[7\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[7\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[6\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[6\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[5\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[5\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[4\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[4\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_or\[3\] " "Net \"datapath:Datapath\|ALU:alu\|result_or\[3\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_or\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[31\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[31\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[30\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[30\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[29\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[29\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[28\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[28\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[27\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[27\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[26\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[26\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[25\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[25\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[24\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[24\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[23\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[23\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[22\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[22\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[21\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[21\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[20\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[20\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[19\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[19\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[18\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[18\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[17\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[17\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[16\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[16\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[15\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[15\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[14\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[14\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[13\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[13\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[12\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[12\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[11\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[11\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[10\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[10\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[9\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[9\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[8\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[8\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[7\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[7\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[6\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[6\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[5\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[5\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[4\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[4\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_xor\[3\] " "Net \"datapath:Datapath\|ALU:alu\|result_xor\[3\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_xor\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[31\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[31\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[30\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[30\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[29\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[29\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[28\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[28\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[27\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[27\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[26\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[26\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[25\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[25\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[24\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[24\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[23\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[23\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[22\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[22\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[21\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[21\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[20\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[20\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[19\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[19\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[18\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[18\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[17\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[17\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[16\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[16\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[15\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[15\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[14\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[14\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[13\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[13\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[12\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[12\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[11\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[11\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[10\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[10\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[9\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[9\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[8\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[8\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[7\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[7\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[6\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[6\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[5\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[5\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[4\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[4\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sum\[3\] " "Net \"datapath:Datapath\|ALU:alu\|result_sum\[3\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sum\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[31\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[31\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[30\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[30\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[29\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[29\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[28\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[28\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[27\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[27\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[26\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[26\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[25\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[25\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[24\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[24\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[23\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[23\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[22\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[22\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[21\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[21\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[20\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[20\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[19\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[19\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[18\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[18\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[17\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[17\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[16\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[16\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[15\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[15\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[14\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[14\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[13\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[13\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[12\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[12\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[11\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[11\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[10\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[10\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[9\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[9\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[8\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[8\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[7\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[7\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[6\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[6\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[5\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[5\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[4\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[4\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_mux_not\[3\] " "Net \"datapath:Datapath\|ALU:alu\|result_mux_not\[3\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_mux_not\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[31\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[31\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[30\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[30\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[29\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[29\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[28\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[28\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[27\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[27\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[26\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[26\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[25\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[25\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[24\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[24\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[23\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[23\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[22\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[22\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[21\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[21\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[20\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[20\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[19\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[19\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[18\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[18\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[17\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[17\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[16\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[16\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[15\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[15\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[14\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[14\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[13\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[13\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[12\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[12\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[11\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[11\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[10\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[10\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[9\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[9\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[8\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[8\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[7\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[7\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[6\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[6\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[5\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[5\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[4\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[4\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_slr\[3\] " "Net \"datapath:Datapath\|ALU:alu\|result_slr\[3\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_slr\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[31\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[31\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[30\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[30\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[29\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[29\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[28\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[28\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[27\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[27\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[26\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[26\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[25\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[25\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[24\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[24\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[23\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[23\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[22\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[22\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[21\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[21\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[20\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[20\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[19\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[19\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[18\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[18\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[17\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[17\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[16\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[16\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[15\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[15\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[14\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[14\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[13\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[13\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[12\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[12\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[11\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[11\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[10\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[10\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[9\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[9\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[8\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[8\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[7\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[7\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[6\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[6\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[5\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[5\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[4\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[4\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sll\[3\] " "Net \"datapath:Datapath\|ALU:alu\|result_sll\[3\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sll\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[31\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[31\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[30\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[30\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[29\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[29\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[28\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[28\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[27\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[27\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[26\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[26\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[25\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[25\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[24\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[24\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[23\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[23\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[22\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[22\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[21\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[21\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[20\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[20\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[19\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[19\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[18\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[18\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[17\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[17\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[16\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[16\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[15\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[15\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[14\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[14\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[13\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[13\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[12\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[12\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[11\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[11\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[10\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[10\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[9\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[9\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[8\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[8\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[7\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[7\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[6\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[6\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[5\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[5\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[4\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[4\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sar\[3\] " "Net \"datapath:Datapath\|ALU:alu\|result_sar\[3\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sar\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[31\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[31\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[30\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[30\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[29\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[29\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[28\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[28\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[27\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[27\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[26\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[26\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[25\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[25\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[24\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[24\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[23\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[23\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[22\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[22\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[21\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[21\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[20\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[20\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[19\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[19\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[18\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[18\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[17\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[17\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[16\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[16\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[15\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[15\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[14\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[14\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[13\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[13\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[12\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[12\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[11\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[11\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[10\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[10\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[9\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[9\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[8\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[8\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[7\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[7\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[6\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[6\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[5\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[5\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[4\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[4\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALU:alu\|result_sc\[3\] " "Net \"datapath:Datapath\|ALU:alu\|result_sc\[3\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "result_sc\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ALU.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107108 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573603107108 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 m1 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"m1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mux2x1_nBits.sv" "m1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux2x1_nBits.sv" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573603107125 "|ARMStruct|datapath:Datapath|mux2x1_nBits:pcmux|mux2x1:m1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 m1 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"m1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mux2x1_nBits.sv" "m1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux2x1_nBits.sv" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573603107125 "|ARMStruct|datapath:Datapath|mux2x1_nBits:pcmux|mux2x1:m1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 m1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"m1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mux2x1_nBits.sv" "m1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux2x1_nBits.sv" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573603107125 "|ARMStruct|datapath:Datapath|mux2x1_nBits:pcmux|mux2x1:m1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 m1 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"m1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mux2x1_nBits.sv" "m1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux2x1_nBits.sv" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573603107126 "|ARMStruct|datapath:Datapath|mux2x1_nBits:pcmux|mux2x1:m1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 m1 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"m1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mux2x1_nBits.sv" "m1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux2x1_nBits.sv" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573603107126 "|ARMStruct|datapath:Datapath|mux2x1_nBits:pcmux|mux2x1:m1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 m1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"m1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mux2x1_nBits.sv" "m1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux2x1_nBits.sv" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573603107126 "|ARMStruct|datapath:Datapath|mux2x1_nBits:pcmux|mux2x1:m1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 m1 4 1 " "Port \"ordered port 0\" on the entity instantiation of \"m1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mux2x1_nBits.sv" "m1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux2x1_nBits.sv" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573603107127 "|ARMStruct|datapath:Datapath|mux2x1_nBits:ra1mux|mux2x1:m1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 m1 4 1 " "Port \"ordered port 1\" on the entity instantiation of \"m1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mux2x1_nBits.sv" "m1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux2x1_nBits.sv" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573603107127 "|ARMStruct|datapath:Datapath|mux2x1_nBits:ra1mux|mux2x1:m1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 m1 4 1 " "Port \"ordered port 2\" on the entity instantiation of \"m1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "mux2x1_nBits.sv" "m1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/mux2x1_nBits.sv" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573603107128 "|ARMStruct|datapath:Datapath|mux2x1_nBits:ra1mux|mux2x1:m1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[31\] " "Net \"datapath:Datapath\|ALUResult\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[30\] " "Net \"datapath:Datapath\|ALUResult\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[29\] " "Net \"datapath:Datapath\|ALUResult\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[28\] " "Net \"datapath:Datapath\|ALUResult\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[27\] " "Net \"datapath:Datapath\|ALUResult\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[26\] " "Net \"datapath:Datapath\|ALUResult\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[25\] " "Net \"datapath:Datapath\|ALUResult\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[24\] " "Net \"datapath:Datapath\|ALUResult\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[23\] " "Net \"datapath:Datapath\|ALUResult\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[22\] " "Net \"datapath:Datapath\|ALUResult\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[21\] " "Net \"datapath:Datapath\|ALUResult\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[20\] " "Net \"datapath:Datapath\|ALUResult\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[19\] " "Net \"datapath:Datapath\|ALUResult\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[18\] " "Net \"datapath:Datapath\|ALUResult\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[17\] " "Net \"datapath:Datapath\|ALUResult\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[16\] " "Net \"datapath:Datapath\|ALUResult\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[15\] " "Net \"datapath:Datapath\|ALUResult\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[14\] " "Net \"datapath:Datapath\|ALUResult\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[13\] " "Net \"datapath:Datapath\|ALUResult\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[12\] " "Net \"datapath:Datapath\|ALUResult\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[11\] " "Net \"datapath:Datapath\|ALUResult\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[10\] " "Net \"datapath:Datapath\|ALUResult\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[9\] " "Net \"datapath:Datapath\|ALUResult\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[8\] " "Net \"datapath:Datapath\|ALUResult\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[7\] " "Net \"datapath:Datapath\|ALUResult\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[6\] " "Net \"datapath:Datapath\|ALUResult\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[5\] " "Net \"datapath:Datapath\|ALUResult\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[4\] " "Net \"datapath:Datapath\|ALUResult\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[3\] " "Net \"datapath:Datapath\|ALUResult\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[2\] " "Net \"datapath:Datapath\|ALUResult\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[1\] " "Net \"datapath:Datapath\|ALUResult\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|ALUResult\[0\] " "Net \"datapath:Datapath\|ALUResult\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[31\] " "Net \"datapath:Datapath\|PCNext\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[30\] " "Net \"datapath:Datapath\|PCNext\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[29\] " "Net \"datapath:Datapath\|PCNext\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[28\] " "Net \"datapath:Datapath\|PCNext\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[27\] " "Net \"datapath:Datapath\|PCNext\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[26\] " "Net \"datapath:Datapath\|PCNext\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[25\] " "Net \"datapath:Datapath\|PCNext\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[24\] " "Net \"datapath:Datapath\|PCNext\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[23\] " "Net \"datapath:Datapath\|PCNext\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[22\] " "Net \"datapath:Datapath\|PCNext\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[21\] " "Net \"datapath:Datapath\|PCNext\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[20\] " "Net \"datapath:Datapath\|PCNext\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[19\] " "Net \"datapath:Datapath\|PCNext\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[18\] " "Net \"datapath:Datapath\|PCNext\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[17\] " "Net \"datapath:Datapath\|PCNext\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[16\] " "Net \"datapath:Datapath\|PCNext\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[15\] " "Net \"datapath:Datapath\|PCNext\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[14\] " "Net \"datapath:Datapath\|PCNext\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[13\] " "Net \"datapath:Datapath\|PCNext\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[12\] " "Net \"datapath:Datapath\|PCNext\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[11\] " "Net \"datapath:Datapath\|PCNext\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[10\] " "Net \"datapath:Datapath\|PCNext\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[9\] " "Net \"datapath:Datapath\|PCNext\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[8\] " "Net \"datapath:Datapath\|PCNext\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[7\] " "Net \"datapath:Datapath\|PCNext\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[6\] " "Net \"datapath:Datapath\|PCNext\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[5\] " "Net \"datapath:Datapath\|PCNext\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[4\] " "Net \"datapath:Datapath\|PCNext\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[3\] " "Net \"datapath:Datapath\|PCNext\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[2\] " "Net \"datapath:Datapath\|PCNext\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[1\] " "Net \"datapath:Datapath\|PCNext\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCNext\[0\] " "Net \"datapath:Datapath\|PCNext\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCNext\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[31\] " "Net \"datapath:Datapath\|PCPlus8\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[30\] " "Net \"datapath:Datapath\|PCPlus8\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[29\] " "Net \"datapath:Datapath\|PCPlus8\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[28\] " "Net \"datapath:Datapath\|PCPlus8\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[27\] " "Net \"datapath:Datapath\|PCPlus8\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[26\] " "Net \"datapath:Datapath\|PCPlus8\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[25\] " "Net \"datapath:Datapath\|PCPlus8\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[24\] " "Net \"datapath:Datapath\|PCPlus8\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[23\] " "Net \"datapath:Datapath\|PCPlus8\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[22\] " "Net \"datapath:Datapath\|PCPlus8\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[21\] " "Net \"datapath:Datapath\|PCPlus8\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[20\] " "Net \"datapath:Datapath\|PCPlus8\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[19\] " "Net \"datapath:Datapath\|PCPlus8\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[18\] " "Net \"datapath:Datapath\|PCPlus8\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[17\] " "Net \"datapath:Datapath\|PCPlus8\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[16\] " "Net \"datapath:Datapath\|PCPlus8\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[15\] " "Net \"datapath:Datapath\|PCPlus8\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[14\] " "Net \"datapath:Datapath\|PCPlus8\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[13\] " "Net \"datapath:Datapath\|PCPlus8\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[12\] " "Net \"datapath:Datapath\|PCPlus8\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[11\] " "Net \"datapath:Datapath\|PCPlus8\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[10\] " "Net \"datapath:Datapath\|PCPlus8\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[9\] " "Net \"datapath:Datapath\|PCPlus8\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[8\] " "Net \"datapath:Datapath\|PCPlus8\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[7\] " "Net \"datapath:Datapath\|PCPlus8\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[6\] " "Net \"datapath:Datapath\|PCPlus8\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[5\] " "Net \"datapath:Datapath\|PCPlus8\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[4\] " "Net \"datapath:Datapath\|PCPlus8\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[3\] " "Net \"datapath:Datapath\|PCPlus8\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[2\] " "Net \"datapath:Datapath\|PCPlus8\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[1\] " "Net \"datapath:Datapath\|PCPlus8\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|PCPlus8\[0\] " "Net \"datapath:Datapath\|PCPlus8\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "PCPlus8\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[31\] " "Net \"datapath:Datapath\|Result\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[30\] " "Net \"datapath:Datapath\|Result\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[29\] " "Net \"datapath:Datapath\|Result\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[28\] " "Net \"datapath:Datapath\|Result\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[27\] " "Net \"datapath:Datapath\|Result\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[26\] " "Net \"datapath:Datapath\|Result\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[25\] " "Net \"datapath:Datapath\|Result\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[24\] " "Net \"datapath:Datapath\|Result\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[23\] " "Net \"datapath:Datapath\|Result\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[22\] " "Net \"datapath:Datapath\|Result\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[21\] " "Net \"datapath:Datapath\|Result\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[20\] " "Net \"datapath:Datapath\|Result\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[19\] " "Net \"datapath:Datapath\|Result\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[18\] " "Net \"datapath:Datapath\|Result\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[17\] " "Net \"datapath:Datapath\|Result\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[16\] " "Net \"datapath:Datapath\|Result\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[15\] " "Net \"datapath:Datapath\|Result\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[14\] " "Net \"datapath:Datapath\|Result\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[13\] " "Net \"datapath:Datapath\|Result\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[12\] " "Net \"datapath:Datapath\|Result\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[11\] " "Net \"datapath:Datapath\|Result\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[10\] " "Net \"datapath:Datapath\|Result\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[9\] " "Net \"datapath:Datapath\|Result\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[8\] " "Net \"datapath:Datapath\|Result\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[7\] " "Net \"datapath:Datapath\|Result\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[6\] " "Net \"datapath:Datapath\|Result\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[5\] " "Net \"datapath:Datapath\|Result\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[4\] " "Net \"datapath:Datapath\|Result\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[3\] " "Net \"datapath:Datapath\|Result\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[2\] " "Net \"datapath:Datapath\|Result\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[1\] " "Net \"datapath:Datapath\|Result\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|Result\[0\] " "Net \"datapath:Datapath\|Result\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "Result\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|RA1\[3\] " "Net \"datapath:Datapath\|RA1\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "RA1\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|RA1\[2\] " "Net \"datapath:Datapath\|RA1\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "RA1\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|RA1\[1\] " "Net \"datapath:Datapath\|RA1\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "RA1\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|RA1\[0\] " "Net \"datapath:Datapath\|RA1\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "RA1\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|RA2\[3\] " "Net \"datapath:Datapath\|RA2\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "RA2\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|RA2\[2\] " "Net \"datapath:Datapath\|RA2\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "RA2\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|RA2\[1\] " "Net \"datapath:Datapath\|RA2\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "RA2\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:Datapath\|RA2\[0\] " "Net \"datapath:Datapath\|RA2\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "RA2\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107134 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573603107134 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ControlUnit:controller\|FlagW\[1\] " "Net \"ControlUnit:controller\|FlagW\[1\]\" is missing source, defaulting to GND" {  } { { "ControlUnit.sv" "FlagW\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ControlUnit.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107142 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ControlUnit:controller\|PCS " "Net \"ControlUnit:controller\|PCS\" is missing source, defaulting to GND" {  } { { "ControlUnit.sv" "PCS" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ControlUnit.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107142 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ControlUnit:controller\|RegW " "Net \"ControlUnit:controller\|RegW\" is missing source, defaulting to GND" {  } { { "ControlUnit.sv" "RegW" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ControlUnit.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107142 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ControlUnit:controller\|MemW " "Net \"ControlUnit:controller\|MemW\" is missing source, defaulting to GND" {  } { { "ControlUnit.sv" "MemW" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/ControlUnit.sv" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573603107142 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573603107142 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[31\] datapath:Datapath\|PC\[31\] " "Net \"datapath:Datapath\|PC\[31\]\", which fans out to \"datapath:Datapath\|PC\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[31\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[31\]\"" {  } { { "FlipFlop.sv" "q\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[31\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[31\]\"" {  } { { "fulladder.sv" "sum\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""}  } { { "datapath.sv" "PC\[31\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107248 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[30\] datapath:Datapath\|PC\[30\] " "Net \"datapath:Datapath\|PC\[30\]\", which fans out to \"datapath:Datapath\|PC\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[30\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[30\]\"" {  } { { "FlipFlop.sv" "q\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[30\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[30\]\"" {  } { { "fulladder.sv" "sum\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""}  } { { "datapath.sv" "PC\[30\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107248 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[29\] datapath:Datapath\|PC\[29\] " "Net \"datapath:Datapath\|PC\[29\]\", which fans out to \"datapath:Datapath\|PC\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[29\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[29\]\"" {  } { { "FlipFlop.sv" "q\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[29\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[29\]\"" {  } { { "fulladder.sv" "sum\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""}  } { { "datapath.sv" "PC\[29\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107248 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[28\] datapath:Datapath\|PC\[28\] " "Net \"datapath:Datapath\|PC\[28\]\", which fans out to \"datapath:Datapath\|PC\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[28\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[28\]\"" {  } { { "FlipFlop.sv" "q\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[28\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[28\]\"" {  } { { "fulladder.sv" "sum\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""}  } { { "datapath.sv" "PC\[28\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107248 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[27\] datapath:Datapath\|PC\[27\] " "Net \"datapath:Datapath\|PC\[27\]\", which fans out to \"datapath:Datapath\|PC\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[27\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[27\]\"" {  } { { "FlipFlop.sv" "q\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[27\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[27\]\"" {  } { { "fulladder.sv" "sum\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""}  } { { "datapath.sv" "PC\[27\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107248 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[26\] datapath:Datapath\|PC\[26\] " "Net \"datapath:Datapath\|PC\[26\]\", which fans out to \"datapath:Datapath\|PC\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[26\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[26\]\"" {  } { { "FlipFlop.sv" "q\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[26\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[26\]\"" {  } { { "fulladder.sv" "sum\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""}  } { { "datapath.sv" "PC\[26\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107248 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[25\] datapath:Datapath\|PC\[25\] " "Net \"datapath:Datapath\|PC\[25\]\", which fans out to \"datapath:Datapath\|PC\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[25\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[25\]\"" {  } { { "FlipFlop.sv" "q\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[25\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[25\]\"" {  } { { "fulladder.sv" "sum\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""}  } { { "datapath.sv" "PC\[25\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107248 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[24\] datapath:Datapath\|PC\[24\] " "Net \"datapath:Datapath\|PC\[24\]\", which fans out to \"datapath:Datapath\|PC\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[24\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[24\]\"" {  } { { "FlipFlop.sv" "q\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[24\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[24\]\"" {  } { { "fulladder.sv" "sum\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107248 ""}  } { { "datapath.sv" "PC\[24\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107248 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[23\] datapath:Datapath\|PC\[23\] " "Net \"datapath:Datapath\|PC\[23\]\", which fans out to \"datapath:Datapath\|PC\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[23\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[23\]\"" {  } { { "FlipFlop.sv" "q\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107249 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[23\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[23\]\"" {  } { { "fulladder.sv" "sum\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107249 ""}  } { { "datapath.sv" "PC\[23\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107249 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[22\] datapath:Datapath\|PC\[22\] " "Net \"datapath:Datapath\|PC\[22\]\", which fans out to \"datapath:Datapath\|PC\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[22\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[22\]\"" {  } { { "FlipFlop.sv" "q\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107249 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[22\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[22\]\"" {  } { { "fulladder.sv" "sum\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107249 ""}  } { { "datapath.sv" "PC\[22\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107249 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[21\] datapath:Datapath\|PC\[21\] " "Net \"datapath:Datapath\|PC\[21\]\", which fans out to \"datapath:Datapath\|PC\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[21\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[21\]\"" {  } { { "FlipFlop.sv" "q\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107249 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[21\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[21\]\"" {  } { { "fulladder.sv" "sum\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107249 ""}  } { { "datapath.sv" "PC\[21\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107249 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[20\] datapath:Datapath\|PC\[20\] " "Net \"datapath:Datapath\|PC\[20\]\", which fans out to \"datapath:Datapath\|PC\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[20\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[20\]\"" {  } { { "FlipFlop.sv" "q\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107249 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[20\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[20\]\"" {  } { { "fulladder.sv" "sum\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107249 ""}  } { { "datapath.sv" "PC\[20\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107249 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[19\] datapath:Datapath\|PC\[19\] " "Net \"datapath:Datapath\|PC\[19\]\", which fans out to \"datapath:Datapath\|PC\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[19\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[19\]\"" {  } { { "FlipFlop.sv" "q\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[19\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[19\]\"" {  } { { "fulladder.sv" "sum\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107250 ""}  } { { "datapath.sv" "PC\[19\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[18\] datapath:Datapath\|PC\[18\] " "Net \"datapath:Datapath\|PC\[18\]\", which fans out to \"datapath:Datapath\|PC\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[18\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[18\]\"" {  } { { "FlipFlop.sv" "q\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[18\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[18\]\"" {  } { { "fulladder.sv" "sum\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107250 ""}  } { { "datapath.sv" "PC\[18\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[17\] datapath:Datapath\|PC\[17\] " "Net \"datapath:Datapath\|PC\[17\]\", which fans out to \"datapath:Datapath\|PC\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[17\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[17\]\"" {  } { { "FlipFlop.sv" "q\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[17\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[17\]\"" {  } { { "fulladder.sv" "sum\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107250 ""}  } { { "datapath.sv" "PC\[17\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[16\] datapath:Datapath\|PC\[16\] " "Net \"datapath:Datapath\|PC\[16\]\", which fans out to \"datapath:Datapath\|PC\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[16\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[16\]\"" {  } { { "FlipFlop.sv" "q\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[16\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[16\]\"" {  } { { "fulladder.sv" "sum\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107250 ""}  } { { "datapath.sv" "PC\[16\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[15\] datapath:Datapath\|PC\[15\] " "Net \"datapath:Datapath\|PC\[15\]\", which fans out to \"datapath:Datapath\|PC\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[15\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[15\]\"" {  } { { "FlipFlop.sv" "q\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[15\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[15\]\"" {  } { { "fulladder.sv" "sum\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107251 ""}  } { { "datapath.sv" "PC\[15\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[14\] datapath:Datapath\|PC\[14\] " "Net \"datapath:Datapath\|PC\[14\]\", which fans out to \"datapath:Datapath\|PC\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[14\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[14\]\"" {  } { { "FlipFlop.sv" "q\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[14\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[14\]\"" {  } { { "fulladder.sv" "sum\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107251 ""}  } { { "datapath.sv" "PC\[14\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[13\] datapath:Datapath\|PC\[13\] " "Net \"datapath:Datapath\|PC\[13\]\", which fans out to \"datapath:Datapath\|PC\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[13\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[13\]\"" {  } { { "FlipFlop.sv" "q\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[13\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[13\]\"" {  } { { "fulladder.sv" "sum\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107251 ""}  } { { "datapath.sv" "PC\[13\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[12\] datapath:Datapath\|PC\[12\] " "Net \"datapath:Datapath\|PC\[12\]\", which fans out to \"datapath:Datapath\|PC\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[12\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[12\]\"" {  } { { "FlipFlop.sv" "q\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[12\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[12\]\"" {  } { { "fulladder.sv" "sum\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107251 ""}  } { { "datapath.sv" "PC\[12\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[11\] datapath:Datapath\|PC\[11\] " "Net \"datapath:Datapath\|PC\[11\]\", which fans out to \"datapath:Datapath\|PC\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[11\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[11\]\"" {  } { { "FlipFlop.sv" "q\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[11\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[11\]\"" {  } { { "fulladder.sv" "sum\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107251 ""}  } { { "datapath.sv" "PC\[11\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[10\] datapath:Datapath\|PC\[10\] " "Net \"datapath:Datapath\|PC\[10\]\", which fans out to \"datapath:Datapath\|PC\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[10\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[10\]\"" {  } { { "FlipFlop.sv" "q\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[10\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[10\]\"" {  } { { "fulladder.sv" "sum\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107251 ""}  } { { "datapath.sv" "PC\[10\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[9\] datapath:Datapath\|PC\[9\] " "Net \"datapath:Datapath\|PC\[9\]\", which fans out to \"datapath:Datapath\|PC\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[9\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[9\]\"" {  } { { "FlipFlop.sv" "q\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[9\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[9\]\"" {  } { { "fulladder.sv" "sum\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""}  } { { "datapath.sv" "PC\[9\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107253 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[8\] datapath:Datapath\|PC\[8\] " "Net \"datapath:Datapath\|PC\[8\]\", which fans out to \"datapath:Datapath\|PC\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[8\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[8\]\"" {  } { { "FlipFlop.sv" "q\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[8\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[8\]\"" {  } { { "fulladder.sv" "sum\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""}  } { { "datapath.sv" "PC\[8\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107253 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[7\] datapath:Datapath\|PC\[7\] " "Net \"datapath:Datapath\|PC\[7\]\", which fans out to \"datapath:Datapath\|PC\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[7\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[7\]\"" {  } { { "FlipFlop.sv" "q\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[7\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[7\]\"" {  } { { "fulladder.sv" "sum\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""}  } { { "datapath.sv" "PC\[7\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107253 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[6\] datapath:Datapath\|PC\[6\] " "Net \"datapath:Datapath\|PC\[6\]\", which fans out to \"datapath:Datapath\|PC\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[6\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[6\]\"" {  } { { "FlipFlop.sv" "q\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[6\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[6\]\"" {  } { { "fulladder.sv" "sum\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""}  } { { "datapath.sv" "PC\[6\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107253 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[5\] datapath:Datapath\|PC\[5\] " "Net \"datapath:Datapath\|PC\[5\]\", which fans out to \"datapath:Datapath\|PC\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[5\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[5\]\"" {  } { { "FlipFlop.sv" "q\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[5\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[5\]\"" {  } { { "fulladder.sv" "sum\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""}  } { { "datapath.sv" "PC\[5\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107253 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[4\] datapath:Datapath\|PC\[4\] " "Net \"datapath:Datapath\|PC\[4\]\", which fans out to \"datapath:Datapath\|PC\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[4\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[4\]\"" {  } { { "FlipFlop.sv" "q\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[4\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[4\]\"" {  } { { "fulladder.sv" "sum\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""}  } { { "datapath.sv" "PC\[4\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107253 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[3\] datapath:Datapath\|PC\[3\] " "Net \"datapath:Datapath\|PC\[3\]\", which fans out to \"datapath:Datapath\|PC\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[3\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[3\]\"" {  } { { "FlipFlop.sv" "q\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[3\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[3\]\"" {  } { { "fulladder.sv" "sum\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""}  } { { "datapath.sv" "PC\[3\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107253 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[2\] datapath:Datapath\|PC\[2\] " "Net \"datapath:Datapath\|PC\[2\]\", which fans out to \"datapath:Datapath\|PC\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[2\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[2\]\"" {  } { { "FlipFlop.sv" "q\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[2\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[2\]\"" {  } { { "fulladder.sv" "sum\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""}  } { { "datapath.sv" "PC\[2\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107253 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[1\] datapath:Datapath\|PC\[1\] " "Net \"datapath:Datapath\|PC\[1\]\", which fans out to \"datapath:Datapath\|PC\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[1\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[1\]\"" {  } { { "FlipFlop.sv" "q\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[1\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[1\]\"" {  } { { "fulladder.sv" "sum\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""}  } { { "datapath.sv" "PC\[1\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107253 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "datapath:Datapath\|PC\[0\] datapath:Datapath\|PC\[0\] " "Net \"datapath:Datapath\|PC\[0\]\", which fans out to \"datapath:Datapath\|PC\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|FlipFlop:pcreg\|q\[0\] " "Net is fed by \"datapath:Datapath\|FlipFlop:pcreg\|q\[0\]\"" {  } { { "FlipFlop.sv" "q\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/FlipFlop.sv" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "datapath:Datapath\|fulladder:pcadd1\|sum\[0\] " "Net is fed by \"datapath:Datapath\|fulladder:pcadd1\|sum\[0\]\"" {  } { { "fulladder.sv" "sum\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/fulladder.sv" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1573603107253 ""}  } { { "datapath.sv" "PC\[0\]" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/datapath.sv" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1573603107253 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "24 " "24 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1573603107275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603107386 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 445 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 445 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573603107494 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 12 17:58:27 2019 " "Processing ended: Tue Nov 12 17:58:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573603107494 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573603107494 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573603107494 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573603107494 ""}
