Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : riscv
Version: J-2014.09-SP4
Date   : Tue Mar 12 19:41:15 2019
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)
    gtech (File: /ecelib/linware/synopsys15/dc/libraries/syn/gtech.db)

Number of ports:                           34
Number of nets:                           186
Number of cells:                           99
Number of combinational cells:             98
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         22
Number of references:                      21

Combinational area:              88108.675274
Buf/Inv area:                     5121.509882
Noncombinational area:          119148.556362
Macro/Black Box area:                0.000000
Net Interconnect area:          134111.862704

Total cell area:                207257.231636
Total area:                     341369.094340

Information: This design contains unmapped logic. (RPT-7)

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-    Black-
                                  Total        Total    national    national     boxes   Design
--------------------------------  -----------  -------  ----------  -----------  ------  -----------------
riscv                             207257.2316    100.0    231.2710       0.0000  0.0000  riscv
dp                                207025.9606     99.9   4859.4875    3958.2929  0.0000  Datapath
dp/data_mem                       184489.2327     89.0  76065.2993  108423.9334  0.0000  datamemory
dp/instr_mem                           0.0000      0.0      0.0000       0.0000  0.0000  instructionmemory
dp/rf                              13718.9475      6.6   6952.6174    6766.3301  0.0000  RegFile
--------------------------------  -----------  -------  ----------  -----------  ------  -----------------
Total                                                   88108.6753  119148.5564  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                      Estimated  Perc. of
  Module              Implem.  Count       Area cell area
  ------------------- -------  ----- ---------- ---------
  DP_OP_65J3_122_2874     str      1   284.5027      0.1%
  DW01_add            apparch      2   226.7972      0.1%
  DW_cmp              apparch     12   852.4110      0.4%
  DW_leftsh              astr      1   536.7517      0.3%
  DW_rightsh             astr      2   972.6093      0.5%
  ------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                  1   284.5027      0.1%
  Total:                          18  2873.0719      1.4%

Subtotal of datapath(DP_OP) cell area:  284.5027  0.1%  (estimated)
Total synthetic cell area:              2873.0719  1.4%  (estimated)

1
