Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot impl_wrapper_behav xil_defaultlib.impl_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3290] entity port 'd_out' does not match with type std_logic_vector of component port [C:/Fontys/Impl_PID/Impl_PID.ip_user_files/bd/impl/ip/impl_Deri_0_0/sim/impl_Deri_0_0.vhd:77]
ERROR: [VRFC 10-3290] entity port 'd_error_diff' does not match with type std_logic_vector of component port [C:/Fontys/Impl_PID/Impl_PID.ip_user_files/bd/impl/ip/impl_Deri_0_0/sim/impl_Deri_0_0.vhd:80]
ERROR: [VRFC 10-3290] entity port 'diffamm' does not match with type std_logic_vector of component port [C:/Fontys/Impl_PID/Impl_PID.ip_user_files/bd/impl/ip/impl_Deri_0_0/sim/impl_Deri_0_0.vhd:81]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
