// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vriscv_top.h for the primary calling header

#include "Vriscv_top.h"
#include "Vriscv_top__Syms.h"


//--------------------
// STATIC VARIABLES


//--------------------

VL_CTOR_IMP(Vriscv_top) {
    Vriscv_top__Syms* __restrict vlSymsp = __VlSymsp = new Vriscv_top__Syms(this, name());
    Vriscv_top* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Reset internal values
    
    // Reset structure values
    _ctor_var_reset();
}

void Vriscv_top::__Vconfigure(Vriscv_top__Syms* vlSymsp, bool first) {
    if (0 && first) {}  // Prevent unused
    this->__VlSymsp = vlSymsp;
    this->_configure_coverage(vlSymsp, first);
}

Vriscv_top::~Vriscv_top() {
    delete __VlSymsp; __VlSymsp=NULL;
}

// Coverage
void Vriscv_top::__vlCoverInsert(uint32_t* countp, bool enable, const char* filenamep, int lineno, int column,
    const char* hierp, const char* pagep, const char* commentp) {
    static uint32_t fake_zero_count = 0;
    if (!enable) countp = &fake_zero_count;
    *countp = 0;
    VL_COVER_INSERT(countp,  "filename",filenamep,  "lineno",lineno,  "column",column,
	"hier",std::string(name())+hierp,  "page",pagep,  "comment",commentp);
}

//--------------------


void Vriscv_top::eval() {
    VL_DEBUG_IF(VL_DBG_MSGF("+++++TOP Evaluate Vriscv_top::eval\n"); );
    Vriscv_top__Syms* __restrict vlSymsp = this->__VlSymsp;  // Setup global symbol table
    Vriscv_top* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
#ifdef VL_DEBUG
    // Debug assertions
    _eval_debug_assertions();
#endif // VL_DEBUG
    // Initialize
    if (VL_UNLIKELY(!vlSymsp->__Vm_didInit)) _eval_initial_loop(vlSymsp);
    // Evaluate till stable
    int __VclockLoop = 0;
    QData __Vchange = 1;
    do {
	VL_DEBUG_IF(VL_DBG_MSGF("+ Clock loop\n"););
	vlSymsp->__Vm_activity = true;
	_eval(vlSymsp);
	if (VL_UNLIKELY(++__VclockLoop > 100)) {
	    // About to fail, so enable debug to see what's not settling.
	    // Note you must run make with OPT=-DVL_DEBUG for debug prints.
	    int __Vsaved_debug = Verilated::debug();
	    Verilated::debug(1);
	    __Vchange = _change_request(vlSymsp);
	    Verilated::debug(__Vsaved_debug);
	    VL_FATAL_MT(__FILE__,__LINE__,__FILE__,"Verilated model didn't converge");
	} else {
	    __Vchange = _change_request(vlSymsp);
	}
    } while (VL_UNLIKELY(__Vchange));
}

void Vriscv_top::_eval_initial_loop(Vriscv_top__Syms* __restrict vlSymsp) {
    vlSymsp->__Vm_didInit = true;
    _eval_initial(vlSymsp);
    vlSymsp->__Vm_activity = true;
    // Evaluate till stable
    int __VclockLoop = 0;
    QData __Vchange = 1;
    do {
	_eval_settle(vlSymsp);
	_eval(vlSymsp);
	if (VL_UNLIKELY(++__VclockLoop > 100)) {
	    // About to fail, so enable debug to see what's not settling.
	    // Note you must run make with OPT=-DVL_DEBUG for debug prints.
	    int __Vsaved_debug = Verilated::debug();
	    Verilated::debug(1);
	    __Vchange = _change_request(vlSymsp);
	    Verilated::debug(__Vsaved_debug);
	    VL_FATAL_MT(__FILE__,__LINE__,__FILE__,"Verilated model didn't DC converge");
	} else {
	    __Vchange = _change_request(vlSymsp);
	}
    } while (VL_UNLIKELY(__Vchange));
}

//--------------------
// Internal Methods

void Vriscv_top::_settle__TOP__1(Vriscv_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::_settle__TOP__1\n"); );
    Vriscv_top* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_REG_access_o) {
	++(vlSymsp->__Vcoverage[923]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_REG_access_o = 0U;
    }
    vlTOPp->riscv_top__DOT__core_top_i__DOT__registerFile_i__DOT__registers[0U] = 0U;
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs1) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1))) {
	++(vlSymsp->__Vcoverage[714]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1 
	    = ((0x1eU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs1)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs1) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1))) {
	++(vlSymsp->__Vcoverage[715]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1 
	    = ((0x1dU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs1)));
    }
    if ((4U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs1) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1))) {
	++(vlSymsp->__Vcoverage[716]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1 
	    = ((0x1bU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1)) 
	       | (4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs1)));
    }
    if ((8U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs1) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1))) {
	++(vlSymsp->__Vcoverage[717]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1 
	    = ((0x17U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1)) 
	       | (8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs1)));
    }
    if ((0x10U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs1) 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1))) {
	++(vlSymsp->__Vcoverage[718]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1 
	    = ((0xfU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1)) 
	       | (0x10U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs1)));
    }
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2))) {
	++(vlSymsp->__Vcoverage[719]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2 
	    = ((0x1eU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2))) {
	++(vlSymsp->__Vcoverage[720]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2 
	    = ((0x1dU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2)));
    }
    if ((4U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2))) {
	++(vlSymsp->__Vcoverage[721]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2 
	    = ((0x1bU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2)) 
	       | (4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2)));
    }
    if ((8U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2))) {
	++(vlSymsp->__Vcoverage[722]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2 
	    = ((0x17U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2)) 
	       | (8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2)));
    }
    if ((0x10U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2) 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2))) {
	++(vlSymsp->__Vcoverage[723]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2 
	    = ((0xfU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2)) 
	       | (0x10U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2)));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[836]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[837]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[838]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[839]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[840]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[841]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[842]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[843]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[844]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[845]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[846]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[847]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[848]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[849]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[850]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[851]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[852]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[853]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[854]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[855]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[856]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[857]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[858]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[859]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[860]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[861]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[862]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[863]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[864]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[865]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[866]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[867]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux = 1U;
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions[0U] = 0x7c7fe2b7U;
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions[1U] = 0x118193U;
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions[2U] = 0xfc7fe2b7U;
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions[3U] = 0x118193U;
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions[4U] = 0x7c7fe2b7U;
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions[5U] = 0x118193U;
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions[6U] = 0xfc7fe2b7U;
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions[7U] = 0x118193U;
    if (((IData)(vlTOPp->clk) ^ vlTOPp->riscv_top__DOT____Vtogcov__clk)) {
	++(vlSymsp->__Vcoverage[0]);
	vlTOPp->riscv_top__DOT____Vtogcov__clk = vlTOPp->clk;
    }
    if (((IData)(vlTOPp->resetn_i) ^ vlTOPp->riscv_top__DOT____Vtogcov__resetn_i)) {
	++(vlSymsp->__Vcoverage[1]);
	vlTOPp->riscv_top__DOT____Vtogcov__resetn_i 
	    = vlTOPp->resetn_i;
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	++(vlSymsp->__Vcoverage[614]);
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((1U != vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[617]);
	}
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[616]);
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[735]);
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	++(vlSymsp->__Vcoverage[728]);
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[734]);
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	++(vlSymsp->__Vcoverage[904]);
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[912]);
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[913]);
	}
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[993]);
	}
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	++(vlSymsp->__Vcoverage[990]);
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if ((1U != vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[994]);
	}
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get = 0U;
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get = 1U;
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get = 0U;
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get = 1U;
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get = 0U;
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get = 1U;
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [0U]))) {
	++(vlSymsp->__Vcoverage[349]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [0U]))) {
	++(vlSymsp->__Vcoverage[350]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [0U]))) {
	++(vlSymsp->__Vcoverage[351]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [0U]))) {
	++(vlSymsp->__Vcoverage[352]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [0U]))) {
	++(vlSymsp->__Vcoverage[353]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [0U]))) {
	++(vlSymsp->__Vcoverage[354]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [0U]))) {
	++(vlSymsp->__Vcoverage[355]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [0U]))) {
	++(vlSymsp->__Vcoverage[356]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [0U]))) {
	++(vlSymsp->__Vcoverage[357]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [0U]))) {
	++(vlSymsp->__Vcoverage[358]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [0U]))) {
	++(vlSymsp->__Vcoverage[359]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [0U]))) {
	++(vlSymsp->__Vcoverage[360]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [0U]))) {
	++(vlSymsp->__Vcoverage[361]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [0U]))) {
	++(vlSymsp->__Vcoverage[362]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [0U]))) {
	++(vlSymsp->__Vcoverage[363]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [0U]))) {
	++(vlSymsp->__Vcoverage[364]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [0U]))) {
	++(vlSymsp->__Vcoverage[365]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [0U]))) {
	++(vlSymsp->__Vcoverage[366]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [0U]))) {
	++(vlSymsp->__Vcoverage[367]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [0U]))) {
	++(vlSymsp->__Vcoverage[368]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [0U]))) {
	++(vlSymsp->__Vcoverage[369]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [0U]))) {
	++(vlSymsp->__Vcoverage[370]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [0U]))) {
	++(vlSymsp->__Vcoverage[371]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [0U]))) {
	++(vlSymsp->__Vcoverage[372]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [0U]))) {
	++(vlSymsp->__Vcoverage[373]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [0U]))) {
	++(vlSymsp->__Vcoverage[374]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [0U]))) {
	++(vlSymsp->__Vcoverage[375]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [0U]))) {
	++(vlSymsp->__Vcoverage[376]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[0U]))) {
	++(vlSymsp->__Vcoverage[377]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[0U]))) {
	++(vlSymsp->__Vcoverage[378]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[0U]))) {
	++(vlSymsp->__Vcoverage[379]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[0U]))) {
	++(vlSymsp->__Vcoverage[380]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [1U]))) {
	++(vlSymsp->__Vcoverage[381]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [1U]))) {
	++(vlSymsp->__Vcoverage[382]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [1U]))) {
	++(vlSymsp->__Vcoverage[383]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [1U]))) {
	++(vlSymsp->__Vcoverage[384]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [1U]))) {
	++(vlSymsp->__Vcoverage[385]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [1U]))) {
	++(vlSymsp->__Vcoverage[386]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [1U]))) {
	++(vlSymsp->__Vcoverage[387]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [1U]))) {
	++(vlSymsp->__Vcoverage[388]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [1U]))) {
	++(vlSymsp->__Vcoverage[389]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [1U]))) {
	++(vlSymsp->__Vcoverage[390]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [1U]))) {
	++(vlSymsp->__Vcoverage[391]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [1U]))) {
	++(vlSymsp->__Vcoverage[392]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [1U]))) {
	++(vlSymsp->__Vcoverage[393]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [1U]))) {
	++(vlSymsp->__Vcoverage[394]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [1U]))) {
	++(vlSymsp->__Vcoverage[395]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [1U]))) {
	++(vlSymsp->__Vcoverage[396]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [1U]))) {
	++(vlSymsp->__Vcoverage[397]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [1U]))) {
	++(vlSymsp->__Vcoverage[398]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [1U]))) {
	++(vlSymsp->__Vcoverage[399]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [1U]))) {
	++(vlSymsp->__Vcoverage[400]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [1U]))) {
	++(vlSymsp->__Vcoverage[401]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [1U]))) {
	++(vlSymsp->__Vcoverage[402]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [1U]))) {
	++(vlSymsp->__Vcoverage[403]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [1U]))) {
	++(vlSymsp->__Vcoverage[404]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [1U]))) {
	++(vlSymsp->__Vcoverage[405]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [1U]))) {
	++(vlSymsp->__Vcoverage[406]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [1U]))) {
	++(vlSymsp->__Vcoverage[407]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [1U]))) {
	++(vlSymsp->__Vcoverage[408]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[1U]))) {
	++(vlSymsp->__Vcoverage[409]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[1U]))) {
	++(vlSymsp->__Vcoverage[410]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[1U]))) {
	++(vlSymsp->__Vcoverage[411]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[1U]))) {
	++(vlSymsp->__Vcoverage[412]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [2U]))) {
	++(vlSymsp->__Vcoverage[413]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [2U]))) {
	++(vlSymsp->__Vcoverage[414]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [2U]))) {
	++(vlSymsp->__Vcoverage[415]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [2U]))) {
	++(vlSymsp->__Vcoverage[416]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [2U]))) {
	++(vlSymsp->__Vcoverage[417]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [2U]))) {
	++(vlSymsp->__Vcoverage[418]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [2U]))) {
	++(vlSymsp->__Vcoverage[419]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [2U]))) {
	++(vlSymsp->__Vcoverage[420]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [2U]))) {
	++(vlSymsp->__Vcoverage[421]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [2U]))) {
	++(vlSymsp->__Vcoverage[422]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [2U]))) {
	++(vlSymsp->__Vcoverage[423]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [2U]))) {
	++(vlSymsp->__Vcoverage[424]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [2U]))) {
	++(vlSymsp->__Vcoverage[425]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [2U]))) {
	++(vlSymsp->__Vcoverage[426]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [2U]))) {
	++(vlSymsp->__Vcoverage[427]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [2U]))) {
	++(vlSymsp->__Vcoverage[428]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [2U]))) {
	++(vlSymsp->__Vcoverage[429]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [2U]))) {
	++(vlSymsp->__Vcoverage[430]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [2U]))) {
	++(vlSymsp->__Vcoverage[431]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [2U]))) {
	++(vlSymsp->__Vcoverage[432]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [2U]))) {
	++(vlSymsp->__Vcoverage[433]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [2U]))) {
	++(vlSymsp->__Vcoverage[434]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [2U]))) {
	++(vlSymsp->__Vcoverage[435]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [2U]))) {
	++(vlSymsp->__Vcoverage[436]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [2U]))) {
	++(vlSymsp->__Vcoverage[437]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [2U]))) {
	++(vlSymsp->__Vcoverage[438]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [2U]))) {
	++(vlSymsp->__Vcoverage[439]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [2U]))) {
	++(vlSymsp->__Vcoverage[440]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[2U]))) {
	++(vlSymsp->__Vcoverage[441]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[2U]))) {
	++(vlSymsp->__Vcoverage[442]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[2U]))) {
	++(vlSymsp->__Vcoverage[443]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[2U]))) {
	++(vlSymsp->__Vcoverage[444]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [3U]))) {
	++(vlSymsp->__Vcoverage[445]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [3U]))) {
	++(vlSymsp->__Vcoverage[446]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [3U]))) {
	++(vlSymsp->__Vcoverage[447]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [3U]))) {
	++(vlSymsp->__Vcoverage[448]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [3U]))) {
	++(vlSymsp->__Vcoverage[449]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [3U]))) {
	++(vlSymsp->__Vcoverage[450]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [3U]))) {
	++(vlSymsp->__Vcoverage[451]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [3U]))) {
	++(vlSymsp->__Vcoverage[452]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [3U]))) {
	++(vlSymsp->__Vcoverage[453]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [3U]))) {
	++(vlSymsp->__Vcoverage[454]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [3U]))) {
	++(vlSymsp->__Vcoverage[455]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [3U]))) {
	++(vlSymsp->__Vcoverage[456]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [3U]))) {
	++(vlSymsp->__Vcoverage[457]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [3U]))) {
	++(vlSymsp->__Vcoverage[458]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [3U]))) {
	++(vlSymsp->__Vcoverage[459]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [3U]))) {
	++(vlSymsp->__Vcoverage[460]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [3U]))) {
	++(vlSymsp->__Vcoverage[461]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [3U]))) {
	++(vlSymsp->__Vcoverage[462]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [3U]))) {
	++(vlSymsp->__Vcoverage[463]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [3U]))) {
	++(vlSymsp->__Vcoverage[464]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [3U]))) {
	++(vlSymsp->__Vcoverage[465]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [3U]))) {
	++(vlSymsp->__Vcoverage[466]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [3U]))) {
	++(vlSymsp->__Vcoverage[467]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [3U]))) {
	++(vlSymsp->__Vcoverage[468]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [3U]))) {
	++(vlSymsp->__Vcoverage[469]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [3U]))) {
	++(vlSymsp->__Vcoverage[470]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [3U]))) {
	++(vlSymsp->__Vcoverage[471]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [3U]))) {
	++(vlSymsp->__Vcoverage[472]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[3U]))) {
	++(vlSymsp->__Vcoverage[473]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[3U]))) {
	++(vlSymsp->__Vcoverage[474]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[3U]))) {
	++(vlSymsp->__Vcoverage[475]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[3U]))) {
	++(vlSymsp->__Vcoverage[476]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [4U]))) {
	++(vlSymsp->__Vcoverage[477]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [4U]))) {
	++(vlSymsp->__Vcoverage[478]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [4U]))) {
	++(vlSymsp->__Vcoverage[479]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [4U]))) {
	++(vlSymsp->__Vcoverage[480]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [4U]))) {
	++(vlSymsp->__Vcoverage[481]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [4U]))) {
	++(vlSymsp->__Vcoverage[482]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [4U]))) {
	++(vlSymsp->__Vcoverage[483]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [4U]))) {
	++(vlSymsp->__Vcoverage[484]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [4U]))) {
	++(vlSymsp->__Vcoverage[485]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [4U]))) {
	++(vlSymsp->__Vcoverage[486]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [4U]))) {
	++(vlSymsp->__Vcoverage[487]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [4U]))) {
	++(vlSymsp->__Vcoverage[488]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [4U]))) {
	++(vlSymsp->__Vcoverage[489]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [4U]))) {
	++(vlSymsp->__Vcoverage[490]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [4U]))) {
	++(vlSymsp->__Vcoverage[491]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [4U]))) {
	++(vlSymsp->__Vcoverage[492]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [4U]))) {
	++(vlSymsp->__Vcoverage[493]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [4U]))) {
	++(vlSymsp->__Vcoverage[494]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [4U]))) {
	++(vlSymsp->__Vcoverage[495]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [4U]))) {
	++(vlSymsp->__Vcoverage[496]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [4U]))) {
	++(vlSymsp->__Vcoverage[497]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [4U]))) {
	++(vlSymsp->__Vcoverage[498]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [4U]))) {
	++(vlSymsp->__Vcoverage[499]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [4U]))) {
	++(vlSymsp->__Vcoverage[500]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [4U]))) {
	++(vlSymsp->__Vcoverage[501]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [4U]))) {
	++(vlSymsp->__Vcoverage[502]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [4U]))) {
	++(vlSymsp->__Vcoverage[503]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [4U]))) {
	++(vlSymsp->__Vcoverage[504]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[4U]))) {
	++(vlSymsp->__Vcoverage[505]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[4U]))) {
	++(vlSymsp->__Vcoverage[506]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[4U]))) {
	++(vlSymsp->__Vcoverage[507]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[4U]))) {
	++(vlSymsp->__Vcoverage[508]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [5U]))) {
	++(vlSymsp->__Vcoverage[509]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [5U]))) {
	++(vlSymsp->__Vcoverage[510]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [5U]))) {
	++(vlSymsp->__Vcoverage[511]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [5U]))) {
	++(vlSymsp->__Vcoverage[512]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [5U]))) {
	++(vlSymsp->__Vcoverage[513]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [5U]))) {
	++(vlSymsp->__Vcoverage[514]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [5U]))) {
	++(vlSymsp->__Vcoverage[515]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [5U]))) {
	++(vlSymsp->__Vcoverage[516]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [5U]))) {
	++(vlSymsp->__Vcoverage[517]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [5U]))) {
	++(vlSymsp->__Vcoverage[518]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [5U]))) {
	++(vlSymsp->__Vcoverage[519]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [5U]))) {
	++(vlSymsp->__Vcoverage[520]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [5U]))) {
	++(vlSymsp->__Vcoverage[521]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [5U]))) {
	++(vlSymsp->__Vcoverage[522]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [5U]))) {
	++(vlSymsp->__Vcoverage[523]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [5U]))) {
	++(vlSymsp->__Vcoverage[524]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [5U]))) {
	++(vlSymsp->__Vcoverage[525]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [5U]))) {
	++(vlSymsp->__Vcoverage[526]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [5U]))) {
	++(vlSymsp->__Vcoverage[527]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [5U]))) {
	++(vlSymsp->__Vcoverage[528]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [5U]))) {
	++(vlSymsp->__Vcoverage[529]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [5U]))) {
	++(vlSymsp->__Vcoverage[530]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [5U]))) {
	++(vlSymsp->__Vcoverage[531]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [5U]))) {
	++(vlSymsp->__Vcoverage[532]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [5U]))) {
	++(vlSymsp->__Vcoverage[533]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [5U]))) {
	++(vlSymsp->__Vcoverage[534]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [5U]))) {
	++(vlSymsp->__Vcoverage[535]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [5U]))) {
	++(vlSymsp->__Vcoverage[536]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[5U]))) {
	++(vlSymsp->__Vcoverage[537]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[5U]))) {
	++(vlSymsp->__Vcoverage[538]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[5U]))) {
	++(vlSymsp->__Vcoverage[539]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[5U]))) {
	++(vlSymsp->__Vcoverage[540]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [6U]))) {
	++(vlSymsp->__Vcoverage[541]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [6U]))) {
	++(vlSymsp->__Vcoverage[542]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [6U]))) {
	++(vlSymsp->__Vcoverage[543]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [6U]))) {
	++(vlSymsp->__Vcoverage[544]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [6U]))) {
	++(vlSymsp->__Vcoverage[545]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [6U]))) {
	++(vlSymsp->__Vcoverage[546]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [6U]))) {
	++(vlSymsp->__Vcoverage[547]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [6U]))) {
	++(vlSymsp->__Vcoverage[548]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [6U]))) {
	++(vlSymsp->__Vcoverage[549]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [6U]))) {
	++(vlSymsp->__Vcoverage[550]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [6U]))) {
	++(vlSymsp->__Vcoverage[551]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [6U]))) {
	++(vlSymsp->__Vcoverage[552]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [6U]))) {
	++(vlSymsp->__Vcoverage[553]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [6U]))) {
	++(vlSymsp->__Vcoverage[554]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [6U]))) {
	++(vlSymsp->__Vcoverage[555]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [6U]))) {
	++(vlSymsp->__Vcoverage[556]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [6U]))) {
	++(vlSymsp->__Vcoverage[557]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [6U]))) {
	++(vlSymsp->__Vcoverage[558]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [6U]))) {
	++(vlSymsp->__Vcoverage[559]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [6U]))) {
	++(vlSymsp->__Vcoverage[560]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [6U]))) {
	++(vlSymsp->__Vcoverage[561]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [6U]))) {
	++(vlSymsp->__Vcoverage[562]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [6U]))) {
	++(vlSymsp->__Vcoverage[563]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [6U]))) {
	++(vlSymsp->__Vcoverage[564]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [6U]))) {
	++(vlSymsp->__Vcoverage[565]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [6U]))) {
	++(vlSymsp->__Vcoverage[566]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [6U]))) {
	++(vlSymsp->__Vcoverage[567]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [6U]))) {
	++(vlSymsp->__Vcoverage[568]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[6U]))) {
	++(vlSymsp->__Vcoverage[569]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[6U]))) {
	++(vlSymsp->__Vcoverage[570]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[6U]))) {
	++(vlSymsp->__Vcoverage[571]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[6U]))) {
	++(vlSymsp->__Vcoverage[572]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [7U]))) {
	++(vlSymsp->__Vcoverage[573]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [7U]))) {
	++(vlSymsp->__Vcoverage[574]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [7U]))) {
	++(vlSymsp->__Vcoverage[575]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [7U]))) {
	++(vlSymsp->__Vcoverage[576]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [7U]))) {
	++(vlSymsp->__Vcoverage[577]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [7U]))) {
	++(vlSymsp->__Vcoverage[578]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [7U]))) {
	++(vlSymsp->__Vcoverage[579]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [7U]))) {
	++(vlSymsp->__Vcoverage[580]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [7U]))) {
	++(vlSymsp->__Vcoverage[581]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [7U]))) {
	++(vlSymsp->__Vcoverage[582]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [7U]))) {
	++(vlSymsp->__Vcoverage[583]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [7U]))) {
	++(vlSymsp->__Vcoverage[584]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [7U]))) {
	++(vlSymsp->__Vcoverage[585]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [7U]))) {
	++(vlSymsp->__Vcoverage[586]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [7U]))) {
	++(vlSymsp->__Vcoverage[587]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [7U]))) {
	++(vlSymsp->__Vcoverage[588]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [7U]))) {
	++(vlSymsp->__Vcoverage[589]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [7U]))) {
	++(vlSymsp->__Vcoverage[590]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [7U]))) {
	++(vlSymsp->__Vcoverage[591]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [7U]))) {
	++(vlSymsp->__Vcoverage[592]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [7U]))) {
	++(vlSymsp->__Vcoverage[593]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [7U]))) {
	++(vlSymsp->__Vcoverage[594]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [7U]))) {
	++(vlSymsp->__Vcoverage[595]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [7U]))) {
	++(vlSymsp->__Vcoverage[596]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [7U]))) {
	++(vlSymsp->__Vcoverage[597]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [7U]))) {
	++(vlSymsp->__Vcoverage[598]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [7U]))) {
	++(vlSymsp->__Vcoverage[599]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [7U]))) {
	++(vlSymsp->__Vcoverage[600]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[7U]))) {
	++(vlSymsp->__Vcoverage[601]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[7U]))) {
	++(vlSymsp->__Vcoverage[602]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[7U]))) {
	++(vlSymsp->__Vcoverage[603]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[7U]))) {
	++(vlSymsp->__Vcoverage[604]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [0U]))) {
	++(vlSymsp->__Vcoverage[349]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [0U]))) {
	++(vlSymsp->__Vcoverage[350]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [0U]))) {
	++(vlSymsp->__Vcoverage[351]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [0U]))) {
	++(vlSymsp->__Vcoverage[352]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [0U]))) {
	++(vlSymsp->__Vcoverage[353]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [0U]))) {
	++(vlSymsp->__Vcoverage[354]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [0U]))) {
	++(vlSymsp->__Vcoverage[355]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [0U]))) {
	++(vlSymsp->__Vcoverage[356]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [0U]))) {
	++(vlSymsp->__Vcoverage[357]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [0U]))) {
	++(vlSymsp->__Vcoverage[358]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [0U]))) {
	++(vlSymsp->__Vcoverage[359]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [0U]))) {
	++(vlSymsp->__Vcoverage[360]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [0U]))) {
	++(vlSymsp->__Vcoverage[361]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [0U]))) {
	++(vlSymsp->__Vcoverage[362]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [0U]))) {
	++(vlSymsp->__Vcoverage[363]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [0U]))) {
	++(vlSymsp->__Vcoverage[364]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [0U]))) {
	++(vlSymsp->__Vcoverage[365]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [0U]))) {
	++(vlSymsp->__Vcoverage[366]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [0U]))) {
	++(vlSymsp->__Vcoverage[367]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [0U]))) {
	++(vlSymsp->__Vcoverage[368]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [0U]))) {
	++(vlSymsp->__Vcoverage[369]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [0U]))) {
	++(vlSymsp->__Vcoverage[370]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [0U]))) {
	++(vlSymsp->__Vcoverage[371]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [0U]))) {
	++(vlSymsp->__Vcoverage[372]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [0U]))) {
	++(vlSymsp->__Vcoverage[373]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [0U]))) {
	++(vlSymsp->__Vcoverage[374]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [0U]))) {
	++(vlSymsp->__Vcoverage[375]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [0U]))) {
	++(vlSymsp->__Vcoverage[376]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[0U]))) {
	++(vlSymsp->__Vcoverage[377]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[0U]))) {
	++(vlSymsp->__Vcoverage[378]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[0U]))) {
	++(vlSymsp->__Vcoverage[379]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[0U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[0U]))) {
	++(vlSymsp->__Vcoverage[380]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[0U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[0U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [0U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [1U]))) {
	++(vlSymsp->__Vcoverage[381]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [1U]))) {
	++(vlSymsp->__Vcoverage[382]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [1U]))) {
	++(vlSymsp->__Vcoverage[383]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [1U]))) {
	++(vlSymsp->__Vcoverage[384]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [1U]))) {
	++(vlSymsp->__Vcoverage[385]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [1U]))) {
	++(vlSymsp->__Vcoverage[386]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [1U]))) {
	++(vlSymsp->__Vcoverage[387]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [1U]))) {
	++(vlSymsp->__Vcoverage[388]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [1U]))) {
	++(vlSymsp->__Vcoverage[389]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [1U]))) {
	++(vlSymsp->__Vcoverage[390]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [1U]))) {
	++(vlSymsp->__Vcoverage[391]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [1U]))) {
	++(vlSymsp->__Vcoverage[392]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [1U]))) {
	++(vlSymsp->__Vcoverage[393]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [1U]))) {
	++(vlSymsp->__Vcoverage[394]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [1U]))) {
	++(vlSymsp->__Vcoverage[395]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [1U]))) {
	++(vlSymsp->__Vcoverage[396]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [1U]))) {
	++(vlSymsp->__Vcoverage[397]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [1U]))) {
	++(vlSymsp->__Vcoverage[398]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [1U]))) {
	++(vlSymsp->__Vcoverage[399]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [1U]))) {
	++(vlSymsp->__Vcoverage[400]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [1U]))) {
	++(vlSymsp->__Vcoverage[401]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [1U]))) {
	++(vlSymsp->__Vcoverage[402]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [1U]))) {
	++(vlSymsp->__Vcoverage[403]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [1U]))) {
	++(vlSymsp->__Vcoverage[404]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [1U]))) {
	++(vlSymsp->__Vcoverage[405]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [1U]))) {
	++(vlSymsp->__Vcoverage[406]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [1U]))) {
	++(vlSymsp->__Vcoverage[407]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [1U]))) {
	++(vlSymsp->__Vcoverage[408]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[1U]))) {
	++(vlSymsp->__Vcoverage[409]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[1U]))) {
	++(vlSymsp->__Vcoverage[410]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[1U]))) {
	++(vlSymsp->__Vcoverage[411]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[1U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[1U]))) {
	++(vlSymsp->__Vcoverage[412]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[1U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[1U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [1U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [2U]))) {
	++(vlSymsp->__Vcoverage[413]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [2U]))) {
	++(vlSymsp->__Vcoverage[414]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [2U]))) {
	++(vlSymsp->__Vcoverage[415]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [2U]))) {
	++(vlSymsp->__Vcoverage[416]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [2U]))) {
	++(vlSymsp->__Vcoverage[417]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [2U]))) {
	++(vlSymsp->__Vcoverage[418]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [2U]))) {
	++(vlSymsp->__Vcoverage[419]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [2U]))) {
	++(vlSymsp->__Vcoverage[420]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [2U]))) {
	++(vlSymsp->__Vcoverage[421]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [2U]))) {
	++(vlSymsp->__Vcoverage[422]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [2U]))) {
	++(vlSymsp->__Vcoverage[423]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [2U]))) {
	++(vlSymsp->__Vcoverage[424]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [2U]))) {
	++(vlSymsp->__Vcoverage[425]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [2U]))) {
	++(vlSymsp->__Vcoverage[426]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [2U]))) {
	++(vlSymsp->__Vcoverage[427]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [2U]))) {
	++(vlSymsp->__Vcoverage[428]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [2U]))) {
	++(vlSymsp->__Vcoverage[429]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [2U]))) {
	++(vlSymsp->__Vcoverage[430]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [2U]))) {
	++(vlSymsp->__Vcoverage[431]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [2U]))) {
	++(vlSymsp->__Vcoverage[432]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [2U]))) {
	++(vlSymsp->__Vcoverage[433]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [2U]))) {
	++(vlSymsp->__Vcoverage[434]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [2U]))) {
	++(vlSymsp->__Vcoverage[435]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [2U]))) {
	++(vlSymsp->__Vcoverage[436]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [2U]))) {
	++(vlSymsp->__Vcoverage[437]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [2U]))) {
	++(vlSymsp->__Vcoverage[438]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [2U]))) {
	++(vlSymsp->__Vcoverage[439]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [2U]))) {
	++(vlSymsp->__Vcoverage[440]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[2U]))) {
	++(vlSymsp->__Vcoverage[441]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[2U]))) {
	++(vlSymsp->__Vcoverage[442]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[2U]))) {
	++(vlSymsp->__Vcoverage[443]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[2U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[2U]))) {
	++(vlSymsp->__Vcoverage[444]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[2U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[2U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [2U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [3U]))) {
	++(vlSymsp->__Vcoverage[445]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [3U]))) {
	++(vlSymsp->__Vcoverage[446]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [3U]))) {
	++(vlSymsp->__Vcoverage[447]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [3U]))) {
	++(vlSymsp->__Vcoverage[448]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [3U]))) {
	++(vlSymsp->__Vcoverage[449]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [3U]))) {
	++(vlSymsp->__Vcoverage[450]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [3U]))) {
	++(vlSymsp->__Vcoverage[451]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [3U]))) {
	++(vlSymsp->__Vcoverage[452]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [3U]))) {
	++(vlSymsp->__Vcoverage[453]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [3U]))) {
	++(vlSymsp->__Vcoverage[454]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [3U]))) {
	++(vlSymsp->__Vcoverage[455]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [3U]))) {
	++(vlSymsp->__Vcoverage[456]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [3U]))) {
	++(vlSymsp->__Vcoverage[457]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [3U]))) {
	++(vlSymsp->__Vcoverage[458]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [3U]))) {
	++(vlSymsp->__Vcoverage[459]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [3U]))) {
	++(vlSymsp->__Vcoverage[460]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [3U]))) {
	++(vlSymsp->__Vcoverage[461]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [3U]))) {
	++(vlSymsp->__Vcoverage[462]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [3U]))) {
	++(vlSymsp->__Vcoverage[463]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [3U]))) {
	++(vlSymsp->__Vcoverage[464]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [3U]))) {
	++(vlSymsp->__Vcoverage[465]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [3U]))) {
	++(vlSymsp->__Vcoverage[466]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [3U]))) {
	++(vlSymsp->__Vcoverage[467]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [3U]))) {
	++(vlSymsp->__Vcoverage[468]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [3U]))) {
	++(vlSymsp->__Vcoverage[469]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [3U]))) {
	++(vlSymsp->__Vcoverage[470]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [3U]))) {
	++(vlSymsp->__Vcoverage[471]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [3U]))) {
	++(vlSymsp->__Vcoverage[472]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[3U]))) {
	++(vlSymsp->__Vcoverage[473]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[3U]))) {
	++(vlSymsp->__Vcoverage[474]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[3U]))) {
	++(vlSymsp->__Vcoverage[475]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[3U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[3U]))) {
	++(vlSymsp->__Vcoverage[476]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[3U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[3U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [3U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [4U]))) {
	++(vlSymsp->__Vcoverage[477]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [4U]))) {
	++(vlSymsp->__Vcoverage[478]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [4U]))) {
	++(vlSymsp->__Vcoverage[479]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [4U]))) {
	++(vlSymsp->__Vcoverage[480]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [4U]))) {
	++(vlSymsp->__Vcoverage[481]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [4U]))) {
	++(vlSymsp->__Vcoverage[482]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [4U]))) {
	++(vlSymsp->__Vcoverage[483]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [4U]))) {
	++(vlSymsp->__Vcoverage[484]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [4U]))) {
	++(vlSymsp->__Vcoverage[485]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [4U]))) {
	++(vlSymsp->__Vcoverage[486]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [4U]))) {
	++(vlSymsp->__Vcoverage[487]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [4U]))) {
	++(vlSymsp->__Vcoverage[488]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [4U]))) {
	++(vlSymsp->__Vcoverage[489]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [4U]))) {
	++(vlSymsp->__Vcoverage[490]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [4U]))) {
	++(vlSymsp->__Vcoverage[491]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [4U]))) {
	++(vlSymsp->__Vcoverage[492]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [4U]))) {
	++(vlSymsp->__Vcoverage[493]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [4U]))) {
	++(vlSymsp->__Vcoverage[494]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [4U]))) {
	++(vlSymsp->__Vcoverage[495]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [4U]))) {
	++(vlSymsp->__Vcoverage[496]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [4U]))) {
	++(vlSymsp->__Vcoverage[497]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [4U]))) {
	++(vlSymsp->__Vcoverage[498]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [4U]))) {
	++(vlSymsp->__Vcoverage[499]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [4U]))) {
	++(vlSymsp->__Vcoverage[500]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [4U]))) {
	++(vlSymsp->__Vcoverage[501]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [4U]))) {
	++(vlSymsp->__Vcoverage[502]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [4U]))) {
	++(vlSymsp->__Vcoverage[503]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [4U]))) {
	++(vlSymsp->__Vcoverage[504]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[4U]))) {
	++(vlSymsp->__Vcoverage[505]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[4U]))) {
	++(vlSymsp->__Vcoverage[506]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[4U]))) {
	++(vlSymsp->__Vcoverage[507]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[4U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[4U]))) {
	++(vlSymsp->__Vcoverage[508]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[4U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[4U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [4U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [5U]))) {
	++(vlSymsp->__Vcoverage[509]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [5U]))) {
	++(vlSymsp->__Vcoverage[510]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [5U]))) {
	++(vlSymsp->__Vcoverage[511]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [5U]))) {
	++(vlSymsp->__Vcoverage[512]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [5U]))) {
	++(vlSymsp->__Vcoverage[513]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [5U]))) {
	++(vlSymsp->__Vcoverage[514]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [5U]))) {
	++(vlSymsp->__Vcoverage[515]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [5U]))) {
	++(vlSymsp->__Vcoverage[516]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [5U]))) {
	++(vlSymsp->__Vcoverage[517]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [5U]))) {
	++(vlSymsp->__Vcoverage[518]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [5U]))) {
	++(vlSymsp->__Vcoverage[519]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [5U]))) {
	++(vlSymsp->__Vcoverage[520]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [5U]))) {
	++(vlSymsp->__Vcoverage[521]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [5U]))) {
	++(vlSymsp->__Vcoverage[522]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [5U]))) {
	++(vlSymsp->__Vcoverage[523]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [5U]))) {
	++(vlSymsp->__Vcoverage[524]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [5U]))) {
	++(vlSymsp->__Vcoverage[525]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [5U]))) {
	++(vlSymsp->__Vcoverage[526]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [5U]))) {
	++(vlSymsp->__Vcoverage[527]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [5U]))) {
	++(vlSymsp->__Vcoverage[528]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [5U]))) {
	++(vlSymsp->__Vcoverage[529]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [5U]))) {
	++(vlSymsp->__Vcoverage[530]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [5U]))) {
	++(vlSymsp->__Vcoverage[531]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [5U]))) {
	++(vlSymsp->__Vcoverage[532]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [5U]))) {
	++(vlSymsp->__Vcoverage[533]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [5U]))) {
	++(vlSymsp->__Vcoverage[534]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [5U]))) {
	++(vlSymsp->__Vcoverage[535]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [5U]))) {
	++(vlSymsp->__Vcoverage[536]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[5U]))) {
	++(vlSymsp->__Vcoverage[537]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[5U]))) {
	++(vlSymsp->__Vcoverage[538]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[5U]))) {
	++(vlSymsp->__Vcoverage[539]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[5U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[5U]))) {
	++(vlSymsp->__Vcoverage[540]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[5U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[5U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [5U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [6U]))) {
	++(vlSymsp->__Vcoverage[541]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [6U]))) {
	++(vlSymsp->__Vcoverage[542]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [6U]))) {
	++(vlSymsp->__Vcoverage[543]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [6U]))) {
	++(vlSymsp->__Vcoverage[544]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [6U]))) {
	++(vlSymsp->__Vcoverage[545]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [6U]))) {
	++(vlSymsp->__Vcoverage[546]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [6U]))) {
	++(vlSymsp->__Vcoverage[547]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [6U]))) {
	++(vlSymsp->__Vcoverage[548]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [6U]))) {
	++(vlSymsp->__Vcoverage[549]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [6U]))) {
	++(vlSymsp->__Vcoverage[550]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [6U]))) {
	++(vlSymsp->__Vcoverage[551]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [6U]))) {
	++(vlSymsp->__Vcoverage[552]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [6U]))) {
	++(vlSymsp->__Vcoverage[553]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [6U]))) {
	++(vlSymsp->__Vcoverage[554]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [6U]))) {
	++(vlSymsp->__Vcoverage[555]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [6U]))) {
	++(vlSymsp->__Vcoverage[556]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [6U]))) {
	++(vlSymsp->__Vcoverage[557]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [6U]))) {
	++(vlSymsp->__Vcoverage[558]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [6U]))) {
	++(vlSymsp->__Vcoverage[559]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [6U]))) {
	++(vlSymsp->__Vcoverage[560]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [6U]))) {
	++(vlSymsp->__Vcoverage[561]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [6U]))) {
	++(vlSymsp->__Vcoverage[562]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [6U]))) {
	++(vlSymsp->__Vcoverage[563]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [6U]))) {
	++(vlSymsp->__Vcoverage[564]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [6U]))) {
	++(vlSymsp->__Vcoverage[565]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [6U]))) {
	++(vlSymsp->__Vcoverage[566]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [6U]))) {
	++(vlSymsp->__Vcoverage[567]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [6U]))) {
	++(vlSymsp->__Vcoverage[568]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[6U]))) {
	++(vlSymsp->__Vcoverage[569]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[6U]))) {
	++(vlSymsp->__Vcoverage[570]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[6U]))) {
	++(vlSymsp->__Vcoverage[571]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[6U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[6U]))) {
	++(vlSymsp->__Vcoverage[572]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[6U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[6U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [6U]));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [7U]))) {
	++(vlSymsp->__Vcoverage[573]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [7U]))) {
	++(vlSymsp->__Vcoverage[574]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [7U]))) {
	++(vlSymsp->__Vcoverage[575]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
	       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
	       [7U]))) {
	++(vlSymsp->__Vcoverage[576]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [7U]))) {
	++(vlSymsp->__Vcoverage[577]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [7U]))) {
	++(vlSymsp->__Vcoverage[578]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [7U]))) {
	++(vlSymsp->__Vcoverage[579]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		  [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		  [7U]))) {
	++(vlSymsp->__Vcoverage[580]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [7U]))) {
	++(vlSymsp->__Vcoverage[581]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [7U]))) {
	++(vlSymsp->__Vcoverage[582]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [7U]))) {
	++(vlSymsp->__Vcoverage[583]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		   [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		   [7U]))) {
	++(vlSymsp->__Vcoverage[584]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [7U]))) {
	++(vlSymsp->__Vcoverage[585]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [7U]))) {
	++(vlSymsp->__Vcoverage[586]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [7U]))) {
	++(vlSymsp->__Vcoverage[587]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		    [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		    [7U]))) {
	++(vlSymsp->__Vcoverage[588]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [7U]))) {
	++(vlSymsp->__Vcoverage[589]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [7U]))) {
	++(vlSymsp->__Vcoverage[590]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [7U]))) {
	++(vlSymsp->__Vcoverage[591]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		     [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		     [7U]))) {
	++(vlSymsp->__Vcoverage[592]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [7U]))) {
	++(vlSymsp->__Vcoverage[593]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [7U]))) {
	++(vlSymsp->__Vcoverage[594]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [7U]))) {
	++(vlSymsp->__Vcoverage[595]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		      [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		      [7U]))) {
	++(vlSymsp->__Vcoverage[596]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [7U]))) {
	++(vlSymsp->__Vcoverage[597]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [7U]))) {
	++(vlSymsp->__Vcoverage[598]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [7U]))) {
	++(vlSymsp->__Vcoverage[599]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		       [7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		       [7U]))) {
	++(vlSymsp->__Vcoverage[600]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[7U]))) {
	++(vlSymsp->__Vcoverage[601]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[7U]))) {
	++(vlSymsp->__Vcoverage[602]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[7U]))) {
	++(vlSymsp->__Vcoverage[603]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			[7U] ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
			[7U]))) {
	++(vlSymsp->__Vcoverage[604]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[7U] 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions
		[7U]) | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
			 [7U]));
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get) {
		++(vlSymsp->__Vcoverage[911]);
	    }
	}
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_EX_get)) {
	++(vlSymsp->__Vcoverage[209]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_EX_get 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get;
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give = 0U;
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give = 1U;
	    }
	}
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_ID_get)) {
	++(vlSymsp->__Vcoverage[36]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_ID_get 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get;
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get) {
		++(vlSymsp->__Vcoverage[615]);
	    }
	}
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_IF_get)) {
	++(vlSymsp->__Vcoverage[2]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_IF_get 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get;
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give = 0U;
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give = 1U;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give) {
	    ++(vlSymsp->__Vcoverage[989]);
	}
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_give)) {
	++(vlSymsp->__Vcoverage[208]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_give 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give;
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__NS = 1U;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__NS = 0U;
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give) {
	    ++(vlSymsp->__Vcoverage[727]);
	}
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_give)) {
	++(vlSymsp->__Vcoverage[3]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_give 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give;
    }
}

VL_INLINE_OPT void Vriscv_top::_combo__TOP__2(Vriscv_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::_combo__TOP__2\n"); );
    Vriscv_top* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[836]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[837]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[838]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[839]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[840]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[841]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[842]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[843]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[844]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[845]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[846]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[847]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[848]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[849]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[850]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[851]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[852]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[853]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[854]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[855]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[856]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[857]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[858]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[859]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[860]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[861]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[862]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[863]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[864]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[865]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[866]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result))) {
	++(vlSymsp->__Vcoverage[867]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    }
    if (((IData)(vlTOPp->clk) ^ vlTOPp->riscv_top__DOT____Vtogcov__clk)) {
	++(vlSymsp->__Vcoverage[0]);
	vlTOPp->riscv_top__DOT____Vtogcov__clk = vlTOPp->clk;
    }
    if (((IData)(vlTOPp->resetn_i) ^ vlTOPp->riscv_top__DOT____Vtogcov__resetn_i)) {
	++(vlSymsp->__Vcoverage[1]);
	vlTOPp->riscv_top__DOT____Vtogcov__resetn_i 
	    = vlTOPp->resetn_i;
    }
}

void Vriscv_top::_initial__TOP__3(Vriscv_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::_initial__TOP__3\n"); );
    Vriscv_top* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at core/pipelineStages/write_back/WB.sv:34
    vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux = 0U;
    // INITIAL at core/pipelineStages/instructionFetch/IF.sv:28
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j = 0U;
    // INITIAL at core/pipelineStages/instructionFetch/IF.sv:29
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i = 0U;
    if (vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_mux) {
	++(vlSymsp->__Vcoverage[311]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_mux 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux;
    }
}

VL_INLINE_OPT void Vriscv_top::_sequent__TOP__4(Vriscv_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::_sequent__TOP__4\n"); );
    Vriscv_top* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    // Begin mtask footprint  all: 
    VL_SIG8(__Vdly__riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j,1,0);
    // Body
    __Vdly__riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j 
	= vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j;
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:39
    if (vlTOPp->resetn_i) {
	++(vlSymsp->__Vcoverage[612]);
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:39
    if ((1U & (~ (IData)(vlTOPp->resetn_i)))) {
	++(vlSymsp->__Vcoverage[610]);
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:50
    if (vlTOPp->resetn_i) {
	++(vlSymsp->__Vcoverage[726]);
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:50
    if ((1U & (~ (IData)(vlTOPp->resetn_i)))) {
	++(vlSymsp->__Vcoverage[725]);
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:47
    if (vlTOPp->resetn_i) {
	++(vlSymsp->__Vcoverage[902]);
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:47
    if ((1U & (~ (IData)(vlTOPp->resetn_i)))) {
	++(vlSymsp->__Vcoverage[901]);
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:36
    if ((1U & (~ (IData)(vlTOPp->resetn_i)))) {
	++(vlSymsp->__Vcoverage[988]);
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:39
    if (vlTOPp->resetn_i) {
	if ((2U == (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j))) {
	    ++(vlSymsp->__Vcoverage[611]);
	}
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:36
    if ((1U & (~ (IData)(vlTOPp->resetn_i)))) {
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS = 0U;
    }
    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS 
	= vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__NS;
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:39
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS 
	= ((IData)(vlTOPp->resetn_i) ? vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__NS
	    : 0U);
    // ALWAYS at core/pipelineStages/execute/EX.sv:47
    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS 
	= ((IData)(vlTOPp->resetn_i) ? vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__NS
	    : 0U);
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:39
    if (vlTOPp->resetn_i) {
	__Vdly__riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j 
	    = (3U & ((IData)(1U) + (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j)));
	if ((2U == (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j))) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i 
		= (7U & ((IData)(1U) + (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i)));
	    __Vdly__riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j = 0U;
	}
    } else {
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i = 0U;
	__Vdly__riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j = 0U;
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:50
    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS 
	= ((IData)(vlTOPp->resetn_i) ? vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__NS
	    : 0U);
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j 
	= __Vdly__riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j;
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[993]);
	}
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	++(vlSymsp->__Vcoverage[990]);
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if ((1U != vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[994]);
	}
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get = 0U;
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get = 1U;
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	++(vlSymsp->__Vcoverage[614]);
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((1U != vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[617]);
	}
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[616]);
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	++(vlSymsp->__Vcoverage[904]);
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[912]);
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[913]);
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get = 0U;
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get = 1U;
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((2U == (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j))) {
	    ++(vlSymsp->__Vcoverage[613]);
	}
    }
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__j))) {
	++(vlSymsp->__Vcoverage[605]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__j 
	    = ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__j)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__j))) {
	++(vlSymsp->__Vcoverage[606]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__j 
	    = ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__j)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j)));
    }
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i))) {
	++(vlSymsp->__Vcoverage[607]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i 
	    = ((6U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i))) {
	++(vlSymsp->__Vcoverage[608]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i 
	    = ((5U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i)));
    }
    if ((4U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i))) {
	++(vlSymsp->__Vcoverage[609]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i 
	    = ((3U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i)) 
	       | (4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i)));
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[735]);
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	++(vlSymsp->__Vcoverage[728]);
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    ++(vlSymsp->__Vcoverage[734]);
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get = 0U;
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get = 1U;
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get) {
		++(vlSymsp->__Vcoverage[911]);
	    }
	}
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_EX_get)) {
	++(vlSymsp->__Vcoverage[209]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_EX_get 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get;
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give = 0U;
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give = 1U;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
		 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux))) {
		++(vlSymsp->__Vcoverage[733]);
	    }
	}
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_ID_get)) {
	++(vlSymsp->__Vcoverage[36]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_ID_get 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get;
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give = 0U;
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
		 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give = 1U;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get) {
		++(vlSymsp->__Vcoverage[615]);
	    }
	}
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_IF_get)) {
	++(vlSymsp->__Vcoverage[2]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_IF_get 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get;
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((2U == (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j))) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__NS = 1U;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__NS = 0U;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give = 0U;
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give = 1U;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((2U == (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j))) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		[vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i];
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give) {
	    ++(vlSymsp->__Vcoverage[989]);
	}
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_give)) {
	++(vlSymsp->__Vcoverage[208]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_give 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give;
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__NS = 1U;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__NS = 0U;
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give) {
	    ++(vlSymsp->__Vcoverage[903]);
	}
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_give)) {
	++(vlSymsp->__Vcoverage[37]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_give 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give;
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__NS = 1U;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__NS = 0U;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give) {
	    ++(vlSymsp->__Vcoverage[727]);
	}
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_give)) {
	++(vlSymsp->__Vcoverage[3]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_give 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give;
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__NS = 1U;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
		 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__NS = 0U;
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[317]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[318]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[319]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[320]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[321]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[322]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[323]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[324]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[325]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[326]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[327]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[328]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[329]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[330]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[331]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[332]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[333]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[334]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[335]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[336]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[337]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[338]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[339]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[340]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[341]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[342]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[343]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[344]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[345]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[346]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[347]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[348]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[4]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[5]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[6]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[7]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[8]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[9]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[10]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[11]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[12]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[13]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[14]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[15]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[16]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[17]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[18]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[19]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[20]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[21]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[22]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[23]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[24]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[25]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[26]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[27]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[28]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[29]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[30]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[31]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[32]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[33]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[34]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[35]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2_mux = 0U;
    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1 = 0U;
    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2 = 0U;
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if ((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		    = (0xfffff000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction);
	    } else {
		if ((0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1 
			= (0x1fU & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
				    >> 0xfU));
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2_mux = 1U;
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
			= (0xfffU & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
				     >> 0x14U));
		} else {
		    if ((0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
			vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1 
			    = (0x1fU & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
					>> 0xfU));
			vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2 
			    = (0x1fU & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
					>> 0x14U));
		    }
		}
	    }
	    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
		 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		if ((0x13U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		    if ((0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
			++(vlSymsp->__Vcoverage[731]);
		    }
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		if ((0x13U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		    if ((0x33U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
			++(vlSymsp->__Vcoverage[732]);
		    }
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if ((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		++(vlSymsp->__Vcoverage[729]);
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		if ((0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		    ++(vlSymsp->__Vcoverage[730]);
		}
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[618]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[619]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[620]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[621]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[622]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[623]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[624]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[625]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[626]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[627]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[628]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[629]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[630]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[631]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[632]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[633]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[634]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[635]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[636]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[637]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[638]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[639]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[640]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[641]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[642]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[643]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[644]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[645]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[646]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[647]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[648]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[649]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2_mux) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2_mux)) {
	++(vlSymsp->__Vcoverage[724]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2_mux 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2_mux;
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[682]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[683]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[684]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[685]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[686]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[687]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[688]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[689]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[690]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[691]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[692]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[693]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[694]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[695]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[696]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[697]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[698]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[699]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[700]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[701]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[702]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[703]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[704]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[705]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[706]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[707]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[708]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[709]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[710]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[711]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[712]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[713]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    // ALWAYS at core/registerFile.sv:25
    if ((0x1fU == (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[314]);
    }
    // ALWAYS at core/registerFile.sv:25
    if ((0x1fU != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[313]);
    }
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[134]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1 
	    = ((0x1eU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[135]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1 
	    = ((0x1dU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1)));
    }
    if ((4U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[136]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1 
	    = ((0x1bU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1)) 
	       | (4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1)));
    }
    if ((8U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[137]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1 
	    = ((0x17U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1)) 
	       | (8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1)));
    }
    if ((0x10U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1) 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[138]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1 
	    = ((0xfU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1)) 
	       | (0x10U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1)));
    }
    // ALWAYS at core/registerFile.sv:25
    if ((0x1fU == (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[316]);
    }
    // ALWAYS at core/registerFile.sv:25
    if ((0x1fU != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[315]);
    }
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[139]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2 
	    = ((0x1eU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[140]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2 
	    = ((0x1dU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2)));
    }
    if ((4U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[141]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2 
	    = ((0x1bU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2)) 
	       | (4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2)));
    }
    if ((8U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[142]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2 
	    = ((0x17U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2)) 
	       | (8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2)));
    }
    if ((0x10U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2) 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[143]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2 
	    = ((0xfU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2)) 
	       | (0x10U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2)));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[38]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[39]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[40]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[41]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[42]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[43]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[44]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[45]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[46]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[47]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[48]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[49]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[50]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[51]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[52]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[53]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[54]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[55]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[56]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[57]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[58]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[59]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[60]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[61]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[62]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[63]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[64]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[65]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[66]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[67]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[68]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[69]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
}

void Vriscv_top::_settle__TOP__5(Vriscv_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::_settle__TOP__5\n"); );
    Vriscv_top* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if ((1U & (~ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_mux))) {
	++(vlSymsp->__Vcoverage[311]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_mux 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux;
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
		 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux))) {
		++(vlSymsp->__Vcoverage[733]);
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give = 0U;
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
		 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give = 1U;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__NS = 1U;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
		 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__NS = 0U;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((2U == (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j))) {
	    ++(vlSymsp->__Vcoverage[613]);
	}
    }
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__j))) {
	++(vlSymsp->__Vcoverage[605]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__j 
	    = ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__j)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__j))) {
	++(vlSymsp->__Vcoverage[606]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__j 
	    = ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__j)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j)));
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((2U == (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j))) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__NS = 1U;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__NS = 0U;
	    }
	}
    }
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i))) {
	++(vlSymsp->__Vcoverage[607]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i 
	    = ((6U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i))) {
	++(vlSymsp->__Vcoverage[608]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i 
	    = ((5U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i)));
    }
    if ((4U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i))) {
	++(vlSymsp->__Vcoverage[609]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i 
	    = ((3U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i)) 
	       | (4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i)));
    }
    // ALWAYS at core/pipelineStages/instructionFetch/IF.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	if ((2U == (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j))) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions
		[vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i];
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_IF_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give) {
	    ++(vlSymsp->__Vcoverage[903]);
	}
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_give)) {
	++(vlSymsp->__Vcoverage[37]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_give 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give;
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__NS = 1U;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__NS = 0U;
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[317]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[318]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[319]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[320]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[321]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[322]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[323]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[324]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[325]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[326]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[327]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[328]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[329]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[330]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[331]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[332]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[333]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[334]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[335]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[336]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[337]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[338]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[339]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[340]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[341]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[342]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[343]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[344]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[345]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[346]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[347]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction))) {
	++(vlSymsp->__Vcoverage[348]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[4]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[5]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[6]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[7]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[8]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[9]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[10]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[11]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[12]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[13]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[14]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[15]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[16]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[17]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[18]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[19]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[20]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[21]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[22]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[23]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[24]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[25]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[26]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[27]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[28]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[29]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[30]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[31]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[32]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[33]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[34]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr))) {
	++(vlSymsp->__Vcoverage[35]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr));
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2_mux = 0U;
    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1 = 0U;
    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2 = 0U;
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__IF_ID_instr;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if ((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		    = (0xfffff000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction);
	    } else {
		if ((0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1 
			= (0x1fU & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
				    >> 0xfU));
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2_mux = 1U;
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
			= (0xfffU & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
				     >> 0x14U));
		} else {
		    if ((0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
			vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1 
			    = (0x1fU & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
					>> 0xfU));
			vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2 
			    = (0x1fU & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
					>> 0x14U));
		    }
		}
	    }
	    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
		 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		if ((0x13U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		    if ((0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
			++(vlSymsp->__Vcoverage[731]);
		    }
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		if ((0x13U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		    if ((0x33U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
			++(vlSymsp->__Vcoverage[732]);
		    }
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if ((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		++(vlSymsp->__Vcoverage[729]);
	    }
	}
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		if ((0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction))) {
		    ++(vlSymsp->__Vcoverage[730]);
		}
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[618]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[619]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[620]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[621]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[622]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[623]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[624]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[625]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[626]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[627]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[628]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[629]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[630]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[631]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[632]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[633]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[634]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[635]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[636]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[637]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[638]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[639]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[640]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[641]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[642]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[643]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[644]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[645]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[646]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[647]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[648]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction))) {
	++(vlSymsp->__Vcoverage[649]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction));
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2_mux) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2_mux)) {
	++(vlSymsp->__Vcoverage[724]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2_mux 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2_mux;
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[682]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[683]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[684]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[685]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[686]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[687]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[688]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[689]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[690]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[691]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[692]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[693]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[694]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[695]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[696]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[697]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[698]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[699]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[700]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[701]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[702]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[703]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[704]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[705]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[706]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[707]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[708]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[709]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[710]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[711]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[712]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate))) {
	++(vlSymsp->__Vcoverage[713]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate));
    }
    // ALWAYS at core/registerFile.sv:25
    if ((0x1fU == (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[314]);
    }
    // ALWAYS at core/registerFile.sv:25
    if ((0x1fU != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[313]);
    }
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[134]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1 
	    = ((0x1eU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[135]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1 
	    = ((0x1dU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1)));
    }
    if ((4U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[136]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1 
	    = ((0x1bU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1)) 
	       | (4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1)));
    }
    if ((8U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[137]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1 
	    = ((0x17U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1)) 
	       | (8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1)));
    }
    if ((0x10U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1) 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1))) {
	++(vlSymsp->__Vcoverage[138]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1 
	    = ((0xfU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1)) 
	       | (0x10U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1)));
    }
    // ALWAYS at core/registerFile.sv:25
    if ((0x1fU == (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[316]);
    }
    // ALWAYS at core/registerFile.sv:25
    if ((0x1fU != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[315]);
    }
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[139]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2 
	    = ((0x1eU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[140]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2 
	    = ((0x1dU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2)));
    }
    if ((4U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[141]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2 
	    = ((0x1bU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2)) 
	       | (4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2)));
    }
    if ((8U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[142]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2 
	    = ((0x17U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2)) 
	       | (8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2)));
    }
    if ((0x10U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2) 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2))) {
	++(vlSymsp->__Vcoverage[143]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2 
	    = ((0xfU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2)) 
	       | (0x10U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2)));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[38]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[39]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[40]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[41]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[42]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[43]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[44]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[45]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[46]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[47]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[48]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[49]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[50]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[51]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[52]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[53]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[54]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[55]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[56]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[57]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[58]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[59]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[60]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[61]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[62]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[63]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[64]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[65]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[66]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[67]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[68]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr))) {
	++(vlSymsp->__Vcoverage[69]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr));
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation = 0U;
		vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result;
	    } else {
		if ((0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation 
			= ((5U == (7U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
					 >> 0xcU)))
			    ? ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				      >> 0x1bU)) | 
			       (7U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				      >> 0xcU))) : 
			   (7U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				  >> 0xcU)));
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
			= vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result;
		} else {
		    if ((0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
			vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation 
			    = ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				      >> 0x1bU)) | 
			       (7U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				      >> 0xcU)));
		    }
		}
	    }
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		    ++(vlSymsp->__Vcoverage[922]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		++(vlSymsp->__Vcoverage[922]);
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    ++(vlSymsp->__Vcoverage[915]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    ++(vlSymsp->__Vcoverage[920]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	if ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	    ++(vlSymsp->__Vcoverage[922]);
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	    if ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		if ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		    ++(vlSymsp->__Vcoverage[918]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	    if ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    ++(vlSymsp->__Vcoverage[919]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    ++(vlSymsp->__Vcoverage[914]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		    ++(vlSymsp->__Vcoverage[917]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		if ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		    ++(vlSymsp->__Vcoverage[922]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    ++(vlSymsp->__Vcoverage[921]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		    ++(vlSymsp->__Vcoverage[916]);
		}
	    }
	}
    }
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation))) {
	++(vlSymsp->__Vcoverage[832]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation 
	    = ((0xeU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation))) {
	++(vlSymsp->__Vcoverage[833]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation 
	    = ((0xdU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)));
    }
    if ((4U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation))) {
	++(vlSymsp->__Vcoverage[834]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation 
	    = ((0xbU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation)) 
	       | (4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)));
    }
    if ((8U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation))) {
	++(vlSymsp->__Vcoverage[835]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation 
	    = ((7U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation)) 
	       | (8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)));
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		if ((0x13U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		    if ((0x33U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
			++(vlSymsp->__Vcoverage[910]);
		    }
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		if ((0x13U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		    if ((0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
			++(vlSymsp->__Vcoverage[909]);
		    }
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		if ((0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		    if ((5U != (7U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				      >> 0xcU)))) {
			++(vlSymsp->__Vcoverage[907]);
		    }
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		if ((0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		    if ((5U == (7U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				      >> 0xcU)))) {
			++(vlSymsp->__Vcoverage[906]);
		    }
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		if ((0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		    ++(vlSymsp->__Vcoverage[908]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		++(vlSymsp->__Vcoverage[905]);
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[736]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[737]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[738]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[739]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[740]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[741]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[742]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[743]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[744]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[745]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[746]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[747]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[748]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[749]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[750]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[751]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[752]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[753]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[754]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[755]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[756]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[757]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[758]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[759]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[760]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[761]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[762]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[763]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[764]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[765]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[766]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[767]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[210]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[211]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[212]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[213]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[214]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[215]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[216]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[217]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[218]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[219]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[220]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[221]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[222]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[223]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[224]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[225]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[226]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[227]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[228]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[229]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[230]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[231]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[232]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[233]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[234]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[235]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[236]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[237]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[238]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[239]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[240]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[241]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd 
		= (0x1fU & ((((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction)) 
			      | (0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction))) 
			     | (0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction)))
			     ? (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
				>> 7U) : 0U));
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[869]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[870]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[871]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[872]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[873]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[874]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[875]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[876]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[877]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[878]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[879]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[880]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[881]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[882]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[883]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[884]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[885]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[886]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[887]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[888]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[889]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[890]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[891]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[892]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[893]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[894]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[895]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[896]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[897]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[898]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[899]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[900]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    if ((((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction)) 
		  | (0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction))) 
		 | (0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction)))) {
		++(vlSymsp->__Vcoverage[991]);
	    }
	}
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    if ((1U & (~ (((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction)) 
			   | (0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction))) 
			  | (0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction)))))) {
		++(vlSymsp->__Vcoverage[992]);
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[924]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[925]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[926]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[927]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[928]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[929]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[930]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[931]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[932]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[933]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[934]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[935]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[936]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[937]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[938]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[939]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[940]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[941]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[942]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[943]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[944]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[945]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[946]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[947]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[948]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[949]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[950]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[951]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[952]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[953]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[954]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[955]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    // ALWAYS at core/registerFile.sv:25
    if (((0x1fU != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)) 
	 & (0U != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)))) {
	++(vlSymsp->__Vcoverage[312]);
    }
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd))) {
	++(vlSymsp->__Vcoverage[274]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd 
	    = ((0x1eU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd))) {
	++(vlSymsp->__Vcoverage[275]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd 
	    = ((0x1dU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)));
    }
    if ((4U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd))) {
	++(vlSymsp->__Vcoverage[276]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd 
	    = ((0x1bU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd)) 
	       | (4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)));
    }
    if ((8U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd))) {
	++(vlSymsp->__Vcoverage[277]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd 
	    = ((0x17U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd)) 
	       | (8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)));
    }
    if ((0x10U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd) 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd))) {
	++(vlSymsp->__Vcoverage[278]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd 
	    = ((0xfU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd)) 
	       | (0x10U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[242]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[243]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[244]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[245]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[246]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[247]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[248]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[249]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[250]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[251]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[252]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[253]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[254]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[255]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[256]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[257]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[258]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[259]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[260]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[261]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[262]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[263]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[264]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[265]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[266]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[267]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[268]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[269]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[270]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[271]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[272]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[273]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d;
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[956]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[957]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[958]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[959]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[960]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[961]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[962]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[963]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[964]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[965]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[966]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[967]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[968]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[969]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[970]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[971]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[972]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[973]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[974]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[975]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[976]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[977]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[978]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[979]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[980]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[981]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[982]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[983]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[984]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[985]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[986]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[987]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[279]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[280]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[281]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[282]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[283]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[284]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[285]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[286]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[287]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[288]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[289]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[290]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[291]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[292]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[293]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[294]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[295]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[296]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[297]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[298]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[299]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[300]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[301]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[302]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[303]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[304]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[305]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[306]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[307]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[308]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[309]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[310]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    // ALWAYS at core/registerFile.sv:25
    if (((0x1fU != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)) 
	 & (0U != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)))) {
	vlTOPp->riscv_top__DOT__core_top_i__DOT__registerFile_i__DOT__registers[vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd] 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d;
    }
    vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
	= ((0x1fU != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1))
	    ? vlTOPp->riscv_top__DOT__core_top_i__DOT__registerFile_i__DOT__registers
	   [vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1]
	    : 0U);
    vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
	= ((0x1fU != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2))
	    ? vlTOPp->riscv_top__DOT__core_top_i__DOT__registerFile_i__DOT__registers
	   [vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2]
	    : 0U);
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[144]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[145]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[146]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[147]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[148]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[149]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[150]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[151]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[152]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[153]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[154]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[155]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[156]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[157]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[158]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[159]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[160]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[161]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[162]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[163]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[164]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[165]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[166]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[167]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[168]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[169]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[170]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[171]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[172]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[173]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[174]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[175]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
		 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d;
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[176]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[177]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[178]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[179]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[180]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[181]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[182]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[183]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[184]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[185]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[186]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[187]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[188]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[189]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[190]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[191]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[192]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[193]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[194]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[195]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[196]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[197]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[198]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[199]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[200]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[201]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[202]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[203]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[204]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[205]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[206]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[207]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
	= ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2_mux)
	    ? vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate
	    : vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d);
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[70]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[71]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[72]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[73]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[74]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[75]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[76]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[77]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[78]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[79]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[80]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[81]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[82]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[83]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[84]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[85]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[86]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[87]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[88]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[89]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[90]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[91]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[92]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[93]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[94]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[95]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[96]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[97]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[98]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[99]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[100]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[101]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1;
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[650]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[651]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[652]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[653]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[654]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[655]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[656]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[657]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[658]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[659]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[660]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[661]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[662]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[663]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[664]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[665]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[666]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[667]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[668]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[669]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[670]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[671]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[672]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[673]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[674]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[675]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[676]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[677]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[678]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[679]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[680]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[681]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
		 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d;
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[768]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[769]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[770]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[771]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[772]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[773]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[774]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[775]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[776]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[777]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[778]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[779]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[780]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[781]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[782]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[783]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[784]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[785]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[786]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[787]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[788]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[789]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[790]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[791]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[792]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[793]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[794]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[795]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[796]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[797]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[798]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[799]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[102]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[103]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[104]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[105]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[106]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[107]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[108]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[109]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[110]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[111]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[112]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[113]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[114]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[115]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[116]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[117]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[118]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[119]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[120]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[121]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[122]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[123]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[124]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[125]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[126]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[127]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[128]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[129]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[130]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[131]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[132]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[133]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2;
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
	= ((8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
	    ? ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
	        ? 0U : ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
			 ? 0U : ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
				  ? 0U : (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
					  - vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1))))
	    : ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
	        ? ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
		    ? ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
		        ? (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			   & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1)
		        : (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			   | vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1))
		    : ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
		        ? (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			   >> 1U) : (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
				     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1)))
	        : ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
		    ? ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
		        ? 0U : ((vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
				 < vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1)
				 ? 1U : 0U)) : ((1U 
						 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
						 ? 
						(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
						 << 1U)
						 : 
						(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
						 + vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1)))));
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__overflow 
			= (1U & (IData)((VL_ULL(1) 
					 & (((QData)((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0)) 
					     - (QData)((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1))) 
					    >> 0x20U))));
		}
	    }
	}
    } else {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__overflow 
			= (1U & (IData)((VL_ULL(1) 
					 & (((QData)((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0)) 
					     + (QData)((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1))) 
					    >> 0x20U))));
		}
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[800]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[801]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[802]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[803]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[804]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[805]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[806]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[807]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[808]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[809]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[810]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[811]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[812]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[813]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[814]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[815]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[816]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[817]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[818]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[819]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[820]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[821]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[822]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[823]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[824]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[825]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[826]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[827]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[828]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[829]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[830]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[831]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__overflow) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_overflow)) {
	++(vlSymsp->__Vcoverage[868]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_overflow 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__overflow;
    }
}

VL_INLINE_OPT void Vriscv_top::_combo__TOP__6(Vriscv_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::_combo__TOP__6\n"); );
    Vriscv_top* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_instr;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation = 0U;
		vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result;
	    } else {
		if ((0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation 
			= ((5U == (7U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
					 >> 0xcU)))
			    ? ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				      >> 0x1bU)) | 
			       (7U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				      >> 0xcU))) : 
			   (7U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				  >> 0xcU)));
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
			= vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result;
		} else {
		    if ((0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
			vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation 
			    = ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				      >> 0x1bU)) | 
			       (7U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				      >> 0xcU)));
		    }
		}
	    }
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		    ++(vlSymsp->__Vcoverage[922]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		++(vlSymsp->__Vcoverage[922]);
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    ++(vlSymsp->__Vcoverage[915]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    ++(vlSymsp->__Vcoverage[920]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	if ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	    ++(vlSymsp->__Vcoverage[922]);
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	    if ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		if ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		    ++(vlSymsp->__Vcoverage[918]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	    if ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    ++(vlSymsp->__Vcoverage[919]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    ++(vlSymsp->__Vcoverage[914]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		    ++(vlSymsp->__Vcoverage[917]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		if ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		    ++(vlSymsp->__Vcoverage[922]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    ++(vlSymsp->__Vcoverage[921]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		  >> 3U)))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
		    ++(vlSymsp->__Vcoverage[916]);
		}
	    }
	}
    }
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation))) {
	++(vlSymsp->__Vcoverage[832]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation 
	    = ((0xeU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation))) {
	++(vlSymsp->__Vcoverage[833]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation 
	    = ((0xdU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)));
    }
    if ((4U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation))) {
	++(vlSymsp->__Vcoverage[834]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation 
	    = ((0xbU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation)) 
	       | (4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)));
    }
    if ((8U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation))) {
	++(vlSymsp->__Vcoverage[835]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation 
	    = ((7U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation)) 
	       | (8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)));
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		if ((0x13U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		    if ((0x33U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
			++(vlSymsp->__Vcoverage[910]);
		    }
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		if ((0x13U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		    if ((0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
			++(vlSymsp->__Vcoverage[909]);
		    }
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		if ((0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		    if ((5U != (7U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				      >> 0xcU)))) {
			++(vlSymsp->__Vcoverage[907]);
		    }
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		if ((0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		    if ((5U == (7U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
				      >> 0xcU)))) {
			++(vlSymsp->__Vcoverage[906]);
		    }
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U != (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		if ((0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		    ++(vlSymsp->__Vcoverage[908]);
		}
	    }
	}
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if ((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction))) {
		++(vlSymsp->__Vcoverage[905]);
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[736]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[737]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[738]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[739]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[740]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[741]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[742]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[743]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[744]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[745]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[746]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[747]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[748]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[749]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[750]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[751]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[752]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[753]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[754]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[755]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[756]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[757]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[758]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[759]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[760]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[761]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[762]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[763]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[764]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[765]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[766]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction))) {
	++(vlSymsp->__Vcoverage[767]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[210]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[211]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[212]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[213]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[214]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[215]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[216]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[217]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[218]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[219]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[220]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[221]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[222]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[223]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[224]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[225]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[226]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[227]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[228]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[229]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[230]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[231]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[232]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[233]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[234]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[235]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[236]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[237]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[238]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[239]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[240]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr))) {
	++(vlSymsp->__Vcoverage[241]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr));
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_instr;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd 
		= (0x1fU & ((((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction)) 
			      | (0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction))) 
			     | (0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction)))
			     ? (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
				>> 7U) : 0U));
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[869]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[870]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[871]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[872]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[873]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[874]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[875]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[876]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[877]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[878]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[879]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[880]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[881]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[882]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[883]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[884]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[885]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[886]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[887]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[888]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[889]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[890]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[891]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[892]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[893]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[894]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[895]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[896]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[897]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[898]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[899]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result))) {
	++(vlSymsp->__Vcoverage[900]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result));
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	    if (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_EX_get) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result;
	    }
	}
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    if ((((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction)) 
		  | (0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction))) 
		 | (0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction)))) {
		++(vlSymsp->__Vcoverage[991]);
	    }
	}
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    if ((1U & (~ (((0x37U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction)) 
			   | (0x13U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction))) 
			  | (0x33U == (0x7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction)))))) {
		++(vlSymsp->__Vcoverage[992]);
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[924]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[925]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[926]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[927]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[928]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[929]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[930]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[931]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[932]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[933]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[934]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[935]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[936]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[937]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[938]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[939]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[940]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[941]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[942]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[943]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[944]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[945]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[946]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[947]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[948]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[949]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[950]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[951]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[952]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[953]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[954]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction))) {
	++(vlSymsp->__Vcoverage[955]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction));
    }
    // ALWAYS at core/registerFile.sv:25
    if (((0x1fU != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)) 
	 & (0U != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)))) {
	++(vlSymsp->__Vcoverage[312]);
    }
    if ((1U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd))) {
	++(vlSymsp->__Vcoverage[274]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd 
	    = ((0x1eU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd)) 
	       | (1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)));
    }
    if ((2U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd))) {
	++(vlSymsp->__Vcoverage[275]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd 
	    = ((0x1dU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd)) 
	       | (2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)));
    }
    if ((4U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd))) {
	++(vlSymsp->__Vcoverage[276]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd 
	    = ((0x1bU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd)) 
	       | (4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)));
    }
    if ((8U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd) 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd))) {
	++(vlSymsp->__Vcoverage[277]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd 
	    = ((0x17U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd)) 
	       | (8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)));
    }
    if ((0x10U & ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd) 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd))) {
	++(vlSymsp->__Vcoverage[278]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd 
	    = ((0xfU & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd)) 
	       | (0x10U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[242]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[243]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[244]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[245]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[246]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[247]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[248]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[249]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[250]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[251]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[252]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[253]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[254]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[255]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[256]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[257]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[258]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[259]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[260]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[261]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[262]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[263]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[264]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[265]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[266]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[267]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[268]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[269]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[270]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[271]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[272]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d))) {
	++(vlSymsp->__Vcoverage[273]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d));
    }
    // ALWAYS at core/pipelineStages/write_back/WB.sv:47
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_WB_d;
	}
    } else {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS)) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d;
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[956]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[957]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[958]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[959]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[960]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[961]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[962]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[963]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[964]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[965]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[966]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[967]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[968]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[969]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[970]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[971]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[972]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[973]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[974]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[975]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[976]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[977]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[978]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[979]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[980]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[981]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[982]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[983]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[984]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[985]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[986]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d))) {
	++(vlSymsp->__Vcoverage[987]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[279]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[280]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[281]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[282]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[283]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[284]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[285]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[286]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[287]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[288]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[289]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[290]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[291]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[292]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[293]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[294]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[295]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[296]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[297]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[298]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[299]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[300]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[301]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[302]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[303]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[304]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[305]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[306]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[307]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[308]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[309]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d))) {
	++(vlSymsp->__Vcoverage[310]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d));
    }
    // ALWAYS at core/registerFile.sv:25
    if (((0x1fU != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)) 
	 & (0U != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd)))) {
	vlTOPp->riscv_top__DOT__core_top_i__DOT__registerFile_i__DOT__registers[vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_rd] 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__WB_REG_d;
    }
    vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
	= ((0x1fU != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1))
	    ? vlTOPp->riscv_top__DOT__core_top_i__DOT__registerFile_i__DOT__registers
	   [vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs1]
	    : 0U);
    vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
	= ((0x1fU != (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2))
	    ? vlTOPp->riscv_top__DOT__core_top_i__DOT__registerFile_i__DOT__registers
	   [vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_REG_rs2]
	    : 0U);
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[144]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[145]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[146]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[147]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[148]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[149]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[150]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[151]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[152]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[153]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[154]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[155]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[156]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[157]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[158]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[159]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[160]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[161]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[162]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[163]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[164]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[165]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[166]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[167]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[168]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[169]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[170]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[171]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[172]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[173]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[174]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d))) {
	++(vlSymsp->__Vcoverage[175]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d));
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
		 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs1_d;
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[176]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[177]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[178]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[179]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[180]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[181]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[182]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[183]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[184]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[185]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[186]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[187]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[188]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[189]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[190]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[191]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[192]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[193]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[194]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[195]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[196]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[197]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[198]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[199]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[200]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[201]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[202]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[203]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[204]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[205]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[206]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d))) {
	++(vlSymsp->__Vcoverage[207]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d));
    }
    vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
	= ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2_mux)
	    ? vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate
	    : vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_rs2_d);
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[70]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[71]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[72]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[73]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[74]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[75]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[76]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[77]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[78]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[79]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[80]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[81]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[82]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[83]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[84]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[85]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[86]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[87]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[88]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[89]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[90]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[91]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[92]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[93]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[94]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[95]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[96]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[97]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[98]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[99]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[100]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1))) {
	++(vlSymsp->__Vcoverage[101]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1));
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs1;
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[650]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[651]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[652]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[653]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[654]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[655]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[656]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[657]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[658]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[659]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[660]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[661]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[662]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[663]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[664]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[665]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[666]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[667]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[668]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[669]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[670]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[671]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[672]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[673]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[674]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[675]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[676]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[677]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[678]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[679]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[680]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d))) {
	++(vlSymsp->__Vcoverage[681]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d));
    }
    // ALWAYS at core/pipelineStages/instructionDecode/ID.sv:66
    if ((0U != vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	if ((1U == vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS)) {
	    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_ID_get) 
		 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__REG_mux))) {
		vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		    = vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d;
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[768]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[769]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[770]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[771]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[772]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[773]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[774]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[775]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[776]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[777]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[778]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[779]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[780]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[781]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[782]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[783]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[784]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[785]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[786]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[787]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[788]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[789]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[790]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[791]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[792]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[793]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[794]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[795]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[796]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[797]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[798]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0))) {
	++(vlSymsp->__Vcoverage[799]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0));
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[102]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[103]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[104]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[105]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[106]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[107]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[108]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[109]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[110]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[111]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[112]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[113]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[114]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[115]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[116]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[117]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[118]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[119]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[120]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[121]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[122]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[123]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[124]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[125]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[126]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[127]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[128]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[129]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[130]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[131]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[132]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2))) {
	++(vlSymsp->__Vcoverage[133]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2));
    }
    // ALWAYS at core/pipelineStages/execute/EX.sv:59
    if ((0U == vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS)) {
	if (vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_give) {
	    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		= vlTOPp->riscv_top__DOT__core_top_i__DOT__ID_EX_rs2;
	}
    }
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
	= ((8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
	    ? ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
	        ? 0U : ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
			 ? 0U : ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
				  ? 0U : (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
					  - vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1))))
	    : ((4U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
	        ? ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
		    ? ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
		        ? (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			   & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1)
		        : (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			   | vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1))
		    : ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
		        ? (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
			   >> 1U) : (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
				     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1)))
	        : ((2U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
		    ? ((1U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
		        ? 0U : ((vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
				 < vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1)
				 ? 1U : 0U)) : ((1U 
						 & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))
						 ? 
						(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
						 << 1U)
						 : 
						(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 
						 + vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1)))));
    // ALWAYS at core/pipelineStages/execute/alu.sv:29
    if ((8U & (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation))) {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__overflow 
			= (1U & (IData)((VL_ULL(1) 
					 & (((QData)((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0)) 
					     - (QData)((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1))) 
					    >> 0x20U))));
		}
	    }
	}
    } else {
	if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
		      >> 2U)))) {
	    if ((1U & (~ ((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation) 
			  >> 1U)))) {
		if ((1U & (~ (IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation)))) {
		    vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__overflow 
			= (1U & (IData)((VL_ULL(1) 
					 & (((QData)((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0)) 
					     + (QData)((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1))) 
					    >> 0x20U))));
		}
	    }
	}
    }
    if ((1U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[800]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffffeU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (1U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((2U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[801]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffffdU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (2U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((4U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[802]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffffbU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (4U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((8U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
	       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[803]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffff7U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (8U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x10U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[804]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffffefU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x10U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x20U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[805]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffffdfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x20U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x40U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[806]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffffbfU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x40U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x80U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		  ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[807]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffff7fU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x80U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x100U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[808]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffeffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x100U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x200U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[809]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffdffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x200U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x400U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[810]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffffbffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x400U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x800U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		   ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[811]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffff7ffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x800U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x1000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[812]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffefffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x1000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x2000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[813]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffdfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x2000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x4000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[814]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffffbfffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x4000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x8000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		    ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[815]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffff7fffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x8000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x10000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[816]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffeffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x10000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x20000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[817]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffdffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x20000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x40000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[818]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfffbffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x40000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x80000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		     ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[819]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfff7ffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x80000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x100000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[820]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffefffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x100000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x200000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[821]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffdfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x200000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x400000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[822]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xffbfffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x400000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x800000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		      ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[823]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xff7fffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x800000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x1000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[824]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfeffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x1000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x2000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[825]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfdffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x2000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x4000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[826]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xfbffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x4000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x8000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
		       ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[827]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xf7ffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x8000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x10000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[828]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xefffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x10000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x20000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[829]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xdfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x20000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x40000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[830]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0xbfffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x40000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if ((0x80000000U & (vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 
			^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1))) {
	++(vlSymsp->__Vcoverage[831]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 
	    = ((0x7fffffffU & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1) 
	       | (0x80000000U & vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1));
    }
    if (((IData)(vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__overflow) 
	 ^ vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_overflow)) {
	++(vlSymsp->__Vcoverage[868]);
	vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_overflow 
	    = vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__overflow;
    }
}

void Vriscv_top::_eval(Vriscv_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::_eval\n"); );
    Vriscv_top* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_combo__TOP__2(vlSymsp);
    vlTOPp->__Vm_traceActivity = (2U | vlTOPp->__Vm_traceActivity);
    if (((IData)(vlTOPp->clk) & (~ (IData)(vlTOPp->__Vclklast__TOP__clk)))) {
	vlTOPp->_sequent__TOP__4(vlSymsp);
	vlTOPp->__Vm_traceActivity = (4U | vlTOPp->__Vm_traceActivity);
    }
    vlTOPp->_combo__TOP__6(vlSymsp);
    // Final
    vlTOPp->__Vclklast__TOP__clk = vlTOPp->clk;
}

void Vriscv_top::_eval_initial(Vriscv_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::_eval_initial\n"); );
    Vriscv_top* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_initial__TOP__3(vlSymsp);
    vlTOPp->__Vm_traceActivity = (1U | vlTOPp->__Vm_traceActivity);
    vlTOPp->__Vclklast__TOP__clk = vlTOPp->clk;
}

void Vriscv_top::final() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::final\n"); );
    // Variables
    Vriscv_top__Syms* __restrict vlSymsp = this->__VlSymsp;
    Vriscv_top* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
}

void Vriscv_top::_eval_settle(Vriscv_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::_eval_settle\n"); );
    Vriscv_top* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_settle__TOP__1(vlSymsp);
    vlTOPp->__Vm_traceActivity = (1U | vlTOPp->__Vm_traceActivity);
    vlTOPp->_settle__TOP__5(vlSymsp);
}

VL_INLINE_OPT QData Vriscv_top::_change_request(Vriscv_top__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::_change_request\n"); );
    Vriscv_top* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // Change detection
    QData __req = false;  // Logically a bool
    __req |= ((vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result ^ vlTOPp->__Vchglast__TOP__riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result));
    VL_DEBUG_IF( if(__req && ((vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result ^ vlTOPp->__Vchglast__TOP__riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result))) VL_DBG_MSGF("        CHANGE: core/pipelineStages/execute/alu.sv:22: riscv_top.core_top_i.EX_i.alu_i.result\n"); );
    // Final
    vlTOPp->__Vchglast__TOP__riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result 
	= vlTOPp->riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result;
    return __req;
}

#ifdef VL_DEBUG
void Vriscv_top::_eval_debug_assertions() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::_eval_debug_assertions\n"); );
    // Body
    if (VL_UNLIKELY((clk & 0xfeU))) {
	Verilated::overWidthError("clk");}
    if (VL_UNLIKELY((resetn_i & 0xfeU))) {
	Verilated::overWidthError("resetn_i");}
}
#endif // VL_DEBUG

void Vriscv_top::_ctor_var_reset() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::_ctor_var_reset\n"); );
    // Body
    clk = VL_RAND_RESET_I(1);
    resetn_i = VL_RAND_RESET_I(1);
    riscv_top__DOT____Vtogcov__clk = VL_RAND_RESET_I(1);
    riscv_top__DOT____Vtogcov__resetn_i = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT__ID_IF_get = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT__IF_ID_give = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT__IF_ID_instr = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__EX_ID_get = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT__ID_EX_give = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT__ID_EX_instr = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__ID_EX_rs1 = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__ID_EX_rs2 = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__ID_REG_rs1 = VL_RAND_RESET_I(5);
    riscv_top__DOT__core_top_i__DOT__ID_REG_rs2 = VL_RAND_RESET_I(5);
    riscv_top__DOT__core_top_i__DOT__EX_WB_give = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT__WB_EX_get = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT__EX_WB_instr = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__EX_WB_d = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__WB_REG_rd = VL_RAND_RESET_I(5);
    riscv_top__DOT__core_top_i__DOT__WB_REG_d = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__REG_mux = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT__REG_rs1_d = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__REG_rs2_d = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_IF_get = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_give = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__IF_ID_instr = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_ID_get = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_give = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_instr = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs1 = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_EX_rs2 = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs1 = VL_RAND_RESET_I(5);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__ID_REG_rs2 = VL_RAND_RESET_I(5);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs1_d = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_ID_rs2_d = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_give = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_EX_get = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_instr = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__EX_WB_d = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_rd = VL_RAND_RESET_I(5);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__WB_REG_d = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT____Vtogcov__REG_mux = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    riscv_top__DOT__core_top_i__DOT__registerFile_i__DOT__registers[__Vi0] = VL_RAND_RESET_I(32);
    }}
    riscv_top__DOT__core_top_i__DOT__IF_i__DOT__CS = 0;
    riscv_top__DOT__core_top_i__DOT__IF_i__DOT__NS = 0;
    riscv_top__DOT__core_top_i__DOT__IF_i__DOT__IF_instruction = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<8; ++__Vi0) {
	    riscv_top__DOT__core_top_i__DOT__IF_i__DOT__instructions[__Vi0] = VL_RAND_RESET_I(32);
    }}
    riscv_top__DOT__core_top_i__DOT__IF_i__DOT__j = VL_RAND_RESET_I(2);
    riscv_top__DOT__core_top_i__DOT__IF_i__DOT__i = VL_RAND_RESET_I(3);
    riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__IF_instruction = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<8; ++__Vi0) {
	    riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__instructions[__Vi0] = VL_RAND_RESET_I(32);
    }}
    riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__j = VL_RAND_RESET_I(2);
    riscv_top__DOT__core_top_i__DOT__IF_i__DOT____Vtogcov__i = VL_RAND_RESET_I(3);
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT__CS = 0;
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT__NS = 0;
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_instruction = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT__ID_EX_rs2_d = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT__immediate = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs1 = VL_RAND_RESET_I(5);
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2 = VL_RAND_RESET_I(5);
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT__rs2_mux = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_instruction = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__ID_EX_rs2_d = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__immediate = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs1 = VL_RAND_RESET_I(5);
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2 = VL_RAND_RESET_I(5);
    riscv_top__DOT__core_top_i__DOT__ID_i__DOT____Vtogcov__rs2_mux = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT__CS = 0;
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT__NS = 0;
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_instruction = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d0 = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_d1 = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_operation = VL_RAND_RESET_I(4);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT__EX_result = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_instruction = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d0 = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_d1 = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_operation = VL_RAND_RESET_I(4);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_result = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__alu_overflow = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT____Vtogcov__EX_result = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__overflow = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT__WB_i__DOT__CS = 0;
    riscv_top__DOT__core_top_i__DOT__WB_i__DOT__NS = 0;
    riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_instruction = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__WB_i__DOT__WB_d = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_REG_access_o = VL_RAND_RESET_I(1);
    riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_instruction = VL_RAND_RESET_I(32);
    riscv_top__DOT__core_top_i__DOT__WB_i__DOT____Vtogcov__WB_d = VL_RAND_RESET_I(32);
    __Vchglast__TOP__riscv_top__DOT__core_top_i__DOT__EX_i__DOT__alu_i__DOT__result = VL_RAND_RESET_I(32);
    __Vm_traceActivity = VL_RAND_RESET_I(32);
}

void Vriscv_top::_configure_coverage(Vriscv_top__Syms* __restrict vlSymsp, bool first) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_top::_configure_coverage\n"); );
    // Body
    if (0 && vlSymsp && first) {}  // Prevent unused
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "riscv_top.sv", 4, 0, ".riscv_top", "v_toggle/riscv_top", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "riscv_top.sv", 5, 0, ".riscv_top", "v_toggle/riscv_top", "resetn_i");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "core/core_top.sv", 13, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "core/core_top.sv", 14, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "resetn_i");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "core/core_top.sv", 18, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "resetn");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "core/core_top.sv", 21, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_IF_get");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "core/core_top.sv", 22, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_give");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "core/core_top.sv", 23, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "IF_ID_instr[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "core/core_top.sv", 26, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_ID_get");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "core/core_top.sv", 27, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_give");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "core/core_top.sv", 28, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_instr[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "core/core_top.sv", 29, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "core/core_top.sv", 30, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_EX_rs2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "core/core_top.sv", 33, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_REG_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "core/core_top.sv", 33, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_REG_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "core/core_top.sv", 33, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_REG_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "core/core_top.sv", 33, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_REG_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "core/core_top.sv", 33, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_REG_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "core/core_top.sv", 34, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_REG_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "core/core_top.sv", 34, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_REG_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "core/core_top.sv", 34, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_REG_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "core/core_top.sv", 34, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_REG_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "core/core_top.sv", 34, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "ID_REG_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "core/core_top.sv", 35, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs1_d[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "core/core_top.sv", 36, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_ID_rs2_d[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "core/core_top.sv", 40, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_give");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "core/core_top.sv", 41, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_EX_get");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "core/core_top.sv", 42, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_instr[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "core/core_top.sv", 43, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "EX_WB_d[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "core/core_top.sv", 46, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "core/core_top.sv", 46, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "core/core_top.sv", 46, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "core/core_top.sv", 46, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "core/core_top.sv", 46, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "core/core_top.sv", 47, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "WB_REG_d[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "core/core_top.sv", 50, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_mux");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "core/core_top.sv", 51, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "core/core_top.sv", 51, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "core/core_top.sv", 51, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "core/core_top.sv", 51, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "core/core_top.sv", 51, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "core/core_top.sv", 52, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "core/core_top.sv", 52, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "core/core_top.sv", 52, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "core/core_top.sv", 52, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "core/core_top.sv", 52, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "core/core_top.sv", 53, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "core/core_top.sv", 53, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "core/core_top.sv", 53, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "core/core_top.sv", 53, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "core/core_top.sv", 53, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "core/core_top.sv", 54, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs1_d[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "core/core_top.sv", 55, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rs2_d[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "core/core_top.sv", 56, 0, ".riscv_top.core_top_i", "v_toggle/core_top", "REG_rd_d[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "core/registerFile.sv", 13, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "core/registerFile.sv", 13, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "core/registerFile.sv", 13, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "core/registerFile.sv", 13, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "core/registerFile.sv", 13, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "core/registerFile.sv", 14, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "core/registerFile.sv", 14, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "core/registerFile.sv", 14, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "core/registerFile.sv", 14, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "core/registerFile.sv", 14, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "core/registerFile.sv", 15, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "core/registerFile.sv", 15, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "core/registerFile.sv", 15, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "core/registerFile.sv", 15, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "core/registerFile.sv", 15, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "core/registerFile.sv", 16, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rd_i[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "core/registerFile.sv", 17, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs1_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "core/registerFile.sv", 18, 0, ".riscv_top.core_top_i.registerFile_i", "v_toggle/registerFile", "data_rs2_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "core/registerFile.sv", 27, 0, ".riscv_top.core_top_i.registerFile_i", "v_line/registerFile", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "core/registerFile.sv", 30, 0, ".riscv_top.core_top_i.registerFile_i", "v_line/registerFile", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "core/registerFile.sv", 33, 0, ".riscv_top.core_top_i.registerFile_i", "v_line/registerFile", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "core/registerFile.sv", 35, 0, ".riscv_top.core_top_i.registerFile_i", "v_line/registerFile", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "core/registerFile.sv", 38, 0, ".riscv_top.core_top_i.registerFile_i", "v_line/registerFile", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "core/pipelineStages/instructionFetch/IF.sv", 13, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "core/pipelineStages/instructionFetch/IF.sv", 14, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "resetn_i");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "core/pipelineStages/instructionFetch/IF.sv", 17, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "ID_IF_get_i");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "core/pipelineStages/instructionFetch/IF.sv", 18, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_give_o");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "core/pipelineStages/instructionFetch/IF.sv", 19, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_ID_instr_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[331]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[332]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[333]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[334]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[335]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[336]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[337]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[338]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[339]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[340]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[341]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[342]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[343]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[344]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[345]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[346]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[347]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[348]), first, "core/pipelineStages/instructionFetch/IF.sv", 24, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "IF_instruction[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[349]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[350]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[351]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[352]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[353]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[354]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[355]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[356]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[357]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[358]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[359]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[360]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[361]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[362]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[363]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[364]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[365]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[366]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[367]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[369]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[378]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[379]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[380]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[0][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[381]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[382]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[383]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[384]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[385]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[1][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[2][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[445]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[459]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[461]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[465]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[466]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[467]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[468]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[469]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[470]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[471]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[3][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[4][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[5][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[555]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[556]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[557]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[558]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[559]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[560]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[561]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[562]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[563]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[564]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[565]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[566]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[567]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[568]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[569]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[570]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[571]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[572]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[6][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[573]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[574]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[575]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[577]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[578]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[579]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[581]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[582]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[583]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[585]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[586]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[587]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[588]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[589]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[590]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[591]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[592]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[593]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[594]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[595]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[596]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[597]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[598]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[599]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[600]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[601]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[602]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[603]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[604]), first, "core/pipelineStages/instructionFetch/IF.sv", 27, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "instructions[7][31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[605]), first, "core/pipelineStages/instructionFetch/IF.sv", 28, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "j[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[606]), first, "core/pipelineStages/instructionFetch/IF.sv", 28, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "j[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[607]), first, "core/pipelineStages/instructionFetch/IF.sv", 29, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "i[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[608]), first, "core/pipelineStages/instructionFetch/IF.sv", 29, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "i[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[609]), first, "core/pipelineStages/instructionFetch/IF.sv", 29, 0, ".riscv_top.core_top_i.IF_i", "v_toggle/IF", "i[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[610]), first, "core/pipelineStages/instructionFetch/IF.sv", 41, 0, ".riscv_top.core_top_i.IF_i", "v_line/IF", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[611]), first, "core/pipelineStages/instructionFetch/IF.sv", 51, 0, ".riscv_top.core_top_i.IF_i", "v_line/IF", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[612]), first, "core/pipelineStages/instructionFetch/IF.sv", 48, 0, ".riscv_top.core_top_i.IF_i", "v_line/IF", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[613]), first, "core/pipelineStages/instructionFetch/IF.sv", 66, 0, ".riscv_top.core_top_i.IF_i", "v_line/IF", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[614]), first, "core/pipelineStages/instructionFetch/IF.sv", 64, 0, ".riscv_top.core_top_i.IF_i", "v_line/IF", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[615]), first, "core/pipelineStages/instructionFetch/IF.sv", 74, 0, ".riscv_top.core_top_i.IF_i", "v_line/IF", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[616]), first, "core/pipelineStages/instructionFetch/IF.sv", 73, 0, ".riscv_top.core_top_i.IF_i", "v_line/IF", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[617]), first, "core/pipelineStages/instructionFetch/IF.sv", 82, 0, ".riscv_top.core_top_i.IF_i", "v_line/IF", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "core/pipelineStages/instructionDecode/ID.sv", 16, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "core/pipelineStages/instructionDecode/ID.sv", 17, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "resetn_i");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "core/pipelineStages/instructionDecode/ID.sv", 19, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_give_i");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "core/pipelineStages/instructionDecode/ID.sv", 20, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_IF_get_o");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "core/pipelineStages/instructionDecode/ID.sv", 21, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "IF_ID_instr_i[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "core/pipelineStages/instructionDecode/ID.sv", 23, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "EX_ID_get_i");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "core/pipelineStages/instructionDecode/ID.sv", 24, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_give_o");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "core/pipelineStages/instructionDecode/ID.sv", 25, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_instruction_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "core/pipelineStages/instructionDecode/ID.sv", 26, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "core/pipelineStages/instructionDecode/ID.sv", 27, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "core/pipelineStages/instructionDecode/ID.sv", 29, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_REG_rs1_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "core/pipelineStages/instructionDecode/ID.sv", 29, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_REG_rs1_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "core/pipelineStages/instructionDecode/ID.sv", 29, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_REG_rs1_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "core/pipelineStages/instructionDecode/ID.sv", 29, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_REG_rs1_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "core/pipelineStages/instructionDecode/ID.sv", 29, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_REG_rs1_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "core/pipelineStages/instructionDecode/ID.sv", 30, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_REG_rs2_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "core/pipelineStages/instructionDecode/ID.sv", 30, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_REG_rs2_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "core/pipelineStages/instructionDecode/ID.sv", 30, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_REG_rs2_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "core/pipelineStages/instructionDecode/ID.sv", 30, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_REG_rs2_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "core/pipelineStages/instructionDecode/ID.sv", 30, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_REG_rs2_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "core/pipelineStages/instructionDecode/ID.sv", 31, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs1_d_i[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "core/pipelineStages/instructionDecode/ID.sv", 32, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "REG_ID_rs2_d_i[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "core/pipelineStages/instructionDecode/ID.sv", 33, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_REG_access_i");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[618]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[619]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[620]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[621]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[622]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[623]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[624]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[625]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[626]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[627]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[628]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[629]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[630]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[631]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[632]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[633]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[634]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[635]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[636]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[637]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[638]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[639]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[640]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[641]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[642]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[643]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[644]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[645]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[646]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[647]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[648]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[649]), first, "core/pipelineStages/instructionDecode/ID.sv", 38, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_instruction[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "core/pipelineStages/instructionDecode/ID.sv", 40, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs1_d[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[650]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[651]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[652]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[653]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[654]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[655]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[656]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[657]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[658]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[659]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[660]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[661]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[662]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[663]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[664]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[665]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[666]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[667]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[668]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[669]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[670]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[671]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[672]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[673]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[674]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[675]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[676]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[677]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[678]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[679]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[680]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[681]), first, "core/pipelineStages/instructionDecode/ID.sv", 41, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "ID_EX_rs2_d[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[682]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[683]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[684]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[685]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[686]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[687]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[688]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[689]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[690]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[691]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[692]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[693]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[694]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[695]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[696]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[697]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[698]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[699]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[700]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[701]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[702]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[703]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[704]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[705]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[706]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[707]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[708]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[709]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[710]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[711]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[712]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[713]), first, "core/pipelineStages/instructionDecode/ID.sv", 42, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "immediate[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[714]), first, "core/pipelineStages/instructionDecode/ID.sv", 44, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[715]), first, "core/pipelineStages/instructionDecode/ID.sv", 44, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[716]), first, "core/pipelineStages/instructionDecode/ID.sv", 44, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[717]), first, "core/pipelineStages/instructionDecode/ID.sv", 44, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[718]), first, "core/pipelineStages/instructionDecode/ID.sv", 44, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[719]), first, "core/pipelineStages/instructionDecode/ID.sv", 45, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[720]), first, "core/pipelineStages/instructionDecode/ID.sv", 45, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[721]), first, "core/pipelineStages/instructionDecode/ID.sv", 45, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[722]), first, "core/pipelineStages/instructionDecode/ID.sv", 45, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[723]), first, "core/pipelineStages/instructionDecode/ID.sv", 45, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[724]), first, "core/pipelineStages/instructionDecode/ID.sv", 47, 0, ".riscv_top.core_top_i.ID_i", "v_toggle/ID__B20", "rs2_mux");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[725]), first, "core/pipelineStages/instructionDecode/ID.sv", 52, 0, ".riscv_top.core_top_i.ID_i", "v_line/ID__B20", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[726]), first, "core/pipelineStages/instructionDecode/ID.sv", 57, 0, ".riscv_top.core_top_i.ID_i", "v_line/ID__B20", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[727]), first, "core/pipelineStages/instructionDecode/ID.sv", 77, 0, ".riscv_top.core_top_i.ID_i", "v_line/ID__B20", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[728]), first, "core/pipelineStages/instructionDecode/ID.sv", 75, 0, ".riscv_top.core_top_i.ID_i", "v_line/ID__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[729]), first, "core/pipelineStages/instructionDecode/ID.sv", 87, 0, ".riscv_top.core_top_i.ID_i", "v_line/ID__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[730]), first, "core/pipelineStages/instructionDecode/ID.sv", 91, 0, ".riscv_top.core_top_i.ID_i", "v_line/ID__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[731]), first, "core/pipelineStages/instructionDecode/ID.sv", 97, 0, ".riscv_top.core_top_i.ID_i", "v_line/ID__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[732]), first, "core/pipelineStages/instructionDecode/ID.sv", 101, 0, ".riscv_top.core_top_i.ID_i", "v_line/ID__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[733]), first, "core/pipelineStages/instructionDecode/ID.sv", 106, 0, ".riscv_top.core_top_i.ID_i", "v_line/ID__B20", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[734]), first, "core/pipelineStages/instructionDecode/ID.sv", 84, 0, ".riscv_top.core_top_i.ID_i", "v_line/ID__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[735]), first, "core/pipelineStages/instructionDecode/ID.sv", 116, 0, ".riscv_top.core_top_i.ID_i", "v_line/ID__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "core/pipelineStages/execute/EX.sv", 16, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "core/pipelineStages/execute/EX.sv", 17, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "resetn_i");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "core/pipelineStages/execute/EX.sv", 19, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_give_i");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "core/pipelineStages/execute/EX.sv", 20, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_ID_get_o");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "core/pipelineStages/execute/EX.sv", 21, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_instruction_i[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "core/pipelineStages/execute/EX.sv", 22, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs1_i[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "core/pipelineStages/execute/EX.sv", 23, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "ID_EX_rs2_i[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "core/pipelineStages/execute/EX.sv", 25, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_EX_get_i");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "core/pipelineStages/execute/EX.sv", 26, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_give_o");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "core/pipelineStages/execute/EX.sv", 27, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_instruction_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "core/pipelineStages/execute/EX.sv", 28, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_WB_d_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[736]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[737]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[738]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[739]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[740]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[741]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[742]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[743]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[744]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[745]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[746]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[747]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[748]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[749]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[750]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[751]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[752]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[753]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[754]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[755]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[756]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[757]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[758]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[759]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[760]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[761]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[762]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[763]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[764]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[765]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[766]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[767]), first, "core/pipelineStages/execute/EX.sv", 33, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_instruction[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[768]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[769]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[770]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[771]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[772]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[773]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[774]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[775]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[776]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[777]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[778]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[779]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[780]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[781]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[782]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[783]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[784]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[785]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[786]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[787]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[788]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[789]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[790]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[791]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[792]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[793]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[794]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[795]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[796]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[797]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[798]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[799]), first, "core/pipelineStages/execute/EX.sv", 35, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d0[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[800]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[801]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[802]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[803]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[804]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[805]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[806]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[807]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[808]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[809]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[810]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[811]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[812]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[813]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[814]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[815]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[816]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[817]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[818]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[819]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[820]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[821]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[822]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[823]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[824]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[825]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[826]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[827]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[828]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[829]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[830]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[831]), first, "core/pipelineStages/execute/EX.sv", 36, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_d1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[832]), first, "core/pipelineStages/execute/EX.sv", 38, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_operation[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[833]), first, "core/pipelineStages/execute/EX.sv", 38, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_operation[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[834]), first, "core/pipelineStages/execute/EX.sv", 38, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_operation[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[835]), first, "core/pipelineStages/execute/EX.sv", 38, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_operation[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[836]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[837]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[838]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[839]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[840]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[841]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[842]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[843]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[844]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[845]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[846]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[847]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[848]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[849]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[850]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[851]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[852]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[853]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[854]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[855]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[856]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[857]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[858]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[859]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[860]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[861]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[862]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[863]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[864]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[865]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[866]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[867]), first, "core/pipelineStages/execute/EX.sv", 39, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_result[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[868]), first, "core/pipelineStages/execute/EX.sv", 40, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "alu_overflow");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[869]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[870]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[871]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[872]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[873]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[874]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[875]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[876]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[877]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[878]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[879]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[880]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[881]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[883]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[884]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[885]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[886]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[887]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[888]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[889]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[890]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[891]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[892]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[893]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[894]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[895]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[896]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[897]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[898]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[899]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[900]), first, "core/pipelineStages/execute/EX.sv", 42, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "EX_result[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[869]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[870]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[871]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[872]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[873]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[874]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[875]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[876]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[877]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[878]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[879]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[880]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[881]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[883]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[884]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[885]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[886]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[887]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[888]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[889]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[890]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[891]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[892]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[893]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[894]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[895]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[896]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[897]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[898]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[899]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[900]), first, "core/pipelineStages/execute/EX.sv", 43, 0, ".riscv_top.core_top_i.EX_i", "v_toggle/EX__B20", "WB_d[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[901]), first, "core/pipelineStages/execute/EX.sv", 49, 0, ".riscv_top.core_top_i.EX_i", "v_line/EX__B20", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[902]), first, "core/pipelineStages/execute/EX.sv", 54, 0, ".riscv_top.core_top_i.EX_i", "v_line/EX__B20", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[903]), first, "core/pipelineStages/execute/EX.sv", 67, 0, ".riscv_top.core_top_i.EX_i", "v_line/EX__B20", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[904]), first, "core/pipelineStages/execute/EX.sv", 65, 0, ".riscv_top.core_top_i.EX_i", "v_line/EX__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[905]), first, "core/pipelineStages/execute/EX.sv", 78, 0, ".riscv_top.core_top_i.EX_i", "v_line/EX__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[906]), first, "core/pipelineStages/execute/EX.sv", 84, 0, ".riscv_top.core_top_i.EX_i", "v_line/EX__B20", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "core/pipelineStages/execute/EX.sv", 87, 0, ".riscv_top.core_top_i.EX_i", "v_line/EX__B20", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "core/pipelineStages/execute/EX.sv", 83, 0, ".riscv_top.core_top_i.EX_i", "v_line/EX__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "core/pipelineStages/execute/EX.sv", 91, 0, ".riscv_top.core_top_i.EX_i", "v_line/EX__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "core/pipelineStages/execute/EX.sv", 94, 0, ".riscv_top.core_top_i.EX_i", "v_line/EX__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "core/pipelineStages/execute/EX.sv", 98, 0, ".riscv_top.core_top_i.EX_i", "v_line/EX__B20", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "core/pipelineStages/execute/EX.sv", 76, 0, ".riscv_top.core_top_i.EX_i", "v_line/EX__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[913]), first, "core/pipelineStages/execute/EX.sv", 107, 0, ".riscv_top.core_top_i.EX_i", "v_line/EX__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[768]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[769]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[770]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[771]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[772]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[773]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[774]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[775]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[776]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[777]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[778]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[779]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[780]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[781]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[782]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[783]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[784]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[785]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[786]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[787]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[788]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[789]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[790]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[791]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[792]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[793]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[794]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[795]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[796]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[797]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[798]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[799]), first, "core/pipelineStages/execute/alu.sv", 15, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "A_i[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[800]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[801]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[802]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[803]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[804]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[805]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[806]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[807]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[808]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[809]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[810]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[811]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[812]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[813]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[814]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[815]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[816]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[817]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[818]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[819]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[820]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[821]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[822]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[823]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[824]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[825]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[826]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[827]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[828]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[829]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[830]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[831]), first, "core/pipelineStages/execute/alu.sv", 16, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "B_i[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[832]), first, "core/pipelineStages/execute/alu.sv", 17, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "operation_i[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[833]), first, "core/pipelineStages/execute/alu.sv", 17, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "operation_i[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[834]), first, "core/pipelineStages/execute/alu.sv", 17, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "operation_i[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[835]), first, "core/pipelineStages/execute/alu.sv", 17, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "operation_i[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[836]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[837]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[838]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[839]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[840]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[841]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[842]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[843]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[844]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[845]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[846]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[847]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[848]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[849]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[850]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[851]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[852]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[853]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[854]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[855]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[856]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[857]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[858]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[859]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[860]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[861]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[862]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[863]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[864]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[865]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[866]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[867]), first, "core/pipelineStages/execute/alu.sv", 18, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "R_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[868]), first, "core/pipelineStages/execute/alu.sv", 19, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "overflow_o");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[836]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[837]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[838]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[839]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[840]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[841]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[842]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[843]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[844]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[845]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[846]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[847]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[848]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[849]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[850]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[851]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[852]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[853]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[854]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[855]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[856]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[857]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[858]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[859]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[860]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[861]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[862]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[863]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[864]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[865]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[866]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[867]), first, "core/pipelineStages/execute/alu.sv", 22, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "result[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[868]), first, "core/pipelineStages/execute/alu.sv", 24, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_toggle/alu__B20", "overflow");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[914]), first, "core/pipelineStages/execute/alu.sv", 31, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_line/alu__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[915]), first, "core/pipelineStages/execute/alu.sv", 33, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_line/alu__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[916]), first, "core/pipelineStages/execute/alu.sv", 35, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_line/alu__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[917]), first, "core/pipelineStages/execute/alu.sv", 37, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_line/alu__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[918]), first, "core/pipelineStages/execute/alu.sv", 43, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_line/alu__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[919]), first, "core/pipelineStages/execute/alu.sv", 45, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_line/alu__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[920]), first, "core/pipelineStages/execute/alu.sv", 47, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_line/alu__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[921]), first, "core/pipelineStages/execute/alu.sv", 49, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_line/alu__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[922]), first, "core/pipelineStages/execute/alu.sv", 51, 0, ".riscv_top.core_top_i.EX_i.alu_i", "v_line/alu__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "core/pipelineStages/write_back/WB.sv", 15, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "core/pipelineStages/write_back/WB.sv", 16, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "resetn_i");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "core/pipelineStages/write_back/WB.sv", 18, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_EX_get_o");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "core/pipelineStages/write_back/WB.sv", 19, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_give_i");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "core/pipelineStages/write_back/WB.sv", 20, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_instruction_i[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "core/pipelineStages/write_back/WB.sv", 21, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "EX_WB_d_i[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "core/pipelineStages/write_back/WB.sv", 23, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_rd_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "core/pipelineStages/write_back/WB.sv", 23, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_rd_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "core/pipelineStages/write_back/WB.sv", 23, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_rd_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "core/pipelineStages/write_back/WB.sv", 23, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_rd_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "core/pipelineStages/write_back/WB.sv", 23, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_rd_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "core/pipelineStages/write_back/WB.sv", 24, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_d_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[923]), first, "core/pipelineStages/write_back/WB.sv", 25, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_REG_access_o");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[924]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[925]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[926]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[927]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[928]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[929]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[930]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[931]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[932]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[933]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[934]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[935]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[936]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[937]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[938]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[939]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[940]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[941]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[942]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[943]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[944]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[945]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[946]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[947]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[948]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[949]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[950]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[951]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[952]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[953]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[954]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[955]), first, "core/pipelineStages/write_back/WB.sv", 30, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_instruction[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[956]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[957]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[958]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[959]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[960]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[961]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[962]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[963]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[964]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[965]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[966]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[967]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[968]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[969]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[970]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[971]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[972]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[973]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[974]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[975]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[976]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[977]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[978]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[979]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[980]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[981]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[982]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[983]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[984]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[985]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[986]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[987]), first, "core/pipelineStages/write_back/WB.sv", 32, 0, ".riscv_top.core_top_i.WB_i", "v_toggle/WB__B20", "WB_d[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[988]), first, "core/pipelineStages/write_back/WB.sv", 38, 0, ".riscv_top.core_top_i.WB_i", "v_line/WB__B20", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[989]), first, "core/pipelineStages/write_back/WB.sv", 54, 0, ".riscv_top.core_top_i.WB_i", "v_line/WB__B20", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[990]), first, "core/pipelineStages/write_back/WB.sv", 52, 0, ".riscv_top.core_top_i.WB_i", "v_line/WB__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[991]), first, "core/pipelineStages/write_back/WB.sv", 64, 0, ".riscv_top.core_top_i.WB_i", "v_line/WB__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[992]), first, "core/pipelineStages/write_back/WB.sv", 66, 0, ".riscv_top.core_top_i.WB_i", "v_line/WB__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[993]), first, "core/pipelineStages/write_back/WB.sv", 62, 0, ".riscv_top.core_top_i.WB_i", "v_line/WB__B20", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[994]), first, "core/pipelineStages/write_back/WB.sv", 73, 0, ".riscv_top.core_top_i.WB_i", "v_line/WB__B20", "case");
}
