{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736657806809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736657806809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 10:26:46 2025 " "Processing started: Sun Jan 12 10:26:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736657806809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657806809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657806809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736657807331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736657807331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_testbench-behav " "Found design unit 1: CPU_testbench-behav" {  } { { "CPU_testbench.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/CPU_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817236 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_testbench " "Found entity 1: CPU_testbench" {  } { { "CPU_testbench.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/CPU_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpuArch " "Found design unit 1: cpu-cpuArch" {  } { { "CPU.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/CPU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817236 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_16-str " "Found design unit 1: AND_16-str" {  } { { "And_16.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/And_16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817252 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_16 " "Found entity 1: AND_16" {  } { { "And_16.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/And_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_x_1_mux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4_x_1_mux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1_16bit-beh " "Found design unit 1: mux_4x1_16bit-beh" {  } { { "4_X_1_Mux_16_bit.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/4_X_1_Mux_16_bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817252 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_16bit " "Found entity 1: mux_4x1_16bit" {  } { { "4_X_1_Mux_16_bit.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/4_X_1_Mux_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_x_1_mux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_x_1_mux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_16bit-beh " "Found design unit 1: mux_2x1_16bit-beh" {  } { { "2_X_1_Mux_16_Bit.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/2_X_1_Mux_16_Bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817252 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_16bit " "Found entity 1: mux_2x1_16bit" {  } { { "2_X_1_Mux_16_Bit.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/2_X_1_Mux_16_Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preprocessing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file preprocessing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preprocessing-behav " "Found design unit 1: preprocessing-behav" {  } { { "preprocessing.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/preprocessing.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817267 ""} { "Info" "ISGN_ENTITY_NAME" "1 preprocessing " "Found entity 1: preprocessing" {  } { { "preprocessing.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/preprocessing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "postprocessing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file postprocessing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 postprocessing-behav " "Found design unit 1: postprocessing-behav" {  } { { "postprocessing.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/postprocessing.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817267 ""} { "Info" "ISGN_ENTITY_NAME" "1 postprocessing " "Found entity 1: postprocessing" {  } { { "postprocessing.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/postprocessing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone_node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone_node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone_node-struct " "Found design unit 1: kogge_stone_node-struct" {  } { { "kogge_stone_node.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/kogge_stone_node.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817267 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone_node " "Found entity 1: kogge_stone_node" {  } { { "kogge_stone_node.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/kogge_stone_node.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone_adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone_adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone_adder_subtractor-str " "Found design unit 1: kogge_stone_adder_subtractor-str" {  } { { "Kogge_stone_adder_subtractor.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Kogge_stone_adder_subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817267 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone_adder_subtractor " "Found entity 1: kogge_stone_adder_subtractor" {  } { { "Kogge_stone_adder_subtractor.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Kogge_stone_adder_subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone-behav " "Found design unit 1: kogge_stone-behav" {  } { { "kogge_stone.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/kogge_stone.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817283 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone " "Found entity 1: kogge_stone" {  } { { "kogge_stone.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/kogge_stone.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_x_1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_x_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-beh " "Found design unit 1: mux_2x1-beh" {  } { { "2_X_1_Mux.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/2_X_1_Mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817283 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "2_X_1_Mux.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/2_X_1_Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipo_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipo_register-ha " "Found design unit 1: pipo_register-ha" {  } { { "PIPO_Register.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/PIPO_Register.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817283 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipo_register " "Found entity 1: pipo_register" {  } { { "PIPO_Register.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/PIPO_Register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-beh " "Found design unit 1: d_ff-beh" {  } { { "D_Flip_Flop.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/D_Flip_Flop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817283 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "D_Flip_Flop.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/D_Flip_Flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-beh " "Found design unit 1: datapath-beh" {  } { { "Datapath.vhdl" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817298 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath.vhdl" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-str " "Found design unit 1: ALU-str" {  } { { "ALU.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/ALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817298 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Toplevel-str " "Found design unit 1: Toplevel-str" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817298 ""} { "Info" "ISGN_ENTITY_NAME" "1 Toplevel " "Found entity 1: Toplevel" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736657817298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657817298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel " "Elaborating entity \"Toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736657817377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CP_Unit " "Elaborating entity \"cpu\" for hierarchy \"cpu:CP_Unit\"" {  } { { "Toplevel.vhd" "CP_Unit" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "this CPU.vhd(31) " "Verilog HDL or VHDL warning at CPU.vhd(31): object \"this\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/CPU.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736657817377 "|Toplevel|cpu:CP_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DPath " "Elaborating entity \"datapath\" for hierarchy \"datapath:DPath\"" {  } { { "Toplevel.vhd" "DPath" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipo_register datapath:DPath\|pipo_register:IReg " "Elaborating entity \"pipo_register\" for hierarchy \"datapath:DPath\|pipo_register:IReg\"" {  } { { "Datapath.vhdl" "IReg" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff datapath:DPath\|pipo_register:IReg\|d_ff:\\gen_dff:15:dffi " "Elaborating entity \"d_ff\" for hierarchy \"datapath:DPath\|pipo_register:IReg\|d_ff:\\gen_dff:15:dffi\"" {  } { { "PIPO_Register.vhd" "\\gen_dff:15:dffi" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/PIPO_Register.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:DPath\|pipo_register:IReg\|mux_2x1:\\gen_mux:15:muxi " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:DPath\|pipo_register:IReg\|mux_2x1:\\gen_mux:15:muxi\"" {  } { { "PIPO_Register.vhd" "\\gen_mux:15:muxi" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/PIPO_Register.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_16bit datapath:DPath\|mux_2x1_16bit:IReg_Tristate_Buffer " "Elaborating entity \"mux_2x1_16bit\" for hierarchy \"datapath:DPath\|mux_2x1_16bit:IReg_Tristate_Buffer\"" {  } { { "Datapath.vhdl" "IReg_Tristate_Buffer" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kogge_stone_adder_subtractor datapath:DPath\|kogge_stone_adder_subtractor:Adder " "Elaborating entity \"kogge_stone_adder_subtractor\" for hierarchy \"datapath:DPath\|kogge_stone_adder_subtractor:Adder\"" {  } { { "Datapath.vhdl" "Adder" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kogge_stone datapath:DPath\|kogge_stone_adder_subtractor:Adder\|kogge_stone:kogge " "Elaborating entity \"kogge_stone\" for hierarchy \"datapath:DPath\|kogge_stone_adder_subtractor:Adder\|kogge_stone:kogge\"" {  } { { "Kogge_stone_adder_subtractor.vhd" "kogge" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Kogge_stone_adder_subtractor.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preprocessing datapath:DPath\|kogge_stone_adder_subtractor:Adder\|kogge_stone:kogge\|preprocessing:inst1 " "Elaborating entity \"preprocessing\" for hierarchy \"datapath:DPath\|kogge_stone_adder_subtractor:Adder\|kogge_stone:kogge\|preprocessing:inst1\"" {  } { { "kogge_stone.vhd" "inst1" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/kogge_stone.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kogge_stone_node datapath:DPath\|kogge_stone_adder_subtractor:Adder\|kogge_stone:kogge\|kogge_stone_node:\\inst4:1:inst4a " "Elaborating entity \"kogge_stone_node\" for hierarchy \"datapath:DPath\|kogge_stone_adder_subtractor:Adder\|kogge_stone:kogge\|kogge_stone_node:\\inst4:1:inst4a\"" {  } { { "kogge_stone.vhd" "\\inst4:1:inst4a" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/kogge_stone.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "postprocessing datapath:DPath\|kogge_stone_adder_subtractor:Adder\|kogge_stone:kogge\|postprocessing:inst8 " "Elaborating entity \"postprocessing\" for hierarchy \"datapath:DPath\|kogge_stone_adder_subtractor:Adder\|kogge_stone:kogge\|postprocessing:inst8\"" {  } { { "kogge_stone.vhd" "inst8" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/kogge_stone.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_16bit datapath:DPath\|mux_4x1_16bit:Mux_ACC " "Elaborating entity \"mux_4x1_16bit\" for hierarchy \"datapath:DPath\|mux_4x1_16bit:Mux_ACC\"" {  } { { "Datapath.vhdl" "Mux_ACC" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:DPath\|ALU:AL_Unit " "Elaborating entity \"ALU\" for hierarchy \"datapath:DPath\|ALU:AL_Unit\"" {  } { { "Datapath.vhdl" "AL_Unit" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_16 datapath:DPath\|ALU:AL_Unit\|AND_16:Ander " "Elaborating entity \"AND_16\" for hierarchy \"datapath:DPath\|ALU:AL_Unit\|AND_16:Ander\"" {  } { { "ALU.vhd" "Ander" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/ALU.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657817736 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1736657818361 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1736657818361 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[0\] " "Inserted always-enabled tri-state buffer between \"dBus\[0\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[1\] " "Inserted always-enabled tri-state buffer between \"dBus\[1\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[2\] " "Inserted always-enabled tri-state buffer between \"dBus\[2\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[3\] " "Inserted always-enabled tri-state buffer between \"dBus\[3\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[4\] " "Inserted always-enabled tri-state buffer between \"dBus\[4\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[5\] " "Inserted always-enabled tri-state buffer between \"dBus\[5\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[6\] " "Inserted always-enabled tri-state buffer between \"dBus\[6\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[7\] " "Inserted always-enabled tri-state buffer between \"dBus\[7\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[8\] " "Inserted always-enabled tri-state buffer between \"dBus\[8\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[9\] " "Inserted always-enabled tri-state buffer between \"dBus\[9\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[10\] " "Inserted always-enabled tri-state buffer between \"dBus\[10\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[11\] " "Inserted always-enabled tri-state buffer between \"dBus\[11\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[12\] " "Inserted always-enabled tri-state buffer between \"dBus\[12\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[13\] " "Inserted always-enabled tri-state buffer between \"dBus\[13\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[14\] " "Inserted always-enabled tri-state buffer between \"dBus\[14\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[15\] " "Inserted always-enabled tri-state buffer between \"dBus\[15\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736657819503 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1736657819503 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[0\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[1\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[2\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[3\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[4\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[5\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[6\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[7\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[8\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[9\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[10\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[11\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[12\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[13\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[14\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[15\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736657819503 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1736657819503 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[0\]~synth " "Node \"dBus\[0\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[1\]~synth " "Node \"dBus\[1\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[2\]~synth " "Node \"dBus\[2\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[3\]~synth " "Node \"dBus\[3\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[4\]~synth " "Node \"dBus\[4\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[5\]~synth " "Node \"dBus\[5\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[6\]~synth " "Node \"dBus\[6\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[7\]~synth " "Node \"dBus\[7\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[8\]~synth " "Node \"dBus\[8\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[9\]~synth " "Node \"dBus\[9\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[10\]~synth " "Node \"dBus\[10\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[11\]~synth " "Node \"dBus\[11\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[12\]~synth " "Node \"dBus\[12\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[13\]~synth " "Node \"dBus\[13\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[14\]~synth " "Node \"dBus\[14\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[15\]~synth " "Node \"dBus\[15\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736657820287 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1736657820287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736657820413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736657822698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736657822698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "576 " "Implemented 576 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736657822809 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736657822809 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1736657822809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "488 " "Implemented 488 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736657822809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736657822809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736657822856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 10:27:02 2025 " "Processing ended: Sun Jan 12 10:27:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736657822856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736657822856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736657822856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736657822856 ""}
