// Seed: 3073205646
module module_0 #(
    parameter id_2 = 32'd32
) (
    input uwire id_0
);
  logic _id_2;
  ;
  logic [7:0][1 : id_2] id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd42
) (
    input tri1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply1 _id_4,
    input supply0 id_5,
    input supply0 id_6[id_4 : 1],
    input supply1 id_7,
    output tri0 id_8,
    input supply0 id_9,
    output wire id_10,
    input tri1 id_11,
    output wand id_12,
    input uwire id_13,
    input supply1 id_14
);
  assign id_8 = (-1);
  module_0 modCall_1 (id_2);
endmodule
