<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="fifo_ip_synth_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/05_fifo_test/fifo_test.runs/fifo_ip_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_wiz_0_synth_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/05_fifo_test/fifo_test.runs/clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ila_m0_synth_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/05_fifo_test/fifo_test.runs/ila_m0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/05_fifo_test/fifo_test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="fifo_ip_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="ila_m0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/05_fifo_test/fifo_test.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="fifo_ip_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="ila_m0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

