{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615406361742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615406361747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 20:59:21 2021 " "Processing started: Wed Mar 10 20:59:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615406361747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406361747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AntiRebotes -c AntiRebotes " "Command: quartus_map --read_settings_files=on --write_settings_files=off AntiRebotes -c AntiRebotes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406361747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615406362056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615406362056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_meta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ff_meta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FF_META " "Found entity 1: FF_META" {  } { { "FF_META.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/FF_META.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406369986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406369986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebotes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file antirebotes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AntiRebotes " "Found entity 1: AntiRebotes" {  } { { "AntiRebotes.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/AntiRebotes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406369987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406369987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ejemplokeys.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ejemplokeys.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EjemploKeys " "Found entity 1: EjemploKeys" {  } { { "EjemploKeys.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/EjemploKeys.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406369988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406369988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EjemploKeys " "Elaborating entity \"EjemploKeys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615406370031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst4 " "Elaborating entity \"7447\" for hierarchy \"7447:inst4\"" {  } { { "EjemploKeys.bdf" "inst4" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/EjemploKeys.bdf" { { 144 672 792 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst4 " "Elaborated megafunction instantiation \"7447:inst4\"" {  } { { "EjemploKeys.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/EjemploKeys.bdf" { { 144 672 792 304 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74191 74191:inst2 " "Elaborating entity \"74191\" for hierarchy \"74191:inst2\"" {  } { { "EjemploKeys.bdf" "inst2" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/EjemploKeys.bdf" { { 128 480 600 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74191:inst2 " "Elaborated megafunction instantiation \"74191:inst2\"" {  } { { "EjemploKeys.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/EjemploKeys.bdf" { { 128 480 600 288 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74191 74191:inst2\|f74191:sub " "Elaborating entity \"f74191\" for hierarchy \"74191:inst2\|f74191:sub\"" {  } { { "74191.tdf" "sub" { Text "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/74191.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370092 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC 125 " "Primitive \"VCC\" of instance \"125\" not used" {  } { { "f74191.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/f74191.bdf" { { 664 264 296 680 "125" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1615406370093 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74191:inst2\|f74191:sub 74191:inst2 " "Elaborated megafunction instantiation \"74191:inst2\|f74191:sub\", which is child of megafunction instantiation \"74191:inst2\"" {  } { { "74191.tdf" "" { Text "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/74191.tdf" 33 3 0 } } { "EjemploKeys.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/EjemploKeys.bdf" { { 128 480 600 288 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inhb 74191:inst2\|f74191:sub\|inhb:55 " "Elaborating entity \"inhb\" for hierarchy \"74191:inst2\|f74191:sub\|inhb:55\"" {  } { { "f74191.bdf" "55" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/f74191.bdf" { { 168 568 632 208 "55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370107 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74191:inst2\|f74191:sub\|inhb:55 74191:inst2 " "Elaborated megafunction instantiation \"74191:inst2\|f74191:sub\|inhb:55\", which is child of megafunction instantiation \"74191:inst2\"" {  } { { "f74191.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/f74191.bdf" { { 168 568 632 208 "55" "" } } } } { "EjemploKeys.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/EjemploKeys.bdf" { { 128 480 600 288 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AntiRebotes AntiRebotes:inst999 " "Elaborating entity \"AntiRebotes\" for hierarchy \"AntiRebotes:inst999\"" {  } { { "EjemploKeys.bdf" "inst999" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/EjemploKeys.bdf" { { 120 264 408 216 "inst999" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370108 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sm1.vhd 2 1 " "Using design file sm1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM1-BEHAVIOR " "Found design unit 1: SM1-BEHAVIOR" {  } { { "sm1.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/sm1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406370523 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Found entity 1: SM1" {  } { { "sm1.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/sm1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406370523 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615406370523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1 AntiRebotes:inst999\|SM1:inst10 " "Elaborating entity \"SM1\" for hierarchy \"AntiRebotes:inst999\|SM1:inst10\"" {  } { { "AntiRebotes.bdf" "inst10" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/AntiRebotes.bdf" { { 104 552 696 232 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_META AntiRebotes:inst999\|FF_META:inst " "Elaborating entity \"FF_META\" for hierarchy \"AntiRebotes:inst999\|FF_META:inst\"" {  } { { "AntiRebotes.bdf" "inst" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/AntiRebotes.bdf" { { 136 312 440 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AntiRebotes:inst999\|LPM_COUNTER:inst1 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"AntiRebotes:inst999\|LPM_COUNTER:inst1\"" {  } { { "AntiRebotes.bdf" "inst1" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/AntiRebotes.bdf" { { 248 752 888 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AntiRebotes:inst999\|LPM_COUNTER:inst1 " "Elaborated megafunction instantiation \"AntiRebotes:inst999\|LPM_COUNTER:inst1\"" {  } { { "AntiRebotes.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/AntiRebotes.bdf" { { 248 752 888 448 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AntiRebotes:inst999\|LPM_COUNTER:inst1 " "Instantiated megafunction \"AntiRebotes:inst999\|LPM_COUNTER:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 1250 " "Parameter \"LPM_MODULUS\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615406370560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615406370560 ""}  } { { "AntiRebotes.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/AntiRebotes.bdf" { { 248 752 888 448 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615406370560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rei " "Found entity 1: cntr_rei" {  } { { "db/cntr_rei.tdf" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/db/cntr_rei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406370681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406370681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rei AntiRebotes:inst999\|LPM_COUNTER:inst1\|cntr_rei:auto_generated " "Elaborating entity \"cntr_rei\" for hierarchy \"AntiRebotes:inst999\|LPM_COUNTER:inst1\|cntr_rei:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_usb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_usb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_usb " "Found entity 1: cmpr_usb" {  } { { "db/cmpr_usb.tdf" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/db/cmpr_usb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615406370721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406370721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_usb AntiRebotes:inst999\|LPM_COUNTER:inst1\|cntr_rei:auto_generated\|cmpr_usb:cmpr1 " "Elaborating entity \"cmpr_usb\" for hierarchy \"AntiRebotes:inst999\|LPM_COUNTER:inst1\|cntr_rei:auto_generated\|cmpr_usb:cmpr1\"" {  } { { "db/cntr_rei.tdf" "cmpr1" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/db/cntr_rei.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74191 74191:inst33 " "Elaborating entity \"74191\" for hierarchy \"74191:inst33\"" {  } { { "EjemploKeys.bdf" "inst33" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/EjemploKeys.bdf" { { 336 272 392 496 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74191:inst33 " "Elaborated megafunction instantiation \"74191:inst33\"" {  } { { "EjemploKeys.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_3/EjemploKeys.bdf" { { 336 272 392 496 "inst33" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406370741 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "6 " "Ignored 6 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "6 " "Ignored 6 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1615406370926 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1615406370926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615406371252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615406371666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615406371666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615406371714 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615406371714 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615406371714 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615406371714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615406371766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 20:59:31 2021 " "Processing ended: Wed Mar 10 20:59:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615406371766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615406371766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615406371766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615406371766 ""}
