-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Sun Jul 20 16:25:52 2025
-- Host        : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_zoom_0_6_sim_netlist.vhdl
-- Design      : system_zoom_0_6
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce is
  port (
    center_y : out STD_LOGIC;
    aclk : in STD_LOGIC;
    clear : in STD_LOGIC;
    \center_y_reg[1]\ : in STD_LOGIC;
    \center_y_reg[1]_0\ : in STD_LOGIC;
    btnD : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce is
  signal btn_debounce : STD_LOGIC;
  signal \center_y[1]_i_4_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \counter0_carry__0_n_0\ : STD_LOGIC;
  signal \counter0_carry__0_n_1\ : STD_LOGIC;
  signal \counter0_carry__0_n_2\ : STD_LOGIC;
  signal \counter0_carry__0_n_3\ : STD_LOGIC;
  signal \counter0_carry__0_n_4\ : STD_LOGIC;
  signal \counter0_carry__0_n_5\ : STD_LOGIC;
  signal \counter0_carry__0_n_6\ : STD_LOGIC;
  signal \counter0_carry__0_n_7\ : STD_LOGIC;
  signal \counter0_carry__1_n_0\ : STD_LOGIC;
  signal \counter0_carry__1_n_1\ : STD_LOGIC;
  signal \counter0_carry__1_n_2\ : STD_LOGIC;
  signal \counter0_carry__1_n_3\ : STD_LOGIC;
  signal \counter0_carry__1_n_4\ : STD_LOGIC;
  signal \counter0_carry__1_n_5\ : STD_LOGIC;
  signal \counter0_carry__1_n_6\ : STD_LOGIC;
  signal \counter0_carry__1_n_7\ : STD_LOGIC;
  signal \counter0_carry__2_n_1\ : STD_LOGIC;
  signal \counter0_carry__2_n_2\ : STD_LOGIC;
  signal \counter0_carry__2_n_3\ : STD_LOGIC;
  signal \counter0_carry__2_n_4\ : STD_LOGIC;
  signal \counter0_carry__2_n_5\ : STD_LOGIC;
  signal \counter0_carry__2_n_6\ : STD_LOGIC;
  signal \counter0_carry__2_n_7\ : STD_LOGIC;
  signal counter0_carry_n_0 : STD_LOGIC;
  signal counter0_carry_n_1 : STD_LOGIC;
  signal counter0_carry_n_2 : STD_LOGIC;
  signal counter0_carry_n_3 : STD_LOGIC;
  signal counter0_carry_n_4 : STD_LOGIC;
  signal counter0_carry_n_5 : STD_LOGIC;
  signal counter0_carry_n_6 : STD_LOGIC;
  signal counter0_carry_n_7 : STD_LOGIC;
  signal \counter[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_reg_n_0_[9]\ : STD_LOGIC;
  signal edge_detect : STD_LOGIC;
  signal \edge_detect_i_2__0_n_0\ : STD_LOGIC;
  signal \q_next__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \q_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal r_1khz : STD_LOGIC;
  signal r_1khz_reg_n_0 : STD_LOGIC;
  signal \NLW_counter0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[0]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \counter[10]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \counter[11]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \counter[12]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \counter[13]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \counter[14]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \counter[15]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \counter[16]_i_3__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \counter[1]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \counter[2]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \counter[3]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \counter[4]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \counter[5]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \counter[6]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \counter[7]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \counter[8]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \counter[9]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_1khz_i_1__0\ : label is "soft_lutpair1";
begin
\center_y[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => \center_y_reg[1]\,
      I1 => \center_y[1]_i_4_n_0\,
      I2 => \q_reg_reg_n_0_[0]\,
      I3 => \q_next__0\(0),
      I4 => \q_next__0\(1),
      I5 => \center_y_reg[1]_0\,
      O => center_y
    );
\center_y[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \q_next__0\(4),
      I1 => \q_next__0\(5),
      I2 => \q_next__0\(2),
      I3 => \q_next__0\(3),
      I4 => edge_detect,
      I5 => \q_next__0\(6),
      O => \center_y[1]_i_4_n_0\
    );
counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => counter0_carry_n_0,
      CO(2) => counter0_carry_n_1,
      CO(1) => counter0_carry_n_2,
      CO(0) => counter0_carry_n_3,
      CYINIT => \counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => counter0_carry_n_4,
      O(2) => counter0_carry_n_5,
      O(1) => counter0_carry_n_6,
      O(0) => counter0_carry_n_7,
      S(3) => \counter_reg_n_0_[4]\,
      S(2) => \counter_reg_n_0_[3]\,
      S(1) => \counter_reg_n_0_[2]\,
      S(0) => \counter_reg_n_0_[1]\
    );
\counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => counter0_carry_n_0,
      CO(3) => \counter0_carry__0_n_0\,
      CO(2) => \counter0_carry__0_n_1\,
      CO(1) => \counter0_carry__0_n_2\,
      CO(0) => \counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_carry__0_n_4\,
      O(2) => \counter0_carry__0_n_5\,
      O(1) => \counter0_carry__0_n_6\,
      O(0) => \counter0_carry__0_n_7\,
      S(3) => \counter_reg_n_0_[8]\,
      S(2) => \counter_reg_n_0_[7]\,
      S(1) => \counter_reg_n_0_[6]\,
      S(0) => \counter_reg_n_0_[5]\
    );
\counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__0_n_0\,
      CO(3) => \counter0_carry__1_n_0\,
      CO(2) => \counter0_carry__1_n_1\,
      CO(1) => \counter0_carry__1_n_2\,
      CO(0) => \counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_carry__1_n_4\,
      O(2) => \counter0_carry__1_n_5\,
      O(1) => \counter0_carry__1_n_6\,
      O(0) => \counter0_carry__1_n_7\,
      S(3) => \counter_reg_n_0_[12]\,
      S(2) => \counter_reg_n_0_[11]\,
      S(1) => \counter_reg_n_0_[10]\,
      S(0) => \counter_reg_n_0_[9]\
    );
\counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__1_n_0\,
      CO(3) => \NLW_counter0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \counter0_carry__2_n_1\,
      CO(1) => \counter0_carry__2_n_2\,
      CO(0) => \counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_carry__2_n_4\,
      O(2) => \counter0_carry__2_n_5\,
      O(1) => \counter0_carry__2_n_6\,
      O(0) => \counter0_carry__2_n_7\,
      S(3) => \counter_reg_n_0_[16]\,
      S(2) => \counter_reg_n_0_[15]\,
      S(1) => \counter_reg_n_0_[14]\,
      S(0) => \counter_reg_n_0_[13]\
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      O => counter(0)
    );
\counter[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => \counter0_carry__1_n_6\,
      O => counter(10)
    );
\counter[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => \counter0_carry__1_n_5\,
      O => counter(11)
    );
\counter[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => \counter0_carry__1_n_4\,
      O => counter(12)
    );
\counter[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => \counter0_carry__2_n_7\,
      O => counter(13)
    );
\counter[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => \counter0_carry__2_n_6\,
      O => counter(14)
    );
\counter[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => \counter0_carry__2_n_5\,
      O => counter(15)
    );
\counter[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => \counter0_carry__2_n_4\,
      O => counter(16)
    );
\counter[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => \counter[16]_i_3__0_n_0\,
      I5 => \counter[16]_i_4__0_n_0\,
      O => \counter[16]_i_2__0_n_0\
    );
\counter[16]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[15]\,
      I2 => \counter_reg_n_0_[16]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => \counter_reg_n_0_[1]\,
      O => \counter[16]_i_3__0_n_0\
    );
\counter[16]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[10]\,
      I2 => \counter_reg_n_0_[8]\,
      I3 => \counter_reg_n_0_[7]\,
      I4 => \counter[16]_i_5__0_n_0\,
      O => \counter[16]_i_4__0_n_0\
    );
\counter[16]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[11]\,
      I2 => \counter_reg_n_0_[14]\,
      I3 => \counter_reg_n_0_[13]\,
      O => \counter[16]_i_5__0_n_0\
    );
\counter[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => counter0_carry_n_7,
      O => counter(1)
    );
\counter[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => counter0_carry_n_6,
      O => counter(2)
    );
\counter[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => counter0_carry_n_5,
      O => counter(3)
    );
\counter[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => counter0_carry_n_4,
      O => counter(4)
    );
\counter[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => \counter0_carry__0_n_7\,
      O => counter(5)
    );
\counter[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => \counter0_carry__0_n_6\,
      O => counter(6)
    );
\counter[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => \counter0_carry__0_n_5\,
      O => counter(7)
    );
\counter[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => \counter0_carry__0_n_4\,
      O => counter(8)
    );
\counter[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      I1 => \counter0_carry__1_n_7\,
      O => counter(9)
    );
\counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(0),
      Q => \counter_reg_n_0_[0]\
    );
\counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(10),
      Q => \counter_reg_n_0_[10]\
    );
\counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(11),
      Q => \counter_reg_n_0_[11]\
    );
\counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(12),
      Q => \counter_reg_n_0_[12]\
    );
\counter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(13),
      Q => \counter_reg_n_0_[13]\
    );
\counter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(14),
      Q => \counter_reg_n_0_[14]\
    );
\counter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(15),
      Q => \counter_reg_n_0_[15]\
    );
\counter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(16),
      Q => \counter_reg_n_0_[16]\
    );
\counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(1),
      Q => \counter_reg_n_0_[1]\
    );
\counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(2),
      Q => \counter_reg_n_0_[2]\
    );
\counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(3),
      Q => \counter_reg_n_0_[3]\
    );
\counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(4),
      Q => \counter_reg_n_0_[4]\
    );
\counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(5),
      Q => \counter_reg_n_0_[5]\
    );
\counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(6),
      Q => \counter_reg_n_0_[6]\
    );
\counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(7),
      Q => \counter_reg_n_0_[7]\
    );
\counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(8),
      Q => \counter_reg_n_0_[8]\
    );
\counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(9),
      Q => \counter_reg_n_0_[9]\
    );
\edge_detect_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \q_next__0\(0),
      I1 => \q_reg_reg_n_0_[0]\,
      I2 => \edge_detect_i_2__0_n_0\,
      O => btn_debounce
    );
\edge_detect_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \q_next__0\(3),
      I1 => \q_next__0\(4),
      I2 => \q_next__0\(1),
      I3 => \q_next__0\(2),
      I4 => \q_next__0\(6),
      I5 => \q_next__0\(5),
      O => \edge_detect_i_2__0_n_0\
    );
edge_detect_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => btn_debounce,
      Q => edge_detect
    );
\q_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__0\(0),
      Q => \q_reg_reg_n_0_[0]\
    );
\q_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__0\(1),
      Q => \q_next__0\(0)
    );
\q_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__0\(2),
      Q => \q_next__0\(1)
    );
\q_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__0\(3),
      Q => \q_next__0\(2)
    );
\q_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__0\(4),
      Q => \q_next__0\(3)
    );
\q_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__0\(5),
      Q => \q_next__0\(4)
    );
\q_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__0\(6),
      Q => \q_next__0\(5)
    );
\q_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => btnD,
      Q => \q_next__0\(6)
    );
\r_1khz_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter[16]_i_2__0_n_0\,
      O => r_1khz
    );
r_1khz_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => r_1khz,
      Q => r_1khz_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_0 is
  port (
    \q_reg_reg[1]_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \center_x_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \center_x_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    clear : in STD_LOGIC;
    center_x_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    btnL : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_0 : entity is "btn_debounce";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_0 is
  signal btn_debounce : STD_LOGIC;
  signal \center_x[1]_i_6_n_0\ : STD_LOGIC;
  signal \center_x[1]_i_7_n_0\ : STD_LOGIC;
  signal \center_x[1]_i_8_n_0\ : STD_LOGIC;
  signal \center_x[1]_i_9_n_0\ : STD_LOGIC;
  signal \center_x[5]_i_2_n_0\ : STD_LOGIC;
  signal \center_x[5]_i_3_n_0\ : STD_LOGIC;
  signal \center_x[5]_i_4_n_0\ : STD_LOGIC;
  signal \center_x[5]_i_5_n_0\ : STD_LOGIC;
  signal \center_x[9]_i_2_n_0\ : STD_LOGIC;
  signal \center_x[9]_i_3_n_0\ : STD_LOGIC;
  signal \center_x[9]_i_4_n_0\ : STD_LOGIC;
  signal \center_x_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \center_x_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \center_x_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \center_x_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \center_x_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \center_x_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \center_x_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \center_x_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \center_x_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \center_x_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \counter0_carry__0_n_0\ : STD_LOGIC;
  signal \counter0_carry__0_n_1\ : STD_LOGIC;
  signal \counter0_carry__0_n_2\ : STD_LOGIC;
  signal \counter0_carry__0_n_3\ : STD_LOGIC;
  signal \counter0_carry__0_n_4\ : STD_LOGIC;
  signal \counter0_carry__0_n_5\ : STD_LOGIC;
  signal \counter0_carry__0_n_6\ : STD_LOGIC;
  signal \counter0_carry__0_n_7\ : STD_LOGIC;
  signal \counter0_carry__1_n_0\ : STD_LOGIC;
  signal \counter0_carry__1_n_1\ : STD_LOGIC;
  signal \counter0_carry__1_n_2\ : STD_LOGIC;
  signal \counter0_carry__1_n_3\ : STD_LOGIC;
  signal \counter0_carry__1_n_4\ : STD_LOGIC;
  signal \counter0_carry__1_n_5\ : STD_LOGIC;
  signal \counter0_carry__1_n_6\ : STD_LOGIC;
  signal \counter0_carry__1_n_7\ : STD_LOGIC;
  signal \counter0_carry__2_n_1\ : STD_LOGIC;
  signal \counter0_carry__2_n_2\ : STD_LOGIC;
  signal \counter0_carry__2_n_3\ : STD_LOGIC;
  signal \counter0_carry__2_n_4\ : STD_LOGIC;
  signal \counter0_carry__2_n_5\ : STD_LOGIC;
  signal \counter0_carry__2_n_6\ : STD_LOGIC;
  signal \counter0_carry__2_n_7\ : STD_LOGIC;
  signal counter0_carry_n_0 : STD_LOGIC;
  signal counter0_carry_n_1 : STD_LOGIC;
  signal counter0_carry_n_2 : STD_LOGIC;
  signal counter0_carry_n_3 : STD_LOGIC;
  signal counter0_carry_n_4 : STD_LOGIC;
  signal counter0_carry_n_5 : STD_LOGIC;
  signal counter0_carry_n_6 : STD_LOGIC;
  signal counter0_carry_n_7 : STD_LOGIC;
  signal \counter[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_reg_n_0_[9]\ : STD_LOGIC;
  signal edge_detect : STD_LOGIC;
  signal \edge_detect_i_2__1_n_0\ : STD_LOGIC;
  signal \q_next__1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q_reg_reg[1]_0\ : STD_LOGIC;
  signal \q_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal r_1khz : STD_LOGIC;
  signal r_1khz_reg_n_0 : STD_LOGIC;
  signal \NLW_center_x_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_center_x_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \center_x_reg[1]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \center_x_reg[5]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \center_x_reg[9]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[0]_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \counter[10]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \counter[11]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \counter[12]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \counter[13]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \counter[14]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \counter[15]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \counter[16]_i_3__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \counter[1]_i_1__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \counter[2]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \counter[3]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \counter[4]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \counter[5]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \counter[6]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \counter[7]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \counter[8]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \counter[9]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \r_1khz_i_1__1\ : label is "soft_lutpair10";
begin
  \q_reg_reg[1]_0\ <= \^q_reg_reg[1]_0\;
\center_x[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \edge_detect_i_2__1_n_0\,
      I1 => \q_next__1\(0),
      I2 => \q_reg_reg_n_0_[0]\,
      I3 => \q_next__1\(2),
      I4 => \q_next__1\(1),
      I5 => edge_detect,
      O => \^q_reg_reg[1]_0\
    );
\center_x[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_x_reg(3),
      O => \center_x[1]_i_6_n_0\
    );
\center_x[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_x_reg(2),
      O => \center_x[1]_i_7_n_0\
    );
\center_x[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_x_reg(1),
      O => \center_x[1]_i_8_n_0\
    );
\center_x[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_x_reg(0),
      O => \center_x[1]_i_9_n_0\
    );
\center_x[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_x_reg(7),
      O => \center_x[5]_i_2_n_0\
    );
\center_x[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_x_reg(6),
      O => \center_x[5]_i_3_n_0\
    );
\center_x[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_x_reg(5),
      O => \center_x[5]_i_4_n_0\
    );
\center_x[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_x_reg(4),
      O => \center_x[5]_i_5_n_0\
    );
\center_x[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_x_reg(10),
      O => \center_x[9]_i_2_n_0\
    );
\center_x[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_x_reg(9),
      O => \center_x[9]_i_3_n_0\
    );
\center_x[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_x_reg(8),
      O => \center_x[9]_i_4_n_0\
    );
\center_x_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \center_x_reg[1]_i_2_n_0\,
      CO(2) => \center_x_reg[1]_i_2_n_1\,
      CO(1) => \center_x_reg[1]_i_2_n_2\,
      CO(0) => \center_x_reg[1]_i_2_n_3\,
      CYINIT => \^q_reg_reg[1]_0\,
      DI(3) => center_x_reg(3),
      DI(2) => \^q_reg_reg[1]_0\,
      DI(1 downto 0) => center_x_reg(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \center_x[1]_i_6_n_0\,
      S(2) => \center_x[1]_i_7_n_0\,
      S(1) => \center_x[1]_i_8_n_0\,
      S(0) => \center_x[1]_i_9_n_0\
    );
\center_x_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \center_x_reg[1]_i_2_n_0\,
      CO(3) => \center_x_reg[5]_i_1_n_0\,
      CO(2) => \center_x_reg[5]_i_1_n_1\,
      CO(1) => \center_x_reg[5]_i_1_n_2\,
      CO(0) => \center_x_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => center_x_reg(7 downto 4),
      O(3 downto 0) => \center_x_reg[8]\(3 downto 0),
      S(3) => \center_x[5]_i_2_n_0\,
      S(2) => \center_x[5]_i_3_n_0\,
      S(1) => \center_x[5]_i_4_n_0\,
      S(0) => \center_x[5]_i_5_n_0\
    );
\center_x_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \center_x_reg[5]_i_1_n_0\,
      CO(3 downto 2) => \NLW_center_x_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \center_x_reg[9]_i_1_n_2\,
      CO(0) => \center_x_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => center_x_reg(9 downto 8),
      O(3) => \NLW_center_x_reg[9]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \center_x_reg[10]\(2 downto 0),
      S(3) => '0',
      S(2) => \center_x[9]_i_2_n_0\,
      S(1) => \center_x[9]_i_3_n_0\,
      S(0) => \center_x[9]_i_4_n_0\
    );
counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => counter0_carry_n_0,
      CO(2) => counter0_carry_n_1,
      CO(1) => counter0_carry_n_2,
      CO(0) => counter0_carry_n_3,
      CYINIT => \counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => counter0_carry_n_4,
      O(2) => counter0_carry_n_5,
      O(1) => counter0_carry_n_6,
      O(0) => counter0_carry_n_7,
      S(3) => \counter_reg_n_0_[4]\,
      S(2) => \counter_reg_n_0_[3]\,
      S(1) => \counter_reg_n_0_[2]\,
      S(0) => \counter_reg_n_0_[1]\
    );
\counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => counter0_carry_n_0,
      CO(3) => \counter0_carry__0_n_0\,
      CO(2) => \counter0_carry__0_n_1\,
      CO(1) => \counter0_carry__0_n_2\,
      CO(0) => \counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_carry__0_n_4\,
      O(2) => \counter0_carry__0_n_5\,
      O(1) => \counter0_carry__0_n_6\,
      O(0) => \counter0_carry__0_n_7\,
      S(3) => \counter_reg_n_0_[8]\,
      S(2) => \counter_reg_n_0_[7]\,
      S(1) => \counter_reg_n_0_[6]\,
      S(0) => \counter_reg_n_0_[5]\
    );
\counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__0_n_0\,
      CO(3) => \counter0_carry__1_n_0\,
      CO(2) => \counter0_carry__1_n_1\,
      CO(1) => \counter0_carry__1_n_2\,
      CO(0) => \counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_carry__1_n_4\,
      O(2) => \counter0_carry__1_n_5\,
      O(1) => \counter0_carry__1_n_6\,
      O(0) => \counter0_carry__1_n_7\,
      S(3) => \counter_reg_n_0_[12]\,
      S(2) => \counter_reg_n_0_[11]\,
      S(1) => \counter_reg_n_0_[10]\,
      S(0) => \counter_reg_n_0_[9]\
    );
\counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__1_n_0\,
      CO(3) => \NLW_counter0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \counter0_carry__2_n_1\,
      CO(1) => \counter0_carry__2_n_2\,
      CO(0) => \counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_carry__2_n_4\,
      O(2) => \counter0_carry__2_n_5\,
      O(1) => \counter0_carry__2_n_6\,
      O(0) => \counter0_carry__2_n_7\,
      S(3) => \counter_reg_n_0_[16]\,
      S(2) => \counter_reg_n_0_[15]\,
      S(1) => \counter_reg_n_0_[14]\,
      S(0) => \counter_reg_n_0_[13]\
    );
\counter[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      O => counter(0)
    );
\counter[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => \counter0_carry__1_n_6\,
      O => counter(10)
    );
\counter[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => \counter0_carry__1_n_5\,
      O => counter(11)
    );
\counter[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => \counter0_carry__1_n_4\,
      O => counter(12)
    );
\counter[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => \counter0_carry__2_n_7\,
      O => counter(13)
    );
\counter[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => \counter0_carry__2_n_6\,
      O => counter(14)
    );
\counter[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => \counter0_carry__2_n_5\,
      O => counter(15)
    );
\counter[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => \counter0_carry__2_n_4\,
      O => counter(16)
    );
\counter[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => \counter[16]_i_3__1_n_0\,
      I5 => \counter[16]_i_4__1_n_0\,
      O => \counter[16]_i_2__1_n_0\
    );
\counter[16]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[15]\,
      I2 => \counter_reg_n_0_[16]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => \counter_reg_n_0_[1]\,
      O => \counter[16]_i_3__1_n_0\
    );
\counter[16]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[10]\,
      I2 => \counter_reg_n_0_[8]\,
      I3 => \counter_reg_n_0_[7]\,
      I4 => \counter[16]_i_5__1_n_0\,
      O => \counter[16]_i_4__1_n_0\
    );
\counter[16]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[11]\,
      I2 => \counter_reg_n_0_[14]\,
      I3 => \counter_reg_n_0_[13]\,
      O => \counter[16]_i_5__1_n_0\
    );
\counter[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => counter0_carry_n_7,
      O => counter(1)
    );
\counter[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => counter0_carry_n_6,
      O => counter(2)
    );
\counter[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => counter0_carry_n_5,
      O => counter(3)
    );
\counter[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => counter0_carry_n_4,
      O => counter(4)
    );
\counter[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => \counter0_carry__0_n_7\,
      O => counter(5)
    );
\counter[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => \counter0_carry__0_n_6\,
      O => counter(6)
    );
\counter[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => \counter0_carry__0_n_5\,
      O => counter(7)
    );
\counter[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => \counter0_carry__0_n_4\,
      O => counter(8)
    );
\counter[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      I1 => \counter0_carry__1_n_7\,
      O => counter(9)
    );
\counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(0),
      Q => \counter_reg_n_0_[0]\
    );
\counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(10),
      Q => \counter_reg_n_0_[10]\
    );
\counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(11),
      Q => \counter_reg_n_0_[11]\
    );
\counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(12),
      Q => \counter_reg_n_0_[12]\
    );
\counter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(13),
      Q => \counter_reg_n_0_[13]\
    );
\counter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(14),
      Q => \counter_reg_n_0_[14]\
    );
\counter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(15),
      Q => \counter_reg_n_0_[15]\
    );
\counter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(16),
      Q => \counter_reg_n_0_[16]\
    );
\counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(1),
      Q => \counter_reg_n_0_[1]\
    );
\counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(2),
      Q => \counter_reg_n_0_[2]\
    );
\counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(3),
      Q => \counter_reg_n_0_[3]\
    );
\counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(4),
      Q => \counter_reg_n_0_[4]\
    );
\counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(5),
      Q => \counter_reg_n_0_[5]\
    );
\counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(6),
      Q => \counter_reg_n_0_[6]\
    );
\counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(7),
      Q => \counter_reg_n_0_[7]\
    );
\counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(8),
      Q => \counter_reg_n_0_[8]\
    );
\counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter(9),
      Q => \counter_reg_n_0_[9]\
    );
\edge_detect_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \edge_detect_i_2__1_n_0\,
      I1 => \q_next__1\(0),
      I2 => \q_reg_reg_n_0_[0]\,
      I3 => \q_next__1\(2),
      I4 => \q_next__1\(1),
      O => btn_debounce
    );
\edge_detect_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \q_next__1\(4),
      I1 => \q_next__1\(3),
      I2 => \q_next__1\(6),
      I3 => \q_next__1\(5),
      O => \edge_detect_i_2__1_n_0\
    );
edge_detect_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => btn_debounce,
      Q => edge_detect
    );
\q_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__1\(0),
      Q => \q_reg_reg_n_0_[0]\
    );
\q_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__1\(1),
      Q => \q_next__1\(0)
    );
\q_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__1\(2),
      Q => \q_next__1\(1)
    );
\q_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__1\(3),
      Q => \q_next__1\(2)
    );
\q_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__1\(4),
      Q => \q_next__1\(3)
    );
\q_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__1\(5),
      Q => \q_next__1\(4)
    );
\q_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => \q_next__1\(6),
      Q => \q_next__1\(5)
    );
\q_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => clear,
      D => btnL,
      Q => \q_next__1\(6)
    );
\r_1khz_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter[16]_i_2__1_n_0\,
      O => r_1khz
    );
r_1khz_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => r_1khz,
      Q => r_1khz_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_1 is
  port (
    clear : out STD_LOGIC;
    center_x : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \center_x_reg[1]\ : in STD_LOGIC;
    \center_x_reg[1]_0\ : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    btnR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_1 : entity is "btn_debounce";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_1 is
  signal btn_debounce : STD_LOGIC;
  signal \center_x[1]_i_4_n_0\ : STD_LOGIC;
  signal \^clear\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \counter0_carry__0_n_0\ : STD_LOGIC;
  signal \counter0_carry__0_n_1\ : STD_LOGIC;
  signal \counter0_carry__0_n_2\ : STD_LOGIC;
  signal \counter0_carry__0_n_3\ : STD_LOGIC;
  signal \counter0_carry__0_n_4\ : STD_LOGIC;
  signal \counter0_carry__0_n_5\ : STD_LOGIC;
  signal \counter0_carry__0_n_6\ : STD_LOGIC;
  signal \counter0_carry__0_n_7\ : STD_LOGIC;
  signal \counter0_carry__1_n_0\ : STD_LOGIC;
  signal \counter0_carry__1_n_1\ : STD_LOGIC;
  signal \counter0_carry__1_n_2\ : STD_LOGIC;
  signal \counter0_carry__1_n_3\ : STD_LOGIC;
  signal \counter0_carry__1_n_4\ : STD_LOGIC;
  signal \counter0_carry__1_n_5\ : STD_LOGIC;
  signal \counter0_carry__1_n_6\ : STD_LOGIC;
  signal \counter0_carry__1_n_7\ : STD_LOGIC;
  signal \counter0_carry__2_n_1\ : STD_LOGIC;
  signal \counter0_carry__2_n_2\ : STD_LOGIC;
  signal \counter0_carry__2_n_3\ : STD_LOGIC;
  signal \counter0_carry__2_n_4\ : STD_LOGIC;
  signal \counter0_carry__2_n_5\ : STD_LOGIC;
  signal \counter0_carry__2_n_6\ : STD_LOGIC;
  signal \counter0_carry__2_n_7\ : STD_LOGIC;
  signal counter0_carry_n_0 : STD_LOGIC;
  signal counter0_carry_n_1 : STD_LOGIC;
  signal counter0_carry_n_2 : STD_LOGIC;
  signal counter0_carry_n_3 : STD_LOGIC;
  signal counter0_carry_n_4 : STD_LOGIC;
  signal counter0_carry_n_5 : STD_LOGIC;
  signal counter0_carry_n_6 : STD_LOGIC;
  signal counter0_carry_n_7 : STD_LOGIC;
  signal \counter[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_reg_n_0_[9]\ : STD_LOGIC;
  signal edge_detect : STD_LOGIC;
  signal \edge_detect_i_2__2_n_0\ : STD_LOGIC;
  signal \q_next__2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \q_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal r_1khz : STD_LOGIC;
  signal r_1khz_reg_n_0 : STD_LOGIC;
  signal \NLW_counter0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[0]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \counter[10]_i_1__2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \counter[11]_i_1__2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \counter[12]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \counter[13]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \counter[14]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \counter[15]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \counter[16]_i_3__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \counter[1]_i_1__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \counter[2]_i_1__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \counter[3]_i_1__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \counter[4]_i_1__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \counter[5]_i_1__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \counter[6]_i_1__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \counter[7]_i_1__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \counter[8]_i_1__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \counter[9]_i_1__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \r_1khz_i_1__2\ : label is "soft_lutpair19";
begin
  clear <= \^clear\;
\center_x[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => \center_x_reg[1]\,
      I1 => \center_x[1]_i_4_n_0\,
      I2 => \q_reg_reg_n_0_[0]\,
      I3 => \q_next__2\(0),
      I4 => \q_next__2\(1),
      I5 => \center_x_reg[1]_0\,
      O => center_x
    );
\center_x[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \q_next__2\(4),
      I1 => \q_next__2\(5),
      I2 => \q_next__2\(2),
      I3 => \q_next__2\(3),
      I4 => edge_detect,
      I5 => \q_next__2\(6),
      O => \center_x[1]_i_4_n_0\
    );
counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => counter0_carry_n_0,
      CO(2) => counter0_carry_n_1,
      CO(1) => counter0_carry_n_2,
      CO(0) => counter0_carry_n_3,
      CYINIT => \counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => counter0_carry_n_4,
      O(2) => counter0_carry_n_5,
      O(1) => counter0_carry_n_6,
      O(0) => counter0_carry_n_7,
      S(3) => \counter_reg_n_0_[4]\,
      S(2) => \counter_reg_n_0_[3]\,
      S(1) => \counter_reg_n_0_[2]\,
      S(0) => \counter_reg_n_0_[1]\
    );
\counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => counter0_carry_n_0,
      CO(3) => \counter0_carry__0_n_0\,
      CO(2) => \counter0_carry__0_n_1\,
      CO(1) => \counter0_carry__0_n_2\,
      CO(0) => \counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_carry__0_n_4\,
      O(2) => \counter0_carry__0_n_5\,
      O(1) => \counter0_carry__0_n_6\,
      O(0) => \counter0_carry__0_n_7\,
      S(3) => \counter_reg_n_0_[8]\,
      S(2) => \counter_reg_n_0_[7]\,
      S(1) => \counter_reg_n_0_[6]\,
      S(0) => \counter_reg_n_0_[5]\
    );
\counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__0_n_0\,
      CO(3) => \counter0_carry__1_n_0\,
      CO(2) => \counter0_carry__1_n_1\,
      CO(1) => \counter0_carry__1_n_2\,
      CO(0) => \counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_carry__1_n_4\,
      O(2) => \counter0_carry__1_n_5\,
      O(1) => \counter0_carry__1_n_6\,
      O(0) => \counter0_carry__1_n_7\,
      S(3) => \counter_reg_n_0_[12]\,
      S(2) => \counter_reg_n_0_[11]\,
      S(1) => \counter_reg_n_0_[10]\,
      S(0) => \counter_reg_n_0_[9]\
    );
\counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__1_n_0\,
      CO(3) => \NLW_counter0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \counter0_carry__2_n_1\,
      CO(1) => \counter0_carry__2_n_2\,
      CO(0) => \counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_carry__2_n_4\,
      O(2) => \counter0_carry__2_n_5\,
      O(1) => \counter0_carry__2_n_6\,
      O(0) => \counter0_carry__2_n_7\,
      S(3) => \counter_reg_n_0_[16]\,
      S(2) => \counter_reg_n_0_[15]\,
      S(1) => \counter_reg_n_0_[14]\,
      S(0) => \counter_reg_n_0_[13]\
    );
\counter[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      O => counter(0)
    );
\counter[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => \counter0_carry__1_n_6\,
      O => counter(10)
    );
\counter[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => \counter0_carry__1_n_5\,
      O => counter(11)
    );
\counter[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => \counter0_carry__1_n_4\,
      O => counter(12)
    );
\counter[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => \counter0_carry__2_n_7\,
      O => counter(13)
    );
\counter[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => \counter0_carry__2_n_6\,
      O => counter(14)
    );
\counter[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => \counter0_carry__2_n_5\,
      O => counter(15)
    );
\counter[16]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => \counter0_carry__2_n_4\,
      O => counter(16)
    );
\counter[16]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => \counter[16]_i_3__2_n_0\,
      I5 => \counter[16]_i_4__2_n_0\,
      O => \counter[16]_i_2__2_n_0\
    );
\counter[16]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[15]\,
      I2 => \counter_reg_n_0_[16]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => \counter_reg_n_0_[1]\,
      O => \counter[16]_i_3__2_n_0\
    );
\counter[16]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[10]\,
      I2 => \counter_reg_n_0_[8]\,
      I3 => \counter_reg_n_0_[7]\,
      I4 => \counter[16]_i_5__2_n_0\,
      O => \counter[16]_i_4__2_n_0\
    );
\counter[16]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[11]\,
      I2 => \counter_reg_n_0_[14]\,
      I3 => \counter_reg_n_0_[13]\,
      O => \counter[16]_i_5__2_n_0\
    );
\counter[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => counter0_carry_n_7,
      O => counter(1)
    );
\counter[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => counter0_carry_n_6,
      O => counter(2)
    );
\counter[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => counter0_carry_n_5,
      O => counter(3)
    );
\counter[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => counter0_carry_n_4,
      O => counter(4)
    );
\counter[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => \counter0_carry__0_n_7\,
      O => counter(5)
    );
\counter[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => \counter0_carry__0_n_6\,
      O => counter(6)
    );
\counter[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => \counter0_carry__0_n_5\,
      O => counter(7)
    );
\counter[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => \counter0_carry__0_n_4\,
      O => counter(8)
    );
\counter[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      I1 => \counter0_carry__1_n_7\,
      O => counter(9)
    );
\counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(0),
      Q => \counter_reg_n_0_[0]\
    );
\counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(10),
      Q => \counter_reg_n_0_[10]\
    );
\counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(11),
      Q => \counter_reg_n_0_[11]\
    );
\counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(12),
      Q => \counter_reg_n_0_[12]\
    );
\counter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(13),
      Q => \counter_reg_n_0_[13]\
    );
\counter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(14),
      Q => \counter_reg_n_0_[14]\
    );
\counter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(15),
      Q => \counter_reg_n_0_[15]\
    );
\counter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(16),
      Q => \counter_reg_n_0_[16]\
    );
\counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(1),
      Q => \counter_reg_n_0_[1]\
    );
\counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(2),
      Q => \counter_reg_n_0_[2]\
    );
\counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(3),
      Q => \counter_reg_n_0_[3]\
    );
\counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(4),
      Q => \counter_reg_n_0_[4]\
    );
\counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(5),
      Q => \counter_reg_n_0_[5]\
    );
\counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(6),
      Q => \counter_reg_n_0_[6]\
    );
\counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(7),
      Q => \counter_reg_n_0_[7]\
    );
\counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(8),
      Q => \counter_reg_n_0_[8]\
    );
\counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => counter(9),
      Q => \counter_reg_n_0_[9]\
    );
\edge_detect_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \q_next__2\(0),
      I1 => \q_reg_reg_n_0_[0]\,
      I2 => \edge_detect_i_2__2_n_0\,
      O => btn_debounce
    );
\edge_detect_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \q_next__2\(3),
      I1 => \q_next__2\(4),
      I2 => \q_next__2\(1),
      I3 => \q_next__2\(2),
      I4 => \q_next__2\(6),
      I5 => \q_next__2\(5),
      O => \edge_detect_i_2__2_n_0\
    );
edge_detect_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => btn_debounce,
      Q => edge_detect
    );
\m_axis_tdata[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => \^clear\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => \^clear\,
      D => \q_next__2\(0),
      Q => \q_reg_reg_n_0_[0]\
    );
\q_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => \^clear\,
      D => \q_next__2\(1),
      Q => \q_next__2\(0)
    );
\q_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => \^clear\,
      D => \q_next__2\(2),
      Q => \q_next__2\(1)
    );
\q_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => \^clear\,
      D => \q_next__2\(3),
      Q => \q_next__2\(2)
    );
\q_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => \^clear\,
      D => \q_next__2\(4),
      Q => \q_next__2\(3)
    );
\q_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => \^clear\,
      D => \q_next__2\(5),
      Q => \q_next__2\(4)
    );
\q_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => \^clear\,
      D => \q_next__2\(6),
      Q => \q_next__2\(5)
    );
\q_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz_reg_n_0,
      CE => '1',
      CLR => \^clear\,
      D => btnR,
      Q => \q_next__2\(6)
    );
\r_1khz_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter[16]_i_2__2_n_0\,
      O => r_1khz
    );
r_1khz_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^clear\,
      D => r_1khz,
      Q => r_1khz_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_2 is
  port (
    \q_reg_reg[1]_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \center_y_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \center_y_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    clear : in STD_LOGIC;
    center_y_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    btnU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_2 : entity is "btn_debounce";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_2 is
  signal btn_debounce : STD_LOGIC;
  signal \center_y[1]_i_5_n_0\ : STD_LOGIC;
  signal \center_y[1]_i_6_n_0\ : STD_LOGIC;
  signal \center_y[1]_i_7_n_0\ : STD_LOGIC;
  signal \center_y[1]_i_8_n_0\ : STD_LOGIC;
  signal \center_y[5]_i_2_n_0\ : STD_LOGIC;
  signal \center_y[5]_i_3_n_0\ : STD_LOGIC;
  signal \center_y[5]_i_4_n_0\ : STD_LOGIC;
  signal \center_y[5]_i_5_n_0\ : STD_LOGIC;
  signal \center_y[9]_i_2_n_0\ : STD_LOGIC;
  signal \center_y[9]_i_3_n_0\ : STD_LOGIC;
  signal \center_y[9]_i_4_n_0\ : STD_LOGIC;
  signal \center_y_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \center_y_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \center_y_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \center_y_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \center_y_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \center_y_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \center_y_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \center_y_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \center_y_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \center_y_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \counter0_carry__0_n_0\ : STD_LOGIC;
  signal \counter0_carry__0_n_1\ : STD_LOGIC;
  signal \counter0_carry__0_n_2\ : STD_LOGIC;
  signal \counter0_carry__0_n_3\ : STD_LOGIC;
  signal \counter0_carry__1_n_0\ : STD_LOGIC;
  signal \counter0_carry__1_n_1\ : STD_LOGIC;
  signal \counter0_carry__1_n_2\ : STD_LOGIC;
  signal \counter0_carry__1_n_3\ : STD_LOGIC;
  signal \counter0_carry__2_n_1\ : STD_LOGIC;
  signal \counter0_carry__2_n_2\ : STD_LOGIC;
  signal \counter0_carry__2_n_3\ : STD_LOGIC;
  signal counter0_carry_n_0 : STD_LOGIC;
  signal counter0_carry_n_1 : STD_LOGIC;
  signal counter0_carry_n_2 : STD_LOGIC;
  signal counter0_carry_n_3 : STD_LOGIC;
  signal \counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5_n_0\ : STD_LOGIC;
  signal counter_1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal edge_detect : STD_LOGIC;
  signal edge_detect_i_2_n_0 : STD_LOGIC;
  signal q_next : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q_reg_reg[1]_0\ : STD_LOGIC;
  signal \q_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal r_1khz : STD_LOGIC;
  signal r_1khz_0 : STD_LOGIC;
  signal \NLW_center_y_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_center_y_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \center_y_reg[1]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \center_y_reg[5]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \center_y_reg[9]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \counter[10]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \counter[11]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \counter[12]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \counter[13]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \counter[14]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \counter[15]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \counter[16]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \counter[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \counter[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \counter[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \counter[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \counter[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \counter[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \counter[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \counter[8]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \counter[9]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of r_1khz_i_1 : label is "soft_lutpair28";
begin
  \q_reg_reg[1]_0\ <= \^q_reg_reg[1]_0\;
\center_y[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => edge_detect_i_2_n_0,
      I1 => q_next(0),
      I2 => \q_reg_reg_n_0_[0]\,
      I3 => q_next(2),
      I4 => q_next(1),
      I5 => edge_detect,
      O => \^q_reg_reg[1]_0\
    );
\center_y[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_y_reg(3),
      O => \center_y[1]_i_5_n_0\
    );
\center_y[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_y_reg(2),
      O => \center_y[1]_i_6_n_0\
    );
\center_y[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_y_reg(1),
      O => \center_y[1]_i_7_n_0\
    );
\center_y[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_y_reg(0),
      O => \center_y[1]_i_8_n_0\
    );
\center_y[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_y_reg(7),
      O => \center_y[5]_i_2_n_0\
    );
\center_y[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_y_reg(6),
      O => \center_y[5]_i_3_n_0\
    );
\center_y[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_y_reg(5),
      O => \center_y[5]_i_4_n_0\
    );
\center_y[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_y_reg(4),
      O => \center_y[5]_i_5_n_0\
    );
\center_y[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_y_reg(10),
      O => \center_y[9]_i_2_n_0\
    );
\center_y[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_y_reg(9),
      O => \center_y[9]_i_3_n_0\
    );
\center_y[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q_reg_reg[1]_0\,
      I1 => center_y_reg(8),
      O => \center_y[9]_i_4_n_0\
    );
\center_y_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \center_y_reg[1]_i_2_n_0\,
      CO(2) => \center_y_reg[1]_i_2_n_1\,
      CO(1) => \center_y_reg[1]_i_2_n_2\,
      CO(0) => \center_y_reg[1]_i_2_n_3\,
      CYINIT => \^q_reg_reg[1]_0\,
      DI(3) => center_y_reg(3),
      DI(2) => \^q_reg_reg[1]_0\,
      DI(1 downto 0) => center_y_reg(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \center_y[1]_i_5_n_0\,
      S(2) => \center_y[1]_i_6_n_0\,
      S(1) => \center_y[1]_i_7_n_0\,
      S(0) => \center_y[1]_i_8_n_0\
    );
\center_y_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \center_y_reg[1]_i_2_n_0\,
      CO(3) => \center_y_reg[5]_i_1_n_0\,
      CO(2) => \center_y_reg[5]_i_1_n_1\,
      CO(1) => \center_y_reg[5]_i_1_n_2\,
      CO(0) => \center_y_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => center_y_reg(7 downto 4),
      O(3 downto 0) => \center_y_reg[8]\(3 downto 0),
      S(3) => \center_y[5]_i_2_n_0\,
      S(2) => \center_y[5]_i_3_n_0\,
      S(1) => \center_y[5]_i_4_n_0\,
      S(0) => \center_y[5]_i_5_n_0\
    );
\center_y_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \center_y_reg[5]_i_1_n_0\,
      CO(3 downto 2) => \NLW_center_y_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \center_y_reg[9]_i_1_n_2\,
      CO(0) => \center_y_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => center_y_reg(9 downto 8),
      O(3) => \NLW_center_y_reg[9]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \center_y_reg[10]\(2 downto 0),
      S(3) => '0',
      S(2) => \center_y[9]_i_2_n_0\,
      S(1) => \center_y[9]_i_3_n_0\,
      S(0) => \center_y[9]_i_4_n_0\
    );
counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => counter0_carry_n_0,
      CO(2) => counter0_carry_n_1,
      CO(1) => counter0_carry_n_2,
      CO(0) => counter0_carry_n_3,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => counter(4 downto 1)
    );
\counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => counter0_carry_n_0,
      CO(3) => \counter0_carry__0_n_0\,
      CO(2) => \counter0_carry__0_n_1\,
      CO(1) => \counter0_carry__0_n_2\,
      CO(0) => \counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => counter(8 downto 5)
    );
\counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__0_n_0\,
      CO(3) => \counter0_carry__1_n_0\,
      CO(2) => \counter0_carry__1_n_1\,
      CO(1) => \counter0_carry__1_n_2\,
      CO(0) => \counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => counter(12 downto 9)
    );
\counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__1_n_0\,
      CO(3) => \NLW_counter0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \counter0_carry__2_n_1\,
      CO(1) => \counter0_carry__2_n_2\,
      CO(0) => \counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => counter(16 downto 13)
    );
\counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter(0),
      O => counter_1(0)
    );
\counter[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(10),
      O => counter_1(10)
    );
\counter[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(11),
      O => counter_1(11)
    );
\counter[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(12),
      O => counter_1(12)
    );
\counter[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(13),
      O => counter_1(13)
    );
\counter[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(14),
      O => counter_1(14)
    );
\counter[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(15),
      O => counter_1(15)
    );
\counter[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(16),
      O => counter_1(16)
    );
\counter[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => counter(4),
      I1 => counter(3),
      I2 => counter(6),
      I3 => counter(5),
      I4 => \counter[16]_i_3_n_0\,
      I5 => \counter[16]_i_4_n_0\,
      O => \counter[16]_i_2_n_0\
    );
\counter[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(15),
      I2 => counter(16),
      I3 => counter(2),
      I4 => counter(1),
      O => \counter[16]_i_3_n_0\
    );
\counter[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(8),
      I3 => counter(7),
      I4 => \counter[16]_i_5_n_0\,
      O => \counter[16]_i_4_n_0\
    );
\counter[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter(12),
      I1 => counter(11),
      I2 => counter(14),
      I3 => counter(13),
      O => \counter[16]_i_5_n_0\
    );
\counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(1),
      O => counter_1(1)
    );
\counter[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(2),
      O => counter_1(2)
    );
\counter[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(3),
      O => counter_1(3)
    );
\counter[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(4),
      O => counter_1(4)
    );
\counter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(5),
      O => counter_1(5)
    );
\counter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(6),
      O => counter_1(6)
    );
\counter[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(7),
      O => counter_1(7)
    );
\counter[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(8),
      O => counter_1(8)
    );
\counter[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      I1 => data0(9),
      O => counter_1(9)
    );
\counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(0),
      Q => counter(0)
    );
\counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(10),
      Q => counter(10)
    );
\counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(11),
      Q => counter(11)
    );
\counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(12),
      Q => counter(12)
    );
\counter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(13),
      Q => counter(13)
    );
\counter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(14),
      Q => counter(14)
    );
\counter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(15),
      Q => counter(15)
    );
\counter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(16),
      Q => counter(16)
    );
\counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(1),
      Q => counter(1)
    );
\counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(2),
      Q => counter(2)
    );
\counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(3),
      Q => counter(3)
    );
\counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(4),
      Q => counter(4)
    );
\counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(5),
      Q => counter(5)
    );
\counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(6),
      Q => counter(6)
    );
\counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(7),
      Q => counter(7)
    );
\counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(8),
      Q => counter(8)
    );
\counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => counter_1(9),
      Q => counter(9)
    );
edge_detect_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => edge_detect_i_2_n_0,
      I1 => q_next(0),
      I2 => \q_reg_reg_n_0_[0]\,
      I3 => q_next(2),
      I4 => q_next(1),
      O => btn_debounce
    );
edge_detect_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => q_next(4),
      I1 => q_next(3),
      I2 => q_next(6),
      I3 => q_next(5),
      O => edge_detect_i_2_n_0
    );
edge_detect_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => btn_debounce,
      Q => edge_detect
    );
\q_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz,
      CE => '1',
      CLR => clear,
      D => q_next(0),
      Q => \q_reg_reg_n_0_[0]\
    );
\q_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz,
      CE => '1',
      CLR => clear,
      D => q_next(1),
      Q => q_next(0)
    );
\q_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz,
      CE => '1',
      CLR => clear,
      D => q_next(2),
      Q => q_next(1)
    );
\q_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz,
      CE => '1',
      CLR => clear,
      D => q_next(3),
      Q => q_next(2)
    );
\q_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz,
      CE => '1',
      CLR => clear,
      D => q_next(4),
      Q => q_next(3)
    );
\q_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz,
      CE => '1',
      CLR => clear,
      D => q_next(5),
      Q => q_next(4)
    );
\q_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz,
      CE => '1',
      CLR => clear,
      D => q_next(6),
      Q => q_next(5)
    );
\q_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => r_1khz,
      CE => '1',
      CLR => clear,
      D => btnU,
      Q => q_next(6)
    );
r_1khz_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter[16]_i_2_n_0\,
      O => r_1khz_0
    );
r_1khz_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => clear,
      D => r_1khz_0,
      Q => r_1khz
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zoom is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    aclk : in STD_LOGIC;
    btnU : in STD_LOGIC;
    btnD : in STD_LOGIC;
    btnL : in STD_LOGIC;
    btnR : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_tready : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tuser : in STD_LOGIC;
    sw_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zoom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zoom is
  signal C : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal U_btnL_n_0 : STD_LOGIC;
  signal U_btnL_n_1 : STD_LOGIC;
  signal U_btnL_n_10 : STD_LOGIC;
  signal U_btnL_n_11 : STD_LOGIC;
  signal U_btnL_n_2 : STD_LOGIC;
  signal U_btnL_n_3 : STD_LOGIC;
  signal U_btnL_n_4 : STD_LOGIC;
  signal U_btnL_n_5 : STD_LOGIC;
  signal U_btnL_n_6 : STD_LOGIC;
  signal U_btnL_n_7 : STD_LOGIC;
  signal U_btnL_n_8 : STD_LOGIC;
  signal U_btnL_n_9 : STD_LOGIC;
  signal U_btnU_n_0 : STD_LOGIC;
  signal U_btnU_n_1 : STD_LOGIC;
  signal U_btnU_n_10 : STD_LOGIC;
  signal U_btnU_n_11 : STD_LOGIC;
  signal U_btnU_n_2 : STD_LOGIC;
  signal U_btnU_n_3 : STD_LOGIC;
  signal U_btnU_n_4 : STD_LOGIC;
  signal U_btnU_n_5 : STD_LOGIC;
  signal U_btnU_n_6 : STD_LOGIC;
  signal U_btnU_n_7 : STD_LOGIC;
  signal U_btnU_n_8 : STD_LOGIC;
  signal U_btnU_n_9 : STD_LOGIC;
  signal \__18_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \__18_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \__18_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \__18_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \__18_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \__18_carry__0_n_0\ : STD_LOGIC;
  signal \__18_carry__0_n_1\ : STD_LOGIC;
  signal \__18_carry__0_n_2\ : STD_LOGIC;
  signal \__18_carry__0_n_3\ : STD_LOGIC;
  signal \__18_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \__18_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \__18_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \__18_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \__18_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \__18_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \__18_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \__18_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \__18_carry__1_n_0\ : STD_LOGIC;
  signal \__18_carry__1_n_1\ : STD_LOGIC;
  signal \__18_carry__1_n_2\ : STD_LOGIC;
  signal \__18_carry__1_n_3\ : STD_LOGIC;
  signal \__18_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \__18_carry__2_n_3\ : STD_LOGIC;
  signal \__18_carry_i_1_n_0\ : STD_LOGIC;
  signal \__18_carry_i_2_n_0\ : STD_LOGIC;
  signal \__18_carry_i_3_n_0\ : STD_LOGIC;
  signal \__18_carry_i_4_n_0\ : STD_LOGIC;
  signal \__18_carry_n_0\ : STD_LOGIC;
  signal \__18_carry_n_1\ : STD_LOGIC;
  signal \__18_carry_n_2\ : STD_LOGIC;
  signal \__18_carry_n_3\ : STD_LOGIC;
  signal \_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry_i_1_n_0\ : STD_LOGIC;
  signal \_carry_i_2_n_0\ : STD_LOGIC;
  signal \_carry_i_3_n_0\ : STD_LOGIC;
  signal \_carry_i_4_n_0\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \_carry_n_7\ : STD_LOGIC;
  signal center_x : STD_LOGIC;
  signal \center_x[1]_i_5_n_0\ : STD_LOGIC;
  signal center_x_reg : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal center_y : STD_LOGIC;
  signal center_y_reg : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal clear : STD_LOGIC;
  signal \in_left_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \in_left_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \in_left_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \in_left_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \in_left_carry__0_n_1\ : STD_LOGIC;
  signal \in_left_carry__0_n_2\ : STD_LOGIC;
  signal \in_left_carry__0_n_3\ : STD_LOGIC;
  signal \in_left_carry__0_n_4\ : STD_LOGIC;
  signal \in_left_carry__0_n_5\ : STD_LOGIC;
  signal \in_left_carry__0_n_6\ : STD_LOGIC;
  signal \in_left_carry__0_n_7\ : STD_LOGIC;
  signal in_left_carry_i_1_n_0 : STD_LOGIC;
  signal in_left_carry_i_2_n_0 : STD_LOGIC;
  signal in_left_carry_i_3_n_0 : STD_LOGIC;
  signal in_left_carry_n_0 : STD_LOGIC;
  signal in_left_carry_n_1 : STD_LOGIC;
  signal in_left_carry_n_2 : STD_LOGIC;
  signal in_left_carry_n_3 : STD_LOGIC;
  signal in_left_carry_n_4 : STD_LOGIC;
  signal in_left_carry_n_5 : STD_LOGIC;
  signal in_left_carry_n_6 : STD_LOGIC;
  signal in_left_carry_n_7 : STD_LOGIC;
  signal in_output_box : STD_LOGIC;
  signal in_output_box0 : STD_LOGIC;
  signal \in_output_box0_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \in_output_box0_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \in_output_box0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \in_output_box0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \in_output_box0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \in_output_box0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \in_output_box0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \in_output_box0_carry__0_n_2\ : STD_LOGIC;
  signal \in_output_box0_carry__0_n_3\ : STD_LOGIC;
  signal in_output_box0_carry_i_1_n_0 : STD_LOGIC;
  signal in_output_box0_carry_i_2_n_0 : STD_LOGIC;
  signal in_output_box0_carry_i_3_n_0 : STD_LOGIC;
  signal in_output_box0_carry_i_4_n_0 : STD_LOGIC;
  signal in_output_box0_carry_i_5_n_0 : STD_LOGIC;
  signal in_output_box0_carry_i_6_n_0 : STD_LOGIC;
  signal in_output_box0_carry_i_7_n_0 : STD_LOGIC;
  signal in_output_box0_carry_i_8_n_0 : STD_LOGIC;
  signal in_output_box0_carry_n_0 : STD_LOGIC;
  signal in_output_box0_carry_n_1 : STD_LOGIC;
  signal in_output_box0_carry_n_2 : STD_LOGIC;
  signal in_output_box0_carry_n_3 : STD_LOGIC;
  signal in_output_box1 : STD_LOGIC;
  signal \in_output_box1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \in_output_box1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \in_output_box1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \in_output_box1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \in_output_box1_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \in_output_box1_carry__0_i_5_n_6\ : STD_LOGIC;
  signal \in_output_box1_carry__0_i_5_n_7\ : STD_LOGIC;
  signal \in_output_box1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \in_output_box1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \in_output_box1_carry__0_n_3\ : STD_LOGIC;
  signal in_output_box1_carry_i_1_n_0 : STD_LOGIC;
  signal in_output_box1_carry_i_2_n_0 : STD_LOGIC;
  signal in_output_box1_carry_i_3_n_0 : STD_LOGIC;
  signal in_output_box1_carry_i_4_n_0 : STD_LOGIC;
  signal in_output_box1_carry_i_5_n_0 : STD_LOGIC;
  signal in_output_box1_carry_i_6_n_0 : STD_LOGIC;
  signal in_output_box1_carry_i_7_n_0 : STD_LOGIC;
  signal in_output_box1_carry_i_8_n_0 : STD_LOGIC;
  signal in_output_box1_carry_n_0 : STD_LOGIC;
  signal in_output_box1_carry_n_1 : STD_LOGIC;
  signal in_output_box1_carry_n_2 : STD_LOGIC;
  signal in_output_box1_carry_n_3 : STD_LOGIC;
  signal in_output_box2 : STD_LOGIC;
  signal in_output_box20_in : STD_LOGIC;
  signal \in_output_box2__6_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \in_output_box2__6_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \in_output_box2__6_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \in_output_box2__6_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \in_output_box2__6_carry__0_n_3\ : STD_LOGIC;
  signal \in_output_box2__6_carry_i_1_n_0\ : STD_LOGIC;
  signal \in_output_box2__6_carry_i_2_n_0\ : STD_LOGIC;
  signal \in_output_box2__6_carry_i_3_n_0\ : STD_LOGIC;
  signal \in_output_box2__6_carry_i_4_n_0\ : STD_LOGIC;
  signal \in_output_box2__6_carry_i_5_n_0\ : STD_LOGIC;
  signal \in_output_box2__6_carry_i_6_n_0\ : STD_LOGIC;
  signal \in_output_box2__6_carry_i_7_n_0\ : STD_LOGIC;
  signal \in_output_box2__6_carry_i_8_n_0\ : STD_LOGIC;
  signal \in_output_box2__6_carry_n_0\ : STD_LOGIC;
  signal \in_output_box2__6_carry_n_1\ : STD_LOGIC;
  signal \in_output_box2__6_carry_n_2\ : STD_LOGIC;
  signal \in_output_box2__6_carry_n_3\ : STD_LOGIC;
  signal \in_output_box2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \in_output_box2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \in_output_box2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \in_output_box2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \in_output_box2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \in_output_box2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \in_output_box2_carry__0_i_7_n_6\ : STD_LOGIC;
  signal \in_output_box2_carry__0_i_7_n_7\ : STD_LOGIC;
  signal \in_output_box2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \in_output_box2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \in_output_box2_carry__0_n_2\ : STD_LOGIC;
  signal \in_output_box2_carry__0_n_3\ : STD_LOGIC;
  signal in_output_box2_carry_i_1_n_0 : STD_LOGIC;
  signal in_output_box2_carry_i_2_n_0 : STD_LOGIC;
  signal in_output_box2_carry_i_3_n_0 : STD_LOGIC;
  signal in_output_box2_carry_i_4_n_0 : STD_LOGIC;
  signal in_output_box2_carry_i_5_n_0 : STD_LOGIC;
  signal in_output_box2_carry_i_6_n_0 : STD_LOGIC;
  signal in_output_box2_carry_i_7_n_0 : STD_LOGIC;
  signal in_output_box2_carry_i_8_n_0 : STD_LOGIC;
  signal in_output_box2_carry_n_0 : STD_LOGIC;
  signal in_output_box2_carry_n_1 : STD_LOGIC;
  signal in_output_box2_carry_n_2 : STD_LOGIC;
  signal in_output_box2_carry_n_3 : STD_LOGIC;
  signal \in_top_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \in_top_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \in_top_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \in_top_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \in_top_carry__0_n_1\ : STD_LOGIC;
  signal \in_top_carry__0_n_2\ : STD_LOGIC;
  signal \in_top_carry__0_n_3\ : STD_LOGIC;
  signal \in_top_carry__0_n_4\ : STD_LOGIC;
  signal \in_top_carry__0_n_5\ : STD_LOGIC;
  signal \in_top_carry__0_n_6\ : STD_LOGIC;
  signal \in_top_carry__0_n_7\ : STD_LOGIC;
  signal in_top_carry_i_1_n_0 : STD_LOGIC;
  signal in_top_carry_i_2_n_0 : STD_LOGIC;
  signal in_top_carry_i_3_n_0 : STD_LOGIC;
  signal in_top_carry_n_0 : STD_LOGIC;
  signal in_top_carry_n_1 : STD_LOGIC;
  signal in_top_carry_n_2 : STD_LOGIC;
  signal in_top_carry_n_3 : STD_LOGIC;
  signal in_top_carry_n_4 : STD_LOGIC;
  signal in_top_carry_n_5 : STD_LOGIC;
  signal in_top_carry_n_6 : STD_LOGIC;
  signal in_top_carry_n_7 : STD_LOGIC;
  signal is_border0 : STD_LOGIC;
  signal \is_border0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \is_border0_carry__0_n_0\ : STD_LOGIC;
  signal \is_border0_carry__0_n_1\ : STD_LOGIC;
  signal \is_border0_carry__0_n_2\ : STD_LOGIC;
  signal \is_border0_carry__0_n_3\ : STD_LOGIC;
  signal \is_border0_carry__1_n_2\ : STD_LOGIC;
  signal \is_border0_carry__1_n_3\ : STD_LOGIC;
  signal is_border0_carry_i_1_n_0 : STD_LOGIC;
  signal is_border0_carry_i_2_n_0 : STD_LOGIC;
  signal is_border0_carry_i_3_n_0 : STD_LOGIC;
  signal is_border0_carry_i_4_n_0 : STD_LOGIC;
  signal is_border0_carry_n_0 : STD_LOGIC;
  signal is_border0_carry_n_1 : STD_LOGIC;
  signal is_border0_carry_n_2 : STD_LOGIC;
  signal is_border0_carry_n_3 : STD_LOGIC;
  signal is_border1 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \is_border1__3_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_1_n_6\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_2_n_1\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_2_n_6\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__0_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__0_n_1\ : STD_LOGIC;
  signal \is_border1__3_carry__0_n_2\ : STD_LOGIC;
  signal \is_border1__3_carry__0_n_3\ : STD_LOGIC;
  signal \is_border1__3_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__1_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry__1_n_2\ : STD_LOGIC;
  signal \is_border1__3_carry__1_n_3\ : STD_LOGIC;
  signal \is_border1__3_carry_i_1_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry_i_2_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry_i_3_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry_i_4_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry_n_0\ : STD_LOGIC;
  signal \is_border1__3_carry_n_1\ : STD_LOGIC;
  signal \is_border1__3_carry_n_2\ : STD_LOGIC;
  signal \is_border1__3_carry_n_3\ : STD_LOGIC;
  signal is_border1_carry_i_1_n_0 : STD_LOGIC;
  signal is_border1_carry_i_2_n_0 : STD_LOGIC;
  signal is_border1_carry_i_3_n_0 : STD_LOGIC;
  signal is_border1_carry_i_4_n_0 : STD_LOGIC;
  signal is_border1_carry_n_0 : STD_LOGIC;
  signal is_border1_carry_n_1 : STD_LOGIC;
  signal is_border1_carry_n_2 : STD_LOGIC;
  signal is_border1_carry_n_3 : STD_LOGIC;
  signal is_border2 : STD_LOGIC;
  signal \is_border2__10_carry_i_1_n_0\ : STD_LOGIC;
  signal \is_border2__10_carry_i_2_n_0\ : STD_LOGIC;
  signal \is_border2__10_carry_i_3_n_0\ : STD_LOGIC;
  signal \is_border2__10_carry_i_4_n_0\ : STD_LOGIC;
  signal \is_border2__10_carry_n_1\ : STD_LOGIC;
  signal \is_border2__10_carry_n_2\ : STD_LOGIC;
  signal \is_border2__10_carry_n_3\ : STD_LOGIC;
  signal \is_border2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \is_border2_carry__0_n_0\ : STD_LOGIC;
  signal \is_border2_carry__0_n_1\ : STD_LOGIC;
  signal \is_border2_carry__0_n_2\ : STD_LOGIC;
  signal \is_border2_carry__0_n_3\ : STD_LOGIC;
  signal \is_border2_carry__1_n_1\ : STD_LOGIC;
  signal \is_border2_carry__1_n_2\ : STD_LOGIC;
  signal \is_border2_carry__1_n_3\ : STD_LOGIC;
  signal is_border2_carry_i_1_n_0 : STD_LOGIC;
  signal is_border2_carry_i_2_n_0 : STD_LOGIC;
  signal is_border2_carry_i_3_n_0 : STD_LOGIC;
  signal is_border2_carry_i_4_n_0 : STD_LOGIC;
  signal is_border2_carry_n_0 : STD_LOGIC;
  signal is_border2_carry_n_1 : STD_LOGIC;
  signal is_border2_carry_n_2 : STD_LOGIC;
  signal is_border2_carry_n_3 : STD_LOGIC;
  signal is_border3 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \is_border3_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \is_border3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \is_border3_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \is_border3_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \is_border3_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \is_border3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \is_border3_carry__0_i_2_n_1\ : STD_LOGIC;
  signal \is_border3_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \is_border3_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \is_border3_carry__0_i_2_n_4\ : STD_LOGIC;
  signal \is_border3_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \is_border3_carry__0_i_2_n_6\ : STD_LOGIC;
  signal \is_border3_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \is_border3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \is_border3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \is_border3_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \is_border3_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \is_border3_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \is_border3_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \is_border3_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \is_border3_carry__0_n_0\ : STD_LOGIC;
  signal \is_border3_carry__0_n_1\ : STD_LOGIC;
  signal \is_border3_carry__0_n_2\ : STD_LOGIC;
  signal \is_border3_carry__0_n_3\ : STD_LOGIC;
  signal \is_border3_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \is_border3_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \is_border3_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \is_border3_carry__1_n_0\ : STD_LOGIC;
  signal \is_border3_carry__1_n_2\ : STD_LOGIC;
  signal \is_border3_carry__1_n_3\ : STD_LOGIC;
  signal is_border3_carry_i_1_n_0 : STD_LOGIC;
  signal is_border3_carry_i_2_n_0 : STD_LOGIC;
  signal is_border3_carry_i_3_n_0 : STD_LOGIC;
  signal is_border3_carry_i_4_n_0 : STD_LOGIC;
  signal is_border3_carry_n_0 : STD_LOGIC;
  signal is_border3_carry_n_1 : STD_LOGIC;
  signal is_border3_carry_n_2 : STD_LOGIC;
  signal is_border3_carry_n_3 : STD_LOGIC;
  signal m_axis_tdata2 : STD_LOGIC;
  signal \m_axis_tdata[0]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[16]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[16]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[16]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[18]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[18]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[18]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[18]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[19]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[19]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[20]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[20]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[20]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[20]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[21]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[21]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[22]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[22]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[22]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[22]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[23]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[23]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[23]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \^m_axis_tlast\ : STD_LOGIC;
  signal m_axis_tlast_i_1_n_0 : STD_LOGIC;
  signal \^m_axis_tuser\ : STD_LOGIC;
  signal m_axis_tuser_i_1_n_0 : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 12 downto 7 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal p_2_in : STD_LOGIC;
  signal \p_2_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_2_in_carry__0_n_3\ : STD_LOGIC;
  signal p_2_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_2_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_2_in_carry_i_3_n_0 : STD_LOGIC;
  signal p_2_in_carry_i_4_n_0 : STD_LOGIC;
  signal p_2_in_carry_i_5_n_0 : STD_LOGIC;
  signal p_2_in_carry_i_6_n_0 : STD_LOGIC;
  signal p_2_in_carry_i_7_n_0 : STD_LOGIC;
  signal p_2_in_carry_i_8_n_0 : STD_LOGIC;
  signal p_2_in_carry_n_0 : STD_LOGIC;
  signal p_2_in_carry_n_1 : STD_LOGIC;
  signal p_2_in_carry_n_2 : STD_LOGIC;
  signal p_2_in_carry_n_3 : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal \p_4_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_4_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_4_in_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_4_in_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_4_in_carry__0_n_3\ : STD_LOGIC;
  signal p_4_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_4_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_4_in_carry_i_3_n_0 : STD_LOGIC;
  signal p_4_in_carry_i_4_n_0 : STD_LOGIC;
  signal p_4_in_carry_i_5_n_0 : STD_LOGIC;
  signal p_4_in_carry_i_6_n_0 : STD_LOGIC;
  signal p_4_in_carry_i_7_n_0 : STD_LOGIC;
  signal p_4_in_carry_i_8_n_0 : STD_LOGIC;
  signal p_4_in_carry_n_0 : STD_LOGIC;
  signal p_4_in_carry_n_1 : STD_LOGIC;
  signal p_4_in_carry_n_2 : STD_LOGIC;
  signal p_4_in_carry_n_3 : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_10_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_12_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_13_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_15_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_16_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_18_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_19_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_2_n_3 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_2_n_6 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_2_n_7 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_3_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_3_n_1 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_3_n_2 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_3_n_3 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_3_n_4 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_3_n_5 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_3_n_6 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_4_n_3 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_6_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_7_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_7_n_1 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_7_n_2 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_7_n_3 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_i_9_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_0_63_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_0_63_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1024_1087_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1088_1151_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1152_1215_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1216_1279_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1280_1343_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_128_191_0_2_i_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_128_191_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_128_191_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_128_191_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_128_191_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_128_191_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_128_191_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_128_191_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_128_191_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_128_191_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_128_191_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_128_191_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_0_2_i_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1344_1407_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1408_1471_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1472_1535_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1536_1599_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1600_1663_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1664_1727_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1728_1791_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1792_1855_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1856_1919_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1920_1983_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_192_255_0_2_i_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_192_255_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_192_255_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_192_255_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_192_255_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_192_255_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_192_255_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_192_255_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_192_255_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_192_255_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_192_255_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_192_255_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_1984_2047_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2048_2111_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2112_2175_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2176_2239_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_0_2_i_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2240_2303_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2304_2367_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2368_2431_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2432_2495_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2496_2559_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2560_2623_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_256_319_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_256_319_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_256_319_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_256_319_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_256_319_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_256_319_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_256_319_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_256_319_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_256_319_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_256_319_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_256_319_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_256_319_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_256_319_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_256_319_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_256_319_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_256_319_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_256_319_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_256_319_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_256_319_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2624_2687_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2688_2751_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2752_2815_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2816_2879_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2880_2943_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_2944_3007_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3008_3071_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3072_3135_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3136_3199_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3200_3263_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_320_383_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_320_383_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_320_383_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_320_383_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_320_383_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_320_383_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_320_383_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_320_383_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_320_383_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_320_383_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_320_383_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_320_383_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_320_383_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_320_383_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_320_383_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_320_383_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_320_383_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_320_383_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_320_383_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_320_383_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_320_383_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_320_383_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3264_3327_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3328_3391_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_0_2_i_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3392_3455_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3456_3519_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3520_3583_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3584_3647_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3648_3711_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3712_3775_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3776_3839_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3840_3903_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_384_447_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_384_447_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_384_447_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_384_447_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_384_447_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_384_447_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_384_447_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_384_447_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_384_447_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_384_447_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_384_447_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_384_447_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_384_447_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_384_447_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_384_447_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_384_447_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_384_447_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_384_447_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_384_447_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3904_3967_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_3968_4031_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_4032_4095_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_448_511_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_448_511_0_2_i_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_448_511_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_448_511_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_448_511_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_448_511_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_448_511_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_448_511_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_448_511_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_448_511_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_448_511_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_448_511_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_448_511_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_448_511_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_448_511_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_448_511_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_448_511_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_448_511_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_448_511_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_448_511_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_512_575_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_512_575_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_512_575_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_512_575_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_512_575_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_512_575_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_512_575_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_512_575_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_512_575_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_512_575_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_512_575_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_512_575_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_512_575_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_512_575_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_512_575_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_512_575_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_512_575_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_512_575_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_512_575_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_576_639_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_576_639_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_576_639_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_576_639_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_576_639_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_576_639_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_576_639_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_576_639_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_576_639_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_576_639_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_576_639_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_576_639_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_576_639_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_576_639_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_576_639_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_576_639_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_576_639_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_576_639_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_576_639_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_640_703_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_640_703_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_640_703_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_640_703_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_640_703_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_640_703_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_640_703_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_640_703_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_640_703_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_640_703_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_640_703_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_640_703_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_640_703_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_640_703_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_640_703_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_640_703_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_640_703_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_640_703_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_640_703_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_640_703_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_640_703_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_640_703_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_64_127_0_2_i_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_64_127_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_64_127_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_64_127_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_704_767_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_704_767_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_704_767_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_704_767_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_704_767_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_704_767_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_704_767_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_704_767_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_704_767_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_704_767_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_704_767_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_704_767_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_704_767_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_704_767_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_704_767_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_704_767_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_704_767_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_704_767_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_704_767_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_768_831_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_768_831_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_768_831_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_768_831_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_768_831_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_768_831_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_768_831_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_768_831_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_768_831_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_768_831_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_768_831_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_768_831_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_768_831_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_768_831_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_768_831_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_768_831_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_768_831_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_768_831_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_768_831_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_768_831_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_768_831_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_768_831_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_768_831_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_768_831_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_768_831_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_832_895_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_832_895_0_2_i_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_832_895_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_832_895_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_832_895_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_832_895_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_832_895_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_832_895_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_832_895_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_832_895_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_832_895_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_832_895_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_832_895_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_832_895_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_832_895_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_832_895_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_832_895_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_832_895_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_832_895_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_832_895_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_832_895_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_832_895_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_832_895_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_832_895_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_832_895_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_832_895_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_896_959_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_896_959_0_2_i_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_896_959_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_896_959_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_896_959_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_896_959_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_896_959_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_896_959_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_896_959_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_896_959_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_896_959_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_896_959_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_896_959_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_896_959_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_896_959_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_896_959_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_896_959_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_896_959_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_896_959_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_896_959_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_896_959_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_896_959_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_896_959_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_896_959_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_896_959_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_896_959_9_11_n_2 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_0_2_i_1_n_0 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_0_2_n_0 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_0_2_n_1 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_0_2_n_2 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_12_14_n_0 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_12_14_n_1 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_12_14_n_2 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_15_17_n_0 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_15_17_n_1 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_15_17_n_2 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_18_20_n_0 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_18_20_n_1 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_18_20_n_2 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_21_23_n_0 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_21_23_n_1 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_21_23_n_2 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_3_5_n_0 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_3_5_n_1 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_3_5_n_2 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_6_8_n_0 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_6_8_n_1 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_6_8_n_2 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_9_11_n_0 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_9_11_n_1 : STD_LOGIC;
  signal pixel_mem_reg_960_1023_9_11_n_2 : STD_LOGIC;
  signal \rel_out_x_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rel_out_x_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rel_out_x_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rel_out_x_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rel_out_x_carry__0_n_1\ : STD_LOGIC;
  signal \rel_out_x_carry__0_n_2\ : STD_LOGIC;
  signal \rel_out_x_carry__0_n_3\ : STD_LOGIC;
  signal rel_out_x_carry_i_1_n_0 : STD_LOGIC;
  signal rel_out_x_carry_i_2_n_0 : STD_LOGIC;
  signal rel_out_x_carry_i_3_n_0 : STD_LOGIC;
  signal rel_out_x_carry_i_4_n_0 : STD_LOGIC;
  signal rel_out_x_carry_n_0 : STD_LOGIC;
  signal rel_out_x_carry_n_1 : STD_LOGIC;
  signal rel_out_x_carry_n_2 : STD_LOGIC;
  signal rel_out_x_carry_n_3 : STD_LOGIC;
  signal rel_out_y1_out : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rel_out_y_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rel_out_y_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rel_out_y_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rel_out_y_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rel_out_y_carry__0_n_1\ : STD_LOGIC;
  signal \rel_out_y_carry__0_n_2\ : STD_LOGIC;
  signal \rel_out_y_carry__0_n_3\ : STD_LOGIC;
  signal rel_out_y_carry_i_1_n_0 : STD_LOGIC;
  signal rel_out_y_carry_i_2_n_0 : STD_LOGIC;
  signal rel_out_y_carry_i_3_n_0 : STD_LOGIC;
  signal rel_out_y_carry_i_4_n_0 : STD_LOGIC;
  signal rel_out_y_carry_n_0 : STD_LOGIC;
  signal rel_out_y_carry_n_1 : STD_LOGIC;
  signal rel_out_y_carry_n_2 : STD_LOGIC;
  signal rel_out_y_carry_n_3 : STD_LOGIC;
  signal tuser_d : STD_LOGIC;
  signal tuser_d_i_1_n_0 : STD_LOGIC;
  signal \x_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \x_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal x_cnt_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \x_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \x_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \x_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \x_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \x_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \x_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \x_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \x_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \x_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \x_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \x_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \x_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \x_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \x_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \x_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \x_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \x_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \x_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \y_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \y_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal y_cnt_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \y_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \y_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \y_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \y_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \y_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \y_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \y_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \y_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \y_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \y_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \y_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \y_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \y_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \y_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \y_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \y_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \y_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \y_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \y_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW___18_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW___18_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW___18_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW___18_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW___18_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_in_left_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_in_output_box0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_in_output_box0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_in_output_box0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_in_output_box0_carry__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_in_output_box0_carry__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_in_output_box1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_in_output_box1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_in_output_box1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_in_output_box1_carry__0_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_in_output_box1_carry__0_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_in_output_box2__6_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_in_output_box2__6_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_in_output_box2__6_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_in_output_box2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_in_output_box2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_in_output_box2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_in_output_box2_carry__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_in_output_box2_carry__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_in_output_box2_carry__0_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_in_output_box2_carry__0_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_in_top_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_is_border0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_is_border0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_is_border0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_is_border0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_is_border1__3_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_is_border1__3_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_is_border1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_is_border2__10_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_is_border2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_is_border2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_is_border2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_is_border2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_is_border3_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_is_border3_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_2_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_2_in_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_2_in_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_4_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_4_in_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_4_in_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pixel_mem_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_0_63_0_2_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pixel_mem_reg_0_63_0_2_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_pixel_mem_reg_0_63_0_2_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_pixel_mem_reg_0_63_0_2_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pixel_mem_reg_0_63_0_2_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_pixel_mem_reg_0_63_0_2_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_pixel_mem_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1024_1087_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1024_1087_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1024_1087_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1024_1087_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1024_1087_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1024_1087_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1024_1087_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1088_1151_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1088_1151_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1088_1151_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1088_1151_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1088_1151_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1088_1151_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1088_1151_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1152_1215_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1152_1215_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1152_1215_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1152_1215_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1152_1215_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1152_1215_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1152_1215_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1216_1279_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1216_1279_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1216_1279_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1216_1279_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1216_1279_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1216_1279_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1216_1279_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1280_1343_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1280_1343_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1280_1343_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1280_1343_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1280_1343_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1280_1343_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1280_1343_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_128_191_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_128_191_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_128_191_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1344_1407_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1344_1407_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1344_1407_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1344_1407_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1344_1407_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1344_1407_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1344_1407_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1408_1471_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1408_1471_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1408_1471_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1408_1471_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1408_1471_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1408_1471_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1408_1471_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1472_1535_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1472_1535_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1472_1535_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1472_1535_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1472_1535_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1472_1535_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1472_1535_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1536_1599_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1536_1599_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1536_1599_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1536_1599_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1536_1599_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1536_1599_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1536_1599_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1600_1663_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1600_1663_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1600_1663_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1600_1663_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1600_1663_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1600_1663_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1600_1663_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1664_1727_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1664_1727_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1664_1727_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1664_1727_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1664_1727_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1664_1727_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1664_1727_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1728_1791_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1728_1791_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1728_1791_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1728_1791_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1728_1791_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1728_1791_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1728_1791_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1792_1855_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1792_1855_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1792_1855_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1792_1855_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1792_1855_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1792_1855_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1792_1855_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1856_1919_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1856_1919_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1856_1919_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1856_1919_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1856_1919_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1856_1919_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1856_1919_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1920_1983_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1920_1983_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1920_1983_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1920_1983_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1920_1983_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1920_1983_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1920_1983_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_192_255_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_192_255_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_192_255_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1984_2047_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1984_2047_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1984_2047_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1984_2047_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1984_2047_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1984_2047_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_1984_2047_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2048_2111_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2048_2111_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2048_2111_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2048_2111_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2048_2111_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2048_2111_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2048_2111_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2048_2111_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2112_2175_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2112_2175_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2112_2175_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2112_2175_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2112_2175_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2112_2175_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2112_2175_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2112_2175_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2176_2239_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2176_2239_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2176_2239_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2176_2239_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2176_2239_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2176_2239_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2176_2239_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2176_2239_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2240_2303_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2240_2303_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2240_2303_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2240_2303_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2240_2303_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2240_2303_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2240_2303_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2240_2303_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2304_2367_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2304_2367_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2304_2367_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2304_2367_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2304_2367_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2304_2367_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2304_2367_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2304_2367_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2368_2431_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2368_2431_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2368_2431_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2368_2431_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2368_2431_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2368_2431_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2368_2431_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2368_2431_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2432_2495_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2432_2495_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2432_2495_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2432_2495_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2432_2495_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2432_2495_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2432_2495_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2432_2495_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2496_2559_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2496_2559_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2496_2559_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2496_2559_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2496_2559_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2496_2559_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2496_2559_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2496_2559_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2560_2623_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2560_2623_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2560_2623_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2560_2623_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2560_2623_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2560_2623_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2560_2623_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2560_2623_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_256_319_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_256_319_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_256_319_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_256_319_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_256_319_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_256_319_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2624_2687_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2624_2687_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2624_2687_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2624_2687_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2624_2687_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2624_2687_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2624_2687_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2624_2687_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2688_2751_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2688_2751_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2688_2751_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2688_2751_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2688_2751_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2688_2751_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2688_2751_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2688_2751_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2752_2815_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2752_2815_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2752_2815_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2752_2815_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2752_2815_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2752_2815_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2752_2815_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2752_2815_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2816_2879_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2816_2879_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2816_2879_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2816_2879_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2816_2879_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2816_2879_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2816_2879_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2816_2879_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2880_2943_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2880_2943_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2880_2943_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2880_2943_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2880_2943_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2880_2943_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2880_2943_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2880_2943_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2944_3007_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2944_3007_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2944_3007_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2944_3007_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2944_3007_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2944_3007_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2944_3007_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_2944_3007_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3008_3071_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3008_3071_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3008_3071_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3008_3071_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3008_3071_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3008_3071_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3008_3071_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3008_3071_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3072_3135_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3072_3135_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3072_3135_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3072_3135_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3072_3135_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3072_3135_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3072_3135_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3072_3135_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3136_3199_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3136_3199_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3136_3199_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3136_3199_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3136_3199_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3136_3199_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3136_3199_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3136_3199_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3200_3263_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3200_3263_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3200_3263_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3200_3263_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3200_3263_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3200_3263_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3200_3263_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3200_3263_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_320_383_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_320_383_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_320_383_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_320_383_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_320_383_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_320_383_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3264_3327_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3264_3327_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3264_3327_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3264_3327_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3264_3327_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3264_3327_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3264_3327_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3264_3327_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3328_3391_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3328_3391_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3328_3391_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3328_3391_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3328_3391_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3328_3391_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3328_3391_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3328_3391_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3392_3455_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3392_3455_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3392_3455_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3392_3455_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3392_3455_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3392_3455_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3392_3455_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3392_3455_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3456_3519_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3456_3519_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3456_3519_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3456_3519_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3456_3519_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3456_3519_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3456_3519_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3456_3519_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3520_3583_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3520_3583_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3520_3583_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3520_3583_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3520_3583_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3520_3583_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3520_3583_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3520_3583_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3584_3647_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3584_3647_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3584_3647_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3584_3647_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3584_3647_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3584_3647_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3584_3647_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3584_3647_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3648_3711_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3648_3711_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3648_3711_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3648_3711_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3648_3711_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3648_3711_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3648_3711_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3648_3711_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3712_3775_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3712_3775_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3712_3775_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3712_3775_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3712_3775_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3712_3775_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3712_3775_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3712_3775_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3776_3839_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3776_3839_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3776_3839_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3776_3839_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3776_3839_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3776_3839_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3776_3839_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3776_3839_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3840_3903_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3840_3903_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3840_3903_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3840_3903_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3840_3903_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3840_3903_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3840_3903_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3840_3903_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_384_447_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_384_447_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_384_447_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_384_447_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_384_447_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_384_447_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3904_3967_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3904_3967_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3904_3967_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3904_3967_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3904_3967_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3904_3967_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3904_3967_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3904_3967_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3968_4031_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3968_4031_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3968_4031_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3968_4031_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3968_4031_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3968_4031_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3968_4031_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_3968_4031_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_4032_4095_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_4032_4095_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_4032_4095_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_4032_4095_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_4032_4095_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_4032_4095_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_4032_4095_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_4032_4095_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_448_511_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_448_511_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_448_511_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_448_511_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_448_511_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_448_511_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_512_575_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_512_575_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_512_575_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_512_575_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_512_575_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_512_575_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_576_639_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_576_639_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_576_639_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_576_639_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_576_639_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_576_639_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_640_703_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_640_703_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_640_703_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_640_703_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_640_703_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_640_703_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_64_127_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_704_767_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_704_767_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_704_767_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_704_767_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_704_767_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_704_767_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_768_831_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_768_831_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_768_831_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_768_831_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_768_831_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_768_831_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_832_895_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_832_895_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_832_895_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_832_895_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_832_895_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_832_895_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_896_959_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_896_959_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_896_959_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_896_959_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_896_959_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_896_959_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_960_1023_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_960_1023_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_960_1023_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_960_1023_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_960_1023_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_pixel_mem_reg_960_1023_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_rel_out_x_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rel_out_x_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_rel_out_y_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rel_out_y_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x_cnt_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_cnt_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \center_x[1]_i_5\ : label is "soft_lutpair36";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of in_left_carry : label is 35;
  attribute ADDER_THRESHOLD of \in_left_carry__0\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of in_output_box0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \in_output_box0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of in_output_box1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \in_output_box1_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \in_output_box1_carry__0_i_5\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \in_output_box2__6_carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \in_output_box2__6_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of in_output_box2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \in_output_box2_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \in_output_box2_carry__0_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of in_top_carry : label is 35;
  attribute ADDER_THRESHOLD of \in_top_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \is_border1__3_carry__0_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \is_border3_carry__0_i_2\ : label is 35;
  attribute COMPARATOR_THRESHOLD of p_2_in_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_2_in_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of p_4_in_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \p_4_in_carry__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of pixel_mem_reg_0_63_0_2 : label is 98304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of pixel_mem_reg_0_63_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of pixel_mem_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of pixel_mem_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of pixel_mem_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of pixel_mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of pixel_mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of pixel_mem_reg_0_63_0_2 : label is 2;
  attribute ADDER_THRESHOLD of pixel_mem_reg_0_63_0_2_i_2 : label is 35;
  attribute ADDER_THRESHOLD of pixel_mem_reg_0_63_0_2_i_3 : label is 35;
  attribute ADDER_THRESHOLD of pixel_mem_reg_0_63_0_2_i_4 : label is 35;
  attribute SOFT_HLUTNM of pixel_mem_reg_0_63_0_2_i_6 : label is "soft_lutpair37";
  attribute ADDER_THRESHOLD of pixel_mem_reg_0_63_0_2_i_7 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_0_63_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_0_63_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of pixel_mem_reg_0_63_12_14 : label is 63;
  attribute ram_offset of pixel_mem_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_0_63_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_0_63_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of pixel_mem_reg_0_63_15_17 : label is 63;
  attribute ram_offset of pixel_mem_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_0_63_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_0_63_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of pixel_mem_reg_0_63_18_20 : label is 63;
  attribute ram_offset of pixel_mem_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_0_63_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_0_63_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of pixel_mem_reg_0_63_21_23 : label is 63;
  attribute ram_offset of pixel_mem_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_0_63_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_0_63_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of pixel_mem_reg_0_63_3_5 : label is 63;
  attribute ram_offset of pixel_mem_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_0_63_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_0_63_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of pixel_mem_reg_0_63_6_8 : label is 63;
  attribute ram_offset of pixel_mem_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_0_63_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_0_63_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of pixel_mem_reg_0_63_9_11 : label is 63;
  attribute ram_offset of pixel_mem_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1024_1087_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1024_1087_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1024_1087_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1024_1087_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of pixel_mem_reg_1024_1087_0_2 : label is 1087;
  attribute ram_offset of pixel_mem_reg_1024_1087_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1024_1087_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1024_1087_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1024_1087_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1024_1087_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1024_1087_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1024_1087_12_14 : label is 1024;
  attribute ram_addr_end of pixel_mem_reg_1024_1087_12_14 : label is 1087;
  attribute ram_offset of pixel_mem_reg_1024_1087_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1024_1087_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1024_1087_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1024_1087_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1024_1087_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1024_1087_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1024_1087_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1024_1087_15_17 : label is 1024;
  attribute ram_addr_end of pixel_mem_reg_1024_1087_15_17 : label is 1087;
  attribute ram_offset of pixel_mem_reg_1024_1087_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1024_1087_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1024_1087_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1024_1087_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1024_1087_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1024_1087_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1024_1087_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1024_1087_18_20 : label is 1024;
  attribute ram_addr_end of pixel_mem_reg_1024_1087_18_20 : label is 1087;
  attribute ram_offset of pixel_mem_reg_1024_1087_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1024_1087_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1024_1087_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1024_1087_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1024_1087_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1024_1087_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1024_1087_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1024_1087_21_23 : label is 1024;
  attribute ram_addr_end of pixel_mem_reg_1024_1087_21_23 : label is 1087;
  attribute ram_offset of pixel_mem_reg_1024_1087_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1024_1087_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1024_1087_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1024_1087_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1024_1087_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1024_1087_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1024_1087_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1024_1087_3_5 : label is 1024;
  attribute ram_addr_end of pixel_mem_reg_1024_1087_3_5 : label is 1087;
  attribute ram_offset of pixel_mem_reg_1024_1087_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1024_1087_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1024_1087_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1024_1087_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1024_1087_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1024_1087_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1024_1087_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1024_1087_6_8 : label is 1024;
  attribute ram_addr_end of pixel_mem_reg_1024_1087_6_8 : label is 1087;
  attribute ram_offset of pixel_mem_reg_1024_1087_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1024_1087_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1024_1087_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1024_1087_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1024_1087_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1024_1087_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1024_1087_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1024_1087_9_11 : label is 1024;
  attribute ram_addr_end of pixel_mem_reg_1024_1087_9_11 : label is 1087;
  attribute ram_offset of pixel_mem_reg_1024_1087_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1024_1087_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1024_1087_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1088_1151_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1088_1151_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1088_1151_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1088_1151_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of pixel_mem_reg_1088_1151_0_2 : label is 1151;
  attribute ram_offset of pixel_mem_reg_1088_1151_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1088_1151_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1088_1151_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1088_1151_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1088_1151_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1088_1151_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1088_1151_12_14 : label is 1088;
  attribute ram_addr_end of pixel_mem_reg_1088_1151_12_14 : label is 1151;
  attribute ram_offset of pixel_mem_reg_1088_1151_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1088_1151_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1088_1151_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1088_1151_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1088_1151_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1088_1151_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1088_1151_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1088_1151_15_17 : label is 1088;
  attribute ram_addr_end of pixel_mem_reg_1088_1151_15_17 : label is 1151;
  attribute ram_offset of pixel_mem_reg_1088_1151_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1088_1151_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1088_1151_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1088_1151_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1088_1151_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1088_1151_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1088_1151_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1088_1151_18_20 : label is 1088;
  attribute ram_addr_end of pixel_mem_reg_1088_1151_18_20 : label is 1151;
  attribute ram_offset of pixel_mem_reg_1088_1151_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1088_1151_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1088_1151_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1088_1151_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1088_1151_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1088_1151_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1088_1151_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1088_1151_21_23 : label is 1088;
  attribute ram_addr_end of pixel_mem_reg_1088_1151_21_23 : label is 1151;
  attribute ram_offset of pixel_mem_reg_1088_1151_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1088_1151_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1088_1151_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1088_1151_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1088_1151_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1088_1151_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1088_1151_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1088_1151_3_5 : label is 1088;
  attribute ram_addr_end of pixel_mem_reg_1088_1151_3_5 : label is 1151;
  attribute ram_offset of pixel_mem_reg_1088_1151_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1088_1151_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1088_1151_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1088_1151_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1088_1151_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1088_1151_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1088_1151_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1088_1151_6_8 : label is 1088;
  attribute ram_addr_end of pixel_mem_reg_1088_1151_6_8 : label is 1151;
  attribute ram_offset of pixel_mem_reg_1088_1151_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1088_1151_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1088_1151_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1088_1151_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1088_1151_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1088_1151_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1088_1151_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1088_1151_9_11 : label is 1088;
  attribute ram_addr_end of pixel_mem_reg_1088_1151_9_11 : label is 1151;
  attribute ram_offset of pixel_mem_reg_1088_1151_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1088_1151_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1088_1151_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1152_1215_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1152_1215_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1152_1215_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1152_1215_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of pixel_mem_reg_1152_1215_0_2 : label is 1215;
  attribute ram_offset of pixel_mem_reg_1152_1215_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1152_1215_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1152_1215_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1152_1215_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1152_1215_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1152_1215_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1152_1215_12_14 : label is 1152;
  attribute ram_addr_end of pixel_mem_reg_1152_1215_12_14 : label is 1215;
  attribute ram_offset of pixel_mem_reg_1152_1215_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1152_1215_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1152_1215_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1152_1215_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1152_1215_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1152_1215_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1152_1215_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1152_1215_15_17 : label is 1152;
  attribute ram_addr_end of pixel_mem_reg_1152_1215_15_17 : label is 1215;
  attribute ram_offset of pixel_mem_reg_1152_1215_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1152_1215_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1152_1215_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1152_1215_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1152_1215_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1152_1215_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1152_1215_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1152_1215_18_20 : label is 1152;
  attribute ram_addr_end of pixel_mem_reg_1152_1215_18_20 : label is 1215;
  attribute ram_offset of pixel_mem_reg_1152_1215_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1152_1215_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1152_1215_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1152_1215_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1152_1215_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1152_1215_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1152_1215_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1152_1215_21_23 : label is 1152;
  attribute ram_addr_end of pixel_mem_reg_1152_1215_21_23 : label is 1215;
  attribute ram_offset of pixel_mem_reg_1152_1215_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1152_1215_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1152_1215_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1152_1215_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1152_1215_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1152_1215_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1152_1215_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1152_1215_3_5 : label is 1152;
  attribute ram_addr_end of pixel_mem_reg_1152_1215_3_5 : label is 1215;
  attribute ram_offset of pixel_mem_reg_1152_1215_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1152_1215_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1152_1215_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1152_1215_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1152_1215_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1152_1215_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1152_1215_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1152_1215_6_8 : label is 1152;
  attribute ram_addr_end of pixel_mem_reg_1152_1215_6_8 : label is 1215;
  attribute ram_offset of pixel_mem_reg_1152_1215_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1152_1215_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1152_1215_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1152_1215_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1152_1215_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1152_1215_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1152_1215_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1152_1215_9_11 : label is 1152;
  attribute ram_addr_end of pixel_mem_reg_1152_1215_9_11 : label is 1215;
  attribute ram_offset of pixel_mem_reg_1152_1215_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1152_1215_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1152_1215_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1216_1279_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1216_1279_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1216_1279_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1216_1279_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of pixel_mem_reg_1216_1279_0_2 : label is 1279;
  attribute ram_offset of pixel_mem_reg_1216_1279_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1216_1279_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1216_1279_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1216_1279_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1216_1279_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1216_1279_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1216_1279_12_14 : label is 1216;
  attribute ram_addr_end of pixel_mem_reg_1216_1279_12_14 : label is 1279;
  attribute ram_offset of pixel_mem_reg_1216_1279_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1216_1279_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1216_1279_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1216_1279_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1216_1279_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1216_1279_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1216_1279_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1216_1279_15_17 : label is 1216;
  attribute ram_addr_end of pixel_mem_reg_1216_1279_15_17 : label is 1279;
  attribute ram_offset of pixel_mem_reg_1216_1279_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1216_1279_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1216_1279_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1216_1279_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1216_1279_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1216_1279_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1216_1279_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1216_1279_18_20 : label is 1216;
  attribute ram_addr_end of pixel_mem_reg_1216_1279_18_20 : label is 1279;
  attribute ram_offset of pixel_mem_reg_1216_1279_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1216_1279_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1216_1279_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1216_1279_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1216_1279_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1216_1279_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1216_1279_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1216_1279_21_23 : label is 1216;
  attribute ram_addr_end of pixel_mem_reg_1216_1279_21_23 : label is 1279;
  attribute ram_offset of pixel_mem_reg_1216_1279_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1216_1279_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1216_1279_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1216_1279_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1216_1279_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1216_1279_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1216_1279_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1216_1279_3_5 : label is 1216;
  attribute ram_addr_end of pixel_mem_reg_1216_1279_3_5 : label is 1279;
  attribute ram_offset of pixel_mem_reg_1216_1279_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1216_1279_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1216_1279_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1216_1279_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1216_1279_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1216_1279_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1216_1279_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1216_1279_6_8 : label is 1216;
  attribute ram_addr_end of pixel_mem_reg_1216_1279_6_8 : label is 1279;
  attribute ram_offset of pixel_mem_reg_1216_1279_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1216_1279_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1216_1279_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1216_1279_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1216_1279_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1216_1279_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1216_1279_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1216_1279_9_11 : label is 1216;
  attribute ram_addr_end of pixel_mem_reg_1216_1279_9_11 : label is 1279;
  attribute ram_offset of pixel_mem_reg_1216_1279_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1216_1279_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1216_1279_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1280_1343_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1280_1343_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1280_1343_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1280_1343_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of pixel_mem_reg_1280_1343_0_2 : label is 1343;
  attribute ram_offset of pixel_mem_reg_1280_1343_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1280_1343_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1280_1343_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1280_1343_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1280_1343_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1280_1343_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1280_1343_12_14 : label is 1280;
  attribute ram_addr_end of pixel_mem_reg_1280_1343_12_14 : label is 1343;
  attribute ram_offset of pixel_mem_reg_1280_1343_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1280_1343_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1280_1343_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1280_1343_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1280_1343_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1280_1343_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1280_1343_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1280_1343_15_17 : label is 1280;
  attribute ram_addr_end of pixel_mem_reg_1280_1343_15_17 : label is 1343;
  attribute ram_offset of pixel_mem_reg_1280_1343_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1280_1343_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1280_1343_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1280_1343_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1280_1343_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1280_1343_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1280_1343_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1280_1343_18_20 : label is 1280;
  attribute ram_addr_end of pixel_mem_reg_1280_1343_18_20 : label is 1343;
  attribute ram_offset of pixel_mem_reg_1280_1343_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1280_1343_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1280_1343_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1280_1343_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1280_1343_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1280_1343_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1280_1343_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1280_1343_21_23 : label is 1280;
  attribute ram_addr_end of pixel_mem_reg_1280_1343_21_23 : label is 1343;
  attribute ram_offset of pixel_mem_reg_1280_1343_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1280_1343_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1280_1343_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1280_1343_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1280_1343_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1280_1343_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1280_1343_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1280_1343_3_5 : label is 1280;
  attribute ram_addr_end of pixel_mem_reg_1280_1343_3_5 : label is 1343;
  attribute ram_offset of pixel_mem_reg_1280_1343_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1280_1343_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1280_1343_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1280_1343_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1280_1343_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1280_1343_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1280_1343_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1280_1343_6_8 : label is 1280;
  attribute ram_addr_end of pixel_mem_reg_1280_1343_6_8 : label is 1343;
  attribute ram_offset of pixel_mem_reg_1280_1343_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1280_1343_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1280_1343_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1280_1343_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1280_1343_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1280_1343_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1280_1343_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1280_1343_9_11 : label is 1280;
  attribute ram_addr_end of pixel_mem_reg_1280_1343_9_11 : label is 1343;
  attribute ram_offset of pixel_mem_reg_1280_1343_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1280_1343_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1280_1343_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_128_191_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_128_191_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of pixel_mem_reg_128_191_0_2 : label is 191;
  attribute ram_offset of pixel_mem_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_128_191_0_2 : label is 2;
  attribute SOFT_HLUTNM of pixel_mem_reg_128_191_0_2_i_2 : label is "soft_lutpair39";
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_128_191_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_128_191_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_128_191_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_128_191_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_128_191_12_14 : label is 128;
  attribute ram_addr_end of pixel_mem_reg_128_191_12_14 : label is 191;
  attribute ram_offset of pixel_mem_reg_128_191_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_128_191_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_128_191_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_128_191_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_128_191_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_128_191_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_128_191_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_128_191_15_17 : label is 128;
  attribute ram_addr_end of pixel_mem_reg_128_191_15_17 : label is 191;
  attribute ram_offset of pixel_mem_reg_128_191_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_128_191_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_128_191_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_128_191_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_128_191_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_128_191_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_128_191_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_128_191_18_20 : label is 128;
  attribute ram_addr_end of pixel_mem_reg_128_191_18_20 : label is 191;
  attribute ram_offset of pixel_mem_reg_128_191_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_128_191_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_128_191_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_128_191_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_128_191_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_128_191_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_128_191_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_128_191_21_23 : label is 128;
  attribute ram_addr_end of pixel_mem_reg_128_191_21_23 : label is 191;
  attribute ram_offset of pixel_mem_reg_128_191_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_128_191_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_128_191_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_128_191_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_128_191_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of pixel_mem_reg_128_191_3_5 : label is 191;
  attribute ram_offset of pixel_mem_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_128_191_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_128_191_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_128_191_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_128_191_6_8 : label is 128;
  attribute ram_addr_end of pixel_mem_reg_128_191_6_8 : label is 191;
  attribute ram_offset of pixel_mem_reg_128_191_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_128_191_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_128_191_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_128_191_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_128_191_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_128_191_9_11 : label is 128;
  attribute ram_addr_end of pixel_mem_reg_128_191_9_11 : label is 191;
  attribute ram_offset of pixel_mem_reg_128_191_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_128_191_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1344_1407_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1344_1407_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1344_1407_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1344_1407_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of pixel_mem_reg_1344_1407_0_2 : label is 1407;
  attribute ram_offset of pixel_mem_reg_1344_1407_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1344_1407_0_2 : label is 2;
  attribute SOFT_HLUTNM of pixel_mem_reg_1344_1407_0_2_i_2 : label is "soft_lutpair41";
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1344_1407_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1344_1407_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1344_1407_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1344_1407_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1344_1407_12_14 : label is 1344;
  attribute ram_addr_end of pixel_mem_reg_1344_1407_12_14 : label is 1407;
  attribute ram_offset of pixel_mem_reg_1344_1407_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1344_1407_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1344_1407_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1344_1407_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1344_1407_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1344_1407_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1344_1407_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1344_1407_15_17 : label is 1344;
  attribute ram_addr_end of pixel_mem_reg_1344_1407_15_17 : label is 1407;
  attribute ram_offset of pixel_mem_reg_1344_1407_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1344_1407_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1344_1407_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1344_1407_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1344_1407_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1344_1407_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1344_1407_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1344_1407_18_20 : label is 1344;
  attribute ram_addr_end of pixel_mem_reg_1344_1407_18_20 : label is 1407;
  attribute ram_offset of pixel_mem_reg_1344_1407_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1344_1407_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1344_1407_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1344_1407_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1344_1407_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1344_1407_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1344_1407_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1344_1407_21_23 : label is 1344;
  attribute ram_addr_end of pixel_mem_reg_1344_1407_21_23 : label is 1407;
  attribute ram_offset of pixel_mem_reg_1344_1407_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1344_1407_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1344_1407_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1344_1407_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1344_1407_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1344_1407_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1344_1407_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1344_1407_3_5 : label is 1344;
  attribute ram_addr_end of pixel_mem_reg_1344_1407_3_5 : label is 1407;
  attribute ram_offset of pixel_mem_reg_1344_1407_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1344_1407_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1344_1407_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1344_1407_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1344_1407_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1344_1407_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1344_1407_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1344_1407_6_8 : label is 1344;
  attribute ram_addr_end of pixel_mem_reg_1344_1407_6_8 : label is 1407;
  attribute ram_offset of pixel_mem_reg_1344_1407_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1344_1407_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1344_1407_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1344_1407_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1344_1407_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1344_1407_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1344_1407_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1344_1407_9_11 : label is 1344;
  attribute ram_addr_end of pixel_mem_reg_1344_1407_9_11 : label is 1407;
  attribute ram_offset of pixel_mem_reg_1344_1407_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1344_1407_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1344_1407_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1408_1471_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1408_1471_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1408_1471_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1408_1471_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of pixel_mem_reg_1408_1471_0_2 : label is 1471;
  attribute ram_offset of pixel_mem_reg_1408_1471_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1408_1471_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1408_1471_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1408_1471_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1408_1471_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1408_1471_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1408_1471_12_14 : label is 1408;
  attribute ram_addr_end of pixel_mem_reg_1408_1471_12_14 : label is 1471;
  attribute ram_offset of pixel_mem_reg_1408_1471_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1408_1471_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1408_1471_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1408_1471_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1408_1471_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1408_1471_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1408_1471_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1408_1471_15_17 : label is 1408;
  attribute ram_addr_end of pixel_mem_reg_1408_1471_15_17 : label is 1471;
  attribute ram_offset of pixel_mem_reg_1408_1471_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1408_1471_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1408_1471_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1408_1471_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1408_1471_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1408_1471_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1408_1471_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1408_1471_18_20 : label is 1408;
  attribute ram_addr_end of pixel_mem_reg_1408_1471_18_20 : label is 1471;
  attribute ram_offset of pixel_mem_reg_1408_1471_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1408_1471_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1408_1471_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1408_1471_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1408_1471_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1408_1471_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1408_1471_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1408_1471_21_23 : label is 1408;
  attribute ram_addr_end of pixel_mem_reg_1408_1471_21_23 : label is 1471;
  attribute ram_offset of pixel_mem_reg_1408_1471_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1408_1471_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1408_1471_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1408_1471_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1408_1471_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1408_1471_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1408_1471_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1408_1471_3_5 : label is 1408;
  attribute ram_addr_end of pixel_mem_reg_1408_1471_3_5 : label is 1471;
  attribute ram_offset of pixel_mem_reg_1408_1471_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1408_1471_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1408_1471_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1408_1471_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1408_1471_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1408_1471_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1408_1471_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1408_1471_6_8 : label is 1408;
  attribute ram_addr_end of pixel_mem_reg_1408_1471_6_8 : label is 1471;
  attribute ram_offset of pixel_mem_reg_1408_1471_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1408_1471_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1408_1471_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1408_1471_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1408_1471_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1408_1471_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1408_1471_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1408_1471_9_11 : label is 1408;
  attribute ram_addr_end of pixel_mem_reg_1408_1471_9_11 : label is 1471;
  attribute ram_offset of pixel_mem_reg_1408_1471_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1408_1471_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1408_1471_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1472_1535_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1472_1535_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1472_1535_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1472_1535_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of pixel_mem_reg_1472_1535_0_2 : label is 1535;
  attribute ram_offset of pixel_mem_reg_1472_1535_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1472_1535_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1472_1535_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1472_1535_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1472_1535_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1472_1535_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1472_1535_12_14 : label is 1472;
  attribute ram_addr_end of pixel_mem_reg_1472_1535_12_14 : label is 1535;
  attribute ram_offset of pixel_mem_reg_1472_1535_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1472_1535_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1472_1535_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1472_1535_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1472_1535_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1472_1535_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1472_1535_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1472_1535_15_17 : label is 1472;
  attribute ram_addr_end of pixel_mem_reg_1472_1535_15_17 : label is 1535;
  attribute ram_offset of pixel_mem_reg_1472_1535_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1472_1535_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1472_1535_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1472_1535_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1472_1535_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1472_1535_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1472_1535_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1472_1535_18_20 : label is 1472;
  attribute ram_addr_end of pixel_mem_reg_1472_1535_18_20 : label is 1535;
  attribute ram_offset of pixel_mem_reg_1472_1535_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1472_1535_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1472_1535_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1472_1535_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1472_1535_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1472_1535_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1472_1535_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1472_1535_21_23 : label is 1472;
  attribute ram_addr_end of pixel_mem_reg_1472_1535_21_23 : label is 1535;
  attribute ram_offset of pixel_mem_reg_1472_1535_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1472_1535_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1472_1535_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1472_1535_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1472_1535_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1472_1535_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1472_1535_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1472_1535_3_5 : label is 1472;
  attribute ram_addr_end of pixel_mem_reg_1472_1535_3_5 : label is 1535;
  attribute ram_offset of pixel_mem_reg_1472_1535_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1472_1535_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1472_1535_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1472_1535_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1472_1535_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1472_1535_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1472_1535_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1472_1535_6_8 : label is 1472;
  attribute ram_addr_end of pixel_mem_reg_1472_1535_6_8 : label is 1535;
  attribute ram_offset of pixel_mem_reg_1472_1535_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1472_1535_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1472_1535_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1472_1535_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1472_1535_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1472_1535_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1472_1535_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1472_1535_9_11 : label is 1472;
  attribute ram_addr_end of pixel_mem_reg_1472_1535_9_11 : label is 1535;
  attribute ram_offset of pixel_mem_reg_1472_1535_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1472_1535_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1472_1535_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1536_1599_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1536_1599_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1536_1599_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1536_1599_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of pixel_mem_reg_1536_1599_0_2 : label is 1599;
  attribute ram_offset of pixel_mem_reg_1536_1599_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1536_1599_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1536_1599_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1536_1599_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1536_1599_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1536_1599_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1536_1599_12_14 : label is 1536;
  attribute ram_addr_end of pixel_mem_reg_1536_1599_12_14 : label is 1599;
  attribute ram_offset of pixel_mem_reg_1536_1599_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1536_1599_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1536_1599_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1536_1599_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1536_1599_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1536_1599_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1536_1599_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1536_1599_15_17 : label is 1536;
  attribute ram_addr_end of pixel_mem_reg_1536_1599_15_17 : label is 1599;
  attribute ram_offset of pixel_mem_reg_1536_1599_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1536_1599_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1536_1599_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1536_1599_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1536_1599_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1536_1599_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1536_1599_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1536_1599_18_20 : label is 1536;
  attribute ram_addr_end of pixel_mem_reg_1536_1599_18_20 : label is 1599;
  attribute ram_offset of pixel_mem_reg_1536_1599_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1536_1599_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1536_1599_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1536_1599_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1536_1599_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1536_1599_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1536_1599_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1536_1599_21_23 : label is 1536;
  attribute ram_addr_end of pixel_mem_reg_1536_1599_21_23 : label is 1599;
  attribute ram_offset of pixel_mem_reg_1536_1599_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1536_1599_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1536_1599_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1536_1599_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1536_1599_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1536_1599_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1536_1599_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1536_1599_3_5 : label is 1536;
  attribute ram_addr_end of pixel_mem_reg_1536_1599_3_5 : label is 1599;
  attribute ram_offset of pixel_mem_reg_1536_1599_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1536_1599_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1536_1599_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1536_1599_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1536_1599_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1536_1599_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1536_1599_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1536_1599_6_8 : label is 1536;
  attribute ram_addr_end of pixel_mem_reg_1536_1599_6_8 : label is 1599;
  attribute ram_offset of pixel_mem_reg_1536_1599_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1536_1599_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1536_1599_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1536_1599_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1536_1599_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1536_1599_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1536_1599_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1536_1599_9_11 : label is 1536;
  attribute ram_addr_end of pixel_mem_reg_1536_1599_9_11 : label is 1599;
  attribute ram_offset of pixel_mem_reg_1536_1599_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1536_1599_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1536_1599_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1600_1663_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1600_1663_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1600_1663_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1600_1663_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of pixel_mem_reg_1600_1663_0_2 : label is 1663;
  attribute ram_offset of pixel_mem_reg_1600_1663_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1600_1663_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1600_1663_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1600_1663_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1600_1663_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1600_1663_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1600_1663_12_14 : label is 1600;
  attribute ram_addr_end of pixel_mem_reg_1600_1663_12_14 : label is 1663;
  attribute ram_offset of pixel_mem_reg_1600_1663_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1600_1663_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1600_1663_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1600_1663_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1600_1663_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1600_1663_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1600_1663_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1600_1663_15_17 : label is 1600;
  attribute ram_addr_end of pixel_mem_reg_1600_1663_15_17 : label is 1663;
  attribute ram_offset of pixel_mem_reg_1600_1663_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1600_1663_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1600_1663_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1600_1663_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1600_1663_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1600_1663_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1600_1663_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1600_1663_18_20 : label is 1600;
  attribute ram_addr_end of pixel_mem_reg_1600_1663_18_20 : label is 1663;
  attribute ram_offset of pixel_mem_reg_1600_1663_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1600_1663_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1600_1663_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1600_1663_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1600_1663_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1600_1663_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1600_1663_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1600_1663_21_23 : label is 1600;
  attribute ram_addr_end of pixel_mem_reg_1600_1663_21_23 : label is 1663;
  attribute ram_offset of pixel_mem_reg_1600_1663_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1600_1663_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1600_1663_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1600_1663_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1600_1663_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1600_1663_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1600_1663_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1600_1663_3_5 : label is 1600;
  attribute ram_addr_end of pixel_mem_reg_1600_1663_3_5 : label is 1663;
  attribute ram_offset of pixel_mem_reg_1600_1663_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1600_1663_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1600_1663_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1600_1663_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1600_1663_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1600_1663_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1600_1663_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1600_1663_6_8 : label is 1600;
  attribute ram_addr_end of pixel_mem_reg_1600_1663_6_8 : label is 1663;
  attribute ram_offset of pixel_mem_reg_1600_1663_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1600_1663_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1600_1663_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1600_1663_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1600_1663_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1600_1663_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1600_1663_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1600_1663_9_11 : label is 1600;
  attribute ram_addr_end of pixel_mem_reg_1600_1663_9_11 : label is 1663;
  attribute ram_offset of pixel_mem_reg_1600_1663_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1600_1663_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1600_1663_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1664_1727_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1664_1727_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1664_1727_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1664_1727_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of pixel_mem_reg_1664_1727_0_2 : label is 1727;
  attribute ram_offset of pixel_mem_reg_1664_1727_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1664_1727_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1664_1727_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1664_1727_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1664_1727_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1664_1727_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1664_1727_12_14 : label is 1664;
  attribute ram_addr_end of pixel_mem_reg_1664_1727_12_14 : label is 1727;
  attribute ram_offset of pixel_mem_reg_1664_1727_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1664_1727_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1664_1727_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1664_1727_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1664_1727_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1664_1727_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1664_1727_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1664_1727_15_17 : label is 1664;
  attribute ram_addr_end of pixel_mem_reg_1664_1727_15_17 : label is 1727;
  attribute ram_offset of pixel_mem_reg_1664_1727_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1664_1727_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1664_1727_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1664_1727_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1664_1727_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1664_1727_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1664_1727_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1664_1727_18_20 : label is 1664;
  attribute ram_addr_end of pixel_mem_reg_1664_1727_18_20 : label is 1727;
  attribute ram_offset of pixel_mem_reg_1664_1727_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1664_1727_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1664_1727_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1664_1727_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1664_1727_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1664_1727_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1664_1727_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1664_1727_21_23 : label is 1664;
  attribute ram_addr_end of pixel_mem_reg_1664_1727_21_23 : label is 1727;
  attribute ram_offset of pixel_mem_reg_1664_1727_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1664_1727_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1664_1727_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1664_1727_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1664_1727_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1664_1727_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1664_1727_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1664_1727_3_5 : label is 1664;
  attribute ram_addr_end of pixel_mem_reg_1664_1727_3_5 : label is 1727;
  attribute ram_offset of pixel_mem_reg_1664_1727_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1664_1727_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1664_1727_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1664_1727_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1664_1727_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1664_1727_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1664_1727_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1664_1727_6_8 : label is 1664;
  attribute ram_addr_end of pixel_mem_reg_1664_1727_6_8 : label is 1727;
  attribute ram_offset of pixel_mem_reg_1664_1727_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1664_1727_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1664_1727_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1664_1727_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1664_1727_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1664_1727_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1664_1727_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1664_1727_9_11 : label is 1664;
  attribute ram_addr_end of pixel_mem_reg_1664_1727_9_11 : label is 1727;
  attribute ram_offset of pixel_mem_reg_1664_1727_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1664_1727_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1664_1727_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1728_1791_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1728_1791_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1728_1791_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1728_1791_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of pixel_mem_reg_1728_1791_0_2 : label is 1791;
  attribute ram_offset of pixel_mem_reg_1728_1791_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1728_1791_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1728_1791_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1728_1791_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1728_1791_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1728_1791_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1728_1791_12_14 : label is 1728;
  attribute ram_addr_end of pixel_mem_reg_1728_1791_12_14 : label is 1791;
  attribute ram_offset of pixel_mem_reg_1728_1791_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1728_1791_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1728_1791_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1728_1791_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1728_1791_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1728_1791_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1728_1791_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1728_1791_15_17 : label is 1728;
  attribute ram_addr_end of pixel_mem_reg_1728_1791_15_17 : label is 1791;
  attribute ram_offset of pixel_mem_reg_1728_1791_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1728_1791_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1728_1791_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1728_1791_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1728_1791_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1728_1791_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1728_1791_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1728_1791_18_20 : label is 1728;
  attribute ram_addr_end of pixel_mem_reg_1728_1791_18_20 : label is 1791;
  attribute ram_offset of pixel_mem_reg_1728_1791_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1728_1791_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1728_1791_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1728_1791_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1728_1791_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1728_1791_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1728_1791_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1728_1791_21_23 : label is 1728;
  attribute ram_addr_end of pixel_mem_reg_1728_1791_21_23 : label is 1791;
  attribute ram_offset of pixel_mem_reg_1728_1791_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1728_1791_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1728_1791_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1728_1791_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1728_1791_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1728_1791_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1728_1791_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1728_1791_3_5 : label is 1728;
  attribute ram_addr_end of pixel_mem_reg_1728_1791_3_5 : label is 1791;
  attribute ram_offset of pixel_mem_reg_1728_1791_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1728_1791_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1728_1791_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1728_1791_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1728_1791_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1728_1791_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1728_1791_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1728_1791_6_8 : label is 1728;
  attribute ram_addr_end of pixel_mem_reg_1728_1791_6_8 : label is 1791;
  attribute ram_offset of pixel_mem_reg_1728_1791_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1728_1791_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1728_1791_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1728_1791_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1728_1791_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1728_1791_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1728_1791_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1728_1791_9_11 : label is 1728;
  attribute ram_addr_end of pixel_mem_reg_1728_1791_9_11 : label is 1791;
  attribute ram_offset of pixel_mem_reg_1728_1791_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1728_1791_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1728_1791_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1792_1855_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1792_1855_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1792_1855_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1792_1855_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of pixel_mem_reg_1792_1855_0_2 : label is 1855;
  attribute ram_offset of pixel_mem_reg_1792_1855_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1792_1855_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1792_1855_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1792_1855_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1792_1855_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1792_1855_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1792_1855_12_14 : label is 1792;
  attribute ram_addr_end of pixel_mem_reg_1792_1855_12_14 : label is 1855;
  attribute ram_offset of pixel_mem_reg_1792_1855_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1792_1855_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1792_1855_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1792_1855_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1792_1855_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1792_1855_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1792_1855_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1792_1855_15_17 : label is 1792;
  attribute ram_addr_end of pixel_mem_reg_1792_1855_15_17 : label is 1855;
  attribute ram_offset of pixel_mem_reg_1792_1855_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1792_1855_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1792_1855_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1792_1855_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1792_1855_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1792_1855_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1792_1855_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1792_1855_18_20 : label is 1792;
  attribute ram_addr_end of pixel_mem_reg_1792_1855_18_20 : label is 1855;
  attribute ram_offset of pixel_mem_reg_1792_1855_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1792_1855_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1792_1855_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1792_1855_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1792_1855_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1792_1855_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1792_1855_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1792_1855_21_23 : label is 1792;
  attribute ram_addr_end of pixel_mem_reg_1792_1855_21_23 : label is 1855;
  attribute ram_offset of pixel_mem_reg_1792_1855_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1792_1855_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1792_1855_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1792_1855_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1792_1855_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1792_1855_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1792_1855_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1792_1855_3_5 : label is 1792;
  attribute ram_addr_end of pixel_mem_reg_1792_1855_3_5 : label is 1855;
  attribute ram_offset of pixel_mem_reg_1792_1855_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1792_1855_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1792_1855_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1792_1855_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1792_1855_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1792_1855_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1792_1855_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1792_1855_6_8 : label is 1792;
  attribute ram_addr_end of pixel_mem_reg_1792_1855_6_8 : label is 1855;
  attribute ram_offset of pixel_mem_reg_1792_1855_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1792_1855_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1792_1855_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1792_1855_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1792_1855_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1792_1855_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1792_1855_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1792_1855_9_11 : label is 1792;
  attribute ram_addr_end of pixel_mem_reg_1792_1855_9_11 : label is 1855;
  attribute ram_offset of pixel_mem_reg_1792_1855_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1792_1855_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1792_1855_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1856_1919_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1856_1919_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1856_1919_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1856_1919_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of pixel_mem_reg_1856_1919_0_2 : label is 1919;
  attribute ram_offset of pixel_mem_reg_1856_1919_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1856_1919_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1856_1919_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1856_1919_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1856_1919_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1856_1919_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1856_1919_12_14 : label is 1856;
  attribute ram_addr_end of pixel_mem_reg_1856_1919_12_14 : label is 1919;
  attribute ram_offset of pixel_mem_reg_1856_1919_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1856_1919_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1856_1919_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1856_1919_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1856_1919_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1856_1919_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1856_1919_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1856_1919_15_17 : label is 1856;
  attribute ram_addr_end of pixel_mem_reg_1856_1919_15_17 : label is 1919;
  attribute ram_offset of pixel_mem_reg_1856_1919_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1856_1919_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1856_1919_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1856_1919_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1856_1919_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1856_1919_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1856_1919_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1856_1919_18_20 : label is 1856;
  attribute ram_addr_end of pixel_mem_reg_1856_1919_18_20 : label is 1919;
  attribute ram_offset of pixel_mem_reg_1856_1919_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1856_1919_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1856_1919_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1856_1919_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1856_1919_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1856_1919_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1856_1919_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1856_1919_21_23 : label is 1856;
  attribute ram_addr_end of pixel_mem_reg_1856_1919_21_23 : label is 1919;
  attribute ram_offset of pixel_mem_reg_1856_1919_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1856_1919_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1856_1919_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1856_1919_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1856_1919_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1856_1919_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1856_1919_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1856_1919_3_5 : label is 1856;
  attribute ram_addr_end of pixel_mem_reg_1856_1919_3_5 : label is 1919;
  attribute ram_offset of pixel_mem_reg_1856_1919_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1856_1919_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1856_1919_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1856_1919_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1856_1919_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1856_1919_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1856_1919_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1856_1919_6_8 : label is 1856;
  attribute ram_addr_end of pixel_mem_reg_1856_1919_6_8 : label is 1919;
  attribute ram_offset of pixel_mem_reg_1856_1919_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1856_1919_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1856_1919_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1856_1919_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1856_1919_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1856_1919_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1856_1919_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1856_1919_9_11 : label is 1856;
  attribute ram_addr_end of pixel_mem_reg_1856_1919_9_11 : label is 1919;
  attribute ram_offset of pixel_mem_reg_1856_1919_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1856_1919_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1856_1919_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1920_1983_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1920_1983_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1920_1983_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1920_1983_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of pixel_mem_reg_1920_1983_0_2 : label is 1983;
  attribute ram_offset of pixel_mem_reg_1920_1983_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1920_1983_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1920_1983_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1920_1983_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1920_1983_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1920_1983_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1920_1983_12_14 : label is 1920;
  attribute ram_addr_end of pixel_mem_reg_1920_1983_12_14 : label is 1983;
  attribute ram_offset of pixel_mem_reg_1920_1983_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1920_1983_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1920_1983_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1920_1983_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1920_1983_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1920_1983_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1920_1983_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1920_1983_15_17 : label is 1920;
  attribute ram_addr_end of pixel_mem_reg_1920_1983_15_17 : label is 1983;
  attribute ram_offset of pixel_mem_reg_1920_1983_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1920_1983_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1920_1983_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1920_1983_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1920_1983_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1920_1983_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1920_1983_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1920_1983_18_20 : label is 1920;
  attribute ram_addr_end of pixel_mem_reg_1920_1983_18_20 : label is 1983;
  attribute ram_offset of pixel_mem_reg_1920_1983_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1920_1983_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1920_1983_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1920_1983_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1920_1983_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1920_1983_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1920_1983_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1920_1983_21_23 : label is 1920;
  attribute ram_addr_end of pixel_mem_reg_1920_1983_21_23 : label is 1983;
  attribute ram_offset of pixel_mem_reg_1920_1983_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1920_1983_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1920_1983_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1920_1983_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1920_1983_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1920_1983_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1920_1983_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1920_1983_3_5 : label is 1920;
  attribute ram_addr_end of pixel_mem_reg_1920_1983_3_5 : label is 1983;
  attribute ram_offset of pixel_mem_reg_1920_1983_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1920_1983_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1920_1983_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1920_1983_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1920_1983_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1920_1983_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1920_1983_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1920_1983_6_8 : label is 1920;
  attribute ram_addr_end of pixel_mem_reg_1920_1983_6_8 : label is 1983;
  attribute ram_offset of pixel_mem_reg_1920_1983_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1920_1983_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1920_1983_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1920_1983_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1920_1983_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1920_1983_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1920_1983_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1920_1983_9_11 : label is 1920;
  attribute ram_addr_end of pixel_mem_reg_1920_1983_9_11 : label is 1983;
  attribute ram_offset of pixel_mem_reg_1920_1983_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1920_1983_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1920_1983_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_192_255_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_192_255_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of pixel_mem_reg_192_255_0_2 : label is 255;
  attribute ram_offset of pixel_mem_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_192_255_0_2 : label is 2;
  attribute SOFT_HLUTNM of pixel_mem_reg_192_255_0_2_i_2 : label is "soft_lutpair40";
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_192_255_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_192_255_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_192_255_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_192_255_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_192_255_12_14 : label is 192;
  attribute ram_addr_end of pixel_mem_reg_192_255_12_14 : label is 255;
  attribute ram_offset of pixel_mem_reg_192_255_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_192_255_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_192_255_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_192_255_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_192_255_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_192_255_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_192_255_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_192_255_15_17 : label is 192;
  attribute ram_addr_end of pixel_mem_reg_192_255_15_17 : label is 255;
  attribute ram_offset of pixel_mem_reg_192_255_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_192_255_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_192_255_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_192_255_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_192_255_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_192_255_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_192_255_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_192_255_18_20 : label is 192;
  attribute ram_addr_end of pixel_mem_reg_192_255_18_20 : label is 255;
  attribute ram_offset of pixel_mem_reg_192_255_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_192_255_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_192_255_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_192_255_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_192_255_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_192_255_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_192_255_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_192_255_21_23 : label is 192;
  attribute ram_addr_end of pixel_mem_reg_192_255_21_23 : label is 255;
  attribute ram_offset of pixel_mem_reg_192_255_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_192_255_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_192_255_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_192_255_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_192_255_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of pixel_mem_reg_192_255_3_5 : label is 255;
  attribute ram_offset of pixel_mem_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_192_255_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_192_255_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_192_255_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_192_255_6_8 : label is 192;
  attribute ram_addr_end of pixel_mem_reg_192_255_6_8 : label is 255;
  attribute ram_offset of pixel_mem_reg_192_255_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_192_255_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_192_255_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_192_255_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_192_255_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_192_255_9_11 : label is 192;
  attribute ram_addr_end of pixel_mem_reg_192_255_9_11 : label is 255;
  attribute ram_offset of pixel_mem_reg_192_255_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_192_255_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1984_2047_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1984_2047_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1984_2047_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1984_2047_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of pixel_mem_reg_1984_2047_0_2 : label is 2047;
  attribute ram_offset of pixel_mem_reg_1984_2047_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_1984_2047_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1984_2047_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1984_2047_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1984_2047_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1984_2047_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1984_2047_12_14 : label is 1984;
  attribute ram_addr_end of pixel_mem_reg_1984_2047_12_14 : label is 2047;
  attribute ram_offset of pixel_mem_reg_1984_2047_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1984_2047_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_1984_2047_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1984_2047_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1984_2047_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1984_2047_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1984_2047_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1984_2047_15_17 : label is 1984;
  attribute ram_addr_end of pixel_mem_reg_1984_2047_15_17 : label is 2047;
  attribute ram_offset of pixel_mem_reg_1984_2047_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1984_2047_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_1984_2047_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1984_2047_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1984_2047_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1984_2047_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1984_2047_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1984_2047_18_20 : label is 1984;
  attribute ram_addr_end of pixel_mem_reg_1984_2047_18_20 : label is 2047;
  attribute ram_offset of pixel_mem_reg_1984_2047_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1984_2047_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_1984_2047_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1984_2047_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1984_2047_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1984_2047_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1984_2047_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1984_2047_21_23 : label is 1984;
  attribute ram_addr_end of pixel_mem_reg_1984_2047_21_23 : label is 2047;
  attribute ram_offset of pixel_mem_reg_1984_2047_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1984_2047_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_1984_2047_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1984_2047_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1984_2047_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1984_2047_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1984_2047_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1984_2047_3_5 : label is 1984;
  attribute ram_addr_end of pixel_mem_reg_1984_2047_3_5 : label is 2047;
  attribute ram_offset of pixel_mem_reg_1984_2047_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1984_2047_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_1984_2047_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1984_2047_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1984_2047_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1984_2047_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1984_2047_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1984_2047_6_8 : label is 1984;
  attribute ram_addr_end of pixel_mem_reg_1984_2047_6_8 : label is 2047;
  attribute ram_offset of pixel_mem_reg_1984_2047_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1984_2047_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_1984_2047_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_1984_2047_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_1984_2047_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_1984_2047_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_1984_2047_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_1984_2047_9_11 : label is 1984;
  attribute ram_addr_end of pixel_mem_reg_1984_2047_9_11 : label is 2047;
  attribute ram_offset of pixel_mem_reg_1984_2047_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_1984_2047_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_1984_2047_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2048_2111_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2048_2111_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2048_2111_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2048_2111_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2048_2111_0_2 : label is 2048;
  attribute ram_addr_end of pixel_mem_reg_2048_2111_0_2 : label is 2111;
  attribute ram_offset of pixel_mem_reg_2048_2111_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2048_2111_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2048_2111_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2048_2111_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2048_2111_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2048_2111_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2048_2111_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2048_2111_12_14 : label is 2048;
  attribute ram_addr_end of pixel_mem_reg_2048_2111_12_14 : label is 2111;
  attribute ram_offset of pixel_mem_reg_2048_2111_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2048_2111_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2048_2111_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2048_2111_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2048_2111_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2048_2111_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2048_2111_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2048_2111_15_17 : label is 2048;
  attribute ram_addr_end of pixel_mem_reg_2048_2111_15_17 : label is 2111;
  attribute ram_offset of pixel_mem_reg_2048_2111_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2048_2111_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2048_2111_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2048_2111_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2048_2111_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2048_2111_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2048_2111_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2048_2111_18_20 : label is 2048;
  attribute ram_addr_end of pixel_mem_reg_2048_2111_18_20 : label is 2111;
  attribute ram_offset of pixel_mem_reg_2048_2111_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2048_2111_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2048_2111_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2048_2111_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2048_2111_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2048_2111_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2048_2111_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2048_2111_21_23 : label is 2048;
  attribute ram_addr_end of pixel_mem_reg_2048_2111_21_23 : label is 2111;
  attribute ram_offset of pixel_mem_reg_2048_2111_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2048_2111_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2048_2111_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2048_2111_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2048_2111_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2048_2111_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2048_2111_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2048_2111_3_5 : label is 2048;
  attribute ram_addr_end of pixel_mem_reg_2048_2111_3_5 : label is 2111;
  attribute ram_offset of pixel_mem_reg_2048_2111_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2048_2111_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2048_2111_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2048_2111_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2048_2111_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2048_2111_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2048_2111_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2048_2111_6_8 : label is 2048;
  attribute ram_addr_end of pixel_mem_reg_2048_2111_6_8 : label is 2111;
  attribute ram_offset of pixel_mem_reg_2048_2111_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2048_2111_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2048_2111_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2048_2111_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2048_2111_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2048_2111_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2048_2111_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2048_2111_9_11 : label is 2048;
  attribute ram_addr_end of pixel_mem_reg_2048_2111_9_11 : label is 2111;
  attribute ram_offset of pixel_mem_reg_2048_2111_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2048_2111_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2048_2111_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2112_2175_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2112_2175_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2112_2175_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2112_2175_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2112_2175_0_2 : label is 2112;
  attribute ram_addr_end of pixel_mem_reg_2112_2175_0_2 : label is 2175;
  attribute ram_offset of pixel_mem_reg_2112_2175_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2112_2175_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2112_2175_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2112_2175_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2112_2175_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2112_2175_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2112_2175_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2112_2175_12_14 : label is 2112;
  attribute ram_addr_end of pixel_mem_reg_2112_2175_12_14 : label is 2175;
  attribute ram_offset of pixel_mem_reg_2112_2175_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2112_2175_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2112_2175_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2112_2175_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2112_2175_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2112_2175_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2112_2175_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2112_2175_15_17 : label is 2112;
  attribute ram_addr_end of pixel_mem_reg_2112_2175_15_17 : label is 2175;
  attribute ram_offset of pixel_mem_reg_2112_2175_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2112_2175_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2112_2175_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2112_2175_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2112_2175_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2112_2175_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2112_2175_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2112_2175_18_20 : label is 2112;
  attribute ram_addr_end of pixel_mem_reg_2112_2175_18_20 : label is 2175;
  attribute ram_offset of pixel_mem_reg_2112_2175_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2112_2175_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2112_2175_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2112_2175_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2112_2175_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2112_2175_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2112_2175_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2112_2175_21_23 : label is 2112;
  attribute ram_addr_end of pixel_mem_reg_2112_2175_21_23 : label is 2175;
  attribute ram_offset of pixel_mem_reg_2112_2175_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2112_2175_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2112_2175_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2112_2175_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2112_2175_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2112_2175_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2112_2175_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2112_2175_3_5 : label is 2112;
  attribute ram_addr_end of pixel_mem_reg_2112_2175_3_5 : label is 2175;
  attribute ram_offset of pixel_mem_reg_2112_2175_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2112_2175_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2112_2175_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2112_2175_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2112_2175_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2112_2175_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2112_2175_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2112_2175_6_8 : label is 2112;
  attribute ram_addr_end of pixel_mem_reg_2112_2175_6_8 : label is 2175;
  attribute ram_offset of pixel_mem_reg_2112_2175_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2112_2175_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2112_2175_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2112_2175_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2112_2175_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2112_2175_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2112_2175_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2112_2175_9_11 : label is 2112;
  attribute ram_addr_end of pixel_mem_reg_2112_2175_9_11 : label is 2175;
  attribute ram_offset of pixel_mem_reg_2112_2175_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2112_2175_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2112_2175_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2176_2239_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2176_2239_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2176_2239_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2176_2239_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2176_2239_0_2 : label is 2176;
  attribute ram_addr_end of pixel_mem_reg_2176_2239_0_2 : label is 2239;
  attribute ram_offset of pixel_mem_reg_2176_2239_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2176_2239_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2176_2239_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2176_2239_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2176_2239_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2176_2239_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2176_2239_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2176_2239_12_14 : label is 2176;
  attribute ram_addr_end of pixel_mem_reg_2176_2239_12_14 : label is 2239;
  attribute ram_offset of pixel_mem_reg_2176_2239_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2176_2239_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2176_2239_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2176_2239_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2176_2239_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2176_2239_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2176_2239_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2176_2239_15_17 : label is 2176;
  attribute ram_addr_end of pixel_mem_reg_2176_2239_15_17 : label is 2239;
  attribute ram_offset of pixel_mem_reg_2176_2239_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2176_2239_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2176_2239_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2176_2239_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2176_2239_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2176_2239_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2176_2239_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2176_2239_18_20 : label is 2176;
  attribute ram_addr_end of pixel_mem_reg_2176_2239_18_20 : label is 2239;
  attribute ram_offset of pixel_mem_reg_2176_2239_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2176_2239_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2176_2239_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2176_2239_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2176_2239_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2176_2239_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2176_2239_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2176_2239_21_23 : label is 2176;
  attribute ram_addr_end of pixel_mem_reg_2176_2239_21_23 : label is 2239;
  attribute ram_offset of pixel_mem_reg_2176_2239_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2176_2239_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2176_2239_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2176_2239_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2176_2239_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2176_2239_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2176_2239_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2176_2239_3_5 : label is 2176;
  attribute ram_addr_end of pixel_mem_reg_2176_2239_3_5 : label is 2239;
  attribute ram_offset of pixel_mem_reg_2176_2239_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2176_2239_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2176_2239_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2176_2239_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2176_2239_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2176_2239_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2176_2239_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2176_2239_6_8 : label is 2176;
  attribute ram_addr_end of pixel_mem_reg_2176_2239_6_8 : label is 2239;
  attribute ram_offset of pixel_mem_reg_2176_2239_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2176_2239_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2176_2239_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2176_2239_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2176_2239_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2176_2239_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2176_2239_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2176_2239_9_11 : label is 2176;
  attribute ram_addr_end of pixel_mem_reg_2176_2239_9_11 : label is 2239;
  attribute ram_offset of pixel_mem_reg_2176_2239_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2176_2239_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2176_2239_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2240_2303_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2240_2303_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2240_2303_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2240_2303_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2240_2303_0_2 : label is 2240;
  attribute ram_addr_end of pixel_mem_reg_2240_2303_0_2 : label is 2303;
  attribute ram_offset of pixel_mem_reg_2240_2303_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2240_2303_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2240_2303_0_2 : label is 2;
  attribute SOFT_HLUTNM of pixel_mem_reg_2240_2303_0_2_i_2 : label is "soft_lutpair41";
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2240_2303_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2240_2303_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2240_2303_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2240_2303_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2240_2303_12_14 : label is 2240;
  attribute ram_addr_end of pixel_mem_reg_2240_2303_12_14 : label is 2303;
  attribute ram_offset of pixel_mem_reg_2240_2303_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2240_2303_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2240_2303_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2240_2303_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2240_2303_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2240_2303_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2240_2303_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2240_2303_15_17 : label is 2240;
  attribute ram_addr_end of pixel_mem_reg_2240_2303_15_17 : label is 2303;
  attribute ram_offset of pixel_mem_reg_2240_2303_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2240_2303_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2240_2303_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2240_2303_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2240_2303_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2240_2303_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2240_2303_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2240_2303_18_20 : label is 2240;
  attribute ram_addr_end of pixel_mem_reg_2240_2303_18_20 : label is 2303;
  attribute ram_offset of pixel_mem_reg_2240_2303_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2240_2303_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2240_2303_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2240_2303_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2240_2303_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2240_2303_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2240_2303_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2240_2303_21_23 : label is 2240;
  attribute ram_addr_end of pixel_mem_reg_2240_2303_21_23 : label is 2303;
  attribute ram_offset of pixel_mem_reg_2240_2303_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2240_2303_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2240_2303_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2240_2303_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2240_2303_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2240_2303_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2240_2303_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2240_2303_3_5 : label is 2240;
  attribute ram_addr_end of pixel_mem_reg_2240_2303_3_5 : label is 2303;
  attribute ram_offset of pixel_mem_reg_2240_2303_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2240_2303_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2240_2303_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2240_2303_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2240_2303_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2240_2303_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2240_2303_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2240_2303_6_8 : label is 2240;
  attribute ram_addr_end of pixel_mem_reg_2240_2303_6_8 : label is 2303;
  attribute ram_offset of pixel_mem_reg_2240_2303_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2240_2303_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2240_2303_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2240_2303_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2240_2303_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2240_2303_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2240_2303_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2240_2303_9_11 : label is 2240;
  attribute ram_addr_end of pixel_mem_reg_2240_2303_9_11 : label is 2303;
  attribute ram_offset of pixel_mem_reg_2240_2303_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2240_2303_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2240_2303_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2304_2367_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2304_2367_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2304_2367_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2304_2367_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2304_2367_0_2 : label is 2304;
  attribute ram_addr_end of pixel_mem_reg_2304_2367_0_2 : label is 2367;
  attribute ram_offset of pixel_mem_reg_2304_2367_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2304_2367_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2304_2367_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2304_2367_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2304_2367_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2304_2367_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2304_2367_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2304_2367_12_14 : label is 2304;
  attribute ram_addr_end of pixel_mem_reg_2304_2367_12_14 : label is 2367;
  attribute ram_offset of pixel_mem_reg_2304_2367_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2304_2367_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2304_2367_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2304_2367_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2304_2367_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2304_2367_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2304_2367_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2304_2367_15_17 : label is 2304;
  attribute ram_addr_end of pixel_mem_reg_2304_2367_15_17 : label is 2367;
  attribute ram_offset of pixel_mem_reg_2304_2367_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2304_2367_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2304_2367_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2304_2367_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2304_2367_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2304_2367_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2304_2367_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2304_2367_18_20 : label is 2304;
  attribute ram_addr_end of pixel_mem_reg_2304_2367_18_20 : label is 2367;
  attribute ram_offset of pixel_mem_reg_2304_2367_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2304_2367_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2304_2367_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2304_2367_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2304_2367_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2304_2367_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2304_2367_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2304_2367_21_23 : label is 2304;
  attribute ram_addr_end of pixel_mem_reg_2304_2367_21_23 : label is 2367;
  attribute ram_offset of pixel_mem_reg_2304_2367_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2304_2367_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2304_2367_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2304_2367_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2304_2367_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2304_2367_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2304_2367_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2304_2367_3_5 : label is 2304;
  attribute ram_addr_end of pixel_mem_reg_2304_2367_3_5 : label is 2367;
  attribute ram_offset of pixel_mem_reg_2304_2367_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2304_2367_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2304_2367_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2304_2367_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2304_2367_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2304_2367_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2304_2367_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2304_2367_6_8 : label is 2304;
  attribute ram_addr_end of pixel_mem_reg_2304_2367_6_8 : label is 2367;
  attribute ram_offset of pixel_mem_reg_2304_2367_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2304_2367_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2304_2367_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2304_2367_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2304_2367_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2304_2367_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2304_2367_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2304_2367_9_11 : label is 2304;
  attribute ram_addr_end of pixel_mem_reg_2304_2367_9_11 : label is 2367;
  attribute ram_offset of pixel_mem_reg_2304_2367_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2304_2367_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2304_2367_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2368_2431_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2368_2431_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2368_2431_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2368_2431_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2368_2431_0_2 : label is 2368;
  attribute ram_addr_end of pixel_mem_reg_2368_2431_0_2 : label is 2431;
  attribute ram_offset of pixel_mem_reg_2368_2431_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2368_2431_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2368_2431_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2368_2431_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2368_2431_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2368_2431_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2368_2431_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2368_2431_12_14 : label is 2368;
  attribute ram_addr_end of pixel_mem_reg_2368_2431_12_14 : label is 2431;
  attribute ram_offset of pixel_mem_reg_2368_2431_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2368_2431_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2368_2431_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2368_2431_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2368_2431_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2368_2431_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2368_2431_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2368_2431_15_17 : label is 2368;
  attribute ram_addr_end of pixel_mem_reg_2368_2431_15_17 : label is 2431;
  attribute ram_offset of pixel_mem_reg_2368_2431_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2368_2431_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2368_2431_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2368_2431_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2368_2431_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2368_2431_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2368_2431_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2368_2431_18_20 : label is 2368;
  attribute ram_addr_end of pixel_mem_reg_2368_2431_18_20 : label is 2431;
  attribute ram_offset of pixel_mem_reg_2368_2431_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2368_2431_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2368_2431_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2368_2431_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2368_2431_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2368_2431_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2368_2431_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2368_2431_21_23 : label is 2368;
  attribute ram_addr_end of pixel_mem_reg_2368_2431_21_23 : label is 2431;
  attribute ram_offset of pixel_mem_reg_2368_2431_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2368_2431_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2368_2431_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2368_2431_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2368_2431_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2368_2431_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2368_2431_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2368_2431_3_5 : label is 2368;
  attribute ram_addr_end of pixel_mem_reg_2368_2431_3_5 : label is 2431;
  attribute ram_offset of pixel_mem_reg_2368_2431_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2368_2431_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2368_2431_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2368_2431_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2368_2431_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2368_2431_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2368_2431_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2368_2431_6_8 : label is 2368;
  attribute ram_addr_end of pixel_mem_reg_2368_2431_6_8 : label is 2431;
  attribute ram_offset of pixel_mem_reg_2368_2431_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2368_2431_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2368_2431_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2368_2431_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2368_2431_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2368_2431_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2368_2431_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2368_2431_9_11 : label is 2368;
  attribute ram_addr_end of pixel_mem_reg_2368_2431_9_11 : label is 2431;
  attribute ram_offset of pixel_mem_reg_2368_2431_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2368_2431_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2368_2431_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2432_2495_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2432_2495_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2432_2495_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2432_2495_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2432_2495_0_2 : label is 2432;
  attribute ram_addr_end of pixel_mem_reg_2432_2495_0_2 : label is 2495;
  attribute ram_offset of pixel_mem_reg_2432_2495_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2432_2495_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2432_2495_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2432_2495_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2432_2495_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2432_2495_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2432_2495_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2432_2495_12_14 : label is 2432;
  attribute ram_addr_end of pixel_mem_reg_2432_2495_12_14 : label is 2495;
  attribute ram_offset of pixel_mem_reg_2432_2495_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2432_2495_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2432_2495_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2432_2495_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2432_2495_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2432_2495_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2432_2495_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2432_2495_15_17 : label is 2432;
  attribute ram_addr_end of pixel_mem_reg_2432_2495_15_17 : label is 2495;
  attribute ram_offset of pixel_mem_reg_2432_2495_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2432_2495_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2432_2495_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2432_2495_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2432_2495_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2432_2495_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2432_2495_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2432_2495_18_20 : label is 2432;
  attribute ram_addr_end of pixel_mem_reg_2432_2495_18_20 : label is 2495;
  attribute ram_offset of pixel_mem_reg_2432_2495_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2432_2495_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2432_2495_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2432_2495_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2432_2495_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2432_2495_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2432_2495_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2432_2495_21_23 : label is 2432;
  attribute ram_addr_end of pixel_mem_reg_2432_2495_21_23 : label is 2495;
  attribute ram_offset of pixel_mem_reg_2432_2495_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2432_2495_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2432_2495_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2432_2495_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2432_2495_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2432_2495_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2432_2495_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2432_2495_3_5 : label is 2432;
  attribute ram_addr_end of pixel_mem_reg_2432_2495_3_5 : label is 2495;
  attribute ram_offset of pixel_mem_reg_2432_2495_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2432_2495_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2432_2495_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2432_2495_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2432_2495_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2432_2495_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2432_2495_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2432_2495_6_8 : label is 2432;
  attribute ram_addr_end of pixel_mem_reg_2432_2495_6_8 : label is 2495;
  attribute ram_offset of pixel_mem_reg_2432_2495_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2432_2495_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2432_2495_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2432_2495_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2432_2495_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2432_2495_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2432_2495_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2432_2495_9_11 : label is 2432;
  attribute ram_addr_end of pixel_mem_reg_2432_2495_9_11 : label is 2495;
  attribute ram_offset of pixel_mem_reg_2432_2495_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2432_2495_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2432_2495_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2496_2559_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2496_2559_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2496_2559_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2496_2559_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2496_2559_0_2 : label is 2496;
  attribute ram_addr_end of pixel_mem_reg_2496_2559_0_2 : label is 2559;
  attribute ram_offset of pixel_mem_reg_2496_2559_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2496_2559_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2496_2559_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2496_2559_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2496_2559_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2496_2559_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2496_2559_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2496_2559_12_14 : label is 2496;
  attribute ram_addr_end of pixel_mem_reg_2496_2559_12_14 : label is 2559;
  attribute ram_offset of pixel_mem_reg_2496_2559_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2496_2559_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2496_2559_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2496_2559_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2496_2559_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2496_2559_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2496_2559_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2496_2559_15_17 : label is 2496;
  attribute ram_addr_end of pixel_mem_reg_2496_2559_15_17 : label is 2559;
  attribute ram_offset of pixel_mem_reg_2496_2559_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2496_2559_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2496_2559_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2496_2559_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2496_2559_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2496_2559_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2496_2559_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2496_2559_18_20 : label is 2496;
  attribute ram_addr_end of pixel_mem_reg_2496_2559_18_20 : label is 2559;
  attribute ram_offset of pixel_mem_reg_2496_2559_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2496_2559_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2496_2559_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2496_2559_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2496_2559_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2496_2559_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2496_2559_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2496_2559_21_23 : label is 2496;
  attribute ram_addr_end of pixel_mem_reg_2496_2559_21_23 : label is 2559;
  attribute ram_offset of pixel_mem_reg_2496_2559_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2496_2559_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2496_2559_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2496_2559_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2496_2559_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2496_2559_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2496_2559_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2496_2559_3_5 : label is 2496;
  attribute ram_addr_end of pixel_mem_reg_2496_2559_3_5 : label is 2559;
  attribute ram_offset of pixel_mem_reg_2496_2559_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2496_2559_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2496_2559_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2496_2559_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2496_2559_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2496_2559_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2496_2559_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2496_2559_6_8 : label is 2496;
  attribute ram_addr_end of pixel_mem_reg_2496_2559_6_8 : label is 2559;
  attribute ram_offset of pixel_mem_reg_2496_2559_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2496_2559_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2496_2559_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2496_2559_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2496_2559_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2496_2559_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2496_2559_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2496_2559_9_11 : label is 2496;
  attribute ram_addr_end of pixel_mem_reg_2496_2559_9_11 : label is 2559;
  attribute ram_offset of pixel_mem_reg_2496_2559_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2496_2559_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2496_2559_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2560_2623_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2560_2623_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2560_2623_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2560_2623_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2560_2623_0_2 : label is 2560;
  attribute ram_addr_end of pixel_mem_reg_2560_2623_0_2 : label is 2623;
  attribute ram_offset of pixel_mem_reg_2560_2623_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2560_2623_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2560_2623_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2560_2623_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2560_2623_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2560_2623_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2560_2623_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2560_2623_12_14 : label is 2560;
  attribute ram_addr_end of pixel_mem_reg_2560_2623_12_14 : label is 2623;
  attribute ram_offset of pixel_mem_reg_2560_2623_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2560_2623_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2560_2623_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2560_2623_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2560_2623_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2560_2623_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2560_2623_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2560_2623_15_17 : label is 2560;
  attribute ram_addr_end of pixel_mem_reg_2560_2623_15_17 : label is 2623;
  attribute ram_offset of pixel_mem_reg_2560_2623_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2560_2623_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2560_2623_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2560_2623_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2560_2623_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2560_2623_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2560_2623_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2560_2623_18_20 : label is 2560;
  attribute ram_addr_end of pixel_mem_reg_2560_2623_18_20 : label is 2623;
  attribute ram_offset of pixel_mem_reg_2560_2623_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2560_2623_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2560_2623_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2560_2623_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2560_2623_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2560_2623_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2560_2623_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2560_2623_21_23 : label is 2560;
  attribute ram_addr_end of pixel_mem_reg_2560_2623_21_23 : label is 2623;
  attribute ram_offset of pixel_mem_reg_2560_2623_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2560_2623_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2560_2623_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2560_2623_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2560_2623_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2560_2623_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2560_2623_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2560_2623_3_5 : label is 2560;
  attribute ram_addr_end of pixel_mem_reg_2560_2623_3_5 : label is 2623;
  attribute ram_offset of pixel_mem_reg_2560_2623_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2560_2623_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2560_2623_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2560_2623_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2560_2623_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2560_2623_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2560_2623_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2560_2623_6_8 : label is 2560;
  attribute ram_addr_end of pixel_mem_reg_2560_2623_6_8 : label is 2623;
  attribute ram_offset of pixel_mem_reg_2560_2623_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2560_2623_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2560_2623_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2560_2623_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2560_2623_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2560_2623_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2560_2623_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2560_2623_9_11 : label is 2560;
  attribute ram_addr_end of pixel_mem_reg_2560_2623_9_11 : label is 2623;
  attribute ram_offset of pixel_mem_reg_2560_2623_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2560_2623_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2560_2623_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_256_319_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_256_319_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_256_319_0_2 : label is 256;
  attribute ram_addr_end of pixel_mem_reg_256_319_0_2 : label is 319;
  attribute ram_offset of pixel_mem_reg_256_319_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_256_319_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_256_319_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_256_319_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_256_319_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_256_319_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_256_319_12_14 : label is 256;
  attribute ram_addr_end of pixel_mem_reg_256_319_12_14 : label is 319;
  attribute ram_offset of pixel_mem_reg_256_319_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_256_319_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_256_319_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_256_319_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_256_319_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_256_319_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_256_319_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_256_319_15_17 : label is 256;
  attribute ram_addr_end of pixel_mem_reg_256_319_15_17 : label is 319;
  attribute ram_offset of pixel_mem_reg_256_319_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_256_319_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_256_319_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_256_319_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_256_319_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_256_319_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_256_319_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_256_319_18_20 : label is 256;
  attribute ram_addr_end of pixel_mem_reg_256_319_18_20 : label is 319;
  attribute ram_offset of pixel_mem_reg_256_319_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_256_319_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_256_319_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_256_319_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_256_319_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_256_319_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_256_319_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_256_319_21_23 : label is 256;
  attribute ram_addr_end of pixel_mem_reg_256_319_21_23 : label is 319;
  attribute ram_offset of pixel_mem_reg_256_319_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_256_319_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_256_319_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_256_319_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_256_319_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_256_319_3_5 : label is 256;
  attribute ram_addr_end of pixel_mem_reg_256_319_3_5 : label is 319;
  attribute ram_offset of pixel_mem_reg_256_319_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_256_319_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_256_319_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_256_319_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_256_319_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_256_319_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_256_319_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_256_319_6_8 : label is 256;
  attribute ram_addr_end of pixel_mem_reg_256_319_6_8 : label is 319;
  attribute ram_offset of pixel_mem_reg_256_319_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_256_319_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_256_319_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_256_319_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_256_319_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_256_319_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_256_319_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_256_319_9_11 : label is 256;
  attribute ram_addr_end of pixel_mem_reg_256_319_9_11 : label is 319;
  attribute ram_offset of pixel_mem_reg_256_319_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_256_319_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_256_319_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2624_2687_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2624_2687_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2624_2687_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2624_2687_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2624_2687_0_2 : label is 2624;
  attribute ram_addr_end of pixel_mem_reg_2624_2687_0_2 : label is 2687;
  attribute ram_offset of pixel_mem_reg_2624_2687_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2624_2687_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2624_2687_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2624_2687_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2624_2687_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2624_2687_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2624_2687_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2624_2687_12_14 : label is 2624;
  attribute ram_addr_end of pixel_mem_reg_2624_2687_12_14 : label is 2687;
  attribute ram_offset of pixel_mem_reg_2624_2687_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2624_2687_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2624_2687_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2624_2687_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2624_2687_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2624_2687_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2624_2687_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2624_2687_15_17 : label is 2624;
  attribute ram_addr_end of pixel_mem_reg_2624_2687_15_17 : label is 2687;
  attribute ram_offset of pixel_mem_reg_2624_2687_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2624_2687_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2624_2687_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2624_2687_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2624_2687_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2624_2687_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2624_2687_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2624_2687_18_20 : label is 2624;
  attribute ram_addr_end of pixel_mem_reg_2624_2687_18_20 : label is 2687;
  attribute ram_offset of pixel_mem_reg_2624_2687_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2624_2687_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2624_2687_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2624_2687_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2624_2687_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2624_2687_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2624_2687_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2624_2687_21_23 : label is 2624;
  attribute ram_addr_end of pixel_mem_reg_2624_2687_21_23 : label is 2687;
  attribute ram_offset of pixel_mem_reg_2624_2687_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2624_2687_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2624_2687_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2624_2687_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2624_2687_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2624_2687_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2624_2687_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2624_2687_3_5 : label is 2624;
  attribute ram_addr_end of pixel_mem_reg_2624_2687_3_5 : label is 2687;
  attribute ram_offset of pixel_mem_reg_2624_2687_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2624_2687_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2624_2687_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2624_2687_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2624_2687_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2624_2687_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2624_2687_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2624_2687_6_8 : label is 2624;
  attribute ram_addr_end of pixel_mem_reg_2624_2687_6_8 : label is 2687;
  attribute ram_offset of pixel_mem_reg_2624_2687_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2624_2687_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2624_2687_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2624_2687_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2624_2687_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2624_2687_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2624_2687_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2624_2687_9_11 : label is 2624;
  attribute ram_addr_end of pixel_mem_reg_2624_2687_9_11 : label is 2687;
  attribute ram_offset of pixel_mem_reg_2624_2687_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2624_2687_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2624_2687_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2688_2751_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2688_2751_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2688_2751_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2688_2751_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2688_2751_0_2 : label is 2688;
  attribute ram_addr_end of pixel_mem_reg_2688_2751_0_2 : label is 2751;
  attribute ram_offset of pixel_mem_reg_2688_2751_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2688_2751_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2688_2751_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2688_2751_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2688_2751_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2688_2751_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2688_2751_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2688_2751_12_14 : label is 2688;
  attribute ram_addr_end of pixel_mem_reg_2688_2751_12_14 : label is 2751;
  attribute ram_offset of pixel_mem_reg_2688_2751_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2688_2751_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2688_2751_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2688_2751_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2688_2751_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2688_2751_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2688_2751_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2688_2751_15_17 : label is 2688;
  attribute ram_addr_end of pixel_mem_reg_2688_2751_15_17 : label is 2751;
  attribute ram_offset of pixel_mem_reg_2688_2751_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2688_2751_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2688_2751_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2688_2751_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2688_2751_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2688_2751_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2688_2751_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2688_2751_18_20 : label is 2688;
  attribute ram_addr_end of pixel_mem_reg_2688_2751_18_20 : label is 2751;
  attribute ram_offset of pixel_mem_reg_2688_2751_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2688_2751_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2688_2751_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2688_2751_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2688_2751_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2688_2751_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2688_2751_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2688_2751_21_23 : label is 2688;
  attribute ram_addr_end of pixel_mem_reg_2688_2751_21_23 : label is 2751;
  attribute ram_offset of pixel_mem_reg_2688_2751_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2688_2751_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2688_2751_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2688_2751_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2688_2751_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2688_2751_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2688_2751_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2688_2751_3_5 : label is 2688;
  attribute ram_addr_end of pixel_mem_reg_2688_2751_3_5 : label is 2751;
  attribute ram_offset of pixel_mem_reg_2688_2751_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2688_2751_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2688_2751_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2688_2751_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2688_2751_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2688_2751_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2688_2751_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2688_2751_6_8 : label is 2688;
  attribute ram_addr_end of pixel_mem_reg_2688_2751_6_8 : label is 2751;
  attribute ram_offset of pixel_mem_reg_2688_2751_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2688_2751_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2688_2751_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2688_2751_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2688_2751_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2688_2751_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2688_2751_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2688_2751_9_11 : label is 2688;
  attribute ram_addr_end of pixel_mem_reg_2688_2751_9_11 : label is 2751;
  attribute ram_offset of pixel_mem_reg_2688_2751_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2688_2751_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2688_2751_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2752_2815_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2752_2815_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2752_2815_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2752_2815_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2752_2815_0_2 : label is 2752;
  attribute ram_addr_end of pixel_mem_reg_2752_2815_0_2 : label is 2815;
  attribute ram_offset of pixel_mem_reg_2752_2815_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2752_2815_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2752_2815_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2752_2815_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2752_2815_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2752_2815_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2752_2815_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2752_2815_12_14 : label is 2752;
  attribute ram_addr_end of pixel_mem_reg_2752_2815_12_14 : label is 2815;
  attribute ram_offset of pixel_mem_reg_2752_2815_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2752_2815_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2752_2815_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2752_2815_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2752_2815_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2752_2815_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2752_2815_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2752_2815_15_17 : label is 2752;
  attribute ram_addr_end of pixel_mem_reg_2752_2815_15_17 : label is 2815;
  attribute ram_offset of pixel_mem_reg_2752_2815_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2752_2815_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2752_2815_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2752_2815_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2752_2815_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2752_2815_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2752_2815_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2752_2815_18_20 : label is 2752;
  attribute ram_addr_end of pixel_mem_reg_2752_2815_18_20 : label is 2815;
  attribute ram_offset of pixel_mem_reg_2752_2815_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2752_2815_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2752_2815_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2752_2815_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2752_2815_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2752_2815_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2752_2815_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2752_2815_21_23 : label is 2752;
  attribute ram_addr_end of pixel_mem_reg_2752_2815_21_23 : label is 2815;
  attribute ram_offset of pixel_mem_reg_2752_2815_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2752_2815_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2752_2815_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2752_2815_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2752_2815_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2752_2815_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2752_2815_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2752_2815_3_5 : label is 2752;
  attribute ram_addr_end of pixel_mem_reg_2752_2815_3_5 : label is 2815;
  attribute ram_offset of pixel_mem_reg_2752_2815_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2752_2815_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2752_2815_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2752_2815_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2752_2815_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2752_2815_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2752_2815_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2752_2815_6_8 : label is 2752;
  attribute ram_addr_end of pixel_mem_reg_2752_2815_6_8 : label is 2815;
  attribute ram_offset of pixel_mem_reg_2752_2815_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2752_2815_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2752_2815_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2752_2815_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2752_2815_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2752_2815_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2752_2815_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2752_2815_9_11 : label is 2752;
  attribute ram_addr_end of pixel_mem_reg_2752_2815_9_11 : label is 2815;
  attribute ram_offset of pixel_mem_reg_2752_2815_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2752_2815_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2752_2815_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2816_2879_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2816_2879_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2816_2879_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2816_2879_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2816_2879_0_2 : label is 2816;
  attribute ram_addr_end of pixel_mem_reg_2816_2879_0_2 : label is 2879;
  attribute ram_offset of pixel_mem_reg_2816_2879_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2816_2879_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2816_2879_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2816_2879_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2816_2879_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2816_2879_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2816_2879_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2816_2879_12_14 : label is 2816;
  attribute ram_addr_end of pixel_mem_reg_2816_2879_12_14 : label is 2879;
  attribute ram_offset of pixel_mem_reg_2816_2879_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2816_2879_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2816_2879_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2816_2879_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2816_2879_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2816_2879_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2816_2879_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2816_2879_15_17 : label is 2816;
  attribute ram_addr_end of pixel_mem_reg_2816_2879_15_17 : label is 2879;
  attribute ram_offset of pixel_mem_reg_2816_2879_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2816_2879_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2816_2879_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2816_2879_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2816_2879_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2816_2879_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2816_2879_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2816_2879_18_20 : label is 2816;
  attribute ram_addr_end of pixel_mem_reg_2816_2879_18_20 : label is 2879;
  attribute ram_offset of pixel_mem_reg_2816_2879_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2816_2879_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2816_2879_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2816_2879_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2816_2879_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2816_2879_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2816_2879_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2816_2879_21_23 : label is 2816;
  attribute ram_addr_end of pixel_mem_reg_2816_2879_21_23 : label is 2879;
  attribute ram_offset of pixel_mem_reg_2816_2879_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2816_2879_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2816_2879_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2816_2879_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2816_2879_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2816_2879_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2816_2879_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2816_2879_3_5 : label is 2816;
  attribute ram_addr_end of pixel_mem_reg_2816_2879_3_5 : label is 2879;
  attribute ram_offset of pixel_mem_reg_2816_2879_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2816_2879_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2816_2879_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2816_2879_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2816_2879_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2816_2879_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2816_2879_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2816_2879_6_8 : label is 2816;
  attribute ram_addr_end of pixel_mem_reg_2816_2879_6_8 : label is 2879;
  attribute ram_offset of pixel_mem_reg_2816_2879_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2816_2879_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2816_2879_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2816_2879_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2816_2879_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2816_2879_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2816_2879_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2816_2879_9_11 : label is 2816;
  attribute ram_addr_end of pixel_mem_reg_2816_2879_9_11 : label is 2879;
  attribute ram_offset of pixel_mem_reg_2816_2879_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2816_2879_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2816_2879_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2880_2943_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2880_2943_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2880_2943_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2880_2943_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2880_2943_0_2 : label is 2880;
  attribute ram_addr_end of pixel_mem_reg_2880_2943_0_2 : label is 2943;
  attribute ram_offset of pixel_mem_reg_2880_2943_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2880_2943_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2880_2943_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2880_2943_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2880_2943_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2880_2943_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2880_2943_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2880_2943_12_14 : label is 2880;
  attribute ram_addr_end of pixel_mem_reg_2880_2943_12_14 : label is 2943;
  attribute ram_offset of pixel_mem_reg_2880_2943_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2880_2943_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2880_2943_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2880_2943_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2880_2943_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2880_2943_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2880_2943_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2880_2943_15_17 : label is 2880;
  attribute ram_addr_end of pixel_mem_reg_2880_2943_15_17 : label is 2943;
  attribute ram_offset of pixel_mem_reg_2880_2943_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2880_2943_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2880_2943_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2880_2943_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2880_2943_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2880_2943_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2880_2943_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2880_2943_18_20 : label is 2880;
  attribute ram_addr_end of pixel_mem_reg_2880_2943_18_20 : label is 2943;
  attribute ram_offset of pixel_mem_reg_2880_2943_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2880_2943_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2880_2943_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2880_2943_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2880_2943_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2880_2943_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2880_2943_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2880_2943_21_23 : label is 2880;
  attribute ram_addr_end of pixel_mem_reg_2880_2943_21_23 : label is 2943;
  attribute ram_offset of pixel_mem_reg_2880_2943_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2880_2943_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2880_2943_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2880_2943_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2880_2943_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2880_2943_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2880_2943_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2880_2943_3_5 : label is 2880;
  attribute ram_addr_end of pixel_mem_reg_2880_2943_3_5 : label is 2943;
  attribute ram_offset of pixel_mem_reg_2880_2943_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2880_2943_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2880_2943_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2880_2943_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2880_2943_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2880_2943_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2880_2943_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2880_2943_6_8 : label is 2880;
  attribute ram_addr_end of pixel_mem_reg_2880_2943_6_8 : label is 2943;
  attribute ram_offset of pixel_mem_reg_2880_2943_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2880_2943_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2880_2943_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2880_2943_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2880_2943_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2880_2943_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2880_2943_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2880_2943_9_11 : label is 2880;
  attribute ram_addr_end of pixel_mem_reg_2880_2943_9_11 : label is 2943;
  attribute ram_offset of pixel_mem_reg_2880_2943_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2880_2943_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2880_2943_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2944_3007_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2944_3007_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2944_3007_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2944_3007_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2944_3007_0_2 : label is 2944;
  attribute ram_addr_end of pixel_mem_reg_2944_3007_0_2 : label is 3007;
  attribute ram_offset of pixel_mem_reg_2944_3007_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2944_3007_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_2944_3007_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2944_3007_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2944_3007_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2944_3007_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2944_3007_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2944_3007_12_14 : label is 2944;
  attribute ram_addr_end of pixel_mem_reg_2944_3007_12_14 : label is 3007;
  attribute ram_offset of pixel_mem_reg_2944_3007_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2944_3007_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_2944_3007_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2944_3007_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2944_3007_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2944_3007_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2944_3007_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2944_3007_15_17 : label is 2944;
  attribute ram_addr_end of pixel_mem_reg_2944_3007_15_17 : label is 3007;
  attribute ram_offset of pixel_mem_reg_2944_3007_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2944_3007_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_2944_3007_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2944_3007_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2944_3007_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2944_3007_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2944_3007_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2944_3007_18_20 : label is 2944;
  attribute ram_addr_end of pixel_mem_reg_2944_3007_18_20 : label is 3007;
  attribute ram_offset of pixel_mem_reg_2944_3007_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2944_3007_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_2944_3007_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2944_3007_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2944_3007_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2944_3007_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2944_3007_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2944_3007_21_23 : label is 2944;
  attribute ram_addr_end of pixel_mem_reg_2944_3007_21_23 : label is 3007;
  attribute ram_offset of pixel_mem_reg_2944_3007_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2944_3007_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_2944_3007_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2944_3007_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2944_3007_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2944_3007_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2944_3007_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2944_3007_3_5 : label is 2944;
  attribute ram_addr_end of pixel_mem_reg_2944_3007_3_5 : label is 3007;
  attribute ram_offset of pixel_mem_reg_2944_3007_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2944_3007_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_2944_3007_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2944_3007_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2944_3007_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2944_3007_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2944_3007_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2944_3007_6_8 : label is 2944;
  attribute ram_addr_end of pixel_mem_reg_2944_3007_6_8 : label is 3007;
  attribute ram_offset of pixel_mem_reg_2944_3007_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2944_3007_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_2944_3007_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_2944_3007_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_2944_3007_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_2944_3007_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_2944_3007_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_2944_3007_9_11 : label is 2944;
  attribute ram_addr_end of pixel_mem_reg_2944_3007_9_11 : label is 3007;
  attribute ram_offset of pixel_mem_reg_2944_3007_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_2944_3007_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_2944_3007_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3008_3071_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3008_3071_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3008_3071_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3008_3071_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3008_3071_0_2 : label is 3008;
  attribute ram_addr_end of pixel_mem_reg_3008_3071_0_2 : label is 3071;
  attribute ram_offset of pixel_mem_reg_3008_3071_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3008_3071_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3008_3071_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3008_3071_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3008_3071_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3008_3071_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3008_3071_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3008_3071_12_14 : label is 3008;
  attribute ram_addr_end of pixel_mem_reg_3008_3071_12_14 : label is 3071;
  attribute ram_offset of pixel_mem_reg_3008_3071_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3008_3071_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3008_3071_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3008_3071_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3008_3071_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3008_3071_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3008_3071_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3008_3071_15_17 : label is 3008;
  attribute ram_addr_end of pixel_mem_reg_3008_3071_15_17 : label is 3071;
  attribute ram_offset of pixel_mem_reg_3008_3071_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3008_3071_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3008_3071_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3008_3071_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3008_3071_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3008_3071_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3008_3071_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3008_3071_18_20 : label is 3008;
  attribute ram_addr_end of pixel_mem_reg_3008_3071_18_20 : label is 3071;
  attribute ram_offset of pixel_mem_reg_3008_3071_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3008_3071_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3008_3071_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3008_3071_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3008_3071_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3008_3071_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3008_3071_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3008_3071_21_23 : label is 3008;
  attribute ram_addr_end of pixel_mem_reg_3008_3071_21_23 : label is 3071;
  attribute ram_offset of pixel_mem_reg_3008_3071_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3008_3071_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3008_3071_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3008_3071_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3008_3071_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3008_3071_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3008_3071_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3008_3071_3_5 : label is 3008;
  attribute ram_addr_end of pixel_mem_reg_3008_3071_3_5 : label is 3071;
  attribute ram_offset of pixel_mem_reg_3008_3071_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3008_3071_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3008_3071_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3008_3071_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3008_3071_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3008_3071_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3008_3071_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3008_3071_6_8 : label is 3008;
  attribute ram_addr_end of pixel_mem_reg_3008_3071_6_8 : label is 3071;
  attribute ram_offset of pixel_mem_reg_3008_3071_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3008_3071_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3008_3071_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3008_3071_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3008_3071_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3008_3071_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3008_3071_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3008_3071_9_11 : label is 3008;
  attribute ram_addr_end of pixel_mem_reg_3008_3071_9_11 : label is 3071;
  attribute ram_offset of pixel_mem_reg_3008_3071_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3008_3071_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3008_3071_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3072_3135_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3072_3135_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3072_3135_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3072_3135_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3072_3135_0_2 : label is 3072;
  attribute ram_addr_end of pixel_mem_reg_3072_3135_0_2 : label is 3135;
  attribute ram_offset of pixel_mem_reg_3072_3135_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3072_3135_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3072_3135_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3072_3135_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3072_3135_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3072_3135_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3072_3135_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3072_3135_12_14 : label is 3072;
  attribute ram_addr_end of pixel_mem_reg_3072_3135_12_14 : label is 3135;
  attribute ram_offset of pixel_mem_reg_3072_3135_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3072_3135_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3072_3135_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3072_3135_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3072_3135_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3072_3135_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3072_3135_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3072_3135_15_17 : label is 3072;
  attribute ram_addr_end of pixel_mem_reg_3072_3135_15_17 : label is 3135;
  attribute ram_offset of pixel_mem_reg_3072_3135_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3072_3135_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3072_3135_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3072_3135_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3072_3135_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3072_3135_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3072_3135_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3072_3135_18_20 : label is 3072;
  attribute ram_addr_end of pixel_mem_reg_3072_3135_18_20 : label is 3135;
  attribute ram_offset of pixel_mem_reg_3072_3135_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3072_3135_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3072_3135_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3072_3135_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3072_3135_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3072_3135_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3072_3135_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3072_3135_21_23 : label is 3072;
  attribute ram_addr_end of pixel_mem_reg_3072_3135_21_23 : label is 3135;
  attribute ram_offset of pixel_mem_reg_3072_3135_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3072_3135_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3072_3135_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3072_3135_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3072_3135_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3072_3135_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3072_3135_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3072_3135_3_5 : label is 3072;
  attribute ram_addr_end of pixel_mem_reg_3072_3135_3_5 : label is 3135;
  attribute ram_offset of pixel_mem_reg_3072_3135_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3072_3135_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3072_3135_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3072_3135_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3072_3135_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3072_3135_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3072_3135_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3072_3135_6_8 : label is 3072;
  attribute ram_addr_end of pixel_mem_reg_3072_3135_6_8 : label is 3135;
  attribute ram_offset of pixel_mem_reg_3072_3135_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3072_3135_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3072_3135_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3072_3135_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3072_3135_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3072_3135_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3072_3135_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3072_3135_9_11 : label is 3072;
  attribute ram_addr_end of pixel_mem_reg_3072_3135_9_11 : label is 3135;
  attribute ram_offset of pixel_mem_reg_3072_3135_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3072_3135_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3072_3135_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3136_3199_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3136_3199_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3136_3199_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3136_3199_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3136_3199_0_2 : label is 3136;
  attribute ram_addr_end of pixel_mem_reg_3136_3199_0_2 : label is 3199;
  attribute ram_offset of pixel_mem_reg_3136_3199_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3136_3199_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3136_3199_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3136_3199_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3136_3199_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3136_3199_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3136_3199_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3136_3199_12_14 : label is 3136;
  attribute ram_addr_end of pixel_mem_reg_3136_3199_12_14 : label is 3199;
  attribute ram_offset of pixel_mem_reg_3136_3199_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3136_3199_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3136_3199_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3136_3199_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3136_3199_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3136_3199_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3136_3199_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3136_3199_15_17 : label is 3136;
  attribute ram_addr_end of pixel_mem_reg_3136_3199_15_17 : label is 3199;
  attribute ram_offset of pixel_mem_reg_3136_3199_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3136_3199_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3136_3199_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3136_3199_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3136_3199_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3136_3199_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3136_3199_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3136_3199_18_20 : label is 3136;
  attribute ram_addr_end of pixel_mem_reg_3136_3199_18_20 : label is 3199;
  attribute ram_offset of pixel_mem_reg_3136_3199_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3136_3199_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3136_3199_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3136_3199_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3136_3199_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3136_3199_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3136_3199_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3136_3199_21_23 : label is 3136;
  attribute ram_addr_end of pixel_mem_reg_3136_3199_21_23 : label is 3199;
  attribute ram_offset of pixel_mem_reg_3136_3199_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3136_3199_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3136_3199_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3136_3199_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3136_3199_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3136_3199_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3136_3199_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3136_3199_3_5 : label is 3136;
  attribute ram_addr_end of pixel_mem_reg_3136_3199_3_5 : label is 3199;
  attribute ram_offset of pixel_mem_reg_3136_3199_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3136_3199_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3136_3199_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3136_3199_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3136_3199_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3136_3199_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3136_3199_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3136_3199_6_8 : label is 3136;
  attribute ram_addr_end of pixel_mem_reg_3136_3199_6_8 : label is 3199;
  attribute ram_offset of pixel_mem_reg_3136_3199_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3136_3199_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3136_3199_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3136_3199_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3136_3199_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3136_3199_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3136_3199_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3136_3199_9_11 : label is 3136;
  attribute ram_addr_end of pixel_mem_reg_3136_3199_9_11 : label is 3199;
  attribute ram_offset of pixel_mem_reg_3136_3199_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3136_3199_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3136_3199_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3200_3263_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3200_3263_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3200_3263_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3200_3263_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3200_3263_0_2 : label is 3200;
  attribute ram_addr_end of pixel_mem_reg_3200_3263_0_2 : label is 3263;
  attribute ram_offset of pixel_mem_reg_3200_3263_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3200_3263_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3200_3263_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3200_3263_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3200_3263_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3200_3263_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3200_3263_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3200_3263_12_14 : label is 3200;
  attribute ram_addr_end of pixel_mem_reg_3200_3263_12_14 : label is 3263;
  attribute ram_offset of pixel_mem_reg_3200_3263_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3200_3263_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3200_3263_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3200_3263_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3200_3263_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3200_3263_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3200_3263_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3200_3263_15_17 : label is 3200;
  attribute ram_addr_end of pixel_mem_reg_3200_3263_15_17 : label is 3263;
  attribute ram_offset of pixel_mem_reg_3200_3263_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3200_3263_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3200_3263_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3200_3263_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3200_3263_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3200_3263_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3200_3263_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3200_3263_18_20 : label is 3200;
  attribute ram_addr_end of pixel_mem_reg_3200_3263_18_20 : label is 3263;
  attribute ram_offset of pixel_mem_reg_3200_3263_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3200_3263_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3200_3263_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3200_3263_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3200_3263_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3200_3263_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3200_3263_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3200_3263_21_23 : label is 3200;
  attribute ram_addr_end of pixel_mem_reg_3200_3263_21_23 : label is 3263;
  attribute ram_offset of pixel_mem_reg_3200_3263_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3200_3263_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3200_3263_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3200_3263_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3200_3263_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3200_3263_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3200_3263_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3200_3263_3_5 : label is 3200;
  attribute ram_addr_end of pixel_mem_reg_3200_3263_3_5 : label is 3263;
  attribute ram_offset of pixel_mem_reg_3200_3263_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3200_3263_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3200_3263_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3200_3263_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3200_3263_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3200_3263_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3200_3263_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3200_3263_6_8 : label is 3200;
  attribute ram_addr_end of pixel_mem_reg_3200_3263_6_8 : label is 3263;
  attribute ram_offset of pixel_mem_reg_3200_3263_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3200_3263_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3200_3263_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3200_3263_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3200_3263_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3200_3263_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3200_3263_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3200_3263_9_11 : label is 3200;
  attribute ram_addr_end of pixel_mem_reg_3200_3263_9_11 : label is 3263;
  attribute ram_offset of pixel_mem_reg_3200_3263_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3200_3263_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3200_3263_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_320_383_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_320_383_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_320_383_0_2 : label is 320;
  attribute ram_addr_end of pixel_mem_reg_320_383_0_2 : label is 383;
  attribute ram_offset of pixel_mem_reg_320_383_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_320_383_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_320_383_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_320_383_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_320_383_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_320_383_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_320_383_12_14 : label is 320;
  attribute ram_addr_end of pixel_mem_reg_320_383_12_14 : label is 383;
  attribute ram_offset of pixel_mem_reg_320_383_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_320_383_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_320_383_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_320_383_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_320_383_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_320_383_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_320_383_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_320_383_15_17 : label is 320;
  attribute ram_addr_end of pixel_mem_reg_320_383_15_17 : label is 383;
  attribute ram_offset of pixel_mem_reg_320_383_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_320_383_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_320_383_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_320_383_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_320_383_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_320_383_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_320_383_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_320_383_18_20 : label is 320;
  attribute ram_addr_end of pixel_mem_reg_320_383_18_20 : label is 383;
  attribute ram_offset of pixel_mem_reg_320_383_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_320_383_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_320_383_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_320_383_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_320_383_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_320_383_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_320_383_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_320_383_21_23 : label is 320;
  attribute ram_addr_end of pixel_mem_reg_320_383_21_23 : label is 383;
  attribute ram_offset of pixel_mem_reg_320_383_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_320_383_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_320_383_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_320_383_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_320_383_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_320_383_3_5 : label is 320;
  attribute ram_addr_end of pixel_mem_reg_320_383_3_5 : label is 383;
  attribute ram_offset of pixel_mem_reg_320_383_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_320_383_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_320_383_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_320_383_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_320_383_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_320_383_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_320_383_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_320_383_6_8 : label is 320;
  attribute ram_addr_end of pixel_mem_reg_320_383_6_8 : label is 383;
  attribute ram_offset of pixel_mem_reg_320_383_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_320_383_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_320_383_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_320_383_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_320_383_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_320_383_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_320_383_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_320_383_9_11 : label is 320;
  attribute ram_addr_end of pixel_mem_reg_320_383_9_11 : label is 383;
  attribute ram_offset of pixel_mem_reg_320_383_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_320_383_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_320_383_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3264_3327_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3264_3327_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3264_3327_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3264_3327_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3264_3327_0_2 : label is 3264;
  attribute ram_addr_end of pixel_mem_reg_3264_3327_0_2 : label is 3327;
  attribute ram_offset of pixel_mem_reg_3264_3327_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3264_3327_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3264_3327_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3264_3327_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3264_3327_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3264_3327_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3264_3327_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3264_3327_12_14 : label is 3264;
  attribute ram_addr_end of pixel_mem_reg_3264_3327_12_14 : label is 3327;
  attribute ram_offset of pixel_mem_reg_3264_3327_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3264_3327_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3264_3327_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3264_3327_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3264_3327_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3264_3327_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3264_3327_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3264_3327_15_17 : label is 3264;
  attribute ram_addr_end of pixel_mem_reg_3264_3327_15_17 : label is 3327;
  attribute ram_offset of pixel_mem_reg_3264_3327_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3264_3327_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3264_3327_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3264_3327_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3264_3327_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3264_3327_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3264_3327_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3264_3327_18_20 : label is 3264;
  attribute ram_addr_end of pixel_mem_reg_3264_3327_18_20 : label is 3327;
  attribute ram_offset of pixel_mem_reg_3264_3327_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3264_3327_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3264_3327_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3264_3327_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3264_3327_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3264_3327_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3264_3327_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3264_3327_21_23 : label is 3264;
  attribute ram_addr_end of pixel_mem_reg_3264_3327_21_23 : label is 3327;
  attribute ram_offset of pixel_mem_reg_3264_3327_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3264_3327_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3264_3327_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3264_3327_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3264_3327_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3264_3327_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3264_3327_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3264_3327_3_5 : label is 3264;
  attribute ram_addr_end of pixel_mem_reg_3264_3327_3_5 : label is 3327;
  attribute ram_offset of pixel_mem_reg_3264_3327_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3264_3327_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3264_3327_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3264_3327_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3264_3327_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3264_3327_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3264_3327_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3264_3327_6_8 : label is 3264;
  attribute ram_addr_end of pixel_mem_reg_3264_3327_6_8 : label is 3327;
  attribute ram_offset of pixel_mem_reg_3264_3327_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3264_3327_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3264_3327_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3264_3327_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3264_3327_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3264_3327_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3264_3327_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3264_3327_9_11 : label is 3264;
  attribute ram_addr_end of pixel_mem_reg_3264_3327_9_11 : label is 3327;
  attribute ram_offset of pixel_mem_reg_3264_3327_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3264_3327_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3264_3327_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3328_3391_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3328_3391_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3328_3391_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3328_3391_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3328_3391_0_2 : label is 3328;
  attribute ram_addr_end of pixel_mem_reg_3328_3391_0_2 : label is 3391;
  attribute ram_offset of pixel_mem_reg_3328_3391_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3328_3391_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3328_3391_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3328_3391_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3328_3391_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3328_3391_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3328_3391_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3328_3391_12_14 : label is 3328;
  attribute ram_addr_end of pixel_mem_reg_3328_3391_12_14 : label is 3391;
  attribute ram_offset of pixel_mem_reg_3328_3391_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3328_3391_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3328_3391_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3328_3391_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3328_3391_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3328_3391_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3328_3391_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3328_3391_15_17 : label is 3328;
  attribute ram_addr_end of pixel_mem_reg_3328_3391_15_17 : label is 3391;
  attribute ram_offset of pixel_mem_reg_3328_3391_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3328_3391_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3328_3391_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3328_3391_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3328_3391_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3328_3391_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3328_3391_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3328_3391_18_20 : label is 3328;
  attribute ram_addr_end of pixel_mem_reg_3328_3391_18_20 : label is 3391;
  attribute ram_offset of pixel_mem_reg_3328_3391_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3328_3391_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3328_3391_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3328_3391_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3328_3391_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3328_3391_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3328_3391_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3328_3391_21_23 : label is 3328;
  attribute ram_addr_end of pixel_mem_reg_3328_3391_21_23 : label is 3391;
  attribute ram_offset of pixel_mem_reg_3328_3391_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3328_3391_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3328_3391_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3328_3391_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3328_3391_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3328_3391_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3328_3391_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3328_3391_3_5 : label is 3328;
  attribute ram_addr_end of pixel_mem_reg_3328_3391_3_5 : label is 3391;
  attribute ram_offset of pixel_mem_reg_3328_3391_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3328_3391_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3328_3391_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3328_3391_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3328_3391_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3328_3391_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3328_3391_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3328_3391_6_8 : label is 3328;
  attribute ram_addr_end of pixel_mem_reg_3328_3391_6_8 : label is 3391;
  attribute ram_offset of pixel_mem_reg_3328_3391_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3328_3391_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3328_3391_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3328_3391_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3328_3391_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3328_3391_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3328_3391_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3328_3391_9_11 : label is 3328;
  attribute ram_addr_end of pixel_mem_reg_3328_3391_9_11 : label is 3391;
  attribute ram_offset of pixel_mem_reg_3328_3391_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3328_3391_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3328_3391_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3392_3455_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3392_3455_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3392_3455_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3392_3455_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3392_3455_0_2 : label is 3392;
  attribute ram_addr_end of pixel_mem_reg_3392_3455_0_2 : label is 3455;
  attribute ram_offset of pixel_mem_reg_3392_3455_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3392_3455_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3392_3455_0_2 : label is 2;
  attribute SOFT_HLUTNM of pixel_mem_reg_3392_3455_0_2_i_2 : label is "soft_lutpair40";
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3392_3455_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3392_3455_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3392_3455_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3392_3455_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3392_3455_12_14 : label is 3392;
  attribute ram_addr_end of pixel_mem_reg_3392_3455_12_14 : label is 3455;
  attribute ram_offset of pixel_mem_reg_3392_3455_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3392_3455_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3392_3455_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3392_3455_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3392_3455_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3392_3455_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3392_3455_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3392_3455_15_17 : label is 3392;
  attribute ram_addr_end of pixel_mem_reg_3392_3455_15_17 : label is 3455;
  attribute ram_offset of pixel_mem_reg_3392_3455_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3392_3455_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3392_3455_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3392_3455_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3392_3455_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3392_3455_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3392_3455_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3392_3455_18_20 : label is 3392;
  attribute ram_addr_end of pixel_mem_reg_3392_3455_18_20 : label is 3455;
  attribute ram_offset of pixel_mem_reg_3392_3455_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3392_3455_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3392_3455_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3392_3455_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3392_3455_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3392_3455_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3392_3455_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3392_3455_21_23 : label is 3392;
  attribute ram_addr_end of pixel_mem_reg_3392_3455_21_23 : label is 3455;
  attribute ram_offset of pixel_mem_reg_3392_3455_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3392_3455_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3392_3455_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3392_3455_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3392_3455_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3392_3455_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3392_3455_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3392_3455_3_5 : label is 3392;
  attribute ram_addr_end of pixel_mem_reg_3392_3455_3_5 : label is 3455;
  attribute ram_offset of pixel_mem_reg_3392_3455_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3392_3455_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3392_3455_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3392_3455_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3392_3455_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3392_3455_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3392_3455_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3392_3455_6_8 : label is 3392;
  attribute ram_addr_end of pixel_mem_reg_3392_3455_6_8 : label is 3455;
  attribute ram_offset of pixel_mem_reg_3392_3455_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3392_3455_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3392_3455_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3392_3455_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3392_3455_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3392_3455_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3392_3455_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3392_3455_9_11 : label is 3392;
  attribute ram_addr_end of pixel_mem_reg_3392_3455_9_11 : label is 3455;
  attribute ram_offset of pixel_mem_reg_3392_3455_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3392_3455_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3392_3455_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3456_3519_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3456_3519_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3456_3519_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3456_3519_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3456_3519_0_2 : label is 3456;
  attribute ram_addr_end of pixel_mem_reg_3456_3519_0_2 : label is 3519;
  attribute ram_offset of pixel_mem_reg_3456_3519_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3456_3519_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3456_3519_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3456_3519_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3456_3519_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3456_3519_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3456_3519_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3456_3519_12_14 : label is 3456;
  attribute ram_addr_end of pixel_mem_reg_3456_3519_12_14 : label is 3519;
  attribute ram_offset of pixel_mem_reg_3456_3519_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3456_3519_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3456_3519_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3456_3519_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3456_3519_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3456_3519_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3456_3519_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3456_3519_15_17 : label is 3456;
  attribute ram_addr_end of pixel_mem_reg_3456_3519_15_17 : label is 3519;
  attribute ram_offset of pixel_mem_reg_3456_3519_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3456_3519_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3456_3519_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3456_3519_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3456_3519_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3456_3519_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3456_3519_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3456_3519_18_20 : label is 3456;
  attribute ram_addr_end of pixel_mem_reg_3456_3519_18_20 : label is 3519;
  attribute ram_offset of pixel_mem_reg_3456_3519_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3456_3519_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3456_3519_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3456_3519_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3456_3519_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3456_3519_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3456_3519_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3456_3519_21_23 : label is 3456;
  attribute ram_addr_end of pixel_mem_reg_3456_3519_21_23 : label is 3519;
  attribute ram_offset of pixel_mem_reg_3456_3519_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3456_3519_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3456_3519_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3456_3519_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3456_3519_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3456_3519_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3456_3519_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3456_3519_3_5 : label is 3456;
  attribute ram_addr_end of pixel_mem_reg_3456_3519_3_5 : label is 3519;
  attribute ram_offset of pixel_mem_reg_3456_3519_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3456_3519_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3456_3519_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3456_3519_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3456_3519_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3456_3519_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3456_3519_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3456_3519_6_8 : label is 3456;
  attribute ram_addr_end of pixel_mem_reg_3456_3519_6_8 : label is 3519;
  attribute ram_offset of pixel_mem_reg_3456_3519_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3456_3519_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3456_3519_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3456_3519_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3456_3519_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3456_3519_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3456_3519_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3456_3519_9_11 : label is 3456;
  attribute ram_addr_end of pixel_mem_reg_3456_3519_9_11 : label is 3519;
  attribute ram_offset of pixel_mem_reg_3456_3519_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3456_3519_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3456_3519_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3520_3583_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3520_3583_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3520_3583_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3520_3583_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3520_3583_0_2 : label is 3520;
  attribute ram_addr_end of pixel_mem_reg_3520_3583_0_2 : label is 3583;
  attribute ram_offset of pixel_mem_reg_3520_3583_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3520_3583_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3520_3583_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3520_3583_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3520_3583_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3520_3583_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3520_3583_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3520_3583_12_14 : label is 3520;
  attribute ram_addr_end of pixel_mem_reg_3520_3583_12_14 : label is 3583;
  attribute ram_offset of pixel_mem_reg_3520_3583_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3520_3583_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3520_3583_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3520_3583_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3520_3583_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3520_3583_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3520_3583_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3520_3583_15_17 : label is 3520;
  attribute ram_addr_end of pixel_mem_reg_3520_3583_15_17 : label is 3583;
  attribute ram_offset of pixel_mem_reg_3520_3583_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3520_3583_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3520_3583_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3520_3583_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3520_3583_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3520_3583_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3520_3583_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3520_3583_18_20 : label is 3520;
  attribute ram_addr_end of pixel_mem_reg_3520_3583_18_20 : label is 3583;
  attribute ram_offset of pixel_mem_reg_3520_3583_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3520_3583_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3520_3583_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3520_3583_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3520_3583_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3520_3583_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3520_3583_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3520_3583_21_23 : label is 3520;
  attribute ram_addr_end of pixel_mem_reg_3520_3583_21_23 : label is 3583;
  attribute ram_offset of pixel_mem_reg_3520_3583_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3520_3583_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3520_3583_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3520_3583_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3520_3583_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3520_3583_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3520_3583_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3520_3583_3_5 : label is 3520;
  attribute ram_addr_end of pixel_mem_reg_3520_3583_3_5 : label is 3583;
  attribute ram_offset of pixel_mem_reg_3520_3583_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3520_3583_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3520_3583_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3520_3583_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3520_3583_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3520_3583_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3520_3583_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3520_3583_6_8 : label is 3520;
  attribute ram_addr_end of pixel_mem_reg_3520_3583_6_8 : label is 3583;
  attribute ram_offset of pixel_mem_reg_3520_3583_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3520_3583_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3520_3583_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3520_3583_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3520_3583_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3520_3583_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3520_3583_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3520_3583_9_11 : label is 3520;
  attribute ram_addr_end of pixel_mem_reg_3520_3583_9_11 : label is 3583;
  attribute ram_offset of pixel_mem_reg_3520_3583_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3520_3583_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3520_3583_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3584_3647_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3584_3647_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3584_3647_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3584_3647_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3584_3647_0_2 : label is 3584;
  attribute ram_addr_end of pixel_mem_reg_3584_3647_0_2 : label is 3647;
  attribute ram_offset of pixel_mem_reg_3584_3647_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3584_3647_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3584_3647_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3584_3647_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3584_3647_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3584_3647_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3584_3647_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3584_3647_12_14 : label is 3584;
  attribute ram_addr_end of pixel_mem_reg_3584_3647_12_14 : label is 3647;
  attribute ram_offset of pixel_mem_reg_3584_3647_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3584_3647_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3584_3647_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3584_3647_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3584_3647_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3584_3647_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3584_3647_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3584_3647_15_17 : label is 3584;
  attribute ram_addr_end of pixel_mem_reg_3584_3647_15_17 : label is 3647;
  attribute ram_offset of pixel_mem_reg_3584_3647_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3584_3647_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3584_3647_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3584_3647_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3584_3647_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3584_3647_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3584_3647_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3584_3647_18_20 : label is 3584;
  attribute ram_addr_end of pixel_mem_reg_3584_3647_18_20 : label is 3647;
  attribute ram_offset of pixel_mem_reg_3584_3647_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3584_3647_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3584_3647_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3584_3647_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3584_3647_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3584_3647_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3584_3647_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3584_3647_21_23 : label is 3584;
  attribute ram_addr_end of pixel_mem_reg_3584_3647_21_23 : label is 3647;
  attribute ram_offset of pixel_mem_reg_3584_3647_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3584_3647_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3584_3647_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3584_3647_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3584_3647_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3584_3647_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3584_3647_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3584_3647_3_5 : label is 3584;
  attribute ram_addr_end of pixel_mem_reg_3584_3647_3_5 : label is 3647;
  attribute ram_offset of pixel_mem_reg_3584_3647_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3584_3647_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3584_3647_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3584_3647_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3584_3647_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3584_3647_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3584_3647_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3584_3647_6_8 : label is 3584;
  attribute ram_addr_end of pixel_mem_reg_3584_3647_6_8 : label is 3647;
  attribute ram_offset of pixel_mem_reg_3584_3647_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3584_3647_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3584_3647_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3584_3647_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3584_3647_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3584_3647_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3584_3647_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3584_3647_9_11 : label is 3584;
  attribute ram_addr_end of pixel_mem_reg_3584_3647_9_11 : label is 3647;
  attribute ram_offset of pixel_mem_reg_3584_3647_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3584_3647_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3584_3647_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3648_3711_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3648_3711_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3648_3711_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3648_3711_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3648_3711_0_2 : label is 3648;
  attribute ram_addr_end of pixel_mem_reg_3648_3711_0_2 : label is 3711;
  attribute ram_offset of pixel_mem_reg_3648_3711_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3648_3711_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3648_3711_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3648_3711_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3648_3711_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3648_3711_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3648_3711_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3648_3711_12_14 : label is 3648;
  attribute ram_addr_end of pixel_mem_reg_3648_3711_12_14 : label is 3711;
  attribute ram_offset of pixel_mem_reg_3648_3711_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3648_3711_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3648_3711_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3648_3711_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3648_3711_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3648_3711_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3648_3711_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3648_3711_15_17 : label is 3648;
  attribute ram_addr_end of pixel_mem_reg_3648_3711_15_17 : label is 3711;
  attribute ram_offset of pixel_mem_reg_3648_3711_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3648_3711_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3648_3711_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3648_3711_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3648_3711_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3648_3711_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3648_3711_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3648_3711_18_20 : label is 3648;
  attribute ram_addr_end of pixel_mem_reg_3648_3711_18_20 : label is 3711;
  attribute ram_offset of pixel_mem_reg_3648_3711_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3648_3711_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3648_3711_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3648_3711_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3648_3711_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3648_3711_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3648_3711_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3648_3711_21_23 : label is 3648;
  attribute ram_addr_end of pixel_mem_reg_3648_3711_21_23 : label is 3711;
  attribute ram_offset of pixel_mem_reg_3648_3711_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3648_3711_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3648_3711_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3648_3711_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3648_3711_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3648_3711_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3648_3711_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3648_3711_3_5 : label is 3648;
  attribute ram_addr_end of pixel_mem_reg_3648_3711_3_5 : label is 3711;
  attribute ram_offset of pixel_mem_reg_3648_3711_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3648_3711_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3648_3711_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3648_3711_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3648_3711_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3648_3711_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3648_3711_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3648_3711_6_8 : label is 3648;
  attribute ram_addr_end of pixel_mem_reg_3648_3711_6_8 : label is 3711;
  attribute ram_offset of pixel_mem_reg_3648_3711_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3648_3711_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3648_3711_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3648_3711_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3648_3711_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3648_3711_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3648_3711_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3648_3711_9_11 : label is 3648;
  attribute ram_addr_end of pixel_mem_reg_3648_3711_9_11 : label is 3711;
  attribute ram_offset of pixel_mem_reg_3648_3711_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3648_3711_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3648_3711_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3712_3775_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3712_3775_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3712_3775_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3712_3775_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3712_3775_0_2 : label is 3712;
  attribute ram_addr_end of pixel_mem_reg_3712_3775_0_2 : label is 3775;
  attribute ram_offset of pixel_mem_reg_3712_3775_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3712_3775_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3712_3775_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3712_3775_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3712_3775_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3712_3775_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3712_3775_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3712_3775_12_14 : label is 3712;
  attribute ram_addr_end of pixel_mem_reg_3712_3775_12_14 : label is 3775;
  attribute ram_offset of pixel_mem_reg_3712_3775_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3712_3775_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3712_3775_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3712_3775_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3712_3775_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3712_3775_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3712_3775_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3712_3775_15_17 : label is 3712;
  attribute ram_addr_end of pixel_mem_reg_3712_3775_15_17 : label is 3775;
  attribute ram_offset of pixel_mem_reg_3712_3775_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3712_3775_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3712_3775_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3712_3775_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3712_3775_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3712_3775_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3712_3775_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3712_3775_18_20 : label is 3712;
  attribute ram_addr_end of pixel_mem_reg_3712_3775_18_20 : label is 3775;
  attribute ram_offset of pixel_mem_reg_3712_3775_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3712_3775_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3712_3775_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3712_3775_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3712_3775_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3712_3775_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3712_3775_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3712_3775_21_23 : label is 3712;
  attribute ram_addr_end of pixel_mem_reg_3712_3775_21_23 : label is 3775;
  attribute ram_offset of pixel_mem_reg_3712_3775_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3712_3775_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3712_3775_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3712_3775_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3712_3775_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3712_3775_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3712_3775_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3712_3775_3_5 : label is 3712;
  attribute ram_addr_end of pixel_mem_reg_3712_3775_3_5 : label is 3775;
  attribute ram_offset of pixel_mem_reg_3712_3775_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3712_3775_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3712_3775_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3712_3775_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3712_3775_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3712_3775_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3712_3775_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3712_3775_6_8 : label is 3712;
  attribute ram_addr_end of pixel_mem_reg_3712_3775_6_8 : label is 3775;
  attribute ram_offset of pixel_mem_reg_3712_3775_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3712_3775_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3712_3775_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3712_3775_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3712_3775_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3712_3775_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3712_3775_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3712_3775_9_11 : label is 3712;
  attribute ram_addr_end of pixel_mem_reg_3712_3775_9_11 : label is 3775;
  attribute ram_offset of pixel_mem_reg_3712_3775_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3712_3775_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3712_3775_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3776_3839_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3776_3839_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3776_3839_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3776_3839_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3776_3839_0_2 : label is 3776;
  attribute ram_addr_end of pixel_mem_reg_3776_3839_0_2 : label is 3839;
  attribute ram_offset of pixel_mem_reg_3776_3839_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3776_3839_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3776_3839_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3776_3839_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3776_3839_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3776_3839_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3776_3839_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3776_3839_12_14 : label is 3776;
  attribute ram_addr_end of pixel_mem_reg_3776_3839_12_14 : label is 3839;
  attribute ram_offset of pixel_mem_reg_3776_3839_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3776_3839_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3776_3839_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3776_3839_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3776_3839_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3776_3839_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3776_3839_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3776_3839_15_17 : label is 3776;
  attribute ram_addr_end of pixel_mem_reg_3776_3839_15_17 : label is 3839;
  attribute ram_offset of pixel_mem_reg_3776_3839_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3776_3839_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3776_3839_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3776_3839_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3776_3839_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3776_3839_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3776_3839_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3776_3839_18_20 : label is 3776;
  attribute ram_addr_end of pixel_mem_reg_3776_3839_18_20 : label is 3839;
  attribute ram_offset of pixel_mem_reg_3776_3839_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3776_3839_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3776_3839_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3776_3839_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3776_3839_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3776_3839_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3776_3839_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3776_3839_21_23 : label is 3776;
  attribute ram_addr_end of pixel_mem_reg_3776_3839_21_23 : label is 3839;
  attribute ram_offset of pixel_mem_reg_3776_3839_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3776_3839_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3776_3839_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3776_3839_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3776_3839_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3776_3839_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3776_3839_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3776_3839_3_5 : label is 3776;
  attribute ram_addr_end of pixel_mem_reg_3776_3839_3_5 : label is 3839;
  attribute ram_offset of pixel_mem_reg_3776_3839_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3776_3839_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3776_3839_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3776_3839_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3776_3839_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3776_3839_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3776_3839_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3776_3839_6_8 : label is 3776;
  attribute ram_addr_end of pixel_mem_reg_3776_3839_6_8 : label is 3839;
  attribute ram_offset of pixel_mem_reg_3776_3839_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3776_3839_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3776_3839_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3776_3839_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3776_3839_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3776_3839_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3776_3839_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3776_3839_9_11 : label is 3776;
  attribute ram_addr_end of pixel_mem_reg_3776_3839_9_11 : label is 3839;
  attribute ram_offset of pixel_mem_reg_3776_3839_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3776_3839_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3776_3839_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3840_3903_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3840_3903_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3840_3903_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3840_3903_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3840_3903_0_2 : label is 3840;
  attribute ram_addr_end of pixel_mem_reg_3840_3903_0_2 : label is 3903;
  attribute ram_offset of pixel_mem_reg_3840_3903_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3840_3903_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3840_3903_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3840_3903_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3840_3903_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3840_3903_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3840_3903_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3840_3903_12_14 : label is 3840;
  attribute ram_addr_end of pixel_mem_reg_3840_3903_12_14 : label is 3903;
  attribute ram_offset of pixel_mem_reg_3840_3903_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3840_3903_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3840_3903_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3840_3903_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3840_3903_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3840_3903_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3840_3903_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3840_3903_15_17 : label is 3840;
  attribute ram_addr_end of pixel_mem_reg_3840_3903_15_17 : label is 3903;
  attribute ram_offset of pixel_mem_reg_3840_3903_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3840_3903_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3840_3903_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3840_3903_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3840_3903_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3840_3903_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3840_3903_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3840_3903_18_20 : label is 3840;
  attribute ram_addr_end of pixel_mem_reg_3840_3903_18_20 : label is 3903;
  attribute ram_offset of pixel_mem_reg_3840_3903_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3840_3903_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3840_3903_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3840_3903_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3840_3903_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3840_3903_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3840_3903_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3840_3903_21_23 : label is 3840;
  attribute ram_addr_end of pixel_mem_reg_3840_3903_21_23 : label is 3903;
  attribute ram_offset of pixel_mem_reg_3840_3903_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3840_3903_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3840_3903_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3840_3903_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3840_3903_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3840_3903_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3840_3903_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3840_3903_3_5 : label is 3840;
  attribute ram_addr_end of pixel_mem_reg_3840_3903_3_5 : label is 3903;
  attribute ram_offset of pixel_mem_reg_3840_3903_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3840_3903_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3840_3903_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3840_3903_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3840_3903_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3840_3903_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3840_3903_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3840_3903_6_8 : label is 3840;
  attribute ram_addr_end of pixel_mem_reg_3840_3903_6_8 : label is 3903;
  attribute ram_offset of pixel_mem_reg_3840_3903_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3840_3903_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3840_3903_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3840_3903_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3840_3903_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3840_3903_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3840_3903_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3840_3903_9_11 : label is 3840;
  attribute ram_addr_end of pixel_mem_reg_3840_3903_9_11 : label is 3903;
  attribute ram_offset of pixel_mem_reg_3840_3903_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3840_3903_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3840_3903_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_384_447_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_384_447_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_384_447_0_2 : label is 384;
  attribute ram_addr_end of pixel_mem_reg_384_447_0_2 : label is 447;
  attribute ram_offset of pixel_mem_reg_384_447_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_384_447_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_384_447_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_384_447_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_384_447_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_384_447_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_384_447_12_14 : label is 384;
  attribute ram_addr_end of pixel_mem_reg_384_447_12_14 : label is 447;
  attribute ram_offset of pixel_mem_reg_384_447_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_384_447_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_384_447_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_384_447_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_384_447_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_384_447_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_384_447_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_384_447_15_17 : label is 384;
  attribute ram_addr_end of pixel_mem_reg_384_447_15_17 : label is 447;
  attribute ram_offset of pixel_mem_reg_384_447_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_384_447_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_384_447_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_384_447_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_384_447_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_384_447_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_384_447_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_384_447_18_20 : label is 384;
  attribute ram_addr_end of pixel_mem_reg_384_447_18_20 : label is 447;
  attribute ram_offset of pixel_mem_reg_384_447_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_384_447_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_384_447_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_384_447_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_384_447_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_384_447_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_384_447_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_384_447_21_23 : label is 384;
  attribute ram_addr_end of pixel_mem_reg_384_447_21_23 : label is 447;
  attribute ram_offset of pixel_mem_reg_384_447_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_384_447_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_384_447_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_384_447_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_384_447_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_384_447_3_5 : label is 384;
  attribute ram_addr_end of pixel_mem_reg_384_447_3_5 : label is 447;
  attribute ram_offset of pixel_mem_reg_384_447_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_384_447_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_384_447_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_384_447_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_384_447_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_384_447_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_384_447_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_384_447_6_8 : label is 384;
  attribute ram_addr_end of pixel_mem_reg_384_447_6_8 : label is 447;
  attribute ram_offset of pixel_mem_reg_384_447_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_384_447_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_384_447_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_384_447_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_384_447_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_384_447_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_384_447_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_384_447_9_11 : label is 384;
  attribute ram_addr_end of pixel_mem_reg_384_447_9_11 : label is 447;
  attribute ram_offset of pixel_mem_reg_384_447_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_384_447_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_384_447_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3904_3967_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3904_3967_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3904_3967_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3904_3967_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3904_3967_0_2 : label is 3904;
  attribute ram_addr_end of pixel_mem_reg_3904_3967_0_2 : label is 3967;
  attribute ram_offset of pixel_mem_reg_3904_3967_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3904_3967_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3904_3967_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3904_3967_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3904_3967_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3904_3967_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3904_3967_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3904_3967_12_14 : label is 3904;
  attribute ram_addr_end of pixel_mem_reg_3904_3967_12_14 : label is 3967;
  attribute ram_offset of pixel_mem_reg_3904_3967_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3904_3967_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3904_3967_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3904_3967_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3904_3967_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3904_3967_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3904_3967_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3904_3967_15_17 : label is 3904;
  attribute ram_addr_end of pixel_mem_reg_3904_3967_15_17 : label is 3967;
  attribute ram_offset of pixel_mem_reg_3904_3967_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3904_3967_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3904_3967_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3904_3967_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3904_3967_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3904_3967_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3904_3967_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3904_3967_18_20 : label is 3904;
  attribute ram_addr_end of pixel_mem_reg_3904_3967_18_20 : label is 3967;
  attribute ram_offset of pixel_mem_reg_3904_3967_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3904_3967_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3904_3967_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3904_3967_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3904_3967_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3904_3967_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3904_3967_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3904_3967_21_23 : label is 3904;
  attribute ram_addr_end of pixel_mem_reg_3904_3967_21_23 : label is 3967;
  attribute ram_offset of pixel_mem_reg_3904_3967_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3904_3967_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3904_3967_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3904_3967_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3904_3967_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3904_3967_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3904_3967_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3904_3967_3_5 : label is 3904;
  attribute ram_addr_end of pixel_mem_reg_3904_3967_3_5 : label is 3967;
  attribute ram_offset of pixel_mem_reg_3904_3967_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3904_3967_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3904_3967_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3904_3967_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3904_3967_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3904_3967_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3904_3967_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3904_3967_6_8 : label is 3904;
  attribute ram_addr_end of pixel_mem_reg_3904_3967_6_8 : label is 3967;
  attribute ram_offset of pixel_mem_reg_3904_3967_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3904_3967_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3904_3967_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3904_3967_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3904_3967_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3904_3967_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3904_3967_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3904_3967_9_11 : label is 3904;
  attribute ram_addr_end of pixel_mem_reg_3904_3967_9_11 : label is 3967;
  attribute ram_offset of pixel_mem_reg_3904_3967_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3904_3967_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3904_3967_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3968_4031_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3968_4031_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3968_4031_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3968_4031_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3968_4031_0_2 : label is 3968;
  attribute ram_addr_end of pixel_mem_reg_3968_4031_0_2 : label is 4031;
  attribute ram_offset of pixel_mem_reg_3968_4031_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3968_4031_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_3968_4031_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3968_4031_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3968_4031_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3968_4031_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3968_4031_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3968_4031_12_14 : label is 3968;
  attribute ram_addr_end of pixel_mem_reg_3968_4031_12_14 : label is 4031;
  attribute ram_offset of pixel_mem_reg_3968_4031_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3968_4031_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_3968_4031_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3968_4031_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3968_4031_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3968_4031_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3968_4031_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3968_4031_15_17 : label is 3968;
  attribute ram_addr_end of pixel_mem_reg_3968_4031_15_17 : label is 4031;
  attribute ram_offset of pixel_mem_reg_3968_4031_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3968_4031_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_3968_4031_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3968_4031_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3968_4031_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3968_4031_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3968_4031_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3968_4031_18_20 : label is 3968;
  attribute ram_addr_end of pixel_mem_reg_3968_4031_18_20 : label is 4031;
  attribute ram_offset of pixel_mem_reg_3968_4031_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3968_4031_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_3968_4031_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3968_4031_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3968_4031_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3968_4031_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3968_4031_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3968_4031_21_23 : label is 3968;
  attribute ram_addr_end of pixel_mem_reg_3968_4031_21_23 : label is 4031;
  attribute ram_offset of pixel_mem_reg_3968_4031_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3968_4031_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_3968_4031_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3968_4031_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3968_4031_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3968_4031_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3968_4031_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3968_4031_3_5 : label is 3968;
  attribute ram_addr_end of pixel_mem_reg_3968_4031_3_5 : label is 4031;
  attribute ram_offset of pixel_mem_reg_3968_4031_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3968_4031_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_3968_4031_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3968_4031_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3968_4031_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3968_4031_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3968_4031_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3968_4031_6_8 : label is 3968;
  attribute ram_addr_end of pixel_mem_reg_3968_4031_6_8 : label is 4031;
  attribute ram_offset of pixel_mem_reg_3968_4031_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3968_4031_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_3968_4031_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_3968_4031_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_3968_4031_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_3968_4031_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_3968_4031_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_3968_4031_9_11 : label is 3968;
  attribute ram_addr_end of pixel_mem_reg_3968_4031_9_11 : label is 4031;
  attribute ram_offset of pixel_mem_reg_3968_4031_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_3968_4031_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_3968_4031_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_4032_4095_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_4032_4095_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_4032_4095_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_4032_4095_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_4032_4095_0_2 : label is 4032;
  attribute ram_addr_end of pixel_mem_reg_4032_4095_0_2 : label is 4095;
  attribute ram_offset of pixel_mem_reg_4032_4095_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_4032_4095_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_4032_4095_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_4032_4095_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_4032_4095_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_4032_4095_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_4032_4095_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_4032_4095_12_14 : label is 4032;
  attribute ram_addr_end of pixel_mem_reg_4032_4095_12_14 : label is 4095;
  attribute ram_offset of pixel_mem_reg_4032_4095_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_4032_4095_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_4032_4095_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_4032_4095_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_4032_4095_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_4032_4095_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_4032_4095_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_4032_4095_15_17 : label is 4032;
  attribute ram_addr_end of pixel_mem_reg_4032_4095_15_17 : label is 4095;
  attribute ram_offset of pixel_mem_reg_4032_4095_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_4032_4095_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_4032_4095_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_4032_4095_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_4032_4095_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_4032_4095_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_4032_4095_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_4032_4095_18_20 : label is 4032;
  attribute ram_addr_end of pixel_mem_reg_4032_4095_18_20 : label is 4095;
  attribute ram_offset of pixel_mem_reg_4032_4095_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_4032_4095_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_4032_4095_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_4032_4095_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_4032_4095_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_4032_4095_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_4032_4095_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_4032_4095_21_23 : label is 4032;
  attribute ram_addr_end of pixel_mem_reg_4032_4095_21_23 : label is 4095;
  attribute ram_offset of pixel_mem_reg_4032_4095_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_4032_4095_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_4032_4095_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_4032_4095_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_4032_4095_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_4032_4095_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_4032_4095_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_4032_4095_3_5 : label is 4032;
  attribute ram_addr_end of pixel_mem_reg_4032_4095_3_5 : label is 4095;
  attribute ram_offset of pixel_mem_reg_4032_4095_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_4032_4095_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_4032_4095_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_4032_4095_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_4032_4095_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_4032_4095_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_4032_4095_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_4032_4095_6_8 : label is 4032;
  attribute ram_addr_end of pixel_mem_reg_4032_4095_6_8 : label is 4095;
  attribute ram_offset of pixel_mem_reg_4032_4095_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_4032_4095_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_4032_4095_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_4032_4095_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_4032_4095_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_4032_4095_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_4032_4095_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_4032_4095_9_11 : label is 4032;
  attribute ram_addr_end of pixel_mem_reg_4032_4095_9_11 : label is 4095;
  attribute ram_offset of pixel_mem_reg_4032_4095_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_4032_4095_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_4032_4095_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_448_511_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_448_511_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_448_511_0_2 : label is 448;
  attribute ram_addr_end of pixel_mem_reg_448_511_0_2 : label is 511;
  attribute ram_offset of pixel_mem_reg_448_511_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_448_511_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_448_511_0_2 : label is 2;
  attribute SOFT_HLUTNM of pixel_mem_reg_448_511_0_2_i_2 : label is "soft_lutpair37";
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_448_511_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_448_511_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_448_511_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_448_511_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_448_511_12_14 : label is 448;
  attribute ram_addr_end of pixel_mem_reg_448_511_12_14 : label is 511;
  attribute ram_offset of pixel_mem_reg_448_511_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_448_511_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_448_511_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_448_511_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_448_511_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_448_511_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_448_511_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_448_511_15_17 : label is 448;
  attribute ram_addr_end of pixel_mem_reg_448_511_15_17 : label is 511;
  attribute ram_offset of pixel_mem_reg_448_511_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_448_511_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_448_511_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_448_511_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_448_511_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_448_511_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_448_511_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_448_511_18_20 : label is 448;
  attribute ram_addr_end of pixel_mem_reg_448_511_18_20 : label is 511;
  attribute ram_offset of pixel_mem_reg_448_511_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_448_511_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_448_511_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_448_511_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_448_511_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_448_511_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_448_511_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_448_511_21_23 : label is 448;
  attribute ram_addr_end of pixel_mem_reg_448_511_21_23 : label is 511;
  attribute ram_offset of pixel_mem_reg_448_511_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_448_511_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_448_511_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_448_511_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_448_511_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_448_511_3_5 : label is 448;
  attribute ram_addr_end of pixel_mem_reg_448_511_3_5 : label is 511;
  attribute ram_offset of pixel_mem_reg_448_511_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_448_511_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_448_511_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_448_511_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_448_511_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_448_511_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_448_511_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_448_511_6_8 : label is 448;
  attribute ram_addr_end of pixel_mem_reg_448_511_6_8 : label is 511;
  attribute ram_offset of pixel_mem_reg_448_511_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_448_511_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_448_511_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_448_511_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_448_511_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_448_511_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_448_511_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_448_511_9_11 : label is 448;
  attribute ram_addr_end of pixel_mem_reg_448_511_9_11 : label is 511;
  attribute ram_offset of pixel_mem_reg_448_511_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_448_511_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_448_511_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_512_575_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_512_575_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_512_575_0_2 : label is 512;
  attribute ram_addr_end of pixel_mem_reg_512_575_0_2 : label is 575;
  attribute ram_offset of pixel_mem_reg_512_575_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_512_575_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_512_575_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_512_575_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_512_575_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_512_575_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_512_575_12_14 : label is 512;
  attribute ram_addr_end of pixel_mem_reg_512_575_12_14 : label is 575;
  attribute ram_offset of pixel_mem_reg_512_575_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_512_575_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_512_575_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_512_575_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_512_575_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_512_575_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_512_575_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_512_575_15_17 : label is 512;
  attribute ram_addr_end of pixel_mem_reg_512_575_15_17 : label is 575;
  attribute ram_offset of pixel_mem_reg_512_575_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_512_575_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_512_575_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_512_575_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_512_575_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_512_575_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_512_575_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_512_575_18_20 : label is 512;
  attribute ram_addr_end of pixel_mem_reg_512_575_18_20 : label is 575;
  attribute ram_offset of pixel_mem_reg_512_575_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_512_575_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_512_575_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_512_575_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_512_575_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_512_575_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_512_575_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_512_575_21_23 : label is 512;
  attribute ram_addr_end of pixel_mem_reg_512_575_21_23 : label is 575;
  attribute ram_offset of pixel_mem_reg_512_575_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_512_575_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_512_575_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_512_575_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_512_575_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_512_575_3_5 : label is 512;
  attribute ram_addr_end of pixel_mem_reg_512_575_3_5 : label is 575;
  attribute ram_offset of pixel_mem_reg_512_575_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_512_575_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_512_575_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_512_575_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_512_575_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_512_575_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_512_575_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_512_575_6_8 : label is 512;
  attribute ram_addr_end of pixel_mem_reg_512_575_6_8 : label is 575;
  attribute ram_offset of pixel_mem_reg_512_575_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_512_575_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_512_575_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_512_575_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_512_575_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_512_575_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_512_575_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_512_575_9_11 : label is 512;
  attribute ram_addr_end of pixel_mem_reg_512_575_9_11 : label is 575;
  attribute ram_offset of pixel_mem_reg_512_575_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_512_575_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_512_575_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_576_639_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_576_639_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_576_639_0_2 : label is 576;
  attribute ram_addr_end of pixel_mem_reg_576_639_0_2 : label is 639;
  attribute ram_offset of pixel_mem_reg_576_639_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_576_639_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_576_639_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_576_639_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_576_639_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_576_639_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_576_639_12_14 : label is 576;
  attribute ram_addr_end of pixel_mem_reg_576_639_12_14 : label is 639;
  attribute ram_offset of pixel_mem_reg_576_639_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_576_639_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_576_639_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_576_639_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_576_639_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_576_639_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_576_639_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_576_639_15_17 : label is 576;
  attribute ram_addr_end of pixel_mem_reg_576_639_15_17 : label is 639;
  attribute ram_offset of pixel_mem_reg_576_639_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_576_639_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_576_639_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_576_639_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_576_639_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_576_639_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_576_639_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_576_639_18_20 : label is 576;
  attribute ram_addr_end of pixel_mem_reg_576_639_18_20 : label is 639;
  attribute ram_offset of pixel_mem_reg_576_639_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_576_639_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_576_639_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_576_639_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_576_639_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_576_639_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_576_639_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_576_639_21_23 : label is 576;
  attribute ram_addr_end of pixel_mem_reg_576_639_21_23 : label is 639;
  attribute ram_offset of pixel_mem_reg_576_639_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_576_639_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_576_639_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_576_639_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_576_639_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_576_639_3_5 : label is 576;
  attribute ram_addr_end of pixel_mem_reg_576_639_3_5 : label is 639;
  attribute ram_offset of pixel_mem_reg_576_639_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_576_639_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_576_639_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_576_639_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_576_639_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_576_639_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_576_639_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_576_639_6_8 : label is 576;
  attribute ram_addr_end of pixel_mem_reg_576_639_6_8 : label is 639;
  attribute ram_offset of pixel_mem_reg_576_639_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_576_639_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_576_639_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_576_639_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_576_639_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_576_639_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_576_639_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_576_639_9_11 : label is 576;
  attribute ram_addr_end of pixel_mem_reg_576_639_9_11 : label is 639;
  attribute ram_offset of pixel_mem_reg_576_639_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_576_639_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_576_639_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_640_703_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_640_703_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_640_703_0_2 : label is 640;
  attribute ram_addr_end of pixel_mem_reg_640_703_0_2 : label is 703;
  attribute ram_offset of pixel_mem_reg_640_703_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_640_703_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_640_703_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_640_703_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_640_703_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_640_703_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_640_703_12_14 : label is 640;
  attribute ram_addr_end of pixel_mem_reg_640_703_12_14 : label is 703;
  attribute ram_offset of pixel_mem_reg_640_703_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_640_703_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_640_703_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_640_703_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_640_703_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_640_703_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_640_703_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_640_703_15_17 : label is 640;
  attribute ram_addr_end of pixel_mem_reg_640_703_15_17 : label is 703;
  attribute ram_offset of pixel_mem_reg_640_703_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_640_703_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_640_703_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_640_703_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_640_703_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_640_703_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_640_703_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_640_703_18_20 : label is 640;
  attribute ram_addr_end of pixel_mem_reg_640_703_18_20 : label is 703;
  attribute ram_offset of pixel_mem_reg_640_703_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_640_703_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_640_703_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_640_703_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_640_703_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_640_703_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_640_703_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_640_703_21_23 : label is 640;
  attribute ram_addr_end of pixel_mem_reg_640_703_21_23 : label is 703;
  attribute ram_offset of pixel_mem_reg_640_703_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_640_703_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_640_703_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_640_703_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_640_703_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_640_703_3_5 : label is 640;
  attribute ram_addr_end of pixel_mem_reg_640_703_3_5 : label is 703;
  attribute ram_offset of pixel_mem_reg_640_703_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_640_703_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_640_703_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_640_703_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_640_703_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_640_703_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_640_703_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_640_703_6_8 : label is 640;
  attribute ram_addr_end of pixel_mem_reg_640_703_6_8 : label is 703;
  attribute ram_offset of pixel_mem_reg_640_703_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_640_703_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_640_703_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_640_703_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_640_703_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_640_703_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_640_703_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_640_703_9_11 : label is 640;
  attribute ram_addr_end of pixel_mem_reg_640_703_9_11 : label is 703;
  attribute ram_offset of pixel_mem_reg_640_703_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_640_703_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_640_703_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_64_127_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_64_127_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of pixel_mem_reg_64_127_0_2 : label is 127;
  attribute ram_offset of pixel_mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_64_127_0_2 : label is 2;
  attribute SOFT_HLUTNM of pixel_mem_reg_64_127_0_2_i_2 : label is "soft_lutpair38";
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_64_127_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_64_127_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_64_127_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_64_127_12_14 : label is 64;
  attribute ram_addr_end of pixel_mem_reg_64_127_12_14 : label is 127;
  attribute ram_offset of pixel_mem_reg_64_127_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_64_127_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_64_127_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_64_127_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_64_127_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_64_127_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_64_127_15_17 : label is 64;
  attribute ram_addr_end of pixel_mem_reg_64_127_15_17 : label is 127;
  attribute ram_offset of pixel_mem_reg_64_127_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_64_127_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_64_127_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_64_127_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_64_127_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_64_127_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_64_127_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_64_127_18_20 : label is 64;
  attribute ram_addr_end of pixel_mem_reg_64_127_18_20 : label is 127;
  attribute ram_offset of pixel_mem_reg_64_127_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_64_127_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_64_127_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_64_127_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_64_127_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_64_127_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_64_127_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_64_127_21_23 : label is 64;
  attribute ram_addr_end of pixel_mem_reg_64_127_21_23 : label is 127;
  attribute ram_offset of pixel_mem_reg_64_127_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_64_127_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_64_127_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_64_127_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_64_127_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of pixel_mem_reg_64_127_3_5 : label is 127;
  attribute ram_offset of pixel_mem_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_64_127_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_64_127_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of pixel_mem_reg_64_127_6_8 : label is 127;
  attribute ram_offset of pixel_mem_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_64_127_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_64_127_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of pixel_mem_reg_64_127_9_11 : label is 127;
  attribute ram_offset of pixel_mem_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_64_127_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_704_767_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_704_767_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_704_767_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_704_767_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_704_767_0_2 : label is 704;
  attribute ram_addr_end of pixel_mem_reg_704_767_0_2 : label is 767;
  attribute ram_offset of pixel_mem_reg_704_767_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_704_767_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_704_767_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_704_767_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_704_767_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_704_767_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_704_767_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_704_767_12_14 : label is 704;
  attribute ram_addr_end of pixel_mem_reg_704_767_12_14 : label is 767;
  attribute ram_offset of pixel_mem_reg_704_767_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_704_767_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_704_767_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_704_767_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_704_767_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_704_767_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_704_767_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_704_767_15_17 : label is 704;
  attribute ram_addr_end of pixel_mem_reg_704_767_15_17 : label is 767;
  attribute ram_offset of pixel_mem_reg_704_767_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_704_767_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_704_767_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_704_767_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_704_767_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_704_767_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_704_767_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_704_767_18_20 : label is 704;
  attribute ram_addr_end of pixel_mem_reg_704_767_18_20 : label is 767;
  attribute ram_offset of pixel_mem_reg_704_767_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_704_767_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_704_767_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_704_767_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_704_767_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_704_767_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_704_767_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_704_767_21_23 : label is 704;
  attribute ram_addr_end of pixel_mem_reg_704_767_21_23 : label is 767;
  attribute ram_offset of pixel_mem_reg_704_767_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_704_767_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_704_767_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_704_767_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_704_767_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_704_767_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_704_767_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_704_767_3_5 : label is 704;
  attribute ram_addr_end of pixel_mem_reg_704_767_3_5 : label is 767;
  attribute ram_offset of pixel_mem_reg_704_767_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_704_767_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_704_767_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_704_767_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_704_767_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_704_767_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_704_767_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_704_767_6_8 : label is 704;
  attribute ram_addr_end of pixel_mem_reg_704_767_6_8 : label is 767;
  attribute ram_offset of pixel_mem_reg_704_767_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_704_767_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_704_767_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_704_767_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_704_767_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_704_767_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_704_767_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_704_767_9_11 : label is 704;
  attribute ram_addr_end of pixel_mem_reg_704_767_9_11 : label is 767;
  attribute ram_offset of pixel_mem_reg_704_767_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_704_767_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_704_767_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_768_831_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_768_831_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_768_831_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_768_831_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_768_831_0_2 : label is 768;
  attribute ram_addr_end of pixel_mem_reg_768_831_0_2 : label is 831;
  attribute ram_offset of pixel_mem_reg_768_831_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_768_831_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_768_831_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_768_831_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_768_831_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_768_831_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_768_831_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_768_831_12_14 : label is 768;
  attribute ram_addr_end of pixel_mem_reg_768_831_12_14 : label is 831;
  attribute ram_offset of pixel_mem_reg_768_831_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_768_831_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_768_831_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_768_831_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_768_831_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_768_831_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_768_831_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_768_831_15_17 : label is 768;
  attribute ram_addr_end of pixel_mem_reg_768_831_15_17 : label is 831;
  attribute ram_offset of pixel_mem_reg_768_831_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_768_831_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_768_831_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_768_831_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_768_831_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_768_831_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_768_831_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_768_831_18_20 : label is 768;
  attribute ram_addr_end of pixel_mem_reg_768_831_18_20 : label is 831;
  attribute ram_offset of pixel_mem_reg_768_831_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_768_831_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_768_831_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_768_831_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_768_831_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_768_831_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_768_831_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_768_831_21_23 : label is 768;
  attribute ram_addr_end of pixel_mem_reg_768_831_21_23 : label is 831;
  attribute ram_offset of pixel_mem_reg_768_831_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_768_831_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_768_831_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_768_831_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_768_831_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_768_831_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_768_831_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_768_831_3_5 : label is 768;
  attribute ram_addr_end of pixel_mem_reg_768_831_3_5 : label is 831;
  attribute ram_offset of pixel_mem_reg_768_831_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_768_831_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_768_831_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_768_831_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_768_831_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_768_831_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_768_831_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_768_831_6_8 : label is 768;
  attribute ram_addr_end of pixel_mem_reg_768_831_6_8 : label is 831;
  attribute ram_offset of pixel_mem_reg_768_831_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_768_831_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_768_831_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_768_831_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_768_831_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_768_831_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_768_831_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_768_831_9_11 : label is 768;
  attribute ram_addr_end of pixel_mem_reg_768_831_9_11 : label is 831;
  attribute ram_offset of pixel_mem_reg_768_831_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_768_831_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_768_831_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_832_895_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_832_895_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_832_895_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_832_895_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_832_895_0_2 : label is 832;
  attribute ram_addr_end of pixel_mem_reg_832_895_0_2 : label is 895;
  attribute ram_offset of pixel_mem_reg_832_895_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_832_895_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_832_895_0_2 : label is 2;
  attribute SOFT_HLUTNM of pixel_mem_reg_832_895_0_2_i_2 : label is "soft_lutpair39";
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_832_895_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_832_895_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_832_895_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_832_895_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_832_895_12_14 : label is 832;
  attribute ram_addr_end of pixel_mem_reg_832_895_12_14 : label is 895;
  attribute ram_offset of pixel_mem_reg_832_895_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_832_895_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_832_895_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_832_895_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_832_895_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_832_895_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_832_895_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_832_895_15_17 : label is 832;
  attribute ram_addr_end of pixel_mem_reg_832_895_15_17 : label is 895;
  attribute ram_offset of pixel_mem_reg_832_895_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_832_895_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_832_895_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_832_895_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_832_895_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_832_895_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_832_895_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_832_895_18_20 : label is 832;
  attribute ram_addr_end of pixel_mem_reg_832_895_18_20 : label is 895;
  attribute ram_offset of pixel_mem_reg_832_895_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_832_895_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_832_895_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_832_895_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_832_895_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_832_895_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_832_895_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_832_895_21_23 : label is 832;
  attribute ram_addr_end of pixel_mem_reg_832_895_21_23 : label is 895;
  attribute ram_offset of pixel_mem_reg_832_895_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_832_895_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_832_895_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_832_895_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_832_895_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_832_895_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_832_895_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_832_895_3_5 : label is 832;
  attribute ram_addr_end of pixel_mem_reg_832_895_3_5 : label is 895;
  attribute ram_offset of pixel_mem_reg_832_895_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_832_895_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_832_895_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_832_895_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_832_895_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_832_895_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_832_895_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_832_895_6_8 : label is 832;
  attribute ram_addr_end of pixel_mem_reg_832_895_6_8 : label is 895;
  attribute ram_offset of pixel_mem_reg_832_895_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_832_895_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_832_895_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_832_895_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_832_895_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_832_895_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_832_895_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_832_895_9_11 : label is 832;
  attribute ram_addr_end of pixel_mem_reg_832_895_9_11 : label is 895;
  attribute ram_offset of pixel_mem_reg_832_895_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_832_895_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_832_895_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_896_959_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_896_959_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_896_959_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_896_959_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_896_959_0_2 : label is 896;
  attribute ram_addr_end of pixel_mem_reg_896_959_0_2 : label is 959;
  attribute ram_offset of pixel_mem_reg_896_959_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_896_959_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_896_959_0_2 : label is 2;
  attribute SOFT_HLUTNM of pixel_mem_reg_896_959_0_2_i_2 : label is "soft_lutpair38";
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_896_959_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_896_959_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_896_959_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_896_959_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_896_959_12_14 : label is 896;
  attribute ram_addr_end of pixel_mem_reg_896_959_12_14 : label is 959;
  attribute ram_offset of pixel_mem_reg_896_959_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_896_959_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_896_959_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_896_959_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_896_959_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_896_959_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_896_959_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_896_959_15_17 : label is 896;
  attribute ram_addr_end of pixel_mem_reg_896_959_15_17 : label is 959;
  attribute ram_offset of pixel_mem_reg_896_959_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_896_959_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_896_959_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_896_959_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_896_959_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_896_959_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_896_959_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_896_959_18_20 : label is 896;
  attribute ram_addr_end of pixel_mem_reg_896_959_18_20 : label is 959;
  attribute ram_offset of pixel_mem_reg_896_959_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_896_959_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_896_959_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_896_959_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_896_959_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_896_959_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_896_959_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_896_959_21_23 : label is 896;
  attribute ram_addr_end of pixel_mem_reg_896_959_21_23 : label is 959;
  attribute ram_offset of pixel_mem_reg_896_959_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_896_959_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_896_959_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_896_959_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_896_959_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_896_959_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_896_959_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_896_959_3_5 : label is 896;
  attribute ram_addr_end of pixel_mem_reg_896_959_3_5 : label is 959;
  attribute ram_offset of pixel_mem_reg_896_959_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_896_959_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_896_959_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_896_959_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_896_959_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_896_959_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_896_959_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_896_959_6_8 : label is 896;
  attribute ram_addr_end of pixel_mem_reg_896_959_6_8 : label is 959;
  attribute ram_offset of pixel_mem_reg_896_959_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_896_959_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_896_959_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_896_959_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_896_959_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_896_959_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_896_959_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_896_959_9_11 : label is 896;
  attribute ram_addr_end of pixel_mem_reg_896_959_9_11 : label is 959;
  attribute ram_offset of pixel_mem_reg_896_959_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_896_959_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_896_959_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_960_1023_0_2 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_960_1023_0_2 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_960_1023_0_2 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_960_1023_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_960_1023_0_2 : label is 960;
  attribute ram_addr_end of pixel_mem_reg_960_1023_0_2 : label is 1023;
  attribute ram_offset of pixel_mem_reg_960_1023_0_2 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_960_1023_0_2 : label is 0;
  attribute ram_slice_end of pixel_mem_reg_960_1023_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_960_1023_12_14 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_960_1023_12_14 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_960_1023_12_14 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_960_1023_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_960_1023_12_14 : label is 960;
  attribute ram_addr_end of pixel_mem_reg_960_1023_12_14 : label is 1023;
  attribute ram_offset of pixel_mem_reg_960_1023_12_14 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_960_1023_12_14 : label is 12;
  attribute ram_slice_end of pixel_mem_reg_960_1023_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_960_1023_15_17 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_960_1023_15_17 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_960_1023_15_17 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_960_1023_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_960_1023_15_17 : label is 960;
  attribute ram_addr_end of pixel_mem_reg_960_1023_15_17 : label is 1023;
  attribute ram_offset of pixel_mem_reg_960_1023_15_17 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_960_1023_15_17 : label is 15;
  attribute ram_slice_end of pixel_mem_reg_960_1023_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_960_1023_18_20 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_960_1023_18_20 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_960_1023_18_20 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_960_1023_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_960_1023_18_20 : label is 960;
  attribute ram_addr_end of pixel_mem_reg_960_1023_18_20 : label is 1023;
  attribute ram_offset of pixel_mem_reg_960_1023_18_20 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_960_1023_18_20 : label is 18;
  attribute ram_slice_end of pixel_mem_reg_960_1023_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_960_1023_21_23 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_960_1023_21_23 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_960_1023_21_23 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_960_1023_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_960_1023_21_23 : label is 960;
  attribute ram_addr_end of pixel_mem_reg_960_1023_21_23 : label is 1023;
  attribute ram_offset of pixel_mem_reg_960_1023_21_23 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_960_1023_21_23 : label is 21;
  attribute ram_slice_end of pixel_mem_reg_960_1023_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_960_1023_3_5 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_960_1023_3_5 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_960_1023_3_5 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_960_1023_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_960_1023_3_5 : label is 960;
  attribute ram_addr_end of pixel_mem_reg_960_1023_3_5 : label is 1023;
  attribute ram_offset of pixel_mem_reg_960_1023_3_5 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_960_1023_3_5 : label is 3;
  attribute ram_slice_end of pixel_mem_reg_960_1023_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_960_1023_6_8 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_960_1023_6_8 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_960_1023_6_8 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_960_1023_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_960_1023_6_8 : label is 960;
  attribute ram_addr_end of pixel_mem_reg_960_1023_6_8 : label is 1023;
  attribute ram_offset of pixel_mem_reg_960_1023_6_8 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_960_1023_6_8 : label is 6;
  attribute ram_slice_end of pixel_mem_reg_960_1023_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of pixel_mem_reg_960_1023_9_11 : label is "";
  attribute RTL_RAM_BITS of pixel_mem_reg_960_1023_9_11 : label is 98304;
  attribute RTL_RAM_NAME of pixel_mem_reg_960_1023_9_11 : label is "inst/pixel_mem";
  attribute RTL_RAM_TYPE of pixel_mem_reg_960_1023_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of pixel_mem_reg_960_1023_9_11 : label is 960;
  attribute ram_addr_end of pixel_mem_reg_960_1023_9_11 : label is 1023;
  attribute ram_offset of pixel_mem_reg_960_1023_9_11 : label is 0;
  attribute ram_slice_begin of pixel_mem_reg_960_1023_9_11 : label is 9;
  attribute ram_slice_end of pixel_mem_reg_960_1023_9_11 : label is 11;
  attribute ADDER_THRESHOLD of rel_out_x_carry : label is 35;
  attribute ADDER_THRESHOLD of \rel_out_x_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of rel_out_y_carry : label is 35;
  attribute ADDER_THRESHOLD of \rel_out_y_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of tuser_d_i_1 : label is "soft_lutpair36";
  attribute ADDER_THRESHOLD of \x_cnt_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \x_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \x_cnt_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_cnt_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \y_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_cnt_reg[8]_i_1\ : label is 11;
begin
  m_axis_tlast <= \^m_axis_tlast\;
  m_axis_tuser <= \^m_axis_tuser\;
  m_axis_tvalid <= \^m_axis_tvalid\;
U_btnD: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce
     port map (
      aclk => aclk,
      btnD => btnD,
      center_y => center_y,
      \center_y_reg[1]\ => U_btnU_n_0,
      \center_y_reg[1]_0\ => \center_x[1]_i_5_n_0\,
      clear => clear
    );
U_btnL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_0
     port map (
      O(3) => U_btnL_n_1,
      O(2) => U_btnL_n_2,
      O(1) => U_btnL_n_3,
      O(0) => U_btnL_n_4,
      aclk => aclk,
      btnL => btnL,
      center_x_reg(10 downto 0) => center_x_reg(11 downto 1),
      \center_x_reg[10]\(2) => U_btnL_n_9,
      \center_x_reg[10]\(1) => U_btnL_n_10,
      \center_x_reg[10]\(0) => U_btnL_n_11,
      \center_x_reg[8]\(3) => U_btnL_n_5,
      \center_x_reg[8]\(2) => U_btnL_n_6,
      \center_x_reg[8]\(1) => U_btnL_n_7,
      \center_x_reg[8]\(0) => U_btnL_n_8,
      clear => clear,
      \q_reg_reg[1]_0\ => U_btnL_n_0
    );
U_btnR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_1
     port map (
      aclk => aclk,
      aresetn => aresetn,
      btnR => btnR,
      center_x => center_x,
      \center_x_reg[1]\ => U_btnL_n_0,
      \center_x_reg[1]_0\ => \center_x[1]_i_5_n_0\,
      clear => clear
    );
U_btnU: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btn_debounce_2
     port map (
      O(3) => U_btnU_n_1,
      O(2) => U_btnU_n_2,
      O(1) => U_btnU_n_3,
      O(0) => U_btnU_n_4,
      aclk => aclk,
      btnU => btnU,
      center_y_reg(10 downto 0) => center_y_reg(11 downto 1),
      \center_y_reg[10]\(2) => U_btnU_n_9,
      \center_y_reg[10]\(1) => U_btnU_n_10,
      \center_y_reg[10]\(0) => U_btnU_n_11,
      \center_y_reg[8]\(3) => U_btnU_n_5,
      \center_y_reg[8]\(2) => U_btnU_n_6,
      \center_y_reg[8]\(1) => U_btnU_n_7,
      \center_y_reg[8]\(0) => U_btnU_n_8,
      clear => clear,
      \q_reg_reg[1]_0\ => U_btnU_n_0
    );
\__18_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \__18_carry_n_0\,
      CO(2) => \__18_carry_n_1\,
      CO(1) => \__18_carry_n_2\,
      CO(0) => \__18_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => y_cnt_reg(3 downto 0),
      O(3 downto 1) => \NLW___18_carry_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_out(6),
      S(3) => \__18_carry_i_1_n_0\,
      S(2) => \__18_carry_i_2_n_0\,
      S(1) => \__18_carry_i_3_n_0\,
      S(0) => \__18_carry_i_4_n_0\
    );
\__18_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \__18_carry_n_0\,
      CO(3) => \__18_carry__0_n_0\,
      CO(2) => \__18_carry__0_n_1\,
      CO(1) => \__18_carry__0_n_2\,
      CO(0) => \__18_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \__18_carry__0_i_1_n_0\,
      DI(2) => in_top_carry_n_5,
      DI(1 downto 0) => y_cnt_reg(5 downto 4),
      O(3 downto 0) => \NLW___18_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \__18_carry__0_i_2_n_0\,
      S(2) => \__18_carry__0_i_3_n_0\,
      S(1) => \__18_carry__0_i_4_n_0\,
      S(0) => \__18_carry__0_i_5_n_0\
    );
\__18_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_top_carry_n_5,
      O => \__18_carry__0_i_1_n_0\
    );
\__18_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => y_cnt_reg(7),
      I1 => in_top_carry_n_4,
      I2 => in_top_carry_n_5,
      O => \__18_carry__0_i_2_n_0\
    );
\__18_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in_top_carry_n_5,
      I1 => y_cnt_reg(6),
      O => \__18_carry__0_i_3_n_0\
    );
\__18_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(5),
      I1 => in_top_carry_n_6,
      O => \__18_carry__0_i_4_n_0\
    );
\__18_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(4),
      I1 => in_top_carry_n_7,
      O => \__18_carry__0_i_5_n_0\
    );
\__18_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \__18_carry__0_n_0\,
      CO(3) => \__18_carry__1_n_0\,
      CO(2) => \__18_carry__1_n_1\,
      CO(1) => \__18_carry__1_n_2\,
      CO(0) => \__18_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \__18_carry__1_i_1_n_0\,
      DI(2) => \__18_carry__1_i_2_n_0\,
      DI(1) => \__18_carry__1_i_3_n_0\,
      DI(0) => \__18_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW___18_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \__18_carry__1_i_5_n_0\,
      S(2) => \__18_carry__1_i_6_n_0\,
      S(1) => \__18_carry__1_i_7_n_0\,
      S(0) => \__18_carry__1_i_8_n_0\
    );
\__18_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => y_cnt_reg(10),
      I1 => \in_top_carry__0_n_5\,
      O => \__18_carry__1_i_1_n_0\
    );
\__18_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => y_cnt_reg(9),
      I1 => \in_top_carry__0_n_6\,
      O => \__18_carry__1_i_2_n_0\
    );
\__18_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => y_cnt_reg(8),
      I1 => \in_top_carry__0_n_7\,
      O => \__18_carry__1_i_3_n_0\
    );
\__18_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => y_cnt_reg(7),
      I1 => in_top_carry_n_4,
      O => \__18_carry__1_i_4_n_0\
    );
\__18_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \in_top_carry__0_n_5\,
      I1 => y_cnt_reg(10),
      I2 => y_cnt_reg(11),
      I3 => \in_top_carry__0_n_4\,
      O => \__18_carry__1_i_5_n_0\
    );
\__18_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \in_top_carry__0_n_6\,
      I1 => y_cnt_reg(9),
      I2 => y_cnt_reg(10),
      I3 => \in_top_carry__0_n_5\,
      O => \__18_carry__1_i_6_n_0\
    );
\__18_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \in_top_carry__0_n_7\,
      I1 => y_cnt_reg(8),
      I2 => y_cnt_reg(9),
      I3 => \in_top_carry__0_n_6\,
      O => \__18_carry__1_i_7_n_0\
    );
\__18_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => in_top_carry_n_4,
      I1 => y_cnt_reg(7),
      I2 => y_cnt_reg(8),
      I3 => \in_top_carry__0_n_7\,
      O => \__18_carry__1_i_8_n_0\
    );
\__18_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \__18_carry__1_n_0\,
      CO(3 downto 1) => \NLW___18_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \__18_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW___18_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \__18_carry__2_i_1_n_0\
    );
\__18_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => y_cnt_reg(11),
      I1 => \in_top_carry__0_n_4\,
      O => \__18_carry__2_i_1_n_0\
    );
\__18_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(3),
      I1 => center_y_reg(3),
      O => \__18_carry_i_1_n_0\
    );
\__18_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(2),
      I1 => center_y_reg(2),
      O => \__18_carry_i_2_n_0\
    );
\__18_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(1),
      I1 => center_y_reg(1),
      O => \__18_carry_i_3_n_0\
    );
\__18_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_cnt_reg(0),
      O => \__18_carry_i_4_n_0\
    );
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => x_cnt_reg(3 downto 0),
      O(3 downto 1) => \NLW__carry_O_UNCONNECTED\(3 downto 1),
      O(0) => \_carry_n_7\,
      S(3) => \_carry_i_1_n_0\,
      S(2) => \_carry_i_2_n_0\,
      S(1) => \_carry_i_3_n_0\,
      S(0) => \_carry_i_4_n_0\
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \_carry__0_i_1_n_0\,
      DI(2) => in_left_carry_n_5,
      DI(1 downto 0) => x_cnt_reg(5 downto 4),
      O(3 downto 0) => \NLW__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_carry__0_i_2_n_0\,
      S(2) => \_carry__0_i_3_n_0\,
      S(1) => \_carry__0_i_4_n_0\,
      S(0) => \_carry__0_i_5_n_0\
    );
\_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_left_carry_n_5,
      O => \_carry__0_i_1_n_0\
    );
\_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x_cnt_reg(7),
      I1 => in_left_carry_n_4,
      I2 => in_left_carry_n_5,
      O => \_carry__0_i_2_n_0\
    );
\_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in_left_carry_n_5,
      I1 => x_cnt_reg(6),
      O => \_carry__0_i_3_n_0\
    );
\_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(5),
      I1 => in_left_carry_n_6,
      O => \_carry__0_i_4_n_0\
    );
\_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(4),
      I1 => in_left_carry_n_7,
      O => \_carry__0_i_5_n_0\
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \_carry__1_i_1_n_0\,
      DI(2) => \_carry__1_i_2_n_0\,
      DI(1) => \_carry__1_i_3_n_0\,
      DI(0) => \_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \_carry__1_i_5_n_0\,
      S(2) => \_carry__1_i_6_n_0\,
      S(1) => \_carry__1_i_7_n_0\,
      S(0) => \_carry__1_i_8_n_0\
    );
\_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => x_cnt_reg(10),
      I1 => \in_left_carry__0_n_5\,
      O => \_carry__1_i_1_n_0\
    );
\_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => x_cnt_reg(9),
      I1 => \in_left_carry__0_n_6\,
      O => \_carry__1_i_2_n_0\
    );
\_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => x_cnt_reg(8),
      I1 => \in_left_carry__0_n_7\,
      O => \_carry__1_i_3_n_0\
    );
\_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => x_cnt_reg(7),
      I1 => in_left_carry_n_4,
      O => \_carry__1_i_4_n_0\
    );
\_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \in_left_carry__0_n_5\,
      I1 => x_cnt_reg(10),
      I2 => x_cnt_reg(11),
      I3 => \in_left_carry__0_n_4\,
      O => \_carry__1_i_5_n_0\
    );
\_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \in_left_carry__0_n_6\,
      I1 => x_cnt_reg(9),
      I2 => x_cnt_reg(10),
      I3 => \in_left_carry__0_n_5\,
      O => \_carry__1_i_6_n_0\
    );
\_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \in_left_carry__0_n_7\,
      I1 => x_cnt_reg(8),
      I2 => x_cnt_reg(9),
      I3 => \in_left_carry__0_n_6\,
      O => \_carry__1_i_7_n_0\
    );
\_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => in_left_carry_n_4,
      I1 => x_cnt_reg(7),
      I2 => x_cnt_reg(8),
      I3 => \in_left_carry__0_n_7\,
      O => \_carry__1_i_8_n_0\
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3 downto 1) => \NLW__carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \_carry__2_i_1_n_0\
    );
\_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => x_cnt_reg(11),
      I1 => \in_left_carry__0_n_4\,
      O => \_carry__2_i_1_n_0\
    );
\_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(3),
      I1 => center_x_reg(3),
      O => \_carry_i_1_n_0\
    );
\_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(2),
      I1 => center_x_reg(2),
      O => \_carry_i_2_n_0\
    );
\_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(1),
      I1 => center_x_reg(1),
      O => \_carry_i_3_n_0\
    );
\_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_cnt_reg(0),
      O => \_carry_i_4_n_0\
    );
\center_x[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tuser,
      I1 => tuser_d,
      O => \center_x[1]_i_5_n_0\
    );
\center_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_x,
      D => U_btnL_n_10,
      Q => center_x_reg(10),
      R => clear
    );
\center_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_x,
      D => U_btnL_n_9,
      Q => center_x_reg(11),
      R => clear
    );
\center_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_x,
      D => U_btnL_n_4,
      Q => center_x_reg(1),
      R => clear
    );
\center_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_x,
      D => U_btnL_n_3,
      Q => center_x_reg(2),
      R => clear
    );
\center_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_x,
      D => U_btnL_n_2,
      Q => center_x_reg(3),
      R => clear
    );
\center_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_x,
      D => U_btnL_n_1,
      Q => center_x_reg(4),
      R => clear
    );
\center_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_x,
      D => U_btnL_n_8,
      Q => center_x_reg(5),
      R => clear
    );
\center_x_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => center_x,
      D => U_btnL_n_7,
      Q => center_x_reg(6),
      S => clear
    );
\center_x_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => center_x,
      D => U_btnL_n_6,
      Q => center_x_reg(7),
      S => clear
    );
\center_x_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => center_x,
      D => U_btnL_n_5,
      Q => center_x_reg(8),
      S => clear
    );
\center_x_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => center_x,
      D => U_btnL_n_11,
      Q => center_x_reg(9),
      S => clear
    );
\center_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_y,
      D => U_btnU_n_10,
      Q => center_y_reg(10),
      R => clear
    );
\center_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_y,
      D => U_btnU_n_9,
      Q => center_y_reg(11),
      R => clear
    );
\center_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_y,
      D => U_btnU_n_4,
      Q => center_y_reg(1),
      R => clear
    );
\center_y_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => center_y,
      D => U_btnU_n_3,
      Q => center_y_reg(2),
      S => clear
    );
\center_y_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => center_y,
      D => U_btnU_n_2,
      Q => center_y_reg(3),
      S => clear
    );
\center_y_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => center_y,
      D => U_btnU_n_1,
      Q => center_y_reg(4),
      S => clear
    );
\center_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_y,
      D => U_btnU_n_8,
      Q => center_y_reg(5),
      R => clear
    );
\center_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_y,
      D => U_btnU_n_7,
      Q => center_y_reg(6),
      R => clear
    );
\center_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_y,
      D => U_btnU_n_6,
      Q => center_y_reg(7),
      R => clear
    );
\center_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => center_y,
      D => U_btnU_n_5,
      Q => center_y_reg(8),
      R => clear
    );
\center_y_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => center_y,
      D => U_btnU_n_11,
      Q => center_y_reg(9),
      S => clear
    );
in_left_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => in_left_carry_n_0,
      CO(2) => in_left_carry_n_1,
      CO(1) => in_left_carry_n_2,
      CO(0) => in_left_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => center_x_reg(7 downto 5),
      DI(0) => '0',
      O(3) => in_left_carry_n_4,
      O(2) => in_left_carry_n_5,
      O(1) => in_left_carry_n_6,
      O(0) => in_left_carry_n_7,
      S(3) => in_left_carry_i_1_n_0,
      S(2) => in_left_carry_i_2_n_0,
      S(1) => in_left_carry_i_3_n_0,
      S(0) => center_x_reg(4)
    );
\in_left_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => in_left_carry_n_0,
      CO(3) => \NLW_in_left_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \in_left_carry__0_n_1\,
      CO(1) => \in_left_carry__0_n_2\,
      CO(0) => \in_left_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => center_x_reg(10 downto 8),
      O(3) => \in_left_carry__0_n_4\,
      O(2) => \in_left_carry__0_n_5\,
      O(1) => \in_left_carry__0_n_6\,
      O(0) => \in_left_carry__0_n_7\,
      S(3) => \in_left_carry__0_i_1_n_0\,
      S(2) => \in_left_carry__0_i_2_n_0\,
      S(1) => \in_left_carry__0_i_3_n_0\,
      S(0) => \in_left_carry__0_i_4_n_0\
    );
\in_left_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(11),
      O => \in_left_carry__0_i_1_n_0\
    );
\in_left_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(10),
      O => \in_left_carry__0_i_2_n_0\
    );
\in_left_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(9),
      O => \in_left_carry__0_i_3_n_0\
    );
\in_left_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(8),
      O => \in_left_carry__0_i_4_n_0\
    );
in_left_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(7),
      O => in_left_carry_i_1_n_0
    );
in_left_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(6),
      O => in_left_carry_i_2_n_0
    );
in_left_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(5),
      O => in_left_carry_i_3_n_0
    );
in_output_box0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => in_output_box0_carry_n_0,
      CO(2) => in_output_box0_carry_n_1,
      CO(1) => in_output_box0_carry_n_2,
      CO(0) => in_output_box0_carry_n_3,
      CYINIT => '0',
      DI(3) => in_output_box0_carry_i_1_n_0,
      DI(2) => in_output_box0_carry_i_2_n_0,
      DI(1) => in_output_box0_carry_i_3_n_0,
      DI(0) => in_output_box0_carry_i_4_n_0,
      O(3 downto 0) => NLW_in_output_box0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => in_output_box0_carry_i_5_n_0,
      S(2) => in_output_box0_carry_i_6_n_0,
      S(1) => in_output_box0_carry_i_7_n_0,
      S(0) => in_output_box0_carry_i_8_n_0
    );
\in_output_box0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => in_output_box0_carry_n_0,
      CO(3) => \NLW_in_output_box0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => in_output_box0,
      CO(1) => \in_output_box0_carry__0_n_2\,
      CO(0) => \in_output_box0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \in_output_box0_carry__0_i_1_n_2\,
      DI(1) => \in_output_box0_carry__0_i_2_n_0\,
      DI(0) => \in_output_box0_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_in_output_box0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \in_output_box0_carry__0_i_4_n_0\,
      S(1) => \in_output_box0_carry__0_i_5_n_0\,
      S(0) => \in_output_box0_carry__0_i_6_n_0\
    );
\in_output_box0_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \is_border1__3_carry__0_i_1_n_0\,
      CO(3 downto 2) => \NLW_in_output_box0_carry__0_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \in_output_box0_carry__0_i_1_n_2\,
      CO(0) => \NLW_in_output_box0_carry__0_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_in_output_box0_carry__0_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \in_output_box0_carry__0_i_1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \in_output_box1_carry__0_i_5_n_6\
    );
\in_output_box0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \in_output_box0_carry__0_i_1_n_7\,
      I1 => y_cnt_reg(11),
      I2 => \is_border1__3_carry__0_i_1_n_4\,
      I3 => y_cnt_reg(10),
      O => \in_output_box0_carry__0_i_2_n_0\
    );
\in_output_box0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \is_border1__3_carry__0_i_1_n_5\,
      I1 => y_cnt_reg(9),
      I2 => \is_border1__3_carry__0_i_1_n_6\,
      I3 => y_cnt_reg(8),
      O => \in_output_box0_carry__0_i_3_n_0\
    );
\in_output_box0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in_output_box0_carry__0_i_1_n_2\,
      O => \in_output_box0_carry__0_i_4_n_0\
    );
\in_output_box0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \in_output_box0_carry__0_i_1_n_7\,
      I1 => y_cnt_reg(11),
      I2 => \is_border1__3_carry__0_i_1_n_4\,
      I3 => y_cnt_reg(10),
      O => \in_output_box0_carry__0_i_5_n_0\
    );
\in_output_box0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \is_border1__3_carry__0_i_1_n_5\,
      I1 => y_cnt_reg(9),
      I2 => \is_border1__3_carry__0_i_1_n_6\,
      I3 => y_cnt_reg(8),
      O => \in_output_box0_carry__0_i_6_n_0\
    );
in_output_box0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \is_border1__3_carry__0_i_1_n_7\,
      I1 => y_cnt_reg(7),
      I2 => \is_border1__3_carry__0_i_2_n_7\,
      I3 => y_cnt_reg(6),
      O => in_output_box0_carry_i_1_n_0
    );
in_output_box0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => center_y_reg(4),
      I1 => y_cnt_reg(4),
      I2 => center_y_reg(5),
      I3 => y_cnt_reg(5),
      O => in_output_box0_carry_i_2_n_0
    );
in_output_box0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => center_y_reg(2),
      I1 => y_cnt_reg(2),
      I2 => center_y_reg(3),
      I3 => y_cnt_reg(3),
      O => in_output_box0_carry_i_3_n_0
    );
in_output_box0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => center_y_reg(1),
      I1 => y_cnt_reg(1),
      O => in_output_box0_carry_i_4_n_0
    );
in_output_box0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \is_border1__3_carry__0_i_2_n_7\,
      I1 => y_cnt_reg(6),
      I2 => \is_border1__3_carry__0_i_1_n_7\,
      I3 => y_cnt_reg(7),
      O => in_output_box0_carry_i_5_n_0
    );
in_output_box0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => center_y_reg(4),
      I1 => y_cnt_reg(4),
      I2 => center_y_reg(5),
      I3 => y_cnt_reg(5),
      O => in_output_box0_carry_i_6_n_0
    );
in_output_box0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => center_y_reg(2),
      I1 => y_cnt_reg(2),
      I2 => center_y_reg(3),
      I3 => y_cnt_reg(3),
      O => in_output_box0_carry_i_7_n_0
    );
in_output_box0_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => center_y_reg(1),
      I1 => y_cnt_reg(1),
      I2 => y_cnt_reg(0),
      O => in_output_box0_carry_i_8_n_0
    );
in_output_box1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => in_output_box1_carry_n_0,
      CO(2) => in_output_box1_carry_n_1,
      CO(1) => in_output_box1_carry_n_2,
      CO(0) => in_output_box1_carry_n_3,
      CYINIT => '1',
      DI(3) => in_output_box1_carry_i_1_n_0,
      DI(2) => in_output_box1_carry_i_2_n_0,
      DI(1) => in_output_box1_carry_i_3_n_0,
      DI(0) => in_output_box1_carry_i_4_n_0,
      O(3 downto 0) => NLW_in_output_box1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => in_output_box1_carry_i_5_n_0,
      S(2) => in_output_box1_carry_i_6_n_0,
      S(1) => in_output_box1_carry_i_7_n_0,
      S(0) => in_output_box1_carry_i_8_n_0
    );
\in_output_box1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => in_output_box1_carry_n_0,
      CO(3 downto 2) => \NLW_in_output_box1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => in_output_box1,
      CO(0) => \in_output_box1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \in_output_box1_carry__0_i_1_n_0\,
      DI(0) => \in_output_box1_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_in_output_box1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \in_output_box1_carry__0_i_3_n_0\,
      S(0) => \in_output_box1_carry__0_i_4_n_0\
    );
\in_output_box1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => y_cnt_reg(11),
      I1 => \in_output_box1_carry__0_i_5_n_6\,
      I2 => y_cnt_reg(10),
      I3 => \in_output_box1_carry__0_i_5_n_7\,
      O => \in_output_box1_carry__0_i_1_n_0\
    );
\in_output_box1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => y_cnt_reg(9),
      I1 => \is_border1__3_carry__0_i_2_n_4\,
      I2 => y_cnt_reg(8),
      I3 => \is_border1__3_carry__0_i_2_n_5\,
      O => \in_output_box1_carry__0_i_2_n_0\
    );
\in_output_box1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_cnt_reg(10),
      I1 => \in_output_box1_carry__0_i_5_n_7\,
      I2 => y_cnt_reg(11),
      I3 => \in_output_box1_carry__0_i_5_n_6\,
      O => \in_output_box1_carry__0_i_3_n_0\
    );
\in_output_box1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_cnt_reg(8),
      I1 => \is_border1__3_carry__0_i_2_n_5\,
      I2 => y_cnt_reg(9),
      I3 => \is_border1__3_carry__0_i_2_n_4\,
      O => \in_output_box1_carry__0_i_4_n_0\
    );
\in_output_box1_carry__0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \is_border1__3_carry__0_i_2_n_0\,
      CO(3 downto 1) => \NLW_in_output_box1_carry__0_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \in_output_box1_carry__0_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => center_y_reg(10),
      O(3 downto 2) => \NLW_in_output_box1_carry__0_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \in_output_box1_carry__0_i_5_n_6\,
      O(0) => \in_output_box1_carry__0_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \in_output_box1_carry__0_i_6_n_0\,
      S(0) => \in_output_box1_carry__0_i_7_n_0\
    );
\in_output_box1_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(11),
      O => \in_output_box1_carry__0_i_6_n_0\
    );
\in_output_box1_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(10),
      O => \in_output_box1_carry__0_i_7_n_0\
    );
in_output_box1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => y_cnt_reg(7),
      I1 => \is_border1__3_carry__0_i_2_n_6\,
      I2 => y_cnt_reg(6),
      I3 => \is_border1__3_carry__0_i_2_n_7\,
      O => in_output_box1_carry_i_1_n_0
    );
in_output_box1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => y_cnt_reg(4),
      I1 => center_y_reg(4),
      I2 => y_cnt_reg(5),
      I3 => center_y_reg(5),
      O => in_output_box1_carry_i_2_n_0
    );
in_output_box1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => y_cnt_reg(2),
      I1 => center_y_reg(2),
      I2 => y_cnt_reg(3),
      I3 => center_y_reg(3),
      O => in_output_box1_carry_i_3_n_0
    );
in_output_box1_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => y_cnt_reg(0),
      I1 => center_y_reg(1),
      I2 => y_cnt_reg(1),
      O => in_output_box1_carry_i_4_n_0
    );
in_output_box1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_cnt_reg(7),
      I1 => \is_border1__3_carry__0_i_2_n_6\,
      I2 => y_cnt_reg(6),
      I3 => \is_border1__3_carry__0_i_2_n_7\,
      O => in_output_box1_carry_i_5_n_0
    );
in_output_box1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => center_y_reg(4),
      I1 => y_cnt_reg(4),
      I2 => center_y_reg(5),
      I3 => y_cnt_reg(5),
      O => in_output_box1_carry_i_6_n_0
    );
in_output_box1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => center_y_reg(2),
      I1 => y_cnt_reg(2),
      I2 => center_y_reg(3),
      I3 => y_cnt_reg(3),
      O => in_output_box1_carry_i_7_n_0
    );
in_output_box1_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => center_y_reg(1),
      I1 => y_cnt_reg(1),
      I2 => y_cnt_reg(0),
      O => in_output_box1_carry_i_8_n_0
    );
\in_output_box2__6_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \in_output_box2__6_carry_n_0\,
      CO(2) => \in_output_box2__6_carry_n_1\,
      CO(1) => \in_output_box2__6_carry_n_2\,
      CO(0) => \in_output_box2__6_carry_n_3\,
      CYINIT => '1',
      DI(3) => \in_output_box2__6_carry_i_1_n_0\,
      DI(2) => \in_output_box2__6_carry_i_2_n_0\,
      DI(1) => \in_output_box2__6_carry_i_3_n_0\,
      DI(0) => \in_output_box2__6_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_in_output_box2__6_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \in_output_box2__6_carry_i_5_n_0\,
      S(2) => \in_output_box2__6_carry_i_6_n_0\,
      S(1) => \in_output_box2__6_carry_i_7_n_0\,
      S(0) => \in_output_box2__6_carry_i_8_n_0\
    );
\in_output_box2__6_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_output_box2__6_carry_n_0\,
      CO(3 downto 2) => \NLW_in_output_box2__6_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => in_output_box20_in,
      CO(0) => \in_output_box2__6_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \in_output_box2__6_carry__0_i_1_n_0\,
      DI(0) => \in_output_box2__6_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_in_output_box2__6_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \in_output_box2__6_carry__0_i_3_n_0\,
      S(0) => \in_output_box2__6_carry__0_i_4_n_0\
    );
\in_output_box2__6_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_cnt_reg(11),
      I1 => \in_output_box2_carry__0_i_7_n_6\,
      I2 => x_cnt_reg(10),
      I3 => \in_output_box2_carry__0_i_7_n_7\,
      O => \in_output_box2__6_carry__0_i_1_n_0\
    );
\in_output_box2__6_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_cnt_reg(9),
      I1 => \is_border3_carry__0_i_2_n_4\,
      I2 => x_cnt_reg(8),
      I3 => \is_border3_carry__0_i_2_n_5\,
      O => \in_output_box2__6_carry__0_i_2_n_0\
    );
\in_output_box2__6_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_cnt_reg(10),
      I1 => \in_output_box2_carry__0_i_7_n_7\,
      I2 => x_cnt_reg(11),
      I3 => \in_output_box2_carry__0_i_7_n_6\,
      O => \in_output_box2__6_carry__0_i_3_n_0\
    );
\in_output_box2__6_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_cnt_reg(8),
      I1 => \is_border3_carry__0_i_2_n_5\,
      I2 => x_cnt_reg(9),
      I3 => \is_border3_carry__0_i_2_n_4\,
      O => \in_output_box2__6_carry__0_i_4_n_0\
    );
\in_output_box2__6_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_cnt_reg(7),
      I1 => \is_border3_carry__0_i_2_n_6\,
      I2 => x_cnt_reg(6),
      I3 => \is_border3_carry__0_i_2_n_7\,
      O => \in_output_box2__6_carry_i_1_n_0\
    );
\in_output_box2__6_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => x_cnt_reg(4),
      I1 => center_x_reg(4),
      I2 => x_cnt_reg(5),
      I3 => center_x_reg(5),
      O => \in_output_box2__6_carry_i_2_n_0\
    );
\in_output_box2__6_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => x_cnt_reg(2),
      I1 => center_x_reg(2),
      I2 => x_cnt_reg(3),
      I3 => center_x_reg(3),
      O => \in_output_box2__6_carry_i_3_n_0\
    );
\in_output_box2__6_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => x_cnt_reg(0),
      I1 => center_x_reg(1),
      I2 => x_cnt_reg(1),
      O => \in_output_box2__6_carry_i_4_n_0\
    );
\in_output_box2__6_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_cnt_reg(7),
      I1 => \is_border3_carry__0_i_2_n_6\,
      I2 => x_cnt_reg(6),
      I3 => \is_border3_carry__0_i_2_n_7\,
      O => \in_output_box2__6_carry_i_5_n_0\
    );
\in_output_box2__6_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => center_x_reg(4),
      I1 => x_cnt_reg(4),
      I2 => center_x_reg(5),
      I3 => x_cnt_reg(5),
      O => \in_output_box2__6_carry_i_6_n_0\
    );
\in_output_box2__6_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => center_x_reg(2),
      I1 => x_cnt_reg(2),
      I2 => center_x_reg(3),
      I3 => x_cnt_reg(3),
      O => \in_output_box2__6_carry_i_7_n_0\
    );
\in_output_box2__6_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => center_x_reg(1),
      I1 => x_cnt_reg(1),
      I2 => x_cnt_reg(0),
      O => \in_output_box2__6_carry_i_8_n_0\
    );
in_output_box2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => in_output_box2_carry_n_0,
      CO(2) => in_output_box2_carry_n_1,
      CO(1) => in_output_box2_carry_n_2,
      CO(0) => in_output_box2_carry_n_3,
      CYINIT => '0',
      DI(3) => in_output_box2_carry_i_1_n_0,
      DI(2) => in_output_box2_carry_i_2_n_0,
      DI(1) => in_output_box2_carry_i_3_n_0,
      DI(0) => in_output_box2_carry_i_4_n_0,
      O(3 downto 0) => NLW_in_output_box2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => in_output_box2_carry_i_5_n_0,
      S(2) => in_output_box2_carry_i_6_n_0,
      S(1) => in_output_box2_carry_i_7_n_0,
      S(0) => in_output_box2_carry_i_8_n_0
    );
\in_output_box2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => in_output_box2_carry_n_0,
      CO(3) => \NLW_in_output_box2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => in_output_box2,
      CO(1) => \in_output_box2_carry__0_n_2\,
      CO(0) => \in_output_box2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_0_in(12),
      DI(1) => \in_output_box2_carry__0_i_2_n_0\,
      DI(0) => \in_output_box2_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_in_output_box2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \in_output_box2_carry__0_i_4_n_0\,
      S(1) => \in_output_box2_carry__0_i_5_n_0\,
      S(0) => \in_output_box2_carry__0_i_6_n_0\
    );
\in_output_box2_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \is_border3_carry__0_i_1_n_0\,
      CO(3 downto 2) => \NLW_in_output_box2_carry__0_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in(12),
      CO(0) => \NLW_in_output_box2_carry__0_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_in_output_box2_carry__0_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in(11),
      S(3 downto 1) => B"001",
      S(0) => \in_output_box2_carry__0_i_7_n_6\
    );
\in_output_box2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_0_in(11),
      I1 => x_cnt_reg(11),
      I2 => p_0_in(10),
      I3 => x_cnt_reg(10),
      O => \in_output_box2_carry__0_i_2_n_0\
    );
\in_output_box2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_0_in(9),
      I1 => x_cnt_reg(9),
      I2 => p_0_in(8),
      I3 => x_cnt_reg(8),
      O => \in_output_box2_carry__0_i_3_n_0\
    );
\in_output_box2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(12),
      O => \in_output_box2_carry__0_i_4_n_0\
    );
\in_output_box2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(11),
      I1 => x_cnt_reg(11),
      I2 => p_0_in(10),
      I3 => x_cnt_reg(10),
      O => \in_output_box2_carry__0_i_5_n_0\
    );
\in_output_box2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => x_cnt_reg(9),
      I2 => p_0_in(8),
      I3 => x_cnt_reg(8),
      O => \in_output_box2_carry__0_i_6_n_0\
    );
\in_output_box2_carry__0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \is_border3_carry__0_i_2_n_0\,
      CO(3 downto 1) => \NLW_in_output_box2_carry__0_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \in_output_box2_carry__0_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => center_x_reg(10),
      O(3 downto 2) => \NLW_in_output_box2_carry__0_i_7_O_UNCONNECTED\(3 downto 2),
      O(1) => \in_output_box2_carry__0_i_7_n_6\,
      O(0) => \in_output_box2_carry__0_i_7_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \in_output_box2_carry__0_i_8_n_0\,
      S(0) => \in_output_box2_carry__0_i_9_n_0\
    );
\in_output_box2_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(11),
      O => \in_output_box2_carry__0_i_8_n_0\
    );
\in_output_box2_carry__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(10),
      O => \in_output_box2_carry__0_i_9_n_0\
    );
in_output_box2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_0_in(7),
      I1 => x_cnt_reg(7),
      I2 => \is_border3_carry__0_i_2_n_7\,
      I3 => x_cnt_reg(6),
      O => in_output_box2_carry_i_1_n_0
    );
in_output_box2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => center_x_reg(4),
      I1 => x_cnt_reg(4),
      I2 => center_x_reg(5),
      I3 => x_cnt_reg(5),
      O => in_output_box2_carry_i_2_n_0
    );
in_output_box2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => center_x_reg(2),
      I1 => x_cnt_reg(2),
      I2 => center_x_reg(3),
      I3 => x_cnt_reg(3),
      O => in_output_box2_carry_i_3_n_0
    );
in_output_box2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => center_x_reg(1),
      I1 => x_cnt_reg(1),
      O => in_output_box2_carry_i_4_n_0
    );
in_output_box2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \is_border3_carry__0_i_2_n_7\,
      I1 => x_cnt_reg(6),
      I2 => p_0_in(7),
      I3 => x_cnt_reg(7),
      O => in_output_box2_carry_i_5_n_0
    );
in_output_box2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => center_x_reg(4),
      I1 => x_cnt_reg(4),
      I2 => center_x_reg(5),
      I3 => x_cnt_reg(5),
      O => in_output_box2_carry_i_6_n_0
    );
in_output_box2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => center_x_reg(2),
      I1 => x_cnt_reg(2),
      I2 => center_x_reg(3),
      I3 => x_cnt_reg(3),
      O => in_output_box2_carry_i_7_n_0
    );
in_output_box2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => center_x_reg(1),
      I1 => x_cnt_reg(1),
      I2 => x_cnt_reg(0),
      O => in_output_box2_carry_i_8_n_0
    );
in_top_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => in_top_carry_n_0,
      CO(2) => in_top_carry_n_1,
      CO(1) => in_top_carry_n_2,
      CO(0) => in_top_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => center_y_reg(7 downto 5),
      DI(0) => '0',
      O(3) => in_top_carry_n_4,
      O(2) => in_top_carry_n_5,
      O(1) => in_top_carry_n_6,
      O(0) => in_top_carry_n_7,
      S(3) => in_top_carry_i_1_n_0,
      S(2) => in_top_carry_i_2_n_0,
      S(1) => in_top_carry_i_3_n_0,
      S(0) => center_y_reg(4)
    );
\in_top_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => in_top_carry_n_0,
      CO(3) => \NLW_in_top_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \in_top_carry__0_n_1\,
      CO(1) => \in_top_carry__0_n_2\,
      CO(0) => \in_top_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => center_y_reg(10 downto 8),
      O(3) => \in_top_carry__0_n_4\,
      O(2) => \in_top_carry__0_n_5\,
      O(1) => \in_top_carry__0_n_6\,
      O(0) => \in_top_carry__0_n_7\,
      S(3) => \in_top_carry__0_i_1_n_0\,
      S(2) => \in_top_carry__0_i_2_n_0\,
      S(1) => \in_top_carry__0_i_3_n_0\,
      S(0) => \in_top_carry__0_i_4_n_0\
    );
\in_top_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(11),
      O => \in_top_carry__0_i_1_n_0\
    );
\in_top_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(10),
      O => \in_top_carry__0_i_2_n_0\
    );
\in_top_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(9),
      O => \in_top_carry__0_i_3_n_0\
    );
\in_top_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(8),
      O => \in_top_carry__0_i_4_n_0\
    );
in_top_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(7),
      O => in_top_carry_i_1_n_0
    );
in_top_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(6),
      O => in_top_carry_i_2_n_0
    );
in_top_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(5),
      O => in_top_carry_i_3_n_0
    );
is_border0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => is_border0_carry_n_0,
      CO(2) => is_border0_carry_n_1,
      CO(1) => is_border0_carry_n_2,
      CO(0) => is_border0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_is_border0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => is_border0_carry_i_1_n_0,
      S(2) => is_border0_carry_i_2_n_0,
      S(1) => is_border0_carry_i_3_n_0,
      S(0) => is_border0_carry_i_4_n_0
    );
\is_border0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => is_border0_carry_n_0,
      CO(3) => \is_border0_carry__0_n_0\,
      CO(2) => \is_border0_carry__0_n_1\,
      CO(1) => \is_border0_carry__0_n_2\,
      CO(0) => \is_border0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_is_border0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \is_border1__3_carry__1_n_0\,
      S(2) => \is_border1__3_carry__1_n_0\,
      S(1) => \is_border1__3_carry__1_n_0\,
      S(0) => \is_border0_carry__0_i_1_n_0\
    );
\is_border0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \is_border1__3_carry__1_n_0\,
      I1 => is_border1(12),
      O => \is_border0_carry__0_i_1_n_0\
    );
\is_border0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \is_border0_carry__0_n_0\,
      CO(3) => \NLW_is_border0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => is_border0,
      CO(1) => \is_border0_carry__1_n_2\,
      CO(0) => \is_border0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_is_border0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \is_border1__3_carry__1_n_0\,
      S(1) => \is_border1__3_carry__1_n_0\,
      S(0) => \is_border1__3_carry__1_n_0\
    );
is_border0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => is_border1(11),
      I1 => y_cnt_reg(11),
      I2 => is_border1(10),
      I3 => y_cnt_reg(10),
      I4 => y_cnt_reg(9),
      I5 => is_border1(9),
      O => is_border0_carry_i_1_n_0
    );
is_border0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => is_border1(8),
      I1 => y_cnt_reg(8),
      I2 => is_border1(7),
      I3 => y_cnt_reg(7),
      I4 => y_cnt_reg(6),
      I5 => is_border1(6),
      O => is_border0_carry_i_2_n_0
    );
is_border0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => is_border1(5),
      I1 => y_cnt_reg(5),
      I2 => is_border1(4),
      I3 => y_cnt_reg(4),
      I4 => y_cnt_reg(3),
      I5 => is_border1(3),
      O => is_border0_carry_i_3_n_0
    );
is_border0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60000060"
    )
        port map (
      I0 => y_cnt_reg(1),
      I1 => center_y_reg(1),
      I2 => y_cnt_reg(0),
      I3 => y_cnt_reg(2),
      I4 => is_border1(2),
      O => is_border0_carry_i_4_n_0
    );
\is_border1__3_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \is_border1__3_carry_n_0\,
      CO(2) => \is_border1__3_carry_n_1\,
      CO(1) => \is_border1__3_carry_n_2\,
      CO(0) => \is_border1__3_carry_n_3\,
      CYINIT => center_y_reg(1),
      DI(3 downto 0) => center_y_reg(5 downto 2),
      O(3 downto 0) => is_border1(5 downto 2),
      S(3) => \is_border1__3_carry_i_1_n_0\,
      S(2) => \is_border1__3_carry_i_2_n_0\,
      S(1) => \is_border1__3_carry_i_3_n_0\,
      S(0) => \is_border1__3_carry_i_4_n_0\
    );
\is_border1__3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \is_border1__3_carry_n_0\,
      CO(3) => \is_border1__3_carry__0_n_0\,
      CO(2) => \is_border1__3_carry__0_n_1\,
      CO(1) => \is_border1__3_carry__0_n_2\,
      CO(0) => \is_border1__3_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \is_border1__3_carry__0_i_1_n_5\,
      DI(2) => \is_border1__3_carry__0_i_1_n_6\,
      DI(1) => \is_border1__3_carry__0_i_1_n_7\,
      DI(0) => \is_border1__3_carry__0_i_2_n_7\,
      O(3 downto 0) => is_border1(9 downto 6),
      S(3) => \is_border1__3_carry__0_i_3_n_0\,
      S(2) => \is_border1__3_carry__0_i_4_n_0\,
      S(1) => \is_border1__3_carry__0_i_5_n_0\,
      S(0) => \is_border1__3_carry__0_i_6_n_0\
    );
\is_border1__3_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \is_border1__3_carry__0_i_1_n_0\,
      CO(2) => \is_border1__3_carry__0_i_1_n_1\,
      CO(1) => \is_border1__3_carry__0_i_1_n_2\,
      CO(0) => \is_border1__3_carry__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \is_border1__3_carry__0_i_2_n_5\,
      DI(0) => '0',
      O(3) => \is_border1__3_carry__0_i_1_n_4\,
      O(2) => \is_border1__3_carry__0_i_1_n_5\,
      O(1) => \is_border1__3_carry__0_i_1_n_6\,
      O(0) => \is_border1__3_carry__0_i_1_n_7\,
      S(3) => \in_output_box1_carry__0_i_5_n_7\,
      S(2) => \is_border1__3_carry__0_i_2_n_4\,
      S(1) => \is_border1__3_carry__0_i_7_n_0\,
      S(0) => \is_border1__3_carry__0_i_2_n_6\
    );
\is_border1__3_carry__0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(7),
      O => \is_border1__3_carry__0_i_10_n_0\
    );
\is_border1__3_carry__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \is_border1__3_carry__0_i_2_n_0\,
      CO(2) => \is_border1__3_carry__0_i_2_n_1\,
      CO(1) => \is_border1__3_carry__0_i_2_n_2\,
      CO(0) => \is_border1__3_carry__0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => center_y_reg(9 downto 7),
      DI(0) => '0',
      O(3) => \is_border1__3_carry__0_i_2_n_4\,
      O(2) => \is_border1__3_carry__0_i_2_n_5\,
      O(1) => \is_border1__3_carry__0_i_2_n_6\,
      O(0) => \is_border1__3_carry__0_i_2_n_7\,
      S(3) => \is_border1__3_carry__0_i_8_n_0\,
      S(2) => \is_border1__3_carry__0_i_9_n_0\,
      S(1) => \is_border1__3_carry__0_i_10_n_0\,
      S(0) => center_y_reg(6)
    );
\is_border1__3_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_border1__3_carry__0_i_1_n_5\,
      O => \is_border1__3_carry__0_i_3_n_0\
    );
\is_border1__3_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_border1__3_carry__0_i_1_n_6\,
      O => \is_border1__3_carry__0_i_4_n_0\
    );
\is_border1__3_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_border1__3_carry__0_i_1_n_7\,
      O => \is_border1__3_carry__0_i_5_n_0\
    );
\is_border1__3_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_border1__3_carry__0_i_2_n_7\,
      O => \is_border1__3_carry__0_i_6_n_0\
    );
\is_border1__3_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_border1__3_carry__0_i_2_n_5\,
      O => \is_border1__3_carry__0_i_7_n_0\
    );
\is_border1__3_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(9),
      O => \is_border1__3_carry__0_i_8_n_0\
    );
\is_border1__3_carry__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(8),
      O => \is_border1__3_carry__0_i_9_n_0\
    );
\is_border1__3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \is_border1__3_carry__0_n_0\,
      CO(3) => \is_border1__3_carry__1_n_0\,
      CO(2) => \NLW_is_border1__3_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \is_border1__3_carry__1_n_2\,
      CO(0) => \is_border1__3_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \in_output_box0_carry__0_i_1_n_2\,
      DI(1) => \in_output_box0_carry__0_i_1_n_7\,
      DI(0) => \is_border1__3_carry__0_i_1_n_4\,
      O(3) => \NLW_is_border1__3_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => is_border1(12 downto 10),
      S(3) => '1',
      S(2) => \is_border1__3_carry__1_i_1_n_0\,
      S(1) => \is_border1__3_carry__1_i_2_n_0\,
      S(0) => \is_border1__3_carry__1_i_3_n_0\
    );
\is_border1__3_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in_output_box0_carry__0_i_1_n_2\,
      O => \is_border1__3_carry__1_i_1_n_0\
    );
\is_border1__3_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in_output_box0_carry__0_i_1_n_7\,
      O => \is_border1__3_carry__1_i_2_n_0\
    );
\is_border1__3_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_border1__3_carry__0_i_1_n_4\,
      O => \is_border1__3_carry__1_i_3_n_0\
    );
\is_border1__3_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(5),
      O => \is_border1__3_carry_i_1_n_0\
    );
\is_border1__3_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(4),
      O => \is_border1__3_carry_i_2_n_0\
    );
\is_border1__3_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(3),
      O => \is_border1__3_carry_i_3_n_0\
    );
\is_border1__3_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_y_reg(2),
      O => \is_border1__3_carry_i_4_n_0\
    );
is_border1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => is_border1_carry_n_0,
      CO(2) => is_border1_carry_n_1,
      CO(1) => is_border1_carry_n_2,
      CO(0) => is_border1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_is_border1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => is_border1_carry_i_1_n_0,
      S(2) => is_border1_carry_i_2_n_0,
      S(1) => is_border1_carry_i_3_n_0,
      S(0) => is_border1_carry_i_4_n_0
    );
is_border1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \is_border1__3_carry__0_i_2_n_4\,
      I1 => y_cnt_reg(9),
      I2 => \in_output_box1_carry__0_i_5_n_6\,
      I3 => y_cnt_reg(11),
      I4 => y_cnt_reg(10),
      I5 => \in_output_box1_carry__0_i_5_n_7\,
      O => is_border1_carry_i_1_n_0
    );
is_border1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \is_border1__3_carry__0_i_2_n_7\,
      I1 => y_cnt_reg(6),
      I2 => \is_border1__3_carry__0_i_2_n_6\,
      I3 => y_cnt_reg(7),
      I4 => y_cnt_reg(8),
      I5 => \is_border1__3_carry__0_i_2_n_5\,
      O => is_border1_carry_i_2_n_0
    );
is_border1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_cnt_reg(5),
      I1 => center_y_reg(5),
      I2 => y_cnt_reg(4),
      I3 => center_y_reg(4),
      I4 => center_y_reg(3),
      I5 => y_cnt_reg(3),
      O => is_border1_carry_i_3_n_0
    );
is_border1_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => y_cnt_reg(0),
      I1 => y_cnt_reg(1),
      I2 => center_y_reg(1),
      I3 => center_y_reg(2),
      I4 => y_cnt_reg(2),
      O => is_border1_carry_i_4_n_0
    );
\is_border2__10_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => is_border2,
      CO(2) => \is_border2__10_carry_n_1\,
      CO(1) => \is_border2__10_carry_n_2\,
      CO(0) => \is_border2__10_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_is_border2__10_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \is_border2__10_carry_i_1_n_0\,
      S(2) => \is_border2__10_carry_i_2_n_0\,
      S(1) => \is_border2__10_carry_i_3_n_0\,
      S(0) => \is_border2__10_carry_i_4_n_0\
    );
\is_border2__10_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \is_border3_carry__0_i_2_n_4\,
      I1 => x_cnt_reg(9),
      I2 => \in_output_box2_carry__0_i_7_n_6\,
      I3 => x_cnt_reg(11),
      I4 => x_cnt_reg(10),
      I5 => \in_output_box2_carry__0_i_7_n_7\,
      O => \is_border2__10_carry_i_1_n_0\
    );
\is_border2__10_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \is_border3_carry__0_i_2_n_7\,
      I1 => x_cnt_reg(6),
      I2 => \is_border3_carry__0_i_2_n_6\,
      I3 => x_cnt_reg(7),
      I4 => x_cnt_reg(8),
      I5 => \is_border3_carry__0_i_2_n_5\,
      O => \is_border2__10_carry_i_2_n_0\
    );
\is_border2__10_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_cnt_reg(3),
      I1 => center_x_reg(3),
      I2 => x_cnt_reg(5),
      I3 => center_x_reg(5),
      I4 => center_x_reg(4),
      I5 => x_cnt_reg(4),
      O => \is_border2__10_carry_i_3_n_0\
    );
\is_border2__10_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => x_cnt_reg(0),
      I1 => x_cnt_reg(1),
      I2 => center_x_reg(1),
      I3 => center_x_reg(2),
      I4 => x_cnt_reg(2),
      O => \is_border2__10_carry_i_4_n_0\
    );
is_border2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => is_border2_carry_n_0,
      CO(2) => is_border2_carry_n_1,
      CO(1) => is_border2_carry_n_2,
      CO(0) => is_border2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_is_border2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => is_border2_carry_i_1_n_0,
      S(2) => is_border2_carry_i_2_n_0,
      S(1) => is_border2_carry_i_3_n_0,
      S(0) => is_border2_carry_i_4_n_0
    );
\is_border2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => is_border2_carry_n_0,
      CO(3) => \is_border2_carry__0_n_0\,
      CO(2) => \is_border2_carry__0_n_1\,
      CO(1) => \is_border2_carry__0_n_2\,
      CO(0) => \is_border2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_is_border2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \is_border3_carry__1_n_0\,
      S(2) => \is_border3_carry__1_n_0\,
      S(1) => \is_border3_carry__1_n_0\,
      S(0) => \is_border2_carry__0_i_1_n_0\
    );
\is_border2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \is_border3_carry__1_n_0\,
      I1 => is_border3(12),
      O => \is_border2_carry__0_i_1_n_0\
    );
\is_border2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \is_border2_carry__0_n_0\,
      CO(3) => \NLW_is_border2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \is_border2_carry__1_n_1\,
      CO(1) => \is_border2_carry__1_n_2\,
      CO(0) => \is_border2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_is_border2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \is_border3_carry__1_n_0\,
      S(1) => \is_border3_carry__1_n_0\,
      S(0) => \is_border3_carry__1_n_0\
    );
is_border2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => is_border3(11),
      I1 => x_cnt_reg(11),
      I2 => is_border3(10),
      I3 => x_cnt_reg(10),
      I4 => x_cnt_reg(9),
      I5 => is_border3(9),
      O => is_border2_carry_i_1_n_0
    );
is_border2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => is_border3(8),
      I1 => x_cnt_reg(8),
      I2 => is_border3(7),
      I3 => x_cnt_reg(7),
      I4 => x_cnt_reg(6),
      I5 => is_border3(6),
      O => is_border2_carry_i_2_n_0
    );
is_border2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => is_border3(5),
      I1 => x_cnt_reg(5),
      I2 => is_border3(4),
      I3 => x_cnt_reg(4),
      I4 => x_cnt_reg(3),
      I5 => is_border3(3),
      O => is_border2_carry_i_3_n_0
    );
is_border2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60000060"
    )
        port map (
      I0 => x_cnt_reg(1),
      I1 => center_x_reg(1),
      I2 => x_cnt_reg(0),
      I3 => x_cnt_reg(2),
      I4 => is_border3(2),
      O => is_border2_carry_i_4_n_0
    );
is_border3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => is_border3_carry_n_0,
      CO(2) => is_border3_carry_n_1,
      CO(1) => is_border3_carry_n_2,
      CO(0) => is_border3_carry_n_3,
      CYINIT => center_x_reg(1),
      DI(3 downto 0) => center_x_reg(5 downto 2),
      O(3 downto 0) => is_border3(5 downto 2),
      S(3) => is_border3_carry_i_1_n_0,
      S(2) => is_border3_carry_i_2_n_0,
      S(1) => is_border3_carry_i_3_n_0,
      S(0) => is_border3_carry_i_4_n_0
    );
\is_border3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => is_border3_carry_n_0,
      CO(3) => \is_border3_carry__0_n_0\,
      CO(2) => \is_border3_carry__0_n_1\,
      CO(1) => \is_border3_carry__0_n_2\,
      CO(0) => \is_border3_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_0_in(9 downto 7),
      DI(0) => \is_border3_carry__0_i_2_n_7\,
      O(3 downto 0) => is_border3(9 downto 6),
      S(3) => \is_border3_carry__0_i_3_n_0\,
      S(2) => \is_border3_carry__0_i_4_n_0\,
      S(1) => \is_border3_carry__0_i_5_n_0\,
      S(0) => \is_border3_carry__0_i_6_n_0\
    );
\is_border3_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \is_border3_carry__0_i_1_n_0\,
      CO(2) => \is_border3_carry__0_i_1_n_1\,
      CO(1) => \is_border3_carry__0_i_1_n_2\,
      CO(0) => \is_border3_carry__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \is_border3_carry__0_i_2_n_5\,
      DI(0) => '0',
      O(3 downto 0) => p_0_in(10 downto 7),
      S(3) => \in_output_box2_carry__0_i_7_n_7\,
      S(2) => \is_border3_carry__0_i_2_n_4\,
      S(1) => \is_border3_carry__0_i_7_n_0\,
      S(0) => \is_border3_carry__0_i_2_n_6\
    );
\is_border3_carry__0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(7),
      O => \is_border3_carry__0_i_10_n_0\
    );
\is_border3_carry__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \is_border3_carry__0_i_2_n_0\,
      CO(2) => \is_border3_carry__0_i_2_n_1\,
      CO(1) => \is_border3_carry__0_i_2_n_2\,
      CO(0) => \is_border3_carry__0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => center_x_reg(9 downto 7),
      DI(0) => '0',
      O(3) => \is_border3_carry__0_i_2_n_4\,
      O(2) => \is_border3_carry__0_i_2_n_5\,
      O(1) => \is_border3_carry__0_i_2_n_6\,
      O(0) => \is_border3_carry__0_i_2_n_7\,
      S(3) => \is_border3_carry__0_i_8_n_0\,
      S(2) => \is_border3_carry__0_i_9_n_0\,
      S(1) => \is_border3_carry__0_i_10_n_0\,
      S(0) => center_x_reg(6)
    );
\is_border3_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(9),
      O => \is_border3_carry__0_i_3_n_0\
    );
\is_border3_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(8),
      O => \is_border3_carry__0_i_4_n_0\
    );
\is_border3_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(7),
      O => \is_border3_carry__0_i_5_n_0\
    );
\is_border3_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_border3_carry__0_i_2_n_7\,
      O => \is_border3_carry__0_i_6_n_0\
    );
\is_border3_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_border3_carry__0_i_2_n_5\,
      O => \is_border3_carry__0_i_7_n_0\
    );
\is_border3_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(9),
      O => \is_border3_carry__0_i_8_n_0\
    );
\is_border3_carry__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(8),
      O => \is_border3_carry__0_i_9_n_0\
    );
\is_border3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \is_border3_carry__0_n_0\,
      CO(3) => \is_border3_carry__1_n_0\,
      CO(2) => \NLW_is_border3_carry__1_CO_UNCONNECTED\(2),
      CO(1) => \is_border3_carry__1_n_2\,
      CO(0) => \is_border3_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_0_in(12 downto 10),
      O(3) => \NLW_is_border3_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => is_border3(12 downto 10),
      S(3) => '1',
      S(2) => \is_border3_carry__1_i_1_n_0\,
      S(1) => \is_border3_carry__1_i_2_n_0\,
      S(0) => \is_border3_carry__1_i_3_n_0\
    );
\is_border3_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(12),
      O => \is_border3_carry__1_i_1_n_0\
    );
\is_border3_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(11),
      O => \is_border3_carry__1_i_2_n_0\
    );
\is_border3_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(10),
      O => \is_border3_carry__1_i_3_n_0\
    );
is_border3_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(5),
      O => is_border3_carry_i_1_n_0
    );
is_border3_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(4),
      O => is_border3_carry_i_2_n_0
    );
is_border3_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(3),
      O => is_border3_carry_i_3_n_0
    );
is_border3_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => center_x_reg(2),
      O => is_border3_carry_i_4_n_0
    );
\m_axis_tdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[0]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[0]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(0),
      O => \m_axis_tdata[0]_i_1_n_0\
    );
\m_axis_tdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_0_2_n_0,
      I1 => pixel_mem_reg_1664_1727_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_0_2_n_0,
      O => \m_axis_tdata[0]_i_12_n_0\
    );
\m_axis_tdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_0_2_n_0,
      I1 => pixel_mem_reg_1920_1983_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_0_2_n_0,
      O => \m_axis_tdata[0]_i_13_n_0\
    );
\m_axis_tdata[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_0_2_n_0,
      I1 => pixel_mem_reg_1152_1215_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_0_2_n_0,
      O => \m_axis_tdata[0]_i_14_n_0\
    );
\m_axis_tdata[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_0_2_n_0,
      I1 => pixel_mem_reg_1408_1471_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_0_2_n_0,
      O => \m_axis_tdata[0]_i_15_n_0\
    );
\m_axis_tdata[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_0_2_n_0,
      I1 => pixel_mem_reg_640_703_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_0_2_n_0,
      O => \m_axis_tdata[0]_i_16_n_0\
    );
\m_axis_tdata[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_0_2_n_0,
      I1 => pixel_mem_reg_896_959_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_0_2_n_0,
      O => \m_axis_tdata[0]_i_17_n_0\
    );
\m_axis_tdata[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_0_2_n_0,
      I1 => pixel_mem_reg_128_191_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_0_2_n_0,
      O => \m_axis_tdata[0]_i_18_n_0\
    );
\m_axis_tdata[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_0_2_n_0,
      I1 => pixel_mem_reg_384_447_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_0_2_n_0,
      O => \m_axis_tdata[0]_i_19_n_0\
    );
\m_axis_tdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[0]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[0]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[0]_i_7_n_0\,
      O => \m_axis_tdata[0]_i_2_n_0\
    );
\m_axis_tdata[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_0_2_n_0,
      I1 => pixel_mem_reg_3712_3775_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_0_2_n_0,
      O => \m_axis_tdata[0]_i_20_n_0\
    );
\m_axis_tdata[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_0_2_n_0,
      I1 => pixel_mem_reg_3968_4031_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_0_2_n_0,
      O => \m_axis_tdata[0]_i_21_n_0\
    );
\m_axis_tdata[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_0_2_n_0,
      I1 => pixel_mem_reg_3200_3263_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_0_2_n_0,
      O => \m_axis_tdata[0]_i_22_n_0\
    );
\m_axis_tdata[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_0_2_n_0,
      I1 => pixel_mem_reg_3456_3519_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_0_2_n_0,
      O => \m_axis_tdata[0]_i_23_n_0\
    );
\m_axis_tdata[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_0_2_n_0,
      I1 => pixel_mem_reg_2688_2751_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_0_2_n_0,
      O => \m_axis_tdata[0]_i_24_n_0\
    );
\m_axis_tdata[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_0_2_n_0,
      I1 => pixel_mem_reg_2944_3007_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_0_2_n_0,
      O => \m_axis_tdata[0]_i_25_n_0\
    );
\m_axis_tdata[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_0_2_n_0,
      I1 => pixel_mem_reg_2176_2239_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_0_2_n_0,
      O => \m_axis_tdata[0]_i_26_n_0\
    );
\m_axis_tdata[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_0_2_n_0,
      I1 => pixel_mem_reg_2432_2495_0_2_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_0_2_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_0_2_n_0,
      O => \m_axis_tdata[0]_i_27_n_0\
    );
\m_axis_tdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[0]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[0]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[0]_i_11_n_0\,
      O => \m_axis_tdata[0]_i_3_n_0\
    );
\m_axis_tdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[10]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[10]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(10),
      O => \m_axis_tdata[10]_i_1_n_0\
    );
\m_axis_tdata[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_9_11_n_1,
      I1 => pixel_mem_reg_1664_1727_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_9_11_n_1,
      O => \m_axis_tdata[10]_i_12_n_0\
    );
\m_axis_tdata[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_9_11_n_1,
      I1 => pixel_mem_reg_1920_1983_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_9_11_n_1,
      O => \m_axis_tdata[10]_i_13_n_0\
    );
\m_axis_tdata[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_9_11_n_1,
      I1 => pixel_mem_reg_1152_1215_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_9_11_n_1,
      O => \m_axis_tdata[10]_i_14_n_0\
    );
\m_axis_tdata[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_9_11_n_1,
      I1 => pixel_mem_reg_1408_1471_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_9_11_n_1,
      O => \m_axis_tdata[10]_i_15_n_0\
    );
\m_axis_tdata[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_9_11_n_1,
      I1 => pixel_mem_reg_640_703_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_9_11_n_1,
      O => \m_axis_tdata[10]_i_16_n_0\
    );
\m_axis_tdata[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_9_11_n_1,
      I1 => pixel_mem_reg_896_959_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_9_11_n_1,
      O => \m_axis_tdata[10]_i_17_n_0\
    );
\m_axis_tdata[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_9_11_n_1,
      I1 => pixel_mem_reg_128_191_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_9_11_n_1,
      O => \m_axis_tdata[10]_i_18_n_0\
    );
\m_axis_tdata[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_9_11_n_1,
      I1 => pixel_mem_reg_384_447_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_9_11_n_1,
      O => \m_axis_tdata[10]_i_19_n_0\
    );
\m_axis_tdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[10]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[10]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[10]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[10]_i_7_n_0\,
      O => \m_axis_tdata[10]_i_2_n_0\
    );
\m_axis_tdata[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_9_11_n_1,
      I1 => pixel_mem_reg_3712_3775_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_9_11_n_1,
      O => \m_axis_tdata[10]_i_20_n_0\
    );
\m_axis_tdata[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_9_11_n_1,
      I1 => pixel_mem_reg_3968_4031_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_9_11_n_1,
      O => \m_axis_tdata[10]_i_21_n_0\
    );
\m_axis_tdata[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_9_11_n_1,
      I1 => pixel_mem_reg_3200_3263_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_9_11_n_1,
      O => \m_axis_tdata[10]_i_22_n_0\
    );
\m_axis_tdata[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_9_11_n_1,
      I1 => pixel_mem_reg_3456_3519_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_9_11_n_1,
      O => \m_axis_tdata[10]_i_23_n_0\
    );
\m_axis_tdata[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_9_11_n_1,
      I1 => pixel_mem_reg_2688_2751_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_9_11_n_1,
      O => \m_axis_tdata[10]_i_24_n_0\
    );
\m_axis_tdata[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_9_11_n_1,
      I1 => pixel_mem_reg_2944_3007_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_9_11_n_1,
      O => \m_axis_tdata[10]_i_25_n_0\
    );
\m_axis_tdata[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_9_11_n_1,
      I1 => pixel_mem_reg_2176_2239_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_9_11_n_1,
      O => \m_axis_tdata[10]_i_26_n_0\
    );
\m_axis_tdata[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_9_11_n_1,
      I1 => pixel_mem_reg_2432_2495_9_11_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_9_11_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_9_11_n_1,
      O => \m_axis_tdata[10]_i_27_n_0\
    );
\m_axis_tdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[10]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[10]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[10]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[10]_i_11_n_0\,
      O => \m_axis_tdata[10]_i_3_n_0\
    );
\m_axis_tdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[11]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[11]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(11),
      O => \m_axis_tdata[11]_i_1_n_0\
    );
\m_axis_tdata[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_9_11_n_2,
      I1 => pixel_mem_reg_1664_1727_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_9_11_n_2,
      O => \m_axis_tdata[11]_i_12_n_0\
    );
\m_axis_tdata[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_9_11_n_2,
      I1 => pixel_mem_reg_1920_1983_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_9_11_n_2,
      O => \m_axis_tdata[11]_i_13_n_0\
    );
\m_axis_tdata[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_9_11_n_2,
      I1 => pixel_mem_reg_1152_1215_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_9_11_n_2,
      O => \m_axis_tdata[11]_i_14_n_0\
    );
\m_axis_tdata[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_9_11_n_2,
      I1 => pixel_mem_reg_1408_1471_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_9_11_n_2,
      O => \m_axis_tdata[11]_i_15_n_0\
    );
\m_axis_tdata[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_9_11_n_2,
      I1 => pixel_mem_reg_640_703_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_9_11_n_2,
      O => \m_axis_tdata[11]_i_16_n_0\
    );
\m_axis_tdata[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_9_11_n_2,
      I1 => pixel_mem_reg_896_959_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_9_11_n_2,
      O => \m_axis_tdata[11]_i_17_n_0\
    );
\m_axis_tdata[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_9_11_n_2,
      I1 => pixel_mem_reg_128_191_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_9_11_n_2,
      O => \m_axis_tdata[11]_i_18_n_0\
    );
\m_axis_tdata[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_9_11_n_2,
      I1 => pixel_mem_reg_384_447_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_9_11_n_2,
      O => \m_axis_tdata[11]_i_19_n_0\
    );
\m_axis_tdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[11]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[11]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[11]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[11]_i_7_n_0\,
      O => \m_axis_tdata[11]_i_2_n_0\
    );
\m_axis_tdata[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_9_11_n_2,
      I1 => pixel_mem_reg_3712_3775_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_9_11_n_2,
      O => \m_axis_tdata[11]_i_20_n_0\
    );
\m_axis_tdata[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_9_11_n_2,
      I1 => pixel_mem_reg_3968_4031_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_9_11_n_2,
      O => \m_axis_tdata[11]_i_21_n_0\
    );
\m_axis_tdata[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_9_11_n_2,
      I1 => pixel_mem_reg_3200_3263_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_9_11_n_2,
      O => \m_axis_tdata[11]_i_22_n_0\
    );
\m_axis_tdata[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_9_11_n_2,
      I1 => pixel_mem_reg_3456_3519_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_9_11_n_2,
      O => \m_axis_tdata[11]_i_23_n_0\
    );
\m_axis_tdata[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_9_11_n_2,
      I1 => pixel_mem_reg_2688_2751_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_9_11_n_2,
      O => \m_axis_tdata[11]_i_24_n_0\
    );
\m_axis_tdata[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_9_11_n_2,
      I1 => pixel_mem_reg_2944_3007_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_9_11_n_2,
      O => \m_axis_tdata[11]_i_25_n_0\
    );
\m_axis_tdata[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_9_11_n_2,
      I1 => pixel_mem_reg_2176_2239_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_9_11_n_2,
      O => \m_axis_tdata[11]_i_26_n_0\
    );
\m_axis_tdata[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_9_11_n_2,
      I1 => pixel_mem_reg_2432_2495_9_11_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_9_11_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_9_11_n_2,
      O => \m_axis_tdata[11]_i_27_n_0\
    );
\m_axis_tdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[11]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[11]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[11]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[11]_i_11_n_0\,
      O => \m_axis_tdata[11]_i_3_n_0\
    );
\m_axis_tdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[12]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[12]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(12),
      O => \m_axis_tdata[12]_i_1_n_0\
    );
\m_axis_tdata[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_12_14_n_0,
      I1 => pixel_mem_reg_1664_1727_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_12_14_n_0,
      O => \m_axis_tdata[12]_i_12_n_0\
    );
\m_axis_tdata[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_12_14_n_0,
      I1 => pixel_mem_reg_1920_1983_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_12_14_n_0,
      O => \m_axis_tdata[12]_i_13_n_0\
    );
\m_axis_tdata[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_12_14_n_0,
      I1 => pixel_mem_reg_1152_1215_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_12_14_n_0,
      O => \m_axis_tdata[12]_i_14_n_0\
    );
\m_axis_tdata[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_12_14_n_0,
      I1 => pixel_mem_reg_1408_1471_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_12_14_n_0,
      O => \m_axis_tdata[12]_i_15_n_0\
    );
\m_axis_tdata[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_12_14_n_0,
      I1 => pixel_mem_reg_640_703_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_12_14_n_0,
      O => \m_axis_tdata[12]_i_16_n_0\
    );
\m_axis_tdata[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_12_14_n_0,
      I1 => pixel_mem_reg_896_959_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_12_14_n_0,
      O => \m_axis_tdata[12]_i_17_n_0\
    );
\m_axis_tdata[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_12_14_n_0,
      I1 => pixel_mem_reg_128_191_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_12_14_n_0,
      O => \m_axis_tdata[12]_i_18_n_0\
    );
\m_axis_tdata[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_12_14_n_0,
      I1 => pixel_mem_reg_384_447_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_12_14_n_0,
      O => \m_axis_tdata[12]_i_19_n_0\
    );
\m_axis_tdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[12]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[12]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[12]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[12]_i_7_n_0\,
      O => \m_axis_tdata[12]_i_2_n_0\
    );
\m_axis_tdata[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_12_14_n_0,
      I1 => pixel_mem_reg_3712_3775_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_12_14_n_0,
      O => \m_axis_tdata[12]_i_20_n_0\
    );
\m_axis_tdata[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_12_14_n_0,
      I1 => pixel_mem_reg_3968_4031_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_12_14_n_0,
      O => \m_axis_tdata[12]_i_21_n_0\
    );
\m_axis_tdata[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_12_14_n_0,
      I1 => pixel_mem_reg_3200_3263_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_12_14_n_0,
      O => \m_axis_tdata[12]_i_22_n_0\
    );
\m_axis_tdata[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_12_14_n_0,
      I1 => pixel_mem_reg_3456_3519_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_12_14_n_0,
      O => \m_axis_tdata[12]_i_23_n_0\
    );
\m_axis_tdata[12]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_12_14_n_0,
      I1 => pixel_mem_reg_2688_2751_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_12_14_n_0,
      O => \m_axis_tdata[12]_i_24_n_0\
    );
\m_axis_tdata[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_12_14_n_0,
      I1 => pixel_mem_reg_2944_3007_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_12_14_n_0,
      O => \m_axis_tdata[12]_i_25_n_0\
    );
\m_axis_tdata[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_12_14_n_0,
      I1 => pixel_mem_reg_2176_2239_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_12_14_n_0,
      O => \m_axis_tdata[12]_i_26_n_0\
    );
\m_axis_tdata[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_12_14_n_0,
      I1 => pixel_mem_reg_2432_2495_12_14_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_12_14_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_12_14_n_0,
      O => \m_axis_tdata[12]_i_27_n_0\
    );
\m_axis_tdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[12]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[12]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[12]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[12]_i_11_n_0\,
      O => \m_axis_tdata[12]_i_3_n_0\
    );
\m_axis_tdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[13]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[13]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(13),
      O => \m_axis_tdata[13]_i_1_n_0\
    );
\m_axis_tdata[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_12_14_n_1,
      I1 => pixel_mem_reg_1664_1727_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_12_14_n_1,
      O => \m_axis_tdata[13]_i_12_n_0\
    );
\m_axis_tdata[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_12_14_n_1,
      I1 => pixel_mem_reg_1920_1983_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_12_14_n_1,
      O => \m_axis_tdata[13]_i_13_n_0\
    );
\m_axis_tdata[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_12_14_n_1,
      I1 => pixel_mem_reg_1152_1215_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_12_14_n_1,
      O => \m_axis_tdata[13]_i_14_n_0\
    );
\m_axis_tdata[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_12_14_n_1,
      I1 => pixel_mem_reg_1408_1471_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_12_14_n_1,
      O => \m_axis_tdata[13]_i_15_n_0\
    );
\m_axis_tdata[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_12_14_n_1,
      I1 => pixel_mem_reg_640_703_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_12_14_n_1,
      O => \m_axis_tdata[13]_i_16_n_0\
    );
\m_axis_tdata[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_12_14_n_1,
      I1 => pixel_mem_reg_896_959_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_12_14_n_1,
      O => \m_axis_tdata[13]_i_17_n_0\
    );
\m_axis_tdata[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_12_14_n_1,
      I1 => pixel_mem_reg_128_191_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_12_14_n_1,
      O => \m_axis_tdata[13]_i_18_n_0\
    );
\m_axis_tdata[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_12_14_n_1,
      I1 => pixel_mem_reg_384_447_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_12_14_n_1,
      O => \m_axis_tdata[13]_i_19_n_0\
    );
\m_axis_tdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[13]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[13]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[13]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[13]_i_7_n_0\,
      O => \m_axis_tdata[13]_i_2_n_0\
    );
\m_axis_tdata[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_12_14_n_1,
      I1 => pixel_mem_reg_3712_3775_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_12_14_n_1,
      O => \m_axis_tdata[13]_i_20_n_0\
    );
\m_axis_tdata[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_12_14_n_1,
      I1 => pixel_mem_reg_3968_4031_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_12_14_n_1,
      O => \m_axis_tdata[13]_i_21_n_0\
    );
\m_axis_tdata[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_12_14_n_1,
      I1 => pixel_mem_reg_3200_3263_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_12_14_n_1,
      O => \m_axis_tdata[13]_i_22_n_0\
    );
\m_axis_tdata[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_12_14_n_1,
      I1 => pixel_mem_reg_3456_3519_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_12_14_n_1,
      O => \m_axis_tdata[13]_i_23_n_0\
    );
\m_axis_tdata[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_12_14_n_1,
      I1 => pixel_mem_reg_2688_2751_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_12_14_n_1,
      O => \m_axis_tdata[13]_i_24_n_0\
    );
\m_axis_tdata[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_12_14_n_1,
      I1 => pixel_mem_reg_2944_3007_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_12_14_n_1,
      O => \m_axis_tdata[13]_i_25_n_0\
    );
\m_axis_tdata[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_12_14_n_1,
      I1 => pixel_mem_reg_2176_2239_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_12_14_n_1,
      O => \m_axis_tdata[13]_i_26_n_0\
    );
\m_axis_tdata[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_12_14_n_1,
      I1 => pixel_mem_reg_2432_2495_12_14_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_12_14_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_12_14_n_1,
      O => \m_axis_tdata[13]_i_27_n_0\
    );
\m_axis_tdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[13]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[13]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[13]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[13]_i_11_n_0\,
      O => \m_axis_tdata[13]_i_3_n_0\
    );
\m_axis_tdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[14]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[14]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(14),
      O => \m_axis_tdata[14]_i_1_n_0\
    );
\m_axis_tdata[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_12_14_n_2,
      I1 => pixel_mem_reg_1664_1727_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_12_14_n_2,
      O => \m_axis_tdata[14]_i_12_n_0\
    );
\m_axis_tdata[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_12_14_n_2,
      I1 => pixel_mem_reg_1920_1983_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_12_14_n_2,
      O => \m_axis_tdata[14]_i_13_n_0\
    );
\m_axis_tdata[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_12_14_n_2,
      I1 => pixel_mem_reg_1152_1215_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_12_14_n_2,
      O => \m_axis_tdata[14]_i_14_n_0\
    );
\m_axis_tdata[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_12_14_n_2,
      I1 => pixel_mem_reg_1408_1471_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_12_14_n_2,
      O => \m_axis_tdata[14]_i_15_n_0\
    );
\m_axis_tdata[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_12_14_n_2,
      I1 => pixel_mem_reg_640_703_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_12_14_n_2,
      O => \m_axis_tdata[14]_i_16_n_0\
    );
\m_axis_tdata[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_12_14_n_2,
      I1 => pixel_mem_reg_896_959_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_12_14_n_2,
      O => \m_axis_tdata[14]_i_17_n_0\
    );
\m_axis_tdata[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_12_14_n_2,
      I1 => pixel_mem_reg_128_191_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_12_14_n_2,
      O => \m_axis_tdata[14]_i_18_n_0\
    );
\m_axis_tdata[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_12_14_n_2,
      I1 => pixel_mem_reg_384_447_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_12_14_n_2,
      O => \m_axis_tdata[14]_i_19_n_0\
    );
\m_axis_tdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[14]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[14]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[14]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[14]_i_7_n_0\,
      O => \m_axis_tdata[14]_i_2_n_0\
    );
\m_axis_tdata[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_12_14_n_2,
      I1 => pixel_mem_reg_3712_3775_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_12_14_n_2,
      O => \m_axis_tdata[14]_i_20_n_0\
    );
\m_axis_tdata[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_12_14_n_2,
      I1 => pixel_mem_reg_3968_4031_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_12_14_n_2,
      O => \m_axis_tdata[14]_i_21_n_0\
    );
\m_axis_tdata[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_12_14_n_2,
      I1 => pixel_mem_reg_3200_3263_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_12_14_n_2,
      O => \m_axis_tdata[14]_i_22_n_0\
    );
\m_axis_tdata[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_12_14_n_2,
      I1 => pixel_mem_reg_3456_3519_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_12_14_n_2,
      O => \m_axis_tdata[14]_i_23_n_0\
    );
\m_axis_tdata[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_12_14_n_2,
      I1 => pixel_mem_reg_2688_2751_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_12_14_n_2,
      O => \m_axis_tdata[14]_i_24_n_0\
    );
\m_axis_tdata[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_12_14_n_2,
      I1 => pixel_mem_reg_2944_3007_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_12_14_n_2,
      O => \m_axis_tdata[14]_i_25_n_0\
    );
\m_axis_tdata[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_12_14_n_2,
      I1 => pixel_mem_reg_2176_2239_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_12_14_n_2,
      O => \m_axis_tdata[14]_i_26_n_0\
    );
\m_axis_tdata[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_12_14_n_2,
      I1 => pixel_mem_reg_2432_2495_12_14_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_12_14_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_12_14_n_2,
      O => \m_axis_tdata[14]_i_27_n_0\
    );
\m_axis_tdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[14]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[14]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[14]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[14]_i_11_n_0\,
      O => \m_axis_tdata[14]_i_3_n_0\
    );
\m_axis_tdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[15]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[15]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(15),
      O => \m_axis_tdata[15]_i_1_n_0\
    );
\m_axis_tdata[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_15_17_n_0,
      I1 => pixel_mem_reg_1664_1727_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_15_17_n_0,
      O => \m_axis_tdata[15]_i_12_n_0\
    );
\m_axis_tdata[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_15_17_n_0,
      I1 => pixel_mem_reg_1920_1983_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_15_17_n_0,
      O => \m_axis_tdata[15]_i_13_n_0\
    );
\m_axis_tdata[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_15_17_n_0,
      I1 => pixel_mem_reg_1152_1215_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_15_17_n_0,
      O => \m_axis_tdata[15]_i_14_n_0\
    );
\m_axis_tdata[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_15_17_n_0,
      I1 => pixel_mem_reg_1408_1471_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_15_17_n_0,
      O => \m_axis_tdata[15]_i_15_n_0\
    );
\m_axis_tdata[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_15_17_n_0,
      I1 => pixel_mem_reg_640_703_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_15_17_n_0,
      O => \m_axis_tdata[15]_i_16_n_0\
    );
\m_axis_tdata[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_15_17_n_0,
      I1 => pixel_mem_reg_896_959_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_15_17_n_0,
      O => \m_axis_tdata[15]_i_17_n_0\
    );
\m_axis_tdata[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_15_17_n_0,
      I1 => pixel_mem_reg_128_191_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_15_17_n_0,
      O => \m_axis_tdata[15]_i_18_n_0\
    );
\m_axis_tdata[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_15_17_n_0,
      I1 => pixel_mem_reg_384_447_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_15_17_n_0,
      O => \m_axis_tdata[15]_i_19_n_0\
    );
\m_axis_tdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[15]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[15]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[15]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[15]_i_7_n_0\,
      O => \m_axis_tdata[15]_i_2_n_0\
    );
\m_axis_tdata[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_15_17_n_0,
      I1 => pixel_mem_reg_3712_3775_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_15_17_n_0,
      O => \m_axis_tdata[15]_i_20_n_0\
    );
\m_axis_tdata[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_15_17_n_0,
      I1 => pixel_mem_reg_3968_4031_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_15_17_n_0,
      O => \m_axis_tdata[15]_i_21_n_0\
    );
\m_axis_tdata[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_15_17_n_0,
      I1 => pixel_mem_reg_3200_3263_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_15_17_n_0,
      O => \m_axis_tdata[15]_i_22_n_0\
    );
\m_axis_tdata[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_15_17_n_0,
      I1 => pixel_mem_reg_3456_3519_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_15_17_n_0,
      O => \m_axis_tdata[15]_i_23_n_0\
    );
\m_axis_tdata[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_15_17_n_0,
      I1 => pixel_mem_reg_2688_2751_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_15_17_n_0,
      O => \m_axis_tdata[15]_i_24_n_0\
    );
\m_axis_tdata[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_15_17_n_0,
      I1 => pixel_mem_reg_2944_3007_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_15_17_n_0,
      O => \m_axis_tdata[15]_i_25_n_0\
    );
\m_axis_tdata[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_15_17_n_0,
      I1 => pixel_mem_reg_2176_2239_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_15_17_n_0,
      O => \m_axis_tdata[15]_i_26_n_0\
    );
\m_axis_tdata[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_15_17_n_0,
      I1 => pixel_mem_reg_2432_2495_15_17_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_15_17_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_15_17_n_0,
      O => \m_axis_tdata[15]_i_27_n_0\
    );
\m_axis_tdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[15]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[15]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[15]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[15]_i_11_n_0\,
      O => \m_axis_tdata[15]_i_3_n_0\
    );
\m_axis_tdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => m_axis_tdata2,
      I1 => \m_axis_tdata[16]_i_2_n_0\,
      I2 => rel_out_y1_out(7),
      I3 => \m_axis_tdata[16]_i_3_n_0\,
      I4 => in_output_box,
      I5 => s_axis_tdata(16),
      O => \m_axis_tdata[16]_i_1_n_0\
    );
\m_axis_tdata[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_15_17_n_1,
      I1 => pixel_mem_reg_1664_1727_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_15_17_n_1,
      O => \m_axis_tdata[16]_i_12_n_0\
    );
\m_axis_tdata[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_15_17_n_1,
      I1 => pixel_mem_reg_1920_1983_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_15_17_n_1,
      O => \m_axis_tdata[16]_i_13_n_0\
    );
\m_axis_tdata[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_15_17_n_1,
      I1 => pixel_mem_reg_1152_1215_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_15_17_n_1,
      O => \m_axis_tdata[16]_i_14_n_0\
    );
\m_axis_tdata[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_15_17_n_1,
      I1 => pixel_mem_reg_1408_1471_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_15_17_n_1,
      O => \m_axis_tdata[16]_i_15_n_0\
    );
\m_axis_tdata[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_15_17_n_1,
      I1 => pixel_mem_reg_640_703_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_15_17_n_1,
      O => \m_axis_tdata[16]_i_16_n_0\
    );
\m_axis_tdata[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_15_17_n_1,
      I1 => pixel_mem_reg_896_959_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_15_17_n_1,
      O => \m_axis_tdata[16]_i_17_n_0\
    );
\m_axis_tdata[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_15_17_n_1,
      I1 => pixel_mem_reg_128_191_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_15_17_n_1,
      O => \m_axis_tdata[16]_i_18_n_0\
    );
\m_axis_tdata[16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_15_17_n_1,
      I1 => pixel_mem_reg_384_447_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_15_17_n_1,
      O => \m_axis_tdata[16]_i_19_n_0\
    );
\m_axis_tdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[16]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[16]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[16]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[16]_i_7_n_0\,
      O => \m_axis_tdata[16]_i_2_n_0\
    );
\m_axis_tdata[16]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_15_17_n_1,
      I1 => pixel_mem_reg_3712_3775_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_15_17_n_1,
      O => \m_axis_tdata[16]_i_20_n_0\
    );
\m_axis_tdata[16]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_15_17_n_1,
      I1 => pixel_mem_reg_3968_4031_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_15_17_n_1,
      O => \m_axis_tdata[16]_i_21_n_0\
    );
\m_axis_tdata[16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_15_17_n_1,
      I1 => pixel_mem_reg_3200_3263_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_15_17_n_1,
      O => \m_axis_tdata[16]_i_22_n_0\
    );
\m_axis_tdata[16]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_15_17_n_1,
      I1 => pixel_mem_reg_3456_3519_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_15_17_n_1,
      O => \m_axis_tdata[16]_i_23_n_0\
    );
\m_axis_tdata[16]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_15_17_n_1,
      I1 => pixel_mem_reg_2688_2751_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_15_17_n_1,
      O => \m_axis_tdata[16]_i_24_n_0\
    );
\m_axis_tdata[16]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_15_17_n_1,
      I1 => pixel_mem_reg_2944_3007_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_15_17_n_1,
      O => \m_axis_tdata[16]_i_25_n_0\
    );
\m_axis_tdata[16]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_15_17_n_1,
      I1 => pixel_mem_reg_2176_2239_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_15_17_n_1,
      O => \m_axis_tdata[16]_i_26_n_0\
    );
\m_axis_tdata[16]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_15_17_n_1,
      I1 => pixel_mem_reg_2432_2495_15_17_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_15_17_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_15_17_n_1,
      O => \m_axis_tdata[16]_i_27_n_0\
    );
\m_axis_tdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[16]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[16]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[16]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[16]_i_11_n_0\,
      O => \m_axis_tdata[16]_i_3_n_0\
    );
\m_axis_tdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => m_axis_tdata2,
      I1 => \m_axis_tdata[17]_i_2_n_0\,
      I2 => rel_out_y1_out(7),
      I3 => \m_axis_tdata[17]_i_3_n_0\,
      I4 => in_output_box,
      I5 => s_axis_tdata(17),
      O => \m_axis_tdata[17]_i_1_n_0\
    );
\m_axis_tdata[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_15_17_n_2,
      I1 => pixel_mem_reg_1664_1727_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_15_17_n_2,
      O => \m_axis_tdata[17]_i_12_n_0\
    );
\m_axis_tdata[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_15_17_n_2,
      I1 => pixel_mem_reg_1920_1983_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_15_17_n_2,
      O => \m_axis_tdata[17]_i_13_n_0\
    );
\m_axis_tdata[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_15_17_n_2,
      I1 => pixel_mem_reg_1152_1215_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_15_17_n_2,
      O => \m_axis_tdata[17]_i_14_n_0\
    );
\m_axis_tdata[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_15_17_n_2,
      I1 => pixel_mem_reg_1408_1471_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_15_17_n_2,
      O => \m_axis_tdata[17]_i_15_n_0\
    );
\m_axis_tdata[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_15_17_n_2,
      I1 => pixel_mem_reg_640_703_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_15_17_n_2,
      O => \m_axis_tdata[17]_i_16_n_0\
    );
\m_axis_tdata[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_15_17_n_2,
      I1 => pixel_mem_reg_896_959_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_15_17_n_2,
      O => \m_axis_tdata[17]_i_17_n_0\
    );
\m_axis_tdata[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_15_17_n_2,
      I1 => pixel_mem_reg_128_191_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_15_17_n_2,
      O => \m_axis_tdata[17]_i_18_n_0\
    );
\m_axis_tdata[17]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_15_17_n_2,
      I1 => pixel_mem_reg_384_447_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_15_17_n_2,
      O => \m_axis_tdata[17]_i_19_n_0\
    );
\m_axis_tdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[17]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[17]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[17]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[17]_i_7_n_0\,
      O => \m_axis_tdata[17]_i_2_n_0\
    );
\m_axis_tdata[17]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_15_17_n_2,
      I1 => pixel_mem_reg_3712_3775_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_15_17_n_2,
      O => \m_axis_tdata[17]_i_20_n_0\
    );
\m_axis_tdata[17]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_15_17_n_2,
      I1 => pixel_mem_reg_3968_4031_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_15_17_n_2,
      O => \m_axis_tdata[17]_i_21_n_0\
    );
\m_axis_tdata[17]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_15_17_n_2,
      I1 => pixel_mem_reg_3200_3263_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_15_17_n_2,
      O => \m_axis_tdata[17]_i_22_n_0\
    );
\m_axis_tdata[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_15_17_n_2,
      I1 => pixel_mem_reg_3456_3519_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_15_17_n_2,
      O => \m_axis_tdata[17]_i_23_n_0\
    );
\m_axis_tdata[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_15_17_n_2,
      I1 => pixel_mem_reg_2688_2751_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_15_17_n_2,
      O => \m_axis_tdata[17]_i_24_n_0\
    );
\m_axis_tdata[17]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_15_17_n_2,
      I1 => pixel_mem_reg_2944_3007_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_15_17_n_2,
      O => \m_axis_tdata[17]_i_25_n_0\
    );
\m_axis_tdata[17]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_15_17_n_2,
      I1 => pixel_mem_reg_2176_2239_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_15_17_n_2,
      O => \m_axis_tdata[17]_i_26_n_0\
    );
\m_axis_tdata[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_15_17_n_2,
      I1 => pixel_mem_reg_2432_2495_15_17_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_15_17_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_15_17_n_2,
      O => \m_axis_tdata[17]_i_27_n_0\
    );
\m_axis_tdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[17]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[17]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[17]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[17]_i_11_n_0\,
      O => \m_axis_tdata[17]_i_3_n_0\
    );
\m_axis_tdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => m_axis_tdata2,
      I1 => \m_axis_tdata[18]_i_2_n_0\,
      I2 => rel_out_y1_out(7),
      I3 => \m_axis_tdata[18]_i_3_n_0\,
      I4 => in_output_box,
      I5 => s_axis_tdata(18),
      O => \m_axis_tdata[18]_i_1_n_0\
    );
\m_axis_tdata[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_18_20_n_0,
      I1 => pixel_mem_reg_1664_1727_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_18_20_n_0,
      O => \m_axis_tdata[18]_i_12_n_0\
    );
\m_axis_tdata[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_18_20_n_0,
      I1 => pixel_mem_reg_1920_1983_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_18_20_n_0,
      O => \m_axis_tdata[18]_i_13_n_0\
    );
\m_axis_tdata[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_18_20_n_0,
      I1 => pixel_mem_reg_1152_1215_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_18_20_n_0,
      O => \m_axis_tdata[18]_i_14_n_0\
    );
\m_axis_tdata[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_18_20_n_0,
      I1 => pixel_mem_reg_1408_1471_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_18_20_n_0,
      O => \m_axis_tdata[18]_i_15_n_0\
    );
\m_axis_tdata[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_18_20_n_0,
      I1 => pixel_mem_reg_640_703_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_18_20_n_0,
      O => \m_axis_tdata[18]_i_16_n_0\
    );
\m_axis_tdata[18]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_18_20_n_0,
      I1 => pixel_mem_reg_896_959_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_18_20_n_0,
      O => \m_axis_tdata[18]_i_17_n_0\
    );
\m_axis_tdata[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_18_20_n_0,
      I1 => pixel_mem_reg_128_191_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_18_20_n_0,
      O => \m_axis_tdata[18]_i_18_n_0\
    );
\m_axis_tdata[18]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_18_20_n_0,
      I1 => pixel_mem_reg_384_447_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_18_20_n_0,
      O => \m_axis_tdata[18]_i_19_n_0\
    );
\m_axis_tdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[18]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[18]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[18]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[18]_i_7_n_0\,
      O => \m_axis_tdata[18]_i_2_n_0\
    );
\m_axis_tdata[18]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_18_20_n_0,
      I1 => pixel_mem_reg_3712_3775_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_18_20_n_0,
      O => \m_axis_tdata[18]_i_20_n_0\
    );
\m_axis_tdata[18]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_18_20_n_0,
      I1 => pixel_mem_reg_3968_4031_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_18_20_n_0,
      O => \m_axis_tdata[18]_i_21_n_0\
    );
\m_axis_tdata[18]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_18_20_n_0,
      I1 => pixel_mem_reg_3200_3263_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_18_20_n_0,
      O => \m_axis_tdata[18]_i_22_n_0\
    );
\m_axis_tdata[18]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_18_20_n_0,
      I1 => pixel_mem_reg_3456_3519_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_18_20_n_0,
      O => \m_axis_tdata[18]_i_23_n_0\
    );
\m_axis_tdata[18]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_18_20_n_0,
      I1 => pixel_mem_reg_2688_2751_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_18_20_n_0,
      O => \m_axis_tdata[18]_i_24_n_0\
    );
\m_axis_tdata[18]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_18_20_n_0,
      I1 => pixel_mem_reg_2944_3007_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_18_20_n_0,
      O => \m_axis_tdata[18]_i_25_n_0\
    );
\m_axis_tdata[18]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_18_20_n_0,
      I1 => pixel_mem_reg_2176_2239_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_18_20_n_0,
      O => \m_axis_tdata[18]_i_26_n_0\
    );
\m_axis_tdata[18]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_18_20_n_0,
      I1 => pixel_mem_reg_2432_2495_18_20_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_18_20_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_18_20_n_0,
      O => \m_axis_tdata[18]_i_27_n_0\
    );
\m_axis_tdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[18]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[18]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[18]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[18]_i_11_n_0\,
      O => \m_axis_tdata[18]_i_3_n_0\
    );
\m_axis_tdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => m_axis_tdata2,
      I1 => \m_axis_tdata[19]_i_2_n_0\,
      I2 => rel_out_y1_out(7),
      I3 => \m_axis_tdata[19]_i_3_n_0\,
      I4 => in_output_box,
      I5 => s_axis_tdata(19),
      O => \m_axis_tdata[19]_i_1_n_0\
    );
\m_axis_tdata[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_18_20_n_1,
      I1 => pixel_mem_reg_1664_1727_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_18_20_n_1,
      O => \m_axis_tdata[19]_i_12_n_0\
    );
\m_axis_tdata[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_18_20_n_1,
      I1 => pixel_mem_reg_1920_1983_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_18_20_n_1,
      O => \m_axis_tdata[19]_i_13_n_0\
    );
\m_axis_tdata[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_18_20_n_1,
      I1 => pixel_mem_reg_1152_1215_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_18_20_n_1,
      O => \m_axis_tdata[19]_i_14_n_0\
    );
\m_axis_tdata[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_18_20_n_1,
      I1 => pixel_mem_reg_1408_1471_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_18_20_n_1,
      O => \m_axis_tdata[19]_i_15_n_0\
    );
\m_axis_tdata[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_18_20_n_1,
      I1 => pixel_mem_reg_640_703_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_18_20_n_1,
      O => \m_axis_tdata[19]_i_16_n_0\
    );
\m_axis_tdata[19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_18_20_n_1,
      I1 => pixel_mem_reg_896_959_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_18_20_n_1,
      O => \m_axis_tdata[19]_i_17_n_0\
    );
\m_axis_tdata[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_18_20_n_1,
      I1 => pixel_mem_reg_128_191_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_18_20_n_1,
      O => \m_axis_tdata[19]_i_18_n_0\
    );
\m_axis_tdata[19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_18_20_n_1,
      I1 => pixel_mem_reg_384_447_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_18_20_n_1,
      O => \m_axis_tdata[19]_i_19_n_0\
    );
\m_axis_tdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[19]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[19]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[19]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[19]_i_7_n_0\,
      O => \m_axis_tdata[19]_i_2_n_0\
    );
\m_axis_tdata[19]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_18_20_n_1,
      I1 => pixel_mem_reg_3712_3775_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_18_20_n_1,
      O => \m_axis_tdata[19]_i_20_n_0\
    );
\m_axis_tdata[19]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_18_20_n_1,
      I1 => pixel_mem_reg_3968_4031_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_18_20_n_1,
      O => \m_axis_tdata[19]_i_21_n_0\
    );
\m_axis_tdata[19]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_18_20_n_1,
      I1 => pixel_mem_reg_3200_3263_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_18_20_n_1,
      O => \m_axis_tdata[19]_i_22_n_0\
    );
\m_axis_tdata[19]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_18_20_n_1,
      I1 => pixel_mem_reg_3456_3519_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_18_20_n_1,
      O => \m_axis_tdata[19]_i_23_n_0\
    );
\m_axis_tdata[19]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_18_20_n_1,
      I1 => pixel_mem_reg_2688_2751_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_18_20_n_1,
      O => \m_axis_tdata[19]_i_24_n_0\
    );
\m_axis_tdata[19]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_18_20_n_1,
      I1 => pixel_mem_reg_2944_3007_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_18_20_n_1,
      O => \m_axis_tdata[19]_i_25_n_0\
    );
\m_axis_tdata[19]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_18_20_n_1,
      I1 => pixel_mem_reg_2176_2239_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_18_20_n_1,
      O => \m_axis_tdata[19]_i_26_n_0\
    );
\m_axis_tdata[19]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_18_20_n_1,
      I1 => pixel_mem_reg_2432_2495_18_20_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_18_20_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_18_20_n_1,
      O => \m_axis_tdata[19]_i_27_n_0\
    );
\m_axis_tdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[19]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[19]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[19]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[19]_i_11_n_0\,
      O => \m_axis_tdata[19]_i_3_n_0\
    );
\m_axis_tdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[1]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[1]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(1),
      O => \m_axis_tdata[1]_i_1_n_0\
    );
\m_axis_tdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_0_2_n_1,
      I1 => pixel_mem_reg_1664_1727_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_0_2_n_1,
      O => \m_axis_tdata[1]_i_12_n_0\
    );
\m_axis_tdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_0_2_n_1,
      I1 => pixel_mem_reg_1920_1983_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_0_2_n_1,
      O => \m_axis_tdata[1]_i_13_n_0\
    );
\m_axis_tdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_0_2_n_1,
      I1 => pixel_mem_reg_1152_1215_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_0_2_n_1,
      O => \m_axis_tdata[1]_i_14_n_0\
    );
\m_axis_tdata[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_0_2_n_1,
      I1 => pixel_mem_reg_1408_1471_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_0_2_n_1,
      O => \m_axis_tdata[1]_i_15_n_0\
    );
\m_axis_tdata[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_0_2_n_1,
      I1 => pixel_mem_reg_640_703_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_0_2_n_1,
      O => \m_axis_tdata[1]_i_16_n_0\
    );
\m_axis_tdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_0_2_n_1,
      I1 => pixel_mem_reg_896_959_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_0_2_n_1,
      O => \m_axis_tdata[1]_i_17_n_0\
    );
\m_axis_tdata[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_0_2_n_1,
      I1 => pixel_mem_reg_128_191_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_0_2_n_1,
      O => \m_axis_tdata[1]_i_18_n_0\
    );
\m_axis_tdata[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_0_2_n_1,
      I1 => pixel_mem_reg_384_447_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_0_2_n_1,
      O => \m_axis_tdata[1]_i_19_n_0\
    );
\m_axis_tdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[1]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[1]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[1]_i_7_n_0\,
      O => \m_axis_tdata[1]_i_2_n_0\
    );
\m_axis_tdata[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_0_2_n_1,
      I1 => pixel_mem_reg_3712_3775_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_0_2_n_1,
      O => \m_axis_tdata[1]_i_20_n_0\
    );
\m_axis_tdata[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_0_2_n_1,
      I1 => pixel_mem_reg_3968_4031_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_0_2_n_1,
      O => \m_axis_tdata[1]_i_21_n_0\
    );
\m_axis_tdata[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_0_2_n_1,
      I1 => pixel_mem_reg_3200_3263_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_0_2_n_1,
      O => \m_axis_tdata[1]_i_22_n_0\
    );
\m_axis_tdata[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_0_2_n_1,
      I1 => pixel_mem_reg_3456_3519_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_0_2_n_1,
      O => \m_axis_tdata[1]_i_23_n_0\
    );
\m_axis_tdata[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_0_2_n_1,
      I1 => pixel_mem_reg_2688_2751_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_0_2_n_1,
      O => \m_axis_tdata[1]_i_24_n_0\
    );
\m_axis_tdata[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_0_2_n_1,
      I1 => pixel_mem_reg_2944_3007_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_0_2_n_1,
      O => \m_axis_tdata[1]_i_25_n_0\
    );
\m_axis_tdata[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_0_2_n_1,
      I1 => pixel_mem_reg_2176_2239_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_0_2_n_1,
      O => \m_axis_tdata[1]_i_26_n_0\
    );
\m_axis_tdata[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_0_2_n_1,
      I1 => pixel_mem_reg_2432_2495_0_2_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_0_2_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_0_2_n_1,
      O => \m_axis_tdata[1]_i_27_n_0\
    );
\m_axis_tdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[1]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[1]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[1]_i_11_n_0\,
      O => \m_axis_tdata[1]_i_3_n_0\
    );
\m_axis_tdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => m_axis_tdata2,
      I1 => \m_axis_tdata[20]_i_2_n_0\,
      I2 => rel_out_y1_out(7),
      I3 => \m_axis_tdata[20]_i_3_n_0\,
      I4 => in_output_box,
      I5 => s_axis_tdata(20),
      O => \m_axis_tdata[20]_i_1_n_0\
    );
\m_axis_tdata[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_18_20_n_2,
      I1 => pixel_mem_reg_1664_1727_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_18_20_n_2,
      O => \m_axis_tdata[20]_i_12_n_0\
    );
\m_axis_tdata[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_18_20_n_2,
      I1 => pixel_mem_reg_1920_1983_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_18_20_n_2,
      O => \m_axis_tdata[20]_i_13_n_0\
    );
\m_axis_tdata[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_18_20_n_2,
      I1 => pixel_mem_reg_1152_1215_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_18_20_n_2,
      O => \m_axis_tdata[20]_i_14_n_0\
    );
\m_axis_tdata[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_18_20_n_2,
      I1 => pixel_mem_reg_1408_1471_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_18_20_n_2,
      O => \m_axis_tdata[20]_i_15_n_0\
    );
\m_axis_tdata[20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_18_20_n_2,
      I1 => pixel_mem_reg_640_703_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_18_20_n_2,
      O => \m_axis_tdata[20]_i_16_n_0\
    );
\m_axis_tdata[20]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_18_20_n_2,
      I1 => pixel_mem_reg_896_959_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_18_20_n_2,
      O => \m_axis_tdata[20]_i_17_n_0\
    );
\m_axis_tdata[20]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_18_20_n_2,
      I1 => pixel_mem_reg_128_191_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_18_20_n_2,
      O => \m_axis_tdata[20]_i_18_n_0\
    );
\m_axis_tdata[20]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_18_20_n_2,
      I1 => pixel_mem_reg_384_447_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_18_20_n_2,
      O => \m_axis_tdata[20]_i_19_n_0\
    );
\m_axis_tdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[20]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[20]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[20]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[20]_i_7_n_0\,
      O => \m_axis_tdata[20]_i_2_n_0\
    );
\m_axis_tdata[20]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_18_20_n_2,
      I1 => pixel_mem_reg_3712_3775_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_18_20_n_2,
      O => \m_axis_tdata[20]_i_20_n_0\
    );
\m_axis_tdata[20]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_18_20_n_2,
      I1 => pixel_mem_reg_3968_4031_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_18_20_n_2,
      O => \m_axis_tdata[20]_i_21_n_0\
    );
\m_axis_tdata[20]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_18_20_n_2,
      I1 => pixel_mem_reg_3200_3263_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_18_20_n_2,
      O => \m_axis_tdata[20]_i_22_n_0\
    );
\m_axis_tdata[20]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_18_20_n_2,
      I1 => pixel_mem_reg_3456_3519_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_18_20_n_2,
      O => \m_axis_tdata[20]_i_23_n_0\
    );
\m_axis_tdata[20]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_18_20_n_2,
      I1 => pixel_mem_reg_2688_2751_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_18_20_n_2,
      O => \m_axis_tdata[20]_i_24_n_0\
    );
\m_axis_tdata[20]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_18_20_n_2,
      I1 => pixel_mem_reg_2944_3007_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_18_20_n_2,
      O => \m_axis_tdata[20]_i_25_n_0\
    );
\m_axis_tdata[20]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_18_20_n_2,
      I1 => pixel_mem_reg_2176_2239_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_18_20_n_2,
      O => \m_axis_tdata[20]_i_26_n_0\
    );
\m_axis_tdata[20]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_18_20_n_2,
      I1 => pixel_mem_reg_2432_2495_18_20_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_18_20_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_18_20_n_2,
      O => \m_axis_tdata[20]_i_27_n_0\
    );
\m_axis_tdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[20]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[20]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[20]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[20]_i_11_n_0\,
      O => \m_axis_tdata[20]_i_3_n_0\
    );
\m_axis_tdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => m_axis_tdata2,
      I1 => \m_axis_tdata[21]_i_2_n_0\,
      I2 => rel_out_y1_out(7),
      I3 => \m_axis_tdata[21]_i_3_n_0\,
      I4 => in_output_box,
      I5 => s_axis_tdata(21),
      O => \m_axis_tdata[21]_i_1_n_0\
    );
\m_axis_tdata[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_21_23_n_0,
      I1 => pixel_mem_reg_1664_1727_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_21_23_n_0,
      O => \m_axis_tdata[21]_i_12_n_0\
    );
\m_axis_tdata[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_21_23_n_0,
      I1 => pixel_mem_reg_1920_1983_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_21_23_n_0,
      O => \m_axis_tdata[21]_i_13_n_0\
    );
\m_axis_tdata[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_21_23_n_0,
      I1 => pixel_mem_reg_1152_1215_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_21_23_n_0,
      O => \m_axis_tdata[21]_i_14_n_0\
    );
\m_axis_tdata[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_21_23_n_0,
      I1 => pixel_mem_reg_1408_1471_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_21_23_n_0,
      O => \m_axis_tdata[21]_i_15_n_0\
    );
\m_axis_tdata[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_21_23_n_0,
      I1 => pixel_mem_reg_640_703_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_21_23_n_0,
      O => \m_axis_tdata[21]_i_16_n_0\
    );
\m_axis_tdata[21]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_21_23_n_0,
      I1 => pixel_mem_reg_896_959_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_21_23_n_0,
      O => \m_axis_tdata[21]_i_17_n_0\
    );
\m_axis_tdata[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_21_23_n_0,
      I1 => pixel_mem_reg_128_191_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_21_23_n_0,
      O => \m_axis_tdata[21]_i_18_n_0\
    );
\m_axis_tdata[21]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_21_23_n_0,
      I1 => pixel_mem_reg_384_447_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_21_23_n_0,
      O => \m_axis_tdata[21]_i_19_n_0\
    );
\m_axis_tdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[21]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[21]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[21]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[21]_i_7_n_0\,
      O => \m_axis_tdata[21]_i_2_n_0\
    );
\m_axis_tdata[21]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_21_23_n_0,
      I1 => pixel_mem_reg_3712_3775_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_21_23_n_0,
      O => \m_axis_tdata[21]_i_20_n_0\
    );
\m_axis_tdata[21]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_21_23_n_0,
      I1 => pixel_mem_reg_3968_4031_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_21_23_n_0,
      O => \m_axis_tdata[21]_i_21_n_0\
    );
\m_axis_tdata[21]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_21_23_n_0,
      I1 => pixel_mem_reg_3200_3263_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_21_23_n_0,
      O => \m_axis_tdata[21]_i_22_n_0\
    );
\m_axis_tdata[21]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_21_23_n_0,
      I1 => pixel_mem_reg_3456_3519_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_21_23_n_0,
      O => \m_axis_tdata[21]_i_23_n_0\
    );
\m_axis_tdata[21]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_21_23_n_0,
      I1 => pixel_mem_reg_2688_2751_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_21_23_n_0,
      O => \m_axis_tdata[21]_i_24_n_0\
    );
\m_axis_tdata[21]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_21_23_n_0,
      I1 => pixel_mem_reg_2944_3007_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_21_23_n_0,
      O => \m_axis_tdata[21]_i_25_n_0\
    );
\m_axis_tdata[21]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_21_23_n_0,
      I1 => pixel_mem_reg_2176_2239_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_21_23_n_0,
      O => \m_axis_tdata[21]_i_26_n_0\
    );
\m_axis_tdata[21]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_21_23_n_0,
      I1 => pixel_mem_reg_2432_2495_21_23_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_21_23_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_21_23_n_0,
      O => \m_axis_tdata[21]_i_27_n_0\
    );
\m_axis_tdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[21]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[21]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[21]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[21]_i_11_n_0\,
      O => \m_axis_tdata[21]_i_3_n_0\
    );
\m_axis_tdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => m_axis_tdata2,
      I1 => \m_axis_tdata[22]_i_2_n_0\,
      I2 => rel_out_y1_out(7),
      I3 => \m_axis_tdata[22]_i_3_n_0\,
      I4 => in_output_box,
      I5 => s_axis_tdata(22),
      O => \m_axis_tdata[22]_i_1_n_0\
    );
\m_axis_tdata[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_21_23_n_1,
      I1 => pixel_mem_reg_1664_1727_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_21_23_n_1,
      O => \m_axis_tdata[22]_i_12_n_0\
    );
\m_axis_tdata[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_21_23_n_1,
      I1 => pixel_mem_reg_1920_1983_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_21_23_n_1,
      O => \m_axis_tdata[22]_i_13_n_0\
    );
\m_axis_tdata[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_21_23_n_1,
      I1 => pixel_mem_reg_1152_1215_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_21_23_n_1,
      O => \m_axis_tdata[22]_i_14_n_0\
    );
\m_axis_tdata[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_21_23_n_1,
      I1 => pixel_mem_reg_1408_1471_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_21_23_n_1,
      O => \m_axis_tdata[22]_i_15_n_0\
    );
\m_axis_tdata[22]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_21_23_n_1,
      I1 => pixel_mem_reg_640_703_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_21_23_n_1,
      O => \m_axis_tdata[22]_i_16_n_0\
    );
\m_axis_tdata[22]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_21_23_n_1,
      I1 => pixel_mem_reg_896_959_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_21_23_n_1,
      O => \m_axis_tdata[22]_i_17_n_0\
    );
\m_axis_tdata[22]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_21_23_n_1,
      I1 => pixel_mem_reg_128_191_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_21_23_n_1,
      O => \m_axis_tdata[22]_i_18_n_0\
    );
\m_axis_tdata[22]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_21_23_n_1,
      I1 => pixel_mem_reg_384_447_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_21_23_n_1,
      O => \m_axis_tdata[22]_i_19_n_0\
    );
\m_axis_tdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[22]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[22]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[22]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[22]_i_7_n_0\,
      O => \m_axis_tdata[22]_i_2_n_0\
    );
\m_axis_tdata[22]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_21_23_n_1,
      I1 => pixel_mem_reg_3712_3775_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_21_23_n_1,
      O => \m_axis_tdata[22]_i_20_n_0\
    );
\m_axis_tdata[22]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_21_23_n_1,
      I1 => pixel_mem_reg_3968_4031_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_21_23_n_1,
      O => \m_axis_tdata[22]_i_21_n_0\
    );
\m_axis_tdata[22]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_21_23_n_1,
      I1 => pixel_mem_reg_3200_3263_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_21_23_n_1,
      O => \m_axis_tdata[22]_i_22_n_0\
    );
\m_axis_tdata[22]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_21_23_n_1,
      I1 => pixel_mem_reg_3456_3519_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_21_23_n_1,
      O => \m_axis_tdata[22]_i_23_n_0\
    );
\m_axis_tdata[22]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_21_23_n_1,
      I1 => pixel_mem_reg_2688_2751_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_21_23_n_1,
      O => \m_axis_tdata[22]_i_24_n_0\
    );
\m_axis_tdata[22]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_21_23_n_1,
      I1 => pixel_mem_reg_2944_3007_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_21_23_n_1,
      O => \m_axis_tdata[22]_i_25_n_0\
    );
\m_axis_tdata[22]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_21_23_n_1,
      I1 => pixel_mem_reg_2176_2239_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_21_23_n_1,
      O => \m_axis_tdata[22]_i_26_n_0\
    );
\m_axis_tdata[22]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_21_23_n_1,
      I1 => pixel_mem_reg_2432_2495_21_23_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_21_23_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_21_23_n_1,
      O => \m_axis_tdata[22]_i_27_n_0\
    );
\m_axis_tdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[22]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[22]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[22]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[22]_i_11_n_0\,
      O => \m_axis_tdata[22]_i_3_n_0\
    );
\m_axis_tdata[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_21_23_n_2,
      I1 => pixel_mem_reg_1664_1727_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_21_23_n_2,
      O => \m_axis_tdata[23]_i_16_n_0\
    );
\m_axis_tdata[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_21_23_n_2,
      I1 => pixel_mem_reg_1920_1983_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_21_23_n_2,
      O => \m_axis_tdata[23]_i_17_n_0\
    );
\m_axis_tdata[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_21_23_n_2,
      I1 => pixel_mem_reg_1152_1215_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_21_23_n_2,
      O => \m_axis_tdata[23]_i_18_n_0\
    );
\m_axis_tdata[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_21_23_n_2,
      I1 => pixel_mem_reg_1408_1471_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_21_23_n_2,
      O => \m_axis_tdata[23]_i_19_n_0\
    );
\m_axis_tdata[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_tready,
      I1 => s_axis_tvalid,
      O => \m_axis_tdata[23]_i_2_n_0\
    );
\m_axis_tdata[23]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_21_23_n_2,
      I1 => pixel_mem_reg_640_703_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_21_23_n_2,
      O => \m_axis_tdata[23]_i_20_n_0\
    );
\m_axis_tdata[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_21_23_n_2,
      I1 => pixel_mem_reg_896_959_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_21_23_n_2,
      O => \m_axis_tdata[23]_i_21_n_0\
    );
\m_axis_tdata[23]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_21_23_n_2,
      I1 => pixel_mem_reg_128_191_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_21_23_n_2,
      O => \m_axis_tdata[23]_i_22_n_0\
    );
\m_axis_tdata[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_21_23_n_2,
      I1 => pixel_mem_reg_384_447_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_21_23_n_2,
      O => \m_axis_tdata[23]_i_23_n_0\
    );
\m_axis_tdata[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_21_23_n_2,
      I1 => pixel_mem_reg_3712_3775_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_21_23_n_2,
      O => \m_axis_tdata[23]_i_24_n_0\
    );
\m_axis_tdata[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_21_23_n_2,
      I1 => pixel_mem_reg_3968_4031_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_21_23_n_2,
      O => \m_axis_tdata[23]_i_25_n_0\
    );
\m_axis_tdata[23]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_21_23_n_2,
      I1 => pixel_mem_reg_3200_3263_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_21_23_n_2,
      O => \m_axis_tdata[23]_i_26_n_0\
    );
\m_axis_tdata[23]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_21_23_n_2,
      I1 => pixel_mem_reg_3456_3519_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_21_23_n_2,
      O => \m_axis_tdata[23]_i_27_n_0\
    );
\m_axis_tdata[23]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_21_23_n_2,
      I1 => pixel_mem_reg_2688_2751_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_21_23_n_2,
      O => \m_axis_tdata[23]_i_28_n_0\
    );
\m_axis_tdata[23]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_21_23_n_2,
      I1 => pixel_mem_reg_2944_3007_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_21_23_n_2,
      O => \m_axis_tdata[23]_i_29_n_0\
    );
\m_axis_tdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => m_axis_tdata2,
      I1 => \m_axis_tdata[23]_i_5_n_0\,
      I2 => rel_out_y1_out(7),
      I3 => \m_axis_tdata[23]_i_6_n_0\,
      I4 => in_output_box,
      I5 => s_axis_tdata(23),
      O => \m_axis_tdata[23]_i_3_n_0\
    );
\m_axis_tdata[23]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_21_23_n_2,
      I1 => pixel_mem_reg_2176_2239_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_21_23_n_2,
      O => \m_axis_tdata[23]_i_30_n_0\
    );
\m_axis_tdata[23]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_21_23_n_2,
      I1 => pixel_mem_reg_2432_2495_21_23_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_21_23_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_21_23_n_2,
      O => \m_axis_tdata[23]_i_31_n_0\
    );
\m_axis_tdata[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => is_border0,
      I1 => is_border2,
      I2 => sw_1,
      I3 => \is_border2_carry__1_n_1\,
      I4 => is_border1_carry_n_0,
      O => m_axis_tdata2
    );
\m_axis_tdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[23]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[23]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[23]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[23]_i_11_n_0\,
      O => \m_axis_tdata[23]_i_5_n_0\
    );
\m_axis_tdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[23]_i_12_n_0\,
      I1 => \m_axis_tdata_reg[23]_i_13_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[23]_i_14_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[23]_i_15_n_0\,
      O => \m_axis_tdata[23]_i_6_n_0\
    );
\m_axis_tdata[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => in_output_box0,
      I1 => in_output_box20_in,
      I2 => in_output_box2,
      I3 => in_output_box1,
      O => in_output_box
    );
\m_axis_tdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[2]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[2]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(2),
      O => \m_axis_tdata[2]_i_1_n_0\
    );
\m_axis_tdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_0_2_n_2,
      I1 => pixel_mem_reg_1664_1727_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_0_2_n_2,
      O => \m_axis_tdata[2]_i_12_n_0\
    );
\m_axis_tdata[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_0_2_n_2,
      I1 => pixel_mem_reg_1920_1983_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_0_2_n_2,
      O => \m_axis_tdata[2]_i_13_n_0\
    );
\m_axis_tdata[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_0_2_n_2,
      I1 => pixel_mem_reg_1152_1215_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_0_2_n_2,
      O => \m_axis_tdata[2]_i_14_n_0\
    );
\m_axis_tdata[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_0_2_n_2,
      I1 => pixel_mem_reg_1408_1471_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_0_2_n_2,
      O => \m_axis_tdata[2]_i_15_n_0\
    );
\m_axis_tdata[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_0_2_n_2,
      I1 => pixel_mem_reg_640_703_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_0_2_n_2,
      O => \m_axis_tdata[2]_i_16_n_0\
    );
\m_axis_tdata[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_0_2_n_2,
      I1 => pixel_mem_reg_896_959_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_0_2_n_2,
      O => \m_axis_tdata[2]_i_17_n_0\
    );
\m_axis_tdata[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_0_2_n_2,
      I1 => pixel_mem_reg_128_191_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_0_2_n_2,
      O => \m_axis_tdata[2]_i_18_n_0\
    );
\m_axis_tdata[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_0_2_n_2,
      I1 => pixel_mem_reg_384_447_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_0_2_n_2,
      O => \m_axis_tdata[2]_i_19_n_0\
    );
\m_axis_tdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[2]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[2]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[2]_i_7_n_0\,
      O => \m_axis_tdata[2]_i_2_n_0\
    );
\m_axis_tdata[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_0_2_n_2,
      I1 => pixel_mem_reg_3712_3775_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_0_2_n_2,
      O => \m_axis_tdata[2]_i_20_n_0\
    );
\m_axis_tdata[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_0_2_n_2,
      I1 => pixel_mem_reg_3968_4031_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_0_2_n_2,
      O => \m_axis_tdata[2]_i_21_n_0\
    );
\m_axis_tdata[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_0_2_n_2,
      I1 => pixel_mem_reg_3200_3263_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_0_2_n_2,
      O => \m_axis_tdata[2]_i_22_n_0\
    );
\m_axis_tdata[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_0_2_n_2,
      I1 => pixel_mem_reg_3456_3519_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_0_2_n_2,
      O => \m_axis_tdata[2]_i_23_n_0\
    );
\m_axis_tdata[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_0_2_n_2,
      I1 => pixel_mem_reg_2688_2751_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_0_2_n_2,
      O => \m_axis_tdata[2]_i_24_n_0\
    );
\m_axis_tdata[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_0_2_n_2,
      I1 => pixel_mem_reg_2944_3007_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_0_2_n_2,
      O => \m_axis_tdata[2]_i_25_n_0\
    );
\m_axis_tdata[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_0_2_n_2,
      I1 => pixel_mem_reg_2176_2239_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_0_2_n_2,
      O => \m_axis_tdata[2]_i_26_n_0\
    );
\m_axis_tdata[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_0_2_n_2,
      I1 => pixel_mem_reg_2432_2495_0_2_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_0_2_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_0_2_n_2,
      O => \m_axis_tdata[2]_i_27_n_0\
    );
\m_axis_tdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[2]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[2]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[2]_i_11_n_0\,
      O => \m_axis_tdata[2]_i_3_n_0\
    );
\m_axis_tdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[3]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[3]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(3),
      O => \m_axis_tdata[3]_i_1_n_0\
    );
\m_axis_tdata[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_3_5_n_0,
      I1 => pixel_mem_reg_1664_1727_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_3_5_n_0,
      O => \m_axis_tdata[3]_i_12_n_0\
    );
\m_axis_tdata[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_3_5_n_0,
      I1 => pixel_mem_reg_1920_1983_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_3_5_n_0,
      O => \m_axis_tdata[3]_i_13_n_0\
    );
\m_axis_tdata[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_3_5_n_0,
      I1 => pixel_mem_reg_1152_1215_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_3_5_n_0,
      O => \m_axis_tdata[3]_i_14_n_0\
    );
\m_axis_tdata[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_3_5_n_0,
      I1 => pixel_mem_reg_1408_1471_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_3_5_n_0,
      O => \m_axis_tdata[3]_i_15_n_0\
    );
\m_axis_tdata[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_3_5_n_0,
      I1 => pixel_mem_reg_640_703_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_3_5_n_0,
      O => \m_axis_tdata[3]_i_16_n_0\
    );
\m_axis_tdata[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_3_5_n_0,
      I1 => pixel_mem_reg_896_959_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_3_5_n_0,
      O => \m_axis_tdata[3]_i_17_n_0\
    );
\m_axis_tdata[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_3_5_n_0,
      I1 => pixel_mem_reg_128_191_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_3_5_n_0,
      O => \m_axis_tdata[3]_i_18_n_0\
    );
\m_axis_tdata[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_3_5_n_0,
      I1 => pixel_mem_reg_384_447_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_3_5_n_0,
      O => \m_axis_tdata[3]_i_19_n_0\
    );
\m_axis_tdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[3]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[3]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[3]_i_7_n_0\,
      O => \m_axis_tdata[3]_i_2_n_0\
    );
\m_axis_tdata[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_3_5_n_0,
      I1 => pixel_mem_reg_3712_3775_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_3_5_n_0,
      O => \m_axis_tdata[3]_i_20_n_0\
    );
\m_axis_tdata[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_3_5_n_0,
      I1 => pixel_mem_reg_3968_4031_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_3_5_n_0,
      O => \m_axis_tdata[3]_i_21_n_0\
    );
\m_axis_tdata[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_3_5_n_0,
      I1 => pixel_mem_reg_3200_3263_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_3_5_n_0,
      O => \m_axis_tdata[3]_i_22_n_0\
    );
\m_axis_tdata[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_3_5_n_0,
      I1 => pixel_mem_reg_3456_3519_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_3_5_n_0,
      O => \m_axis_tdata[3]_i_23_n_0\
    );
\m_axis_tdata[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_3_5_n_0,
      I1 => pixel_mem_reg_2688_2751_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_3_5_n_0,
      O => \m_axis_tdata[3]_i_24_n_0\
    );
\m_axis_tdata[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_3_5_n_0,
      I1 => pixel_mem_reg_2944_3007_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_3_5_n_0,
      O => \m_axis_tdata[3]_i_25_n_0\
    );
\m_axis_tdata[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_3_5_n_0,
      I1 => pixel_mem_reg_2176_2239_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_3_5_n_0,
      O => \m_axis_tdata[3]_i_26_n_0\
    );
\m_axis_tdata[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_3_5_n_0,
      I1 => pixel_mem_reg_2432_2495_3_5_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_3_5_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_3_5_n_0,
      O => \m_axis_tdata[3]_i_27_n_0\
    );
\m_axis_tdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[3]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[3]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[3]_i_11_n_0\,
      O => \m_axis_tdata[3]_i_3_n_0\
    );
\m_axis_tdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[4]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[4]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(4),
      O => \m_axis_tdata[4]_i_1_n_0\
    );
\m_axis_tdata[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_3_5_n_1,
      I1 => pixel_mem_reg_1664_1727_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_3_5_n_1,
      O => \m_axis_tdata[4]_i_12_n_0\
    );
\m_axis_tdata[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_3_5_n_1,
      I1 => pixel_mem_reg_1920_1983_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_3_5_n_1,
      O => \m_axis_tdata[4]_i_13_n_0\
    );
\m_axis_tdata[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_3_5_n_1,
      I1 => pixel_mem_reg_1152_1215_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_3_5_n_1,
      O => \m_axis_tdata[4]_i_14_n_0\
    );
\m_axis_tdata[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_3_5_n_1,
      I1 => pixel_mem_reg_1408_1471_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_3_5_n_1,
      O => \m_axis_tdata[4]_i_15_n_0\
    );
\m_axis_tdata[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_3_5_n_1,
      I1 => pixel_mem_reg_640_703_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_3_5_n_1,
      O => \m_axis_tdata[4]_i_16_n_0\
    );
\m_axis_tdata[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_3_5_n_1,
      I1 => pixel_mem_reg_896_959_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_3_5_n_1,
      O => \m_axis_tdata[4]_i_17_n_0\
    );
\m_axis_tdata[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_3_5_n_1,
      I1 => pixel_mem_reg_128_191_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_3_5_n_1,
      O => \m_axis_tdata[4]_i_18_n_0\
    );
\m_axis_tdata[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_3_5_n_1,
      I1 => pixel_mem_reg_384_447_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_3_5_n_1,
      O => \m_axis_tdata[4]_i_19_n_0\
    );
\m_axis_tdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[4]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[4]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[4]_i_7_n_0\,
      O => \m_axis_tdata[4]_i_2_n_0\
    );
\m_axis_tdata[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_3_5_n_1,
      I1 => pixel_mem_reg_3712_3775_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_3_5_n_1,
      O => \m_axis_tdata[4]_i_20_n_0\
    );
\m_axis_tdata[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_3_5_n_1,
      I1 => pixel_mem_reg_3968_4031_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_3_5_n_1,
      O => \m_axis_tdata[4]_i_21_n_0\
    );
\m_axis_tdata[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_3_5_n_1,
      I1 => pixel_mem_reg_3200_3263_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_3_5_n_1,
      O => \m_axis_tdata[4]_i_22_n_0\
    );
\m_axis_tdata[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_3_5_n_1,
      I1 => pixel_mem_reg_3456_3519_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_3_5_n_1,
      O => \m_axis_tdata[4]_i_23_n_0\
    );
\m_axis_tdata[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_3_5_n_1,
      I1 => pixel_mem_reg_2688_2751_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_3_5_n_1,
      O => \m_axis_tdata[4]_i_24_n_0\
    );
\m_axis_tdata[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_3_5_n_1,
      I1 => pixel_mem_reg_2944_3007_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_3_5_n_1,
      O => \m_axis_tdata[4]_i_25_n_0\
    );
\m_axis_tdata[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_3_5_n_1,
      I1 => pixel_mem_reg_2176_2239_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_3_5_n_1,
      O => \m_axis_tdata[4]_i_26_n_0\
    );
\m_axis_tdata[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_3_5_n_1,
      I1 => pixel_mem_reg_2432_2495_3_5_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_3_5_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_3_5_n_1,
      O => \m_axis_tdata[4]_i_27_n_0\
    );
\m_axis_tdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[4]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[4]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[4]_i_11_n_0\,
      O => \m_axis_tdata[4]_i_3_n_0\
    );
\m_axis_tdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[5]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[5]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(5),
      O => \m_axis_tdata[5]_i_1_n_0\
    );
\m_axis_tdata[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_3_5_n_2,
      I1 => pixel_mem_reg_1664_1727_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_3_5_n_2,
      O => \m_axis_tdata[5]_i_12_n_0\
    );
\m_axis_tdata[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_3_5_n_2,
      I1 => pixel_mem_reg_1920_1983_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_3_5_n_2,
      O => \m_axis_tdata[5]_i_13_n_0\
    );
\m_axis_tdata[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_3_5_n_2,
      I1 => pixel_mem_reg_1152_1215_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_3_5_n_2,
      O => \m_axis_tdata[5]_i_14_n_0\
    );
\m_axis_tdata[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_3_5_n_2,
      I1 => pixel_mem_reg_1408_1471_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_3_5_n_2,
      O => \m_axis_tdata[5]_i_15_n_0\
    );
\m_axis_tdata[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_3_5_n_2,
      I1 => pixel_mem_reg_640_703_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_3_5_n_2,
      O => \m_axis_tdata[5]_i_16_n_0\
    );
\m_axis_tdata[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_3_5_n_2,
      I1 => pixel_mem_reg_896_959_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_3_5_n_2,
      O => \m_axis_tdata[5]_i_17_n_0\
    );
\m_axis_tdata[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_3_5_n_2,
      I1 => pixel_mem_reg_128_191_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_3_5_n_2,
      O => \m_axis_tdata[5]_i_18_n_0\
    );
\m_axis_tdata[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_3_5_n_2,
      I1 => pixel_mem_reg_384_447_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_3_5_n_2,
      O => \m_axis_tdata[5]_i_19_n_0\
    );
\m_axis_tdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[5]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[5]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[5]_i_7_n_0\,
      O => \m_axis_tdata[5]_i_2_n_0\
    );
\m_axis_tdata[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_3_5_n_2,
      I1 => pixel_mem_reg_3712_3775_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_3_5_n_2,
      O => \m_axis_tdata[5]_i_20_n_0\
    );
\m_axis_tdata[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_3_5_n_2,
      I1 => pixel_mem_reg_3968_4031_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_3_5_n_2,
      O => \m_axis_tdata[5]_i_21_n_0\
    );
\m_axis_tdata[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_3_5_n_2,
      I1 => pixel_mem_reg_3200_3263_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_3_5_n_2,
      O => \m_axis_tdata[5]_i_22_n_0\
    );
\m_axis_tdata[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_3_5_n_2,
      I1 => pixel_mem_reg_3456_3519_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_3_5_n_2,
      O => \m_axis_tdata[5]_i_23_n_0\
    );
\m_axis_tdata[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_3_5_n_2,
      I1 => pixel_mem_reg_2688_2751_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_3_5_n_2,
      O => \m_axis_tdata[5]_i_24_n_0\
    );
\m_axis_tdata[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_3_5_n_2,
      I1 => pixel_mem_reg_2944_3007_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_3_5_n_2,
      O => \m_axis_tdata[5]_i_25_n_0\
    );
\m_axis_tdata[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_3_5_n_2,
      I1 => pixel_mem_reg_2176_2239_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_3_5_n_2,
      O => \m_axis_tdata[5]_i_26_n_0\
    );
\m_axis_tdata[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_3_5_n_2,
      I1 => pixel_mem_reg_2432_2495_3_5_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_3_5_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_3_5_n_2,
      O => \m_axis_tdata[5]_i_27_n_0\
    );
\m_axis_tdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[5]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[5]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[5]_i_11_n_0\,
      O => \m_axis_tdata[5]_i_3_n_0\
    );
\m_axis_tdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[6]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[6]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(6),
      O => \m_axis_tdata[6]_i_1_n_0\
    );
\m_axis_tdata[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_6_8_n_0,
      I1 => pixel_mem_reg_1664_1727_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_6_8_n_0,
      O => \m_axis_tdata[6]_i_12_n_0\
    );
\m_axis_tdata[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_6_8_n_0,
      I1 => pixel_mem_reg_1920_1983_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_6_8_n_0,
      O => \m_axis_tdata[6]_i_13_n_0\
    );
\m_axis_tdata[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_6_8_n_0,
      I1 => pixel_mem_reg_1152_1215_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_6_8_n_0,
      O => \m_axis_tdata[6]_i_14_n_0\
    );
\m_axis_tdata[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_6_8_n_0,
      I1 => pixel_mem_reg_1408_1471_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_6_8_n_0,
      O => \m_axis_tdata[6]_i_15_n_0\
    );
\m_axis_tdata[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_6_8_n_0,
      I1 => pixel_mem_reg_640_703_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_6_8_n_0,
      O => \m_axis_tdata[6]_i_16_n_0\
    );
\m_axis_tdata[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_6_8_n_0,
      I1 => pixel_mem_reg_896_959_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_6_8_n_0,
      O => \m_axis_tdata[6]_i_17_n_0\
    );
\m_axis_tdata[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_6_8_n_0,
      I1 => pixel_mem_reg_128_191_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_6_8_n_0,
      O => \m_axis_tdata[6]_i_18_n_0\
    );
\m_axis_tdata[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_6_8_n_0,
      I1 => pixel_mem_reg_384_447_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_6_8_n_0,
      O => \m_axis_tdata[6]_i_19_n_0\
    );
\m_axis_tdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[6]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[6]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[6]_i_7_n_0\,
      O => \m_axis_tdata[6]_i_2_n_0\
    );
\m_axis_tdata[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_6_8_n_0,
      I1 => pixel_mem_reg_3712_3775_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_6_8_n_0,
      O => \m_axis_tdata[6]_i_20_n_0\
    );
\m_axis_tdata[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_6_8_n_0,
      I1 => pixel_mem_reg_3968_4031_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_6_8_n_0,
      O => \m_axis_tdata[6]_i_21_n_0\
    );
\m_axis_tdata[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_6_8_n_0,
      I1 => pixel_mem_reg_3200_3263_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_6_8_n_0,
      O => \m_axis_tdata[6]_i_22_n_0\
    );
\m_axis_tdata[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_6_8_n_0,
      I1 => pixel_mem_reg_3456_3519_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_6_8_n_0,
      O => \m_axis_tdata[6]_i_23_n_0\
    );
\m_axis_tdata[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_6_8_n_0,
      I1 => pixel_mem_reg_2688_2751_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_6_8_n_0,
      O => \m_axis_tdata[6]_i_24_n_0\
    );
\m_axis_tdata[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_6_8_n_0,
      I1 => pixel_mem_reg_2944_3007_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_6_8_n_0,
      O => \m_axis_tdata[6]_i_25_n_0\
    );
\m_axis_tdata[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_6_8_n_0,
      I1 => pixel_mem_reg_2176_2239_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_6_8_n_0,
      O => \m_axis_tdata[6]_i_26_n_0\
    );
\m_axis_tdata[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_6_8_n_0,
      I1 => pixel_mem_reg_2432_2495_6_8_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_6_8_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_6_8_n_0,
      O => \m_axis_tdata[6]_i_27_n_0\
    );
\m_axis_tdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[6]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[6]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[6]_i_11_n_0\,
      O => \m_axis_tdata[6]_i_3_n_0\
    );
\m_axis_tdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[7]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[7]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(7),
      O => \m_axis_tdata[7]_i_1_n_0\
    );
\m_axis_tdata[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_6_8_n_1,
      I1 => pixel_mem_reg_1664_1727_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_6_8_n_1,
      O => \m_axis_tdata[7]_i_12_n_0\
    );
\m_axis_tdata[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_6_8_n_1,
      I1 => pixel_mem_reg_1920_1983_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_6_8_n_1,
      O => \m_axis_tdata[7]_i_13_n_0\
    );
\m_axis_tdata[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_6_8_n_1,
      I1 => pixel_mem_reg_1152_1215_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_6_8_n_1,
      O => \m_axis_tdata[7]_i_14_n_0\
    );
\m_axis_tdata[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_6_8_n_1,
      I1 => pixel_mem_reg_1408_1471_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_6_8_n_1,
      O => \m_axis_tdata[7]_i_15_n_0\
    );
\m_axis_tdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_6_8_n_1,
      I1 => pixel_mem_reg_640_703_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_6_8_n_1,
      O => \m_axis_tdata[7]_i_16_n_0\
    );
\m_axis_tdata[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_6_8_n_1,
      I1 => pixel_mem_reg_896_959_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_6_8_n_1,
      O => \m_axis_tdata[7]_i_17_n_0\
    );
\m_axis_tdata[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_6_8_n_1,
      I1 => pixel_mem_reg_128_191_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_6_8_n_1,
      O => \m_axis_tdata[7]_i_18_n_0\
    );
\m_axis_tdata[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_6_8_n_1,
      I1 => pixel_mem_reg_384_447_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_6_8_n_1,
      O => \m_axis_tdata[7]_i_19_n_0\
    );
\m_axis_tdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[7]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[7]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[7]_i_7_n_0\,
      O => \m_axis_tdata[7]_i_2_n_0\
    );
\m_axis_tdata[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_6_8_n_1,
      I1 => pixel_mem_reg_3712_3775_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_6_8_n_1,
      O => \m_axis_tdata[7]_i_20_n_0\
    );
\m_axis_tdata[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_6_8_n_1,
      I1 => pixel_mem_reg_3968_4031_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_6_8_n_1,
      O => \m_axis_tdata[7]_i_21_n_0\
    );
\m_axis_tdata[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_6_8_n_1,
      I1 => pixel_mem_reg_3200_3263_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_6_8_n_1,
      O => \m_axis_tdata[7]_i_22_n_0\
    );
\m_axis_tdata[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_6_8_n_1,
      I1 => pixel_mem_reg_3456_3519_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_6_8_n_1,
      O => \m_axis_tdata[7]_i_23_n_0\
    );
\m_axis_tdata[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_6_8_n_1,
      I1 => pixel_mem_reg_2688_2751_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_6_8_n_1,
      O => \m_axis_tdata[7]_i_24_n_0\
    );
\m_axis_tdata[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_6_8_n_1,
      I1 => pixel_mem_reg_2944_3007_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_6_8_n_1,
      O => \m_axis_tdata[7]_i_25_n_0\
    );
\m_axis_tdata[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_6_8_n_1,
      I1 => pixel_mem_reg_2176_2239_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_6_8_n_1,
      O => \m_axis_tdata[7]_i_26_n_0\
    );
\m_axis_tdata[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_6_8_n_1,
      I1 => pixel_mem_reg_2432_2495_6_8_n_1,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_6_8_n_1,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_6_8_n_1,
      O => \m_axis_tdata[7]_i_27_n_0\
    );
\m_axis_tdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[7]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[7]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[7]_i_11_n_0\,
      O => \m_axis_tdata[7]_i_3_n_0\
    );
\m_axis_tdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[8]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[8]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(8),
      O => \m_axis_tdata[8]_i_1_n_0\
    );
\m_axis_tdata[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_6_8_n_2,
      I1 => pixel_mem_reg_1664_1727_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_6_8_n_2,
      O => \m_axis_tdata[8]_i_12_n_0\
    );
\m_axis_tdata[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_6_8_n_2,
      I1 => pixel_mem_reg_1920_1983_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_6_8_n_2,
      O => \m_axis_tdata[8]_i_13_n_0\
    );
\m_axis_tdata[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_6_8_n_2,
      I1 => pixel_mem_reg_1152_1215_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_6_8_n_2,
      O => \m_axis_tdata[8]_i_14_n_0\
    );
\m_axis_tdata[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_6_8_n_2,
      I1 => pixel_mem_reg_1408_1471_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_6_8_n_2,
      O => \m_axis_tdata[8]_i_15_n_0\
    );
\m_axis_tdata[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_6_8_n_2,
      I1 => pixel_mem_reg_640_703_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_6_8_n_2,
      O => \m_axis_tdata[8]_i_16_n_0\
    );
\m_axis_tdata[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_6_8_n_2,
      I1 => pixel_mem_reg_896_959_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_6_8_n_2,
      O => \m_axis_tdata[8]_i_17_n_0\
    );
\m_axis_tdata[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_6_8_n_2,
      I1 => pixel_mem_reg_128_191_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_6_8_n_2,
      O => \m_axis_tdata[8]_i_18_n_0\
    );
\m_axis_tdata[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_6_8_n_2,
      I1 => pixel_mem_reg_384_447_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_6_8_n_2,
      O => \m_axis_tdata[8]_i_19_n_0\
    );
\m_axis_tdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[8]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[8]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[8]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[8]_i_7_n_0\,
      O => \m_axis_tdata[8]_i_2_n_0\
    );
\m_axis_tdata[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_6_8_n_2,
      I1 => pixel_mem_reg_3712_3775_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_6_8_n_2,
      O => \m_axis_tdata[8]_i_20_n_0\
    );
\m_axis_tdata[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_6_8_n_2,
      I1 => pixel_mem_reg_3968_4031_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_6_8_n_2,
      O => \m_axis_tdata[8]_i_21_n_0\
    );
\m_axis_tdata[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_6_8_n_2,
      I1 => pixel_mem_reg_3200_3263_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_6_8_n_2,
      O => \m_axis_tdata[8]_i_22_n_0\
    );
\m_axis_tdata[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_6_8_n_2,
      I1 => pixel_mem_reg_3456_3519_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_6_8_n_2,
      O => \m_axis_tdata[8]_i_23_n_0\
    );
\m_axis_tdata[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_6_8_n_2,
      I1 => pixel_mem_reg_2688_2751_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_6_8_n_2,
      O => \m_axis_tdata[8]_i_24_n_0\
    );
\m_axis_tdata[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_6_8_n_2,
      I1 => pixel_mem_reg_2944_3007_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_6_8_n_2,
      O => \m_axis_tdata[8]_i_25_n_0\
    );
\m_axis_tdata[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_6_8_n_2,
      I1 => pixel_mem_reg_2176_2239_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_6_8_n_2,
      O => \m_axis_tdata[8]_i_26_n_0\
    );
\m_axis_tdata[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_6_8_n_2,
      I1 => pixel_mem_reg_2432_2495_6_8_n_2,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_6_8_n_2,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_6_8_n_2,
      O => \m_axis_tdata[8]_i_27_n_0\
    );
\m_axis_tdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[8]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[8]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[8]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[8]_i_11_n_0\,
      O => \m_axis_tdata[8]_i_3_n_0\
    );
\m_axis_tdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \m_axis_tdata[9]_i_2_n_0\,
      I1 => rel_out_y1_out(7),
      I2 => \m_axis_tdata[9]_i_3_n_0\,
      I3 => m_axis_tdata2,
      I4 => in_output_box,
      I5 => s_axis_tdata(9),
      O => \m_axis_tdata[9]_i_1_n_0\
    );
\m_axis_tdata[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1728_1791_9_11_n_0,
      I1 => pixel_mem_reg_1664_1727_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1600_1663_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1536_1599_9_11_n_0,
      O => \m_axis_tdata[9]_i_12_n_0\
    );
\m_axis_tdata[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1984_2047_9_11_n_0,
      I1 => pixel_mem_reg_1920_1983_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1856_1919_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1792_1855_9_11_n_0,
      O => \m_axis_tdata[9]_i_13_n_0\
    );
\m_axis_tdata[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1216_1279_9_11_n_0,
      I1 => pixel_mem_reg_1152_1215_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1088_1151_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1024_1087_9_11_n_0,
      O => \m_axis_tdata[9]_i_14_n_0\
    );
\m_axis_tdata[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_1472_1535_9_11_n_0,
      I1 => pixel_mem_reg_1408_1471_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_1344_1407_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_1280_1343_9_11_n_0,
      O => \m_axis_tdata[9]_i_15_n_0\
    );
\m_axis_tdata[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_704_767_9_11_n_0,
      I1 => pixel_mem_reg_640_703_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_576_639_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_512_575_9_11_n_0,
      O => \m_axis_tdata[9]_i_16_n_0\
    );
\m_axis_tdata[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_960_1023_9_11_n_0,
      I1 => pixel_mem_reg_896_959_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_832_895_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_768_831_9_11_n_0,
      O => \m_axis_tdata[9]_i_17_n_0\
    );
\m_axis_tdata[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_192_255_9_11_n_0,
      I1 => pixel_mem_reg_128_191_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_64_127_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_0_63_9_11_n_0,
      O => \m_axis_tdata[9]_i_18_n_0\
    );
\m_axis_tdata[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_448_511_9_11_n_0,
      I1 => pixel_mem_reg_384_447_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_320_383_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_256_319_9_11_n_0,
      O => \m_axis_tdata[9]_i_19_n_0\
    );
\m_axis_tdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[9]_i_4_n_0\,
      I1 => \m_axis_tdata_reg[9]_i_5_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[9]_i_6_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[9]_i_7_n_0\,
      O => \m_axis_tdata[9]_i_2_n_0\
    );
\m_axis_tdata[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3776_3839_9_11_n_0,
      I1 => pixel_mem_reg_3712_3775_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3648_3711_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3584_3647_9_11_n_0,
      O => \m_axis_tdata[9]_i_20_n_0\
    );
\m_axis_tdata[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_4032_4095_9_11_n_0,
      I1 => pixel_mem_reg_3968_4031_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3904_3967_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3840_3903_9_11_n_0,
      O => \m_axis_tdata[9]_i_21_n_0\
    );
\m_axis_tdata[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3264_3327_9_11_n_0,
      I1 => pixel_mem_reg_3200_3263_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3136_3199_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3072_3135_9_11_n_0,
      O => \m_axis_tdata[9]_i_22_n_0\
    );
\m_axis_tdata[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3520_3583_9_11_n_0,
      I1 => pixel_mem_reg_3456_3519_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_3392_3455_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_3328_3391_9_11_n_0,
      O => \m_axis_tdata[9]_i_23_n_0\
    );
\m_axis_tdata[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2752_2815_9_11_n_0,
      I1 => pixel_mem_reg_2688_2751_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2624_2687_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2560_2623_9_11_n_0,
      O => \m_axis_tdata[9]_i_24_n_0\
    );
\m_axis_tdata[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_3008_3071_9_11_n_0,
      I1 => pixel_mem_reg_2944_3007_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2880_2943_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2816_2879_9_11_n_0,
      O => \m_axis_tdata[9]_i_25_n_0\
    );
\m_axis_tdata[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_9_11_n_0,
      I1 => pixel_mem_reg_2176_2239_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2112_2175_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2048_2111_9_11_n_0,
      O => \m_axis_tdata[9]_i_26_n_0\
    );
\m_axis_tdata[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => pixel_mem_reg_2496_2559_9_11_n_0,
      I1 => pixel_mem_reg_2432_2495_9_11_n_0,
      I2 => rel_out_y1_out(3),
      I3 => pixel_mem_reg_2368_2431_9_11_n_0,
      I4 => rel_out_y1_out(2),
      I5 => pixel_mem_reg_2304_2367_9_11_n_0,
      O => \m_axis_tdata[9]_i_27_n_0\
    );
\m_axis_tdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[9]_i_8_n_0\,
      I1 => \m_axis_tdata_reg[9]_i_9_n_0\,
      I2 => rel_out_y1_out(6),
      I3 => \m_axis_tdata_reg[9]_i_10_n_0\,
      I4 => rel_out_y1_out(5),
      I5 => \m_axis_tdata_reg[9]_i_11_n_0\,
      O => \m_axis_tdata[9]_i_3_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[0]_i_1_n_0\,
      Q => m_axis_tdata(0),
      R => clear
    );
\m_axis_tdata_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_24_n_0\,
      I1 => \m_axis_tdata[0]_i_25_n_0\,
      O => \m_axis_tdata_reg[0]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_26_n_0\,
      I1 => \m_axis_tdata[0]_i_27_n_0\,
      O => \m_axis_tdata_reg[0]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_12_n_0\,
      I1 => \m_axis_tdata[0]_i_13_n_0\,
      O => \m_axis_tdata_reg[0]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_14_n_0\,
      I1 => \m_axis_tdata[0]_i_15_n_0\,
      O => \m_axis_tdata_reg[0]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_16_n_0\,
      I1 => \m_axis_tdata[0]_i_17_n_0\,
      O => \m_axis_tdata_reg[0]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_18_n_0\,
      I1 => \m_axis_tdata[0]_i_19_n_0\,
      O => \m_axis_tdata_reg[0]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_20_n_0\,
      I1 => \m_axis_tdata[0]_i_21_n_0\,
      O => \m_axis_tdata_reg[0]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_22_n_0\,
      I1 => \m_axis_tdata[0]_i_23_n_0\,
      O => \m_axis_tdata_reg[0]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[10]_i_1_n_0\,
      Q => m_axis_tdata(10),
      R => clear
    );
\m_axis_tdata_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[10]_i_24_n_0\,
      I1 => \m_axis_tdata[10]_i_25_n_0\,
      O => \m_axis_tdata_reg[10]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[10]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[10]_i_26_n_0\,
      I1 => \m_axis_tdata[10]_i_27_n_0\,
      O => \m_axis_tdata_reg[10]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[10]_i_12_n_0\,
      I1 => \m_axis_tdata[10]_i_13_n_0\,
      O => \m_axis_tdata_reg[10]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[10]_i_14_n_0\,
      I1 => \m_axis_tdata[10]_i_15_n_0\,
      O => \m_axis_tdata_reg[10]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[10]_i_16_n_0\,
      I1 => \m_axis_tdata[10]_i_17_n_0\,
      O => \m_axis_tdata_reg[10]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[10]_i_18_n_0\,
      I1 => \m_axis_tdata[10]_i_19_n_0\,
      O => \m_axis_tdata_reg[10]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[10]_i_20_n_0\,
      I1 => \m_axis_tdata[10]_i_21_n_0\,
      O => \m_axis_tdata_reg[10]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[10]_i_22_n_0\,
      I1 => \m_axis_tdata[10]_i_23_n_0\,
      O => \m_axis_tdata_reg[10]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[11]_i_1_n_0\,
      Q => m_axis_tdata(11),
      R => clear
    );
\m_axis_tdata_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[11]_i_24_n_0\,
      I1 => \m_axis_tdata[11]_i_25_n_0\,
      O => \m_axis_tdata_reg[11]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[11]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[11]_i_26_n_0\,
      I1 => \m_axis_tdata[11]_i_27_n_0\,
      O => \m_axis_tdata_reg[11]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[11]_i_12_n_0\,
      I1 => \m_axis_tdata[11]_i_13_n_0\,
      O => \m_axis_tdata_reg[11]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[11]_i_14_n_0\,
      I1 => \m_axis_tdata[11]_i_15_n_0\,
      O => \m_axis_tdata_reg[11]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[11]_i_16_n_0\,
      I1 => \m_axis_tdata[11]_i_17_n_0\,
      O => \m_axis_tdata_reg[11]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[11]_i_18_n_0\,
      I1 => \m_axis_tdata[11]_i_19_n_0\,
      O => \m_axis_tdata_reg[11]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[11]_i_20_n_0\,
      I1 => \m_axis_tdata[11]_i_21_n_0\,
      O => \m_axis_tdata_reg[11]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[11]_i_22_n_0\,
      I1 => \m_axis_tdata[11]_i_23_n_0\,
      O => \m_axis_tdata_reg[11]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[12]_i_1_n_0\,
      Q => m_axis_tdata(12),
      R => clear
    );
\m_axis_tdata_reg[12]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[12]_i_24_n_0\,
      I1 => \m_axis_tdata[12]_i_25_n_0\,
      O => \m_axis_tdata_reg[12]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[12]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[12]_i_26_n_0\,
      I1 => \m_axis_tdata[12]_i_27_n_0\,
      O => \m_axis_tdata_reg[12]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[12]_i_12_n_0\,
      I1 => \m_axis_tdata[12]_i_13_n_0\,
      O => \m_axis_tdata_reg[12]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[12]_i_14_n_0\,
      I1 => \m_axis_tdata[12]_i_15_n_0\,
      O => \m_axis_tdata_reg[12]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[12]_i_16_n_0\,
      I1 => \m_axis_tdata[12]_i_17_n_0\,
      O => \m_axis_tdata_reg[12]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[12]_i_18_n_0\,
      I1 => \m_axis_tdata[12]_i_19_n_0\,
      O => \m_axis_tdata_reg[12]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[12]_i_20_n_0\,
      I1 => \m_axis_tdata[12]_i_21_n_0\,
      O => \m_axis_tdata_reg[12]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[12]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[12]_i_22_n_0\,
      I1 => \m_axis_tdata[12]_i_23_n_0\,
      O => \m_axis_tdata_reg[12]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[13]_i_1_n_0\,
      Q => m_axis_tdata(13),
      R => clear
    );
\m_axis_tdata_reg[13]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[13]_i_24_n_0\,
      I1 => \m_axis_tdata[13]_i_25_n_0\,
      O => \m_axis_tdata_reg[13]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[13]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[13]_i_26_n_0\,
      I1 => \m_axis_tdata[13]_i_27_n_0\,
      O => \m_axis_tdata_reg[13]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[13]_i_12_n_0\,
      I1 => \m_axis_tdata[13]_i_13_n_0\,
      O => \m_axis_tdata_reg[13]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[13]_i_14_n_0\,
      I1 => \m_axis_tdata[13]_i_15_n_0\,
      O => \m_axis_tdata_reg[13]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[13]_i_16_n_0\,
      I1 => \m_axis_tdata[13]_i_17_n_0\,
      O => \m_axis_tdata_reg[13]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[13]_i_18_n_0\,
      I1 => \m_axis_tdata[13]_i_19_n_0\,
      O => \m_axis_tdata_reg[13]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[13]_i_20_n_0\,
      I1 => \m_axis_tdata[13]_i_21_n_0\,
      O => \m_axis_tdata_reg[13]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[13]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[13]_i_22_n_0\,
      I1 => \m_axis_tdata[13]_i_23_n_0\,
      O => \m_axis_tdata_reg[13]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[14]_i_1_n_0\,
      Q => m_axis_tdata(14),
      R => clear
    );
\m_axis_tdata_reg[14]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[14]_i_24_n_0\,
      I1 => \m_axis_tdata[14]_i_25_n_0\,
      O => \m_axis_tdata_reg[14]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[14]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[14]_i_26_n_0\,
      I1 => \m_axis_tdata[14]_i_27_n_0\,
      O => \m_axis_tdata_reg[14]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[14]_i_12_n_0\,
      I1 => \m_axis_tdata[14]_i_13_n_0\,
      O => \m_axis_tdata_reg[14]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[14]_i_14_n_0\,
      I1 => \m_axis_tdata[14]_i_15_n_0\,
      O => \m_axis_tdata_reg[14]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[14]_i_16_n_0\,
      I1 => \m_axis_tdata[14]_i_17_n_0\,
      O => \m_axis_tdata_reg[14]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[14]_i_18_n_0\,
      I1 => \m_axis_tdata[14]_i_19_n_0\,
      O => \m_axis_tdata_reg[14]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[14]_i_20_n_0\,
      I1 => \m_axis_tdata[14]_i_21_n_0\,
      O => \m_axis_tdata_reg[14]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[14]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[14]_i_22_n_0\,
      I1 => \m_axis_tdata[14]_i_23_n_0\,
      O => \m_axis_tdata_reg[14]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[15]_i_1_n_0\,
      Q => m_axis_tdata(15),
      R => clear
    );
\m_axis_tdata_reg[15]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_24_n_0\,
      I1 => \m_axis_tdata[15]_i_25_n_0\,
      O => \m_axis_tdata_reg[15]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[15]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_26_n_0\,
      I1 => \m_axis_tdata[15]_i_27_n_0\,
      O => \m_axis_tdata_reg[15]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_12_n_0\,
      I1 => \m_axis_tdata[15]_i_13_n_0\,
      O => \m_axis_tdata_reg[15]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_14_n_0\,
      I1 => \m_axis_tdata[15]_i_15_n_0\,
      O => \m_axis_tdata_reg[15]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_16_n_0\,
      I1 => \m_axis_tdata[15]_i_17_n_0\,
      O => \m_axis_tdata_reg[15]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_18_n_0\,
      I1 => \m_axis_tdata[15]_i_19_n_0\,
      O => \m_axis_tdata_reg[15]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_20_n_0\,
      I1 => \m_axis_tdata[15]_i_21_n_0\,
      O => \m_axis_tdata_reg[15]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[15]_i_22_n_0\,
      I1 => \m_axis_tdata[15]_i_23_n_0\,
      O => \m_axis_tdata_reg[15]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[16]_i_1_n_0\,
      Q => m_axis_tdata(16),
      R => clear
    );
\m_axis_tdata_reg[16]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[16]_i_24_n_0\,
      I1 => \m_axis_tdata[16]_i_25_n_0\,
      O => \m_axis_tdata_reg[16]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[16]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[16]_i_26_n_0\,
      I1 => \m_axis_tdata[16]_i_27_n_0\,
      O => \m_axis_tdata_reg[16]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[16]_i_12_n_0\,
      I1 => \m_axis_tdata[16]_i_13_n_0\,
      O => \m_axis_tdata_reg[16]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[16]_i_14_n_0\,
      I1 => \m_axis_tdata[16]_i_15_n_0\,
      O => \m_axis_tdata_reg[16]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[16]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[16]_i_16_n_0\,
      I1 => \m_axis_tdata[16]_i_17_n_0\,
      O => \m_axis_tdata_reg[16]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[16]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[16]_i_18_n_0\,
      I1 => \m_axis_tdata[16]_i_19_n_0\,
      O => \m_axis_tdata_reg[16]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[16]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[16]_i_20_n_0\,
      I1 => \m_axis_tdata[16]_i_21_n_0\,
      O => \m_axis_tdata_reg[16]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[16]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[16]_i_22_n_0\,
      I1 => \m_axis_tdata[16]_i_23_n_0\,
      O => \m_axis_tdata_reg[16]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[17]_i_1_n_0\,
      Q => m_axis_tdata(17),
      R => clear
    );
\m_axis_tdata_reg[17]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[17]_i_24_n_0\,
      I1 => \m_axis_tdata[17]_i_25_n_0\,
      O => \m_axis_tdata_reg[17]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[17]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[17]_i_26_n_0\,
      I1 => \m_axis_tdata[17]_i_27_n_0\,
      O => \m_axis_tdata_reg[17]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[17]_i_12_n_0\,
      I1 => \m_axis_tdata[17]_i_13_n_0\,
      O => \m_axis_tdata_reg[17]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[17]_i_14_n_0\,
      I1 => \m_axis_tdata[17]_i_15_n_0\,
      O => \m_axis_tdata_reg[17]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[17]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[17]_i_16_n_0\,
      I1 => \m_axis_tdata[17]_i_17_n_0\,
      O => \m_axis_tdata_reg[17]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[17]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[17]_i_18_n_0\,
      I1 => \m_axis_tdata[17]_i_19_n_0\,
      O => \m_axis_tdata_reg[17]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[17]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[17]_i_20_n_0\,
      I1 => \m_axis_tdata[17]_i_21_n_0\,
      O => \m_axis_tdata_reg[17]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[17]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[17]_i_22_n_0\,
      I1 => \m_axis_tdata[17]_i_23_n_0\,
      O => \m_axis_tdata_reg[17]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[18]_i_1_n_0\,
      Q => m_axis_tdata(18),
      R => clear
    );
\m_axis_tdata_reg[18]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[18]_i_24_n_0\,
      I1 => \m_axis_tdata[18]_i_25_n_0\,
      O => \m_axis_tdata_reg[18]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[18]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[18]_i_26_n_0\,
      I1 => \m_axis_tdata[18]_i_27_n_0\,
      O => \m_axis_tdata_reg[18]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[18]_i_12_n_0\,
      I1 => \m_axis_tdata[18]_i_13_n_0\,
      O => \m_axis_tdata_reg[18]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[18]_i_14_n_0\,
      I1 => \m_axis_tdata[18]_i_15_n_0\,
      O => \m_axis_tdata_reg[18]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[18]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[18]_i_16_n_0\,
      I1 => \m_axis_tdata[18]_i_17_n_0\,
      O => \m_axis_tdata_reg[18]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[18]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[18]_i_18_n_0\,
      I1 => \m_axis_tdata[18]_i_19_n_0\,
      O => \m_axis_tdata_reg[18]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[18]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[18]_i_20_n_0\,
      I1 => \m_axis_tdata[18]_i_21_n_0\,
      O => \m_axis_tdata_reg[18]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[18]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[18]_i_22_n_0\,
      I1 => \m_axis_tdata[18]_i_23_n_0\,
      O => \m_axis_tdata_reg[18]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[19]_i_1_n_0\,
      Q => m_axis_tdata(19),
      R => clear
    );
\m_axis_tdata_reg[19]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[19]_i_24_n_0\,
      I1 => \m_axis_tdata[19]_i_25_n_0\,
      O => \m_axis_tdata_reg[19]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[19]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[19]_i_26_n_0\,
      I1 => \m_axis_tdata[19]_i_27_n_0\,
      O => \m_axis_tdata_reg[19]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[19]_i_12_n_0\,
      I1 => \m_axis_tdata[19]_i_13_n_0\,
      O => \m_axis_tdata_reg[19]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[19]_i_14_n_0\,
      I1 => \m_axis_tdata[19]_i_15_n_0\,
      O => \m_axis_tdata_reg[19]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[19]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[19]_i_16_n_0\,
      I1 => \m_axis_tdata[19]_i_17_n_0\,
      O => \m_axis_tdata_reg[19]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[19]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[19]_i_18_n_0\,
      I1 => \m_axis_tdata[19]_i_19_n_0\,
      O => \m_axis_tdata_reg[19]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[19]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[19]_i_20_n_0\,
      I1 => \m_axis_tdata[19]_i_21_n_0\,
      O => \m_axis_tdata_reg[19]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[19]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[19]_i_22_n_0\,
      I1 => \m_axis_tdata[19]_i_23_n_0\,
      O => \m_axis_tdata_reg[19]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[1]_i_1_n_0\,
      Q => m_axis_tdata(1),
      R => clear
    );
\m_axis_tdata_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_24_n_0\,
      I1 => \m_axis_tdata[1]_i_25_n_0\,
      O => \m_axis_tdata_reg[1]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_26_n_0\,
      I1 => \m_axis_tdata[1]_i_27_n_0\,
      O => \m_axis_tdata_reg[1]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_12_n_0\,
      I1 => \m_axis_tdata[1]_i_13_n_0\,
      O => \m_axis_tdata_reg[1]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_14_n_0\,
      I1 => \m_axis_tdata[1]_i_15_n_0\,
      O => \m_axis_tdata_reg[1]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_16_n_0\,
      I1 => \m_axis_tdata[1]_i_17_n_0\,
      O => \m_axis_tdata_reg[1]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_18_n_0\,
      I1 => \m_axis_tdata[1]_i_19_n_0\,
      O => \m_axis_tdata_reg[1]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_20_n_0\,
      I1 => \m_axis_tdata[1]_i_21_n_0\,
      O => \m_axis_tdata_reg[1]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_22_n_0\,
      I1 => \m_axis_tdata[1]_i_23_n_0\,
      O => \m_axis_tdata_reg[1]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[20]_i_1_n_0\,
      Q => m_axis_tdata(20),
      R => clear
    );
\m_axis_tdata_reg[20]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[20]_i_24_n_0\,
      I1 => \m_axis_tdata[20]_i_25_n_0\,
      O => \m_axis_tdata_reg[20]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[20]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[20]_i_26_n_0\,
      I1 => \m_axis_tdata[20]_i_27_n_0\,
      O => \m_axis_tdata_reg[20]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[20]_i_12_n_0\,
      I1 => \m_axis_tdata[20]_i_13_n_0\,
      O => \m_axis_tdata_reg[20]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[20]_i_14_n_0\,
      I1 => \m_axis_tdata[20]_i_15_n_0\,
      O => \m_axis_tdata_reg[20]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[20]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[20]_i_16_n_0\,
      I1 => \m_axis_tdata[20]_i_17_n_0\,
      O => \m_axis_tdata_reg[20]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[20]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[20]_i_18_n_0\,
      I1 => \m_axis_tdata[20]_i_19_n_0\,
      O => \m_axis_tdata_reg[20]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[20]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[20]_i_20_n_0\,
      I1 => \m_axis_tdata[20]_i_21_n_0\,
      O => \m_axis_tdata_reg[20]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[20]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[20]_i_22_n_0\,
      I1 => \m_axis_tdata[20]_i_23_n_0\,
      O => \m_axis_tdata_reg[20]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[21]_i_1_n_0\,
      Q => m_axis_tdata(21),
      R => clear
    );
\m_axis_tdata_reg[21]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[21]_i_24_n_0\,
      I1 => \m_axis_tdata[21]_i_25_n_0\,
      O => \m_axis_tdata_reg[21]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[21]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[21]_i_26_n_0\,
      I1 => \m_axis_tdata[21]_i_27_n_0\,
      O => \m_axis_tdata_reg[21]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[21]_i_12_n_0\,
      I1 => \m_axis_tdata[21]_i_13_n_0\,
      O => \m_axis_tdata_reg[21]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[21]_i_14_n_0\,
      I1 => \m_axis_tdata[21]_i_15_n_0\,
      O => \m_axis_tdata_reg[21]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[21]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[21]_i_16_n_0\,
      I1 => \m_axis_tdata[21]_i_17_n_0\,
      O => \m_axis_tdata_reg[21]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[21]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[21]_i_18_n_0\,
      I1 => \m_axis_tdata[21]_i_19_n_0\,
      O => \m_axis_tdata_reg[21]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[21]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[21]_i_20_n_0\,
      I1 => \m_axis_tdata[21]_i_21_n_0\,
      O => \m_axis_tdata_reg[21]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[21]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[21]_i_22_n_0\,
      I1 => \m_axis_tdata[21]_i_23_n_0\,
      O => \m_axis_tdata_reg[21]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[22]_i_1_n_0\,
      Q => m_axis_tdata(22),
      R => clear
    );
\m_axis_tdata_reg[22]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[22]_i_24_n_0\,
      I1 => \m_axis_tdata[22]_i_25_n_0\,
      O => \m_axis_tdata_reg[22]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[22]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[22]_i_26_n_0\,
      I1 => \m_axis_tdata[22]_i_27_n_0\,
      O => \m_axis_tdata_reg[22]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[22]_i_12_n_0\,
      I1 => \m_axis_tdata[22]_i_13_n_0\,
      O => \m_axis_tdata_reg[22]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[22]_i_14_n_0\,
      I1 => \m_axis_tdata[22]_i_15_n_0\,
      O => \m_axis_tdata_reg[22]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[22]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[22]_i_16_n_0\,
      I1 => \m_axis_tdata[22]_i_17_n_0\,
      O => \m_axis_tdata_reg[22]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[22]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[22]_i_18_n_0\,
      I1 => \m_axis_tdata[22]_i_19_n_0\,
      O => \m_axis_tdata_reg[22]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[22]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[22]_i_20_n_0\,
      I1 => \m_axis_tdata[22]_i_21_n_0\,
      O => \m_axis_tdata_reg[22]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[22]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[22]_i_22_n_0\,
      I1 => \m_axis_tdata[22]_i_23_n_0\,
      O => \m_axis_tdata_reg[22]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[23]_i_3_n_0\,
      Q => m_axis_tdata(23),
      R => clear
    );
\m_axis_tdata_reg[23]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_20_n_0\,
      I1 => \m_axis_tdata[23]_i_21_n_0\,
      O => \m_axis_tdata_reg[23]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[23]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_22_n_0\,
      I1 => \m_axis_tdata[23]_i_23_n_0\,
      O => \m_axis_tdata_reg[23]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[23]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_24_n_0\,
      I1 => \m_axis_tdata[23]_i_25_n_0\,
      O => \m_axis_tdata_reg[23]_i_12_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[23]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_26_n_0\,
      I1 => \m_axis_tdata[23]_i_27_n_0\,
      O => \m_axis_tdata_reg[23]_i_13_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[23]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_28_n_0\,
      I1 => \m_axis_tdata[23]_i_29_n_0\,
      O => \m_axis_tdata_reg[23]_i_14_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[23]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_30_n_0\,
      I1 => \m_axis_tdata[23]_i_31_n_0\,
      O => \m_axis_tdata_reg[23]_i_15_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[23]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_16_n_0\,
      I1 => \m_axis_tdata[23]_i_17_n_0\,
      O => \m_axis_tdata_reg[23]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[23]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[23]_i_18_n_0\,
      I1 => \m_axis_tdata[23]_i_19_n_0\,
      O => \m_axis_tdata_reg[23]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[2]_i_1_n_0\,
      Q => m_axis_tdata(2),
      R => clear
    );
\m_axis_tdata_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_24_n_0\,
      I1 => \m_axis_tdata[2]_i_25_n_0\,
      O => \m_axis_tdata_reg[2]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_26_n_0\,
      I1 => \m_axis_tdata[2]_i_27_n_0\,
      O => \m_axis_tdata_reg[2]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_12_n_0\,
      I1 => \m_axis_tdata[2]_i_13_n_0\,
      O => \m_axis_tdata_reg[2]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_14_n_0\,
      I1 => \m_axis_tdata[2]_i_15_n_0\,
      O => \m_axis_tdata_reg[2]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_16_n_0\,
      I1 => \m_axis_tdata[2]_i_17_n_0\,
      O => \m_axis_tdata_reg[2]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_18_n_0\,
      I1 => \m_axis_tdata[2]_i_19_n_0\,
      O => \m_axis_tdata_reg[2]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_20_n_0\,
      I1 => \m_axis_tdata[2]_i_21_n_0\,
      O => \m_axis_tdata_reg[2]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_22_n_0\,
      I1 => \m_axis_tdata[2]_i_23_n_0\,
      O => \m_axis_tdata_reg[2]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[3]_i_1_n_0\,
      Q => m_axis_tdata(3),
      R => clear
    );
\m_axis_tdata_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_24_n_0\,
      I1 => \m_axis_tdata[3]_i_25_n_0\,
      O => \m_axis_tdata_reg[3]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_26_n_0\,
      I1 => \m_axis_tdata[3]_i_27_n_0\,
      O => \m_axis_tdata_reg[3]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_12_n_0\,
      I1 => \m_axis_tdata[3]_i_13_n_0\,
      O => \m_axis_tdata_reg[3]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_14_n_0\,
      I1 => \m_axis_tdata[3]_i_15_n_0\,
      O => \m_axis_tdata_reg[3]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_16_n_0\,
      I1 => \m_axis_tdata[3]_i_17_n_0\,
      O => \m_axis_tdata_reg[3]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_18_n_0\,
      I1 => \m_axis_tdata[3]_i_19_n_0\,
      O => \m_axis_tdata_reg[3]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_20_n_0\,
      I1 => \m_axis_tdata[3]_i_21_n_0\,
      O => \m_axis_tdata_reg[3]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_22_n_0\,
      I1 => \m_axis_tdata[3]_i_23_n_0\,
      O => \m_axis_tdata_reg[3]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[4]_i_1_n_0\,
      Q => m_axis_tdata(4),
      R => clear
    );
\m_axis_tdata_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_24_n_0\,
      I1 => \m_axis_tdata[4]_i_25_n_0\,
      O => \m_axis_tdata_reg[4]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_26_n_0\,
      I1 => \m_axis_tdata[4]_i_27_n_0\,
      O => \m_axis_tdata_reg[4]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_12_n_0\,
      I1 => \m_axis_tdata[4]_i_13_n_0\,
      O => \m_axis_tdata_reg[4]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_14_n_0\,
      I1 => \m_axis_tdata[4]_i_15_n_0\,
      O => \m_axis_tdata_reg[4]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_16_n_0\,
      I1 => \m_axis_tdata[4]_i_17_n_0\,
      O => \m_axis_tdata_reg[4]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_18_n_0\,
      I1 => \m_axis_tdata[4]_i_19_n_0\,
      O => \m_axis_tdata_reg[4]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_20_n_0\,
      I1 => \m_axis_tdata[4]_i_21_n_0\,
      O => \m_axis_tdata_reg[4]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_22_n_0\,
      I1 => \m_axis_tdata[4]_i_23_n_0\,
      O => \m_axis_tdata_reg[4]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[5]_i_1_n_0\,
      Q => m_axis_tdata(5),
      R => clear
    );
\m_axis_tdata_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_24_n_0\,
      I1 => \m_axis_tdata[5]_i_25_n_0\,
      O => \m_axis_tdata_reg[5]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_26_n_0\,
      I1 => \m_axis_tdata[5]_i_27_n_0\,
      O => \m_axis_tdata_reg[5]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_12_n_0\,
      I1 => \m_axis_tdata[5]_i_13_n_0\,
      O => \m_axis_tdata_reg[5]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_14_n_0\,
      I1 => \m_axis_tdata[5]_i_15_n_0\,
      O => \m_axis_tdata_reg[5]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_16_n_0\,
      I1 => \m_axis_tdata[5]_i_17_n_0\,
      O => \m_axis_tdata_reg[5]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_18_n_0\,
      I1 => \m_axis_tdata[5]_i_19_n_0\,
      O => \m_axis_tdata_reg[5]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_20_n_0\,
      I1 => \m_axis_tdata[5]_i_21_n_0\,
      O => \m_axis_tdata_reg[5]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_22_n_0\,
      I1 => \m_axis_tdata[5]_i_23_n_0\,
      O => \m_axis_tdata_reg[5]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[6]_i_1_n_0\,
      Q => m_axis_tdata(6),
      R => clear
    );
\m_axis_tdata_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_24_n_0\,
      I1 => \m_axis_tdata[6]_i_25_n_0\,
      O => \m_axis_tdata_reg[6]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_26_n_0\,
      I1 => \m_axis_tdata[6]_i_27_n_0\,
      O => \m_axis_tdata_reg[6]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_12_n_0\,
      I1 => \m_axis_tdata[6]_i_13_n_0\,
      O => \m_axis_tdata_reg[6]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_14_n_0\,
      I1 => \m_axis_tdata[6]_i_15_n_0\,
      O => \m_axis_tdata_reg[6]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_16_n_0\,
      I1 => \m_axis_tdata[6]_i_17_n_0\,
      O => \m_axis_tdata_reg[6]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_18_n_0\,
      I1 => \m_axis_tdata[6]_i_19_n_0\,
      O => \m_axis_tdata_reg[6]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_20_n_0\,
      I1 => \m_axis_tdata[6]_i_21_n_0\,
      O => \m_axis_tdata_reg[6]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_22_n_0\,
      I1 => \m_axis_tdata[6]_i_23_n_0\,
      O => \m_axis_tdata_reg[6]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[7]_i_1_n_0\,
      Q => m_axis_tdata(7),
      R => clear
    );
\m_axis_tdata_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_24_n_0\,
      I1 => \m_axis_tdata[7]_i_25_n_0\,
      O => \m_axis_tdata_reg[7]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_26_n_0\,
      I1 => \m_axis_tdata[7]_i_27_n_0\,
      O => \m_axis_tdata_reg[7]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_12_n_0\,
      I1 => \m_axis_tdata[7]_i_13_n_0\,
      O => \m_axis_tdata_reg[7]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_14_n_0\,
      I1 => \m_axis_tdata[7]_i_15_n_0\,
      O => \m_axis_tdata_reg[7]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_16_n_0\,
      I1 => \m_axis_tdata[7]_i_17_n_0\,
      O => \m_axis_tdata_reg[7]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_18_n_0\,
      I1 => \m_axis_tdata[7]_i_19_n_0\,
      O => \m_axis_tdata_reg[7]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_20_n_0\,
      I1 => \m_axis_tdata[7]_i_21_n_0\,
      O => \m_axis_tdata_reg[7]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_22_n_0\,
      I1 => \m_axis_tdata[7]_i_23_n_0\,
      O => \m_axis_tdata_reg[7]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[8]_i_1_n_0\,
      Q => m_axis_tdata(8),
      R => clear
    );
\m_axis_tdata_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[8]_i_24_n_0\,
      I1 => \m_axis_tdata[8]_i_25_n_0\,
      O => \m_axis_tdata_reg[8]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[8]_i_26_n_0\,
      I1 => \m_axis_tdata[8]_i_27_n_0\,
      O => \m_axis_tdata_reg[8]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[8]_i_12_n_0\,
      I1 => \m_axis_tdata[8]_i_13_n_0\,
      O => \m_axis_tdata_reg[8]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[8]_i_14_n_0\,
      I1 => \m_axis_tdata[8]_i_15_n_0\,
      O => \m_axis_tdata_reg[8]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[8]_i_16_n_0\,
      I1 => \m_axis_tdata[8]_i_17_n_0\,
      O => \m_axis_tdata_reg[8]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[8]_i_18_n_0\,
      I1 => \m_axis_tdata[8]_i_19_n_0\,
      O => \m_axis_tdata_reg[8]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[8]_i_20_n_0\,
      I1 => \m_axis_tdata[8]_i_21_n_0\,
      O => \m_axis_tdata_reg[8]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[8]_i_22_n_0\,
      I1 => \m_axis_tdata[8]_i_23_n_0\,
      O => \m_axis_tdata_reg[8]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_2_n_0\,
      D => \m_axis_tdata[9]_i_1_n_0\,
      Q => m_axis_tdata(9),
      R => clear
    );
\m_axis_tdata_reg[9]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[9]_i_24_n_0\,
      I1 => \m_axis_tdata[9]_i_25_n_0\,
      O => \m_axis_tdata_reg[9]_i_10_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[9]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[9]_i_26_n_0\,
      I1 => \m_axis_tdata[9]_i_27_n_0\,
      O => \m_axis_tdata_reg[9]_i_11_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[9]_i_12_n_0\,
      I1 => \m_axis_tdata[9]_i_13_n_0\,
      O => \m_axis_tdata_reg[9]_i_4_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[9]_i_14_n_0\,
      I1 => \m_axis_tdata[9]_i_15_n_0\,
      O => \m_axis_tdata_reg[9]_i_5_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[9]_i_16_n_0\,
      I1 => \m_axis_tdata[9]_i_17_n_0\,
      O => \m_axis_tdata_reg[9]_i_6_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[9]_i_18_n_0\,
      I1 => \m_axis_tdata[9]_i_19_n_0\,
      O => \m_axis_tdata_reg[9]_i_7_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[9]_i_20_n_0\,
      I1 => \m_axis_tdata[9]_i_21_n_0\,
      O => \m_axis_tdata_reg[9]_i_8_n_0\,
      S => rel_out_y1_out(4)
    );
\m_axis_tdata_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[9]_i_22_n_0\,
      I1 => \m_axis_tdata[9]_i_23_n_0\,
      O => \m_axis_tdata_reg[9]_i_9_n_0\,
      S => rel_out_y1_out(4)
    );
m_axis_tlast_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A0000"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => m_axis_tready,
      I2 => s_axis_tvalid,
      I3 => s_axis_tlast,
      I4 => aresetn,
      O => m_axis_tlast_i_1_n_0
    );
m_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => m_axis_tlast_i_1_n_0,
      Q => \^m_axis_tlast\,
      R => '0'
    );
m_axis_tuser_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A0000"
    )
        port map (
      I0 => \^m_axis_tuser\,
      I1 => m_axis_tready,
      I2 => s_axis_tvalid,
      I3 => s_axis_tuser,
      I4 => aresetn,
      O => m_axis_tuser_i_1_n_0
    );
m_axis_tuser_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => m_axis_tuser_i_1_n_0,
      Q => \^m_axis_tuser\,
      R => '0'
    );
m_axis_tvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => m_axis_tready,
      I2 => \^m_axis_tvalid\,
      I3 => aresetn,
      O => m_axis_tvalid_i_1_n_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => m_axis_tvalid_i_1_n_0,
      Q => \^m_axis_tvalid\,
      R => '0'
    );
p_2_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_2_in_carry_n_0,
      CO(2) => p_2_in_carry_n_1,
      CO(1) => p_2_in_carry_n_2,
      CO(0) => p_2_in_carry_n_3,
      CYINIT => '1',
      DI(3) => p_2_in_carry_i_1_n_0,
      DI(2) => p_2_in_carry_i_2_n_0,
      DI(1) => p_2_in_carry_i_3_n_0,
      DI(0) => p_2_in_carry_i_4_n_0,
      O(3 downto 0) => NLW_p_2_in_carry_O_UNCONNECTED(3 downto 0),
      S(3) => p_2_in_carry_i_5_n_0,
      S(2) => p_2_in_carry_i_6_n_0,
      S(1) => p_2_in_carry_i_7_n_0,
      S(0) => p_2_in_carry_i_8_n_0
    );
\p_2_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_in_carry_n_0,
      CO(3 downto 2) => \NLW_p_2_in_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_2_in,
      CO(0) => \p_2_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_2_in_carry__0_i_1_n_0\,
      DI(0) => \p_2_in_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_p_2_in_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \p_2_in_carry__0_i_3_n_0\,
      S(0) => \p_2_in_carry__0_i_4_n_0\
    );
\p_2_in_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => y_cnt_reg(11),
      I1 => \in_top_carry__0_n_4\,
      I2 => y_cnt_reg(10),
      I3 => \in_top_carry__0_n_5\,
      O => \p_2_in_carry__0_i_1_n_0\
    );
\p_2_in_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => y_cnt_reg(9),
      I1 => \in_top_carry__0_n_6\,
      I2 => y_cnt_reg(8),
      I3 => \in_top_carry__0_n_7\,
      O => \p_2_in_carry__0_i_2_n_0\
    );
\p_2_in_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \in_top_carry__0_n_4\,
      I1 => y_cnt_reg(11),
      I2 => \in_top_carry__0_n_5\,
      I3 => y_cnt_reg(10),
      O => \p_2_in_carry__0_i_3_n_0\
    );
\p_2_in_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \in_top_carry__0_n_6\,
      I1 => y_cnt_reg(9),
      I2 => \in_top_carry__0_n_7\,
      I3 => y_cnt_reg(8),
      O => \p_2_in_carry__0_i_4_n_0\
    );
p_2_in_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => y_cnt_reg(7),
      I1 => in_top_carry_n_4,
      I2 => y_cnt_reg(6),
      I3 => in_top_carry_n_5,
      O => p_2_in_carry_i_1_n_0
    );
p_2_in_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => y_cnt_reg(5),
      I1 => in_top_carry_n_6,
      I2 => y_cnt_reg(4),
      I3 => in_top_carry_n_7,
      O => p_2_in_carry_i_2_n_0
    );
p_2_in_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => y_cnt_reg(2),
      I1 => center_y_reg(2),
      I2 => y_cnt_reg(3),
      I3 => center_y_reg(3),
      O => p_2_in_carry_i_3_n_0
    );
p_2_in_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => y_cnt_reg(0),
      I1 => center_y_reg(1),
      I2 => y_cnt_reg(1),
      O => p_2_in_carry_i_4_n_0
    );
p_2_in_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_top_carry_n_4,
      I1 => y_cnt_reg(7),
      I2 => in_top_carry_n_5,
      I3 => y_cnt_reg(6),
      O => p_2_in_carry_i_5_n_0
    );
p_2_in_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_top_carry_n_6,
      I1 => y_cnt_reg(5),
      I2 => in_top_carry_n_7,
      I3 => y_cnt_reg(4),
      O => p_2_in_carry_i_6_n_0
    );
p_2_in_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => center_y_reg(2),
      I1 => y_cnt_reg(2),
      I2 => center_y_reg(3),
      I3 => y_cnt_reg(3),
      O => p_2_in_carry_i_7_n_0
    );
p_2_in_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => center_y_reg(1),
      I1 => y_cnt_reg(1),
      I2 => y_cnt_reg(0),
      O => p_2_in_carry_i_8_n_0
    );
p_4_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_4_in_carry_n_0,
      CO(2) => p_4_in_carry_n_1,
      CO(1) => p_4_in_carry_n_2,
      CO(0) => p_4_in_carry_n_3,
      CYINIT => '1',
      DI(3) => p_4_in_carry_i_1_n_0,
      DI(2) => p_4_in_carry_i_2_n_0,
      DI(1) => p_4_in_carry_i_3_n_0,
      DI(0) => p_4_in_carry_i_4_n_0,
      O(3 downto 0) => NLW_p_4_in_carry_O_UNCONNECTED(3 downto 0),
      S(3) => p_4_in_carry_i_5_n_0,
      S(2) => p_4_in_carry_i_6_n_0,
      S(1) => p_4_in_carry_i_7_n_0,
      S(0) => p_4_in_carry_i_8_n_0
    );
\p_4_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_4_in_carry_n_0,
      CO(3 downto 2) => \NLW_p_4_in_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_4_in,
      CO(0) => \p_4_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_4_in_carry__0_i_1_n_0\,
      DI(0) => \p_4_in_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_p_4_in_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \p_4_in_carry__0_i_3_n_0\,
      S(0) => \p_4_in_carry__0_i_4_n_0\
    );
\p_4_in_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_cnt_reg(11),
      I1 => \in_left_carry__0_n_4\,
      I2 => x_cnt_reg(10),
      I3 => \in_left_carry__0_n_5\,
      O => \p_4_in_carry__0_i_1_n_0\
    );
\p_4_in_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_cnt_reg(9),
      I1 => \in_left_carry__0_n_6\,
      I2 => x_cnt_reg(8),
      I3 => \in_left_carry__0_n_7\,
      O => \p_4_in_carry__0_i_2_n_0\
    );
\p_4_in_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \in_left_carry__0_n_4\,
      I1 => x_cnt_reg(11),
      I2 => \in_left_carry__0_n_5\,
      I3 => x_cnt_reg(10),
      O => \p_4_in_carry__0_i_3_n_0\
    );
\p_4_in_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \in_left_carry__0_n_6\,
      I1 => x_cnt_reg(9),
      I2 => \in_left_carry__0_n_7\,
      I3 => x_cnt_reg(8),
      O => \p_4_in_carry__0_i_4_n_0\
    );
p_4_in_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_cnt_reg(7),
      I1 => in_left_carry_n_4,
      I2 => x_cnt_reg(6),
      I3 => in_left_carry_n_5,
      O => p_4_in_carry_i_1_n_0
    );
p_4_in_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => x_cnt_reg(5),
      I1 => in_left_carry_n_6,
      I2 => x_cnt_reg(4),
      I3 => in_left_carry_n_7,
      O => p_4_in_carry_i_2_n_0
    );
p_4_in_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => x_cnt_reg(2),
      I1 => center_x_reg(2),
      I2 => x_cnt_reg(3),
      I3 => center_x_reg(3),
      O => p_4_in_carry_i_3_n_0
    );
p_4_in_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => x_cnt_reg(0),
      I1 => center_x_reg(1),
      I2 => x_cnt_reg(1),
      O => p_4_in_carry_i_4_n_0
    );
p_4_in_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_left_carry_n_5,
      I1 => x_cnt_reg(6),
      I2 => in_left_carry_n_4,
      I3 => x_cnt_reg(7),
      O => p_4_in_carry_i_5_n_0
    );
p_4_in_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in_left_carry_n_6,
      I1 => x_cnt_reg(5),
      I2 => in_left_carry_n_7,
      I3 => x_cnt_reg(4),
      O => p_4_in_carry_i_6_n_0
    );
p_4_in_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => center_x_reg(2),
      I1 => x_cnt_reg(2),
      I2 => center_x_reg(3),
      I3 => x_cnt_reg(3),
      O => p_4_in_carry_i_7_n_0
    );
p_4_in_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => center_x_reg(1),
      I1 => x_cnt_reg(1),
      I2 => x_cnt_reg(0),
      O => p_4_in_carry_i_8_n_0
    );
pixel_mem_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_0_63_0_2_n_0,
      DOB => pixel_mem_reg_0_63_0_2_n_1,
      DOC => pixel_mem_reg_0_63_0_2_n_2,
      DOD => NLW_pixel_mem_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_0_63_0_2_i_1_n_0
    );
pixel_mem_reg_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => p_0_out(11),
      I1 => p_0_out(10),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_0_63_0_2_i_6_n_0,
      I4 => p_0_out(9),
      I5 => p_0_out(8),
      O => pixel_mem_reg_0_63_0_2_i_1_n_0
    );
pixel_mem_reg_0_63_0_2_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(3),
      I1 => center_x_reg(3),
      O => pixel_mem_reg_0_63_0_2_i_10_n_0
    );
pixel_mem_reg_0_63_0_2_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(2),
      I1 => center_x_reg(2),
      O => pixel_mem_reg_0_63_0_2_i_11_n_0
    );
pixel_mem_reg_0_63_0_2_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(1),
      I1 => center_x_reg(1),
      O => pixel_mem_reg_0_63_0_2_i_12_n_0
    );
pixel_mem_reg_0_63_0_2_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_cnt_reg(0),
      O => pixel_mem_reg_0_63_0_2_i_13_n_0
    );
pixel_mem_reg_0_63_0_2_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(5),
      I1 => in_top_carry_n_6,
      O => pixel_mem_reg_0_63_0_2_i_14_n_0
    );
pixel_mem_reg_0_63_0_2_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(4),
      I1 => in_top_carry_n_7,
      O => pixel_mem_reg_0_63_0_2_i_15_n_0
    );
pixel_mem_reg_0_63_0_2_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(3),
      I1 => center_y_reg(3),
      O => pixel_mem_reg_0_63_0_2_i_16_n_0
    );
pixel_mem_reg_0_63_0_2_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(2),
      I1 => center_y_reg(2),
      O => pixel_mem_reg_0_63_0_2_i_17_n_0
    );
pixel_mem_reg_0_63_0_2_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(1),
      I1 => center_y_reg(1),
      O => pixel_mem_reg_0_63_0_2_i_18_n_0
    );
pixel_mem_reg_0_63_0_2_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_cnt_reg(0),
      O => pixel_mem_reg_0_63_0_2_i_19_n_0
    );
pixel_mem_reg_0_63_0_2_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_mem_reg_0_63_0_2_i_3_n_0,
      CO(3 downto 1) => NLW_pixel_mem_reg_0_63_0_2_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => pixel_mem_reg_0_63_0_2_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => x_cnt_reg(4),
      O(3 downto 2) => NLW_pixel_mem_reg_0_63_0_2_i_2_O_UNCONNECTED(3 downto 2),
      O(1) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      O(0) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      S(3 downto 2) => B"00",
      S(1) => pixel_mem_reg_0_63_0_2_i_8_n_0,
      S(0) => pixel_mem_reg_0_63_0_2_i_9_n_0
    );
pixel_mem_reg_0_63_0_2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pixel_mem_reg_0_63_0_2_i_3_n_0,
      CO(2) => pixel_mem_reg_0_63_0_2_i_3_n_1,
      CO(1) => pixel_mem_reg_0_63_0_2_i_3_n_2,
      CO(0) => pixel_mem_reg_0_63_0_2_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => x_cnt_reg(3 downto 0),
      O(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      O(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      O(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      O(0) => NLW_pixel_mem_reg_0_63_0_2_i_3_O_UNCONNECTED(0),
      S(3) => pixel_mem_reg_0_63_0_2_i_10_n_0,
      S(2) => pixel_mem_reg_0_63_0_2_i_11_n_0,
      S(1) => pixel_mem_reg_0_63_0_2_i_12_n_0,
      S(0) => pixel_mem_reg_0_63_0_2_i_13_n_0
    );
pixel_mem_reg_0_63_0_2_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => pixel_mem_reg_0_63_0_2_i_7_n_0,
      CO(3 downto 1) => NLW_pixel_mem_reg_0_63_0_2_i_4_CO_UNCONNECTED(3 downto 1),
      CO(0) => pixel_mem_reg_0_63_0_2_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => y_cnt_reg(4),
      O(3 downto 2) => NLW_pixel_mem_reg_0_63_0_2_i_4_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => p_0_out(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => pixel_mem_reg_0_63_0_2_i_14_n_0,
      S(0) => pixel_mem_reg_0_63_0_2_i_15_n_0
    );
pixel_mem_reg_0_63_0_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \__18_carry__2_n_3\,
      I1 => \_carry__2_n_3\,
      I2 => p_4_in,
      I3 => p_2_in,
      I4 => m_axis_tready,
      I5 => s_axis_tvalid,
      O => p_0_in1_in
    );
pixel_mem_reg_0_63_0_2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_out(6),
      O => pixel_mem_reg_0_63_0_2_i_6_n_0
    );
pixel_mem_reg_0_63_0_2_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pixel_mem_reg_0_63_0_2_i_7_n_0,
      CO(2) => pixel_mem_reg_0_63_0_2_i_7_n_1,
      CO(1) => pixel_mem_reg_0_63_0_2_i_7_n_2,
      CO(0) => pixel_mem_reg_0_63_0_2_i_7_n_3,
      CYINIT => '1',
      DI(3 downto 0) => y_cnt_reg(3 downto 0),
      O(3 downto 1) => p_0_out(9 downto 7),
      O(0) => NLW_pixel_mem_reg_0_63_0_2_i_7_O_UNCONNECTED(0),
      S(3) => pixel_mem_reg_0_63_0_2_i_16_n_0,
      S(2) => pixel_mem_reg_0_63_0_2_i_17_n_0,
      S(1) => pixel_mem_reg_0_63_0_2_i_18_n_0,
      S(0) => pixel_mem_reg_0_63_0_2_i_19_n_0
    );
pixel_mem_reg_0_63_0_2_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(5),
      I1 => in_left_carry_n_6,
      O => pixel_mem_reg_0_63_0_2_i_8_n_0
    );
pixel_mem_reg_0_63_0_2_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(4),
      I1 => in_left_carry_n_7,
      O => pixel_mem_reg_0_63_0_2_i_9_n_0
    );
pixel_mem_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_0_63_12_14_n_0,
      DOB => pixel_mem_reg_0_63_12_14_n_1,
      DOC => pixel_mem_reg_0_63_12_14_n_2,
      DOD => NLW_pixel_mem_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_0_63_0_2_i_1_n_0
    );
pixel_mem_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_0_63_15_17_n_0,
      DOB => pixel_mem_reg_0_63_15_17_n_1,
      DOC => pixel_mem_reg_0_63_15_17_n_2,
      DOD => NLW_pixel_mem_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_0_63_0_2_i_1_n_0
    );
pixel_mem_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_0_63_18_20_n_0,
      DOB => pixel_mem_reg_0_63_18_20_n_1,
      DOC => pixel_mem_reg_0_63_18_20_n_2,
      DOD => NLW_pixel_mem_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_0_63_0_2_i_1_n_0
    );
pixel_mem_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_0_63_21_23_n_0,
      DOB => pixel_mem_reg_0_63_21_23_n_1,
      DOC => pixel_mem_reg_0_63_21_23_n_2,
      DOD => NLW_pixel_mem_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_0_63_0_2_i_1_n_0
    );
pixel_mem_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_0_63_3_5_n_0,
      DOB => pixel_mem_reg_0_63_3_5_n_1,
      DOC => pixel_mem_reg_0_63_3_5_n_2,
      DOD => NLW_pixel_mem_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_0_63_0_2_i_1_n_0
    );
pixel_mem_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_0_63_6_8_n_0,
      DOB => pixel_mem_reg_0_63_6_8_n_1,
      DOC => pixel_mem_reg_0_63_6_8_n_2,
      DOD => NLW_pixel_mem_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_0_63_0_2_i_1_n_0
    );
pixel_mem_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_0_63_9_11_n_0,
      DOB => pixel_mem_reg_0_63_9_11_n_1,
      DOC => pixel_mem_reg_0_63_9_11_n_2,
      DOD => NLW_pixel_mem_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_0_63_0_2_i_1_n_0
    );
pixel_mem_reg_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1024_1087_0_2_n_0,
      DOB => pixel_mem_reg_1024_1087_0_2_n_1,
      DOC => pixel_mem_reg_1024_1087_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1024_1087_0_2_i_1_n_0
    );
pixel_mem_reg_1024_1087_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => p_0_out(10),
      I1 => p_0_out(11),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_0_63_0_2_i_6_n_0,
      I4 => p_0_out(9),
      I5 => p_0_out(8),
      O => pixel_mem_reg_1024_1087_0_2_i_1_n_0
    );
pixel_mem_reg_1024_1087_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1024_1087_12_14_n_0,
      DOB => pixel_mem_reg_1024_1087_12_14_n_1,
      DOC => pixel_mem_reg_1024_1087_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1024_1087_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1024_1087_0_2_i_1_n_0
    );
pixel_mem_reg_1024_1087_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1024_1087_15_17_n_0,
      DOB => pixel_mem_reg_1024_1087_15_17_n_1,
      DOC => pixel_mem_reg_1024_1087_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1024_1087_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1024_1087_0_2_i_1_n_0
    );
pixel_mem_reg_1024_1087_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1024_1087_18_20_n_0,
      DOB => pixel_mem_reg_1024_1087_18_20_n_1,
      DOC => pixel_mem_reg_1024_1087_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1024_1087_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1024_1087_0_2_i_1_n_0
    );
pixel_mem_reg_1024_1087_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1024_1087_21_23_n_0,
      DOB => pixel_mem_reg_1024_1087_21_23_n_1,
      DOC => pixel_mem_reg_1024_1087_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1024_1087_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1024_1087_0_2_i_1_n_0
    );
pixel_mem_reg_1024_1087_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1024_1087_3_5_n_0,
      DOB => pixel_mem_reg_1024_1087_3_5_n_1,
      DOC => pixel_mem_reg_1024_1087_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1024_1087_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1024_1087_0_2_i_1_n_0
    );
pixel_mem_reg_1024_1087_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1024_1087_6_8_n_0,
      DOB => pixel_mem_reg_1024_1087_6_8_n_1,
      DOC => pixel_mem_reg_1024_1087_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1024_1087_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1024_1087_0_2_i_1_n_0
    );
pixel_mem_reg_1024_1087_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1024_1087_9_11_n_0,
      DOB => pixel_mem_reg_1024_1087_9_11_n_1,
      DOC => pixel_mem_reg_1024_1087_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1024_1087_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1024_1087_0_2_i_1_n_0
    );
pixel_mem_reg_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1088_1151_0_2_n_0,
      DOB => pixel_mem_reg_1088_1151_0_2_n_1,
      DOC => pixel_mem_reg_1088_1151_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1088_1151_0_2_i_1_n_0
    );
pixel_mem_reg_1088_1151_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_out(10),
      I1 => p_0_out(6),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_64_127_0_2_i_2_n_0,
      I4 => p_0_out(11),
      I5 => p_0_out(9),
      O => pixel_mem_reg_1088_1151_0_2_i_1_n_0
    );
pixel_mem_reg_1088_1151_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1088_1151_12_14_n_0,
      DOB => pixel_mem_reg_1088_1151_12_14_n_1,
      DOC => pixel_mem_reg_1088_1151_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1088_1151_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1088_1151_0_2_i_1_n_0
    );
pixel_mem_reg_1088_1151_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1088_1151_15_17_n_0,
      DOB => pixel_mem_reg_1088_1151_15_17_n_1,
      DOC => pixel_mem_reg_1088_1151_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1088_1151_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1088_1151_0_2_i_1_n_0
    );
pixel_mem_reg_1088_1151_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1088_1151_18_20_n_0,
      DOB => pixel_mem_reg_1088_1151_18_20_n_1,
      DOC => pixel_mem_reg_1088_1151_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1088_1151_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1088_1151_0_2_i_1_n_0
    );
pixel_mem_reg_1088_1151_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1088_1151_21_23_n_0,
      DOB => pixel_mem_reg_1088_1151_21_23_n_1,
      DOC => pixel_mem_reg_1088_1151_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1088_1151_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1088_1151_0_2_i_1_n_0
    );
pixel_mem_reg_1088_1151_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1088_1151_3_5_n_0,
      DOB => pixel_mem_reg_1088_1151_3_5_n_1,
      DOC => pixel_mem_reg_1088_1151_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1088_1151_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1088_1151_0_2_i_1_n_0
    );
pixel_mem_reg_1088_1151_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1088_1151_6_8_n_0,
      DOB => pixel_mem_reg_1088_1151_6_8_n_1,
      DOC => pixel_mem_reg_1088_1151_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1088_1151_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1088_1151_0_2_i_1_n_0
    );
pixel_mem_reg_1088_1151_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1088_1151_9_11_n_0,
      DOB => pixel_mem_reg_1088_1151_9_11_n_1,
      DOC => pixel_mem_reg_1088_1151_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1088_1151_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1088_1151_0_2_i_1_n_0
    );
pixel_mem_reg_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1152_1215_0_2_n_0,
      DOB => pixel_mem_reg_1152_1215_0_2_n_1,
      DOC => pixel_mem_reg_1152_1215_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1152_1215_0_2_i_1_n_0
    );
pixel_mem_reg_1152_1215_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_out(10),
      I1 => p_0_out(7),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_128_191_0_2_i_2_n_0,
      I4 => p_0_out(11),
      I5 => p_0_out(9),
      O => pixel_mem_reg_1152_1215_0_2_i_1_n_0
    );
pixel_mem_reg_1152_1215_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1152_1215_12_14_n_0,
      DOB => pixel_mem_reg_1152_1215_12_14_n_1,
      DOC => pixel_mem_reg_1152_1215_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1152_1215_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1152_1215_0_2_i_1_n_0
    );
pixel_mem_reg_1152_1215_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1152_1215_15_17_n_0,
      DOB => pixel_mem_reg_1152_1215_15_17_n_1,
      DOC => pixel_mem_reg_1152_1215_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1152_1215_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1152_1215_0_2_i_1_n_0
    );
pixel_mem_reg_1152_1215_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1152_1215_18_20_n_0,
      DOB => pixel_mem_reg_1152_1215_18_20_n_1,
      DOC => pixel_mem_reg_1152_1215_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1152_1215_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1152_1215_0_2_i_1_n_0
    );
pixel_mem_reg_1152_1215_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1152_1215_21_23_n_0,
      DOB => pixel_mem_reg_1152_1215_21_23_n_1,
      DOC => pixel_mem_reg_1152_1215_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1152_1215_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1152_1215_0_2_i_1_n_0
    );
pixel_mem_reg_1152_1215_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1152_1215_3_5_n_0,
      DOB => pixel_mem_reg_1152_1215_3_5_n_1,
      DOC => pixel_mem_reg_1152_1215_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1152_1215_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1152_1215_0_2_i_1_n_0
    );
pixel_mem_reg_1152_1215_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1152_1215_6_8_n_0,
      DOB => pixel_mem_reg_1152_1215_6_8_n_1,
      DOC => pixel_mem_reg_1152_1215_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1152_1215_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1152_1215_0_2_i_1_n_0
    );
pixel_mem_reg_1152_1215_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1152_1215_9_11_n_0,
      DOB => pixel_mem_reg_1152_1215_9_11_n_1,
      DOC => pixel_mem_reg_1152_1215_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1152_1215_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1152_1215_0_2_i_1_n_0
    );
pixel_mem_reg_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1216_1279_0_2_n_0,
      DOB => pixel_mem_reg_1216_1279_0_2_n_1,
      DOC => pixel_mem_reg_1216_1279_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1216_1279_0_2_i_1_n_0
    );
pixel_mem_reg_1216_1279_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => p_0_out(8),
      I1 => p_0_out(9),
      I2 => p_0_out(11),
      I3 => pixel_mem_reg_448_511_0_2_i_2_n_0,
      I4 => p_0_in1_in,
      I5 => p_0_out(10),
      O => pixel_mem_reg_1216_1279_0_2_i_1_n_0
    );
pixel_mem_reg_1216_1279_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1216_1279_12_14_n_0,
      DOB => pixel_mem_reg_1216_1279_12_14_n_1,
      DOC => pixel_mem_reg_1216_1279_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1216_1279_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1216_1279_0_2_i_1_n_0
    );
pixel_mem_reg_1216_1279_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1216_1279_15_17_n_0,
      DOB => pixel_mem_reg_1216_1279_15_17_n_1,
      DOC => pixel_mem_reg_1216_1279_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1216_1279_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1216_1279_0_2_i_1_n_0
    );
pixel_mem_reg_1216_1279_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1216_1279_18_20_n_0,
      DOB => pixel_mem_reg_1216_1279_18_20_n_1,
      DOC => pixel_mem_reg_1216_1279_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1216_1279_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1216_1279_0_2_i_1_n_0
    );
pixel_mem_reg_1216_1279_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1216_1279_21_23_n_0,
      DOB => pixel_mem_reg_1216_1279_21_23_n_1,
      DOC => pixel_mem_reg_1216_1279_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1216_1279_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1216_1279_0_2_i_1_n_0
    );
pixel_mem_reg_1216_1279_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1216_1279_3_5_n_0,
      DOB => pixel_mem_reg_1216_1279_3_5_n_1,
      DOC => pixel_mem_reg_1216_1279_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1216_1279_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1216_1279_0_2_i_1_n_0
    );
pixel_mem_reg_1216_1279_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1216_1279_6_8_n_0,
      DOB => pixel_mem_reg_1216_1279_6_8_n_1,
      DOC => pixel_mem_reg_1216_1279_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1216_1279_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1216_1279_0_2_i_1_n_0
    );
pixel_mem_reg_1216_1279_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1216_1279_9_11_n_0,
      DOB => pixel_mem_reg_1216_1279_9_11_n_1,
      DOC => pixel_mem_reg_1216_1279_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1216_1279_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1216_1279_0_2_i_1_n_0
    );
pixel_mem_reg_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1280_1343_0_2_n_0,
      DOB => pixel_mem_reg_1280_1343_0_2_n_1,
      DOC => pixel_mem_reg_1280_1343_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1280_1343_0_2_i_1_n_0
    );
pixel_mem_reg_1280_1343_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_out(10),
      I1 => p_0_out(8),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_0_63_0_2_i_6_n_0,
      I4 => p_0_out(11),
      I5 => p_0_out(9),
      O => pixel_mem_reg_1280_1343_0_2_i_1_n_0
    );
pixel_mem_reg_1280_1343_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1280_1343_12_14_n_0,
      DOB => pixel_mem_reg_1280_1343_12_14_n_1,
      DOC => pixel_mem_reg_1280_1343_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1280_1343_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1280_1343_0_2_i_1_n_0
    );
pixel_mem_reg_1280_1343_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1280_1343_15_17_n_0,
      DOB => pixel_mem_reg_1280_1343_15_17_n_1,
      DOC => pixel_mem_reg_1280_1343_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1280_1343_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1280_1343_0_2_i_1_n_0
    );
pixel_mem_reg_1280_1343_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1280_1343_18_20_n_0,
      DOB => pixel_mem_reg_1280_1343_18_20_n_1,
      DOC => pixel_mem_reg_1280_1343_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1280_1343_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1280_1343_0_2_i_1_n_0
    );
pixel_mem_reg_1280_1343_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1280_1343_21_23_n_0,
      DOB => pixel_mem_reg_1280_1343_21_23_n_1,
      DOC => pixel_mem_reg_1280_1343_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1280_1343_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1280_1343_0_2_i_1_n_0
    );
pixel_mem_reg_1280_1343_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1280_1343_3_5_n_0,
      DOB => pixel_mem_reg_1280_1343_3_5_n_1,
      DOC => pixel_mem_reg_1280_1343_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1280_1343_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1280_1343_0_2_i_1_n_0
    );
pixel_mem_reg_1280_1343_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1280_1343_6_8_n_0,
      DOB => pixel_mem_reg_1280_1343_6_8_n_1,
      DOC => pixel_mem_reg_1280_1343_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1280_1343_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1280_1343_0_2_i_1_n_0
    );
pixel_mem_reg_1280_1343_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1280_1343_9_11_n_0,
      DOB => pixel_mem_reg_1280_1343_9_11_n_1,
      DOC => pixel_mem_reg_1280_1343_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1280_1343_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1280_1343_0_2_i_1_n_0
    );
pixel_mem_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_128_191_0_2_n_0,
      DOB => pixel_mem_reg_128_191_0_2_n_1,
      DOC => pixel_mem_reg_128_191_0_2_n_2,
      DOD => NLW_pixel_mem_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_128_191_0_2_i_1_n_0
    );
pixel_mem_reg_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_out(11),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_128_191_0_2_i_2_n_0,
      I4 => p_0_out(10),
      I5 => p_0_out(9),
      O => pixel_mem_reg_128_191_0_2_i_1_n_0
    );
pixel_mem_reg_128_191_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(8),
      I1 => p_0_out(6),
      O => pixel_mem_reg_128_191_0_2_i_2_n_0
    );
pixel_mem_reg_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_128_191_12_14_n_0,
      DOB => pixel_mem_reg_128_191_12_14_n_1,
      DOC => pixel_mem_reg_128_191_12_14_n_2,
      DOD => NLW_pixel_mem_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_128_191_0_2_i_1_n_0
    );
pixel_mem_reg_128_191_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_128_191_15_17_n_0,
      DOB => pixel_mem_reg_128_191_15_17_n_1,
      DOC => pixel_mem_reg_128_191_15_17_n_2,
      DOD => NLW_pixel_mem_reg_128_191_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_128_191_0_2_i_1_n_0
    );
pixel_mem_reg_128_191_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_128_191_18_20_n_0,
      DOB => pixel_mem_reg_128_191_18_20_n_1,
      DOC => pixel_mem_reg_128_191_18_20_n_2,
      DOD => NLW_pixel_mem_reg_128_191_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_128_191_0_2_i_1_n_0
    );
pixel_mem_reg_128_191_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_128_191_21_23_n_0,
      DOB => pixel_mem_reg_128_191_21_23_n_1,
      DOC => pixel_mem_reg_128_191_21_23_n_2,
      DOD => NLW_pixel_mem_reg_128_191_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_128_191_0_2_i_1_n_0
    );
pixel_mem_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_128_191_3_5_n_0,
      DOB => pixel_mem_reg_128_191_3_5_n_1,
      DOC => pixel_mem_reg_128_191_3_5_n_2,
      DOD => NLW_pixel_mem_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_128_191_0_2_i_1_n_0
    );
pixel_mem_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_128_191_6_8_n_0,
      DOB => pixel_mem_reg_128_191_6_8_n_1,
      DOC => pixel_mem_reg_128_191_6_8_n_2,
      DOD => NLW_pixel_mem_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_128_191_0_2_i_1_n_0
    );
pixel_mem_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_128_191_9_11_n_0,
      DOB => pixel_mem_reg_128_191_9_11_n_1,
      DOC => pixel_mem_reg_128_191_9_11_n_2,
      DOD => NLW_pixel_mem_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_128_191_0_2_i_1_n_0
    );
pixel_mem_reg_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1344_1407_0_2_n_0,
      DOB => pixel_mem_reg_1344_1407_0_2_n_1,
      DOC => pixel_mem_reg_1344_1407_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1344_1407_0_2_i_1_n_0
    );
pixel_mem_reg_1344_1407_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_out(9),
      I2 => p_0_out(11),
      I3 => p_0_out(6),
      I4 => p_0_out(8),
      I5 => pixel_mem_reg_1344_1407_0_2_i_2_n_0,
      O => pixel_mem_reg_1344_1407_0_2_i_1_n_0
    );
pixel_mem_reg_1344_1407_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_out(10),
      O => pixel_mem_reg_1344_1407_0_2_i_2_n_0
    );
pixel_mem_reg_1344_1407_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1344_1407_12_14_n_0,
      DOB => pixel_mem_reg_1344_1407_12_14_n_1,
      DOC => pixel_mem_reg_1344_1407_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1344_1407_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1344_1407_0_2_i_1_n_0
    );
pixel_mem_reg_1344_1407_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1344_1407_15_17_n_0,
      DOB => pixel_mem_reg_1344_1407_15_17_n_1,
      DOC => pixel_mem_reg_1344_1407_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1344_1407_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1344_1407_0_2_i_1_n_0
    );
pixel_mem_reg_1344_1407_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1344_1407_18_20_n_0,
      DOB => pixel_mem_reg_1344_1407_18_20_n_1,
      DOC => pixel_mem_reg_1344_1407_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1344_1407_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1344_1407_0_2_i_1_n_0
    );
pixel_mem_reg_1344_1407_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1344_1407_21_23_n_0,
      DOB => pixel_mem_reg_1344_1407_21_23_n_1,
      DOC => pixel_mem_reg_1344_1407_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1344_1407_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1344_1407_0_2_i_1_n_0
    );
pixel_mem_reg_1344_1407_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1344_1407_3_5_n_0,
      DOB => pixel_mem_reg_1344_1407_3_5_n_1,
      DOC => pixel_mem_reg_1344_1407_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1344_1407_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1344_1407_0_2_i_1_n_0
    );
pixel_mem_reg_1344_1407_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1344_1407_6_8_n_0,
      DOB => pixel_mem_reg_1344_1407_6_8_n_1,
      DOC => pixel_mem_reg_1344_1407_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1344_1407_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1344_1407_0_2_i_1_n_0
    );
pixel_mem_reg_1344_1407_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1344_1407_9_11_n_0,
      DOB => pixel_mem_reg_1344_1407_9_11_n_1,
      DOC => pixel_mem_reg_1344_1407_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1344_1407_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1344_1407_0_2_i_1_n_0
    );
pixel_mem_reg_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1408_1471_0_2_n_0,
      DOB => pixel_mem_reg_1408_1471_0_2_n_1,
      DOC => pixel_mem_reg_1408_1471_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1408_1471_0_2_i_1_n_0
    );
pixel_mem_reg_1408_1471_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_out(9),
      I2 => p_0_out(11),
      I3 => p_0_out(7),
      I4 => p_0_out(8),
      I5 => pixel_mem_reg_1344_1407_0_2_i_2_n_0,
      O => pixel_mem_reg_1408_1471_0_2_i_1_n_0
    );
pixel_mem_reg_1408_1471_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1408_1471_12_14_n_0,
      DOB => pixel_mem_reg_1408_1471_12_14_n_1,
      DOC => pixel_mem_reg_1408_1471_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1408_1471_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1408_1471_0_2_i_1_n_0
    );
pixel_mem_reg_1408_1471_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1408_1471_15_17_n_0,
      DOB => pixel_mem_reg_1408_1471_15_17_n_1,
      DOC => pixel_mem_reg_1408_1471_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1408_1471_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1408_1471_0_2_i_1_n_0
    );
pixel_mem_reg_1408_1471_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1408_1471_18_20_n_0,
      DOB => pixel_mem_reg_1408_1471_18_20_n_1,
      DOC => pixel_mem_reg_1408_1471_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1408_1471_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1408_1471_0_2_i_1_n_0
    );
pixel_mem_reg_1408_1471_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1408_1471_21_23_n_0,
      DOB => pixel_mem_reg_1408_1471_21_23_n_1,
      DOC => pixel_mem_reg_1408_1471_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1408_1471_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1408_1471_0_2_i_1_n_0
    );
pixel_mem_reg_1408_1471_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1408_1471_3_5_n_0,
      DOB => pixel_mem_reg_1408_1471_3_5_n_1,
      DOC => pixel_mem_reg_1408_1471_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1408_1471_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1408_1471_0_2_i_1_n_0
    );
pixel_mem_reg_1408_1471_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1408_1471_6_8_n_0,
      DOB => pixel_mem_reg_1408_1471_6_8_n_1,
      DOC => pixel_mem_reg_1408_1471_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1408_1471_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1408_1471_0_2_i_1_n_0
    );
pixel_mem_reg_1408_1471_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1408_1471_9_11_n_0,
      DOB => pixel_mem_reg_1408_1471_9_11_n_1,
      DOC => pixel_mem_reg_1408_1471_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1408_1471_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1408_1471_0_2_i_1_n_0
    );
pixel_mem_reg_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1472_1535_0_2_n_0,
      DOB => pixel_mem_reg_1472_1535_0_2_n_1,
      DOC => pixel_mem_reg_1472_1535_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1472_1535_0_2_i_1_n_0
    );
pixel_mem_reg_1472_1535_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => p_0_out(9),
      I1 => p_0_in1_in,
      I2 => p_0_out(11),
      I3 => pixel_mem_reg_448_511_0_2_i_2_n_0,
      I4 => p_0_out(8),
      I5 => p_0_out(10),
      O => pixel_mem_reg_1472_1535_0_2_i_1_n_0
    );
pixel_mem_reg_1472_1535_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1472_1535_12_14_n_0,
      DOB => pixel_mem_reg_1472_1535_12_14_n_1,
      DOC => pixel_mem_reg_1472_1535_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1472_1535_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1472_1535_0_2_i_1_n_0
    );
pixel_mem_reg_1472_1535_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1472_1535_15_17_n_0,
      DOB => pixel_mem_reg_1472_1535_15_17_n_1,
      DOC => pixel_mem_reg_1472_1535_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1472_1535_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1472_1535_0_2_i_1_n_0
    );
pixel_mem_reg_1472_1535_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1472_1535_18_20_n_0,
      DOB => pixel_mem_reg_1472_1535_18_20_n_1,
      DOC => pixel_mem_reg_1472_1535_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1472_1535_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1472_1535_0_2_i_1_n_0
    );
pixel_mem_reg_1472_1535_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1472_1535_21_23_n_0,
      DOB => pixel_mem_reg_1472_1535_21_23_n_1,
      DOC => pixel_mem_reg_1472_1535_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1472_1535_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1472_1535_0_2_i_1_n_0
    );
pixel_mem_reg_1472_1535_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1472_1535_3_5_n_0,
      DOB => pixel_mem_reg_1472_1535_3_5_n_1,
      DOC => pixel_mem_reg_1472_1535_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1472_1535_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1472_1535_0_2_i_1_n_0
    );
pixel_mem_reg_1472_1535_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1472_1535_6_8_n_0,
      DOB => pixel_mem_reg_1472_1535_6_8_n_1,
      DOC => pixel_mem_reg_1472_1535_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1472_1535_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1472_1535_0_2_i_1_n_0
    );
pixel_mem_reg_1472_1535_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1472_1535_9_11_n_0,
      DOB => pixel_mem_reg_1472_1535_9_11_n_1,
      DOC => pixel_mem_reg_1472_1535_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1472_1535_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1472_1535_0_2_i_1_n_0
    );
pixel_mem_reg_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1536_1599_0_2_n_0,
      DOB => pixel_mem_reg_1536_1599_0_2_n_1,
      DOC => pixel_mem_reg_1536_1599_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1536_1599_0_2_i_1_n_0
    );
pixel_mem_reg_1536_1599_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_out(10),
      I1 => p_0_out(9),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_0_63_0_2_i_6_n_0,
      I4 => p_0_out(11),
      I5 => p_0_out(8),
      O => pixel_mem_reg_1536_1599_0_2_i_1_n_0
    );
pixel_mem_reg_1536_1599_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1536_1599_12_14_n_0,
      DOB => pixel_mem_reg_1536_1599_12_14_n_1,
      DOC => pixel_mem_reg_1536_1599_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1536_1599_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1536_1599_0_2_i_1_n_0
    );
pixel_mem_reg_1536_1599_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1536_1599_15_17_n_0,
      DOB => pixel_mem_reg_1536_1599_15_17_n_1,
      DOC => pixel_mem_reg_1536_1599_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1536_1599_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1536_1599_0_2_i_1_n_0
    );
pixel_mem_reg_1536_1599_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1536_1599_18_20_n_0,
      DOB => pixel_mem_reg_1536_1599_18_20_n_1,
      DOC => pixel_mem_reg_1536_1599_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1536_1599_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1536_1599_0_2_i_1_n_0
    );
pixel_mem_reg_1536_1599_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1536_1599_21_23_n_0,
      DOB => pixel_mem_reg_1536_1599_21_23_n_1,
      DOC => pixel_mem_reg_1536_1599_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1536_1599_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1536_1599_0_2_i_1_n_0
    );
pixel_mem_reg_1536_1599_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1536_1599_3_5_n_0,
      DOB => pixel_mem_reg_1536_1599_3_5_n_1,
      DOC => pixel_mem_reg_1536_1599_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1536_1599_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1536_1599_0_2_i_1_n_0
    );
pixel_mem_reg_1536_1599_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1536_1599_6_8_n_0,
      DOB => pixel_mem_reg_1536_1599_6_8_n_1,
      DOC => pixel_mem_reg_1536_1599_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1536_1599_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1536_1599_0_2_i_1_n_0
    );
pixel_mem_reg_1536_1599_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1536_1599_9_11_n_0,
      DOB => pixel_mem_reg_1536_1599_9_11_n_1,
      DOC => pixel_mem_reg_1536_1599_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1536_1599_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1536_1599_0_2_i_1_n_0
    );
pixel_mem_reg_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1600_1663_0_2_n_0,
      DOB => pixel_mem_reg_1600_1663_0_2_n_1,
      DOC => pixel_mem_reg_1600_1663_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1600_1663_0_2_i_1_n_0
    );
pixel_mem_reg_1600_1663_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_out(8),
      I2 => p_0_out(11),
      I3 => p_0_out(6),
      I4 => p_0_out(9),
      I5 => pixel_mem_reg_1344_1407_0_2_i_2_n_0,
      O => pixel_mem_reg_1600_1663_0_2_i_1_n_0
    );
pixel_mem_reg_1600_1663_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1600_1663_12_14_n_0,
      DOB => pixel_mem_reg_1600_1663_12_14_n_1,
      DOC => pixel_mem_reg_1600_1663_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1600_1663_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1600_1663_0_2_i_1_n_0
    );
pixel_mem_reg_1600_1663_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1600_1663_15_17_n_0,
      DOB => pixel_mem_reg_1600_1663_15_17_n_1,
      DOC => pixel_mem_reg_1600_1663_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1600_1663_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1600_1663_0_2_i_1_n_0
    );
pixel_mem_reg_1600_1663_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1600_1663_18_20_n_0,
      DOB => pixel_mem_reg_1600_1663_18_20_n_1,
      DOC => pixel_mem_reg_1600_1663_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1600_1663_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1600_1663_0_2_i_1_n_0
    );
pixel_mem_reg_1600_1663_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1600_1663_21_23_n_0,
      DOB => pixel_mem_reg_1600_1663_21_23_n_1,
      DOC => pixel_mem_reg_1600_1663_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1600_1663_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1600_1663_0_2_i_1_n_0
    );
pixel_mem_reg_1600_1663_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1600_1663_3_5_n_0,
      DOB => pixel_mem_reg_1600_1663_3_5_n_1,
      DOC => pixel_mem_reg_1600_1663_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1600_1663_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1600_1663_0_2_i_1_n_0
    );
pixel_mem_reg_1600_1663_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1600_1663_6_8_n_0,
      DOB => pixel_mem_reg_1600_1663_6_8_n_1,
      DOC => pixel_mem_reg_1600_1663_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1600_1663_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1600_1663_0_2_i_1_n_0
    );
pixel_mem_reg_1600_1663_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1600_1663_9_11_n_0,
      DOB => pixel_mem_reg_1600_1663_9_11_n_1,
      DOC => pixel_mem_reg_1600_1663_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1600_1663_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1600_1663_0_2_i_1_n_0
    );
pixel_mem_reg_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1664_1727_0_2_n_0,
      DOB => pixel_mem_reg_1664_1727_0_2_n_1,
      DOC => pixel_mem_reg_1664_1727_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1664_1727_0_2_i_1_n_0
    );
pixel_mem_reg_1664_1727_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_out(8),
      I2 => p_0_out(11),
      I3 => p_0_out(7),
      I4 => p_0_out(9),
      I5 => pixel_mem_reg_1344_1407_0_2_i_2_n_0,
      O => pixel_mem_reg_1664_1727_0_2_i_1_n_0
    );
pixel_mem_reg_1664_1727_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1664_1727_12_14_n_0,
      DOB => pixel_mem_reg_1664_1727_12_14_n_1,
      DOC => pixel_mem_reg_1664_1727_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1664_1727_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1664_1727_0_2_i_1_n_0
    );
pixel_mem_reg_1664_1727_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1664_1727_15_17_n_0,
      DOB => pixel_mem_reg_1664_1727_15_17_n_1,
      DOC => pixel_mem_reg_1664_1727_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1664_1727_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1664_1727_0_2_i_1_n_0
    );
pixel_mem_reg_1664_1727_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1664_1727_18_20_n_0,
      DOB => pixel_mem_reg_1664_1727_18_20_n_1,
      DOC => pixel_mem_reg_1664_1727_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1664_1727_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1664_1727_0_2_i_1_n_0
    );
pixel_mem_reg_1664_1727_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1664_1727_21_23_n_0,
      DOB => pixel_mem_reg_1664_1727_21_23_n_1,
      DOC => pixel_mem_reg_1664_1727_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1664_1727_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1664_1727_0_2_i_1_n_0
    );
pixel_mem_reg_1664_1727_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1664_1727_3_5_n_0,
      DOB => pixel_mem_reg_1664_1727_3_5_n_1,
      DOC => pixel_mem_reg_1664_1727_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1664_1727_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1664_1727_0_2_i_1_n_0
    );
pixel_mem_reg_1664_1727_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1664_1727_6_8_n_0,
      DOB => pixel_mem_reg_1664_1727_6_8_n_1,
      DOC => pixel_mem_reg_1664_1727_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1664_1727_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1664_1727_0_2_i_1_n_0
    );
pixel_mem_reg_1664_1727_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1664_1727_9_11_n_0,
      DOB => pixel_mem_reg_1664_1727_9_11_n_1,
      DOC => pixel_mem_reg_1664_1727_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1664_1727_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1664_1727_0_2_i_1_n_0
    );
pixel_mem_reg_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1728_1791_0_2_n_0,
      DOB => pixel_mem_reg_1728_1791_0_2_n_1,
      DOC => pixel_mem_reg_1728_1791_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1728_1791_0_2_i_1_n_0
    );
pixel_mem_reg_1728_1791_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => p_0_out(8),
      I1 => p_0_in1_in,
      I2 => p_0_out(11),
      I3 => pixel_mem_reg_448_511_0_2_i_2_n_0,
      I4 => p_0_out(9),
      I5 => p_0_out(10),
      O => pixel_mem_reg_1728_1791_0_2_i_1_n_0
    );
pixel_mem_reg_1728_1791_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1728_1791_12_14_n_0,
      DOB => pixel_mem_reg_1728_1791_12_14_n_1,
      DOC => pixel_mem_reg_1728_1791_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1728_1791_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1728_1791_0_2_i_1_n_0
    );
pixel_mem_reg_1728_1791_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1728_1791_15_17_n_0,
      DOB => pixel_mem_reg_1728_1791_15_17_n_1,
      DOC => pixel_mem_reg_1728_1791_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1728_1791_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1728_1791_0_2_i_1_n_0
    );
pixel_mem_reg_1728_1791_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1728_1791_18_20_n_0,
      DOB => pixel_mem_reg_1728_1791_18_20_n_1,
      DOC => pixel_mem_reg_1728_1791_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1728_1791_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1728_1791_0_2_i_1_n_0
    );
pixel_mem_reg_1728_1791_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1728_1791_21_23_n_0,
      DOB => pixel_mem_reg_1728_1791_21_23_n_1,
      DOC => pixel_mem_reg_1728_1791_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1728_1791_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1728_1791_0_2_i_1_n_0
    );
pixel_mem_reg_1728_1791_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1728_1791_3_5_n_0,
      DOB => pixel_mem_reg_1728_1791_3_5_n_1,
      DOC => pixel_mem_reg_1728_1791_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1728_1791_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1728_1791_0_2_i_1_n_0
    );
pixel_mem_reg_1728_1791_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1728_1791_6_8_n_0,
      DOB => pixel_mem_reg_1728_1791_6_8_n_1,
      DOC => pixel_mem_reg_1728_1791_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1728_1791_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1728_1791_0_2_i_1_n_0
    );
pixel_mem_reg_1728_1791_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1728_1791_9_11_n_0,
      DOB => pixel_mem_reg_1728_1791_9_11_n_1,
      DOC => pixel_mem_reg_1728_1791_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1728_1791_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1728_1791_0_2_i_1_n_0
    );
pixel_mem_reg_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1792_1855_0_2_n_0,
      DOB => pixel_mem_reg_1792_1855_0_2_n_1,
      DOC => pixel_mem_reg_1792_1855_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1792_1855_0_2_i_1_n_0
    );
pixel_mem_reg_1792_1855_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_out(7),
      I2 => p_0_out(11),
      I3 => p_0_out(8),
      I4 => p_0_out(9),
      I5 => pixel_mem_reg_1344_1407_0_2_i_2_n_0,
      O => pixel_mem_reg_1792_1855_0_2_i_1_n_0
    );
pixel_mem_reg_1792_1855_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1792_1855_12_14_n_0,
      DOB => pixel_mem_reg_1792_1855_12_14_n_1,
      DOC => pixel_mem_reg_1792_1855_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1792_1855_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1792_1855_0_2_i_1_n_0
    );
pixel_mem_reg_1792_1855_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1792_1855_15_17_n_0,
      DOB => pixel_mem_reg_1792_1855_15_17_n_1,
      DOC => pixel_mem_reg_1792_1855_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1792_1855_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1792_1855_0_2_i_1_n_0
    );
pixel_mem_reg_1792_1855_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1792_1855_18_20_n_0,
      DOB => pixel_mem_reg_1792_1855_18_20_n_1,
      DOC => pixel_mem_reg_1792_1855_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1792_1855_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1792_1855_0_2_i_1_n_0
    );
pixel_mem_reg_1792_1855_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1792_1855_21_23_n_0,
      DOB => pixel_mem_reg_1792_1855_21_23_n_1,
      DOC => pixel_mem_reg_1792_1855_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1792_1855_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1792_1855_0_2_i_1_n_0
    );
pixel_mem_reg_1792_1855_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1792_1855_3_5_n_0,
      DOB => pixel_mem_reg_1792_1855_3_5_n_1,
      DOC => pixel_mem_reg_1792_1855_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1792_1855_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1792_1855_0_2_i_1_n_0
    );
pixel_mem_reg_1792_1855_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1792_1855_6_8_n_0,
      DOB => pixel_mem_reg_1792_1855_6_8_n_1,
      DOC => pixel_mem_reg_1792_1855_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1792_1855_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1792_1855_0_2_i_1_n_0
    );
pixel_mem_reg_1792_1855_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1792_1855_9_11_n_0,
      DOB => pixel_mem_reg_1792_1855_9_11_n_1,
      DOC => pixel_mem_reg_1792_1855_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1792_1855_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1792_1855_0_2_i_1_n_0
    );
pixel_mem_reg_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1856_1919_0_2_n_0,
      DOB => pixel_mem_reg_1856_1919_0_2_n_1,
      DOC => pixel_mem_reg_1856_1919_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1856_1919_0_2_i_1_n_0
    );
pixel_mem_reg_1856_1919_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_in1_in,
      I2 => p_0_out(11),
      I3 => pixel_mem_reg_832_895_0_2_i_2_n_0,
      I4 => p_0_out(9),
      I5 => p_0_out(10),
      O => pixel_mem_reg_1856_1919_0_2_i_1_n_0
    );
pixel_mem_reg_1856_1919_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1856_1919_12_14_n_0,
      DOB => pixel_mem_reg_1856_1919_12_14_n_1,
      DOC => pixel_mem_reg_1856_1919_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1856_1919_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1856_1919_0_2_i_1_n_0
    );
pixel_mem_reg_1856_1919_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1856_1919_15_17_n_0,
      DOB => pixel_mem_reg_1856_1919_15_17_n_1,
      DOC => pixel_mem_reg_1856_1919_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1856_1919_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1856_1919_0_2_i_1_n_0
    );
pixel_mem_reg_1856_1919_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1856_1919_18_20_n_0,
      DOB => pixel_mem_reg_1856_1919_18_20_n_1,
      DOC => pixel_mem_reg_1856_1919_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1856_1919_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1856_1919_0_2_i_1_n_0
    );
pixel_mem_reg_1856_1919_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1856_1919_21_23_n_0,
      DOB => pixel_mem_reg_1856_1919_21_23_n_1,
      DOC => pixel_mem_reg_1856_1919_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1856_1919_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1856_1919_0_2_i_1_n_0
    );
pixel_mem_reg_1856_1919_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1856_1919_3_5_n_0,
      DOB => pixel_mem_reg_1856_1919_3_5_n_1,
      DOC => pixel_mem_reg_1856_1919_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1856_1919_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1856_1919_0_2_i_1_n_0
    );
pixel_mem_reg_1856_1919_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1856_1919_6_8_n_0,
      DOB => pixel_mem_reg_1856_1919_6_8_n_1,
      DOC => pixel_mem_reg_1856_1919_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1856_1919_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1856_1919_0_2_i_1_n_0
    );
pixel_mem_reg_1856_1919_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1856_1919_9_11_n_0,
      DOB => pixel_mem_reg_1856_1919_9_11_n_1,
      DOC => pixel_mem_reg_1856_1919_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1856_1919_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1856_1919_0_2_i_1_n_0
    );
pixel_mem_reg_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1920_1983_0_2_n_0,
      DOB => pixel_mem_reg_1920_1983_0_2_n_1,
      DOC => pixel_mem_reg_1920_1983_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1920_1983_0_2_i_1_n_0
    );
pixel_mem_reg_1920_1983_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_in1_in,
      I2 => p_0_out(11),
      I3 => pixel_mem_reg_896_959_0_2_i_2_n_0,
      I4 => p_0_out(9),
      I5 => p_0_out(10),
      O => pixel_mem_reg_1920_1983_0_2_i_1_n_0
    );
pixel_mem_reg_1920_1983_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1920_1983_12_14_n_0,
      DOB => pixel_mem_reg_1920_1983_12_14_n_1,
      DOC => pixel_mem_reg_1920_1983_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1920_1983_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1920_1983_0_2_i_1_n_0
    );
pixel_mem_reg_1920_1983_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1920_1983_15_17_n_0,
      DOB => pixel_mem_reg_1920_1983_15_17_n_1,
      DOC => pixel_mem_reg_1920_1983_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1920_1983_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1920_1983_0_2_i_1_n_0
    );
pixel_mem_reg_1920_1983_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1920_1983_18_20_n_0,
      DOB => pixel_mem_reg_1920_1983_18_20_n_1,
      DOC => pixel_mem_reg_1920_1983_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1920_1983_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1920_1983_0_2_i_1_n_0
    );
pixel_mem_reg_1920_1983_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1920_1983_21_23_n_0,
      DOB => pixel_mem_reg_1920_1983_21_23_n_1,
      DOC => pixel_mem_reg_1920_1983_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1920_1983_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1920_1983_0_2_i_1_n_0
    );
pixel_mem_reg_1920_1983_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1920_1983_3_5_n_0,
      DOB => pixel_mem_reg_1920_1983_3_5_n_1,
      DOC => pixel_mem_reg_1920_1983_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1920_1983_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1920_1983_0_2_i_1_n_0
    );
pixel_mem_reg_1920_1983_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1920_1983_6_8_n_0,
      DOB => pixel_mem_reg_1920_1983_6_8_n_1,
      DOC => pixel_mem_reg_1920_1983_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1920_1983_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1920_1983_0_2_i_1_n_0
    );
pixel_mem_reg_1920_1983_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1920_1983_9_11_n_0,
      DOB => pixel_mem_reg_1920_1983_9_11_n_1,
      DOC => pixel_mem_reg_1920_1983_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1920_1983_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1920_1983_0_2_i_1_n_0
    );
pixel_mem_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_192_255_0_2_n_0,
      DOB => pixel_mem_reg_192_255_0_2_n_1,
      DOC => pixel_mem_reg_192_255_0_2_n_2,
      DOD => NLW_pixel_mem_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_192_255_0_2_i_1_n_0
    );
pixel_mem_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_out(6),
      I2 => p_0_in1_in,
      I3 => p_0_out(9),
      I4 => p_0_out(8),
      I5 => pixel_mem_reg_192_255_0_2_i_2_n_0,
      O => pixel_mem_reg_192_255_0_2_i_1_n_0
    );
pixel_mem_reg_192_255_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(11),
      I1 => p_0_out(10),
      O => pixel_mem_reg_192_255_0_2_i_2_n_0
    );
pixel_mem_reg_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_192_255_12_14_n_0,
      DOB => pixel_mem_reg_192_255_12_14_n_1,
      DOC => pixel_mem_reg_192_255_12_14_n_2,
      DOD => NLW_pixel_mem_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_192_255_0_2_i_1_n_0
    );
pixel_mem_reg_192_255_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_192_255_15_17_n_0,
      DOB => pixel_mem_reg_192_255_15_17_n_1,
      DOC => pixel_mem_reg_192_255_15_17_n_2,
      DOD => NLW_pixel_mem_reg_192_255_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_192_255_0_2_i_1_n_0
    );
pixel_mem_reg_192_255_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_192_255_18_20_n_0,
      DOB => pixel_mem_reg_192_255_18_20_n_1,
      DOC => pixel_mem_reg_192_255_18_20_n_2,
      DOD => NLW_pixel_mem_reg_192_255_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_192_255_0_2_i_1_n_0
    );
pixel_mem_reg_192_255_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_192_255_21_23_n_0,
      DOB => pixel_mem_reg_192_255_21_23_n_1,
      DOC => pixel_mem_reg_192_255_21_23_n_2,
      DOD => NLW_pixel_mem_reg_192_255_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_192_255_0_2_i_1_n_0
    );
pixel_mem_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_192_255_3_5_n_0,
      DOB => pixel_mem_reg_192_255_3_5_n_1,
      DOC => pixel_mem_reg_192_255_3_5_n_2,
      DOD => NLW_pixel_mem_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_192_255_0_2_i_1_n_0
    );
pixel_mem_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_192_255_6_8_n_0,
      DOB => pixel_mem_reg_192_255_6_8_n_1,
      DOC => pixel_mem_reg_192_255_6_8_n_2,
      DOD => NLW_pixel_mem_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_192_255_0_2_i_1_n_0
    );
pixel_mem_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_192_255_9_11_n_0,
      DOB => pixel_mem_reg_192_255_9_11_n_1,
      DOC => pixel_mem_reg_192_255_9_11_n_2,
      DOD => NLW_pixel_mem_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_192_255_0_2_i_1_n_0
    );
pixel_mem_reg_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_1984_2047_0_2_n_0,
      DOB => pixel_mem_reg_1984_2047_0_2_n_1,
      DOC => pixel_mem_reg_1984_2047_0_2_n_2,
      DOD => NLW_pixel_mem_reg_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1984_2047_0_2_i_1_n_0
    );
pixel_mem_reg_1984_2047_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_out(10),
      I2 => p_0_out(11),
      I3 => pixel_mem_reg_448_511_0_2_i_2_n_0,
      I4 => p_0_out(8),
      I5 => p_0_out(9),
      O => pixel_mem_reg_1984_2047_0_2_i_1_n_0
    );
pixel_mem_reg_1984_2047_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_1984_2047_12_14_n_0,
      DOB => pixel_mem_reg_1984_2047_12_14_n_1,
      DOC => pixel_mem_reg_1984_2047_12_14_n_2,
      DOD => NLW_pixel_mem_reg_1984_2047_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1984_2047_0_2_i_1_n_0
    );
pixel_mem_reg_1984_2047_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_1984_2047_15_17_n_0,
      DOB => pixel_mem_reg_1984_2047_15_17_n_1,
      DOC => pixel_mem_reg_1984_2047_15_17_n_2,
      DOD => NLW_pixel_mem_reg_1984_2047_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1984_2047_0_2_i_1_n_0
    );
pixel_mem_reg_1984_2047_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_1984_2047_18_20_n_0,
      DOB => pixel_mem_reg_1984_2047_18_20_n_1,
      DOC => pixel_mem_reg_1984_2047_18_20_n_2,
      DOD => NLW_pixel_mem_reg_1984_2047_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1984_2047_0_2_i_1_n_0
    );
pixel_mem_reg_1984_2047_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_1984_2047_21_23_n_0,
      DOB => pixel_mem_reg_1984_2047_21_23_n_1,
      DOC => pixel_mem_reg_1984_2047_21_23_n_2,
      DOD => NLW_pixel_mem_reg_1984_2047_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1984_2047_0_2_i_1_n_0
    );
pixel_mem_reg_1984_2047_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_1984_2047_3_5_n_0,
      DOB => pixel_mem_reg_1984_2047_3_5_n_1,
      DOC => pixel_mem_reg_1984_2047_3_5_n_2,
      DOD => NLW_pixel_mem_reg_1984_2047_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1984_2047_0_2_i_1_n_0
    );
pixel_mem_reg_1984_2047_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_1984_2047_6_8_n_0,
      DOB => pixel_mem_reg_1984_2047_6_8_n_1,
      DOC => pixel_mem_reg_1984_2047_6_8_n_2,
      DOD => NLW_pixel_mem_reg_1984_2047_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1984_2047_0_2_i_1_n_0
    );
pixel_mem_reg_1984_2047_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_1984_2047_9_11_n_0,
      DOB => pixel_mem_reg_1984_2047_9_11_n_1,
      DOC => pixel_mem_reg_1984_2047_9_11_n_2,
      DOD => NLW_pixel_mem_reg_1984_2047_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_1984_2047_0_2_i_1_n_0
    );
pixel_mem_reg_2048_2111_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2048_2111_0_2_n_0,
      DOB => pixel_mem_reg_2048_2111_0_2_n_1,
      DOC => pixel_mem_reg_2048_2111_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2048_2111_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2048_2111_0_2_i_1_n_0
    );
pixel_mem_reg_2048_2111_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => p_0_out(11),
      I1 => p_0_out(10),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_0_63_0_2_i_6_n_0,
      I4 => p_0_out(9),
      I5 => p_0_out(8),
      O => pixel_mem_reg_2048_2111_0_2_i_1_n_0
    );
pixel_mem_reg_2048_2111_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2048_2111_12_14_n_0,
      DOB => pixel_mem_reg_2048_2111_12_14_n_1,
      DOC => pixel_mem_reg_2048_2111_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2048_2111_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2048_2111_0_2_i_1_n_0
    );
pixel_mem_reg_2048_2111_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2048_2111_15_17_n_0,
      DOB => pixel_mem_reg_2048_2111_15_17_n_1,
      DOC => pixel_mem_reg_2048_2111_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2048_2111_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2048_2111_0_2_i_1_n_0
    );
pixel_mem_reg_2048_2111_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2048_2111_18_20_n_0,
      DOB => pixel_mem_reg_2048_2111_18_20_n_1,
      DOC => pixel_mem_reg_2048_2111_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2048_2111_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2048_2111_0_2_i_1_n_0
    );
pixel_mem_reg_2048_2111_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2048_2111_21_23_n_0,
      DOB => pixel_mem_reg_2048_2111_21_23_n_1,
      DOC => pixel_mem_reg_2048_2111_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2048_2111_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2048_2111_0_2_i_1_n_0
    );
pixel_mem_reg_2048_2111_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2048_2111_3_5_n_0,
      DOB => pixel_mem_reg_2048_2111_3_5_n_1,
      DOC => pixel_mem_reg_2048_2111_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2048_2111_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2048_2111_0_2_i_1_n_0
    );
pixel_mem_reg_2048_2111_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2048_2111_6_8_n_0,
      DOB => pixel_mem_reg_2048_2111_6_8_n_1,
      DOC => pixel_mem_reg_2048_2111_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2048_2111_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2048_2111_0_2_i_1_n_0
    );
pixel_mem_reg_2048_2111_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2048_2111_9_11_n_0,
      DOB => pixel_mem_reg_2048_2111_9_11_n_1,
      DOC => pixel_mem_reg_2048_2111_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2048_2111_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2048_2111_0_2_i_1_n_0
    );
pixel_mem_reg_2112_2175_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2112_2175_0_2_n_0,
      DOB => pixel_mem_reg_2112_2175_0_2_n_1,
      DOC => pixel_mem_reg_2112_2175_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2112_2175_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2112_2175_0_2_i_1_n_0
    );
pixel_mem_reg_2112_2175_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_out(11),
      I1 => p_0_out(6),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_64_127_0_2_i_2_n_0,
      I4 => p_0_out(10),
      I5 => p_0_out(9),
      O => pixel_mem_reg_2112_2175_0_2_i_1_n_0
    );
pixel_mem_reg_2112_2175_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2112_2175_12_14_n_0,
      DOB => pixel_mem_reg_2112_2175_12_14_n_1,
      DOC => pixel_mem_reg_2112_2175_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2112_2175_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2112_2175_0_2_i_1_n_0
    );
pixel_mem_reg_2112_2175_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2112_2175_15_17_n_0,
      DOB => pixel_mem_reg_2112_2175_15_17_n_1,
      DOC => pixel_mem_reg_2112_2175_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2112_2175_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2112_2175_0_2_i_1_n_0
    );
pixel_mem_reg_2112_2175_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2112_2175_18_20_n_0,
      DOB => pixel_mem_reg_2112_2175_18_20_n_1,
      DOC => pixel_mem_reg_2112_2175_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2112_2175_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2112_2175_0_2_i_1_n_0
    );
pixel_mem_reg_2112_2175_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2112_2175_21_23_n_0,
      DOB => pixel_mem_reg_2112_2175_21_23_n_1,
      DOC => pixel_mem_reg_2112_2175_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2112_2175_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2112_2175_0_2_i_1_n_0
    );
pixel_mem_reg_2112_2175_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2112_2175_3_5_n_0,
      DOB => pixel_mem_reg_2112_2175_3_5_n_1,
      DOC => pixel_mem_reg_2112_2175_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2112_2175_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2112_2175_0_2_i_1_n_0
    );
pixel_mem_reg_2112_2175_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2112_2175_6_8_n_0,
      DOB => pixel_mem_reg_2112_2175_6_8_n_1,
      DOC => pixel_mem_reg_2112_2175_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2112_2175_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2112_2175_0_2_i_1_n_0
    );
pixel_mem_reg_2112_2175_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2112_2175_9_11_n_0,
      DOB => pixel_mem_reg_2112_2175_9_11_n_1,
      DOC => pixel_mem_reg_2112_2175_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2112_2175_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2112_2175_0_2_i_1_n_0
    );
pixel_mem_reg_2176_2239_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2176_2239_0_2_n_0,
      DOB => pixel_mem_reg_2176_2239_0_2_n_1,
      DOC => pixel_mem_reg_2176_2239_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2176_2239_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2176_2239_0_2_i_1_n_0
    );
pixel_mem_reg_2176_2239_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_out(11),
      I1 => p_0_out(7),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_128_191_0_2_i_2_n_0,
      I4 => p_0_out(10),
      I5 => p_0_out(9),
      O => pixel_mem_reg_2176_2239_0_2_i_1_n_0
    );
pixel_mem_reg_2176_2239_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2176_2239_12_14_n_0,
      DOB => pixel_mem_reg_2176_2239_12_14_n_1,
      DOC => pixel_mem_reg_2176_2239_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2176_2239_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2176_2239_0_2_i_1_n_0
    );
pixel_mem_reg_2176_2239_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2176_2239_15_17_n_0,
      DOB => pixel_mem_reg_2176_2239_15_17_n_1,
      DOC => pixel_mem_reg_2176_2239_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2176_2239_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2176_2239_0_2_i_1_n_0
    );
pixel_mem_reg_2176_2239_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2176_2239_18_20_n_0,
      DOB => pixel_mem_reg_2176_2239_18_20_n_1,
      DOC => pixel_mem_reg_2176_2239_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2176_2239_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2176_2239_0_2_i_1_n_0
    );
pixel_mem_reg_2176_2239_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2176_2239_21_23_n_0,
      DOB => pixel_mem_reg_2176_2239_21_23_n_1,
      DOC => pixel_mem_reg_2176_2239_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2176_2239_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2176_2239_0_2_i_1_n_0
    );
pixel_mem_reg_2176_2239_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2176_2239_3_5_n_0,
      DOB => pixel_mem_reg_2176_2239_3_5_n_1,
      DOC => pixel_mem_reg_2176_2239_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2176_2239_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2176_2239_0_2_i_1_n_0
    );
pixel_mem_reg_2176_2239_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2176_2239_6_8_n_0,
      DOB => pixel_mem_reg_2176_2239_6_8_n_1,
      DOC => pixel_mem_reg_2176_2239_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2176_2239_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2176_2239_0_2_i_1_n_0
    );
pixel_mem_reg_2176_2239_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2176_2239_9_11_n_0,
      DOB => pixel_mem_reg_2176_2239_9_11_n_1,
      DOC => pixel_mem_reg_2176_2239_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2176_2239_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2176_2239_0_2_i_1_n_0
    );
pixel_mem_reg_2240_2303_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2240_2303_0_2_n_0,
      DOB => pixel_mem_reg_2240_2303_0_2_n_1,
      DOC => pixel_mem_reg_2240_2303_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2240_2303_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2240_2303_0_2_i_1_n_0
    );
pixel_mem_reg_2240_2303_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(8),
      I1 => p_0_out(9),
      I2 => p_0_out(10),
      I3 => p_0_out(6),
      I4 => p_0_out(7),
      I5 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      O => pixel_mem_reg_2240_2303_0_2_i_1_n_0
    );
pixel_mem_reg_2240_2303_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_out(11),
      O => pixel_mem_reg_2240_2303_0_2_i_2_n_0
    );
pixel_mem_reg_2240_2303_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2240_2303_12_14_n_0,
      DOB => pixel_mem_reg_2240_2303_12_14_n_1,
      DOC => pixel_mem_reg_2240_2303_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2240_2303_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2240_2303_0_2_i_1_n_0
    );
pixel_mem_reg_2240_2303_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2240_2303_15_17_n_0,
      DOB => pixel_mem_reg_2240_2303_15_17_n_1,
      DOC => pixel_mem_reg_2240_2303_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2240_2303_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2240_2303_0_2_i_1_n_0
    );
pixel_mem_reg_2240_2303_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2240_2303_18_20_n_0,
      DOB => pixel_mem_reg_2240_2303_18_20_n_1,
      DOC => pixel_mem_reg_2240_2303_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2240_2303_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2240_2303_0_2_i_1_n_0
    );
pixel_mem_reg_2240_2303_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2240_2303_21_23_n_0,
      DOB => pixel_mem_reg_2240_2303_21_23_n_1,
      DOC => pixel_mem_reg_2240_2303_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2240_2303_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2240_2303_0_2_i_1_n_0
    );
pixel_mem_reg_2240_2303_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2240_2303_3_5_n_0,
      DOB => pixel_mem_reg_2240_2303_3_5_n_1,
      DOC => pixel_mem_reg_2240_2303_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2240_2303_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2240_2303_0_2_i_1_n_0
    );
pixel_mem_reg_2240_2303_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2240_2303_6_8_n_0,
      DOB => pixel_mem_reg_2240_2303_6_8_n_1,
      DOC => pixel_mem_reg_2240_2303_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2240_2303_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2240_2303_0_2_i_1_n_0
    );
pixel_mem_reg_2240_2303_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2240_2303_9_11_n_0,
      DOB => pixel_mem_reg_2240_2303_9_11_n_1,
      DOC => pixel_mem_reg_2240_2303_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2240_2303_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2240_2303_0_2_i_1_n_0
    );
pixel_mem_reg_2304_2367_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2304_2367_0_2_n_0,
      DOB => pixel_mem_reg_2304_2367_0_2_n_1,
      DOC => pixel_mem_reg_2304_2367_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2304_2367_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2304_2367_0_2_i_1_n_0
    );
pixel_mem_reg_2304_2367_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_out(11),
      I1 => p_0_out(8),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_0_63_0_2_i_6_n_0,
      I4 => p_0_out(10),
      I5 => p_0_out(9),
      O => pixel_mem_reg_2304_2367_0_2_i_1_n_0
    );
pixel_mem_reg_2304_2367_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2304_2367_12_14_n_0,
      DOB => pixel_mem_reg_2304_2367_12_14_n_1,
      DOC => pixel_mem_reg_2304_2367_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2304_2367_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2304_2367_0_2_i_1_n_0
    );
pixel_mem_reg_2304_2367_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2304_2367_15_17_n_0,
      DOB => pixel_mem_reg_2304_2367_15_17_n_1,
      DOC => pixel_mem_reg_2304_2367_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2304_2367_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2304_2367_0_2_i_1_n_0
    );
pixel_mem_reg_2304_2367_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2304_2367_18_20_n_0,
      DOB => pixel_mem_reg_2304_2367_18_20_n_1,
      DOC => pixel_mem_reg_2304_2367_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2304_2367_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2304_2367_0_2_i_1_n_0
    );
pixel_mem_reg_2304_2367_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2304_2367_21_23_n_0,
      DOB => pixel_mem_reg_2304_2367_21_23_n_1,
      DOC => pixel_mem_reg_2304_2367_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2304_2367_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2304_2367_0_2_i_1_n_0
    );
pixel_mem_reg_2304_2367_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2304_2367_3_5_n_0,
      DOB => pixel_mem_reg_2304_2367_3_5_n_1,
      DOC => pixel_mem_reg_2304_2367_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2304_2367_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2304_2367_0_2_i_1_n_0
    );
pixel_mem_reg_2304_2367_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2304_2367_6_8_n_0,
      DOB => pixel_mem_reg_2304_2367_6_8_n_1,
      DOC => pixel_mem_reg_2304_2367_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2304_2367_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2304_2367_0_2_i_1_n_0
    );
pixel_mem_reg_2304_2367_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2304_2367_9_11_n_0,
      DOB => pixel_mem_reg_2304_2367_9_11_n_1,
      DOC => pixel_mem_reg_2304_2367_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2304_2367_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2304_2367_0_2_i_1_n_0
    );
pixel_mem_reg_2368_2431_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2368_2431_0_2_n_0,
      DOB => pixel_mem_reg_2368_2431_0_2_n_1,
      DOC => pixel_mem_reg_2368_2431_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2368_2431_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2368_2431_0_2_i_1_n_0
    );
pixel_mem_reg_2368_2431_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_out(9),
      I2 => p_0_out(10),
      I3 => p_0_out(6),
      I4 => p_0_out(8),
      I5 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      O => pixel_mem_reg_2368_2431_0_2_i_1_n_0
    );
pixel_mem_reg_2368_2431_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2368_2431_12_14_n_0,
      DOB => pixel_mem_reg_2368_2431_12_14_n_1,
      DOC => pixel_mem_reg_2368_2431_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2368_2431_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2368_2431_0_2_i_1_n_0
    );
pixel_mem_reg_2368_2431_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2368_2431_15_17_n_0,
      DOB => pixel_mem_reg_2368_2431_15_17_n_1,
      DOC => pixel_mem_reg_2368_2431_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2368_2431_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2368_2431_0_2_i_1_n_0
    );
pixel_mem_reg_2368_2431_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2368_2431_18_20_n_0,
      DOB => pixel_mem_reg_2368_2431_18_20_n_1,
      DOC => pixel_mem_reg_2368_2431_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2368_2431_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2368_2431_0_2_i_1_n_0
    );
pixel_mem_reg_2368_2431_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2368_2431_21_23_n_0,
      DOB => pixel_mem_reg_2368_2431_21_23_n_1,
      DOC => pixel_mem_reg_2368_2431_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2368_2431_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2368_2431_0_2_i_1_n_0
    );
pixel_mem_reg_2368_2431_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2368_2431_3_5_n_0,
      DOB => pixel_mem_reg_2368_2431_3_5_n_1,
      DOC => pixel_mem_reg_2368_2431_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2368_2431_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2368_2431_0_2_i_1_n_0
    );
pixel_mem_reg_2368_2431_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2368_2431_6_8_n_0,
      DOB => pixel_mem_reg_2368_2431_6_8_n_1,
      DOC => pixel_mem_reg_2368_2431_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2368_2431_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2368_2431_0_2_i_1_n_0
    );
pixel_mem_reg_2368_2431_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2368_2431_9_11_n_0,
      DOB => pixel_mem_reg_2368_2431_9_11_n_1,
      DOC => pixel_mem_reg_2368_2431_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2368_2431_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2368_2431_0_2_i_1_n_0
    );
pixel_mem_reg_2432_2495_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2432_2495_0_2_n_0,
      DOB => pixel_mem_reg_2432_2495_0_2_n_1,
      DOC => pixel_mem_reg_2432_2495_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2432_2495_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2432_2495_0_2_i_1_n_0
    );
pixel_mem_reg_2432_2495_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_out(9),
      I2 => p_0_out(10),
      I3 => p_0_out(7),
      I4 => p_0_out(8),
      I5 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      O => pixel_mem_reg_2432_2495_0_2_i_1_n_0
    );
pixel_mem_reg_2432_2495_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2432_2495_12_14_n_0,
      DOB => pixel_mem_reg_2432_2495_12_14_n_1,
      DOC => pixel_mem_reg_2432_2495_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2432_2495_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2432_2495_0_2_i_1_n_0
    );
pixel_mem_reg_2432_2495_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2432_2495_15_17_n_0,
      DOB => pixel_mem_reg_2432_2495_15_17_n_1,
      DOC => pixel_mem_reg_2432_2495_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2432_2495_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2432_2495_0_2_i_1_n_0
    );
pixel_mem_reg_2432_2495_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2432_2495_18_20_n_0,
      DOB => pixel_mem_reg_2432_2495_18_20_n_1,
      DOC => pixel_mem_reg_2432_2495_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2432_2495_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2432_2495_0_2_i_1_n_0
    );
pixel_mem_reg_2432_2495_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2432_2495_21_23_n_0,
      DOB => pixel_mem_reg_2432_2495_21_23_n_1,
      DOC => pixel_mem_reg_2432_2495_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2432_2495_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2432_2495_0_2_i_1_n_0
    );
pixel_mem_reg_2432_2495_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2432_2495_3_5_n_0,
      DOB => pixel_mem_reg_2432_2495_3_5_n_1,
      DOC => pixel_mem_reg_2432_2495_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2432_2495_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2432_2495_0_2_i_1_n_0
    );
pixel_mem_reg_2432_2495_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2432_2495_6_8_n_0,
      DOB => pixel_mem_reg_2432_2495_6_8_n_1,
      DOC => pixel_mem_reg_2432_2495_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2432_2495_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2432_2495_0_2_i_1_n_0
    );
pixel_mem_reg_2432_2495_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2432_2495_9_11_n_0,
      DOB => pixel_mem_reg_2432_2495_9_11_n_1,
      DOC => pixel_mem_reg_2432_2495_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2432_2495_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2432_2495_0_2_i_1_n_0
    );
pixel_mem_reg_2496_2559_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2496_2559_0_2_n_0,
      DOB => pixel_mem_reg_2496_2559_0_2_n_1,
      DOC => pixel_mem_reg_2496_2559_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2496_2559_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2496_2559_0_2_i_1_n_0
    );
pixel_mem_reg_2496_2559_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => p_0_out(9),
      I1 => p_0_in1_in,
      I2 => p_0_out(10),
      I3 => pixel_mem_reg_448_511_0_2_i_2_n_0,
      I4 => p_0_out(8),
      I5 => p_0_out(11),
      O => pixel_mem_reg_2496_2559_0_2_i_1_n_0
    );
pixel_mem_reg_2496_2559_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2496_2559_12_14_n_0,
      DOB => pixel_mem_reg_2496_2559_12_14_n_1,
      DOC => pixel_mem_reg_2496_2559_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2496_2559_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2496_2559_0_2_i_1_n_0
    );
pixel_mem_reg_2496_2559_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2496_2559_15_17_n_0,
      DOB => pixel_mem_reg_2496_2559_15_17_n_1,
      DOC => pixel_mem_reg_2496_2559_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2496_2559_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2496_2559_0_2_i_1_n_0
    );
pixel_mem_reg_2496_2559_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2496_2559_18_20_n_0,
      DOB => pixel_mem_reg_2496_2559_18_20_n_1,
      DOC => pixel_mem_reg_2496_2559_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2496_2559_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2496_2559_0_2_i_1_n_0
    );
pixel_mem_reg_2496_2559_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2496_2559_21_23_n_0,
      DOB => pixel_mem_reg_2496_2559_21_23_n_1,
      DOC => pixel_mem_reg_2496_2559_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2496_2559_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2496_2559_0_2_i_1_n_0
    );
pixel_mem_reg_2496_2559_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2496_2559_3_5_n_0,
      DOB => pixel_mem_reg_2496_2559_3_5_n_1,
      DOC => pixel_mem_reg_2496_2559_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2496_2559_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2496_2559_0_2_i_1_n_0
    );
pixel_mem_reg_2496_2559_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2496_2559_6_8_n_0,
      DOB => pixel_mem_reg_2496_2559_6_8_n_1,
      DOC => pixel_mem_reg_2496_2559_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2496_2559_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2496_2559_0_2_i_1_n_0
    );
pixel_mem_reg_2496_2559_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2496_2559_9_11_n_0,
      DOB => pixel_mem_reg_2496_2559_9_11_n_1,
      DOC => pixel_mem_reg_2496_2559_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2496_2559_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2496_2559_0_2_i_1_n_0
    );
pixel_mem_reg_2560_2623_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2560_2623_0_2_n_0,
      DOB => pixel_mem_reg_2560_2623_0_2_n_1,
      DOC => pixel_mem_reg_2560_2623_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2560_2623_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2560_2623_0_2_i_1_n_0
    );
pixel_mem_reg_2560_2623_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_out(11),
      I1 => p_0_out(9),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_0_63_0_2_i_6_n_0,
      I4 => p_0_out(10),
      I5 => p_0_out(8),
      O => pixel_mem_reg_2560_2623_0_2_i_1_n_0
    );
pixel_mem_reg_2560_2623_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2560_2623_12_14_n_0,
      DOB => pixel_mem_reg_2560_2623_12_14_n_1,
      DOC => pixel_mem_reg_2560_2623_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2560_2623_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2560_2623_0_2_i_1_n_0
    );
pixel_mem_reg_2560_2623_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2560_2623_15_17_n_0,
      DOB => pixel_mem_reg_2560_2623_15_17_n_1,
      DOC => pixel_mem_reg_2560_2623_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2560_2623_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2560_2623_0_2_i_1_n_0
    );
pixel_mem_reg_2560_2623_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2560_2623_18_20_n_0,
      DOB => pixel_mem_reg_2560_2623_18_20_n_1,
      DOC => pixel_mem_reg_2560_2623_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2560_2623_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2560_2623_0_2_i_1_n_0
    );
pixel_mem_reg_2560_2623_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2560_2623_21_23_n_0,
      DOB => pixel_mem_reg_2560_2623_21_23_n_1,
      DOC => pixel_mem_reg_2560_2623_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2560_2623_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2560_2623_0_2_i_1_n_0
    );
pixel_mem_reg_2560_2623_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2560_2623_3_5_n_0,
      DOB => pixel_mem_reg_2560_2623_3_5_n_1,
      DOC => pixel_mem_reg_2560_2623_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2560_2623_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2560_2623_0_2_i_1_n_0
    );
pixel_mem_reg_2560_2623_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2560_2623_6_8_n_0,
      DOB => pixel_mem_reg_2560_2623_6_8_n_1,
      DOC => pixel_mem_reg_2560_2623_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2560_2623_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2560_2623_0_2_i_1_n_0
    );
pixel_mem_reg_2560_2623_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2560_2623_9_11_n_0,
      DOB => pixel_mem_reg_2560_2623_9_11_n_1,
      DOC => pixel_mem_reg_2560_2623_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2560_2623_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2560_2623_0_2_i_1_n_0
    );
pixel_mem_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_256_319_0_2_n_0,
      DOB => pixel_mem_reg_256_319_0_2_n_1,
      DOC => pixel_mem_reg_256_319_0_2_n_2,
      DOD => NLW_pixel_mem_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_256_319_0_2_i_1_n_0
    );
pixel_mem_reg_256_319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => p_0_out(8),
      I1 => p_0_out(11),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_0_63_0_2_i_6_n_0,
      I4 => p_0_out(10),
      I5 => p_0_out(9),
      O => pixel_mem_reg_256_319_0_2_i_1_n_0
    );
pixel_mem_reg_256_319_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_256_319_12_14_n_0,
      DOB => pixel_mem_reg_256_319_12_14_n_1,
      DOC => pixel_mem_reg_256_319_12_14_n_2,
      DOD => NLW_pixel_mem_reg_256_319_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_256_319_0_2_i_1_n_0
    );
pixel_mem_reg_256_319_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_256_319_15_17_n_0,
      DOB => pixel_mem_reg_256_319_15_17_n_1,
      DOC => pixel_mem_reg_256_319_15_17_n_2,
      DOD => NLW_pixel_mem_reg_256_319_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_256_319_0_2_i_1_n_0
    );
pixel_mem_reg_256_319_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_256_319_18_20_n_0,
      DOB => pixel_mem_reg_256_319_18_20_n_1,
      DOC => pixel_mem_reg_256_319_18_20_n_2,
      DOD => NLW_pixel_mem_reg_256_319_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_256_319_0_2_i_1_n_0
    );
pixel_mem_reg_256_319_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_256_319_21_23_n_0,
      DOB => pixel_mem_reg_256_319_21_23_n_1,
      DOC => pixel_mem_reg_256_319_21_23_n_2,
      DOD => NLW_pixel_mem_reg_256_319_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_256_319_0_2_i_1_n_0
    );
pixel_mem_reg_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_256_319_3_5_n_0,
      DOB => pixel_mem_reg_256_319_3_5_n_1,
      DOC => pixel_mem_reg_256_319_3_5_n_2,
      DOD => NLW_pixel_mem_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_256_319_0_2_i_1_n_0
    );
pixel_mem_reg_256_319_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_256_319_6_8_n_0,
      DOB => pixel_mem_reg_256_319_6_8_n_1,
      DOC => pixel_mem_reg_256_319_6_8_n_2,
      DOD => NLW_pixel_mem_reg_256_319_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_256_319_0_2_i_1_n_0
    );
pixel_mem_reg_256_319_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_256_319_9_11_n_0,
      DOB => pixel_mem_reg_256_319_9_11_n_1,
      DOC => pixel_mem_reg_256_319_9_11_n_2,
      DOD => NLW_pixel_mem_reg_256_319_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_256_319_0_2_i_1_n_0
    );
pixel_mem_reg_2624_2687_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2624_2687_0_2_n_0,
      DOB => pixel_mem_reg_2624_2687_0_2_n_1,
      DOC => pixel_mem_reg_2624_2687_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2624_2687_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2624_2687_0_2_i_1_n_0
    );
pixel_mem_reg_2624_2687_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_out(8),
      I2 => p_0_out(10),
      I3 => p_0_out(6),
      I4 => p_0_out(9),
      I5 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      O => pixel_mem_reg_2624_2687_0_2_i_1_n_0
    );
pixel_mem_reg_2624_2687_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2624_2687_12_14_n_0,
      DOB => pixel_mem_reg_2624_2687_12_14_n_1,
      DOC => pixel_mem_reg_2624_2687_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2624_2687_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2624_2687_0_2_i_1_n_0
    );
pixel_mem_reg_2624_2687_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2624_2687_15_17_n_0,
      DOB => pixel_mem_reg_2624_2687_15_17_n_1,
      DOC => pixel_mem_reg_2624_2687_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2624_2687_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2624_2687_0_2_i_1_n_0
    );
pixel_mem_reg_2624_2687_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2624_2687_18_20_n_0,
      DOB => pixel_mem_reg_2624_2687_18_20_n_1,
      DOC => pixel_mem_reg_2624_2687_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2624_2687_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2624_2687_0_2_i_1_n_0
    );
pixel_mem_reg_2624_2687_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2624_2687_21_23_n_0,
      DOB => pixel_mem_reg_2624_2687_21_23_n_1,
      DOC => pixel_mem_reg_2624_2687_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2624_2687_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2624_2687_0_2_i_1_n_0
    );
pixel_mem_reg_2624_2687_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2624_2687_3_5_n_0,
      DOB => pixel_mem_reg_2624_2687_3_5_n_1,
      DOC => pixel_mem_reg_2624_2687_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2624_2687_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2624_2687_0_2_i_1_n_0
    );
pixel_mem_reg_2624_2687_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2624_2687_6_8_n_0,
      DOB => pixel_mem_reg_2624_2687_6_8_n_1,
      DOC => pixel_mem_reg_2624_2687_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2624_2687_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2624_2687_0_2_i_1_n_0
    );
pixel_mem_reg_2624_2687_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2624_2687_9_11_n_0,
      DOB => pixel_mem_reg_2624_2687_9_11_n_1,
      DOC => pixel_mem_reg_2624_2687_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2624_2687_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2624_2687_0_2_i_1_n_0
    );
pixel_mem_reg_2688_2751_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2688_2751_0_2_n_0,
      DOB => pixel_mem_reg_2688_2751_0_2_n_1,
      DOC => pixel_mem_reg_2688_2751_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2688_2751_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2688_2751_0_2_i_1_n_0
    );
pixel_mem_reg_2688_2751_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_out(8),
      I2 => p_0_out(10),
      I3 => p_0_out(7),
      I4 => p_0_out(9),
      I5 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      O => pixel_mem_reg_2688_2751_0_2_i_1_n_0
    );
pixel_mem_reg_2688_2751_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2688_2751_12_14_n_0,
      DOB => pixel_mem_reg_2688_2751_12_14_n_1,
      DOC => pixel_mem_reg_2688_2751_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2688_2751_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2688_2751_0_2_i_1_n_0
    );
pixel_mem_reg_2688_2751_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2688_2751_15_17_n_0,
      DOB => pixel_mem_reg_2688_2751_15_17_n_1,
      DOC => pixel_mem_reg_2688_2751_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2688_2751_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2688_2751_0_2_i_1_n_0
    );
pixel_mem_reg_2688_2751_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2688_2751_18_20_n_0,
      DOB => pixel_mem_reg_2688_2751_18_20_n_1,
      DOC => pixel_mem_reg_2688_2751_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2688_2751_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2688_2751_0_2_i_1_n_0
    );
pixel_mem_reg_2688_2751_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2688_2751_21_23_n_0,
      DOB => pixel_mem_reg_2688_2751_21_23_n_1,
      DOC => pixel_mem_reg_2688_2751_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2688_2751_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2688_2751_0_2_i_1_n_0
    );
pixel_mem_reg_2688_2751_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2688_2751_3_5_n_0,
      DOB => pixel_mem_reg_2688_2751_3_5_n_1,
      DOC => pixel_mem_reg_2688_2751_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2688_2751_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2688_2751_0_2_i_1_n_0
    );
pixel_mem_reg_2688_2751_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2688_2751_6_8_n_0,
      DOB => pixel_mem_reg_2688_2751_6_8_n_1,
      DOC => pixel_mem_reg_2688_2751_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2688_2751_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2688_2751_0_2_i_1_n_0
    );
pixel_mem_reg_2688_2751_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2688_2751_9_11_n_0,
      DOB => pixel_mem_reg_2688_2751_9_11_n_1,
      DOC => pixel_mem_reg_2688_2751_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2688_2751_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2688_2751_0_2_i_1_n_0
    );
pixel_mem_reg_2752_2815_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2752_2815_0_2_n_0,
      DOB => pixel_mem_reg_2752_2815_0_2_n_1,
      DOC => pixel_mem_reg_2752_2815_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2752_2815_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2752_2815_0_2_i_1_n_0
    );
pixel_mem_reg_2752_2815_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => p_0_out(8),
      I1 => p_0_in1_in,
      I2 => p_0_out(10),
      I3 => pixel_mem_reg_448_511_0_2_i_2_n_0,
      I4 => p_0_out(9),
      I5 => p_0_out(11),
      O => pixel_mem_reg_2752_2815_0_2_i_1_n_0
    );
pixel_mem_reg_2752_2815_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2752_2815_12_14_n_0,
      DOB => pixel_mem_reg_2752_2815_12_14_n_1,
      DOC => pixel_mem_reg_2752_2815_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2752_2815_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2752_2815_0_2_i_1_n_0
    );
pixel_mem_reg_2752_2815_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2752_2815_15_17_n_0,
      DOB => pixel_mem_reg_2752_2815_15_17_n_1,
      DOC => pixel_mem_reg_2752_2815_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2752_2815_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2752_2815_0_2_i_1_n_0
    );
pixel_mem_reg_2752_2815_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2752_2815_18_20_n_0,
      DOB => pixel_mem_reg_2752_2815_18_20_n_1,
      DOC => pixel_mem_reg_2752_2815_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2752_2815_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2752_2815_0_2_i_1_n_0
    );
pixel_mem_reg_2752_2815_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2752_2815_21_23_n_0,
      DOB => pixel_mem_reg_2752_2815_21_23_n_1,
      DOC => pixel_mem_reg_2752_2815_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2752_2815_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2752_2815_0_2_i_1_n_0
    );
pixel_mem_reg_2752_2815_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2752_2815_3_5_n_0,
      DOB => pixel_mem_reg_2752_2815_3_5_n_1,
      DOC => pixel_mem_reg_2752_2815_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2752_2815_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2752_2815_0_2_i_1_n_0
    );
pixel_mem_reg_2752_2815_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2752_2815_6_8_n_0,
      DOB => pixel_mem_reg_2752_2815_6_8_n_1,
      DOC => pixel_mem_reg_2752_2815_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2752_2815_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2752_2815_0_2_i_1_n_0
    );
pixel_mem_reg_2752_2815_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2752_2815_9_11_n_0,
      DOB => pixel_mem_reg_2752_2815_9_11_n_1,
      DOC => pixel_mem_reg_2752_2815_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2752_2815_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2752_2815_0_2_i_1_n_0
    );
pixel_mem_reg_2816_2879_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2816_2879_0_2_n_0,
      DOB => pixel_mem_reg_2816_2879_0_2_n_1,
      DOC => pixel_mem_reg_2816_2879_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2816_2879_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2816_2879_0_2_i_1_n_0
    );
pixel_mem_reg_2816_2879_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_out(7),
      I2 => p_0_out(10),
      I3 => p_0_out(8),
      I4 => p_0_out(9),
      I5 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      O => pixel_mem_reg_2816_2879_0_2_i_1_n_0
    );
pixel_mem_reg_2816_2879_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2816_2879_12_14_n_0,
      DOB => pixel_mem_reg_2816_2879_12_14_n_1,
      DOC => pixel_mem_reg_2816_2879_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2816_2879_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2816_2879_0_2_i_1_n_0
    );
pixel_mem_reg_2816_2879_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2816_2879_15_17_n_0,
      DOB => pixel_mem_reg_2816_2879_15_17_n_1,
      DOC => pixel_mem_reg_2816_2879_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2816_2879_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2816_2879_0_2_i_1_n_0
    );
pixel_mem_reg_2816_2879_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2816_2879_18_20_n_0,
      DOB => pixel_mem_reg_2816_2879_18_20_n_1,
      DOC => pixel_mem_reg_2816_2879_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2816_2879_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2816_2879_0_2_i_1_n_0
    );
pixel_mem_reg_2816_2879_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2816_2879_21_23_n_0,
      DOB => pixel_mem_reg_2816_2879_21_23_n_1,
      DOC => pixel_mem_reg_2816_2879_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2816_2879_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2816_2879_0_2_i_1_n_0
    );
pixel_mem_reg_2816_2879_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2816_2879_3_5_n_0,
      DOB => pixel_mem_reg_2816_2879_3_5_n_1,
      DOC => pixel_mem_reg_2816_2879_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2816_2879_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2816_2879_0_2_i_1_n_0
    );
pixel_mem_reg_2816_2879_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2816_2879_6_8_n_0,
      DOB => pixel_mem_reg_2816_2879_6_8_n_1,
      DOC => pixel_mem_reg_2816_2879_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2816_2879_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2816_2879_0_2_i_1_n_0
    );
pixel_mem_reg_2816_2879_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2816_2879_9_11_n_0,
      DOB => pixel_mem_reg_2816_2879_9_11_n_1,
      DOC => pixel_mem_reg_2816_2879_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2816_2879_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2816_2879_0_2_i_1_n_0
    );
pixel_mem_reg_2880_2943_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2880_2943_0_2_n_0,
      DOB => pixel_mem_reg_2880_2943_0_2_n_1,
      DOC => pixel_mem_reg_2880_2943_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2880_2943_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2880_2943_0_2_i_1_n_0
    );
pixel_mem_reg_2880_2943_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_in1_in,
      I2 => p_0_out(10),
      I3 => pixel_mem_reg_832_895_0_2_i_2_n_0,
      I4 => p_0_out(9),
      I5 => p_0_out(11),
      O => pixel_mem_reg_2880_2943_0_2_i_1_n_0
    );
pixel_mem_reg_2880_2943_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2880_2943_12_14_n_0,
      DOB => pixel_mem_reg_2880_2943_12_14_n_1,
      DOC => pixel_mem_reg_2880_2943_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2880_2943_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2880_2943_0_2_i_1_n_0
    );
pixel_mem_reg_2880_2943_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2880_2943_15_17_n_0,
      DOB => pixel_mem_reg_2880_2943_15_17_n_1,
      DOC => pixel_mem_reg_2880_2943_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2880_2943_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2880_2943_0_2_i_1_n_0
    );
pixel_mem_reg_2880_2943_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2880_2943_18_20_n_0,
      DOB => pixel_mem_reg_2880_2943_18_20_n_1,
      DOC => pixel_mem_reg_2880_2943_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2880_2943_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2880_2943_0_2_i_1_n_0
    );
pixel_mem_reg_2880_2943_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2880_2943_21_23_n_0,
      DOB => pixel_mem_reg_2880_2943_21_23_n_1,
      DOC => pixel_mem_reg_2880_2943_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2880_2943_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2880_2943_0_2_i_1_n_0
    );
pixel_mem_reg_2880_2943_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2880_2943_3_5_n_0,
      DOB => pixel_mem_reg_2880_2943_3_5_n_1,
      DOC => pixel_mem_reg_2880_2943_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2880_2943_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2880_2943_0_2_i_1_n_0
    );
pixel_mem_reg_2880_2943_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2880_2943_6_8_n_0,
      DOB => pixel_mem_reg_2880_2943_6_8_n_1,
      DOC => pixel_mem_reg_2880_2943_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2880_2943_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2880_2943_0_2_i_1_n_0
    );
pixel_mem_reg_2880_2943_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2880_2943_9_11_n_0,
      DOB => pixel_mem_reg_2880_2943_9_11_n_1,
      DOC => pixel_mem_reg_2880_2943_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2880_2943_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2880_2943_0_2_i_1_n_0
    );
pixel_mem_reg_2944_3007_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_2944_3007_0_2_n_0,
      DOB => pixel_mem_reg_2944_3007_0_2_n_1,
      DOC => pixel_mem_reg_2944_3007_0_2_n_2,
      DOD => NLW_pixel_mem_reg_2944_3007_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2944_3007_0_2_i_1_n_0
    );
pixel_mem_reg_2944_3007_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_in1_in,
      I2 => p_0_out(10),
      I3 => pixel_mem_reg_896_959_0_2_i_2_n_0,
      I4 => p_0_out(9),
      I5 => p_0_out(11),
      O => pixel_mem_reg_2944_3007_0_2_i_1_n_0
    );
pixel_mem_reg_2944_3007_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_2944_3007_12_14_n_0,
      DOB => pixel_mem_reg_2944_3007_12_14_n_1,
      DOC => pixel_mem_reg_2944_3007_12_14_n_2,
      DOD => NLW_pixel_mem_reg_2944_3007_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2944_3007_0_2_i_1_n_0
    );
pixel_mem_reg_2944_3007_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_2944_3007_15_17_n_0,
      DOB => pixel_mem_reg_2944_3007_15_17_n_1,
      DOC => pixel_mem_reg_2944_3007_15_17_n_2,
      DOD => NLW_pixel_mem_reg_2944_3007_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2944_3007_0_2_i_1_n_0
    );
pixel_mem_reg_2944_3007_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_2944_3007_18_20_n_0,
      DOB => pixel_mem_reg_2944_3007_18_20_n_1,
      DOC => pixel_mem_reg_2944_3007_18_20_n_2,
      DOD => NLW_pixel_mem_reg_2944_3007_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2944_3007_0_2_i_1_n_0
    );
pixel_mem_reg_2944_3007_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_2944_3007_21_23_n_0,
      DOB => pixel_mem_reg_2944_3007_21_23_n_1,
      DOC => pixel_mem_reg_2944_3007_21_23_n_2,
      DOD => NLW_pixel_mem_reg_2944_3007_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2944_3007_0_2_i_1_n_0
    );
pixel_mem_reg_2944_3007_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_2944_3007_3_5_n_0,
      DOB => pixel_mem_reg_2944_3007_3_5_n_1,
      DOC => pixel_mem_reg_2944_3007_3_5_n_2,
      DOD => NLW_pixel_mem_reg_2944_3007_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2944_3007_0_2_i_1_n_0
    );
pixel_mem_reg_2944_3007_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_2944_3007_6_8_n_0,
      DOB => pixel_mem_reg_2944_3007_6_8_n_1,
      DOC => pixel_mem_reg_2944_3007_6_8_n_2,
      DOD => NLW_pixel_mem_reg_2944_3007_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2944_3007_0_2_i_1_n_0
    );
pixel_mem_reg_2944_3007_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_2944_3007_9_11_n_0,
      DOB => pixel_mem_reg_2944_3007_9_11_n_1,
      DOC => pixel_mem_reg_2944_3007_9_11_n_2,
      DOD => NLW_pixel_mem_reg_2944_3007_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_2944_3007_0_2_i_1_n_0
    );
pixel_mem_reg_3008_3071_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3008_3071_0_2_n_0,
      DOB => pixel_mem_reg_3008_3071_0_2_n_1,
      DOC => pixel_mem_reg_3008_3071_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3008_3071_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3008_3071_0_2_i_1_n_0
    );
pixel_mem_reg_3008_3071_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      I1 => p_0_out(10),
      I2 => p_0_out(6),
      I3 => p_0_out(7),
      I4 => p_0_out(8),
      I5 => p_0_out(9),
      O => pixel_mem_reg_3008_3071_0_2_i_1_n_0
    );
pixel_mem_reg_3008_3071_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3008_3071_12_14_n_0,
      DOB => pixel_mem_reg_3008_3071_12_14_n_1,
      DOC => pixel_mem_reg_3008_3071_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3008_3071_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3008_3071_0_2_i_1_n_0
    );
pixel_mem_reg_3008_3071_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3008_3071_15_17_n_0,
      DOB => pixel_mem_reg_3008_3071_15_17_n_1,
      DOC => pixel_mem_reg_3008_3071_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3008_3071_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3008_3071_0_2_i_1_n_0
    );
pixel_mem_reg_3008_3071_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3008_3071_18_20_n_0,
      DOB => pixel_mem_reg_3008_3071_18_20_n_1,
      DOC => pixel_mem_reg_3008_3071_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3008_3071_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3008_3071_0_2_i_1_n_0
    );
pixel_mem_reg_3008_3071_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3008_3071_21_23_n_0,
      DOB => pixel_mem_reg_3008_3071_21_23_n_1,
      DOC => pixel_mem_reg_3008_3071_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3008_3071_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3008_3071_0_2_i_1_n_0
    );
pixel_mem_reg_3008_3071_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3008_3071_3_5_n_0,
      DOB => pixel_mem_reg_3008_3071_3_5_n_1,
      DOC => pixel_mem_reg_3008_3071_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3008_3071_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3008_3071_0_2_i_1_n_0
    );
pixel_mem_reg_3008_3071_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3008_3071_6_8_n_0,
      DOB => pixel_mem_reg_3008_3071_6_8_n_1,
      DOC => pixel_mem_reg_3008_3071_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3008_3071_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3008_3071_0_2_i_1_n_0
    );
pixel_mem_reg_3008_3071_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3008_3071_9_11_n_0,
      DOB => pixel_mem_reg_3008_3071_9_11_n_1,
      DOC => pixel_mem_reg_3008_3071_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3008_3071_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3008_3071_0_2_i_1_n_0
    );
pixel_mem_reg_3072_3135_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3072_3135_0_2_n_0,
      DOB => pixel_mem_reg_3072_3135_0_2_n_1,
      DOC => pixel_mem_reg_3072_3135_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3072_3135_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3072_3135_0_2_i_1_n_0
    );
pixel_mem_reg_3072_3135_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_out(11),
      I1 => p_0_out(10),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_0_63_0_2_i_6_n_0,
      I4 => p_0_out(9),
      I5 => p_0_out(8),
      O => pixel_mem_reg_3072_3135_0_2_i_1_n_0
    );
pixel_mem_reg_3072_3135_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3072_3135_12_14_n_0,
      DOB => pixel_mem_reg_3072_3135_12_14_n_1,
      DOC => pixel_mem_reg_3072_3135_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3072_3135_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3072_3135_0_2_i_1_n_0
    );
pixel_mem_reg_3072_3135_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3072_3135_15_17_n_0,
      DOB => pixel_mem_reg_3072_3135_15_17_n_1,
      DOC => pixel_mem_reg_3072_3135_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3072_3135_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3072_3135_0_2_i_1_n_0
    );
pixel_mem_reg_3072_3135_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3072_3135_18_20_n_0,
      DOB => pixel_mem_reg_3072_3135_18_20_n_1,
      DOC => pixel_mem_reg_3072_3135_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3072_3135_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3072_3135_0_2_i_1_n_0
    );
pixel_mem_reg_3072_3135_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3072_3135_21_23_n_0,
      DOB => pixel_mem_reg_3072_3135_21_23_n_1,
      DOC => pixel_mem_reg_3072_3135_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3072_3135_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3072_3135_0_2_i_1_n_0
    );
pixel_mem_reg_3072_3135_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3072_3135_3_5_n_0,
      DOB => pixel_mem_reg_3072_3135_3_5_n_1,
      DOC => pixel_mem_reg_3072_3135_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3072_3135_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3072_3135_0_2_i_1_n_0
    );
pixel_mem_reg_3072_3135_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3072_3135_6_8_n_0,
      DOB => pixel_mem_reg_3072_3135_6_8_n_1,
      DOC => pixel_mem_reg_3072_3135_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3072_3135_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3072_3135_0_2_i_1_n_0
    );
pixel_mem_reg_3072_3135_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3072_3135_9_11_n_0,
      DOB => pixel_mem_reg_3072_3135_9_11_n_1,
      DOC => pixel_mem_reg_3072_3135_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3072_3135_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3072_3135_0_2_i_1_n_0
    );
pixel_mem_reg_3136_3199_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3136_3199_0_2_n_0,
      DOB => pixel_mem_reg_3136_3199_0_2_n_1,
      DOC => pixel_mem_reg_3136_3199_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3136_3199_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3136_3199_0_2_i_1_n_0
    );
pixel_mem_reg_3136_3199_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_out(8),
      I2 => p_0_out(9),
      I3 => p_0_out(6),
      I4 => p_0_out(10),
      I5 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      O => pixel_mem_reg_3136_3199_0_2_i_1_n_0
    );
pixel_mem_reg_3136_3199_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3136_3199_12_14_n_0,
      DOB => pixel_mem_reg_3136_3199_12_14_n_1,
      DOC => pixel_mem_reg_3136_3199_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3136_3199_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3136_3199_0_2_i_1_n_0
    );
pixel_mem_reg_3136_3199_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3136_3199_15_17_n_0,
      DOB => pixel_mem_reg_3136_3199_15_17_n_1,
      DOC => pixel_mem_reg_3136_3199_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3136_3199_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3136_3199_0_2_i_1_n_0
    );
pixel_mem_reg_3136_3199_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3136_3199_18_20_n_0,
      DOB => pixel_mem_reg_3136_3199_18_20_n_1,
      DOC => pixel_mem_reg_3136_3199_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3136_3199_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3136_3199_0_2_i_1_n_0
    );
pixel_mem_reg_3136_3199_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3136_3199_21_23_n_0,
      DOB => pixel_mem_reg_3136_3199_21_23_n_1,
      DOC => pixel_mem_reg_3136_3199_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3136_3199_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3136_3199_0_2_i_1_n_0
    );
pixel_mem_reg_3136_3199_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3136_3199_3_5_n_0,
      DOB => pixel_mem_reg_3136_3199_3_5_n_1,
      DOC => pixel_mem_reg_3136_3199_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3136_3199_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3136_3199_0_2_i_1_n_0
    );
pixel_mem_reg_3136_3199_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3136_3199_6_8_n_0,
      DOB => pixel_mem_reg_3136_3199_6_8_n_1,
      DOC => pixel_mem_reg_3136_3199_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3136_3199_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3136_3199_0_2_i_1_n_0
    );
pixel_mem_reg_3136_3199_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3136_3199_9_11_n_0,
      DOB => pixel_mem_reg_3136_3199_9_11_n_1,
      DOC => pixel_mem_reg_3136_3199_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3136_3199_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3136_3199_0_2_i_1_n_0
    );
pixel_mem_reg_3200_3263_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3200_3263_0_2_n_0,
      DOB => pixel_mem_reg_3200_3263_0_2_n_1,
      DOC => pixel_mem_reg_3200_3263_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3200_3263_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3200_3263_0_2_i_1_n_0
    );
pixel_mem_reg_3200_3263_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_out(8),
      I2 => p_0_out(9),
      I3 => p_0_out(7),
      I4 => p_0_out(10),
      I5 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      O => pixel_mem_reg_3200_3263_0_2_i_1_n_0
    );
pixel_mem_reg_3200_3263_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3200_3263_12_14_n_0,
      DOB => pixel_mem_reg_3200_3263_12_14_n_1,
      DOC => pixel_mem_reg_3200_3263_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3200_3263_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3200_3263_0_2_i_1_n_0
    );
pixel_mem_reg_3200_3263_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3200_3263_15_17_n_0,
      DOB => pixel_mem_reg_3200_3263_15_17_n_1,
      DOC => pixel_mem_reg_3200_3263_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3200_3263_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3200_3263_0_2_i_1_n_0
    );
pixel_mem_reg_3200_3263_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3200_3263_18_20_n_0,
      DOB => pixel_mem_reg_3200_3263_18_20_n_1,
      DOC => pixel_mem_reg_3200_3263_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3200_3263_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3200_3263_0_2_i_1_n_0
    );
pixel_mem_reg_3200_3263_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3200_3263_21_23_n_0,
      DOB => pixel_mem_reg_3200_3263_21_23_n_1,
      DOC => pixel_mem_reg_3200_3263_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3200_3263_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3200_3263_0_2_i_1_n_0
    );
pixel_mem_reg_3200_3263_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3200_3263_3_5_n_0,
      DOB => pixel_mem_reg_3200_3263_3_5_n_1,
      DOC => pixel_mem_reg_3200_3263_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3200_3263_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3200_3263_0_2_i_1_n_0
    );
pixel_mem_reg_3200_3263_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3200_3263_6_8_n_0,
      DOB => pixel_mem_reg_3200_3263_6_8_n_1,
      DOC => pixel_mem_reg_3200_3263_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3200_3263_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3200_3263_0_2_i_1_n_0
    );
pixel_mem_reg_3200_3263_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3200_3263_9_11_n_0,
      DOB => pixel_mem_reg_3200_3263_9_11_n_1,
      DOC => pixel_mem_reg_3200_3263_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3200_3263_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3200_3263_0_2_i_1_n_0
    );
pixel_mem_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_320_383_0_2_n_0,
      DOB => pixel_mem_reg_320_383_0_2_n_1,
      DOC => pixel_mem_reg_320_383_0_2_n_2,
      DOD => NLW_pixel_mem_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_320_383_0_2_i_1_n_0
    );
pixel_mem_reg_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => p_0_out(8),
      I1 => p_0_out(6),
      I2 => p_0_in1_in,
      I3 => p_0_out(9),
      I4 => p_0_out(7),
      I5 => pixel_mem_reg_192_255_0_2_i_2_n_0,
      O => pixel_mem_reg_320_383_0_2_i_1_n_0
    );
pixel_mem_reg_320_383_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_320_383_12_14_n_0,
      DOB => pixel_mem_reg_320_383_12_14_n_1,
      DOC => pixel_mem_reg_320_383_12_14_n_2,
      DOD => NLW_pixel_mem_reg_320_383_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_320_383_0_2_i_1_n_0
    );
pixel_mem_reg_320_383_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_320_383_15_17_n_0,
      DOB => pixel_mem_reg_320_383_15_17_n_1,
      DOC => pixel_mem_reg_320_383_15_17_n_2,
      DOD => NLW_pixel_mem_reg_320_383_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_320_383_0_2_i_1_n_0
    );
pixel_mem_reg_320_383_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_320_383_18_20_n_0,
      DOB => pixel_mem_reg_320_383_18_20_n_1,
      DOC => pixel_mem_reg_320_383_18_20_n_2,
      DOD => NLW_pixel_mem_reg_320_383_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_320_383_0_2_i_1_n_0
    );
pixel_mem_reg_320_383_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_320_383_21_23_n_0,
      DOB => pixel_mem_reg_320_383_21_23_n_1,
      DOC => pixel_mem_reg_320_383_21_23_n_2,
      DOD => NLW_pixel_mem_reg_320_383_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_320_383_0_2_i_1_n_0
    );
pixel_mem_reg_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_320_383_3_5_n_0,
      DOB => pixel_mem_reg_320_383_3_5_n_1,
      DOC => pixel_mem_reg_320_383_3_5_n_2,
      DOD => NLW_pixel_mem_reg_320_383_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_320_383_0_2_i_1_n_0
    );
pixel_mem_reg_320_383_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_320_383_6_8_n_0,
      DOB => pixel_mem_reg_320_383_6_8_n_1,
      DOC => pixel_mem_reg_320_383_6_8_n_2,
      DOD => NLW_pixel_mem_reg_320_383_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_320_383_0_2_i_1_n_0
    );
pixel_mem_reg_320_383_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_320_383_9_11_n_0,
      DOB => pixel_mem_reg_320_383_9_11_n_1,
      DOC => pixel_mem_reg_320_383_9_11_n_2,
      DOD => NLW_pixel_mem_reg_320_383_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_320_383_0_2_i_1_n_0
    );
pixel_mem_reg_3264_3327_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3264_3327_0_2_n_0,
      DOB => pixel_mem_reg_3264_3327_0_2_n_1,
      DOC => pixel_mem_reg_3264_3327_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3264_3327_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3264_3327_0_2_i_1_n_0
    );
pixel_mem_reg_3264_3327_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => p_0_out(8),
      I1 => p_0_in1_in,
      I2 => p_0_out(9),
      I3 => pixel_mem_reg_448_511_0_2_i_2_n_0,
      I4 => p_0_out(10),
      I5 => p_0_out(11),
      O => pixel_mem_reg_3264_3327_0_2_i_1_n_0
    );
pixel_mem_reg_3264_3327_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3264_3327_12_14_n_0,
      DOB => pixel_mem_reg_3264_3327_12_14_n_1,
      DOC => pixel_mem_reg_3264_3327_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3264_3327_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3264_3327_0_2_i_1_n_0
    );
pixel_mem_reg_3264_3327_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3264_3327_15_17_n_0,
      DOB => pixel_mem_reg_3264_3327_15_17_n_1,
      DOC => pixel_mem_reg_3264_3327_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3264_3327_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3264_3327_0_2_i_1_n_0
    );
pixel_mem_reg_3264_3327_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3264_3327_18_20_n_0,
      DOB => pixel_mem_reg_3264_3327_18_20_n_1,
      DOC => pixel_mem_reg_3264_3327_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3264_3327_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3264_3327_0_2_i_1_n_0
    );
pixel_mem_reg_3264_3327_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3264_3327_21_23_n_0,
      DOB => pixel_mem_reg_3264_3327_21_23_n_1,
      DOC => pixel_mem_reg_3264_3327_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3264_3327_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3264_3327_0_2_i_1_n_0
    );
pixel_mem_reg_3264_3327_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3264_3327_3_5_n_0,
      DOB => pixel_mem_reg_3264_3327_3_5_n_1,
      DOC => pixel_mem_reg_3264_3327_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3264_3327_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3264_3327_0_2_i_1_n_0
    );
pixel_mem_reg_3264_3327_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3264_3327_6_8_n_0,
      DOB => pixel_mem_reg_3264_3327_6_8_n_1,
      DOC => pixel_mem_reg_3264_3327_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3264_3327_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3264_3327_0_2_i_1_n_0
    );
pixel_mem_reg_3264_3327_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3264_3327_9_11_n_0,
      DOB => pixel_mem_reg_3264_3327_9_11_n_1,
      DOC => pixel_mem_reg_3264_3327_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3264_3327_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3264_3327_0_2_i_1_n_0
    );
pixel_mem_reg_3328_3391_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3328_3391_0_2_n_0,
      DOB => pixel_mem_reg_3328_3391_0_2_n_1,
      DOC => pixel_mem_reg_3328_3391_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3328_3391_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3328_3391_0_2_i_1_n_0
    );
pixel_mem_reg_3328_3391_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_out(7),
      I2 => p_0_out(9),
      I3 => p_0_out(8),
      I4 => p_0_out(10),
      I5 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      O => pixel_mem_reg_3328_3391_0_2_i_1_n_0
    );
pixel_mem_reg_3328_3391_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3328_3391_12_14_n_0,
      DOB => pixel_mem_reg_3328_3391_12_14_n_1,
      DOC => pixel_mem_reg_3328_3391_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3328_3391_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3328_3391_0_2_i_1_n_0
    );
pixel_mem_reg_3328_3391_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3328_3391_15_17_n_0,
      DOB => pixel_mem_reg_3328_3391_15_17_n_1,
      DOC => pixel_mem_reg_3328_3391_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3328_3391_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3328_3391_0_2_i_1_n_0
    );
pixel_mem_reg_3328_3391_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3328_3391_18_20_n_0,
      DOB => pixel_mem_reg_3328_3391_18_20_n_1,
      DOC => pixel_mem_reg_3328_3391_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3328_3391_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3328_3391_0_2_i_1_n_0
    );
pixel_mem_reg_3328_3391_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3328_3391_21_23_n_0,
      DOB => pixel_mem_reg_3328_3391_21_23_n_1,
      DOC => pixel_mem_reg_3328_3391_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3328_3391_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3328_3391_0_2_i_1_n_0
    );
pixel_mem_reg_3328_3391_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3328_3391_3_5_n_0,
      DOB => pixel_mem_reg_3328_3391_3_5_n_1,
      DOC => pixel_mem_reg_3328_3391_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3328_3391_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3328_3391_0_2_i_1_n_0
    );
pixel_mem_reg_3328_3391_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3328_3391_6_8_n_0,
      DOB => pixel_mem_reg_3328_3391_6_8_n_1,
      DOC => pixel_mem_reg_3328_3391_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3328_3391_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3328_3391_0_2_i_1_n_0
    );
pixel_mem_reg_3328_3391_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3328_3391_9_11_n_0,
      DOB => pixel_mem_reg_3328_3391_9_11_n_1,
      DOC => pixel_mem_reg_3328_3391_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3328_3391_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3328_3391_0_2_i_1_n_0
    );
pixel_mem_reg_3392_3455_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3392_3455_0_2_n_0,
      DOB => pixel_mem_reg_3392_3455_0_2_n_1,
      DOC => pixel_mem_reg_3392_3455_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3392_3455_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3392_3455_0_2_i_1_n_0
    );
pixel_mem_reg_3392_3455_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_in1_in,
      I2 => p_0_out(9),
      I3 => p_0_out(6),
      I4 => p_0_out(8),
      I5 => pixel_mem_reg_3392_3455_0_2_i_2_n_0,
      O => pixel_mem_reg_3392_3455_0_2_i_1_n_0
    );
pixel_mem_reg_3392_3455_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_out(10),
      I1 => p_0_out(11),
      O => pixel_mem_reg_3392_3455_0_2_i_2_n_0
    );
pixel_mem_reg_3392_3455_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3392_3455_12_14_n_0,
      DOB => pixel_mem_reg_3392_3455_12_14_n_1,
      DOC => pixel_mem_reg_3392_3455_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3392_3455_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3392_3455_0_2_i_1_n_0
    );
pixel_mem_reg_3392_3455_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3392_3455_15_17_n_0,
      DOB => pixel_mem_reg_3392_3455_15_17_n_1,
      DOC => pixel_mem_reg_3392_3455_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3392_3455_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3392_3455_0_2_i_1_n_0
    );
pixel_mem_reg_3392_3455_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3392_3455_18_20_n_0,
      DOB => pixel_mem_reg_3392_3455_18_20_n_1,
      DOC => pixel_mem_reg_3392_3455_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3392_3455_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3392_3455_0_2_i_1_n_0
    );
pixel_mem_reg_3392_3455_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3392_3455_21_23_n_0,
      DOB => pixel_mem_reg_3392_3455_21_23_n_1,
      DOC => pixel_mem_reg_3392_3455_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3392_3455_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3392_3455_0_2_i_1_n_0
    );
pixel_mem_reg_3392_3455_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3392_3455_3_5_n_0,
      DOB => pixel_mem_reg_3392_3455_3_5_n_1,
      DOC => pixel_mem_reg_3392_3455_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3392_3455_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3392_3455_0_2_i_1_n_0
    );
pixel_mem_reg_3392_3455_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3392_3455_6_8_n_0,
      DOB => pixel_mem_reg_3392_3455_6_8_n_1,
      DOC => pixel_mem_reg_3392_3455_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3392_3455_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3392_3455_0_2_i_1_n_0
    );
pixel_mem_reg_3392_3455_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3392_3455_9_11_n_0,
      DOB => pixel_mem_reg_3392_3455_9_11_n_1,
      DOC => pixel_mem_reg_3392_3455_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3392_3455_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3392_3455_0_2_i_1_n_0
    );
pixel_mem_reg_3456_3519_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3456_3519_0_2_n_0,
      DOB => pixel_mem_reg_3456_3519_0_2_n_1,
      DOC => pixel_mem_reg_3456_3519_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3456_3519_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3456_3519_0_2_i_1_n_0
    );
pixel_mem_reg_3456_3519_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_in1_in,
      I2 => p_0_out(9),
      I3 => p_0_out(7),
      I4 => p_0_out(8),
      I5 => pixel_mem_reg_3392_3455_0_2_i_2_n_0,
      O => pixel_mem_reg_3456_3519_0_2_i_1_n_0
    );
pixel_mem_reg_3456_3519_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3456_3519_12_14_n_0,
      DOB => pixel_mem_reg_3456_3519_12_14_n_1,
      DOC => pixel_mem_reg_3456_3519_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3456_3519_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3456_3519_0_2_i_1_n_0
    );
pixel_mem_reg_3456_3519_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3456_3519_15_17_n_0,
      DOB => pixel_mem_reg_3456_3519_15_17_n_1,
      DOC => pixel_mem_reg_3456_3519_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3456_3519_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3456_3519_0_2_i_1_n_0
    );
pixel_mem_reg_3456_3519_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3456_3519_18_20_n_0,
      DOB => pixel_mem_reg_3456_3519_18_20_n_1,
      DOC => pixel_mem_reg_3456_3519_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3456_3519_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3456_3519_0_2_i_1_n_0
    );
pixel_mem_reg_3456_3519_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3456_3519_21_23_n_0,
      DOB => pixel_mem_reg_3456_3519_21_23_n_1,
      DOC => pixel_mem_reg_3456_3519_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3456_3519_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3456_3519_0_2_i_1_n_0
    );
pixel_mem_reg_3456_3519_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3456_3519_3_5_n_0,
      DOB => pixel_mem_reg_3456_3519_3_5_n_1,
      DOC => pixel_mem_reg_3456_3519_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3456_3519_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3456_3519_0_2_i_1_n_0
    );
pixel_mem_reg_3456_3519_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3456_3519_6_8_n_0,
      DOB => pixel_mem_reg_3456_3519_6_8_n_1,
      DOC => pixel_mem_reg_3456_3519_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3456_3519_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3456_3519_0_2_i_1_n_0
    );
pixel_mem_reg_3456_3519_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3456_3519_9_11_n_0,
      DOB => pixel_mem_reg_3456_3519_9_11_n_1,
      DOC => pixel_mem_reg_3456_3519_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3456_3519_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3456_3519_0_2_i_1_n_0
    );
pixel_mem_reg_3520_3583_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3520_3583_0_2_n_0,
      DOB => pixel_mem_reg_3520_3583_0_2_n_1,
      DOC => pixel_mem_reg_3520_3583_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3520_3583_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3520_3583_0_2_i_1_n_0
    );
pixel_mem_reg_3520_3583_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      I1 => p_0_out(9),
      I2 => p_0_out(6),
      I3 => p_0_out(7),
      I4 => p_0_out(8),
      I5 => p_0_out(10),
      O => pixel_mem_reg_3520_3583_0_2_i_1_n_0
    );
pixel_mem_reg_3520_3583_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3520_3583_12_14_n_0,
      DOB => pixel_mem_reg_3520_3583_12_14_n_1,
      DOC => pixel_mem_reg_3520_3583_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3520_3583_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3520_3583_0_2_i_1_n_0
    );
pixel_mem_reg_3520_3583_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3520_3583_15_17_n_0,
      DOB => pixel_mem_reg_3520_3583_15_17_n_1,
      DOC => pixel_mem_reg_3520_3583_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3520_3583_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3520_3583_0_2_i_1_n_0
    );
pixel_mem_reg_3520_3583_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3520_3583_18_20_n_0,
      DOB => pixel_mem_reg_3520_3583_18_20_n_1,
      DOC => pixel_mem_reg_3520_3583_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3520_3583_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3520_3583_0_2_i_1_n_0
    );
pixel_mem_reg_3520_3583_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3520_3583_21_23_n_0,
      DOB => pixel_mem_reg_3520_3583_21_23_n_1,
      DOC => pixel_mem_reg_3520_3583_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3520_3583_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3520_3583_0_2_i_1_n_0
    );
pixel_mem_reg_3520_3583_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3520_3583_3_5_n_0,
      DOB => pixel_mem_reg_3520_3583_3_5_n_1,
      DOC => pixel_mem_reg_3520_3583_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3520_3583_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3520_3583_0_2_i_1_n_0
    );
pixel_mem_reg_3520_3583_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3520_3583_6_8_n_0,
      DOB => pixel_mem_reg_3520_3583_6_8_n_1,
      DOC => pixel_mem_reg_3520_3583_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3520_3583_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3520_3583_0_2_i_1_n_0
    );
pixel_mem_reg_3520_3583_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3520_3583_9_11_n_0,
      DOB => pixel_mem_reg_3520_3583_9_11_n_1,
      DOC => pixel_mem_reg_3520_3583_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3520_3583_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3520_3583_0_2_i_1_n_0
    );
pixel_mem_reg_3584_3647_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3584_3647_0_2_n_0,
      DOB => pixel_mem_reg_3584_3647_0_2_n_1,
      DOC => pixel_mem_reg_3584_3647_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3584_3647_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3584_3647_0_2_i_1_n_0
    );
pixel_mem_reg_3584_3647_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_out(7),
      I2 => p_0_out(8),
      I3 => p_0_out(9),
      I4 => p_0_out(10),
      I5 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      O => pixel_mem_reg_3584_3647_0_2_i_1_n_0
    );
pixel_mem_reg_3584_3647_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3584_3647_12_14_n_0,
      DOB => pixel_mem_reg_3584_3647_12_14_n_1,
      DOC => pixel_mem_reg_3584_3647_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3584_3647_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3584_3647_0_2_i_1_n_0
    );
pixel_mem_reg_3584_3647_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3584_3647_15_17_n_0,
      DOB => pixel_mem_reg_3584_3647_15_17_n_1,
      DOC => pixel_mem_reg_3584_3647_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3584_3647_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3584_3647_0_2_i_1_n_0
    );
pixel_mem_reg_3584_3647_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3584_3647_18_20_n_0,
      DOB => pixel_mem_reg_3584_3647_18_20_n_1,
      DOC => pixel_mem_reg_3584_3647_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3584_3647_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3584_3647_0_2_i_1_n_0
    );
pixel_mem_reg_3584_3647_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3584_3647_21_23_n_0,
      DOB => pixel_mem_reg_3584_3647_21_23_n_1,
      DOC => pixel_mem_reg_3584_3647_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3584_3647_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3584_3647_0_2_i_1_n_0
    );
pixel_mem_reg_3584_3647_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3584_3647_3_5_n_0,
      DOB => pixel_mem_reg_3584_3647_3_5_n_1,
      DOC => pixel_mem_reg_3584_3647_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3584_3647_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3584_3647_0_2_i_1_n_0
    );
pixel_mem_reg_3584_3647_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3584_3647_6_8_n_0,
      DOB => pixel_mem_reg_3584_3647_6_8_n_1,
      DOC => pixel_mem_reg_3584_3647_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3584_3647_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3584_3647_0_2_i_1_n_0
    );
pixel_mem_reg_3584_3647_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3584_3647_9_11_n_0,
      DOB => pixel_mem_reg_3584_3647_9_11_n_1,
      DOC => pixel_mem_reg_3584_3647_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3584_3647_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3584_3647_0_2_i_1_n_0
    );
pixel_mem_reg_3648_3711_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3648_3711_0_2_n_0,
      DOB => pixel_mem_reg_3648_3711_0_2_n_1,
      DOC => pixel_mem_reg_3648_3711_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3648_3711_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3648_3711_0_2_i_1_n_0
    );
pixel_mem_reg_3648_3711_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_in1_in,
      I2 => p_0_out(8),
      I3 => p_0_out(6),
      I4 => p_0_out(9),
      I5 => pixel_mem_reg_3392_3455_0_2_i_2_n_0,
      O => pixel_mem_reg_3648_3711_0_2_i_1_n_0
    );
pixel_mem_reg_3648_3711_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3648_3711_12_14_n_0,
      DOB => pixel_mem_reg_3648_3711_12_14_n_1,
      DOC => pixel_mem_reg_3648_3711_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3648_3711_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3648_3711_0_2_i_1_n_0
    );
pixel_mem_reg_3648_3711_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3648_3711_15_17_n_0,
      DOB => pixel_mem_reg_3648_3711_15_17_n_1,
      DOC => pixel_mem_reg_3648_3711_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3648_3711_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3648_3711_0_2_i_1_n_0
    );
pixel_mem_reg_3648_3711_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3648_3711_18_20_n_0,
      DOB => pixel_mem_reg_3648_3711_18_20_n_1,
      DOC => pixel_mem_reg_3648_3711_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3648_3711_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3648_3711_0_2_i_1_n_0
    );
pixel_mem_reg_3648_3711_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3648_3711_21_23_n_0,
      DOB => pixel_mem_reg_3648_3711_21_23_n_1,
      DOC => pixel_mem_reg_3648_3711_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3648_3711_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3648_3711_0_2_i_1_n_0
    );
pixel_mem_reg_3648_3711_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3648_3711_3_5_n_0,
      DOB => pixel_mem_reg_3648_3711_3_5_n_1,
      DOC => pixel_mem_reg_3648_3711_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3648_3711_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3648_3711_0_2_i_1_n_0
    );
pixel_mem_reg_3648_3711_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3648_3711_6_8_n_0,
      DOB => pixel_mem_reg_3648_3711_6_8_n_1,
      DOC => pixel_mem_reg_3648_3711_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3648_3711_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3648_3711_0_2_i_1_n_0
    );
pixel_mem_reg_3648_3711_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3648_3711_9_11_n_0,
      DOB => pixel_mem_reg_3648_3711_9_11_n_1,
      DOC => pixel_mem_reg_3648_3711_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3648_3711_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3648_3711_0_2_i_1_n_0
    );
pixel_mem_reg_3712_3775_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3712_3775_0_2_n_0,
      DOB => pixel_mem_reg_3712_3775_0_2_n_1,
      DOC => pixel_mem_reg_3712_3775_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3712_3775_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3712_3775_0_2_i_1_n_0
    );
pixel_mem_reg_3712_3775_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_in1_in,
      I2 => p_0_out(8),
      I3 => p_0_out(7),
      I4 => p_0_out(9),
      I5 => pixel_mem_reg_3392_3455_0_2_i_2_n_0,
      O => pixel_mem_reg_3712_3775_0_2_i_1_n_0
    );
pixel_mem_reg_3712_3775_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3712_3775_12_14_n_0,
      DOB => pixel_mem_reg_3712_3775_12_14_n_1,
      DOC => pixel_mem_reg_3712_3775_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3712_3775_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3712_3775_0_2_i_1_n_0
    );
pixel_mem_reg_3712_3775_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3712_3775_15_17_n_0,
      DOB => pixel_mem_reg_3712_3775_15_17_n_1,
      DOC => pixel_mem_reg_3712_3775_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3712_3775_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3712_3775_0_2_i_1_n_0
    );
pixel_mem_reg_3712_3775_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3712_3775_18_20_n_0,
      DOB => pixel_mem_reg_3712_3775_18_20_n_1,
      DOC => pixel_mem_reg_3712_3775_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3712_3775_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3712_3775_0_2_i_1_n_0
    );
pixel_mem_reg_3712_3775_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3712_3775_21_23_n_0,
      DOB => pixel_mem_reg_3712_3775_21_23_n_1,
      DOC => pixel_mem_reg_3712_3775_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3712_3775_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3712_3775_0_2_i_1_n_0
    );
pixel_mem_reg_3712_3775_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3712_3775_3_5_n_0,
      DOB => pixel_mem_reg_3712_3775_3_5_n_1,
      DOC => pixel_mem_reg_3712_3775_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3712_3775_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3712_3775_0_2_i_1_n_0
    );
pixel_mem_reg_3712_3775_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3712_3775_6_8_n_0,
      DOB => pixel_mem_reg_3712_3775_6_8_n_1,
      DOC => pixel_mem_reg_3712_3775_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3712_3775_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3712_3775_0_2_i_1_n_0
    );
pixel_mem_reg_3712_3775_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3712_3775_9_11_n_0,
      DOB => pixel_mem_reg_3712_3775_9_11_n_1,
      DOC => pixel_mem_reg_3712_3775_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3712_3775_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3712_3775_0_2_i_1_n_0
    );
pixel_mem_reg_3776_3839_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3776_3839_0_2_n_0,
      DOB => pixel_mem_reg_3776_3839_0_2_n_1,
      DOC => pixel_mem_reg_3776_3839_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3776_3839_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3776_3839_0_2_i_1_n_0
    );
pixel_mem_reg_3776_3839_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      I1 => p_0_out(8),
      I2 => p_0_out(6),
      I3 => p_0_out(7),
      I4 => p_0_out(9),
      I5 => p_0_out(10),
      O => pixel_mem_reg_3776_3839_0_2_i_1_n_0
    );
pixel_mem_reg_3776_3839_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3776_3839_12_14_n_0,
      DOB => pixel_mem_reg_3776_3839_12_14_n_1,
      DOC => pixel_mem_reg_3776_3839_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3776_3839_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3776_3839_0_2_i_1_n_0
    );
pixel_mem_reg_3776_3839_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3776_3839_15_17_n_0,
      DOB => pixel_mem_reg_3776_3839_15_17_n_1,
      DOC => pixel_mem_reg_3776_3839_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3776_3839_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3776_3839_0_2_i_1_n_0
    );
pixel_mem_reg_3776_3839_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3776_3839_18_20_n_0,
      DOB => pixel_mem_reg_3776_3839_18_20_n_1,
      DOC => pixel_mem_reg_3776_3839_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3776_3839_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3776_3839_0_2_i_1_n_0
    );
pixel_mem_reg_3776_3839_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3776_3839_21_23_n_0,
      DOB => pixel_mem_reg_3776_3839_21_23_n_1,
      DOC => pixel_mem_reg_3776_3839_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3776_3839_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3776_3839_0_2_i_1_n_0
    );
pixel_mem_reg_3776_3839_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3776_3839_3_5_n_0,
      DOB => pixel_mem_reg_3776_3839_3_5_n_1,
      DOC => pixel_mem_reg_3776_3839_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3776_3839_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3776_3839_0_2_i_1_n_0
    );
pixel_mem_reg_3776_3839_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3776_3839_6_8_n_0,
      DOB => pixel_mem_reg_3776_3839_6_8_n_1,
      DOC => pixel_mem_reg_3776_3839_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3776_3839_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3776_3839_0_2_i_1_n_0
    );
pixel_mem_reg_3776_3839_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3776_3839_9_11_n_0,
      DOB => pixel_mem_reg_3776_3839_9_11_n_1,
      DOC => pixel_mem_reg_3776_3839_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3776_3839_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3776_3839_0_2_i_1_n_0
    );
pixel_mem_reg_3840_3903_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3840_3903_0_2_n_0,
      DOB => pixel_mem_reg_3840_3903_0_2_n_1,
      DOC => pixel_mem_reg_3840_3903_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3840_3903_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3840_3903_0_2_i_1_n_0
    );
pixel_mem_reg_3840_3903_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_in1_in,
      I2 => p_0_out(7),
      I3 => p_0_out(8),
      I4 => p_0_out(9),
      I5 => pixel_mem_reg_3392_3455_0_2_i_2_n_0,
      O => pixel_mem_reg_3840_3903_0_2_i_1_n_0
    );
pixel_mem_reg_3840_3903_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3840_3903_12_14_n_0,
      DOB => pixel_mem_reg_3840_3903_12_14_n_1,
      DOC => pixel_mem_reg_3840_3903_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3840_3903_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3840_3903_0_2_i_1_n_0
    );
pixel_mem_reg_3840_3903_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3840_3903_15_17_n_0,
      DOB => pixel_mem_reg_3840_3903_15_17_n_1,
      DOC => pixel_mem_reg_3840_3903_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3840_3903_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3840_3903_0_2_i_1_n_0
    );
pixel_mem_reg_3840_3903_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3840_3903_18_20_n_0,
      DOB => pixel_mem_reg_3840_3903_18_20_n_1,
      DOC => pixel_mem_reg_3840_3903_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3840_3903_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3840_3903_0_2_i_1_n_0
    );
pixel_mem_reg_3840_3903_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3840_3903_21_23_n_0,
      DOB => pixel_mem_reg_3840_3903_21_23_n_1,
      DOC => pixel_mem_reg_3840_3903_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3840_3903_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3840_3903_0_2_i_1_n_0
    );
pixel_mem_reg_3840_3903_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3840_3903_3_5_n_0,
      DOB => pixel_mem_reg_3840_3903_3_5_n_1,
      DOC => pixel_mem_reg_3840_3903_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3840_3903_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3840_3903_0_2_i_1_n_0
    );
pixel_mem_reg_3840_3903_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3840_3903_6_8_n_0,
      DOB => pixel_mem_reg_3840_3903_6_8_n_1,
      DOC => pixel_mem_reg_3840_3903_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3840_3903_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3840_3903_0_2_i_1_n_0
    );
pixel_mem_reg_3840_3903_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3840_3903_9_11_n_0,
      DOB => pixel_mem_reg_3840_3903_9_11_n_1,
      DOC => pixel_mem_reg_3840_3903_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3840_3903_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3840_3903_0_2_i_1_n_0
    );
pixel_mem_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_384_447_0_2_n_0,
      DOB => pixel_mem_reg_384_447_0_2_n_1,
      DOC => pixel_mem_reg_384_447_0_2_n_2,
      DOD => NLW_pixel_mem_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_384_447_0_2_i_1_n_0
    );
pixel_mem_reg_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => p_0_out(8),
      I1 => p_0_out(7),
      I2 => p_0_in1_in,
      I3 => p_0_out(9),
      I4 => p_0_out(6),
      I5 => pixel_mem_reg_192_255_0_2_i_2_n_0,
      O => pixel_mem_reg_384_447_0_2_i_1_n_0
    );
pixel_mem_reg_384_447_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_384_447_12_14_n_0,
      DOB => pixel_mem_reg_384_447_12_14_n_1,
      DOC => pixel_mem_reg_384_447_12_14_n_2,
      DOD => NLW_pixel_mem_reg_384_447_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_384_447_0_2_i_1_n_0
    );
pixel_mem_reg_384_447_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_384_447_15_17_n_0,
      DOB => pixel_mem_reg_384_447_15_17_n_1,
      DOC => pixel_mem_reg_384_447_15_17_n_2,
      DOD => NLW_pixel_mem_reg_384_447_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_384_447_0_2_i_1_n_0
    );
pixel_mem_reg_384_447_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_384_447_18_20_n_0,
      DOB => pixel_mem_reg_384_447_18_20_n_1,
      DOC => pixel_mem_reg_384_447_18_20_n_2,
      DOD => NLW_pixel_mem_reg_384_447_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_384_447_0_2_i_1_n_0
    );
pixel_mem_reg_384_447_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_384_447_21_23_n_0,
      DOB => pixel_mem_reg_384_447_21_23_n_1,
      DOC => pixel_mem_reg_384_447_21_23_n_2,
      DOD => NLW_pixel_mem_reg_384_447_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_384_447_0_2_i_1_n_0
    );
pixel_mem_reg_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_384_447_3_5_n_0,
      DOB => pixel_mem_reg_384_447_3_5_n_1,
      DOC => pixel_mem_reg_384_447_3_5_n_2,
      DOD => NLW_pixel_mem_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_384_447_0_2_i_1_n_0
    );
pixel_mem_reg_384_447_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_384_447_6_8_n_0,
      DOB => pixel_mem_reg_384_447_6_8_n_1,
      DOC => pixel_mem_reg_384_447_6_8_n_2,
      DOD => NLW_pixel_mem_reg_384_447_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_384_447_0_2_i_1_n_0
    );
pixel_mem_reg_384_447_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_384_447_9_11_n_0,
      DOB => pixel_mem_reg_384_447_9_11_n_1,
      DOC => pixel_mem_reg_384_447_9_11_n_2,
      DOD => NLW_pixel_mem_reg_384_447_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_384_447_0_2_i_1_n_0
    );
pixel_mem_reg_3904_3967_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3904_3967_0_2_n_0,
      DOB => pixel_mem_reg_3904_3967_0_2_n_1,
      DOC => pixel_mem_reg_3904_3967_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3904_3967_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3904_3967_0_2_i_1_n_0
    );
pixel_mem_reg_3904_3967_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      I1 => p_0_out(7),
      I2 => p_0_out(6),
      I3 => p_0_out(8),
      I4 => p_0_out(9),
      I5 => p_0_out(10),
      O => pixel_mem_reg_3904_3967_0_2_i_1_n_0
    );
pixel_mem_reg_3904_3967_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3904_3967_12_14_n_0,
      DOB => pixel_mem_reg_3904_3967_12_14_n_1,
      DOC => pixel_mem_reg_3904_3967_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3904_3967_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3904_3967_0_2_i_1_n_0
    );
pixel_mem_reg_3904_3967_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3904_3967_15_17_n_0,
      DOB => pixel_mem_reg_3904_3967_15_17_n_1,
      DOC => pixel_mem_reg_3904_3967_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3904_3967_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3904_3967_0_2_i_1_n_0
    );
pixel_mem_reg_3904_3967_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3904_3967_18_20_n_0,
      DOB => pixel_mem_reg_3904_3967_18_20_n_1,
      DOC => pixel_mem_reg_3904_3967_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3904_3967_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3904_3967_0_2_i_1_n_0
    );
pixel_mem_reg_3904_3967_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3904_3967_21_23_n_0,
      DOB => pixel_mem_reg_3904_3967_21_23_n_1,
      DOC => pixel_mem_reg_3904_3967_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3904_3967_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3904_3967_0_2_i_1_n_0
    );
pixel_mem_reg_3904_3967_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3904_3967_3_5_n_0,
      DOB => pixel_mem_reg_3904_3967_3_5_n_1,
      DOC => pixel_mem_reg_3904_3967_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3904_3967_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3904_3967_0_2_i_1_n_0
    );
pixel_mem_reg_3904_3967_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3904_3967_6_8_n_0,
      DOB => pixel_mem_reg_3904_3967_6_8_n_1,
      DOC => pixel_mem_reg_3904_3967_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3904_3967_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3904_3967_0_2_i_1_n_0
    );
pixel_mem_reg_3904_3967_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3904_3967_9_11_n_0,
      DOB => pixel_mem_reg_3904_3967_9_11_n_1,
      DOC => pixel_mem_reg_3904_3967_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3904_3967_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3904_3967_0_2_i_1_n_0
    );
pixel_mem_reg_3968_4031_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_3968_4031_0_2_n_0,
      DOB => pixel_mem_reg_3968_4031_0_2_n_1,
      DOC => pixel_mem_reg_3968_4031_0_2_n_2,
      DOD => NLW_pixel_mem_reg_3968_4031_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3968_4031_0_2_i_1_n_0
    );
pixel_mem_reg_3968_4031_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => pixel_mem_reg_2240_2303_0_2_i_2_n_0,
      I1 => p_0_out(6),
      I2 => p_0_out(7),
      I3 => p_0_out(8),
      I4 => p_0_out(9),
      I5 => p_0_out(10),
      O => pixel_mem_reg_3968_4031_0_2_i_1_n_0
    );
pixel_mem_reg_3968_4031_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_3968_4031_12_14_n_0,
      DOB => pixel_mem_reg_3968_4031_12_14_n_1,
      DOC => pixel_mem_reg_3968_4031_12_14_n_2,
      DOD => NLW_pixel_mem_reg_3968_4031_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3968_4031_0_2_i_1_n_0
    );
pixel_mem_reg_3968_4031_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_3968_4031_15_17_n_0,
      DOB => pixel_mem_reg_3968_4031_15_17_n_1,
      DOC => pixel_mem_reg_3968_4031_15_17_n_2,
      DOD => NLW_pixel_mem_reg_3968_4031_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3968_4031_0_2_i_1_n_0
    );
pixel_mem_reg_3968_4031_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_3968_4031_18_20_n_0,
      DOB => pixel_mem_reg_3968_4031_18_20_n_1,
      DOC => pixel_mem_reg_3968_4031_18_20_n_2,
      DOD => NLW_pixel_mem_reg_3968_4031_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3968_4031_0_2_i_1_n_0
    );
pixel_mem_reg_3968_4031_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_3968_4031_21_23_n_0,
      DOB => pixel_mem_reg_3968_4031_21_23_n_1,
      DOC => pixel_mem_reg_3968_4031_21_23_n_2,
      DOD => NLW_pixel_mem_reg_3968_4031_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3968_4031_0_2_i_1_n_0
    );
pixel_mem_reg_3968_4031_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_3968_4031_3_5_n_0,
      DOB => pixel_mem_reg_3968_4031_3_5_n_1,
      DOC => pixel_mem_reg_3968_4031_3_5_n_2,
      DOD => NLW_pixel_mem_reg_3968_4031_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3968_4031_0_2_i_1_n_0
    );
pixel_mem_reg_3968_4031_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_3968_4031_6_8_n_0,
      DOB => pixel_mem_reg_3968_4031_6_8_n_1,
      DOC => pixel_mem_reg_3968_4031_6_8_n_2,
      DOD => NLW_pixel_mem_reg_3968_4031_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3968_4031_0_2_i_1_n_0
    );
pixel_mem_reg_3968_4031_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_3968_4031_9_11_n_0,
      DOB => pixel_mem_reg_3968_4031_9_11_n_1,
      DOC => pixel_mem_reg_3968_4031_9_11_n_2,
      DOD => NLW_pixel_mem_reg_3968_4031_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_3968_4031_0_2_i_1_n_0
    );
pixel_mem_reg_4032_4095_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_4032_4095_0_2_n_0,
      DOB => pixel_mem_reg_4032_4095_0_2_n_1,
      DOC => pixel_mem_reg_4032_4095_0_2_n_2,
      DOD => NLW_pixel_mem_reg_4032_4095_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_4032_4095_0_2_i_1_n_0
    );
pixel_mem_reg_4032_4095_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_out(10),
      I2 => p_0_out(11),
      I3 => pixel_mem_reg_448_511_0_2_i_2_n_0,
      I4 => p_0_out(8),
      I5 => p_0_out(9),
      O => pixel_mem_reg_4032_4095_0_2_i_1_n_0
    );
pixel_mem_reg_4032_4095_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_4032_4095_12_14_n_0,
      DOB => pixel_mem_reg_4032_4095_12_14_n_1,
      DOC => pixel_mem_reg_4032_4095_12_14_n_2,
      DOD => NLW_pixel_mem_reg_4032_4095_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_4032_4095_0_2_i_1_n_0
    );
pixel_mem_reg_4032_4095_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_4032_4095_15_17_n_0,
      DOB => pixel_mem_reg_4032_4095_15_17_n_1,
      DOC => pixel_mem_reg_4032_4095_15_17_n_2,
      DOD => NLW_pixel_mem_reg_4032_4095_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_4032_4095_0_2_i_1_n_0
    );
pixel_mem_reg_4032_4095_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_4032_4095_18_20_n_0,
      DOB => pixel_mem_reg_4032_4095_18_20_n_1,
      DOC => pixel_mem_reg_4032_4095_18_20_n_2,
      DOD => NLW_pixel_mem_reg_4032_4095_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_4032_4095_0_2_i_1_n_0
    );
pixel_mem_reg_4032_4095_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_4032_4095_21_23_n_0,
      DOB => pixel_mem_reg_4032_4095_21_23_n_1,
      DOC => pixel_mem_reg_4032_4095_21_23_n_2,
      DOD => NLW_pixel_mem_reg_4032_4095_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_4032_4095_0_2_i_1_n_0
    );
pixel_mem_reg_4032_4095_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_4032_4095_3_5_n_0,
      DOB => pixel_mem_reg_4032_4095_3_5_n_1,
      DOC => pixel_mem_reg_4032_4095_3_5_n_2,
      DOD => NLW_pixel_mem_reg_4032_4095_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_4032_4095_0_2_i_1_n_0
    );
pixel_mem_reg_4032_4095_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_4032_4095_6_8_n_0,
      DOB => pixel_mem_reg_4032_4095_6_8_n_1,
      DOC => pixel_mem_reg_4032_4095_6_8_n_2,
      DOD => NLW_pixel_mem_reg_4032_4095_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_4032_4095_0_2_i_1_n_0
    );
pixel_mem_reg_4032_4095_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_4032_4095_9_11_n_0,
      DOB => pixel_mem_reg_4032_4095_9_11_n_1,
      DOC => pixel_mem_reg_4032_4095_9_11_n_2,
      DOD => NLW_pixel_mem_reg_4032_4095_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_4032_4095_0_2_i_1_n_0
    );
pixel_mem_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_448_511_0_2_n_0,
      DOB => pixel_mem_reg_448_511_0_2_n_1,
      DOC => pixel_mem_reg_448_511_0_2_n_2,
      DOD => NLW_pixel_mem_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_448_511_0_2_i_1_n_0
    );
pixel_mem_reg_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => p_0_out(9),
      I1 => p_0_out(10),
      I2 => p_0_out(11),
      I3 => pixel_mem_reg_448_511_0_2_i_2_n_0,
      I4 => p_0_in1_in,
      I5 => p_0_out(8),
      O => pixel_mem_reg_448_511_0_2_i_1_n_0
    );
pixel_mem_reg_448_511_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_out(7),
      O => pixel_mem_reg_448_511_0_2_i_2_n_0
    );
pixel_mem_reg_448_511_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_448_511_12_14_n_0,
      DOB => pixel_mem_reg_448_511_12_14_n_1,
      DOC => pixel_mem_reg_448_511_12_14_n_2,
      DOD => NLW_pixel_mem_reg_448_511_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_448_511_0_2_i_1_n_0
    );
pixel_mem_reg_448_511_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_448_511_15_17_n_0,
      DOB => pixel_mem_reg_448_511_15_17_n_1,
      DOC => pixel_mem_reg_448_511_15_17_n_2,
      DOD => NLW_pixel_mem_reg_448_511_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_448_511_0_2_i_1_n_0
    );
pixel_mem_reg_448_511_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_448_511_18_20_n_0,
      DOB => pixel_mem_reg_448_511_18_20_n_1,
      DOC => pixel_mem_reg_448_511_18_20_n_2,
      DOD => NLW_pixel_mem_reg_448_511_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_448_511_0_2_i_1_n_0
    );
pixel_mem_reg_448_511_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_448_511_21_23_n_0,
      DOB => pixel_mem_reg_448_511_21_23_n_1,
      DOC => pixel_mem_reg_448_511_21_23_n_2,
      DOD => NLW_pixel_mem_reg_448_511_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_448_511_0_2_i_1_n_0
    );
pixel_mem_reg_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_448_511_3_5_n_0,
      DOB => pixel_mem_reg_448_511_3_5_n_1,
      DOC => pixel_mem_reg_448_511_3_5_n_2,
      DOD => NLW_pixel_mem_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_448_511_0_2_i_1_n_0
    );
pixel_mem_reg_448_511_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_448_511_6_8_n_0,
      DOB => pixel_mem_reg_448_511_6_8_n_1,
      DOC => pixel_mem_reg_448_511_6_8_n_2,
      DOD => NLW_pixel_mem_reg_448_511_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_448_511_0_2_i_1_n_0
    );
pixel_mem_reg_448_511_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_448_511_9_11_n_0,
      DOB => pixel_mem_reg_448_511_9_11_n_1,
      DOC => pixel_mem_reg_448_511_9_11_n_2,
      DOD => NLW_pixel_mem_reg_448_511_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_448_511_0_2_i_1_n_0
    );
pixel_mem_reg_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_512_575_0_2_n_0,
      DOB => pixel_mem_reg_512_575_0_2_n_1,
      DOC => pixel_mem_reg_512_575_0_2_n_2,
      DOD => NLW_pixel_mem_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_512_575_0_2_i_1_n_0
    );
pixel_mem_reg_512_575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => p_0_out(9),
      I1 => p_0_out(11),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_0_63_0_2_i_6_n_0,
      I4 => p_0_out(10),
      I5 => p_0_out(8),
      O => pixel_mem_reg_512_575_0_2_i_1_n_0
    );
pixel_mem_reg_512_575_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_512_575_12_14_n_0,
      DOB => pixel_mem_reg_512_575_12_14_n_1,
      DOC => pixel_mem_reg_512_575_12_14_n_2,
      DOD => NLW_pixel_mem_reg_512_575_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_512_575_0_2_i_1_n_0
    );
pixel_mem_reg_512_575_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_512_575_15_17_n_0,
      DOB => pixel_mem_reg_512_575_15_17_n_1,
      DOC => pixel_mem_reg_512_575_15_17_n_2,
      DOD => NLW_pixel_mem_reg_512_575_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_512_575_0_2_i_1_n_0
    );
pixel_mem_reg_512_575_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_512_575_18_20_n_0,
      DOB => pixel_mem_reg_512_575_18_20_n_1,
      DOC => pixel_mem_reg_512_575_18_20_n_2,
      DOD => NLW_pixel_mem_reg_512_575_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_512_575_0_2_i_1_n_0
    );
pixel_mem_reg_512_575_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_512_575_21_23_n_0,
      DOB => pixel_mem_reg_512_575_21_23_n_1,
      DOC => pixel_mem_reg_512_575_21_23_n_2,
      DOD => NLW_pixel_mem_reg_512_575_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_512_575_0_2_i_1_n_0
    );
pixel_mem_reg_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_512_575_3_5_n_0,
      DOB => pixel_mem_reg_512_575_3_5_n_1,
      DOC => pixel_mem_reg_512_575_3_5_n_2,
      DOD => NLW_pixel_mem_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_512_575_0_2_i_1_n_0
    );
pixel_mem_reg_512_575_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_512_575_6_8_n_0,
      DOB => pixel_mem_reg_512_575_6_8_n_1,
      DOC => pixel_mem_reg_512_575_6_8_n_2,
      DOD => NLW_pixel_mem_reg_512_575_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_512_575_0_2_i_1_n_0
    );
pixel_mem_reg_512_575_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_512_575_9_11_n_0,
      DOB => pixel_mem_reg_512_575_9_11_n_1,
      DOC => pixel_mem_reg_512_575_9_11_n_2,
      DOD => NLW_pixel_mem_reg_512_575_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_512_575_0_2_i_1_n_0
    );
pixel_mem_reg_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_576_639_0_2_n_0,
      DOB => pixel_mem_reg_576_639_0_2_n_1,
      DOC => pixel_mem_reg_576_639_0_2_n_2,
      DOD => NLW_pixel_mem_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_576_639_0_2_i_1_n_0
    );
pixel_mem_reg_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => p_0_out(9),
      I1 => p_0_out(6),
      I2 => p_0_in1_in,
      I3 => p_0_out(8),
      I4 => p_0_out(7),
      I5 => pixel_mem_reg_192_255_0_2_i_2_n_0,
      O => pixel_mem_reg_576_639_0_2_i_1_n_0
    );
pixel_mem_reg_576_639_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_576_639_12_14_n_0,
      DOB => pixel_mem_reg_576_639_12_14_n_1,
      DOC => pixel_mem_reg_576_639_12_14_n_2,
      DOD => NLW_pixel_mem_reg_576_639_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_576_639_0_2_i_1_n_0
    );
pixel_mem_reg_576_639_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_576_639_15_17_n_0,
      DOB => pixel_mem_reg_576_639_15_17_n_1,
      DOC => pixel_mem_reg_576_639_15_17_n_2,
      DOD => NLW_pixel_mem_reg_576_639_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_576_639_0_2_i_1_n_0
    );
pixel_mem_reg_576_639_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_576_639_18_20_n_0,
      DOB => pixel_mem_reg_576_639_18_20_n_1,
      DOC => pixel_mem_reg_576_639_18_20_n_2,
      DOD => NLW_pixel_mem_reg_576_639_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_576_639_0_2_i_1_n_0
    );
pixel_mem_reg_576_639_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_576_639_21_23_n_0,
      DOB => pixel_mem_reg_576_639_21_23_n_1,
      DOC => pixel_mem_reg_576_639_21_23_n_2,
      DOD => NLW_pixel_mem_reg_576_639_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_576_639_0_2_i_1_n_0
    );
pixel_mem_reg_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_576_639_3_5_n_0,
      DOB => pixel_mem_reg_576_639_3_5_n_1,
      DOC => pixel_mem_reg_576_639_3_5_n_2,
      DOD => NLW_pixel_mem_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_576_639_0_2_i_1_n_0
    );
pixel_mem_reg_576_639_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_576_639_6_8_n_0,
      DOB => pixel_mem_reg_576_639_6_8_n_1,
      DOC => pixel_mem_reg_576_639_6_8_n_2,
      DOD => NLW_pixel_mem_reg_576_639_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_576_639_0_2_i_1_n_0
    );
pixel_mem_reg_576_639_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_576_639_9_11_n_0,
      DOB => pixel_mem_reg_576_639_9_11_n_1,
      DOC => pixel_mem_reg_576_639_9_11_n_2,
      DOD => NLW_pixel_mem_reg_576_639_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_576_639_0_2_i_1_n_0
    );
pixel_mem_reg_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_640_703_0_2_n_0,
      DOB => pixel_mem_reg_640_703_0_2_n_1,
      DOC => pixel_mem_reg_640_703_0_2_n_2,
      DOD => NLW_pixel_mem_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_640_703_0_2_i_1_n_0
    );
pixel_mem_reg_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => p_0_out(9),
      I1 => p_0_out(7),
      I2 => p_0_in1_in,
      I3 => p_0_out(8),
      I4 => p_0_out(6),
      I5 => pixel_mem_reg_192_255_0_2_i_2_n_0,
      O => pixel_mem_reg_640_703_0_2_i_1_n_0
    );
pixel_mem_reg_640_703_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_640_703_12_14_n_0,
      DOB => pixel_mem_reg_640_703_12_14_n_1,
      DOC => pixel_mem_reg_640_703_12_14_n_2,
      DOD => NLW_pixel_mem_reg_640_703_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_640_703_0_2_i_1_n_0
    );
pixel_mem_reg_640_703_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_640_703_15_17_n_0,
      DOB => pixel_mem_reg_640_703_15_17_n_1,
      DOC => pixel_mem_reg_640_703_15_17_n_2,
      DOD => NLW_pixel_mem_reg_640_703_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_640_703_0_2_i_1_n_0
    );
pixel_mem_reg_640_703_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_640_703_18_20_n_0,
      DOB => pixel_mem_reg_640_703_18_20_n_1,
      DOC => pixel_mem_reg_640_703_18_20_n_2,
      DOD => NLW_pixel_mem_reg_640_703_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_640_703_0_2_i_1_n_0
    );
pixel_mem_reg_640_703_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_640_703_21_23_n_0,
      DOB => pixel_mem_reg_640_703_21_23_n_1,
      DOC => pixel_mem_reg_640_703_21_23_n_2,
      DOD => NLW_pixel_mem_reg_640_703_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_640_703_0_2_i_1_n_0
    );
pixel_mem_reg_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_640_703_3_5_n_0,
      DOB => pixel_mem_reg_640_703_3_5_n_1,
      DOC => pixel_mem_reg_640_703_3_5_n_2,
      DOD => NLW_pixel_mem_reg_640_703_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_640_703_0_2_i_1_n_0
    );
pixel_mem_reg_640_703_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_640_703_6_8_n_0,
      DOB => pixel_mem_reg_640_703_6_8_n_1,
      DOC => pixel_mem_reg_640_703_6_8_n_2,
      DOD => NLW_pixel_mem_reg_640_703_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_640_703_0_2_i_1_n_0
    );
pixel_mem_reg_640_703_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_640_703_9_11_n_0,
      DOB => pixel_mem_reg_640_703_9_11_n_1,
      DOC => pixel_mem_reg_640_703_9_11_n_2,
      DOD => NLW_pixel_mem_reg_640_703_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_640_703_0_2_i_1_n_0
    );
pixel_mem_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_64_127_0_2_n_0,
      DOB => pixel_mem_reg_64_127_0_2_n_1,
      DOC => pixel_mem_reg_64_127_0_2_n_2,
      DOD => NLW_pixel_mem_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_64_127_0_2_i_1_n_0
    );
pixel_mem_reg_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_out(11),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_64_127_0_2_i_2_n_0,
      I4 => p_0_out(10),
      I5 => p_0_out(9),
      O => pixel_mem_reg_64_127_0_2_i_1_n_0
    );
pixel_mem_reg_64_127_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(8),
      I1 => p_0_out(7),
      O => pixel_mem_reg_64_127_0_2_i_2_n_0
    );
pixel_mem_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_64_127_12_14_n_0,
      DOB => pixel_mem_reg_64_127_12_14_n_1,
      DOC => pixel_mem_reg_64_127_12_14_n_2,
      DOD => NLW_pixel_mem_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_64_127_0_2_i_1_n_0
    );
pixel_mem_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_64_127_15_17_n_0,
      DOB => pixel_mem_reg_64_127_15_17_n_1,
      DOC => pixel_mem_reg_64_127_15_17_n_2,
      DOD => NLW_pixel_mem_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_64_127_0_2_i_1_n_0
    );
pixel_mem_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_64_127_18_20_n_0,
      DOB => pixel_mem_reg_64_127_18_20_n_1,
      DOC => pixel_mem_reg_64_127_18_20_n_2,
      DOD => NLW_pixel_mem_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_64_127_0_2_i_1_n_0
    );
pixel_mem_reg_64_127_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_64_127_21_23_n_0,
      DOB => pixel_mem_reg_64_127_21_23_n_1,
      DOC => pixel_mem_reg_64_127_21_23_n_2,
      DOD => NLW_pixel_mem_reg_64_127_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_64_127_0_2_i_1_n_0
    );
pixel_mem_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_64_127_3_5_n_0,
      DOB => pixel_mem_reg_64_127_3_5_n_1,
      DOC => pixel_mem_reg_64_127_3_5_n_2,
      DOD => NLW_pixel_mem_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_64_127_0_2_i_1_n_0
    );
pixel_mem_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_64_127_6_8_n_0,
      DOB => pixel_mem_reg_64_127_6_8_n_1,
      DOC => pixel_mem_reg_64_127_6_8_n_2,
      DOD => NLW_pixel_mem_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_64_127_0_2_i_1_n_0
    );
pixel_mem_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_64_127_9_11_n_0,
      DOB => pixel_mem_reg_64_127_9_11_n_1,
      DOC => pixel_mem_reg_64_127_9_11_n_2,
      DOD => NLW_pixel_mem_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_64_127_0_2_i_1_n_0
    );
pixel_mem_reg_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_704_767_0_2_n_0,
      DOB => pixel_mem_reg_704_767_0_2_n_1,
      DOC => pixel_mem_reg_704_767_0_2_n_2,
      DOD => NLW_pixel_mem_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_704_767_0_2_i_1_n_0
    );
pixel_mem_reg_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => p_0_out(8),
      I1 => p_0_out(10),
      I2 => p_0_out(11),
      I3 => pixel_mem_reg_448_511_0_2_i_2_n_0,
      I4 => p_0_in1_in,
      I5 => p_0_out(9),
      O => pixel_mem_reg_704_767_0_2_i_1_n_0
    );
pixel_mem_reg_704_767_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_704_767_12_14_n_0,
      DOB => pixel_mem_reg_704_767_12_14_n_1,
      DOC => pixel_mem_reg_704_767_12_14_n_2,
      DOD => NLW_pixel_mem_reg_704_767_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_704_767_0_2_i_1_n_0
    );
pixel_mem_reg_704_767_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_704_767_15_17_n_0,
      DOB => pixel_mem_reg_704_767_15_17_n_1,
      DOC => pixel_mem_reg_704_767_15_17_n_2,
      DOD => NLW_pixel_mem_reg_704_767_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_704_767_0_2_i_1_n_0
    );
pixel_mem_reg_704_767_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_704_767_18_20_n_0,
      DOB => pixel_mem_reg_704_767_18_20_n_1,
      DOC => pixel_mem_reg_704_767_18_20_n_2,
      DOD => NLW_pixel_mem_reg_704_767_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_704_767_0_2_i_1_n_0
    );
pixel_mem_reg_704_767_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_704_767_21_23_n_0,
      DOB => pixel_mem_reg_704_767_21_23_n_1,
      DOC => pixel_mem_reg_704_767_21_23_n_2,
      DOD => NLW_pixel_mem_reg_704_767_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_704_767_0_2_i_1_n_0
    );
pixel_mem_reg_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_704_767_3_5_n_0,
      DOB => pixel_mem_reg_704_767_3_5_n_1,
      DOC => pixel_mem_reg_704_767_3_5_n_2,
      DOD => NLW_pixel_mem_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_704_767_0_2_i_1_n_0
    );
pixel_mem_reg_704_767_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_704_767_6_8_n_0,
      DOB => pixel_mem_reg_704_767_6_8_n_1,
      DOC => pixel_mem_reg_704_767_6_8_n_2,
      DOD => NLW_pixel_mem_reg_704_767_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_704_767_0_2_i_1_n_0
    );
pixel_mem_reg_704_767_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_704_767_9_11_n_0,
      DOB => pixel_mem_reg_704_767_9_11_n_1,
      DOC => pixel_mem_reg_704_767_9_11_n_2,
      DOD => NLW_pixel_mem_reg_704_767_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_704_767_0_2_i_1_n_0
    );
pixel_mem_reg_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_768_831_0_2_n_0,
      DOB => pixel_mem_reg_768_831_0_2_n_1,
      DOC => pixel_mem_reg_768_831_0_2_n_2,
      DOD => NLW_pixel_mem_reg_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_768_831_0_2_i_1_n_0
    );
pixel_mem_reg_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_out(9),
      I1 => p_0_out(8),
      I2 => p_0_in1_in,
      I3 => pixel_mem_reg_0_63_0_2_i_6_n_0,
      I4 => p_0_out(11),
      I5 => p_0_out(10),
      O => pixel_mem_reg_768_831_0_2_i_1_n_0
    );
pixel_mem_reg_768_831_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_768_831_12_14_n_0,
      DOB => pixel_mem_reg_768_831_12_14_n_1,
      DOC => pixel_mem_reg_768_831_12_14_n_2,
      DOD => NLW_pixel_mem_reg_768_831_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_768_831_0_2_i_1_n_0
    );
pixel_mem_reg_768_831_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_768_831_15_17_n_0,
      DOB => pixel_mem_reg_768_831_15_17_n_1,
      DOC => pixel_mem_reg_768_831_15_17_n_2,
      DOD => NLW_pixel_mem_reg_768_831_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_768_831_0_2_i_1_n_0
    );
pixel_mem_reg_768_831_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_768_831_18_20_n_0,
      DOB => pixel_mem_reg_768_831_18_20_n_1,
      DOC => pixel_mem_reg_768_831_18_20_n_2,
      DOD => NLW_pixel_mem_reg_768_831_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_768_831_0_2_i_1_n_0
    );
pixel_mem_reg_768_831_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_768_831_21_23_n_0,
      DOB => pixel_mem_reg_768_831_21_23_n_1,
      DOC => pixel_mem_reg_768_831_21_23_n_2,
      DOD => NLW_pixel_mem_reg_768_831_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_768_831_0_2_i_1_n_0
    );
pixel_mem_reg_768_831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_768_831_3_5_n_0,
      DOB => pixel_mem_reg_768_831_3_5_n_1,
      DOC => pixel_mem_reg_768_831_3_5_n_2,
      DOD => NLW_pixel_mem_reg_768_831_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_768_831_0_2_i_1_n_0
    );
pixel_mem_reg_768_831_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_768_831_6_8_n_0,
      DOB => pixel_mem_reg_768_831_6_8_n_1,
      DOC => pixel_mem_reg_768_831_6_8_n_2,
      DOD => NLW_pixel_mem_reg_768_831_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_768_831_0_2_i_1_n_0
    );
pixel_mem_reg_768_831_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_768_831_9_11_n_0,
      DOB => pixel_mem_reg_768_831_9_11_n_1,
      DOC => pixel_mem_reg_768_831_9_11_n_2,
      DOD => NLW_pixel_mem_reg_768_831_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_768_831_0_2_i_1_n_0
    );
pixel_mem_reg_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_832_895_0_2_n_0,
      DOB => pixel_mem_reg_832_895_0_2_n_1,
      DOC => pixel_mem_reg_832_895_0_2_n_2,
      DOD => NLW_pixel_mem_reg_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_832_895_0_2_i_1_n_0
    );
pixel_mem_reg_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => p_0_out(10),
      I1 => p_0_out(7),
      I2 => p_0_out(11),
      I3 => pixel_mem_reg_832_895_0_2_i_2_n_0,
      I4 => p_0_in1_in,
      I5 => p_0_out(9),
      O => pixel_mem_reg_832_895_0_2_i_1_n_0
    );
pixel_mem_reg_832_895_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_out(6),
      I1 => p_0_out(8),
      O => pixel_mem_reg_832_895_0_2_i_2_n_0
    );
pixel_mem_reg_832_895_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_832_895_12_14_n_0,
      DOB => pixel_mem_reg_832_895_12_14_n_1,
      DOC => pixel_mem_reg_832_895_12_14_n_2,
      DOD => NLW_pixel_mem_reg_832_895_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_832_895_0_2_i_1_n_0
    );
pixel_mem_reg_832_895_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_832_895_15_17_n_0,
      DOB => pixel_mem_reg_832_895_15_17_n_1,
      DOC => pixel_mem_reg_832_895_15_17_n_2,
      DOD => NLW_pixel_mem_reg_832_895_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_832_895_0_2_i_1_n_0
    );
pixel_mem_reg_832_895_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_832_895_18_20_n_0,
      DOB => pixel_mem_reg_832_895_18_20_n_1,
      DOC => pixel_mem_reg_832_895_18_20_n_2,
      DOD => NLW_pixel_mem_reg_832_895_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_832_895_0_2_i_1_n_0
    );
pixel_mem_reg_832_895_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_832_895_21_23_n_0,
      DOB => pixel_mem_reg_832_895_21_23_n_1,
      DOC => pixel_mem_reg_832_895_21_23_n_2,
      DOD => NLW_pixel_mem_reg_832_895_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_832_895_0_2_i_1_n_0
    );
pixel_mem_reg_832_895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_832_895_3_5_n_0,
      DOB => pixel_mem_reg_832_895_3_5_n_1,
      DOC => pixel_mem_reg_832_895_3_5_n_2,
      DOD => NLW_pixel_mem_reg_832_895_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_832_895_0_2_i_1_n_0
    );
pixel_mem_reg_832_895_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_832_895_6_8_n_0,
      DOB => pixel_mem_reg_832_895_6_8_n_1,
      DOC => pixel_mem_reg_832_895_6_8_n_2,
      DOD => NLW_pixel_mem_reg_832_895_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_832_895_0_2_i_1_n_0
    );
pixel_mem_reg_832_895_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_832_895_9_11_n_0,
      DOB => pixel_mem_reg_832_895_9_11_n_1,
      DOC => pixel_mem_reg_832_895_9_11_n_2,
      DOD => NLW_pixel_mem_reg_832_895_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_832_895_0_2_i_1_n_0
    );
pixel_mem_reg_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_896_959_0_2_n_0,
      DOB => pixel_mem_reg_896_959_0_2_n_1,
      DOC => pixel_mem_reg_896_959_0_2_n_2,
      DOD => NLW_pixel_mem_reg_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_896_959_0_2_i_1_n_0
    );
pixel_mem_reg_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => p_0_out(10),
      I1 => p_0_out(6),
      I2 => p_0_out(11),
      I3 => pixel_mem_reg_896_959_0_2_i_2_n_0,
      I4 => p_0_in1_in,
      I5 => p_0_out(9),
      O => pixel_mem_reg_896_959_0_2_i_1_n_0
    );
pixel_mem_reg_896_959_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_out(7),
      I1 => p_0_out(8),
      O => pixel_mem_reg_896_959_0_2_i_2_n_0
    );
pixel_mem_reg_896_959_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_896_959_12_14_n_0,
      DOB => pixel_mem_reg_896_959_12_14_n_1,
      DOC => pixel_mem_reg_896_959_12_14_n_2,
      DOD => NLW_pixel_mem_reg_896_959_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_896_959_0_2_i_1_n_0
    );
pixel_mem_reg_896_959_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_896_959_15_17_n_0,
      DOB => pixel_mem_reg_896_959_15_17_n_1,
      DOC => pixel_mem_reg_896_959_15_17_n_2,
      DOD => NLW_pixel_mem_reg_896_959_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_896_959_0_2_i_1_n_0
    );
pixel_mem_reg_896_959_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_896_959_18_20_n_0,
      DOB => pixel_mem_reg_896_959_18_20_n_1,
      DOC => pixel_mem_reg_896_959_18_20_n_2,
      DOD => NLW_pixel_mem_reg_896_959_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_896_959_0_2_i_1_n_0
    );
pixel_mem_reg_896_959_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_896_959_21_23_n_0,
      DOB => pixel_mem_reg_896_959_21_23_n_1,
      DOC => pixel_mem_reg_896_959_21_23_n_2,
      DOD => NLW_pixel_mem_reg_896_959_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_896_959_0_2_i_1_n_0
    );
pixel_mem_reg_896_959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_896_959_3_5_n_0,
      DOB => pixel_mem_reg_896_959_3_5_n_1,
      DOC => pixel_mem_reg_896_959_3_5_n_2,
      DOD => NLW_pixel_mem_reg_896_959_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_896_959_0_2_i_1_n_0
    );
pixel_mem_reg_896_959_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_896_959_6_8_n_0,
      DOB => pixel_mem_reg_896_959_6_8_n_1,
      DOC => pixel_mem_reg_896_959_6_8_n_2,
      DOD => NLW_pixel_mem_reg_896_959_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_896_959_0_2_i_1_n_0
    );
pixel_mem_reg_896_959_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_896_959_9_11_n_0,
      DOB => pixel_mem_reg_896_959_9_11_n_1,
      DOC => pixel_mem_reg_896_959_9_11_n_2,
      DOD => NLW_pixel_mem_reg_896_959_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_896_959_0_2_i_1_n_0
    );
pixel_mem_reg_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => pixel_mem_reg_960_1023_0_2_n_0,
      DOB => pixel_mem_reg_960_1023_0_2_n_1,
      DOC => pixel_mem_reg_960_1023_0_2_n_2,
      DOD => NLW_pixel_mem_reg_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_960_1023_0_2_i_1_n_0
    );
pixel_mem_reg_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => p_0_out(10),
      I1 => p_0_in1_in,
      I2 => p_0_out(11),
      I3 => pixel_mem_reg_448_511_0_2_i_2_n_0,
      I4 => p_0_out(8),
      I5 => p_0_out(9),
      O => pixel_mem_reg_960_1023_0_2_i_1_n_0
    );
pixel_mem_reg_960_1023_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(12),
      DIB => s_axis_tdata(13),
      DIC => s_axis_tdata(14),
      DID => '0',
      DOA => pixel_mem_reg_960_1023_12_14_n_0,
      DOB => pixel_mem_reg_960_1023_12_14_n_1,
      DOC => pixel_mem_reg_960_1023_12_14_n_2,
      DOD => NLW_pixel_mem_reg_960_1023_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_960_1023_0_2_i_1_n_0
    );
pixel_mem_reg_960_1023_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(15),
      DIB => s_axis_tdata(16),
      DIC => s_axis_tdata(17),
      DID => '0',
      DOA => pixel_mem_reg_960_1023_15_17_n_0,
      DOB => pixel_mem_reg_960_1023_15_17_n_1,
      DOC => pixel_mem_reg_960_1023_15_17_n_2,
      DOD => NLW_pixel_mem_reg_960_1023_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_960_1023_0_2_i_1_n_0
    );
pixel_mem_reg_960_1023_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(18),
      DIB => s_axis_tdata(19),
      DIC => s_axis_tdata(20),
      DID => '0',
      DOA => pixel_mem_reg_960_1023_18_20_n_0,
      DOB => pixel_mem_reg_960_1023_18_20_n_1,
      DOC => pixel_mem_reg_960_1023_18_20_n_2,
      DOD => NLW_pixel_mem_reg_960_1023_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_960_1023_0_2_i_1_n_0
    );
pixel_mem_reg_960_1023_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(21),
      DIB => s_axis_tdata(22),
      DIC => s_axis_tdata(23),
      DID => '0',
      DOA => pixel_mem_reg_960_1023_21_23_n_0,
      DOB => pixel_mem_reg_960_1023_21_23_n_1,
      DOC => pixel_mem_reg_960_1023_21_23_n_2,
      DOD => NLW_pixel_mem_reg_960_1023_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_960_1023_0_2_i_1_n_0
    );
pixel_mem_reg_960_1023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => pixel_mem_reg_960_1023_3_5_n_0,
      DOB => pixel_mem_reg_960_1023_3_5_n_1,
      DOC => pixel_mem_reg_960_1023_3_5_n_2,
      DOD => NLW_pixel_mem_reg_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_960_1023_0_2_i_1_n_0
    );
pixel_mem_reg_960_1023_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(6),
      DIB => s_axis_tdata(7),
      DIC => s_axis_tdata(8),
      DID => '0',
      DOA => pixel_mem_reg_960_1023_6_8_n_0,
      DOB => pixel_mem_reg_960_1023_6_8_n_1,
      DOC => pixel_mem_reg_960_1023_6_8_n_2,
      DOD => NLW_pixel_mem_reg_960_1023_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_960_1023_0_2_i_1_n_0
    );
pixel_mem_reg_960_1023_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => C(5 downto 0),
      ADDRB(5 downto 0) => C(5 downto 0),
      ADDRC(5 downto 0) => C(5 downto 0),
      ADDRD(5) => pixel_mem_reg_0_63_0_2_i_2_n_6,
      ADDRD(4) => pixel_mem_reg_0_63_0_2_i_2_n_7,
      ADDRD(3) => pixel_mem_reg_0_63_0_2_i_3_n_4,
      ADDRD(2) => pixel_mem_reg_0_63_0_2_i_3_n_5,
      ADDRD(1) => pixel_mem_reg_0_63_0_2_i_3_n_6,
      ADDRD(0) => \_carry_n_7\,
      DIA => s_axis_tdata(9),
      DIB => s_axis_tdata(10),
      DIC => s_axis_tdata(11),
      DID => '0',
      DOA => pixel_mem_reg_960_1023_9_11_n_0,
      DOB => pixel_mem_reg_960_1023_9_11_n_1,
      DOC => pixel_mem_reg_960_1023_9_11_n_2,
      DOD => NLW_pixel_mem_reg_960_1023_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => pixel_mem_reg_960_1023_0_2_i_1_n_0
    );
rel_out_x_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rel_out_x_carry_n_0,
      CO(2) => rel_out_x_carry_n_1,
      CO(1) => rel_out_x_carry_n_2,
      CO(0) => rel_out_x_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => x_cnt_reg(3 downto 0),
      O(3 downto 2) => C(1 downto 0),
      O(1 downto 0) => NLW_rel_out_x_carry_O_UNCONNECTED(1 downto 0),
      S(3) => rel_out_x_carry_i_1_n_0,
      S(2) => rel_out_x_carry_i_2_n_0,
      S(1) => rel_out_x_carry_i_3_n_0,
      S(0) => rel_out_x_carry_i_4_n_0
    );
\rel_out_x_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rel_out_x_carry_n_0,
      CO(3) => \NLW_rel_out_x_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \rel_out_x_carry__0_n_1\,
      CO(1) => \rel_out_x_carry__0_n_2\,
      CO(0) => \rel_out_x_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => x_cnt_reg(6 downto 4),
      O(3 downto 0) => C(5 downto 2),
      S(3) => \rel_out_x_carry__0_i_1_n_0\,
      S(2) => \rel_out_x_carry__0_i_2_n_0\,
      S(1) => \rel_out_x_carry__0_i_3_n_0\,
      S(0) => \rel_out_x_carry__0_i_4_n_0\
    );
\rel_out_x_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \is_border3_carry__0_i_2_n_6\,
      I1 => x_cnt_reg(7),
      O => \rel_out_x_carry__0_i_1_n_0\
    );
\rel_out_x_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(6),
      I1 => \is_border3_carry__0_i_2_n_7\,
      O => \rel_out_x_carry__0_i_2_n_0\
    );
\rel_out_x_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(5),
      I1 => center_x_reg(5),
      O => \rel_out_x_carry__0_i_3_n_0\
    );
\rel_out_x_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(4),
      I1 => center_x_reg(4),
      O => \rel_out_x_carry__0_i_4_n_0\
    );
rel_out_x_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(3),
      I1 => center_x_reg(3),
      O => rel_out_x_carry_i_1_n_0
    );
rel_out_x_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(2),
      I1 => center_x_reg(2),
      O => rel_out_x_carry_i_2_n_0
    );
rel_out_x_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_cnt_reg(1),
      I1 => center_x_reg(1),
      O => rel_out_x_carry_i_3_n_0
    );
rel_out_x_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_cnt_reg(0),
      O => rel_out_x_carry_i_4_n_0
    );
rel_out_y_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rel_out_y_carry_n_0,
      CO(2) => rel_out_y_carry_n_1,
      CO(1) => rel_out_y_carry_n_2,
      CO(0) => rel_out_y_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => y_cnt_reg(3 downto 0),
      O(3 downto 2) => rel_out_y1_out(3 downto 2),
      O(1 downto 0) => NLW_rel_out_y_carry_O_UNCONNECTED(1 downto 0),
      S(3) => rel_out_y_carry_i_1_n_0,
      S(2) => rel_out_y_carry_i_2_n_0,
      S(1) => rel_out_y_carry_i_3_n_0,
      S(0) => rel_out_y_carry_i_4_n_0
    );
\rel_out_y_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rel_out_y_carry_n_0,
      CO(3) => \NLW_rel_out_y_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \rel_out_y_carry__0_n_1\,
      CO(1) => \rel_out_y_carry__0_n_2\,
      CO(0) => \rel_out_y_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => y_cnt_reg(6 downto 4),
      O(3 downto 0) => rel_out_y1_out(7 downto 4),
      S(3) => \rel_out_y_carry__0_i_1_n_0\,
      S(2) => \rel_out_y_carry__0_i_2_n_0\,
      S(1) => \rel_out_y_carry__0_i_3_n_0\,
      S(0) => \rel_out_y_carry__0_i_4_n_0\
    );
\rel_out_y_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \is_border1__3_carry__0_i_2_n_6\,
      I1 => y_cnt_reg(7),
      O => \rel_out_y_carry__0_i_1_n_0\
    );
\rel_out_y_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(6),
      I1 => \is_border1__3_carry__0_i_2_n_7\,
      O => \rel_out_y_carry__0_i_2_n_0\
    );
\rel_out_y_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(5),
      I1 => center_y_reg(5),
      O => \rel_out_y_carry__0_i_3_n_0\
    );
\rel_out_y_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(4),
      I1 => center_y_reg(4),
      O => \rel_out_y_carry__0_i_4_n_0\
    );
rel_out_y_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(3),
      I1 => center_y_reg(3),
      O => rel_out_y_carry_i_1_n_0
    );
rel_out_y_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(2),
      I1 => center_y_reg(2),
      O => rel_out_y_carry_i_2_n_0
    );
rel_out_y_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt_reg(1),
      I1 => center_y_reg(1),
      O => rel_out_y_carry_i_3_n_0
    );
rel_out_y_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_cnt_reg(0),
      O => rel_out_y_carry_i_4_n_0
    );
tuser_d_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => tuser_d,
      I1 => s_axis_tvalid,
      I2 => s_axis_tuser,
      I3 => aresetn,
      O => tuser_d_i_1_n_0
    );
tuser_d_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => tuser_d_i_1_n_0,
      Q => tuser_d,
      R => '0'
    );
\x_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F333B333"
    )
        port map (
      I0 => s_axis_tlast,
      I1 => aresetn,
      I2 => m_axis_tready,
      I3 => s_axis_tvalid,
      I4 => s_axis_tuser,
      O => \x_cnt[0]_i_1_n_0\
    );
\x_cnt[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => m_axis_tready,
      O => p_6_in
    );
\x_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_cnt_reg(0),
      O => \x_cnt[0]_i_4_n_0\
    );
\x_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_6_in,
      D => \x_cnt_reg[0]_i_3_n_7\,
      Q => x_cnt_reg(0),
      R => \x_cnt[0]_i_1_n_0\
    );
\x_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_cnt_reg[0]_i_3_n_0\,
      CO(2) => \x_cnt_reg[0]_i_3_n_1\,
      CO(1) => \x_cnt_reg[0]_i_3_n_2\,
      CO(0) => \x_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \x_cnt_reg[0]_i_3_n_4\,
      O(2) => \x_cnt_reg[0]_i_3_n_5\,
      O(1) => \x_cnt_reg[0]_i_3_n_6\,
      O(0) => \x_cnt_reg[0]_i_3_n_7\,
      S(3 downto 1) => x_cnt_reg(3 downto 1),
      S(0) => \x_cnt[0]_i_4_n_0\
    );
\x_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_6_in,
      D => \x_cnt_reg[8]_i_1_n_5\,
      Q => x_cnt_reg(10),
      R => \x_cnt[0]_i_1_n_0\
    );
\x_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_6_in,
      D => \x_cnt_reg[8]_i_1_n_4\,
      Q => x_cnt_reg(11),
      R => \x_cnt[0]_i_1_n_0\
    );
\x_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_6_in,
      D => \x_cnt_reg[0]_i_3_n_6\,
      Q => x_cnt_reg(1),
      R => \x_cnt[0]_i_1_n_0\
    );
\x_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_6_in,
      D => \x_cnt_reg[0]_i_3_n_5\,
      Q => x_cnt_reg(2),
      R => \x_cnt[0]_i_1_n_0\
    );
\x_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_6_in,
      D => \x_cnt_reg[0]_i_3_n_4\,
      Q => x_cnt_reg(3),
      R => \x_cnt[0]_i_1_n_0\
    );
\x_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_6_in,
      D => \x_cnt_reg[4]_i_1_n_7\,
      Q => x_cnt_reg(4),
      R => \x_cnt[0]_i_1_n_0\
    );
\x_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_cnt_reg[0]_i_3_n_0\,
      CO(3) => \x_cnt_reg[4]_i_1_n_0\,
      CO(2) => \x_cnt_reg[4]_i_1_n_1\,
      CO(1) => \x_cnt_reg[4]_i_1_n_2\,
      CO(0) => \x_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \x_cnt_reg[4]_i_1_n_4\,
      O(2) => \x_cnt_reg[4]_i_1_n_5\,
      O(1) => \x_cnt_reg[4]_i_1_n_6\,
      O(0) => \x_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => x_cnt_reg(7 downto 4)
    );
\x_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_6_in,
      D => \x_cnt_reg[4]_i_1_n_6\,
      Q => x_cnt_reg(5),
      R => \x_cnt[0]_i_1_n_0\
    );
\x_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_6_in,
      D => \x_cnt_reg[4]_i_1_n_5\,
      Q => x_cnt_reg(6),
      R => \x_cnt[0]_i_1_n_0\
    );
\x_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_6_in,
      D => \x_cnt_reg[4]_i_1_n_4\,
      Q => x_cnt_reg(7),
      R => \x_cnt[0]_i_1_n_0\
    );
\x_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_6_in,
      D => \x_cnt_reg[8]_i_1_n_7\,
      Q => x_cnt_reg(8),
      R => \x_cnt[0]_i_1_n_0\
    );
\x_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_cnt_reg[4]_i_1_n_0\,
      CO(3) => \NLW_x_cnt_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \x_cnt_reg[8]_i_1_n_1\,
      CO(1) => \x_cnt_reg[8]_i_1_n_2\,
      CO(0) => \x_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \x_cnt_reg[8]_i_1_n_4\,
      O(2) => \x_cnt_reg[8]_i_1_n_5\,
      O(1) => \x_cnt_reg[8]_i_1_n_6\,
      O(0) => \x_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => x_cnt_reg(11 downto 8)
    );
\x_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_6_in,
      D => \x_cnt_reg[8]_i_1_n_6\,
      Q => x_cnt_reg(9),
      R => \x_cnt[0]_i_1_n_0\
    );
\y_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => s_axis_tuser,
      I1 => s_axis_tvalid,
      I2 => m_axis_tready,
      I3 => aresetn,
      O => \y_cnt[0]_i_1_n_0\
    );
\y_cnt[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_tready,
      I1 => s_axis_tvalid,
      I2 => s_axis_tlast,
      O => \y_cnt[0]_i_2_n_0\
    );
\y_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_cnt_reg(0),
      O => \y_cnt[0]_i_4_n_0\
    );
\y_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_cnt[0]_i_2_n_0\,
      D => \y_cnt_reg[0]_i_3_n_7\,
      Q => y_cnt_reg(0),
      R => \y_cnt[0]_i_1_n_0\
    );
\y_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_cnt_reg[0]_i_3_n_0\,
      CO(2) => \y_cnt_reg[0]_i_3_n_1\,
      CO(1) => \y_cnt_reg[0]_i_3_n_2\,
      CO(0) => \y_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_cnt_reg[0]_i_3_n_4\,
      O(2) => \y_cnt_reg[0]_i_3_n_5\,
      O(1) => \y_cnt_reg[0]_i_3_n_6\,
      O(0) => \y_cnt_reg[0]_i_3_n_7\,
      S(3 downto 1) => y_cnt_reg(3 downto 1),
      S(0) => \y_cnt[0]_i_4_n_0\
    );
\y_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_cnt[0]_i_2_n_0\,
      D => \y_cnt_reg[8]_i_1_n_5\,
      Q => y_cnt_reg(10),
      R => \y_cnt[0]_i_1_n_0\
    );
\y_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_cnt[0]_i_2_n_0\,
      D => \y_cnt_reg[8]_i_1_n_4\,
      Q => y_cnt_reg(11),
      R => \y_cnt[0]_i_1_n_0\
    );
\y_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_cnt[0]_i_2_n_0\,
      D => \y_cnt_reg[0]_i_3_n_6\,
      Q => y_cnt_reg(1),
      R => \y_cnt[0]_i_1_n_0\
    );
\y_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_cnt[0]_i_2_n_0\,
      D => \y_cnt_reg[0]_i_3_n_5\,
      Q => y_cnt_reg(2),
      R => \y_cnt[0]_i_1_n_0\
    );
\y_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_cnt[0]_i_2_n_0\,
      D => \y_cnt_reg[0]_i_3_n_4\,
      Q => y_cnt_reg(3),
      R => \y_cnt[0]_i_1_n_0\
    );
\y_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_cnt[0]_i_2_n_0\,
      D => \y_cnt_reg[4]_i_1_n_7\,
      Q => y_cnt_reg(4),
      R => \y_cnt[0]_i_1_n_0\
    );
\y_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_cnt_reg[0]_i_3_n_0\,
      CO(3) => \y_cnt_reg[4]_i_1_n_0\,
      CO(2) => \y_cnt_reg[4]_i_1_n_1\,
      CO(1) => \y_cnt_reg[4]_i_1_n_2\,
      CO(0) => \y_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_cnt_reg[4]_i_1_n_4\,
      O(2) => \y_cnt_reg[4]_i_1_n_5\,
      O(1) => \y_cnt_reg[4]_i_1_n_6\,
      O(0) => \y_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => y_cnt_reg(7 downto 4)
    );
\y_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_cnt[0]_i_2_n_0\,
      D => \y_cnt_reg[4]_i_1_n_6\,
      Q => y_cnt_reg(5),
      R => \y_cnt[0]_i_1_n_0\
    );
\y_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_cnt[0]_i_2_n_0\,
      D => \y_cnt_reg[4]_i_1_n_5\,
      Q => y_cnt_reg(6),
      R => \y_cnt[0]_i_1_n_0\
    );
\y_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_cnt[0]_i_2_n_0\,
      D => \y_cnt_reg[4]_i_1_n_4\,
      Q => y_cnt_reg(7),
      R => \y_cnt[0]_i_1_n_0\
    );
\y_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_cnt[0]_i_2_n_0\,
      D => \y_cnt_reg[8]_i_1_n_7\,
      Q => y_cnt_reg(8),
      R => \y_cnt[0]_i_1_n_0\
    );
\y_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_cnt_reg[4]_i_1_n_0\,
      CO(3) => \NLW_y_cnt_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_cnt_reg[8]_i_1_n_1\,
      CO(1) => \y_cnt_reg[8]_i_1_n_2\,
      CO(0) => \y_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_cnt_reg[8]_i_1_n_4\,
      O(2) => \y_cnt_reg[8]_i_1_n_5\,
      O(1) => \y_cnt_reg[8]_i_1_n_6\,
      O(0) => \y_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => y_cnt_reg(11 downto 8)
    );
\y_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \y_cnt[0]_i_2_n_0\,
      D => \y_cnt_reg[8]_i_1_n_6\,
      Q => y_cnt_reg(9),
      R => \y_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    sw_1 : in STD_LOGIC;
    btnU : in STD_LOGIC;
    btnD : in STD_LOGIC;
    btnL : in STD_LOGIC;
    btnR : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tuser : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_zoom_0_6,zoom,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "zoom,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \^m_axis_tready\ : STD_LOGIC;
  signal n_0_1074 : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET aresetn, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_PARAMETER of m_axis_tready : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis TUSER";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis TLAST";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute X_INTERFACE_PARAMETER of s_axis_tready : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tuser : signal is "xilinx.com:interface:axis:1.0 s_axis TUSER";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
begin
  \^m_axis_tready\ <= m_axis_tready;
  s_axis_tready <= \^m_axis_tready\;
i_1074: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => n_0_1074
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_zoom
     port map (
      aclk => aclk,
      aresetn => aresetn,
      btnD => btnD,
      btnL => btnL,
      btnR => btnR,
      btnU => btnU,
      m_axis_tdata(23 downto 0) => m_axis_tdata(23 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => \^m_axis_tready\,
      m_axis_tuser => m_axis_tuser,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(23 downto 0) => s_axis_tdata(23 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tuser => s_axis_tuser,
      s_axis_tvalid => s_axis_tvalid,
      sw_1 => sw_1
    );
end STRUCTURE;
