m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA_lite/Project/test2/simulation/qsim
vtest2
!s110 1620892356
!i10b 1
!s100 66MJJ5UF[[_z_BPifa6CV3
Ia9BjJzXeLBPEf5F8AG3@X0
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1620892354
8test2.vo
Ftest2.vo
L0 31
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1620892356.000000
!s107 test2.vo|
!s90 -work|work|test2.vo|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vtest2_vlg_vec_tst
!s110 1620892357
!i10b 1
!s100 Dl^QI8WMZ>G?Bl:hVAL902
Ia]J^[E@X7QK^eDg72ChC71
R1
R0
w1620892351
8Waveform.vwf.vt
FWaveform.vwf.vt
L0 29
R2
r1
!s85 0
31
!s108 1620892357.000000
!s107 Waveform.vwf.vt|
!s90 -work|work|Waveform.vwf.vt|
!i113 1
R3
R4
