#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023bd60e4580 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000023bd6160a00_0 .net "PC", 31 0, v0000023bd6159c90_0;  1 drivers
v0000023bd6160aa0_0 .var "clk", 0 0;
v0000023bd6160b40_0 .net "clkout", 0 0, L_0000023bd611db40;  1 drivers
v0000023bd6160d20_0 .net "cycles_consumed", 31 0, v0000023bd615f9c0_0;  1 drivers
v0000023bd615fa60_0 .var "rst", 0 0;
S_0000023bd6086580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000023bd60e4580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000023bd6100740 .param/l "RType" 0 4 2, C4<000000>;
P_0000023bd6100778 .param/l "add" 0 4 5, C4<100000>;
P_0000023bd61007b0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023bd61007e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000023bd6100820 .param/l "and_" 0 4 5, C4<100100>;
P_0000023bd6100858 .param/l "andi" 0 4 8, C4<001100>;
P_0000023bd6100890 .param/l "beq" 0 4 10, C4<000100>;
P_0000023bd61008c8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023bd6100900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023bd6100938 .param/l "j" 0 4 12, C4<000010>;
P_0000023bd6100970 .param/l "jal" 0 4 12, C4<000011>;
P_0000023bd61009a8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023bd61009e0 .param/l "lw" 0 4 8, C4<100011>;
P_0000023bd6100a18 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023bd6100a50 .param/l "or_" 0 4 5, C4<100101>;
P_0000023bd6100a88 .param/l "ori" 0 4 8, C4<001101>;
P_0000023bd6100ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023bd6100af8 .param/l "sll" 0 4 6, C4<000000>;
P_0000023bd6100b30 .param/l "slt" 0 4 5, C4<101010>;
P_0000023bd6100b68 .param/l "slti" 0 4 8, C4<101010>;
P_0000023bd6100ba0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023bd6100bd8 .param/l "sub" 0 4 5, C4<100010>;
P_0000023bd6100c10 .param/l "subu" 0 4 5, C4<100011>;
P_0000023bd6100c48 .param/l "sw" 0 4 8, C4<101011>;
P_0000023bd6100c80 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023bd6100cb8 .param/l "xori" 0 4 8, C4<001110>;
L_0000023bd611dc20 .functor NOT 1, v0000023bd615fa60_0, C4<0>, C4<0>, C4<0>;
L_0000023bd611d600 .functor NOT 1, v0000023bd615fa60_0, C4<0>, C4<0>, C4<0>;
L_0000023bd611d670 .functor NOT 1, v0000023bd615fa60_0, C4<0>, C4<0>, C4<0>;
L_0000023bd611dad0 .functor NOT 1, v0000023bd615fa60_0, C4<0>, C4<0>, C4<0>;
L_0000023bd611da60 .functor NOT 1, v0000023bd615fa60_0, C4<0>, C4<0>, C4<0>;
L_0000023bd611d6e0 .functor NOT 1, v0000023bd615fa60_0, C4<0>, C4<0>, C4<0>;
L_0000023bd611d520 .functor NOT 1, v0000023bd615fa60_0, C4<0>, C4<0>, C4<0>;
L_0000023bd611d4b0 .functor NOT 1, v0000023bd615fa60_0, C4<0>, C4<0>, C4<0>;
L_0000023bd611db40 .functor OR 1, v0000023bd6160aa0_0, v0000023bd60eb180_0, C4<0>, C4<0>;
L_0000023bd611dc90 .functor OR 1, L_0000023bd61aa0c0, L_0000023bd61aa200, C4<0>, C4<0>;
L_0000023bd611d210 .functor AND 1, L_0000023bd61aa340, L_0000023bd61aa3e0, C4<1>, C4<1>;
L_0000023bd611d8a0 .functor NOT 1, v0000023bd615fa60_0, C4<0>, C4<0>, C4<0>;
L_0000023bd611dbb0 .functor OR 1, L_0000023bd61a9ee0, L_0000023bd61a96c0, C4<0>, C4<0>;
L_0000023bd611d050 .functor OR 1, L_0000023bd611dbb0, L_0000023bd61a9760, C4<0>, C4<0>;
L_0000023bd611de50 .functor OR 1, L_0000023bd61aad40, L_0000023bd61bf5b0, C4<0>, C4<0>;
L_0000023bd611d910 .functor AND 1, L_0000023bd61aaca0, L_0000023bd611de50, C4<1>, C4<1>;
L_0000023bd611d3d0 .functor OR 1, L_0000023bd61bffb0, L_0000023bd61c0eb0, C4<0>, C4<0>;
L_0000023bd611d750 .functor AND 1, L_0000023bd61c07d0, L_0000023bd611d3d0, C4<1>, C4<1>;
L_0000023bd611cf70 .functor NOT 1, L_0000023bd611db40, C4<0>, C4<0>, C4<0>;
v0000023bd6158e30_0 .net "ALUOp", 3 0, v0000023bd60ea5a0_0;  1 drivers
v0000023bd6159ab0_0 .net "ALUResult", 31 0, v0000023bd615a410_0;  1 drivers
v0000023bd6159b50_0 .net "ALUSrc", 0 0, v0000023bd60ea320_0;  1 drivers
v0000023bd615b540_0 .net "ALUin2", 31 0, L_0000023bd61c0af0;  1 drivers
v0000023bd615ca80_0 .net "MemReadEn", 0 0, v0000023bd60eaf00_0;  1 drivers
v0000023bd615b180_0 .net "MemWriteEn", 0 0, v0000023bd60e96a0_0;  1 drivers
v0000023bd615c440_0 .net "MemtoReg", 0 0, v0000023bd60eab40_0;  1 drivers
v0000023bd615c300_0 .net "PC", 31 0, v0000023bd6159c90_0;  alias, 1 drivers
v0000023bd615b9a0_0 .net "PCPlus1", 31 0, L_0000023bd61aade0;  1 drivers
v0000023bd615c580_0 .net "PCsrc", 0 0, v0000023bd6159150_0;  1 drivers
v0000023bd615bf40_0 .net "RegDst", 0 0, v0000023bd60eb040_0;  1 drivers
v0000023bd615b0e0_0 .net "RegWriteEn", 0 0, v0000023bd60eb0e0_0;  1 drivers
v0000023bd615c120_0 .net "WriteRegister", 4 0, L_0000023bd61aab60;  1 drivers
v0000023bd615c260_0 .net *"_ivl_0", 0 0, L_0000023bd611dc20;  1 drivers
L_0000023bd6160fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023bd615c3a0_0 .net/2u *"_ivl_10", 4 0, L_0000023bd6160fd0;  1 drivers
L_0000023bd61613c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615b220_0 .net *"_ivl_101", 15 0, L_0000023bd61613c0;  1 drivers
v0000023bd615c080_0 .net *"_ivl_102", 31 0, L_0000023bd61a9440;  1 drivers
L_0000023bd6161408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615bfe0_0 .net *"_ivl_105", 25 0, L_0000023bd6161408;  1 drivers
L_0000023bd6161450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615b5e0_0 .net/2u *"_ivl_106", 31 0, L_0000023bd6161450;  1 drivers
v0000023bd615b040_0 .net *"_ivl_108", 0 0, L_0000023bd61aa340;  1 drivers
L_0000023bd6161498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000023bd615c620_0 .net/2u *"_ivl_110", 5 0, L_0000023bd6161498;  1 drivers
v0000023bd615ba40_0 .net *"_ivl_112", 0 0, L_0000023bd61aa3e0;  1 drivers
v0000023bd615c1c0_0 .net *"_ivl_115", 0 0, L_0000023bd611d210;  1 drivers
v0000023bd615b4a0_0 .net *"_ivl_116", 47 0, L_0000023bd61a9c60;  1 drivers
L_0000023bd61614e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615b2c0_0 .net *"_ivl_119", 15 0, L_0000023bd61614e0;  1 drivers
L_0000023bd6161018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023bd615b360_0 .net/2u *"_ivl_12", 5 0, L_0000023bd6161018;  1 drivers
v0000023bd615afa0_0 .net *"_ivl_120", 47 0, L_0000023bd61aa520;  1 drivers
L_0000023bd6161528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615bd60_0 .net *"_ivl_123", 15 0, L_0000023bd6161528;  1 drivers
v0000023bd615b7c0_0 .net *"_ivl_125", 0 0, L_0000023bd61aa660;  1 drivers
v0000023bd615b680_0 .net *"_ivl_126", 31 0, L_0000023bd61a9d00;  1 drivers
v0000023bd615b400_0 .net *"_ivl_128", 47 0, L_0000023bd61aa160;  1 drivers
v0000023bd615cc60_0 .net *"_ivl_130", 47 0, L_0000023bd61aa700;  1 drivers
v0000023bd615c4e0_0 .net *"_ivl_132", 47 0, L_0000023bd61a9620;  1 drivers
v0000023bd615cd00_0 .net *"_ivl_134", 47 0, L_0000023bd61a98a0;  1 drivers
v0000023bd615c8a0_0 .net *"_ivl_14", 0 0, L_0000023bd615f380;  1 drivers
v0000023bd615b720_0 .net *"_ivl_140", 0 0, L_0000023bd611d8a0;  1 drivers
L_0000023bd61615b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615b860_0 .net/2u *"_ivl_142", 31 0, L_0000023bd61615b8;  1 drivers
L_0000023bd6161690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000023bd615b900_0 .net/2u *"_ivl_146", 5 0, L_0000023bd6161690;  1 drivers
v0000023bd615bae0_0 .net *"_ivl_148", 0 0, L_0000023bd61a9ee0;  1 drivers
L_0000023bd61616d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000023bd615c800_0 .net/2u *"_ivl_150", 5 0, L_0000023bd61616d8;  1 drivers
v0000023bd615bcc0_0 .net *"_ivl_152", 0 0, L_0000023bd61a96c0;  1 drivers
v0000023bd615bb80_0 .net *"_ivl_155", 0 0, L_0000023bd611dbb0;  1 drivers
L_0000023bd6161720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000023bd615c6c0_0 .net/2u *"_ivl_156", 5 0, L_0000023bd6161720;  1 drivers
v0000023bd615bc20_0 .net *"_ivl_158", 0 0, L_0000023bd61a9760;  1 drivers
L_0000023bd6161060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000023bd615be00_0 .net/2u *"_ivl_16", 4 0, L_0000023bd6161060;  1 drivers
v0000023bd615bea0_0 .net *"_ivl_161", 0 0, L_0000023bd611d050;  1 drivers
L_0000023bd6161768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615c760_0 .net/2u *"_ivl_162", 15 0, L_0000023bd6161768;  1 drivers
v0000023bd615c940_0 .net *"_ivl_164", 31 0, L_0000023bd61aa7a0;  1 drivers
v0000023bd615cb20_0 .net *"_ivl_167", 0 0, L_0000023bd61aa840;  1 drivers
v0000023bd615c9e0_0 .net *"_ivl_168", 15 0, L_0000023bd61aaa20;  1 drivers
v0000023bd615cbc0_0 .net *"_ivl_170", 31 0, L_0000023bd61aa980;  1 drivers
v0000023bd615cda0_0 .net *"_ivl_174", 31 0, L_0000023bd61aae80;  1 drivers
L_0000023bd61617b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615ce40_0 .net *"_ivl_177", 25 0, L_0000023bd61617b0;  1 drivers
L_0000023bd61617f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615e8b0_0 .net/2u *"_ivl_178", 31 0, L_0000023bd61617f8;  1 drivers
v0000023bd615d190_0 .net *"_ivl_180", 0 0, L_0000023bd61aaca0;  1 drivers
L_0000023bd6161840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615d550_0 .net/2u *"_ivl_182", 5 0, L_0000023bd6161840;  1 drivers
v0000023bd615e9f0_0 .net *"_ivl_184", 0 0, L_0000023bd61aad40;  1 drivers
L_0000023bd6161888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023bd615d230_0 .net/2u *"_ivl_186", 5 0, L_0000023bd6161888;  1 drivers
v0000023bd615e270_0 .net *"_ivl_188", 0 0, L_0000023bd61bf5b0;  1 drivers
v0000023bd615d2d0_0 .net *"_ivl_19", 4 0, L_0000023bd615f420;  1 drivers
v0000023bd615e770_0 .net *"_ivl_191", 0 0, L_0000023bd611de50;  1 drivers
v0000023bd615d7d0_0 .net *"_ivl_193", 0 0, L_0000023bd611d910;  1 drivers
L_0000023bd61618d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023bd615dcd0_0 .net/2u *"_ivl_194", 5 0, L_0000023bd61618d0;  1 drivers
v0000023bd615d0f0_0 .net *"_ivl_196", 0 0, L_0000023bd61c0370;  1 drivers
L_0000023bd6161918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023bd615e130_0 .net/2u *"_ivl_198", 31 0, L_0000023bd6161918;  1 drivers
L_0000023bd6160f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615e310_0 .net/2u *"_ivl_2", 5 0, L_0000023bd6160f88;  1 drivers
v0000023bd615e3b0_0 .net *"_ivl_20", 4 0, L_0000023bd615fba0;  1 drivers
v0000023bd615d370_0 .net *"_ivl_200", 31 0, L_0000023bd61bf650;  1 drivers
v0000023bd615e090_0 .net *"_ivl_204", 31 0, L_0000023bd61c04b0;  1 drivers
L_0000023bd6161960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615db90_0 .net *"_ivl_207", 25 0, L_0000023bd6161960;  1 drivers
L_0000023bd61619a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615df50_0 .net/2u *"_ivl_208", 31 0, L_0000023bd61619a8;  1 drivers
v0000023bd615dff0_0 .net *"_ivl_210", 0 0, L_0000023bd61c07d0;  1 drivers
L_0000023bd61619f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615dd70_0 .net/2u *"_ivl_212", 5 0, L_0000023bd61619f0;  1 drivers
v0000023bd615ea90_0 .net *"_ivl_214", 0 0, L_0000023bd61bffb0;  1 drivers
L_0000023bd6161a38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023bd615ebd0_0 .net/2u *"_ivl_216", 5 0, L_0000023bd6161a38;  1 drivers
v0000023bd615e590_0 .net *"_ivl_218", 0 0, L_0000023bd61c0eb0;  1 drivers
v0000023bd615d870_0 .net *"_ivl_221", 0 0, L_0000023bd611d3d0;  1 drivers
v0000023bd615edb0_0 .net *"_ivl_223", 0 0, L_0000023bd611d750;  1 drivers
L_0000023bd6161a80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023bd615e950_0 .net/2u *"_ivl_224", 5 0, L_0000023bd6161a80;  1 drivers
v0000023bd615daf0_0 .net *"_ivl_226", 0 0, L_0000023bd61bf010;  1 drivers
v0000023bd615e1d0_0 .net *"_ivl_228", 31 0, L_0000023bd61bf790;  1 drivers
v0000023bd615ec70_0 .net *"_ivl_24", 0 0, L_0000023bd611d670;  1 drivers
L_0000023bd61610a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023bd615d410_0 .net/2u *"_ivl_26", 4 0, L_0000023bd61610a8;  1 drivers
v0000023bd615dc30_0 .net *"_ivl_29", 4 0, L_0000023bd615fe20;  1 drivers
v0000023bd615e450_0 .net *"_ivl_32", 0 0, L_0000023bd611dad0;  1 drivers
L_0000023bd61610f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023bd615ee50_0 .net/2u *"_ivl_34", 4 0, L_0000023bd61610f0;  1 drivers
v0000023bd615d4b0_0 .net *"_ivl_37", 4 0, L_0000023bd6160000;  1 drivers
v0000023bd615eb30_0 .net *"_ivl_40", 0 0, L_0000023bd611da60;  1 drivers
L_0000023bd6161138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615ed10_0 .net/2u *"_ivl_42", 15 0, L_0000023bd6161138;  1 drivers
v0000023bd615d5f0_0 .net *"_ivl_45", 15 0, L_0000023bd61a91c0;  1 drivers
v0000023bd615d690_0 .net *"_ivl_48", 0 0, L_0000023bd611d6e0;  1 drivers
v0000023bd615cfb0_0 .net *"_ivl_5", 5 0, L_0000023bd6160dc0;  1 drivers
L_0000023bd6161180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615e4f0_0 .net/2u *"_ivl_50", 36 0, L_0000023bd6161180;  1 drivers
L_0000023bd61611c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615d730_0 .net/2u *"_ivl_52", 31 0, L_0000023bd61611c8;  1 drivers
v0000023bd615d910_0 .net *"_ivl_55", 4 0, L_0000023bd61aa5c0;  1 drivers
v0000023bd615d050_0 .net *"_ivl_56", 36 0, L_0000023bd61a99e0;  1 drivers
v0000023bd615de10_0 .net *"_ivl_58", 36 0, L_0000023bd61a9b20;  1 drivers
v0000023bd615e630_0 .net *"_ivl_62", 0 0, L_0000023bd611d520;  1 drivers
L_0000023bd6161210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615d9b0_0 .net/2u *"_ivl_64", 5 0, L_0000023bd6161210;  1 drivers
v0000023bd615e6d0_0 .net *"_ivl_67", 5 0, L_0000023bd61aa020;  1 drivers
v0000023bd615e810_0 .net *"_ivl_70", 0 0, L_0000023bd611d4b0;  1 drivers
L_0000023bd6161258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615da50_0 .net/2u *"_ivl_72", 57 0, L_0000023bd6161258;  1 drivers
L_0000023bd61612a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd615deb0_0 .net/2u *"_ivl_74", 31 0, L_0000023bd61612a0;  1 drivers
v0000023bd615f1a0_0 .net *"_ivl_77", 25 0, L_0000023bd61a9a80;  1 drivers
v0000023bd61606e0_0 .net *"_ivl_78", 57 0, L_0000023bd61a9800;  1 drivers
v0000023bd615fd80_0 .net *"_ivl_8", 0 0, L_0000023bd611d600;  1 drivers
v0000023bd6160be0_0 .net *"_ivl_80", 57 0, L_0000023bd61a9bc0;  1 drivers
L_0000023bd61612e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023bd6160280_0 .net/2u *"_ivl_84", 31 0, L_0000023bd61612e8;  1 drivers
L_0000023bd6161330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023bd6160780_0 .net/2u *"_ivl_88", 5 0, L_0000023bd6161330;  1 drivers
v0000023bd615f4c0_0 .net *"_ivl_90", 0 0, L_0000023bd61aa0c0;  1 drivers
L_0000023bd6161378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023bd615f560_0 .net/2u *"_ivl_92", 5 0, L_0000023bd6161378;  1 drivers
v0000023bd6160960_0 .net *"_ivl_94", 0 0, L_0000023bd61aa200;  1 drivers
v0000023bd61601e0_0 .net *"_ivl_97", 0 0, L_0000023bd611dc90;  1 drivers
v0000023bd6160320_0 .net *"_ivl_98", 47 0, L_0000023bd61aa2a0;  1 drivers
v0000023bd61603c0_0 .net "adderResult", 31 0, L_0000023bd61a94e0;  1 drivers
v0000023bd615fc40_0 .net "address", 31 0, L_0000023bd61a9300;  1 drivers
v0000023bd6160500_0 .net "clk", 0 0, L_0000023bd611db40;  alias, 1 drivers
v0000023bd615f9c0_0 .var "cycles_consumed", 31 0;
v0000023bd615f600_0 .net "extImm", 31 0, L_0000023bd61aaac0;  1 drivers
v0000023bd615f2e0_0 .net "funct", 5 0, L_0000023bd61aa8e0;  1 drivers
v0000023bd6160140_0 .net "hlt", 0 0, v0000023bd60eb180_0;  1 drivers
v0000023bd615f7e0_0 .net "imm", 15 0, L_0000023bd61a9f80;  1 drivers
v0000023bd615efc0_0 .net "immediate", 31 0, L_0000023bd61c0e10;  1 drivers
v0000023bd6160820_0 .net "input_clk", 0 0, v0000023bd6160aa0_0;  1 drivers
v0000023bd6160c80_0 .net "instruction", 31 0, L_0000023bd61aa480;  1 drivers
v0000023bd6160460_0 .net "memoryReadData", 31 0, v0000023bd61586b0_0;  1 drivers
v0000023bd61608c0_0 .net "nextPC", 31 0, L_0000023bd61a9080;  1 drivers
v0000023bd615f6a0_0 .net "opcode", 5 0, L_0000023bd615f060;  1 drivers
v0000023bd615fb00_0 .net "rd", 4 0, L_0000023bd615fce0;  1 drivers
v0000023bd615fec0_0 .net "readData1", 31 0, L_0000023bd611dde0;  1 drivers
v0000023bd61605a0_0 .net "readData1_w", 31 0, L_0000023bd61c0c30;  1 drivers
v0000023bd61600a0_0 .net "readData2", 31 0, L_0000023bd611d980;  1 drivers
v0000023bd615f740_0 .net "rs", 4 0, L_0000023bd615ff60;  1 drivers
v0000023bd615f100_0 .net "rst", 0 0, v0000023bd615fa60_0;  1 drivers
v0000023bd615f240_0 .net "rt", 4 0, L_0000023bd61a9940;  1 drivers
v0000023bd615f880_0 .net "shamt", 31 0, L_0000023bd61a9260;  1 drivers
v0000023bd615f920_0 .net "wire_instruction", 31 0, L_0000023bd611dd00;  1 drivers
v0000023bd6160e60_0 .net "writeData", 31 0, L_0000023bd61c0870;  1 drivers
v0000023bd6160640_0 .net "zero", 0 0, L_0000023bd61bf6f0;  1 drivers
L_0000023bd6160dc0 .part L_0000023bd61aa480, 26, 6;
L_0000023bd615f060 .functor MUXZ 6, L_0000023bd6160dc0, L_0000023bd6160f88, L_0000023bd611dc20, C4<>;
L_0000023bd615f380 .cmp/eq 6, L_0000023bd615f060, L_0000023bd6161018;
L_0000023bd615f420 .part L_0000023bd61aa480, 11, 5;
L_0000023bd615fba0 .functor MUXZ 5, L_0000023bd615f420, L_0000023bd6161060, L_0000023bd615f380, C4<>;
L_0000023bd615fce0 .functor MUXZ 5, L_0000023bd615fba0, L_0000023bd6160fd0, L_0000023bd611d600, C4<>;
L_0000023bd615fe20 .part L_0000023bd61aa480, 21, 5;
L_0000023bd615ff60 .functor MUXZ 5, L_0000023bd615fe20, L_0000023bd61610a8, L_0000023bd611d670, C4<>;
L_0000023bd6160000 .part L_0000023bd61aa480, 16, 5;
L_0000023bd61a9940 .functor MUXZ 5, L_0000023bd6160000, L_0000023bd61610f0, L_0000023bd611dad0, C4<>;
L_0000023bd61a91c0 .part L_0000023bd61aa480, 0, 16;
L_0000023bd61a9f80 .functor MUXZ 16, L_0000023bd61a91c0, L_0000023bd6161138, L_0000023bd611da60, C4<>;
L_0000023bd61aa5c0 .part L_0000023bd61aa480, 6, 5;
L_0000023bd61a99e0 .concat [ 5 32 0 0], L_0000023bd61aa5c0, L_0000023bd61611c8;
L_0000023bd61a9b20 .functor MUXZ 37, L_0000023bd61a99e0, L_0000023bd6161180, L_0000023bd611d6e0, C4<>;
L_0000023bd61a9260 .part L_0000023bd61a9b20, 0, 32;
L_0000023bd61aa020 .part L_0000023bd61aa480, 0, 6;
L_0000023bd61aa8e0 .functor MUXZ 6, L_0000023bd61aa020, L_0000023bd6161210, L_0000023bd611d520, C4<>;
L_0000023bd61a9a80 .part L_0000023bd61aa480, 0, 26;
L_0000023bd61a9800 .concat [ 26 32 0 0], L_0000023bd61a9a80, L_0000023bd61612a0;
L_0000023bd61a9bc0 .functor MUXZ 58, L_0000023bd61a9800, L_0000023bd6161258, L_0000023bd611d4b0, C4<>;
L_0000023bd61a9300 .part L_0000023bd61a9bc0, 0, 32;
L_0000023bd61aade0 .arith/sum 32, v0000023bd6159c90_0, L_0000023bd61612e8;
L_0000023bd61aa0c0 .cmp/eq 6, L_0000023bd615f060, L_0000023bd6161330;
L_0000023bd61aa200 .cmp/eq 6, L_0000023bd615f060, L_0000023bd6161378;
L_0000023bd61aa2a0 .concat [ 32 16 0 0], L_0000023bd61a9300, L_0000023bd61613c0;
L_0000023bd61a9440 .concat [ 6 26 0 0], L_0000023bd615f060, L_0000023bd6161408;
L_0000023bd61aa340 .cmp/eq 32, L_0000023bd61a9440, L_0000023bd6161450;
L_0000023bd61aa3e0 .cmp/eq 6, L_0000023bd61aa8e0, L_0000023bd6161498;
L_0000023bd61a9c60 .concat [ 32 16 0 0], L_0000023bd611dde0, L_0000023bd61614e0;
L_0000023bd61aa520 .concat [ 32 16 0 0], v0000023bd6159c90_0, L_0000023bd6161528;
L_0000023bd61aa660 .part L_0000023bd61a9f80, 15, 1;
LS_0000023bd61a9d00_0_0 .concat [ 1 1 1 1], L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660;
LS_0000023bd61a9d00_0_4 .concat [ 1 1 1 1], L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660;
LS_0000023bd61a9d00_0_8 .concat [ 1 1 1 1], L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660;
LS_0000023bd61a9d00_0_12 .concat [ 1 1 1 1], L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660;
LS_0000023bd61a9d00_0_16 .concat [ 1 1 1 1], L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660;
LS_0000023bd61a9d00_0_20 .concat [ 1 1 1 1], L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660;
LS_0000023bd61a9d00_0_24 .concat [ 1 1 1 1], L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660;
LS_0000023bd61a9d00_0_28 .concat [ 1 1 1 1], L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660, L_0000023bd61aa660;
LS_0000023bd61a9d00_1_0 .concat [ 4 4 4 4], LS_0000023bd61a9d00_0_0, LS_0000023bd61a9d00_0_4, LS_0000023bd61a9d00_0_8, LS_0000023bd61a9d00_0_12;
LS_0000023bd61a9d00_1_4 .concat [ 4 4 4 4], LS_0000023bd61a9d00_0_16, LS_0000023bd61a9d00_0_20, LS_0000023bd61a9d00_0_24, LS_0000023bd61a9d00_0_28;
L_0000023bd61a9d00 .concat [ 16 16 0 0], LS_0000023bd61a9d00_1_0, LS_0000023bd61a9d00_1_4;
L_0000023bd61aa160 .concat [ 16 32 0 0], L_0000023bd61a9f80, L_0000023bd61a9d00;
L_0000023bd61aa700 .arith/sum 48, L_0000023bd61aa520, L_0000023bd61aa160;
L_0000023bd61a9620 .functor MUXZ 48, L_0000023bd61aa700, L_0000023bd61a9c60, L_0000023bd611d210, C4<>;
L_0000023bd61a98a0 .functor MUXZ 48, L_0000023bd61a9620, L_0000023bd61aa2a0, L_0000023bd611dc90, C4<>;
L_0000023bd61a94e0 .part L_0000023bd61a98a0, 0, 32;
L_0000023bd61a9080 .functor MUXZ 32, L_0000023bd61aade0, L_0000023bd61a94e0, v0000023bd6159150_0, C4<>;
L_0000023bd61aa480 .functor MUXZ 32, L_0000023bd611dd00, L_0000023bd61615b8, L_0000023bd611d8a0, C4<>;
L_0000023bd61a9ee0 .cmp/eq 6, L_0000023bd615f060, L_0000023bd6161690;
L_0000023bd61a96c0 .cmp/eq 6, L_0000023bd615f060, L_0000023bd61616d8;
L_0000023bd61a9760 .cmp/eq 6, L_0000023bd615f060, L_0000023bd6161720;
L_0000023bd61aa7a0 .concat [ 16 16 0 0], L_0000023bd61a9f80, L_0000023bd6161768;
L_0000023bd61aa840 .part L_0000023bd61a9f80, 15, 1;
LS_0000023bd61aaa20_0_0 .concat [ 1 1 1 1], L_0000023bd61aa840, L_0000023bd61aa840, L_0000023bd61aa840, L_0000023bd61aa840;
LS_0000023bd61aaa20_0_4 .concat [ 1 1 1 1], L_0000023bd61aa840, L_0000023bd61aa840, L_0000023bd61aa840, L_0000023bd61aa840;
LS_0000023bd61aaa20_0_8 .concat [ 1 1 1 1], L_0000023bd61aa840, L_0000023bd61aa840, L_0000023bd61aa840, L_0000023bd61aa840;
LS_0000023bd61aaa20_0_12 .concat [ 1 1 1 1], L_0000023bd61aa840, L_0000023bd61aa840, L_0000023bd61aa840, L_0000023bd61aa840;
L_0000023bd61aaa20 .concat [ 4 4 4 4], LS_0000023bd61aaa20_0_0, LS_0000023bd61aaa20_0_4, LS_0000023bd61aaa20_0_8, LS_0000023bd61aaa20_0_12;
L_0000023bd61aa980 .concat [ 16 16 0 0], L_0000023bd61a9f80, L_0000023bd61aaa20;
L_0000023bd61aaac0 .functor MUXZ 32, L_0000023bd61aa980, L_0000023bd61aa7a0, L_0000023bd611d050, C4<>;
L_0000023bd61aae80 .concat [ 6 26 0 0], L_0000023bd615f060, L_0000023bd61617b0;
L_0000023bd61aaca0 .cmp/eq 32, L_0000023bd61aae80, L_0000023bd61617f8;
L_0000023bd61aad40 .cmp/eq 6, L_0000023bd61aa8e0, L_0000023bd6161840;
L_0000023bd61bf5b0 .cmp/eq 6, L_0000023bd61aa8e0, L_0000023bd6161888;
L_0000023bd61c0370 .cmp/eq 6, L_0000023bd615f060, L_0000023bd61618d0;
L_0000023bd61bf650 .functor MUXZ 32, L_0000023bd61aaac0, L_0000023bd6161918, L_0000023bd61c0370, C4<>;
L_0000023bd61c0e10 .functor MUXZ 32, L_0000023bd61bf650, L_0000023bd61a9260, L_0000023bd611d910, C4<>;
L_0000023bd61c04b0 .concat [ 6 26 0 0], L_0000023bd615f060, L_0000023bd6161960;
L_0000023bd61c07d0 .cmp/eq 32, L_0000023bd61c04b0, L_0000023bd61619a8;
L_0000023bd61bffb0 .cmp/eq 6, L_0000023bd61aa8e0, L_0000023bd61619f0;
L_0000023bd61c0eb0 .cmp/eq 6, L_0000023bd61aa8e0, L_0000023bd6161a38;
L_0000023bd61bf010 .cmp/eq 6, L_0000023bd615f060, L_0000023bd6161a80;
L_0000023bd61bf790 .functor MUXZ 32, L_0000023bd611dde0, v0000023bd6159c90_0, L_0000023bd61bf010, C4<>;
L_0000023bd61c0c30 .functor MUXZ 32, L_0000023bd61bf790, L_0000023bd611d980, L_0000023bd611d750, C4<>;
S_0000023bd6100d00 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000023bd6086580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023bd60f3020 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023bd611d0c0 .functor NOT 1, v0000023bd60ea320_0, C4<0>, C4<0>, C4<0>;
v0000023bd60e9920_0 .net *"_ivl_0", 0 0, L_0000023bd611d0c0;  1 drivers
v0000023bd60ea960_0 .net "in1", 31 0, L_0000023bd611d980;  alias, 1 drivers
v0000023bd60eaaa0_0 .net "in2", 31 0, L_0000023bd61c0e10;  alias, 1 drivers
v0000023bd60e9a60_0 .net "out", 31 0, L_0000023bd61c0af0;  alias, 1 drivers
v0000023bd60ea500_0 .net "s", 0 0, v0000023bd60ea320_0;  alias, 1 drivers
L_0000023bd61c0af0 .functor MUXZ 32, L_0000023bd61c0e10, L_0000023bd611d980, L_0000023bd611d0c0, C4<>;
S_0000023bd6086710 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000023bd6086580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000023bd61580a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000023bd61580d8 .param/l "add" 0 4 5, C4<100000>;
P_0000023bd6158110 .param/l "addi" 0 4 8, C4<001000>;
P_0000023bd6158148 .param/l "addu" 0 4 5, C4<100001>;
P_0000023bd6158180 .param/l "and_" 0 4 5, C4<100100>;
P_0000023bd61581b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000023bd61581f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023bd6158228 .param/l "bne" 0 4 10, C4<000101>;
P_0000023bd6158260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023bd6158298 .param/l "j" 0 4 12, C4<000010>;
P_0000023bd61582d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023bd6158308 .param/l "jr" 0 4 6, C4<001000>;
P_0000023bd6158340 .param/l "lw" 0 4 8, C4<100011>;
P_0000023bd6158378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023bd61583b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000023bd61583e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023bd6158420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023bd6158458 .param/l "sll" 0 4 6, C4<000000>;
P_0000023bd6158490 .param/l "slt" 0 4 5, C4<101010>;
P_0000023bd61584c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000023bd6158500 .param/l "srl" 0 4 6, C4<000010>;
P_0000023bd6158538 .param/l "sub" 0 4 5, C4<100010>;
P_0000023bd6158570 .param/l "subu" 0 4 5, C4<100011>;
P_0000023bd61585a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000023bd61585e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023bd6158618 .param/l "xori" 0 4 8, C4<001110>;
v0000023bd60ea5a0_0 .var "ALUOp", 3 0;
v0000023bd60ea320_0 .var "ALUSrc", 0 0;
v0000023bd60eaf00_0 .var "MemReadEn", 0 0;
v0000023bd60e96a0_0 .var "MemWriteEn", 0 0;
v0000023bd60eab40_0 .var "MemtoReg", 0 0;
v0000023bd60eb040_0 .var "RegDst", 0 0;
v0000023bd60eb0e0_0 .var "RegWriteEn", 0 0;
v0000023bd60e9e20_0 .net "funct", 5 0, L_0000023bd61aa8e0;  alias, 1 drivers
v0000023bd60eb180_0 .var "hlt", 0 0;
v0000023bd60eb220_0 .net "opcode", 5 0, L_0000023bd615f060;  alias, 1 drivers
v0000023bd60ea780_0 .net "rst", 0 0, v0000023bd615fa60_0;  alias, 1 drivers
E_0000023bd60f3360 .event anyedge, v0000023bd60ea780_0, v0000023bd60eb220_0, v0000023bd60e9e20_0;
S_0000023bd60169c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000023bd6086580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000023bd60f3060 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000023bd611dd00 .functor BUFZ 32, L_0000023bd61a8fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023bd60eabe0_0 .net "Data_Out", 31 0, L_0000023bd611dd00;  alias, 1 drivers
v0000023bd60eb360 .array "InstMem", 0 1023, 31 0;
v0000023bd60eb400_0 .net *"_ivl_0", 31 0, L_0000023bd61a8fe0;  1 drivers
v0000023bd60e9880_0 .net *"_ivl_3", 9 0, L_0000023bd61a9580;  1 drivers
v0000023bd60eb4a0_0 .net *"_ivl_4", 11 0, L_0000023bd61aac00;  1 drivers
L_0000023bd6161570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023bd60eb540_0 .net *"_ivl_7", 1 0, L_0000023bd6161570;  1 drivers
v0000023bd60e9ba0_0 .net "addr", 31 0, v0000023bd6159c90_0;  alias, 1 drivers
v0000023bd60e9ec0_0 .var/i "i", 31 0;
L_0000023bd61a8fe0 .array/port v0000023bd60eb360, L_0000023bd61aac00;
L_0000023bd61a9580 .part v0000023bd6159c90_0, 0, 10;
L_0000023bd61aac00 .concat [ 10 2 0 0], L_0000023bd61a9580, L_0000023bd6161570;
S_0000023bd6016b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000023bd6086580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000023bd611dde0 .functor BUFZ 32, L_0000023bd61a9da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023bd611d980 .functor BUFZ 32, L_0000023bd61a9120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023bd60ea140_0 .net *"_ivl_0", 31 0, L_0000023bd61a9da0;  1 drivers
v0000023bd60ea1e0_0 .net *"_ivl_10", 6 0, L_0000023bd61a93a0;  1 drivers
L_0000023bd6161648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023bd60c8880_0 .net *"_ivl_13", 1 0, L_0000023bd6161648;  1 drivers
v0000023bd60c9460_0 .net *"_ivl_2", 6 0, L_0000023bd61a9e40;  1 drivers
L_0000023bd6161600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023bd6158cf0_0 .net *"_ivl_5", 1 0, L_0000023bd6161600;  1 drivers
v0000023bd615a190_0 .net *"_ivl_8", 31 0, L_0000023bd61a9120;  1 drivers
v0000023bd6159330_0 .net "clk", 0 0, L_0000023bd611db40;  alias, 1 drivers
v0000023bd6159470_0 .var/i "i", 31 0;
v0000023bd61591f0_0 .net "readData1", 31 0, L_0000023bd611dde0;  alias, 1 drivers
v0000023bd615a230_0 .net "readData2", 31 0, L_0000023bd611d980;  alias, 1 drivers
v0000023bd6158890_0 .net "readRegister1", 4 0, L_0000023bd615ff60;  alias, 1 drivers
v0000023bd6159970_0 .net "readRegister2", 4 0, L_0000023bd61a9940;  alias, 1 drivers
v0000023bd615a550 .array "registers", 31 0, 31 0;
v0000023bd6159e70_0 .net "rst", 0 0, v0000023bd615fa60_0;  alias, 1 drivers
v0000023bd6158ed0_0 .net "we", 0 0, v0000023bd60eb0e0_0;  alias, 1 drivers
v0000023bd61593d0_0 .net "writeData", 31 0, L_0000023bd61c0870;  alias, 1 drivers
v0000023bd61587f0_0 .net "writeRegister", 4 0, L_0000023bd61aab60;  alias, 1 drivers
E_0000023bd60f33a0/0 .event negedge, v0000023bd60ea780_0;
E_0000023bd60f33a0/1 .event posedge, v0000023bd6159330_0;
E_0000023bd60f33a0 .event/or E_0000023bd60f33a0/0, E_0000023bd60f33a0/1;
L_0000023bd61a9da0 .array/port v0000023bd615a550, L_0000023bd61a9e40;
L_0000023bd61a9e40 .concat [ 5 2 0 0], L_0000023bd615ff60, L_0000023bd6161600;
L_0000023bd61a9120 .array/port v0000023bd615a550, L_0000023bd61a93a0;
L_0000023bd61a93a0 .concat [ 5 2 0 0], L_0000023bd61a9940, L_0000023bd6161648;
S_0000023bd6084c30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000023bd6016b50;
 .timescale 0 0;
v0000023bd60ea000_0 .var/i "i", 31 0;
S_0000023bd6084dc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000023bd6086580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000023bd60f30e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000023bd611dd70 .functor NOT 1, v0000023bd60eb040_0, C4<0>, C4<0>, C4<0>;
v0000023bd6159650_0 .net *"_ivl_0", 0 0, L_0000023bd611dd70;  1 drivers
v0000023bd6159f10_0 .net "in1", 4 0, L_0000023bd61a9940;  alias, 1 drivers
v0000023bd6159d30_0 .net "in2", 4 0, L_0000023bd615fce0;  alias, 1 drivers
v0000023bd6158f70_0 .net "out", 4 0, L_0000023bd61aab60;  alias, 1 drivers
v0000023bd6159fb0_0 .net "s", 0 0, v0000023bd60eb040_0;  alias, 1 drivers
L_0000023bd61aab60 .functor MUXZ 5, L_0000023bd615fce0, L_0000023bd61a9940, L_0000023bd611dd70, C4<>;
S_0000023bd60b4a70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000023bd6086580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023bd60f35e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023bd611cfe0 .functor NOT 1, v0000023bd60eab40_0, C4<0>, C4<0>, C4<0>;
v0000023bd6159290_0 .net *"_ivl_0", 0 0, L_0000023bd611cfe0;  1 drivers
v0000023bd6158a70_0 .net "in1", 31 0, v0000023bd615a410_0;  alias, 1 drivers
v0000023bd615a050_0 .net "in2", 31 0, v0000023bd61586b0_0;  alias, 1 drivers
v0000023bd615a2d0_0 .net "out", 31 0, L_0000023bd61c0870;  alias, 1 drivers
v0000023bd615a0f0_0 .net "s", 0 0, v0000023bd60eab40_0;  alias, 1 drivers
L_0000023bd61c0870 .functor MUXZ 32, v0000023bd61586b0_0, v0000023bd615a410_0, L_0000023bd611cfe0, C4<>;
S_0000023bd60b4c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000023bd6086580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000023bd60a0120 .param/l "ADD" 0 9 12, C4<0000>;
P_0000023bd60a0158 .param/l "AND" 0 9 12, C4<0010>;
P_0000023bd60a0190 .param/l "NOR" 0 9 12, C4<0101>;
P_0000023bd60a01c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000023bd60a0200 .param/l "SGT" 0 9 12, C4<0111>;
P_0000023bd60a0238 .param/l "SLL" 0 9 12, C4<1000>;
P_0000023bd60a0270 .param/l "SLT" 0 9 12, C4<0110>;
P_0000023bd60a02a8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000023bd60a02e0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000023bd60a0318 .param/l "XOR" 0 9 12, C4<0100>;
P_0000023bd60a0350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000023bd60a0388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000023bd6161ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023bd6159830_0 .net/2u *"_ivl_0", 31 0, L_0000023bd6161ac8;  1 drivers
v0000023bd615a370_0 .net "opSel", 3 0, v0000023bd60ea5a0_0;  alias, 1 drivers
v0000023bd6158bb0_0 .net "operand1", 31 0, L_0000023bd61c0c30;  alias, 1 drivers
v0000023bd61590b0_0 .net "operand2", 31 0, L_0000023bd61c0af0;  alias, 1 drivers
v0000023bd615a410_0 .var "result", 31 0;
v0000023bd6158930_0 .net "zero", 0 0, L_0000023bd61bf6f0;  alias, 1 drivers
E_0000023bd60f3120 .event anyedge, v0000023bd60ea5a0_0, v0000023bd6158bb0_0, v0000023bd60e9a60_0;
L_0000023bd61bf6f0 .cmp/eq 32, v0000023bd615a410_0, L_0000023bd6161ac8;
S_0000023bd60a03d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000023bd6086580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000023bd615a670 .param/l "RType" 0 4 2, C4<000000>;
P_0000023bd615a6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000023bd615a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023bd615a718 .param/l "addu" 0 4 5, C4<100001>;
P_0000023bd615a750 .param/l "and_" 0 4 5, C4<100100>;
P_0000023bd615a788 .param/l "andi" 0 4 8, C4<001100>;
P_0000023bd615a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023bd615a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023bd615a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023bd615a868 .param/l "j" 0 4 12, C4<000010>;
P_0000023bd615a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023bd615a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023bd615a910 .param/l "lw" 0 4 8, C4<100011>;
P_0000023bd615a948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023bd615a980 .param/l "or_" 0 4 5, C4<100101>;
P_0000023bd615a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023bd615a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023bd615aa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000023bd615aa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000023bd615aa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000023bd615aad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023bd615ab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000023bd615ab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000023bd615ab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000023bd615abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023bd615abe8 .param/l "xori" 0 4 8, C4<001110>;
v0000023bd6159150_0 .var "PCsrc", 0 0;
v0000023bd6159510_0 .net "funct", 5 0, L_0000023bd61aa8e0;  alias, 1 drivers
v0000023bd61595b0_0 .net "opcode", 5 0, L_0000023bd615f060;  alias, 1 drivers
v0000023bd6158c50_0 .net "operand1", 31 0, L_0000023bd611dde0;  alias, 1 drivers
v0000023bd6158750_0 .net "operand2", 31 0, L_0000023bd61c0af0;  alias, 1 drivers
v0000023bd6159010_0 .net "rst", 0 0, v0000023bd615fa60_0;  alias, 1 drivers
E_0000023bd60f31a0/0 .event anyedge, v0000023bd60ea780_0, v0000023bd60eb220_0, v0000023bd61591f0_0, v0000023bd60e9a60_0;
E_0000023bd60f31a0/1 .event anyedge, v0000023bd60e9e20_0;
E_0000023bd60f31a0 .event/or E_0000023bd60f31a0/0, E_0000023bd60f31a0/1;
S_0000023bd615ac30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000023bd6086580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000023bd6159bf0 .array "DataMem", 0 1023, 31 0;
v0000023bd61596f0_0 .net "address", 31 0, v0000023bd615a410_0;  alias, 1 drivers
v0000023bd6159a10_0 .net "clock", 0 0, L_0000023bd611cf70;  1 drivers
v0000023bd6159790_0 .net "data", 31 0, L_0000023bd611d980;  alias, 1 drivers
v0000023bd615a4b0_0 .var/i "i", 31 0;
v0000023bd61586b0_0 .var "q", 31 0;
v0000023bd61589d0_0 .net "rden", 0 0, v0000023bd60eaf00_0;  alias, 1 drivers
v0000023bd61598d0_0 .net "wren", 0 0, v0000023bd60e96a0_0;  alias, 1 drivers
E_0000023bd60f35a0 .event posedge, v0000023bd6159a10_0;
S_0000023bd615adc0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000023bd6086580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000023bd60f3520 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000023bd6159dd0_0 .net "PCin", 31 0, L_0000023bd61a9080;  alias, 1 drivers
v0000023bd6159c90_0 .var "PCout", 31 0;
v0000023bd6158b10_0 .net "clk", 0 0, L_0000023bd611db40;  alias, 1 drivers
v0000023bd6158d90_0 .net "rst", 0 0, v0000023bd615fa60_0;  alias, 1 drivers
    .scope S_0000023bd60a03d0;
T_0 ;
    %wait E_0000023bd60f31a0;
    %load/vec4 v0000023bd6159010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023bd6159150_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023bd61595b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000023bd6158c50_0;
    %load/vec4 v0000023bd6158750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000023bd61595b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000023bd6158c50_0;
    %load/vec4 v0000023bd6158750_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000023bd61595b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000023bd61595b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000023bd61595b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000023bd6159510_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000023bd6159150_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023bd615adc0;
T_1 ;
    %wait E_0000023bd60f33a0;
    %load/vec4 v0000023bd6158d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023bd6159c90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023bd6159dd0_0;
    %assign/vec4 v0000023bd6159c90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023bd60169c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023bd60e9ec0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000023bd60e9ec0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023bd60e9ec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %load/vec4 v0000023bd60e9ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023bd60e9ec0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd60eb360, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000023bd6086710;
T_3 ;
    %wait E_0000023bd60f3360;
    %load/vec4 v0000023bd60ea780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000023bd60eb180_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023bd60ea320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023bd60eb0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023bd60e96a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023bd60eab40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023bd60eaf00_0, 0;
    %assign/vec4 v0000023bd60eb040_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000023bd60eb180_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000023bd60ea5a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000023bd60ea320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023bd60eb0e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023bd60e96a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023bd60eab40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023bd60eaf00_0, 0, 1;
    %store/vec4 v0000023bd60eb040_0, 0, 1;
    %load/vec4 v0000023bd60eb220_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60eb180_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60eb040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60eb0e0_0, 0;
    %load/vec4 v0000023bd60e9e20_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60ea320_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60ea320_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60eb0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60eb040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60ea320_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60eb0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023bd60eb040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60ea320_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60eb0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60ea320_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60eb0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60ea320_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60eb0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60ea320_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60eb0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60ea320_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60eaf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60eb0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60ea320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60eab40_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60e96a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023bd60ea320_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023bd60ea5a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023bd6016b50;
T_4 ;
    %wait E_0000023bd60f33a0;
    %fork t_1, S_0000023bd6084c30;
    %jmp t_0;
    .scope S_0000023bd6084c30;
t_1 ;
    %load/vec4 v0000023bd6159e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023bd60ea000_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000023bd60ea000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023bd60ea000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd615a550, 0, 4;
    %load/vec4 v0000023bd60ea000_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023bd60ea000_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023bd6158ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000023bd61593d0_0;
    %load/vec4 v0000023bd61587f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd615a550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd615a550, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000023bd6016b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023bd6016b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023bd6159470_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023bd6159470_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000023bd6159470_0;
    %ix/getv/s 4, v0000023bd6159470_0;
    %load/vec4a v0000023bd615a550, 4;
    %ix/getv/s 4, v0000023bd6159470_0;
    %load/vec4a v0000023bd615a550, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000023bd6159470_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023bd6159470_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000023bd60b4c00;
T_6 ;
    %wait E_0000023bd60f3120;
    %load/vec4 v0000023bd615a370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023bd615a410_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000023bd6158bb0_0;
    %load/vec4 v0000023bd61590b0_0;
    %add;
    %assign/vec4 v0000023bd615a410_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000023bd6158bb0_0;
    %load/vec4 v0000023bd61590b0_0;
    %sub;
    %assign/vec4 v0000023bd615a410_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000023bd6158bb0_0;
    %load/vec4 v0000023bd61590b0_0;
    %and;
    %assign/vec4 v0000023bd615a410_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000023bd6158bb0_0;
    %load/vec4 v0000023bd61590b0_0;
    %or;
    %assign/vec4 v0000023bd615a410_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000023bd6158bb0_0;
    %load/vec4 v0000023bd61590b0_0;
    %xor;
    %assign/vec4 v0000023bd615a410_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000023bd6158bb0_0;
    %load/vec4 v0000023bd61590b0_0;
    %or;
    %inv;
    %assign/vec4 v0000023bd615a410_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000023bd6158bb0_0;
    %load/vec4 v0000023bd61590b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000023bd615a410_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000023bd61590b0_0;
    %load/vec4 v0000023bd6158bb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000023bd615a410_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000023bd6158bb0_0;
    %ix/getv 4, v0000023bd61590b0_0;
    %shiftl 4;
    %assign/vec4 v0000023bd615a410_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000023bd6158bb0_0;
    %ix/getv 4, v0000023bd61590b0_0;
    %shiftr 4;
    %assign/vec4 v0000023bd615a410_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023bd615ac30;
T_7 ;
    %wait E_0000023bd60f35a0;
    %load/vec4 v0000023bd61589d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023bd61596f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000023bd6159bf0, 4;
    %assign/vec4 v0000023bd61586b0_0, 0;
T_7.0 ;
    %load/vec4 v0000023bd61598d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000023bd6159790_0;
    %ix/getv 3, v0000023bd61596f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023bd615ac30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023bd615a4b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000023bd615a4b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023bd615a4b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
    %load/vec4 v0000023bd615a4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023bd615a4b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bd6159bf0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000023bd615ac30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023bd615a4b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000023bd615a4b0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000023bd615a4b0_0;
    %load/vec4a v0000023bd6159bf0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000023bd615a4b0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000023bd615a4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023bd615a4b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000023bd6086580;
T_10 ;
    %wait E_0000023bd60f33a0;
    %load/vec4 v0000023bd615f100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023bd615f9c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023bd615f9c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023bd615f9c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023bd60e4580;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023bd6160aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023bd615fa60_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000023bd60e4580;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000023bd6160aa0_0;
    %inv;
    %assign/vec4 v0000023bd6160aa0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023bd60e4580;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023bd615fa60_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023bd615fa60_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000023bd6160d20_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
