# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab5.srcs/sources_1/imports/lab34_code/ALU.v" \
"../../../../lab5.srcs/sources_1/imports/lab34_code/ALUCtr.v" \
"../../../../lab5.srcs/sources_1/imports/lab34_code/Ctr.v" \
"../../../../lab5.srcs/sources_1/imports/lab34_code/Registers.v" \
"../../../../lab5.srcs/sources_1/new/Top.v" \
"../../../../lab5.srcs/sources_1/imports/lab34_code/dataMemory.v" \
"../../../../lab5.srcs/sources_1/new/isShift.v" \
"../../../../lab5.srcs/sources_1/imports/lab34_code/signext.v" \
"../../../../lab5.srcs/sim_1/new/Top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
