Analysis & Elaboration report for ex8_top
Fri Nov 25 17:40:02 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: modulo_counter_16:TICK50M
  5. Parameter Settings for User Entity Instance: modulo_counter_16:TICK25K
  6. Parameter Settings for User Entity Instance: delay_16:DELAY|modulo_counter_16:MOD_N
  7. Analysis & Elaboration Settings
  8. Port Connectivity Checks: "delay_16:DELAY|modulo_counter_16:MOD_N"
  9. Port Connectivity Checks: "delay_16:DELAY"
 10. Port Connectivity Checks: "bin2bcd_16:DCODE|add3_ge5:A31"
 11. Port Connectivity Checks: "bin2bcd_16:DCODE|add3_ge5:A19"
 12. Port Connectivity Checks: "bin2bcd_16:DCODE|add3_ge5:A10"
 13. Port Connectivity Checks: "bin2bcd_16:DCODE|add3_ge5:A4"
 14. Port Connectivity Checks: "bin2bcd_16:DCODE|add3_ge5:A1"
 15. Port Connectivity Checks: "bin2bcd_16:DCODE"
 16. Port Connectivity Checks: "modulo_counter_16:TICK25K"
 17. Port Connectivity Checks: "modulo_counter_16:TICK50M"
 18. Analysis & Elaboration Messages
 19. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Nov 25 17:40:02 2016       ;
; Quartus Prime Version         ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                 ; ex8_top                                     ;
; Top-level Entity Name         ; ex8_top                                     ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulo_counter_16:TICK50M ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; BIT_SZ         ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulo_counter_16:TICK25K ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; BIT_SZ         ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: delay_16:DELAY|modulo_counter_16:MOD_N ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; BIT_SZ         ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ex8_top            ; ex8_top            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delay_16:DELAY|modulo_counter_16:MOD_N"                                                                                                                                                 ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sreset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sreset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; modulo     ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delay_16:DELAY"                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; N    ; Input ; Warning  ; Input port expression (14 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "N[15..14]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:DCODE|add3_ge5:A31"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; iW[3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; oA[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:DCODE|add3_ge5:A19" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; iW[3] ; Input ; Info     ; Stuck at GND                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:DCODE|add3_ge5:A10" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; iW[3] ; Input ; Info     ; Stuck at GND                   ;
+-------+-------+----------+--------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:DCODE|add3_ge5:A4" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; iW[3] ; Input ; Info     ; Stuck at GND                  ;
+-------+-------+----------+-------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:DCODE|add3_ge5:A1" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; iW[3] ; Input ; Info     ; Stuck at GND                  ;
+-------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:DCODE"                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; B    ; Input ; Warning  ; Input port expression (14 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "B[15..14]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "modulo_counter_16:TICK25K"                                                                                                                                                              ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sreset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sreset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; modulo     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; modulo[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "modulo_counter_16:TICK50M"                                                                                                                                                              ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sreset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sreset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; modulo     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; modulo[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Nov 25 17:39:53 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex8 -c ex8_top --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /users/g/desktop/veri/veri_eie2/part_2/mylib/hex_to_7seg.v
    Info (12023): Found entity 1: hex_to_7seg File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/hex_to_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/g/desktop/veri/veri_eie2/part_2/mylib/bin2bcd_16.v
    Info (12023): Found entity 1: bin2bcd_16 File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /users/g/desktop/veri/veri_eie2/part_2/mylib/add3_ge5.v
    Info (12023): Found entity 1: add3_ge5 File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/add3_ge5.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/g/desktop/veri/veri_eie2/part_2/mylib/modulo_counter_16.v
    Info (12023): Found entity 1: modulo_counter_16 File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/modulo_counter_16.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file ex8_top.v
    Info (12023): Found entity 1: ex8_top File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_16.v
    Info (12023): Found entity 1: delay_16 File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/delay_16.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file starting_line_fsm.v
    Info (12023): Found entity 1: starting_line_fsm File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v Line: 1
Info (12127): Elaborating entity "ex8_top" for the top level hierarchy
Info (12128): Elaborating entity "modulo_counter_16" for hierarchy "modulo_counter_16:TICK50M" File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v Line: 19
Warning (12125): Using design file lfsr16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lfsr16 File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/lfsr16.v Line: 3
Info (12128): Elaborating entity "lfsr16" for hierarchy "lfsr16:lfsr" File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v Line: 23
Warning (10230): Verilog HDL assignment warning at lfsr16.v(16): truncated value with size 16 to match size of target (14) File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/lfsr16.v Line: 16
Info (12128): Elaborating entity "bin2bcd_16" for hierarchy "bin2bcd_16:DCODE" File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v Line: 27
Info (12128): Elaborating entity "add3_ge5" for hierarchy "bin2bcd_16:DCODE|add3_ge5:A1" File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v Line: 26
Info (12128): Elaborating entity "hex_to_7seg" for hierarchy "hex_to_7seg:seg0" File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v Line: 29
Info (12128): Elaborating entity "delay_16" for hierarchy "delay_16:DELAY" File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v Line: 35
Info (12128): Elaborating entity "starting_line_fsm" for hierarchy "starting_line_fsm:FSM" File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v Line: 38
Warning (10230): Verilog HDL assignment warning at starting_line_fsm.v(17): truncated value with size 4 to match size of target (1) File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v Line: 17
Warning (10235): Verilog HDL Always Construct warning at starting_line_fsm.v(23): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at starting_line_fsm.v(22): inferring latch(es) for variable "lfsr_en", which holds its previous value in one or more paths through the always construct File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at starting_line_fsm.v(22): inferring latch(es) for variable "triggered", which holds its previous value in one or more paths through the always construct File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at starting_line_fsm.v(28): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v Line: 28
Warning (10230): Verilog HDL assignment warning at starting_line_fsm.v(39): truncated value with size 32 to match size of target (1) File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v Line: 39
Warning (10230): Verilog HDL assignment warning at starting_line_fsm.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v Line: 47
Info (10041): Inferred latch for "lfsr_en" at starting_line_fsm.v(22) File: C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v Line: 22
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/output_files/ex8_top.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 858 megabytes
    Info: Processing ended: Fri Nov 25 17:40:02 2016
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:23


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/output_files/ex8_top.map.smsg.


