from . import const

# COMMON REGISTERS
ICM20948_REG_REG_BANK_SEL = const(0x7F)

# BANK 0 R/W REGISTERS
ICM20948_REG_USER_CTRL    = const(0x03)
ICM20948_REG_PWR_MGMT_1   = const(0x06)
ICM20948_REG_PWR_MGMT_2   = const(0x07)
ICM20948_REG_INT_ENABLE_2 = const(0x12)
ICM20948_REG_FIFO_EN_2    = const(0x67)
ICM20948_REG_FIFO_MODE    = const(0x69)

ICM20948_REG_FIFO_RST     = const(0x68)
ICM20948_REG_R_W          = const(0x72)

# BANK 0 RO REGISTERS
ICM20948_REG_ACCEL_XOUT_H = const(0X2D)
ICM20948_REG_ACCEL_XOUT_L = const(0X2E)
ICM20948_REG_ACCEL_YOUT_H = const(0X2F)
ICM20948_REG_ACCEL_YOUT_L = const(0X30)
ICM20948_REG_ACCEL_ZOUT_H = const(0X31)
ICM20948_REG_ACCEL_ZOUT_L = const(0X32)


ICM20948_REG_FIFO_COUNTH = const(0x70)
ICM20948_REG_FIFO_COUNTL = const(0x71)

# BANK 2 REGISTERS
ICM20948_REG_ODR_ALIGN_EN       = const(0x09)
ICM20948_REG_ACCEL_SMPLRT_DIV_1 = const(0x10)
ICM20948_REG_ACCEL_SMPLRT_DIV_2 = const(0x11)
ICM20948_REG_ACCEL_CONFIG       = const(0x14)
ICM20948_REG_ACCEL_CONFIG_2     = const(0x15)


# --- MASKS --- #

# REG: REG_BANK_SEL (0x7F) UB0
MASK_REG_BANK_SEL_UB_0 = const(0x00 << 4)
MASK_REG_BANK_SEL_UB_1 = const(0x01 << 4)
MASK_REG_BANK_SEL_UB_2 = const(0x02 << 4)
MASK_REG_BANK_SEL_UB_3 = const(0x03 << 4)

# REG: USER_CTRL (0x03)
MASK_USER_CTRL_DMP_EN  = const(0x01 << 7)
MASK_USER_CTRL_FIFO_EN = const(0x01 << 6)

# REG: PWR_MGMT (0x06)
MASK_PWR_MGMT_SLEEP    = const(0x01 << 6)
MASK_PWR_MGMT_TEMP_DIS = const(0x01 << 3)
MASK_PWR_MGMT_CLKSEL   = const(0x01)

# REG: PWR_MGMT_2 (0x07)
MASK_PWR_MGMT_2_DISABLE_GYRO  = const(0x07)
MASK_PWR_MGMT_2_DISABLE_ACCEL = const(0x07 << 3)

# REG: INT_ENABLE_2 (0x12)
MASK_INT_ENABLE_2_FIFO_OVERFLOW_EN = const(0x01)

# REG: FIFO_EN_2 (0x67)
MASK_FIFO_EN_2_ACCEL_FIFO_EN = const(0x01 << 4)

# REG: FIFO_MODE (0x69)
MASK_FIFO_MODE_STREAM    = const(0x00)
MASK_FIFO_MODE_SNAPSHOT  = const(0x01)

# REG: ORD_ALIGN_EN (0x09) UB2
MASK_ODR_ALIGN_EN_ON = const(0x01)

# REG: ACCEL_CONFIG (0x14) UB2
MASK_ACCEL_CONFIG_ACCEL_FS_SEL_2G  = const(0x00 << 1)
MASK_ACCEL_CONFIG_ACCEL_FS_SEL_4G  = const(0x01 << 1)
MASK_ACCEL_CONFIG_ACCEL_FS_SEL_8G  = const(0x02 << 1)
MASK_ACCEL_CONFIG_ACCEL_FS_SEL_16G = const(0x03 << 1)
MASK_ACCEL_CONFIG_ACCEL_FCHOICE_ON = const(0x01)

# REG: ACCEL_CONFIG_2 (0x15) UB2
MASK_ACCEL_CONFIG_2_AX_ST_EN_REG = const(0x01 << 4)
MASK_ACCEL_CONFIG_2_AY_ST_EN_REG = const(0x01 << 3)
MASK_ACCEL_CONFIG_2_AZ_ST_EN_REG = const(0x01 << 2)