# RISC-V-simulator
A simulation of running RISC-V assembly code with pipelining and cache memory in Java
This project is made by a team of 5 as an assignment for our Computer Architecture course.
The team consists of
Amritpal Singh,
Shivam Prasad,
Mehakjot Singh,
Divyanshu Bains,
Ripudaman Singh
