strict digraph "" {
	node [label="\N"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1632e8b250>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1632e8b350>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1632e8b3d0>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:IF" -> "15:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1632e8b790>",
		fillcolor=firebrick,
		label="14:NS
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1632e8b790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:IF" -> "14:NS"	[cond="['reset']",
		label=reset,
		lineno=14];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1632e8b450>",
		fillcolor=firebrick,
		label="15:NS
q <= q + 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1632e8b450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:IF" -> "15:NS"	[cond="['slowena', 'q']",
		label="(slowena && (q != 4'd4))",
		lineno=15];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"15:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1632e8b950>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"14:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
}
