#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Nov 15 17:20:34 2018
# Process ID: 21816
# Current directory: /home/tmitsuhashi/bin/vivado_h30/UDP/UDP.runs/synth_1
# Command line: vivado -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: /home/tmitsuhashi/bin/vivado_h30/UDP/UDP.runs/synth_1/TOP.vds
# Journal file: /home/tmitsuhashi/bin/vivado_h30/UDP/UDP.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22743 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.141 ; gain = 86.996 ; free physical = 16161 ; free virtual = 37148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/new/TOP.sv:22]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/new/TOP.sv:45]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/new/TOP.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RGMII2GMII' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/RGMII2GMII.sv:11]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/home/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21386]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (1#1) [/home/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21386]
INFO: [Synth 8-6155] done synthesizing module 'RGMII2GMII' (2#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/RGMII2GMII.sv:11]
INFO: [Synth 8-6157] synthesizing module 'GMII2RGMII' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/GMII2RGMII.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (3#1) [/home/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
INFO: [Synth 8-6155] done synthesizing module 'GMII2RGMII' (4#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/GMII2RGMII.sv:11]
INFO: [Synth 8-6157] synthesizing module 'CLKGEN' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.runs/synth_1/.Xil/Vivado-21816-bluewater01.localdomain/realtime/CLKGEN_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CLKGEN' (5#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.runs/synth_1/.Xil/Vivado-21816-bluewater01.localdomain/realtime/CLKGEN_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'RSTGEN' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/RSTGEN.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RSTGEN' (6#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/RSTGEN.v:11]
INFO: [Synth 8-6157] synthesizing module 'Arbiter' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/Arbiter.sv:23]
	Parameter Idle bound to: 8'b00000000 
	Parameter SFD_Wait bound to: 8'b00000001 
	Parameter Recv_Data bound to: 8'b00000010 
	Parameter Recv_End bound to: 8'b00000011 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/Arbiter.sv:49]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/Arbiter.sv:79]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/Arbiter.sv:80]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/Arbiter.sv:95]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/Arbiter.sv:108]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/Arbiter.sv:156]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/Arbiter.sv:167]
INFO: [Synth 8-6157] synthesizing module 'CRC_ge' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/CRC_ge.sv:23]
	Parameter Gx bound to: 79764919 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element CRC_0_reg was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/CRC_ge.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'CRC_ge' (7#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/CRC_ge.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ARP' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:23]
	Parameter Idle bound to: 4'b0000 
	Parameter Tx_Ready bound to: 4'b0001 
	Parameter Tx bound to: 4'b0010 
	Parameter Tx_End bound to: 4'b0011 
	Parameter FTYPE bound to: 16'b0000100000000110 
	Parameter HTYPE bound to: 16'b0000000000000001 
	Parameter PTYPE bound to: 16'b0000100000000000 
	Parameter HLEN bound to: 8'b00000110 
	Parameter PLEN bound to: 8'b00000100 
	Parameter OPER bound to: 16'b0000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'ARP' (8#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ping' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:27]
	Parameter Idle bound to: 8'b00000000 
	Parameter Presv bound to: 8'b00000001 
	Parameter Hcsum bound to: 8'b00000010 
	Parameter Hc_End bound to: 8'b00000011 
	Parameter Icsum bound to: 8'b00000100 
	Parameter Ic_End bound to: 8'b00000101 
	Parameter Ready bound to: 8'b00000110 
	Parameter Tx_Hc bound to: 8'b00000111 
	Parameter Tx_HEnd bound to: 8'b00001000 
	Parameter Tx_Ic bound to: 8'b00001001 
	Parameter Tx_IEnd bound to: 8'b00001010 
	Parameter Tx_En bound to: 8'b00001011 
	Parameter Tx_End bound to: 8'b00001100 
	Parameter TTL bound to: 16'b0000000011111111 
	Parameter ip_head bound to: 4'b1110 
	Parameter icmp bound to: 6'b100010 
	Parameter FTYPE bound to: 16'b0000100000000000 
	Parameter V_I_T bound to: 16'b0100010100000000 
	Parameter Protocol bound to: 8'b00000001 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:84]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:85]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:95]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:102]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:103]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:218]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:114]
WARNING: [Synth 8-324] index 256 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 257 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 258 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 259 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 260 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 261 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 262 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 263 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 264 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 265 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 266 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 267 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 268 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 269 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 270 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 271 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 272 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 273 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 274 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 275 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 276 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 277 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 278 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 279 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 280 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 281 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 282 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 283 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 284 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 285 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 286 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 287 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 288 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 289 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 290 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 291 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 292 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 293 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 294 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 295 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 296 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 297 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 298 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 299 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 300 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 301 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 302 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 303 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 304 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 305 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 306 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 307 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 308 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 309 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 310 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 311 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 312 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 313 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 314 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 315 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 316 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 317 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 318 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 319 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 320 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 321 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 322 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 323 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 324 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 325 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 326 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 327 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 328 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 329 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 330 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 331 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 332 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 333 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 334 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 335 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 336 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 337 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 338 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 339 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 340 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 341 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 342 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 343 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 344 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 345 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 346 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 347 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 348 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 349 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 350 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 351 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 352 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 353 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 354 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
WARNING: [Synth 8-324] index 355 out of range [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:395]
INFO: [Common 17-14] Message 'Synth 8-324' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'checksum' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/checksum.sv:23]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/checksum.sv:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_data_en_reg' and it is trimmed from '2' to '1' bits. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/checksum.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'checksum' (9#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/checksum.sv:23]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[255] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[254] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[253] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[252] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[251] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[250] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[249] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[248] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[247] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[246] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[245] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[244] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[243] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[242] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[241] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[240] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[239] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[238] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[237] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[236] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[235] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[234] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[233] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[232] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[231] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[230] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[229] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[228] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[227] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[226] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[225] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[224] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[223] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[222] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[221] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[220] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[219] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[218] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[217] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[216] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[215] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[214] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[213] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[212] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[211] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[210] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[209] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[208] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[207] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[206] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[205] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[204] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[203] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[202] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[201] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[200] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[199] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[198] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[197] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[196] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[195] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[194] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[193] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[192] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[191] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[190] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[189] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[188] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[187] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[186] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[185] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[184] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[183] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[182] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[181] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[180] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[179] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[178] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[177] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[176] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[175] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[174] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[173] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[172] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[171] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[170] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[169] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[168] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[167] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[166] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[165] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[164] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[163] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[162] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[161] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[160] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[159] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[158] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
WARNING: [Synth 8-6014] Unused sequential element ICMP_Msg_reg[157] was removed.  [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:193]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ping' (10#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ping.sv:27]
INFO: [Synth 8-6157] synthesizing module 'recv_image' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/recv_image.sv:30]
	Parameter Idle bound to: 8'b00000000 
	Parameter Presv bound to: 8'b00000001 
	Parameter Hcsum bound to: 8'b00000010 
	Parameter Hc_End bound to: 8'b00000011 
	Parameter Ucsum bound to: 8'b00000100 
	Parameter Uc_End bound to: 8'b00000101 
	Parameter Select bound to: 8'b00000110 
	Parameter Recv_End bound to: 8'b00000111 
	Parameter ERROR bound to: 8'b00001000 
	Parameter eth_head bound to: 4'b1110 
	Parameter udp bound to: 6'b100010 
	Parameter MsgSize bound to: 16'b0000001111101000 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/recv_image.sv:100]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/recv_image.sv:102]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/recv_image.sv:103]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/recv_image.sv:104]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/recv_image.sv:254]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/recv_image.sv:256]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/recv_image.sv:66]
WARNING: [Synth 8-6090] variable 'v_cnt' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/recv_image.sv:371]
INFO: [Synth 8-6157] synthesizing module 'image_RAM' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.runs/synth_1/.Xil/Vivado-21816-bluewater01.localdomain/realtime/image_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_RAM' (11#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.runs/synth_1/.Xil/Vivado-21816-bluewater01.localdomain/realtime/image_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'recv_image' (12#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/recv_image.sv:30]
INFO: [Synth 8-6157] synthesizing module 'trans_image' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:26]
	Parameter IDLE bound to: 8'b00000000 
	Parameter Presv bound to: 8'b00000001 
	Parameter READY bound to: 8'b00000010 
	Parameter Hcsum bound to: 8'b00000011 
	Parameter Hc_End bound to: 8'b00000100 
	Parameter Ucsum bound to: 8'b00000101 
	Parameter Uc_End bound to: 8'b00000110 
	Parameter Tx_En bound to: 8'b00000111 
	Parameter Select bound to: 8'b00001000 
	Parameter Tx_End bound to: 8'b00001001 
	Parameter eth_head bound to: 4'b1110 
	Parameter udp bound to: 6'b100010 
	Parameter FTYPE bound to: 16'b0000100000000000 
	Parameter MsgSize bound to: 16'b0000001111101000 
	Parameter TTL bound to: 8'b11111111 
	Parameter PckSize bound to: 11'b10000010110 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:88]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:89]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:93]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:95]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:96]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:239]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:241]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:58]
WARNING: [Synth 8-6090] variable 'v_cnt' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:450]
INFO: [Synth 8-6155] done synthesizing module 'trans_image' (13#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:26]
WARNING: [Synth 8-3848] Net LED in module/entity Arbiter does not have driver. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/Arbiter.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter' (14#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/Arbiter.sv:23]
WARNING: [Synth 8-350] instance 'R_Arbiter' of module 'Arbiter' requires 13 connections, but only 12 given [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/new/TOP.sv:112]
INFO: [Synth 8-6157] synthesizing module 'T_Arbiter' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/T_Arbiter.sv:23]
	Parameter Idle bound to: 8'b00000000 
	Parameter Tx_Pre bound to: 8'b00000001 
	Parameter Tx_Data bound to: 8'b00000010 
	Parameter Tx_End bound to: 8'b00000011 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/T_Arbiter.sv:172]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/T_Arbiter.sv:62]
INFO: [Synth 8-6157] synthesizing module 'queue' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.runs/synth_1/.Xil/Vivado-21816-bluewater01.localdomain/realtime/queue_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'queue' (15#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.runs/synth_1/.Xil/Vivado-21816-bluewater01.localdomain/realtime/queue_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'crc_32' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/crc32_8.v:25]
INFO: [Synth 8-6155] done synthesizing module 'crc_32' (16#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/crc32_8.v:25]
WARNING: [Synth 8-87] always_comb on 'q_din_reg' did not result in combinational logic [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/T_Arbiter.sv:93]
WARNING: [Synth 8-3848] Net txen in module/entity T_Arbiter does not have driver. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/T_Arbiter.sv:155]
WARNING: [Synth 8-3848] Net crc0_valid in module/entity T_Arbiter does not have driver. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/T_Arbiter.sv:230]
INFO: [Synth 8-6155] done synthesizing module 'T_Arbiter' (17#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/T_Arbiter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'UDP' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:23]
	Parameter Idle bound to: 8'b00000000 
	Parameter IP_cs bound to: 8'b00000001 
	Parameter IP_End bound to: 8'b00000010 
	Parameter UDP_cs bound to: 8'b00000011 
	Parameter UDP_End bound to: 8'b00000100 
	Parameter Ready bound to: 8'b00000101 
	Parameter TX_En bound to: 8'b00000110 
	Parameter TX_End bound to: 8'b00000111 
	Parameter DstMAC bound to: 48'b111110000011001011100100101110100000110101010111 
	Parameter DstIP bound to: -1407200639 - type: integer 
	Parameter FTYPE bound to: 16'b0000100000000000 
	Parameter TTL bound to: 8'b11111111 
	Parameter eth_hd bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'UDP' (18#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (19#1) [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/imports/sources_1/new/TOP.sv:22]
WARNING: [Synth 8-3331] design T_Arbiter has unconnected port clk125_90
WARNING: [Synth 8-3331] design recv_image has unconnected port clk125
WARNING: [Synth 8-3331] design Arbiter has unconnected port LED[7]
WARNING: [Synth 8-3331] design Arbiter has unconnected port LED[6]
WARNING: [Synth 8-3331] design Arbiter has unconnected port LED[5]
WARNING: [Synth 8-3331] design Arbiter has unconnected port LED[4]
WARNING: [Synth 8-3331] design Arbiter has unconnected port LED[3]
WARNING: [Synth 8-3331] design Arbiter has unconnected port LED[2]
WARNING: [Synth 8-3331] design Arbiter has unconnected port LED[1]
WARNING: [Synth 8-3331] design Arbiter has unconnected port LED[0]
WARNING: [Synth 8-3331] design TOP has unconnected port reset_i
WARNING: [Synth 8-3331] design TOP has unconnected port SW[7]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[6]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[5]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[4]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[3]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[2]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[1]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:42 ; elapsed = 00:03:08 . Memory (MB): peak = 3512.164 ; gain = 2151.020 ; free physical = 15278 ; free virtual = 36282
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Tx_crc_32:d_valid to constant 0 [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/T_Arbiter.sv:232]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:51 ; elapsed = 00:03:17 . Memory (MB): peak = 3512.164 ; gain = 2151.020 ; free physical = 15399 ; free virtual = 36402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:51 ; elapsed = 00:03:17 . Memory (MB): peak = 3512.164 ; gain = 2151.020 ; free physical = 15399 ; free virtual = 36402
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/ip/image_RAM/image_RAM/image_RAM_in_context.xdc] for cell 'R_Arbiter/recv_image/image_RAM'
Finished Parsing XDC File [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/ip/image_RAM/image_RAM/image_RAM_in_context.xdc] for cell 'R_Arbiter/recv_image/image_RAM'
Parsing XDC File [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/ip/CLKGEN/CLKGEN/CLKGEN_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/ip/CLKGEN/CLKGEN/CLKGEN_in_context.xdc] for cell 'clkgen'
Parsing XDC File [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/ip/queue/queue/queue_in_context.xdc] for cell 'T_Arbiter/TX_queue'
Finished Parsing XDC File [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/ip/queue/queue/queue_in_context.xdc] for cell 'T_Arbiter/TX_queue'
Parsing XDC File [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'phyrx_ddr' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:12]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'phyrx_ddr' matched to 'clock' objects. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:264]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PHY_RXCLK' matched to 'clock' objects. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:264]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'phyrx_ddr' matched to 'clock' objects. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:265]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'PHY_RXCLK' matched to 'clock' objects. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:265]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:266]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:267]
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[0]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[0]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[0]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[0]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[100]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[100]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[100]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[100]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[101]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[101]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[101]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[101]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[102]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[102]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[102]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[102]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[103]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[103]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[103]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[103]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[104]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[104]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[104]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[104]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[105]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[105]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[105]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[105]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[106]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[106]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[106]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[106]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[107]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[107]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[107]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[107]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[108]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[108]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[108]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[108]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[109]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[109]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[109]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[109]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[10]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[10]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[10]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[10]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[110]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[110]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[110]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[110]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[111]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[111]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[111]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[111]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[112]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[112]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[112]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[112]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[113]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[113]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[113]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[113]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[114]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[114]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[114]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[114]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[115]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[115]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[115]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[115]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[116]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[116]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[116]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[116]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[117]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[117]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[117]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[117]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[118]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[118]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[118]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[118]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[119]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[119]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[119]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[119]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[11]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[11]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[11]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[11]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[120]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[120]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[120]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[120]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[121]_i' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[121]_i__0' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[121]_i__1' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'R_Arbiter/ping/TXBUF_reg[121]_i__2' is not a valid endpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:286]
WARNING: [Vivado 12-180] No cells matched 'R_Arbiter/ARP/FSM_sequential_st_reg*'. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:295]
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[0]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[0]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[100]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[100]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[101]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[101]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[102]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[102]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[103]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[103]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[104]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[104]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[105]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[105]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[106]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[106]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[107]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[107]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[108]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[108]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[109]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[109]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[10]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[10]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[110]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[110]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[111]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[111]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[112]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[112]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[113]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[113]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[114]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[114]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[115]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[115]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[116]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[116]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[117]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[117]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[118]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[118]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[119]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[119]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[11]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[11]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[120]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[120]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[121]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[121]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[122]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[122]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[123]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[123]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[124]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[124]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[125]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[125]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[126]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[126]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[127]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[127]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[128]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[128]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[129]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[129]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[12]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[12]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[130]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[130]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[131]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[131]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[132]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[132]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[133]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[133]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[134]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[134]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[135]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[135]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[136]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[136]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[137]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[137]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[138]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[138]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[139]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[139]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[13]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[13]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[140]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[140]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[141]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[141]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[142]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[142]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[143]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[143]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[144]_i' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'R_Arbiter/trans_image/image_buffer_reg[144]_i__0' is not a valid startpoint. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc:305]
Finished Parsing XDC File [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/constrs_1/imports/constraints/NexysVideo_20181114.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3560.180 ; gain = 0.000 ; free physical = 14737 ; free virtual = 35741
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'R_Arbiter/recv_image/image_RAM' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'T_Arbiter/TX_queue' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:32 ; elapsed = 00:04:14 . Memory (MB): peak = 3560.180 ; gain = 2199.035 ; free physical = 15144 ; free virtual = 36148
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:32 ; elapsed = 00:04:14 . Memory (MB): peak = 3560.180 ; gain = 2199.035 ; free physical = 15144 ; free virtual = 36149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for SYSCLK. (constraint file  /home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/ip/CLKGEN/CLKGEN/CLKGEN_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYSCLK. (constraint file  /home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/ip/CLKGEN/CLKGEN/CLKGEN_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for R_Arbiter/recv_image/image_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for T_Arbiter/TX_queue. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:32 ; elapsed = 00:04:14 . Memory (MB): peak = 3560.180 ; gain = 2199.035 ; free physical = 15143 ; free virtual = 36148
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'TXBUF_reg[21][7:0]' into 'TXBUF_reg[25][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[13][7:0]' into 'TXBUF_reg[18][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[12][7:0]' into 'TXBUF_reg[16][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[11][7:0]' into 'TXBUF_reg[27][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[10][7:0]' into 'TXBUF_reg[26][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[9][7:0]' into 'TXBUF_reg[25][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[8][7:0]' into 'TXBUF_reg[24][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[7][7:0]' into 'TXBUF_reg[23][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[5][7:0]' into 'TXBUF_reg[37][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[4][7:0]' into 'TXBUF_reg[36][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[3][7:0]' into 'TXBUF_reg[35][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[2][7:0]' into 'TXBUF_reg[34][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[1][7:0]' into 'TXBUF_reg[33][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[0][7:0]' into 'TXBUF_reg[32][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[62][7:0]' into 'TXBUF_reg[63][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[61][7:0]' into 'TXBUF_reg[63][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[60][7:0]' into 'TXBUF_reg[63][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[58][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[57][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[56][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[55][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[54][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[53][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[52][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[51][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[50][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[49][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[48][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[47][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[46][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[45][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[44][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[43][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[42][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[22][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[20][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[17][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[14][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[6][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/ARP.sv:72]
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'ARP'
INFO: [Synth 8-5546] ROM "tx_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "start_tx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'ping'
INFO: [Synth 8-5545] ROM "TXBUF_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TXBUF_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TXBUF_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TXBUF_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TXBUF_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "DstMAC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csum_ok" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ready_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_hend_rxck" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_hend_rxck" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_iend_rxck" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "csum_extend" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "end_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'VBUF_reg[11][7:0]' into 'VBUF_reg[17][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/recv_image.sv:358]
INFO: [Synth 8-4471] merging register 'VBUF_reg[10][7:0]' into 'VBUF_reg[16][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/recv_image.sv:358]
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'recv_image'
INFO: [Synth 8-5546] ROM "RXBUF_reg[1045]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1044]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1043]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1042]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1041]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1040]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1039]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1038]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1037]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1036]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1035]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1034]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1033]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1032]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1031]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1030]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1029]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1028]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1027]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1026]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1025]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1024]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1023]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1022]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1021]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1020]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1019]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1018]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1017]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1016]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1015]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1014]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1013]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1012]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1011]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1010]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1009]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1008]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1007]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1006]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1005]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1004]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1003]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1002]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1001]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[1000]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[999]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[998]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[997]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[996]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[995]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[994]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[993]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[992]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[991]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[990]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[989]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[988]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[987]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[986]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[985]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[984]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[983]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[982]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[981]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[980]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[979]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[978]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[977]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[976]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[975]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[974]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[973]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[972]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[971]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[970]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[969]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[968]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[967]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[966]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[965]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[964]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[963]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[962]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[961]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[960]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[959]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[958]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RXBUF_reg[957]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'TXBUF_reg[1044][7:0]' into 'TXBUF_reg[38][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:398]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[1045][7:0]' into 'TXBUF_reg[17][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:398]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[16][7:0]' into 'TXBUF_reg[17][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:398]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[15][7:0]' into 'TXBUF_reg[21][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:398]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[13][7:0]' into 'TXBUF_reg[21][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:398]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[1043][7:0]' into 'TXBUF_reg[9][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:398]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[6][7:0]' into 'TXBUF_reg[21][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:398]
INFO: [Synth 8-4471] merging register 'VBUF_reg[11][7:0]' into 'VBUF_reg[17][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:437]
INFO: [Synth 8-4471] merging register 'VBUF_reg[10][7:0]' into 'VBUF_reg[16][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:437]
INFO: [Synth 8-5544] ROM "csum_extend" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'Arbiter'
INFO: [Synth 8-5544] ROM "CRC_flg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "delay_CRC" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'T_Arbiter'
INFO: [Synth 8-5544] ROM "nx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'VBUF_reg[11][7:0]' into 'VBUF_reg[17][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:198]
INFO: [Synth 8-4471] merging register 'VBUF_reg[10][7:0]' into 'VBUF_reg[16][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:198]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[68][7:0]' into 'TXBUF_reg[69][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[67][7:0]' into 'TXBUF_reg[69][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[66][7:0]' into 'TXBUF_reg[69][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[42][7:0]' into 'TXBUF_reg[69][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[41][7:0]' into 'TXBUF_reg[69][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[40][7:0]' into 'TXBUF_reg[69][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[38][7:0]' into 'TXBUF_reg[69][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[35][7:0]' into 'TXBUF_reg[37][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[34][7:0]' into 'TXBUF_reg[36][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[28][7:0]' into 'TXBUF_reg[32][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[27][7:0]' into 'TXBUF_reg[31][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[26][7:0]' into 'TXBUF_reg[30][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[23][7:0]' into 'TXBUF_reg[59][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[21][7:0]' into 'TXBUF_reg[69][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[16][7:0]' into 'TXBUF_reg[69][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[15][7:0]' into 'TXBUF_reg[69][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[13][7:0]' into 'TXBUF_reg[69][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[12][7:0]' into 'TXBUF_reg[50][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[10][7:0]' into 'TXBUF_reg[57][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[9][7:0]' into 'TXBUF_reg[44][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[7][7:0]' into 'TXBUF_reg[52][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[6][7:0]' into 'TXBUF_reg[69][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'TXBUF_reg[4][7:0]' into 'TXBUF_reg[55][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:164]
INFO: [Synth 8-4471] merging register 'VBUF_reg[2][7:0]' into 'VBUF_reg[6][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:198]
INFO: [Synth 8-4471] merging register 'VBUF_reg[1][7:0]' into 'VBUF_reg[5][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:198]
INFO: [Synth 8-4471] merging register 'VBUF_reg[0][7:0]' into 'VBUF_reg[4][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:198]
INFO: [Synth 8-4471] merging register 'VBUF_reg[19][7:0]' into 'VBUF_reg[20][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:198]
INFO: [Synth 8-4471] merging register 'VBUF_reg[18][7:0]' into 'VBUF_reg[20][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:198]
INFO: [Synth 8-4471] merging register 'VBUF_reg[16][7:0]' into 'VBUF_reg[20][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:198]
INFO: [Synth 8-4471] merging register 'VBUF_reg[13][7:0]' into 'VBUF_reg[15][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:198]
INFO: [Synth 8-4471] merging register 'VBUF_reg[12][7:0]' into 'VBUF_reg[14][7:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/UDP.sv:198]
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'UDP'
INFO: [Synth 8-5544] ROM "nx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csum_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VBUF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                             0000
                Tx_Ready |                               01 |                             0001
                      Tx |                               10 |                             0010
                  Tx_End |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'ARP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                             0000 |                         00000000
                   Presv |                             0001 |                         00000001
                   Hcsum |                             0010 |                         00000010
                  Hc_End |                             0011 |                         00000011
                   Icsum |                             0100 |                         00000100
                  Ic_End |                             0101 |                         00000101
                   Ready |                             0110 |                         00000110
                   Tx_Hc |                             0111 |                         00000111
                 Tx_HEnd |                             1000 |                         00001000
                   Tx_Ic |                             1001 |                         00001001
                 Tx_IEnd |                             1010 |                         00001010
                   Tx_En |                             1011 |                         00001011
                  Tx_End |                             1100 |                         00001100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'ping'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                        000000001 |                         00000000
                   Presv |                        000000010 |                         00000001
                   Hcsum |                        000000100 |                         00000010
                  Hc_End |                        000001000 |                         00000011
                   Ucsum |                        000010000 |                         00000100
                  Uc_End |                        000100000 |                         00000101
                  Select |                        001000000 |                         00000110
                Recv_End |                        010000000 |                         00000111
                   ERROR |                        100000000 |                         00001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'recv_image'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                         00000000
                SFD_Wait |                               01 |                         00000001
               Recv_Data |                               10 |                         00000010
                Recv_End |                               11 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'Arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                         00000000
                  Tx_Pre |                               01 |                         00000001
                 Tx_Data |                               10 |                         00000010
                  Tx_End |                               11 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'T_Arbiter'
WARNING: [Synth 8-327] inferring latch for variable 'q_din_reg' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/imports/sources_1/new/T_Arbiter.sv:93]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                         00000010 |                             0000
                   IP_cs |                         10000000 |                             0001
                  IP_End |                         01000000 |                             0010
                  UDP_cs |                         00100000 |                             0011
                 UDP_End |                         00010000 |                             0100
                   Ready |                         00001000 |                             0101
                   TX_En |                         00000100 |                             0110
                  TX_End |                         00000001 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'UDP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:33 ; elapsed = 00:06:28 . Memory (MB): peak = 3560.180 ; gain = 2199.035 ; free physical = 13206 ; free virtual = 34212
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ping__GB0         |           1|     30587|
|2     |ping__GB1         |           1|      7965|
|3     |ping__GB2         |           1|     10363|
|4     |ping__GB3         |           1|     12946|
|5     |ping__GB4         |           1|     15568|
|6     |ping__GB5         |           1|     19507|
|7     |ping__GB6         |           1|     42580|
|8     |ping__GB7         |           1|     26396|
|9     |ping__GB8         |           1|     29479|
|10    |ping__GB9         |           1|      7981|
|11    |ping__GB10        |           1|     29299|
|12    |ping__GB11        |           1|      7952|
|13    |ping__GB12        |           1|      9700|
|14    |recv_image__GB0   |           1|     28327|
|15    |recv_image__GB1   |           1|     16742|
|16    |recv_image__GB2   |           1|     16742|
|17    |recv_image__GB3   |           1|     16742|
|18    |recv_image__GB4   |           1|     25113|
|19    |recv_image__GB5   |           1|     33484|
|20    |recv_image__GB6   |           1|     34854|
|21    |recv_image__GB7   |           1|     13194|
|22    |trans_image__GB0  |           1|     25875|
|23    |trans_image__GB1  |           1|     16744|
|24    |trans_image__GB2  |           1|     16744|
|25    |trans_image__GB3  |           1|     16744|
|26    |trans_image__GB4  |           1|     20458|
|27    |trans_image__GB5  |           1|     25140|
|28    |trans_image__GB6  |           1|     33520|
|29    |trans_image__GB7  |           1|     27686|
|30    |trans_image__GB8  |           1|     27898|
|31    |trans_image__GB9  |           1|     26221|
|32    |trans_image__GB10 |           1|     16744|
|33    |trans_image__GB11 |           1|     16744|
|34    |trans_image__GB12 |           1|     16744|
|35    |trans_image__GB13 |           1|     25116|
|36    |trans_image__GB14 |           1|     33488|
|37    |Arbiter__GC0      |           1|      3067|
|38    |TOP__GC0          |           1|      4079|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 16    
	   2 Input     16 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 32    
	   3 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 7     
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 11    
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 9     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 5834  
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 25    
	   2 Input     17 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 7     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 20    
	   4 Input      9 Bit        Muxes := 3     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 24335 
	   4 Input      8 Bit        Muxes := 76    
	   5 Input      8 Bit        Muxes := 174   
	   3 Input      8 Bit        Muxes := 24    
	   6 Input      8 Bit        Muxes := 7     
	  13 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 22    
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 22    
	   2 Input      3 Bit        Muxes := 34    
	   4 Input      3 Bit        Muxes := 14    
	   3 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 12    
	   3 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5283  
	   3 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module checksum__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module ping 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 514   
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 24280 
	   4 Input      8 Bit        Muxes := 62    
	   5 Input      8 Bit        Muxes := 174   
	   3 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 7     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 20    
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 22    
	   2 Input      3 Bit        Muxes := 33    
	   4 Input      3 Bit        Muxes := 14    
	   3 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module checksum__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module recv_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2083  
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 11    
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2115  
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module checksum__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module trans_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3095  
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 20    
	   3 Input      8 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3026  
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module CRC_ge__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module ARP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 25    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 27    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 61    
	   3 Input      1 Bit        Muxes := 1     
Module RGMII2GMII 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module GMII2RGMII 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RSTGEN__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module RSTGEN 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module crc_32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
	   3 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CRC_ge 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module T_Arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module checksum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module UDP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 83    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ARP/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARP/p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3331] design TOP has unconnected port reset_i
WARNING: [Synth 8-3331] design TOP has unconnected port SW[7]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[6]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[5]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[4]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[3]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[2]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[1]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[0]
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/CRC_flg_reg__0' (FDSE) to 'R_Arbiteri_37/reset_reg__0'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[63][0]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[63][1]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[31][0]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[30][0]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[29][0]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[29][1]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[28][0]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[19][0]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[18][0]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[16][0]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[27][0]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[27][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[26][0]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[25][0]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[24][0]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[24][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[23][0]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[59][0]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[63][1]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[63][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[31][1]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[30][1]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[29][1]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[29][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[28][1]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[19][1]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[15][1]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[18][1]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[18][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[16][1]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[27][1]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[26][1]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[26][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[24][1]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[23][1]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[23][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[59][1]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[63][2]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[63][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[31][2]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[30][2]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[29][2]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[29][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[28][2]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[28][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[15][2]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[16][2]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[27][2]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[26][2]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[26][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[25][2]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[24][2]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[24][4]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[23][2]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[59][2]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[63][3]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[63][4]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[31][3]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[30][3]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[29][3]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[29][4]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[28][3]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[28][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[19][3]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[15][3]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[18][3]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[27][3]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[27][4]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[25][3]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[24][3]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[59][3]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[63][4]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[63][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[31][4]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[30][4]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[28][4]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[19][4]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[15][4]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[18][4]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[16][4]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[27][4]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[27][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[26][4]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[25][4]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[24][4]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[24][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[23][4]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[59][4]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[63][5]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[63][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[31][5]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[30][5]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[31][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[29][5]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[31][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[28][5]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[28][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[19][5]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[31][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[15][5]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[31][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[18][5]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[31][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[16][5]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[31][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[27][5]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[27][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[26][5]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[31][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[25][5]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[31][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[23][5]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[31][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[59][5]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[63][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[63][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[31][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[28][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[30][6]' (FDSE) to 'R_Arbiteri_37/ARP/TXBUF_reg[30][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[29][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[28][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[28][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[27][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[19][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[27][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[15][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[27][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[18][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[27][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[16][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[27][6]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[27][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[29][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[26][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[29][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[25][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[29][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[24][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[29][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[23][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[29][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[59][6]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[59][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R_Arbiteri_37/\ARP/TXBUF_reg[63][7] )
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[29][7]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[19][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[19][7]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'R_Arbiteri_37/ARP/TXBUF_reg[15][7]' (FDRE) to 'R_Arbiteri_37/ARP/TXBUF_reg[18][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R_Arbiteri_37/\ARP/TXBUF_reg[23][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (R_Arbiteri_37/\ARP/TXBUF_reg[59][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\UDP/VBUF_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\UDP/VBUF_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\UDP/udp_checksum/buffer_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\UDP/TXBUF_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\UDP/TXBUF_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\UDP/VBUF_reg[14][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\UDP/VBUF_reg[32][7] )
INFO: [Synth 8-5544] ROM "TXBUF2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXBUF1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "TXBUF_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TXBUF_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TXBUF_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TXBUF_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (checksum/\buffer_reg[16] )
WARNING: [Synth 8-3332] Sequential element (buffer_reg[16]) is unused and will be removed from module checksum__1.
INFO: [Synth 8-5545] ROM "TXBUF_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_pipe_reg[17][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (recv_checksum/\buffer_reg[16] )
WARNING: [Synth 8-3332] Sequential element (buffer_reg[16]) is unused and will be removed from module checksum__2.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[8][7] )
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[9][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[16][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[17][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_pipe_reg[17][7] )
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[17][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[16][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[9][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trans_checksum/\buffer_reg[16] )
WARNING: [Synth 8-3332] Sequential element (buffer_reg[16]) is unused and will be removed from module checksum__3.
INFO: [Synth 8-4471] merging register 'packet_cnt_reg[4:0]' into 'packet_cnt_reg[4:0]' [/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.srcs/sources_1/new/trans_image.sv:221]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP image_cnt1, operation Mode is: (D'+(A:0x2))*(B:0x3e8).
DSP Report: register packet_cnt_reg is absorbed into DSP image_cnt1.
DSP Report: operator image_cnt1 is absorbed into DSP image_cnt1.
DSP Report: operator image_cnt2 is absorbed into DSP image_cnt1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[0][6] )
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VBUF_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_pipe2_reg[17][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXBUF_reg[39][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXBUF_reg[39][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:07 ; elapsed = 00:09:04 . Memory (MB): peak = 3584.125 ; gain = 2222.980 ; free physical = 12829 ; free virtual = 34028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|trans_image__GB7 | (D'+(A:0x2))*(B:0x3e8) | 2      | 10     | -      | 5      | 16     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
+-----------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ping__GB0         |           1|      2574|
|2     |ping__GB1         |           1|       425|
|3     |ping__GB2         |           1|      6380|
|4     |ping__GB3         |           1|      1209|
|5     |ping__GB4         |           1|      1383|
|6     |ping__GB5         |           1|      1796|
|7     |ping__GB6         |           1|     22058|
|8     |ping__GB7         |           1|      3485|
|9     |ping__GB8         |           1|      2260|
|10    |ping__GB9         |           1|       825|
|11    |ping__GB10        |           1|      2533|
|12    |ping__GB11        |           1|       185|
|13    |ping__GB12        |           1|       608|
|14    |recv_image__GB0   |           1|      3023|
|15    |recv_image__GB1   |           1|      1024|
|16    |recv_image__GB2   |           1|      1024|
|17    |recv_image__GB3   |           1|      1024|
|18    |recv_image__GB4   |           1|      1536|
|19    |recv_image__GB5   |           1|      2048|
|20    |recv_image__GB6   |           1|     25369|
|21    |recv_image__GB7   |           1|      1629|
|22    |trans_image__GB0  |           1|      1931|
|23    |trans_image__GB1  |           1|      1008|
|24    |trans_image__GB2  |           1|      1008|
|25    |trans_image__GB3  |           1|      1008|
|26    |trans_image__GB4  |           1|     20082|
|27    |trans_image__GB5  |           1|      1536|
|28    |trans_image__GB6  |           1|      2048|
|29    |trans_image__GB7  |           1|      9646|
|30    |trans_image__GB8  |           1|      9669|
|31    |trans_image__GB9  |           1|      1968|
|32    |trans_image__GB10 |           1|      1008|
|33    |trans_image__GB11 |           1|      1008|
|34    |trans_image__GB12 |           1|      1008|
|35    |trans_image__GB13 |           1|      1512|
|36    |trans_image__GB14 |           1|      2016|
|37    |Arbiter__GC0      |           1|      1968|
|38    |TOP__GC0          |           1|      1495|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk10' to pin 'clkgen/bbstub_clk10/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk100' to pin 'clkgen/bbstub_clk100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk125' to pin 'clkgen/bbstub_clk125/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen/clk125_90' to pin 'clkgen/bbstub_clk125_90/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:23 ; elapsed = 00:09:26 . Memory (MB): peak = 3584.125 ; gain = 2222.980 ; free physical = 12507 ; free virtual = 33804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trans_imagei_26/\VBUF_reg[15][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trans_imagei_26/\VBUF_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trans_imagei_26/\VBUF_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trans_imagei_26/\VBUF_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trans_imagei_26/\VBUF_reg[15][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trans_imagei_26/\VBUF_reg[14][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trans_imagei_26/\VBUF_reg[14][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trans_imagei_26/\VBUF_reg[14][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trans_imagei_26/\VBUF_reg[14][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trans_imagei_26/\VBUF_reg[14][7] )
info: optimization accepted worst group hill climbing move (-1457.0/oG. 145.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:39 ; elapsed = 00:12:48 . Memory (MB): peak = 3627.656 ; gain = 2266.512 ; free physical = 12174 ; free virtual = 36710
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |recv_image__GB0   |           1|      3023|
|2     |recv_image__GB1   |           1|      1024|
|3     |recv_image__GB2   |           1|      1024|
|4     |recv_image__GB3   |           1|      1024|
|5     |recv_image__GB4   |           1|      1536|
|6     |recv_image__GB5   |           1|      2048|
|7     |recv_image__GB6   |           1|     25333|
|8     |recv_image__GB7   |           1|      1629|
|9     |trans_image__GB0  |           1|      1795|
|10    |trans_image__GB1  |           1|      1008|
|11    |trans_image__GB2  |           1|      1008|
|12    |trans_image__GB3  |           1|      1008|
|13    |trans_image__GB4  |           1|     20059|
|14    |trans_image__GB5  |           1|      1536|
|15    |trans_image__GB6  |           1|      2048|
|16    |trans_image__GB7  |           1|      9646|
|17    |trans_image__GB8  |           1|      9669|
|18    |trans_image__GB9  |           1|      1968|
|19    |trans_image__GB10 |           1|      1008|
|20    |trans_image__GB11 |           1|      1008|
|21    |trans_image__GB12 |           1|      1008|
|22    |trans_image__GB13 |           1|      1512|
|23    |trans_image__GB14 |           1|      2016|
|24    |Arbiter__GC0      |           1|      1968|
|25    |TOP__GC0          |           1|      1495|
|26    |TOP_GT0           |           1|     34182|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:09 ; elapsed = 00:13:19 . Memory (MB): peak = 3627.656 ; gain = 2266.512 ; free physical = 12320 ; free virtual = 36847
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin R_Arbiter/recv_image/d_csum_cnt_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin R_Arbiter/recv_image/d_csum_cnt_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin R_Arbiter/recv_image/d_csum_cnt_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin R_Arbiter/recv_image/d_csum_cnt_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin R_Arbiter/recv_image/d_csum_cnt_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin R_Arbiter/recv_image/d_csum_cnt_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin R_Arbiter/recv_image/d_csum_cnt_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin R_Arbiter/recv_image/d_csum_cnt_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin R_Arbiter/recv_image/d_csum_cnt_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin R_Arbiter/recv_image/d_csum_cnt_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin R_Arbiter/recv_image/d_csum_cnt_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin R_Arbiter/trans_image/csum_ok_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:12:14 ; elapsed = 00:13:24 . Memory (MB): peak = 3627.656 ; gain = 2266.512 ; free physical = 12310 ; free virtual = 36837
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:12:14 ; elapsed = 00:13:25 . Memory (MB): peak = 3627.656 ; gain = 2266.512 ; free physical = 12311 ; free virtual = 36838
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:21 ; elapsed = 00:13:31 . Memory (MB): peak = 3627.656 ; gain = 2266.512 ; free physical = 12313 ; free virtual = 36841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:21 ; elapsed = 00:13:32 . Memory (MB): peak = 3627.656 ; gain = 2266.512 ; free physical = 12314 ; free virtual = 36841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:22 ; elapsed = 00:13:33 . Memory (MB): peak = 3627.656 ; gain = 2266.512 ; free physical = 12324 ; free virtual = 36851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:23 ; elapsed = 00:13:33 . Memory (MB): peak = 3627.656 ; gain = 2266.512 ; free physical = 12324 ; free virtual = 36851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |CLKGEN        |         1|
|2     |image_RAM     |         1|
|3     |queue         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CLKGEN    |     1|
|2     |image_RAM |     1|
|3     |queue     |     1|
|4     |BUFG      |     1|
|5     |CARRY4    |    58|
|6     |DSP48E1   |     1|
|7     |IDDR      |     4|
|8     |LUT1      |   218|
|9     |LUT2      |   845|
|10    |LUT3      |   780|
|11    |LUT4      |  3533|
|12    |LUT5      |  1764|
|13    |LUT6      | 19014|
|14    |MUXF7     |  5612|
|15    |MUXF8     |  2606|
|16    |ODDR      |     5|
|17    |FDPE      |    16|
|18    |FDRE      | 46688|
|19    |FDSE      |   164|
|20    |LD        |     9|
|21    |IBUF      |     8|
|22    |OBUF      |    15|
+------+----------+------+

Report Instance Areas: 
+------+---------------------+------------+------+
|      |Instance             |Module      |Cells |
+------+---------------------+------------+------+
|1     |top                  |            | 81379|
|2     |  R_Arbiter          |Arbiter     | 80700|
|3     |    ARP              |ARP         |   252|
|4     |    crc_ge           |CRC_ge_1    |   105|
|5     |    ping             |ping        | 14808|
|6     |      checksum       |checksum_4  |    96|
|7     |    recv_image       |recv_image  | 26078|
|8     |      recv_checksum  |checksum_3  |    96|
|9     |    trans_image      |trans_image | 38823|
|10    |      trans_checksum |checksum_2  |    96|
|11    |  T_Arbiter          |T_Arbiter   |   293|
|12    |    T_crc_ge         |CRC_ge      |   107|
|13    |  UDP                |UDP         |   317|
|14    |    udp_checksum     |checksum    |    96|
|15    |  gmii2rgmii         |GMII2RGMII  |     6|
|16    |  rgmii2gmii         |RGMII2GMII  |    14|
|17    |  rstgen125          |RSTGEN      |     8|
|18    |  rstgen_rx          |RSTGEN_0    |    10|
+------+---------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:23 ; elapsed = 00:13:33 . Memory (MB): peak = 3627.656 ; gain = 2266.512 ; free physical = 12324 ; free virtual = 36851
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 110 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:54 ; elapsed = 00:12:54 . Memory (MB): peak = 3631.562 ; gain = 2222.402 ; free physical = 14784 ; free virtual = 39311
Synthesis Optimization Complete : Time (s): cpu = 00:12:23 ; elapsed = 00:13:38 . Memory (MB): peak = 3631.562 ; gain = 2270.418 ; free physical = 14788 ; free virtual = 39308
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
503 Infos, 459 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:34 ; elapsed = 00:13:48 . Memory (MB): peak = 3675.676 ; gain = 2350.000 ; free physical = 14938 ; free virtual = 39459
INFO: [Common 17-1381] The checkpoint '/home/tmitsuhashi/bin/vivado_h30/UDP/UDP.runs/synth_1/TOP.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3699.695 ; gain = 24.020 ; free physical = 14940 ; free virtual = 39467
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3699.695 ; gain = 0.000 ; free physical = 14940 ; free virtual = 39467
INFO: [Common 17-206] Exiting Vivado at Thu Nov 15 17:34:43 2018...
