	component reloj_soc is
		port (
			audio_BCLK                         : in    std_logic                     := 'X';             -- BCLK
			audio_DACDAT                       : out   std_logic;                                        -- DACDAT
			audio_DACLRCK                      : in    std_logic                     := 'X';             -- DACLRCK
			audio_config_SDAT                  : inout std_logic                     := 'X';             -- SDAT
			audio_config_SCLK                  : out   std_logic;                                        -- SCLK
			audio_pll_clk                      : out   std_logic;                                        -- clk
			buttons_export                     : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			clk_clk                            : in    std_logic                     := 'X';             -- clk
			hps_f2h_cold_reset_req_reset_n     : in    std_logic                     := 'X';             -- reset_n
			hps_f2h_debug_reset_req_reset_n    : in    std_logic                     := 'X';             -- reset_n
			hps_f2h_stm_hw_events_stm_hwevents : in    std_logic_vector(27 downto 0) := (others => 'X'); -- stm_hwevents
			hps_f2h_warm_reset_req_reset_n     : in    std_logic                     := 'X';             -- reset_n
			hps_h2f_reset_reset_n              : out   std_logic;                                        -- reset_n
			hps_io_hps_io_sdio_inst_CMD        : inout std_logic                     := 'X';             -- hps_io_sdio_inst_CMD
			hps_io_hps_io_sdio_inst_PWREN      : out   std_logic;                                        -- hps_io_sdio_inst_PWREN
			hps_io_hps_io_sdio_inst_D0         : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D0
			hps_io_hps_io_sdio_inst_D1         : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D1
			hps_io_hps_io_sdio_inst_CLK        : out   std_logic;                                        -- hps_io_sdio_inst_CLK
			hps_io_hps_io_sdio_inst_D2         : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D2
			hps_io_hps_io_sdio_inst_D3         : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D3
			hps_io_hps_io_uart0_inst_RX        : in    std_logic                     := 'X';             -- hps_io_uart0_inst_RX
			hps_io_hps_io_uart0_inst_TX        : out   std_logic;                                        -- hps_io_uart0_inst_TX
			hps_io_hps_io_uart0_inst_CTS       : in    std_logic                     := 'X';             -- hps_io_uart0_inst_CTS
			hps_io_hps_io_uart0_inst_RTS       : out   std_logic;                                        -- hps_io_uart0_inst_RTS
			leds_export                        : out   std_logic_vector(31 downto 0);                    -- export
			memory_mem_a                       : out   std_logic_vector(12 downto 0);                    -- mem_a
			memory_mem_ba                      : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_mem_ck                      : out   std_logic;                                        -- mem_ck
			memory_mem_ck_n                    : out   std_logic;                                        -- mem_ck_n
			memory_mem_cke                     : out   std_logic;                                        -- mem_cke
			memory_mem_cs_n                    : out   std_logic;                                        -- mem_cs_n
			memory_mem_ras_n                   : out   std_logic;                                        -- mem_ras_n
			memory_mem_cas_n                   : out   std_logic;                                        -- mem_cas_n
			memory_mem_we_n                    : out   std_logic;                                        -- mem_we_n
			memory_mem_reset_n                 : out   std_logic;                                        -- mem_reset_n
			memory_mem_dq                      : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dq
			memory_mem_dqs                     : inout std_logic                     := 'X';             -- mem_dqs
			memory_mem_dqs_n                   : inout std_logic                     := 'X';             -- mem_dqs_n
			memory_mem_odt                     : out   std_logic;                                        -- mem_odt
			memory_mem_dm                      : out   std_logic;                                        -- mem_dm
			memory_oct_rzqin                   : in    std_logic                     := 'X';             -- oct_rzqin
			resetxd_reset_n                    : in    std_logic                     := 'X'              -- reset_n
		);
	end component reloj_soc;

