Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Dec 10 08:49:55 2025
| Host         : DESKTOP-KC460KK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file joystick_timing_summary_routed.rpt -pb joystick_timing_summary_routed.pb -rpx joystick_timing_summary_routed.rpx -warn_on_violation
| Design       : joystick
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_x_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.442ns  (logic 4.453ns (52.752%)  route 3.989ns (47.248%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  sample_x_reg[11]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sample_x_reg[11]/Q
                         net (fo=4, routed)           1.465     1.884    leds_OBUF[2]
    SLICE_X43Y76         LUT2 (Prop_lut2_I0_O)        0.293     2.177 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.523     4.701    leds_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.741     8.442 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.442    leds[1]
    M15                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_x_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.941ns  (logic 4.228ns (53.244%)  route 3.713ns (46.756%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  sample_x_reg[11]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sample_x_reg[11]/Q
                         net (fo=4, routed)           1.465     1.884    leds_OBUF[2]
    SLICE_X43Y76         LUT2 (Prop_lut2_I0_O)        0.299     2.183 r  leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.247     4.431    leds_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510     7.941 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.941    leds[3]
    D18                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_x_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.734ns  (logic 4.079ns (52.746%)  route 3.655ns (47.254%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  sample_x_reg[11]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sample_x_reg[11]/Q
                         net (fo=4, routed)           3.655     4.074    leds_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.660     7.734 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.734    leds[2]
    G14                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_inst/U0/DCLK
                            (rising edge-triggered cell XADC)
  Destination:            sample_x_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.969ns  (logic 1.524ns (51.337%)  route 1.445ns (48.663%))
  Logic Levels:           3  (LUT3=1 LUT6=1 XADC=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC                         0.000     0.000 r  xadc_inst/U0/DCLK
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[0])
                                                      1.276     1.276 f  xadc_inst/U0/CHANNEL[0]
                         net (fo=1, routed)           0.975     2.251    adc_channel[0]
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124     2.375 r  sample_x[11]_i_2/O
                         net (fo=2, routed)           0.469     2.845    sample_x
    SLICE_X15Y76         LUT3 (Prop_lut3_I1_O)        0.124     2.969 r  sample_x[10]_i_1/O
                         net (fo=1, routed)           0.000     2.969    sample_x[10]_i_1_n_0
    SLICE_X15Y76         FDRE                                         r  sample_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_inst/U0/DCLK
                            (rising edge-triggered cell XADC)
  Destination:            sample_x_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.963ns  (logic 1.518ns (51.238%)  route 1.445ns (48.762%))
  Logic Levels:           3  (LUT3=1 LUT6=1 XADC=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC                         0.000     0.000 r  xadc_inst/U0/DCLK
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[0])
                                                      1.276     1.276 f  xadc_inst/U0/CHANNEL[0]
                         net (fo=1, routed)           0.975     2.251    adc_channel[0]
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124     2.375 r  sample_x[11]_i_2/O
                         net (fo=2, routed)           0.469     2.845    sample_x
    SLICE_X15Y76         LUT3 (Prop_lut3_I1_O)        0.118     2.963 r  sample_x[11]_i_1/O
                         net (fo=1, routed)           0.000     2.963    sample_x[11]_i_1_n_0
    SLICE_X15Y76         FDRE                                         r  sample_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_inst/U0/DCLK
                            (rising edge-triggered cell XADC)
  Destination:            xadc_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.921ns  (logic 1.328ns (69.118%)  route 0.593ns (30.882%))
  Logic Levels:           2  (LUT3=1 XADC=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC                         0.000     0.000 r  xadc_inst/U0/DCLK
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     1.204 r  xadc_inst/U0/DRDY
                         net (fo=2, routed)           0.593     1.797    adc_drdy
    SLICE_X15Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.921 r  xadc_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.921    xadc_addr[0]_i_1_n_0
    SLICE_X15Y76         FDRE                                         r  xadc_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xadc_inst/U0/DADDR[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.067ns  (logic 0.419ns (39.285%)  route 0.648ns (60.715%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  xadc_addr_reg[2]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  xadc_addr_reg[2]/Q
                         net (fo=4, routed)           0.648     1.067    xadc_inst/daddr_in[2]
    XADC_X0Y0            XADC                                         r  xadc_inst/U0/DADDR[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xadc_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.984ns  (logic 0.419ns (42.565%)  route 0.565ns (57.435%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  xadc_addr_reg[2]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  xadc_addr_reg[2]/Q
                         net (fo=4, routed)           0.565     0.984    xadc_addr_reg[2]
    SLICE_X15Y76         FDRE                                         r  xadc_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xadc_inst/U0/DADDR[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.898ns  (logic 0.456ns (50.756%)  route 0.442ns (49.244%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  xadc_addr_reg[0]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  xadc_addr_reg[0]/Q
                         net (fo=2, routed)           0.442     0.898    xadc_inst/daddr_in[0]
    XADC_X0Y0            XADC                                         r  xadc_inst/U0/DADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xadc_inst/U0/DADDR[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.736ns  (logic 0.419ns (56.903%)  route 0.317ns (43.097%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  xadc_addr_reg[2]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  xadc_addr_reg[2]/Q
                         net (fo=4, routed)           0.317     0.736    xadc_inst/daddr_in[2]
    XADC_X0Y0            XADC                                         r  xadc_inst/U0/DADDR[2]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xadc_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xadc_inst/U0/DADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.128%)  route 0.127ns (49.872%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  xadc_addr_reg[2]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  xadc_addr_reg[2]/Q
                         net (fo=4, routed)           0.127     0.255    xadc_inst/daddr_in[2]
    XADC_X0Y0            XADC                                         r  xadc_inst/U0/DADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xadc_inst/U0/DADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.250%)  route 0.157ns (52.750%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  xadc_addr_reg[0]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  xadc_addr_reg[0]/Q
                         net (fo=2, routed)           0.157     0.298    xadc_inst/daddr_in[0]
    XADC_X0Y0            XADC                                         r  xadc_inst/U0/DADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xadc_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.128ns (37.169%)  route 0.216ns (62.831%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  xadc_addr_reg[2]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  xadc_addr_reg[2]/Q
                         net (fo=4, routed)           0.216     0.344    xadc_addr_reg[2]
    SLICE_X15Y76         FDRE                                         r  xadc_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xadc_inst/U0/DADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.128ns (31.176%)  route 0.283ns (68.824%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  xadc_addr_reg[2]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  xadc_addr_reg[2]/Q
                         net (fo=4, routed)           0.283     0.411    xadc_inst/daddr_in[2]
    XADC_X0Y0            XADC                                         r  xadc_inst/U0/DADDR[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xadc_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  xadc_addr_reg[0]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  xadc_addr_reg[0]/Q
                         net (fo=2, routed)           0.231     0.372    xadc_addr_reg[0]
    SLICE_X15Y76         LUT3 (Prop_lut3_I2_O)        0.045     0.417 r  xadc_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    xadc_addr[0]_i_1_n_0
    SLICE_X15Y76         FDRE                                         r  xadc_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_x_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_x_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.186ns (39.182%)  route 0.289ns (60.818%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  sample_x_reg[10]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sample_x_reg[10]/Q
                         net (fo=3, routed)           0.289     0.430    sample_x_reg_n_0_[10]
    SLICE_X15Y76         LUT3 (Prop_lut3_I2_O)        0.045     0.475 r  sample_x[10]_i_1/O
                         net (fo=1, routed)           0.000     0.475    sample_x[10]_i_1_n_0
    SLICE_X15Y76         FDRE                                         r  sample_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_x_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_x_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.226ns (42.950%)  route 0.300ns (57.050%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  sample_x_reg[11]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sample_x_reg[11]/Q
                         net (fo=4, routed)           0.300     0.428    leds_OBUF[2]
    SLICE_X15Y76         LUT3 (Prop_lut3_I2_O)        0.098     0.526 r  sample_x[11]_i_1/O
                         net (fo=1, routed)           0.000     0.526    sample_x[11]_i_1_n_0
    SLICE_X15Y76         FDRE                                         r  sample_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_x_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.369ns (52.036%)  route 1.262ns (47.964%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  sample_x_reg[11]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sample_x_reg[11]/Q
                         net (fo=4, routed)           1.262     1.390    leds_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.241     2.631 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.631    leds[2]
    G14                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_x_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.397ns (52.418%)  route 1.268ns (47.582%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  sample_x_reg[10]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sample_x_reg[10]/Q
                         net (fo=3, routed)           0.685     0.826    sample_x_reg_n_0_[10]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.871 r  leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.583     1.454    leds_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     2.665 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.665    leds[3]
    D18                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_x_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.485ns (51.401%)  route 1.404ns (48.599%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE                         0.000     0.000 r  sample_x_reg[10]/C
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sample_x_reg[10]/Q
                         net (fo=3, routed)           0.685     0.826    sample_x_reg_n_0_[10]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.042     0.868 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.719     1.587    leds_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.302     2.889 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.889    leds[1]
    M15                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





