<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: crc_a_tb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_crc_a_tb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_crc_a_tb')">crc_a_tb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod3.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/crc_a_tb.sv')">/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/crc_a_tb.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_3"  onclick="showContent('inst_tag_3')">crc_a_tb</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod3.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3.html#Assert" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_crc_a_tb'>
<hr>
<a name="inst_tag_3"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_3" >crc_a_tb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod3.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod3.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod6.html#inst_tag_6" id="tag_urg_inst_6">clock_source_inst</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod5.html#inst_tag_5" id="tag_urg_inst_5">dut</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_crc_a_tb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod3.html" >crc_a_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>49</td><td>49</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>68</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>97</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>152</td><td>24</td><td>24</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
67                              // note 0:15 not 15:0
68         1/1                  automatic logic [0:15] lfsr = 16'h6363;
69                      
70                              //$display(&quot;calculate_crc_lfsr %p&quot;, bq);
71                      
72         1/1                  foreach (trans.data[i]) begin
73                                  //$display(&quot;  parsing bit %d (%b)&quot;, i, trans.data[i]);
74                      
75                                  // do this first so we don't overwrite lfsr[15] before we use it
76         1/1                      automatic logic tmp = trans.data[i] ^ lfsr[15];
77                      
78                                  // shift each bit (except for 12, 5, 0)
79                                  // normal bits are: lfsr[idx] &lt;= lfsr[idx-1];
80                                  // special bits are lfsr[idx] &lt;= lfsr[idx-1] ^ tmp;
81                                  // except for idx=0: lfsr[0] &lt;= tmp;
82         1/1                      for (int idx = 15; idx &gt; 0; idx--) begin
83         1/1                          if ((idx ==  12) || (idx == 5)) begin
84         1/1                              lfsr[idx] = lfsr[idx - 1] ^ tmp;
85                                      end
86                                      else begin
87         1/1                              lfsr[idx] = lfsr[idx-1];
88                                      end
89                                  end
90         1/1                      lfsr[0] = tmp;
91                              end
92                      
93         1/1                  return lfsr;
94                          endfunction
95                      
96                          task testCRC (ByteTransType trans, output logic [15:0] crc_a_res);
97         1/1                  automatic BitTransType bit_trans = new(trans.convert_to_bit_queue);
98                              automatic logic [15:0] lfsr_res;
99                              automatic logic [15:0] trans_res;
100                     
101                             //$display(&quot;testCRC %p&quot;, trans.dq);
102                     
103                             // get the result from the method in the transaction class
104        1/1                  trans_res   = trans.calculate_crc;
105                             //$display(&quot;trans_res: %h&quot;, trans_res);
106                     
107                             // get the result from the LFSR method
108        1/1                  lfsr_res    = calculate_crc_lfsr(bit_trans);
109                             //$display(&quot;lfsr_res: %h&quot;, lfsr_res);
110                     
111                             // get the result from the DUT
112        1/1                  @(posedge clk) begin end
113                     
114                             // TODO: if we cared we could make this into a driver.
115                             //       either reusing the rx_bit_iface_driver,
116                             //          sample = data_valid
117                             //          start = SOC
118                             //          ignore other signals
119                             //       or a custom driver
120                             //       However since this is the only tb that interacts with the crc_a module
121                             //       there's not much point
122        1/1                  start       &lt;= 1'b1;
123        1/1                  sample      &lt;= 1'b0;
124        1/1                  @(posedge clk) begin end
125        1/1                  start       &lt;= 1'b0;
126        1/1                  @(posedge clk) begin end
127                     
128        1/1                  foreach (bit_trans.data[i]) begin
129        1/1                      data        &lt;= bit_trans.data[i];
130        1/1                      sample      &lt;= 1'b1;
131        1/1                      @(posedge clk) begin end
132        1/1                      sample      &lt;= 1'b0;
133        1/1                      @(posedge clk) begin end
134                             end
135                     
136        1/1                  crc_a_res   = crc;
137                             //$display(&quot;crc_a res %h&quot;, crc_a_res);
138                     
139                             // validate
140                             fgpEqualLfsr:
141                             assert (trans_res == lfsr_res) else $error(&quot;calculate_crc() = (%h) != lfsr_res (%h)&quot;, trans_res, lfsr_res);
142                     
143                             crcAValid:
144                             assert (trans_res == crc_a_res) else $error(&quot;calculate_crc() = (%h) != crc_a_res (%h)&quot;, trans_res, crc_a_res);
145                         endtask
146                     
147                         // --------------------------------------------------------------
148                         // Test stimulus
149                         // --------------------------------------------------------------
150                     
151                         initial begin: testStimulus
152        1/1                  automatic ByteTransType trans       = new;
153                             automatic logic [15:0]  crc_a_res;
154                     
155        1/1                  start       &lt;= 1'b0;
156        1/1                  sample      &lt;= 1'b0;
157                     
158                             // reset for 5 ticks
159        1/1                  rst_n &lt;= 1'b0;
160        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
161        1/1                  rst_n &lt;= 1'b1;
162        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
163                     
164                             // Test no data (should be 16'h6363)
165        1/1                  trans.data = '{};
166        1/1                  testCRC(trans, crc_a_res);
167                             emptyData:
168                             assert (crc_a_res == 16'h6363) else $error(&quot;Empty data produces CRC %h&quot;, crc_a_res);
169                     
170                             // Test '{8'h0,8'h0}, given as an example in ISO/IEC 14443-3:2016 Annex B
171        1/1                  trans.data = '{8'h0, 8'h0};
172        1/1                  testCRC(trans, crc_a_res);
173                             exTwoZeros:
174                             assert (crc_a_res == 16'h1EA0) else $error(&quot;'{0,0} produces CRC %h&quot;, crc_a_res);
175                     
176                             // Test '{8'h12,8'h34}, given as an example in ISO/IEC 14443-3:2016 Annex B
177        1/1                  trans.data = '{8'h12, 8'h34};
178        1/1                  testCRC(trans, crc_a_res);
179                             ex1234:
180                             assert (crc_a_res == 16'hCF26) else $error(&quot;'{8'h12,8'h34} produces CRC %h&quot;, crc_a_res);
181                     
182                             // random tests
183        1/1                  repeat (1000) begin: randomTests
184        1/1                      trans = ByteTransType::new_random_transaction($urandom_range(0, 10), 0);
185                     
186                                 // just test the generated data
187        1/1                      testCRC(trans, crc_a_res);
188                     
189                                 // append the CRC LSByte first to the generatedData and check again
190                                 // result should be 0
191        1/1                      trans.append_crc;
192        1/1                      testCRC(trans, crc_a_res);
193                     
194                                 crcIsZero:
195                                 assert(crc_a_res == 0) else $error(&quot;data with crc appended should produce CRC 0 not %h&quot;, crc_a_res);
196                             end
                        REPEAT_FALSE
197                     
198                             // assert reset for toggle coverage
199        1/1                  rst_n &lt;= 1'b0;
200        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
201        1/1                  $stop;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod3.html" >crc_a_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">42</td>
<td class="rt">42</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">42</td>
<td class="rt">42</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>sample</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>crc[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod3.html" >crc_a_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#520974248" >Assertions</a></td>
<td class="wht cl rt">6</td>
<td class="s10 cl rt">6</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">6</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#1650538259" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#97350702" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">6</td>
<td class="s10 cl rt">6</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">6</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="520974248"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1559300436"></a>
testCRC.crcAValid</td>
<td class="s9 cl rt">2003</td>
<td class="s9 cl rt">2003</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1143893087"></a>
testCRC.fgpEqualLfsr</td>
<td class="s9 cl rt">2003</td>
<td class="s9 cl rt">2003</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1245914316"></a>
testStimulus.emptyData</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2122865952"></a>
testStimulus.ex1234</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="431075267"></a>
testStimulus.exTwoZeros</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="104718389"></a>
testStimulus.randomTests.crcIsZero</td>
<td class="s9 cl rt">1000</td>
<td class="s9 cl rt">1000</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_3">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_crc_a_tb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
