

================================================================
== Vivado HLS Report for 'obj_detector_FCL'
================================================================
* Date:           Wed Nov 30 03:19:48 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        proj1_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4326|  4326|  4326|  4326|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- FCL_label8  |  4324|  4324|        10|          5|          1|   864|    yes   |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     35|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|      99|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     447|    800|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |                    Instance                   |                   Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |obj_detector_fadd_32ns_32ns_32_5_full_dsp_U48  |obj_detector_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |obj_detector_fmul_32ns_32ns_32_4_max_dsp_U49   |obj_detector_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |Total                                          |                                           |        0|      5|  348|  711|
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_124_p2          |     +    |      0|  0|  10|          10|           1|
    |p_addr1_fu_139_p2      |     +    |      0|  0|  11|          11|          11|
    |tmp_16_cast_fu_110_p3  |  Select  |      0|  0|  10|           1|          10|
    |exitcond_fu_118_p2     |   icmp   |      0|  0|   4|          10|           9|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  35|          32|          31|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   2|          8|    1|          8|
    |i_phi_fu_92_p4  |  10|          2|   10|         20|
    |i_reg_88        |  10|          2|   10|         20|
    |out_reg_76      |  32|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  54|         14|   53|        112|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   7|   0|    7|          0|
    |ap_reg_ppiten_pp0_it0                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_154_pp0_it1  |   1|   0|    1|          0|
    |exitcond_reg_154                       |   1|   0|    1|          0|
    |i_5_reg_158                            |  10|   0|   10|          0|
    |i_reg_88                               |  10|   0|   10|          0|
    |out_reg_76                             |  32|   0|   32|          0|
    |tmp_16_cast_reg_149                    |   4|   0|   11|          7|
    |tmp_s_reg_183                          |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  99|   0|  106|          7|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------+-----+-----+------------+------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | obj_detector_FCL | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | obj_detector_FCL | return value |
|ap_start      |  in |    1| ap_ctrl_hs | obj_detector_FCL | return value |
|ap_done       | out |    1| ap_ctrl_hs | obj_detector_FCL | return value |
|ap_idle       | out |    1| ap_ctrl_hs | obj_detector_FCL | return value |
|ap_ready      | out |    1| ap_ctrl_hs | obj_detector_FCL | return value |
|ap_return     | out |   32| ap_ctrl_hs | obj_detector_FCL | return value |
|inp_address0  | out |   10|  ap_memory |        inp       |     array    |
|inp_ce0       | out |    1|  ap_memory |        inp       |     array    |
|inp_q0        |  in |   32|  ap_memory |        inp       |     array    |
|W_Addr_A      | out |   32|    bram    |         W        |     array    |
|W_EN_A        | out |    1|    bram    |         W        |     array    |
|W_WEN_A       | out |    4|    bram    |         W        |     array    |
|W_Din_A       | out |   32|    bram    |         W        |     array    |
|W_Dout_A      |  in |   32|    bram    |         W        |     array    |
|W_offset      |  in |    1|   ap_none  |     W_offset     |    scalar    |
+--------------+-----+-----+------------+------------------+--------------+

