{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 16 11:48:42 2012 " "Info: Processing started: Thu Aug 16 11:48:42 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tts_bdf -c tts_bdf " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tts_bdf -c tts_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tts_bdf.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tts_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tts_bdf " "Info: Found entity 1: tts_bdf" {  } { { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tts.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tts.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tts-a " "Info: Found design unit 1: tts-a" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tts " "Info: Found entity 1: tts" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tts_bdf " "Info: Elaborating entity \"tts_bdf\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tts tts:inst " "Info: Elaborating entity \"tts\" for hierarchy \"tts:inst\"" {  } { { "tts_bdf.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 320 352 520 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dc_sig tts.vhd(15) " "Warning (10540): VHDL Signal Declaration warning at tts.vhd(15): used explicit default value for signal \"dc_sig\" because signal was never assigned a value" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_ck_in tts.vhd(25) " "Warning (10492): VHDL Process Statement warning at tts.vhd(25): signal \"sw_ck_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dc_sig tts.vhd(26) " "Warning (10492): VHDL Process Statement warning at tts.vhd(26): signal \"dc_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dc_pwm tts.vhd(26) " "Warning (10492): VHDL Process Statement warning at tts.vhd(26): signal \"dc_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dc_pwm tts.vhd(28) " "Warning (10492): VHDL Process Statement warning at tts.vhd(28): signal \"dc_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dc_sig tts.vhd(28) " "Warning (10492): VHDL Process Statement warning at tts.vhd(28): signal \"dc_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 16 11:48:43 2012 " "Info: Processing ended: Thu Aug 16 11:48:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 16 11:48:44 2012 " "Info: Processing started: Thu Aug 16 11:48:44 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tts_bdf -c tts_bdf " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tts_bdf -c tts_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tts_bdf EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"tts_bdf\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_in Global clock in PIN 18 " "Info: Automatically promoted signal \"clk_in\" to use Global clock in PIN 18" {  } { { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 344 168 336 360 "clk_in" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.771 ns register pin " "Info: Estimated most critical path is register to pin delay of 10.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tts:inst\|sw_st\[0\] 1 REG LAB_X9_Y6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y6; Fanout = 6; REG Node = 'tts:inst\|sw_st\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tts:inst|sw_st[0] } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.747 ns) 2.989 ns tts:inst\|LessThan0~32 2 COMB LAB_X10_Y5 1 " "Info: 2: + IC(2.242 ns) + CELL(0.747 ns) = 2.989 ns; Loc. = LAB_X10_Y5; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~32'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { tts:inst|sw_st[0] tts:inst|LessThan0~32 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.112 ns tts:inst\|LessThan0~27 3 COMB LAB_X10_Y5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.112 ns; Loc. = LAB_X10_Y5; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~27'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { tts:inst|LessThan0~32 tts:inst|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.235 ns tts:inst\|LessThan0~22 4 COMB LAB_X10_Y5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.235 ns; Loc. = LAB_X10_Y5; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { tts:inst|LessThan0~27 tts:inst|LessThan0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.634 ns tts:inst\|LessThan0~17 5 COMB LAB_X10_Y5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.399 ns) = 3.634 ns; Loc. = LAB_X10_Y5; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~17'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { tts:inst|LessThan0~22 tts:inst|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 4.868 ns tts:inst\|LessThan0~0 6 COMB LAB_X10_Y5 2 " "Info: 6: + IC(0.000 ns) + CELL(1.234 ns) = 4.868 ns; Loc. = LAB_X10_Y5; Fanout = 2; COMB Node = 'tts:inst\|LessThan0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { tts:inst|LessThan0~17 tts:inst|LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 6.051 ns tts:inst\|dc_out\[1\]~0 7 COMB LAB_X10_Y5 1 " "Info: 7: + IC(0.269 ns) + CELL(0.914 ns) = 6.051 ns; Loc. = LAB_X10_Y5; Fanout = 1; COMB Node = 'tts:inst\|dc_out\[1\]~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { tts:inst|LessThan0~0 tts:inst|dc_out[1]~0 } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(2.322 ns) 10.771 ns dc_out\[1\] 8 PIN PIN_55 0 " "Info: 8: + IC(2.398 ns) + CELL(2.322 ns) = 10.771 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'dc_out\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.720 ns" { tts:inst|dc_out[1]~0 dc_out[1] } "NODE_NAME" } } { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 312 656 832 328 "dc_out\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.862 ns ( 54.42 % ) " "Info: Total cell delay = 5.862 ns ( 54.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.909 ns ( 45.58 % ) " "Info: Total interconnect delay = 4.909 ns ( 45.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.771 ns" { tts:inst|sw_st[0] tts:inst|LessThan0~32 tts:inst|LessThan0~27 tts:inst|LessThan0~22 tts:inst|LessThan0~17 tts:inst|LessThan0~0 tts:inst|dc_out[1]~0 dc_out[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 16 11:48:44 2012 " "Info: Processing ended: Thu Aug 16 11:48:44 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 16 11:48:45 2012 " "Info: Processing started: Thu Aug 16 11:48:45 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tts_bdf -c tts_bdf " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tts_bdf -c tts_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 16 11:48:45 2012 " "Info: Processing ended: Thu Aug 16 11:48:45 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 16 11:48:46 2012 " "Info: Processing started: Thu Aug 16 11:48:46 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tts_bdf -c tts_bdf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tts_bdf -c tts_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 344 168 336 360 "clk_in" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register tts:inst\|sw_st\[0\] register tts:inst\|sw_st\[6\] 223.71 MHz 4.47 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 223.71 MHz between source register \"tts:inst\|sw_st\[0\]\" and destination register \"tts:inst\|sw_st\[6\]\" (period= 4.47 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.761 ns + Longest register register " "Info: + Longest register to register delay is 3.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tts:inst\|sw_st\[0\] 1 REG LC_X9_Y6_N8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N8; Fanout = 6; REG Node = 'tts:inst\|sw_st\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tts:inst|sw_st[0] } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.978 ns) 1.887 ns tts:inst\|sw_st\[1\]~11 2 COMB LC_X9_Y6_N1 2 " "Info: 2: + IC(0.909 ns) + CELL(0.978 ns) = 1.887 ns; Loc. = LC_X9_Y6_N1; Fanout = 2; COMB Node = 'tts:inst\|sw_st\[1\]~11'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { tts:inst|sw_st[0] tts:inst|sw_st[1]~11 } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.010 ns tts:inst\|sw_st\[2\]~9 3 COMB LC_X9_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.010 ns; Loc. = LC_X9_Y6_N2; Fanout = 2; COMB Node = 'tts:inst\|sw_st\[2\]~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { tts:inst|sw_st[1]~11 tts:inst|sw_st[2]~9 } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.133 ns tts:inst\|sw_st\[3\]~7 4 COMB LC_X9_Y6_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.133 ns; Loc. = LC_X9_Y6_N3; Fanout = 2; COMB Node = 'tts:inst\|sw_st\[3\]~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { tts:inst|sw_st[2]~9 tts:inst|sw_st[3]~7 } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 2.394 ns tts:inst\|sw_st\[4\]~5 5 COMB LC_X9_Y6_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 2.394 ns; Loc. = LC_X9_Y6_N4; Fanout = 2; COMB Node = 'tts:inst\|sw_st\[4\]~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { tts:inst|sw_st[3]~7 tts:inst|sw_st[4]~5 } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 3.761 ns tts:inst\|sw_st\[6\] 6 REG LC_X9_Y6_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(1.367 ns) = 3.761 ns; Loc. = LC_X9_Y6_N6; Fanout = 2; REG Node = 'tts:inst\|sw_st\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { tts:inst|sw_st[4]~5 tts:inst|sw_st[6] } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.852 ns ( 75.83 % ) " "Info: Total cell delay = 2.852 ns ( 75.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 24.17 % ) " "Info: Total interconnect delay = 0.909 ns ( 24.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { tts:inst|sw_st[0] tts:inst|sw_st[1]~11 tts:inst|sw_st[2]~9 tts:inst|sw_st[3]~7 tts:inst|sw_st[4]~5 tts:inst|sw_st[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.761 ns" { tts:inst|sw_st[0] {} tts:inst|sw_st[1]~11 {} tts:inst|sw_st[2]~9 {} tts:inst|sw_st[3]~7 {} tts:inst|sw_st[4]~5 {} tts:inst|sw_st[6] {} } { 0.000ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 344 168 336 360 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns tts:inst\|sw_st\[6\] 2 REG LC_X9_Y6_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y6_N6; Fanout = 2; REG Node = 'tts:inst\|sw_st\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in tts:inst|sw_st[6] } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 344 168 336 360 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns tts:inst\|sw_st\[0\] 2 REG LC_X9_Y6_N8 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y6_N8; Fanout = 6; REG Node = 'tts:inst\|sw_st\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in tts:inst|sw_st[0] } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { tts:inst|sw_st[0] tts:inst|sw_st[1]~11 tts:inst|sw_st[2]~9 tts:inst|sw_st[3]~7 tts:inst|sw_st[4]~5 tts:inst|sw_st[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.761 ns" { tts:inst|sw_st[0] {} tts:inst|sw_st[1]~11 {} tts:inst|sw_st[2]~9 {} tts:inst|sw_st[3]~7 {} tts:inst|sw_st[4]~5 {} tts:inst|sw_st[6] {} } { 0.000ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dc_out\[0\] tts:inst\|sw_st\[0\] 15.183 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dc_out\[0\]\" through register \"tts:inst\|sw_st\[0\]\" is 15.183 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 7; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 344 168 336 360 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns tts:inst\|sw_st\[0\] 2 REG LC_X9_Y6_N8 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y6_N8; Fanout = 6; REG Node = 'tts:inst\|sw_st\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in tts:inst|sw_st[0] } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.988 ns + Longest register pin " "Info: + Longest register to pin delay is 10.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tts:inst\|sw_st\[0\] 1 REG LC_X9_Y6_N8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N8; Fanout = 6; REG Node = 'tts:inst\|sw_st\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tts:inst|sw_st[0] } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(0.978 ns) 3.518 ns tts:inst\|LessThan0~32 2 COMB LC_X10_Y5_N1 1 " "Info: 2: + IC(2.540 ns) + CELL(0.978 ns) = 3.518 ns; Loc. = LC_X10_Y5_N1; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~32'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.518 ns" { tts:inst|sw_st[0] tts:inst|LessThan0~32 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.641 ns tts:inst\|LessThan0~27 3 COMB LC_X10_Y5_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.641 ns; Loc. = LC_X10_Y5_N2; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~27'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { tts:inst|LessThan0~32 tts:inst|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.764 ns tts:inst\|LessThan0~22 4 COMB LC_X10_Y5_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.764 ns; Loc. = LC_X10_Y5_N3; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { tts:inst|LessThan0~27 tts:inst|LessThan0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 4.025 ns tts:inst\|LessThan0~17 5 COMB LC_X10_Y5_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 4.025 ns; Loc. = LC_X10_Y5_N4; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~17'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { tts:inst|LessThan0~22 tts:inst|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 5.000 ns tts:inst\|LessThan0~0 6 COMB LC_X10_Y5_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 5.000 ns; Loc. = LC_X10_Y5_N7; Fanout = 2; COMB Node = 'tts:inst\|LessThan0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { tts:inst|LessThan0~17 tts:inst|LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 6.278 ns tts:inst\|dc_out\[0\]~1 7 COMB LC_X10_Y5_N9 1 " "Info: 7: + IC(0.767 ns) + CELL(0.511 ns) = 6.278 ns; Loc. = LC_X10_Y5_N9; Fanout = 1; COMB Node = 'tts:inst\|dc_out\[0\]~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { tts:inst|LessThan0~0 tts:inst|dc_out[0]~1 } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.388 ns) + CELL(2.322 ns) 10.988 ns dc_out\[0\] 8 PIN PIN_57 0 " "Info: 8: + IC(2.388 ns) + CELL(2.322 ns) = 10.988 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'dc_out\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.710 ns" { tts:inst|dc_out[0]~1 dc_out[0] } "NODE_NAME" } } { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 312 656 832 328 "dc_out\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.293 ns ( 48.17 % ) " "Info: Total cell delay = 5.293 ns ( 48.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.695 ns ( 51.83 % ) " "Info: Total interconnect delay = 5.695 ns ( 51.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.988 ns" { tts:inst|sw_st[0] tts:inst|LessThan0~32 tts:inst|LessThan0~27 tts:inst|LessThan0~22 tts:inst|LessThan0~17 tts:inst|LessThan0~0 tts:inst|dc_out[0]~1 dc_out[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.988 ns" { tts:inst|sw_st[0] {} tts:inst|LessThan0~32 {} tts:inst|LessThan0~27 {} tts:inst|LessThan0~22 {} tts:inst|LessThan0~17 {} tts:inst|LessThan0~0 {} tts:inst|dc_out[0]~1 {} dc_out[0] {} } { 0.000ns 2.540ns 0.000ns 0.000ns 0.000ns 0.000ns 0.767ns 2.388ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tts:inst|sw_st[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tts:inst|sw_st[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.988 ns" { tts:inst|sw_st[0] tts:inst|LessThan0~32 tts:inst|LessThan0~27 tts:inst|LessThan0~22 tts:inst|LessThan0~17 tts:inst|LessThan0~0 tts:inst|dc_out[0]~1 dc_out[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.988 ns" { tts:inst|sw_st[0] {} tts:inst|LessThan0~32 {} tts:inst|LessThan0~27 {} tts:inst|LessThan0~22 {} tts:inst|LessThan0~17 {} tts:inst|LessThan0~0 {} tts:inst|dc_out[0]~1 {} dc_out[0] {} } { 0.000ns 2.540ns 0.000ns 0.000ns 0.000ns 0.000ns 0.767ns 2.388ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw_in\[0\] dc_out\[0\] 12.213 ns Longest " "Info: Longest tpd from source pin \"sw_in\[0\]\" to destination pin \"dc_out\[0\]\" is 12.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw_in\[0\] 1 PIN PIN_123 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_123; Fanout = 2; PIN Node = 'sw_in\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_in[0] } "NODE_NAME" } } { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 472 136 304 488 "sw_in\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(0.747 ns) 4.743 ns tts:inst\|LessThan0~32 2 COMB LC_X10_Y5_N1 1 " "Info: 2: + IC(2.864 ns) + CELL(0.747 ns) = 4.743 ns; Loc. = LC_X10_Y5_N1; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~32'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.611 ns" { sw_in[0] tts:inst|LessThan0~32 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.866 ns tts:inst\|LessThan0~27 3 COMB LC_X10_Y5_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 4.866 ns; Loc. = LC_X10_Y5_N2; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~27'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { tts:inst|LessThan0~32 tts:inst|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.989 ns tts:inst\|LessThan0~22 4 COMB LC_X10_Y5_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.989 ns; Loc. = LC_X10_Y5_N3; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~22'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { tts:inst|LessThan0~27 tts:inst|LessThan0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 5.250 ns tts:inst\|LessThan0~17 5 COMB LC_X10_Y5_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 5.250 ns; Loc. = LC_X10_Y5_N4; Fanout = 1; COMB Node = 'tts:inst\|LessThan0~17'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { tts:inst|LessThan0~22 tts:inst|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 6.225 ns tts:inst\|LessThan0~0 6 COMB LC_X10_Y5_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 6.225 ns; Loc. = LC_X10_Y5_N7; Fanout = 2; COMB Node = 'tts:inst\|LessThan0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { tts:inst|LessThan0~17 tts:inst|LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 7.503 ns tts:inst\|dc_out\[0\]~1 7 COMB LC_X10_Y5_N9 1 " "Info: 7: + IC(0.767 ns) + CELL(0.511 ns) = 7.503 ns; Loc. = LC_X10_Y5_N9; Fanout = 1; COMB Node = 'tts:inst\|dc_out\[0\]~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { tts:inst|LessThan0~0 tts:inst|dc_out[0]~1 } "NODE_NAME" } } { "tts.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/tts.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.388 ns) + CELL(2.322 ns) 12.213 ns dc_out\[0\] 8 PIN PIN_57 0 " "Info: 8: + IC(2.388 ns) + CELL(2.322 ns) = 12.213 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'dc_out\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.710 ns" { tts:inst|dc_out[0]~1 dc_out[0] } "NODE_NAME" } } { "tts_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/tts_bdf.bdf" { { 312 656 832 328 "dc_out\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.194 ns ( 50.72 % ) " "Info: Total cell delay = 6.194 ns ( 50.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.019 ns ( 49.28 % ) " "Info: Total interconnect delay = 6.019 ns ( 49.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.213 ns" { sw_in[0] tts:inst|LessThan0~32 tts:inst|LessThan0~27 tts:inst|LessThan0~22 tts:inst|LessThan0~17 tts:inst|LessThan0~0 tts:inst|dc_out[0]~1 dc_out[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.213 ns" { sw_in[0] {} sw_in[0]~combout {} tts:inst|LessThan0~32 {} tts:inst|LessThan0~27 {} tts:inst|LessThan0~22 {} tts:inst|LessThan0~17 {} tts:inst|LessThan0~0 {} tts:inst|dc_out[0]~1 {} dc_out[0] {} } { 0.000ns 0.000ns 2.864ns 0.000ns 0.000ns 0.000ns 0.000ns 0.767ns 2.388ns } { 0.000ns 1.132ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 16 11:48:46 2012 " "Info: Processing ended: Thu Aug 16 11:48:46 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
