================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Mar 31 13:40:45 CEST 2023
    * Version:         2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:         float_to_fixed_xilinx
    * Solution:        float_to_fixed_xilinx_solution (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  50 ns
    * C-Synthesis target clock:    50 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              929
FF:               307
DSP:              0
BRAM:             2
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 50.000      |
| Post-Route | 7.508       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                           | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                           | 929 | 307 |     | 2    |      |     |        |      |         |          |        |
|   (inst)                                       | 494 | 302 |     |      |      |     |        |      |         |          |        |
|   grp_float_to_fixed_top_Pipeline_1_fu_267     | 16  | 5   |     |      |      |     |        |      |         |          |        |
|     (grp_float_to_fixed_top_Pipeline_1_fu_267) |     | 3   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U   | 16  | 2   |     |      |      |     |        |      |         |          |        |
|   r_v_v_U                                      | 419 |     |     | 2    |      |     |        |      |         |          |        |
|     bind_storage ram_t2p                       |     |     |     |      |      |     |        | auto | 1       | r_v_v    |        |
+------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.75%  | OK     |
| FD                                                        | 50%       | 0.29%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.08%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.71%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 9      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+--------+---------------------------+------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  |  Slack | Startpoint Pin            | Endpoint Pin                       | Logic Levels | Max Fanout | Datapath Delay | Datapath Logic | Datapath Net |
|       |        |                           |                                    |              |            |                |          Delay |        Delay |
+-------+--------+---------------------------+------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 42.492 | r_v_v_U/ram_reg/CLKARDCLK | select_ln1796_3_reg_1091_reg[10]/D |            6 |          5 |          7.501 |          3.495 |        4.006 |
| Path2 | 42.492 | r_v_v_U/ram_reg/CLKARDCLK | select_ln1796_3_reg_1091_reg[18]/D |            6 |          5 |          7.501 |          3.495 |        4.006 |
| Path3 | 42.492 | r_v_v_U/ram_reg/CLKARDCLK | select_ln1796_3_reg_1091_reg[8]/D  |            6 |          5 |          7.501 |          3.495 |        4.006 |
| Path4 | 42.492 | r_v_v_U/ram_reg/CLKARDCLK | select_ln1796_3_reg_1091_reg[9]/D  |            6 |          5 |          7.501 |          3.495 |        4.006 |
| Path5 | 42.498 | r_v_v_U/ram_reg/CLKARDCLK | select_ln1796_3_reg_1091_reg[11]/D |            6 |          5 |          7.495 |          3.495 |        4.000 |
+-------+--------+---------------------------+------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------+----------------------+
    | Path1 Cells                                  | Primitive Type       |
    +----------------------------------------------+----------------------+
    | r_v_v_U/ram_reg                              | BMEM.bram.RAMB36E1   |
    | r_v_v_U/select_ln1796_3_reg_1091[22]_i_30    | LUT.others.LUT5      |
    | r_v_v_U/select_ln1796_3_reg_1091[22]_i_20    | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091[10]_i_7     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091[10]_i_4     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091_reg[10]_i_2 | MUXFX.others.MUXF7   |
    | r_v_v_U/select_ln1796_3_reg_1091[10]_i_1     | LUT.others.LUT5      |
    | select_ln1796_3_reg_1091_reg[10]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------+----------------------+

    +----------------------------------------------+----------------------+
    | Path2 Cells                                  | Primitive Type       |
    +----------------------------------------------+----------------------+
    | r_v_v_U/ram_reg                              | BMEM.bram.RAMB36E1   |
    | r_v_v_U/select_ln1796_3_reg_1091[22]_i_30    | LUT.others.LUT5      |
    | r_v_v_U/select_ln1796_3_reg_1091[22]_i_20    | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091[18]_i_7     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091[18]_i_4     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091_reg[18]_i_2 | MUXFX.others.MUXF7   |
    | r_v_v_U/select_ln1796_3_reg_1091[18]_i_1     | LUT.others.LUT5      |
    | select_ln1796_3_reg_1091_reg[18]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------+----------------------+

    +---------------------------------------------+----------------------+
    | Path3 Cells                                 | Primitive Type       |
    +---------------------------------------------+----------------------+
    | r_v_v_U/ram_reg                             | BMEM.bram.RAMB36E1   |
    | r_v_v_U/select_ln1796_3_reg_1091[22]_i_47   | LUT.others.LUT5      |
    | r_v_v_U/select_ln1796_3_reg_1091[20]_i_12   | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091[8]_i_7     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091[8]_i_4     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091_reg[8]_i_2 | MUXFX.others.MUXF7   |
    | r_v_v_U/select_ln1796_3_reg_1091[8]_i_1     | LUT.others.LUT5      |
    | select_ln1796_3_reg_1091_reg[8]             | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------+----------------------+

    +---------------------------------------------+----------------------+
    | Path4 Cells                                 | Primitive Type       |
    +---------------------------------------------+----------------------+
    | r_v_v_U/ram_reg                             | BMEM.bram.RAMB36E1   |
    | r_v_v_U/select_ln1796_3_reg_1091[22]_i_29   | LUT.others.LUT5      |
    | r_v_v_U/select_ln1796_3_reg_1091[21]_i_15   | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091[9]_i_7     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091[9]_i_4     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091_reg[9]_i_2 | MUXFX.others.MUXF7   |
    | r_v_v_U/select_ln1796_3_reg_1091[9]_i_1     | LUT.others.LUT5      |
    | select_ln1796_3_reg_1091_reg[9]             | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------+----------------------+

    +----------------------------------------------+----------------------+
    | Path5 Cells                                  | Primitive Type       |
    +----------------------------------------------+----------------------+
    | r_v_v_U/ram_reg                              | BMEM.bram.RAMB36E1   |
    | r_v_v_U/select_ln1796_3_reg_1091[22]_i_31    | LUT.others.LUT5      |
    | r_v_v_U/select_ln1796_3_reg_1091[19]_i_13    | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091[11]_i_7     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091[11]_i_4     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091_reg[11]_i_2 | MUXFX.others.MUXF7   |
    | r_v_v_U/select_ln1796_3_reg_1091[11]_i_1     | LUT.others.LUT5      |
    | select_ln1796_3_reg_1091_reg[11]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------------+
| Report Type              | Report Location                                                           |
+--------------------------+---------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/float_to_fixed_top_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/float_to_fixed_top_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/float_to_fixed_top_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/float_to_fixed_top_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/float_to_fixed_top_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/float_to_fixed_top_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------------------+


