-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mty2keep is
port (
    ap_ready : OUT STD_LOGIC;
    mty_V : IN STD_LOGIC_VECTOR (3 downto 0);
    ena_V : IN STD_LOGIC_VECTOR (0 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of mty2keep is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal rhs_V_fu_64_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_1_fu_76_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_2_fu_88_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_3_fu_100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_4_fu_112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_5_fu_124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_6_fu_136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_148_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1355_fu_156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_7_fu_168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_8_fu_180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_9_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_204_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_10_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_11_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_238_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal rhs_V_12_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_13_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_70_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_fu_82_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_2_fu_94_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_fu_106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_4_fu_118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_5_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_6_fu_142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_7_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_8_fu_174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_9_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_10_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_11_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_12_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_13_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_14_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= (((((((((((((((ena_V & ret_V_fu_70_p2) & ret_V_1_fu_82_p2) & ret_V_2_fu_94_p2) & ret_V_3_fu_106_p2) & ret_V_4_fu_118_p2) & ret_V_5_fu_130_p2) & ret_V_6_fu_142_p2) & ret_V_7_fu_162_p2) & ret_V_8_fu_174_p2) & ret_V_9_fu_186_p2) & ret_V_10_fu_198_p2) & ret_V_11_fu_220_p2) & ret_V_12_fu_232_p2) & ret_V_13_fu_254_p2) & ret_V_14_fu_266_p2);
    ret_V_10_fu_198_p2 <= (rhs_V_9_fu_192_p2 and ena_V);
    ret_V_11_fu_220_p2 <= (rhs_V_10_fu_214_p2 and ena_V);
    ret_V_12_fu_232_p2 <= (rhs_V_11_fu_226_p2 and ena_V);
    ret_V_13_fu_254_p2 <= (rhs_V_12_fu_248_p2 and ena_V);
    ret_V_14_fu_266_p2 <= (rhs_V_13_fu_260_p2 and ena_V);
    ret_V_1_fu_82_p2 <= (rhs_V_1_fu_76_p2 and ena_V);
    ret_V_2_fu_94_p2 <= (rhs_V_2_fu_88_p2 and ena_V);
    ret_V_3_fu_106_p2 <= (rhs_V_3_fu_100_p2 and ena_V);
    ret_V_4_fu_118_p2 <= (rhs_V_4_fu_112_p2 and ena_V);
    ret_V_5_fu_130_p2 <= (rhs_V_5_fu_124_p2 and ena_V);
    ret_V_6_fu_142_p2 <= (rhs_V_6_fu_136_p2 and ena_V);
    ret_V_7_fu_162_p2 <= (xor_ln1355_fu_156_p2 and ena_V);
    ret_V_8_fu_174_p2 <= (rhs_V_7_fu_168_p2 and ena_V);
    ret_V_9_fu_186_p2 <= (rhs_V_8_fu_180_p2 and ena_V);
    ret_V_fu_70_p2 <= (rhs_V_fu_64_p2 and ena_V);
    rhs_V_10_fu_214_p2 <= "1" when (tmp_1_fu_204_p4 = ap_const_lv2_0) else "0";
    rhs_V_11_fu_226_p2 <= "1" when (unsigned(mty_V) < unsigned(ap_const_lv4_3)) else "0";
    rhs_V_12_fu_248_p2 <= "1" when (tmp_2_fu_238_p4 = ap_const_lv3_0) else "0";
    rhs_V_13_fu_260_p2 <= "1" when (mty_V = ap_const_lv4_0) else "0";
    rhs_V_1_fu_76_p2 <= "1" when (unsigned(mty_V) < unsigned(ap_const_lv4_E)) else "0";
    rhs_V_2_fu_88_p2 <= "1" when (unsigned(mty_V) < unsigned(ap_const_lv4_D)) else "0";
    rhs_V_3_fu_100_p2 <= "1" when (unsigned(mty_V) < unsigned(ap_const_lv4_C)) else "0";
    rhs_V_4_fu_112_p2 <= "1" when (unsigned(mty_V) < unsigned(ap_const_lv4_B)) else "0";
    rhs_V_5_fu_124_p2 <= "1" when (unsigned(mty_V) < unsigned(ap_const_lv4_A)) else "0";
    rhs_V_6_fu_136_p2 <= "1" when (unsigned(mty_V) < unsigned(ap_const_lv4_9)) else "0";
    rhs_V_7_fu_168_p2 <= "1" when (unsigned(mty_V) < unsigned(ap_const_lv4_7)) else "0";
    rhs_V_8_fu_180_p2 <= "1" when (unsigned(mty_V) < unsigned(ap_const_lv4_6)) else "0";
    rhs_V_9_fu_192_p2 <= "1" when (unsigned(mty_V) < unsigned(ap_const_lv4_5)) else "0";
    rhs_V_fu_64_p2 <= "0" when (mty_V = ap_const_lv4_F) else "1";
    tmp_1_fu_204_p4 <= mty_V(3 downto 2);
    tmp_2_fu_238_p4 <= mty_V(3 downto 1);
    tmp_fu_148_p3 <= mty_V(3 downto 3);
    xor_ln1355_fu_156_p2 <= (tmp_fu_148_p3 xor ap_const_lv1_1);
end behav;
