{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602000268307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602000268308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  6 18:04:28 2020 " "Processing started: Tue Oct  6 18:04:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602000268308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602000268308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maxv_top -c maxv_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off maxv_top -c maxv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602000268308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1602000268450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 min_max_top-struct " "Found design unit 1: min_max_top-struct" {  } { { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602000268809 ""} { "Info" "ISGN_ENTITY_NAME" "1 min_max_top " "Found entity 1: min_max_top" {  } { { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602000268809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602000268809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/marche_normale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/marche_normale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marche_normale-comport " "Found design unit 1: marche_normale-comport" {  } { { "../src/marche_normale.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/marche_normale.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602000268810 ""} { "Info" "ISGN_ENTITY_NAME" "1 marche_normale " "Found entity 1: marche_normale" {  } { { "../src/marche_normale.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/marche_normale.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602000268810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602000268810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/bin_lin_4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/bin_lin_4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_lin_4to16-flot_don " "Found design unit 1: bin_lin_4to16-flot_don" {  } { { "../src/bin_lin_4to16.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/bin_lin_4to16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602000268811 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_lin_4to16 " "Found entity 1: bin_lin_4to16" {  } { { "../src/bin_lin_4to16.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/bin_lin_4to16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602000268811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602000268811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maxv_top-struct " "Found design unit 1: maxv_top-struct" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602000268812 ""} { "Info" "ISGN_ENTITY_NAME" "1 maxv_top " "Found entity 1: maxv_top" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602000268812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602000268812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maxv_top " "Elaborating entity \"maxv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1602000268852 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Con_25p_DO_s maxv_top.vhd(72) " "VHDL Signal Declaration warning at maxv_top.vhd(72): used implicit default value for signal \"Con_25p_DO_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1602000268854 "|maxv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Button_s maxv_top.vhd(80) " "Verilog HDL or VHDL warning at maxv_top.vhd(80): object \"Button_s\" assigned a value but never read" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602000268854 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_DO_s\[73..72\] maxv_top.vhd(75) " "Using initial value X (don't care) for net \"Con_80p_DO_s\[73..72\]\" at maxv_top.vhd(75)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 75 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602000268854 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_DO_s\[43..13\] maxv_top.vhd(75) " "Using initial value X (don't care) for net \"Con_80p_DO_s\[43..13\]\" at maxv_top.vhd(75)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 75 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602000268854 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_DO_s\[3..2\] maxv_top.vhd(75) " "Using initial value X (don't care) for net \"Con_80p_DO_s\[3..2\]\" at maxv_top.vhd(75)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 75 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602000268854 "|maxv_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Con_80p_OE_s\[30\] maxv_top.vhd(76) " "Using initial value X (don't care) for net \"Con_80p_OE_s\[30\]\" at maxv_top.vhd(76)" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 76 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602000268854 "|maxv_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "min_max_top min_max_top:U1 A:struct " "Elaborating entity \"min_max_top\" using architecture \"A:struct\" for hierarchy \"min_max_top:U1\"" {  } { { "../src_cpld/maxv_top.vhd" "U1" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 177 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602000268856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin_lin_4to16 min_max_top:U1\|bin_lin_4to16:bin_lin_max A:flot_don " "Elaborating entity \"bin_lin_4to16\" using architecture \"A:flot_don\" for hierarchy \"min_max_top:U1\|bin_lin_4to16:bin_lin_max\"" {  } { { "../src/min_max_top.vhd" "bin_lin_max" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 82 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602000268859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "marche_normale min_max_top:U1\|marche_normale:marche_normale_comp A:comport " "Elaborating entity \"marche_normale\" using architecture \"A:comport\" for hierarchy \"min_max_top:U1\|marche_normale:marche_normale_comp\"" {  } { { "../src/min_max_top.vhd" "marche_normale_comp" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602000268862 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[5\] " "Bidir \"Mezzanine_io\[5\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[6\] " "Bidir \"Mezzanine_io\[6\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[7\] " "Bidir \"Mezzanine_io\[7\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[8\] " "Bidir \"Mezzanine_io\[8\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[9\] " "Bidir \"Mezzanine_io\[9\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[10\] " "Bidir \"Mezzanine_io\[10\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[11\] " "Bidir \"Mezzanine_io\[11\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[12\] " "Bidir \"Mezzanine_io\[12\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[13\] " "Bidir \"Mezzanine_io\[13\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[14\] " "Bidir \"Mezzanine_io\[14\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[15\] " "Bidir \"Mezzanine_io\[15\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[16\] " "Bidir \"Mezzanine_io\[16\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[17\] " "Bidir \"Mezzanine_io\[17\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[18\] " "Bidir \"Mezzanine_io\[18\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[19\] " "Bidir \"Mezzanine_io\[19\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Mezzanine_io\[20\] " "Bidir \"Mezzanine_io\[20\]\" has no driver" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1602000269152 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1602000269152 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[74\] GND pin " "The pin \"Con_80p_io\[74\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[75\] GND pin " "The pin \"Con_80p_io\[75\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[76\] GND pin " "The pin \"Con_80p_io\[76\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[77\] GND pin " "The pin \"Con_80p_io\[77\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[78\] GND pin " "The pin \"Con_80p_io\[78\]\" is fed by GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1602000269152 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Con_80p_io\[79\] VCC pin " "The pin \"Con_80p_io\[79\]\" is fed by VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1602000269152 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1602000269152 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Con_80p_io\[79\]~synth " "Node \"Con_80p_io\[79\]~synth\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602000269214 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1602000269214 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[0\] VCC " "Pin \"nLed_o\[0\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nLed_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[1\] VCC " "Pin \"nLed_o\[1\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nLed_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[2\] VCC " "Pin \"nLed_o\[2\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nLed_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[3\] VCC " "Pin \"nLed_o\[3\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nLed_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[4\] VCC " "Pin \"nLed_o\[4\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nLed_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[5\] VCC " "Pin \"nLed_o\[5\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nLed_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[6\] VCC " "Pin \"nLed_o\[6\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nLed_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nLed_o\[7\] VCC " "Pin \"nLed_o\[7\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nLed_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_RGB_o\[0\] GND " "Pin \"Led_RGB_o\[0\]\" is stuck at GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|Led_RGB_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_RGB_o\[1\] GND " "Pin \"Led_RGB_o\[1\]\" is stuck at GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|Led_RGB_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_RGB_o\[2\] GND " "Pin \"Led_RGB_o\[2\]\" is stuck at GND" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|Led_RGB_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[0\] VCC " "Pin \"nSeven_Seg_o\[0\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nSeven_Seg_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[1\] VCC " "Pin \"nSeven_Seg_o\[1\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nSeven_Seg_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[2\] VCC " "Pin \"nSeven_Seg_o\[2\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nSeven_Seg_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[3\] VCC " "Pin \"nSeven_Seg_o\[3\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nSeven_Seg_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[4\] VCC " "Pin \"nSeven_Seg_o\[4\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nSeven_Seg_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[5\] VCC " "Pin \"nSeven_Seg_o\[5\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nSeven_Seg_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSeven_Seg_o\[6\] VCC " "Pin \"nSeven_Seg_o\[6\]\" is stuck at VCC" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602000269215 "|maxv_top|nSeven_Seg_o[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1602000269215 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk_Gen_i " "No output dependent on input pin \"Clk_Gen_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 41 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602000269376 "|maxv_top|Clk_Gen_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encoder_A_i " "No output dependent on input pin \"Encoder_A_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602000269376 "|maxv_top|Encoder_A_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encoder_B_i " "No output dependent on input pin \"Encoder_B_i\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602000269376 "|maxv_top|Encoder_B_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[1\] " "No output dependent on input pin \"nButton_i\[1\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602000269376 "|maxv_top|nButton_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[2\] " "No output dependent on input pin \"nButton_i\[2\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602000269376 "|maxv_top|nButton_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[3\] " "No output dependent on input pin \"nButton_i\[3\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602000269376 "|maxv_top|nButton_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[4\] " "No output dependent on input pin \"nButton_i\[4\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602000269376 "|maxv_top|nButton_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[5\] " "No output dependent on input pin \"nButton_i\[5\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602000269376 "|maxv_top|nButton_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[6\] " "No output dependent on input pin \"nButton_i\[6\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602000269376 "|maxv_top|nButton_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[7\] " "No output dependent on input pin \"nButton_i\[7\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602000269376 "|maxv_top|nButton_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nButton_i\[8\] " "No output dependent on input pin \"nButton_i\[8\]\"" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602000269376 "|maxv_top|nButton_i[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1602000269376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "300 " "Implemented 300 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1602000269377 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1602000269377 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "119 " "Implemented 119 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1602000269377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1602000269377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1602000269377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602000269433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  6 18:04:29 2020 " "Processing ended: Tue Oct  6 18:04:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602000269433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602000269433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602000269433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602000269433 ""}
