
Module3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083a8  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08008540  08008540  00018540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008560  08008560  00020098  2**0
                  CONTENTS
  4 .ARM          00000008  08008560  08008560  00018560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008568  08008568  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008568  08008568  00018568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800856c  0800856c  0001856c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08008570  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b4  20000098  08008608  00020098  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000054c  08008608  0002054c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .debug_info   000113ec  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002005  00000000  00000000  000314b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb0  00000000  00000000  000334c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f20  00000000  00000000  00034470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f50  00000000  00000000  00035390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001252a  00000000  00000000  0004c2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091870  00000000  00000000  0005e80a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f007a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004918  00000000  00000000  000f00cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000098 	.word	0x20000098
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008528 	.word	0x08008528

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000009c 	.word	0x2000009c
 80001d4:	08008528 	.word	0x08008528

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_frsub>:
 8000be0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000be4:	e002      	b.n	8000bec <__addsf3>
 8000be6:	bf00      	nop

08000be8 <__aeabi_fsub>:
 8000be8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bec <__addsf3>:
 8000bec:	0042      	lsls	r2, r0, #1
 8000bee:	bf1f      	itttt	ne
 8000bf0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bf4:	ea92 0f03 	teqne	r2, r3
 8000bf8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bfc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c00:	d06a      	beq.n	8000cd8 <__addsf3+0xec>
 8000c02:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c06:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c0a:	bfc1      	itttt	gt
 8000c0c:	18d2      	addgt	r2, r2, r3
 8000c0e:	4041      	eorgt	r1, r0
 8000c10:	4048      	eorgt	r0, r1
 8000c12:	4041      	eorgt	r1, r0
 8000c14:	bfb8      	it	lt
 8000c16:	425b      	neglt	r3, r3
 8000c18:	2b19      	cmp	r3, #25
 8000c1a:	bf88      	it	hi
 8000c1c:	4770      	bxhi	lr
 8000c1e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c22:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c26:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c2a:	bf18      	it	ne
 8000c2c:	4240      	negne	r0, r0
 8000c2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c32:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c36:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c3a:	bf18      	it	ne
 8000c3c:	4249      	negne	r1, r1
 8000c3e:	ea92 0f03 	teq	r2, r3
 8000c42:	d03f      	beq.n	8000cc4 <__addsf3+0xd8>
 8000c44:	f1a2 0201 	sub.w	r2, r2, #1
 8000c48:	fa41 fc03 	asr.w	ip, r1, r3
 8000c4c:	eb10 000c 	adds.w	r0, r0, ip
 8000c50:	f1c3 0320 	rsb	r3, r3, #32
 8000c54:	fa01 f103 	lsl.w	r1, r1, r3
 8000c58:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5c:	d502      	bpl.n	8000c64 <__addsf3+0x78>
 8000c5e:	4249      	negs	r1, r1
 8000c60:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c64:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c68:	d313      	bcc.n	8000c92 <__addsf3+0xa6>
 8000c6a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c6e:	d306      	bcc.n	8000c7e <__addsf3+0x92>
 8000c70:	0840      	lsrs	r0, r0, #1
 8000c72:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c76:	f102 0201 	add.w	r2, r2, #1
 8000c7a:	2afe      	cmp	r2, #254	; 0xfe
 8000c7c:	d251      	bcs.n	8000d22 <__addsf3+0x136>
 8000c7e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c82:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c86:	bf08      	it	eq
 8000c88:	f020 0001 	biceq.w	r0, r0, #1
 8000c8c:	ea40 0003 	orr.w	r0, r0, r3
 8000c90:	4770      	bx	lr
 8000c92:	0049      	lsls	r1, r1, #1
 8000c94:	eb40 0000 	adc.w	r0, r0, r0
 8000c98:	3a01      	subs	r2, #1
 8000c9a:	bf28      	it	cs
 8000c9c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000ca0:	d2ed      	bcs.n	8000c7e <__addsf3+0x92>
 8000ca2:	fab0 fc80 	clz	ip, r0
 8000ca6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000caa:	ebb2 020c 	subs.w	r2, r2, ip
 8000cae:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cb2:	bfaa      	itet	ge
 8000cb4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cb8:	4252      	neglt	r2, r2
 8000cba:	4318      	orrge	r0, r3
 8000cbc:	bfbc      	itt	lt
 8000cbe:	40d0      	lsrlt	r0, r2
 8000cc0:	4318      	orrlt	r0, r3
 8000cc2:	4770      	bx	lr
 8000cc4:	f092 0f00 	teq	r2, #0
 8000cc8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ccc:	bf06      	itte	eq
 8000cce:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cd2:	3201      	addeq	r2, #1
 8000cd4:	3b01      	subne	r3, #1
 8000cd6:	e7b5      	b.n	8000c44 <__addsf3+0x58>
 8000cd8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cdc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ce0:	bf18      	it	ne
 8000ce2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ce6:	d021      	beq.n	8000d2c <__addsf3+0x140>
 8000ce8:	ea92 0f03 	teq	r2, r3
 8000cec:	d004      	beq.n	8000cf8 <__addsf3+0x10c>
 8000cee:	f092 0f00 	teq	r2, #0
 8000cf2:	bf08      	it	eq
 8000cf4:	4608      	moveq	r0, r1
 8000cf6:	4770      	bx	lr
 8000cf8:	ea90 0f01 	teq	r0, r1
 8000cfc:	bf1c      	itt	ne
 8000cfe:	2000      	movne	r0, #0
 8000d00:	4770      	bxne	lr
 8000d02:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d06:	d104      	bne.n	8000d12 <__addsf3+0x126>
 8000d08:	0040      	lsls	r0, r0, #1
 8000d0a:	bf28      	it	cs
 8000d0c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d10:	4770      	bx	lr
 8000d12:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d16:	bf3c      	itt	cc
 8000d18:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d1c:	4770      	bxcc	lr
 8000d1e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d22:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d26:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d2a:	4770      	bx	lr
 8000d2c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d30:	bf16      	itet	ne
 8000d32:	4608      	movne	r0, r1
 8000d34:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d38:	4601      	movne	r1, r0
 8000d3a:	0242      	lsls	r2, r0, #9
 8000d3c:	bf06      	itte	eq
 8000d3e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d42:	ea90 0f01 	teqeq	r0, r1
 8000d46:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d4a:	4770      	bx	lr

08000d4c <__aeabi_ui2f>:
 8000d4c:	f04f 0300 	mov.w	r3, #0
 8000d50:	e004      	b.n	8000d5c <__aeabi_i2f+0x8>
 8000d52:	bf00      	nop

08000d54 <__aeabi_i2f>:
 8000d54:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d58:	bf48      	it	mi
 8000d5a:	4240      	negmi	r0, r0
 8000d5c:	ea5f 0c00 	movs.w	ip, r0
 8000d60:	bf08      	it	eq
 8000d62:	4770      	bxeq	lr
 8000d64:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d68:	4601      	mov	r1, r0
 8000d6a:	f04f 0000 	mov.w	r0, #0
 8000d6e:	e01c      	b.n	8000daa <__aeabi_l2f+0x2a>

08000d70 <__aeabi_ul2f>:
 8000d70:	ea50 0201 	orrs.w	r2, r0, r1
 8000d74:	bf08      	it	eq
 8000d76:	4770      	bxeq	lr
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	e00a      	b.n	8000d94 <__aeabi_l2f+0x14>
 8000d7e:	bf00      	nop

08000d80 <__aeabi_l2f>:
 8000d80:	ea50 0201 	orrs.w	r2, r0, r1
 8000d84:	bf08      	it	eq
 8000d86:	4770      	bxeq	lr
 8000d88:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d8c:	d502      	bpl.n	8000d94 <__aeabi_l2f+0x14>
 8000d8e:	4240      	negs	r0, r0
 8000d90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d94:	ea5f 0c01 	movs.w	ip, r1
 8000d98:	bf02      	ittt	eq
 8000d9a:	4684      	moveq	ip, r0
 8000d9c:	4601      	moveq	r1, r0
 8000d9e:	2000      	moveq	r0, #0
 8000da0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000da4:	bf08      	it	eq
 8000da6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000daa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dae:	fabc f28c 	clz	r2, ip
 8000db2:	3a08      	subs	r2, #8
 8000db4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000db8:	db10      	blt.n	8000ddc <__aeabi_l2f+0x5c>
 8000dba:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dbe:	4463      	add	r3, ip
 8000dc0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dc4:	f1c2 0220 	rsb	r2, r2, #32
 8000dc8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dcc:	fa20 f202 	lsr.w	r2, r0, r2
 8000dd0:	eb43 0002 	adc.w	r0, r3, r2
 8000dd4:	bf08      	it	eq
 8000dd6:	f020 0001 	biceq.w	r0, r0, #1
 8000dda:	4770      	bx	lr
 8000ddc:	f102 0220 	add.w	r2, r2, #32
 8000de0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dec:	fa21 f202 	lsr.w	r2, r1, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dfa:	4770      	bx	lr

08000dfc <__aeabi_uldivmod>:
 8000dfc:	b953      	cbnz	r3, 8000e14 <__aeabi_uldivmod+0x18>
 8000dfe:	b94a      	cbnz	r2, 8000e14 <__aeabi_uldivmod+0x18>
 8000e00:	2900      	cmp	r1, #0
 8000e02:	bf08      	it	eq
 8000e04:	2800      	cmpeq	r0, #0
 8000e06:	bf1c      	itt	ne
 8000e08:	f04f 31ff 	movne.w	r1, #4294967295
 8000e0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000e10:	f000 b974 	b.w	80010fc <__aeabi_idiv0>
 8000e14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e1c:	f000 f806 	bl	8000e2c <__udivmoddi4>
 8000e20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e28:	b004      	add	sp, #16
 8000e2a:	4770      	bx	lr

08000e2c <__udivmoddi4>:
 8000e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e30:	9d08      	ldr	r5, [sp, #32]
 8000e32:	4604      	mov	r4, r0
 8000e34:	468e      	mov	lr, r1
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d14d      	bne.n	8000ed6 <__udivmoddi4+0xaa>
 8000e3a:	428a      	cmp	r2, r1
 8000e3c:	4694      	mov	ip, r2
 8000e3e:	d969      	bls.n	8000f14 <__udivmoddi4+0xe8>
 8000e40:	fab2 f282 	clz	r2, r2
 8000e44:	b152      	cbz	r2, 8000e5c <__udivmoddi4+0x30>
 8000e46:	fa01 f302 	lsl.w	r3, r1, r2
 8000e4a:	f1c2 0120 	rsb	r1, r2, #32
 8000e4e:	fa20 f101 	lsr.w	r1, r0, r1
 8000e52:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e56:	ea41 0e03 	orr.w	lr, r1, r3
 8000e5a:	4094      	lsls	r4, r2
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	0c21      	lsrs	r1, r4, #16
 8000e62:	fbbe f6f8 	udiv	r6, lr, r8
 8000e66:	fa1f f78c 	uxth.w	r7, ip
 8000e6a:	fb08 e316 	mls	r3, r8, r6, lr
 8000e6e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e72:	fb06 f107 	mul.w	r1, r6, r7
 8000e76:	4299      	cmp	r1, r3
 8000e78:	d90a      	bls.n	8000e90 <__udivmoddi4+0x64>
 8000e7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e82:	f080 811f 	bcs.w	80010c4 <__udivmoddi4+0x298>
 8000e86:	4299      	cmp	r1, r3
 8000e88:	f240 811c 	bls.w	80010c4 <__udivmoddi4+0x298>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	1a5b      	subs	r3, r3, r1
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e98:	fb08 3310 	mls	r3, r8, r0, r3
 8000e9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ea0:	fb00 f707 	mul.w	r7, r0, r7
 8000ea4:	42a7      	cmp	r7, r4
 8000ea6:	d90a      	bls.n	8000ebe <__udivmoddi4+0x92>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb0:	f080 810a 	bcs.w	80010c8 <__udivmoddi4+0x29c>
 8000eb4:	42a7      	cmp	r7, r4
 8000eb6:	f240 8107 	bls.w	80010c8 <__udivmoddi4+0x29c>
 8000eba:	4464      	add	r4, ip
 8000ebc:	3802      	subs	r0, #2
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	1be4      	subs	r4, r4, r7
 8000ec4:	2600      	movs	r6, #0
 8000ec6:	b11d      	cbz	r5, 8000ed0 <__udivmoddi4+0xa4>
 8000ec8:	40d4      	lsrs	r4, r2
 8000eca:	2300      	movs	r3, #0
 8000ecc:	e9c5 4300 	strd	r4, r3, [r5]
 8000ed0:	4631      	mov	r1, r6
 8000ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d909      	bls.n	8000eee <__udivmoddi4+0xc2>
 8000eda:	2d00      	cmp	r5, #0
 8000edc:	f000 80ef 	beq.w	80010be <__udivmoddi4+0x292>
 8000ee0:	2600      	movs	r6, #0
 8000ee2:	e9c5 0100 	strd	r0, r1, [r5]
 8000ee6:	4630      	mov	r0, r6
 8000ee8:	4631      	mov	r1, r6
 8000eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eee:	fab3 f683 	clz	r6, r3
 8000ef2:	2e00      	cmp	r6, #0
 8000ef4:	d14a      	bne.n	8000f8c <__udivmoddi4+0x160>
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	d302      	bcc.n	8000f00 <__udivmoddi4+0xd4>
 8000efa:	4282      	cmp	r2, r0
 8000efc:	f200 80f9 	bhi.w	80010f2 <__udivmoddi4+0x2c6>
 8000f00:	1a84      	subs	r4, r0, r2
 8000f02:	eb61 0303 	sbc.w	r3, r1, r3
 8000f06:	2001      	movs	r0, #1
 8000f08:	469e      	mov	lr, r3
 8000f0a:	2d00      	cmp	r5, #0
 8000f0c:	d0e0      	beq.n	8000ed0 <__udivmoddi4+0xa4>
 8000f0e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000f12:	e7dd      	b.n	8000ed0 <__udivmoddi4+0xa4>
 8000f14:	b902      	cbnz	r2, 8000f18 <__udivmoddi4+0xec>
 8000f16:	deff      	udf	#255	; 0xff
 8000f18:	fab2 f282 	clz	r2, r2
 8000f1c:	2a00      	cmp	r2, #0
 8000f1e:	f040 8092 	bne.w	8001046 <__udivmoddi4+0x21a>
 8000f22:	eba1 010c 	sub.w	r1, r1, ip
 8000f26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f2a:	fa1f fe8c 	uxth.w	lr, ip
 8000f2e:	2601      	movs	r6, #1
 8000f30:	0c20      	lsrs	r0, r4, #16
 8000f32:	fbb1 f3f7 	udiv	r3, r1, r7
 8000f36:	fb07 1113 	mls	r1, r7, r3, r1
 8000f3a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f3e:	fb0e f003 	mul.w	r0, lr, r3
 8000f42:	4288      	cmp	r0, r1
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x12c>
 8000f46:	eb1c 0101 	adds.w	r1, ip, r1
 8000f4a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f4e:	d202      	bcs.n	8000f56 <__udivmoddi4+0x12a>
 8000f50:	4288      	cmp	r0, r1
 8000f52:	f200 80cb 	bhi.w	80010ec <__udivmoddi4+0x2c0>
 8000f56:	4643      	mov	r3, r8
 8000f58:	1a09      	subs	r1, r1, r0
 8000f5a:	b2a4      	uxth	r4, r4
 8000f5c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f60:	fb07 1110 	mls	r1, r7, r0, r1
 8000f64:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f68:	fb0e fe00 	mul.w	lr, lr, r0
 8000f6c:	45a6      	cmp	lr, r4
 8000f6e:	d908      	bls.n	8000f82 <__udivmoddi4+0x156>
 8000f70:	eb1c 0404 	adds.w	r4, ip, r4
 8000f74:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f78:	d202      	bcs.n	8000f80 <__udivmoddi4+0x154>
 8000f7a:	45a6      	cmp	lr, r4
 8000f7c:	f200 80bb 	bhi.w	80010f6 <__udivmoddi4+0x2ca>
 8000f80:	4608      	mov	r0, r1
 8000f82:	eba4 040e 	sub.w	r4, r4, lr
 8000f86:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f8a:	e79c      	b.n	8000ec6 <__udivmoddi4+0x9a>
 8000f8c:	f1c6 0720 	rsb	r7, r6, #32
 8000f90:	40b3      	lsls	r3, r6
 8000f92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f9a:	fa20 f407 	lsr.w	r4, r0, r7
 8000f9e:	fa01 f306 	lsl.w	r3, r1, r6
 8000fa2:	431c      	orrs	r4, r3
 8000fa4:	40f9      	lsrs	r1, r7
 8000fa6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000faa:	fa00 f306 	lsl.w	r3, r0, r6
 8000fae:	fbb1 f8f9 	udiv	r8, r1, r9
 8000fb2:	0c20      	lsrs	r0, r4, #16
 8000fb4:	fa1f fe8c 	uxth.w	lr, ip
 8000fb8:	fb09 1118 	mls	r1, r9, r8, r1
 8000fbc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000fc0:	fb08 f00e 	mul.w	r0, r8, lr
 8000fc4:	4288      	cmp	r0, r1
 8000fc6:	fa02 f206 	lsl.w	r2, r2, r6
 8000fca:	d90b      	bls.n	8000fe4 <__udivmoddi4+0x1b8>
 8000fcc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fd0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000fd4:	f080 8088 	bcs.w	80010e8 <__udivmoddi4+0x2bc>
 8000fd8:	4288      	cmp	r0, r1
 8000fda:	f240 8085 	bls.w	80010e8 <__udivmoddi4+0x2bc>
 8000fde:	f1a8 0802 	sub.w	r8, r8, #2
 8000fe2:	4461      	add	r1, ip
 8000fe4:	1a09      	subs	r1, r1, r0
 8000fe6:	b2a4      	uxth	r4, r4
 8000fe8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000fec:	fb09 1110 	mls	r1, r9, r0, r1
 8000ff0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ff4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ff8:	458e      	cmp	lr, r1
 8000ffa:	d908      	bls.n	800100e <__udivmoddi4+0x1e2>
 8000ffc:	eb1c 0101 	adds.w	r1, ip, r1
 8001000:	f100 34ff 	add.w	r4, r0, #4294967295
 8001004:	d26c      	bcs.n	80010e0 <__udivmoddi4+0x2b4>
 8001006:	458e      	cmp	lr, r1
 8001008:	d96a      	bls.n	80010e0 <__udivmoddi4+0x2b4>
 800100a:	3802      	subs	r0, #2
 800100c:	4461      	add	r1, ip
 800100e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8001012:	fba0 9402 	umull	r9, r4, r0, r2
 8001016:	eba1 010e 	sub.w	r1, r1, lr
 800101a:	42a1      	cmp	r1, r4
 800101c:	46c8      	mov	r8, r9
 800101e:	46a6      	mov	lr, r4
 8001020:	d356      	bcc.n	80010d0 <__udivmoddi4+0x2a4>
 8001022:	d053      	beq.n	80010cc <__udivmoddi4+0x2a0>
 8001024:	b15d      	cbz	r5, 800103e <__udivmoddi4+0x212>
 8001026:	ebb3 0208 	subs.w	r2, r3, r8
 800102a:	eb61 010e 	sbc.w	r1, r1, lr
 800102e:	fa01 f707 	lsl.w	r7, r1, r7
 8001032:	fa22 f306 	lsr.w	r3, r2, r6
 8001036:	40f1      	lsrs	r1, r6
 8001038:	431f      	orrs	r7, r3
 800103a:	e9c5 7100 	strd	r7, r1, [r5]
 800103e:	2600      	movs	r6, #0
 8001040:	4631      	mov	r1, r6
 8001042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001046:	f1c2 0320 	rsb	r3, r2, #32
 800104a:	40d8      	lsrs	r0, r3
 800104c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001050:	fa21 f303 	lsr.w	r3, r1, r3
 8001054:	4091      	lsls	r1, r2
 8001056:	4301      	orrs	r1, r0
 8001058:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800105c:	fa1f fe8c 	uxth.w	lr, ip
 8001060:	fbb3 f0f7 	udiv	r0, r3, r7
 8001064:	fb07 3610 	mls	r6, r7, r0, r3
 8001068:	0c0b      	lsrs	r3, r1, #16
 800106a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800106e:	fb00 f60e 	mul.w	r6, r0, lr
 8001072:	429e      	cmp	r6, r3
 8001074:	fa04 f402 	lsl.w	r4, r4, r2
 8001078:	d908      	bls.n	800108c <__udivmoddi4+0x260>
 800107a:	eb1c 0303 	adds.w	r3, ip, r3
 800107e:	f100 38ff 	add.w	r8, r0, #4294967295
 8001082:	d22f      	bcs.n	80010e4 <__udivmoddi4+0x2b8>
 8001084:	429e      	cmp	r6, r3
 8001086:	d92d      	bls.n	80010e4 <__udivmoddi4+0x2b8>
 8001088:	3802      	subs	r0, #2
 800108a:	4463      	add	r3, ip
 800108c:	1b9b      	subs	r3, r3, r6
 800108e:	b289      	uxth	r1, r1
 8001090:	fbb3 f6f7 	udiv	r6, r3, r7
 8001094:	fb07 3316 	mls	r3, r7, r6, r3
 8001098:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800109c:	fb06 f30e 	mul.w	r3, r6, lr
 80010a0:	428b      	cmp	r3, r1
 80010a2:	d908      	bls.n	80010b6 <__udivmoddi4+0x28a>
 80010a4:	eb1c 0101 	adds.w	r1, ip, r1
 80010a8:	f106 38ff 	add.w	r8, r6, #4294967295
 80010ac:	d216      	bcs.n	80010dc <__udivmoddi4+0x2b0>
 80010ae:	428b      	cmp	r3, r1
 80010b0:	d914      	bls.n	80010dc <__udivmoddi4+0x2b0>
 80010b2:	3e02      	subs	r6, #2
 80010b4:	4461      	add	r1, ip
 80010b6:	1ac9      	subs	r1, r1, r3
 80010b8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80010bc:	e738      	b.n	8000f30 <__udivmoddi4+0x104>
 80010be:	462e      	mov	r6, r5
 80010c0:	4628      	mov	r0, r5
 80010c2:	e705      	b.n	8000ed0 <__udivmoddi4+0xa4>
 80010c4:	4606      	mov	r6, r0
 80010c6:	e6e3      	b.n	8000e90 <__udivmoddi4+0x64>
 80010c8:	4618      	mov	r0, r3
 80010ca:	e6f8      	b.n	8000ebe <__udivmoddi4+0x92>
 80010cc:	454b      	cmp	r3, r9
 80010ce:	d2a9      	bcs.n	8001024 <__udivmoddi4+0x1f8>
 80010d0:	ebb9 0802 	subs.w	r8, r9, r2
 80010d4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80010d8:	3801      	subs	r0, #1
 80010da:	e7a3      	b.n	8001024 <__udivmoddi4+0x1f8>
 80010dc:	4646      	mov	r6, r8
 80010de:	e7ea      	b.n	80010b6 <__udivmoddi4+0x28a>
 80010e0:	4620      	mov	r0, r4
 80010e2:	e794      	b.n	800100e <__udivmoddi4+0x1e2>
 80010e4:	4640      	mov	r0, r8
 80010e6:	e7d1      	b.n	800108c <__udivmoddi4+0x260>
 80010e8:	46d0      	mov	r8, sl
 80010ea:	e77b      	b.n	8000fe4 <__udivmoddi4+0x1b8>
 80010ec:	3b02      	subs	r3, #2
 80010ee:	4461      	add	r1, ip
 80010f0:	e732      	b.n	8000f58 <__udivmoddi4+0x12c>
 80010f2:	4630      	mov	r0, r6
 80010f4:	e709      	b.n	8000f0a <__udivmoddi4+0xde>
 80010f6:	4464      	add	r4, ip
 80010f8:	3802      	subs	r0, #2
 80010fa:	e742      	b.n	8000f82 <__udivmoddi4+0x156>

080010fc <__aeabi_idiv0>:
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop

08001100 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001104:	b087      	sub	sp, #28
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001108:	f002 fd90 	bl	8003c2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800110c:	f000 fb2a 	bl	8001764 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001110:	f000 fd5e 	bl	8001bd0 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001114:	f000 fbbc 	bl	8001890 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001118:	f000 fc66 	bl	80019e8 <MX_TIM2_Init>
  MX_DMA_Init();
 800111c:	f000 fd30 	bl	8001b80 <MX_DMA_Init>
  MX_I2C1_Init();
 8001120:	f000 fb88 	bl	8001834 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001124:	f000 fcac 	bl	8001a80 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001128:	f000 fcfe 	bl	8001b28 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

UART2.huart = &huart2;
 800112c:	4b62      	ldr	r3, [pc, #392]	; (80012b8 <main+0x1b8>)
 800112e:	4a63      	ldr	r2, [pc, #396]	; (80012bc <main+0x1bc>)
 8001130:	601a      	str	r2, [r3, #0]
UART2.RxLen = 255;
 8001132:	4b61      	ldr	r3, [pc, #388]	; (80012b8 <main+0x1b8>)
 8001134:	22ff      	movs	r2, #255	; 0xff
 8001136:	80da      	strh	r2, [r3, #6]
UART2.TxLen = 255;
 8001138:	4b5f      	ldr	r3, [pc, #380]	; (80012b8 <main+0x1b8>)
 800113a:	22ff      	movs	r2, #255	; 0xff
 800113c:	809a      	strh	r2, [r3, #4]
UARTInit(&UART2);
 800113e:	485e      	ldr	r0, [pc, #376]	; (80012b8 <main+0x1b8>)
 8001140:	f000 fdf2 	bl	8001d28 <UARTInit>
UARTResetStart(&UART2);
 8001144:	485c      	ldr	r0, [pc, #368]	; (80012b8 <main+0x1b8>)
 8001146:	f000 fe17 	bl	8001d78 <UARTResetStart>


	PIDinit() ;
 800114a:	f002 f809 	bl	8003160 <PIDinit>

  // start PWM
  HAL_TIM_Base_Start(&htim1);
 800114e:	485c      	ldr	r0, [pc, #368]	; (80012c0 <main+0x1c0>)
 8001150:	f004 fe00 	bl	8005d54 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001154:	2100      	movs	r1, #0
 8001156:	485a      	ldr	r0, [pc, #360]	; (80012c0 <main+0x1c0>)
 8001158:	f004 ff12 	bl	8005f80 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800115c:	2104      	movs	r1, #4
 800115e:	4858      	ldr	r0, [pc, #352]	; (80012c0 <main+0x1c0>)
 8001160:	f004 ff0e 	bl	8005f80 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001164:	2108      	movs	r1, #8
 8001166:	4856      	ldr	r0, [pc, #344]	; (80012c0 <main+0x1c0>)
 8001168:	f004 ff0a 	bl	8005f80 <HAL_TIM_PWM_Start>

  // start micros
  HAL_TIM_Base_Start_IT(&htim2);
 800116c:	4855      	ldr	r0, [pc, #340]	; (80012c4 <main+0x1c4>)
 800116e:	f004 fe4b 	bl	8005e08 <HAL_TIM_Base_Start_IT>

  // start Encoder
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001172:	213c      	movs	r1, #60	; 0x3c
 8001174:	4854      	ldr	r0, [pc, #336]	; (80012c8 <main+0x1c8>)
 8001176:	f005 f859 	bl	800622c <HAL_TIM_Encoder_Start>
//	  Station[5] = 270;
//	  Station[6] = 45;
//	  Station[7] = 90;
//	  Station[8] = 270;
//	  Station[9] = 0;
	  if (FinishedStation)
 800117a:	4b54      	ldr	r3, [pc, #336]	; (80012cc <main+0x1cc>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d018      	beq.n	80011b4 <main+0xb4>
	  {
		  if (micros() - effTimestamp > 5000000)
 8001182:	f002 fa9b 	bl	80036bc <micros>
 8001186:	4b52      	ldr	r3, [pc, #328]	; (80012d0 <main+0x1d0>)
 8001188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118c:	1a84      	subs	r4, r0, r2
 800118e:	eb61 0503 	sbc.w	r5, r1, r3
 8001192:	4b50      	ldr	r3, [pc, #320]	; (80012d4 <main+0x1d4>)
 8001194:	429c      	cmp	r4, r3
 8001196:	f175 0300 	sbcs.w	r3, r5, #0
 800119a:	d30b      	bcc.n	80011b4 <main+0xb4>
		  {
			  NextStation++;
 800119c:	4b4e      	ldr	r3, [pc, #312]	; (80012d8 <main+0x1d8>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	3301      	adds	r3, #1
 80011a2:	b2da      	uxtb	r2, r3
 80011a4:	4b4c      	ldr	r3, [pc, #304]	; (80012d8 <main+0x1d8>)
 80011a6:	701a      	strb	r2, [r3, #0]
			  FinishedStation = 0;
 80011a8:	4b48      	ldr	r3, [pc, #288]	; (80012cc <main+0x1cc>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	701a      	strb	r2, [r3, #0]
			  StartMoving = 1;
 80011ae:	4b4b      	ldr	r3, [pc, #300]	; (80012dc <main+0x1dc>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  FinalPos = Station[GoToStation[NextStation]];
 80011b4:	4b48      	ldr	r3, [pc, #288]	; (80012d8 <main+0x1d8>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	461a      	mov	r2, r3
 80011ba:	4b49      	ldr	r3, [pc, #292]	; (80012e0 <main+0x1e0>)
 80011bc:	5c9b      	ldrb	r3, [r3, r2]
 80011be:	461a      	mov	r2, r3
 80011c0:	4b48      	ldr	r3, [pc, #288]	; (80012e4 <main+0x1e4>)
 80011c2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80011c6:	ee07 3a90 	vmov	s15, r3
 80011ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011ce:	4b46      	ldr	r3, [pc, #280]	; (80012e8 <main+0x1e8>)
 80011d0:	edc3 7a00 	vstr	s15, [r3]
	  if (NextStation >= HowMuchStation && StartMoving)
 80011d4:	4b40      	ldr	r3, [pc, #256]	; (80012d8 <main+0x1d8>)
 80011d6:	781a      	ldrb	r2, [r3, #0]
 80011d8:	4b44      	ldr	r3, [pc, #272]	; (80012ec <main+0x1ec>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	429a      	cmp	r2, r3
 80011de:	d309      	bcc.n	80011f4 <main+0xf4>
 80011e0:	4b3e      	ldr	r3, [pc, #248]	; (80012dc <main+0x1dc>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d005      	beq.n	80011f4 <main+0xf4>
	  {
//		  NextStation = 0;
		  FinishedTask = 1;
 80011e8:	4b41      	ldr	r3, [pc, #260]	; (80012f0 <main+0x1f0>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	701a      	strb	r2, [r3, #0]
		  StartMoving = 0;
 80011ee:	4b3b      	ldr	r3, [pc, #236]	; (80012dc <main+0x1dc>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	701a      	strb	r2, [r3, #0]
	  }

//***********General********************************
	  ButtonBuffer[0] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 80011f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011f8:	483e      	ldr	r0, [pc, #248]	; (80012f4 <main+0x1f4>)
 80011fa:	f003 fc45 	bl	8004a88 <HAL_GPIO_ReadPin>
 80011fe:	4603      	mov	r3, r0
 8001200:	461a      	mov	r2, r3
 8001202:	4b3d      	ldr	r3, [pc, #244]	; (80012f8 <main+0x1f8>)
 8001204:	701a      	strb	r2, [r3, #0]
	  if (ButtonBuffer[1] == 1 && ButtonBuffer[0]== 0)
 8001206:	4b3c      	ldr	r3, [pc, #240]	; (80012f8 <main+0x1f8>)
 8001208:	785b      	ldrb	r3, [r3, #1]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d10b      	bne.n	8001226 <main+0x126>
 800120e:	4b3a      	ldr	r3, [pc, #232]	; (80012f8 <main+0x1f8>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d107      	bne.n	8001226 <main+0x126>
	  {
		  test ++;
 8001216:	4b39      	ldr	r3, [pc, #228]	; (80012fc <main+0x1fc>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	3301      	adds	r3, #1
 800121c:	b2da      	uxtb	r2, r3
 800121e:	4b37      	ldr	r3, [pc, #220]	; (80012fc <main+0x1fc>)
 8001220:	701a      	strb	r2, [r3, #0]
		  EndEffWrite();
 8001222:	f000 fd4f 	bl	8001cc4 <EndEffWrite>
	  }
	  ButtonBuffer[1] = ButtonBuffer[0];
 8001226:	4b34      	ldr	r3, [pc, #208]	; (80012f8 <main+0x1f8>)
 8001228:	781a      	ldrb	r2, [r3, #0]
 800122a:	4b33      	ldr	r3, [pc, #204]	; (80012f8 <main+0x1f8>)
 800122c:	705a      	strb	r2, [r3, #1]
	  Degree = htim3.Instance->CNT * 360.0 / 2048.0 ; //Degree unit
 800122e:	4b26      	ldr	r3, [pc, #152]	; (80012c8 <main+0x1c8>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff f911 	bl	800045c <__aeabi_ui2d>
 800123a:	f04f 0200 	mov.w	r2, #0
 800123e:	4b30      	ldr	r3, [pc, #192]	; (8001300 <main+0x200>)
 8001240:	f7ff f986 	bl	8000550 <__aeabi_dmul>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4610      	mov	r0, r2
 800124a:	4619      	mov	r1, r3
 800124c:	f04f 0200 	mov.w	r2, #0
 8001250:	4b2c      	ldr	r3, [pc, #176]	; (8001304 <main+0x204>)
 8001252:	f7ff faa7 	bl	80007a4 <__aeabi_ddiv>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	f7ff fc6f 	bl	8000b40 <__aeabi_d2f>
 8001262:	4603      	mov	r3, r0
 8001264:	4a28      	ldr	r2, [pc, #160]	; (8001308 <main+0x208>)
 8001266:	6013      	str	r3, [r2, #0]
	  PWMgeneration() ; //Gen PWM
 8001268:	f002 f9aa 	bl	80035c0 <PWMgeneration>
//***************************************************
//**********Get Real Vmax****************************
	  float V;
	  VelocityRPM = Velocity() ; //rpm unit
 800126c:	f002 f944 	bl	80034f8 <Velocity>
 8001270:	eef0 7a40 	vmov.f32	s15, s0
 8001274:	4b25      	ldr	r3, [pc, #148]	; (800130c <main+0x20c>)
 8001276:	edc3 7a00 	vstr	s15, [r3]
	  if (VelocityRPM < 0)
 800127a:	4b24      	ldr	r3, [pc, #144]	; (800130c <main+0x20c>)
 800127c:	edd3 7a00 	vldr	s15, [r3]
 8001280:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001288:	d544      	bpl.n	8001314 <main+0x214>
	  {
		  V = (-1) * VelocityRPM;
 800128a:	4b20      	ldr	r3, [pc, #128]	; (800130c <main+0x20c>)
 800128c:	edd3 7a00 	vldr	s15, [r3]
 8001290:	eef1 7a67 	vneg.f32	s15, s15
 8001294:	edc7 7a05 	vstr	s15, [r7, #20]
		  if (V > VmaxReal)
 8001298:	4b1d      	ldr	r3, [pc, #116]	; (8001310 <main+0x210>)
 800129a:	edd3 7a00 	vldr	s15, [r3]
 800129e:	ed97 7a05 	vldr	s14, [r7, #20]
 80012a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012aa:	dd44      	ble.n	8001336 <main+0x236>
		  {
			  VmaxReal = VelocityRPM;
 80012ac:	4b17      	ldr	r3, [pc, #92]	; (800130c <main+0x20c>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a17      	ldr	r2, [pc, #92]	; (8001310 <main+0x210>)
 80012b2:	6013      	str	r3, [r2, #0]
 80012b4:	e03f      	b.n	8001336 <main+0x236>
 80012b6:	bf00      	nop
 80012b8:	200002e4 	.word	0x200002e4
 80012bc:	200001e0 	.word	0x200001e0
 80012c0:	20000108 	.word	0x20000108
 80012c4:	20000150 	.word	0x20000150
 80012c8:	20000198 	.word	0x20000198
 80012cc:	200004dc 	.word	0x200004dc
 80012d0:	200004e0 	.word	0x200004e0
 80012d4:	004c4b41 	.word	0x004c4b41
 80012d8:	200004de 	.word	0x200004de
 80012dc:	20000460 	.word	0x20000460
 80012e0:	200004e8 	.word	0x200004e8
 80012e4:	20000404 	.word	0x20000404
 80012e8:	2000001c 	.word	0x2000001c
 80012ec:	200004df 	.word	0x200004df
 80012f0:	200004dd 	.word	0x200004dd
 80012f4:	40020800 	.word	0x40020800
 80012f8:	20000514 	.word	0x20000514
 80012fc:	20000516 	.word	0x20000516
 8001300:	40768000 	.word	0x40768000
 8001304:	40a00000 	.word	0x40a00000
 8001308:	2000050c 	.word	0x2000050c
 800130c:	20000508 	.word	0x20000508
 8001310:	200004a8 	.word	0x200004a8
		  }
	  }
	  else
	  {
		  V = VelocityRPM;
 8001314:	4ba3      	ldr	r3, [pc, #652]	; (80015a4 <main+0x4a4>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	617b      	str	r3, [r7, #20]
		  if (V > VmaxReal)
 800131a:	4ba3      	ldr	r3, [pc, #652]	; (80015a8 <main+0x4a8>)
 800131c:	edd3 7a00 	vldr	s15, [r3]
 8001320:	ed97 7a05 	vldr	s14, [r7, #20]
 8001324:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132c:	dd03      	ble.n	8001336 <main+0x236>
		  {
			  VmaxReal = VelocityRPM;
 800132e:	4b9d      	ldr	r3, [pc, #628]	; (80015a4 <main+0x4a4>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a9d      	ldr	r2, [pc, #628]	; (80015a8 <main+0x4a8>)
 8001334:	6013      	str	r3, [r2, #0]
		  }
	  }
//*****************************************************
//**********Set Home******************************
	  if (StartSetHome)
 8001336:	4b9d      	ldr	r3, [pc, #628]	; (80015ac <main+0x4ac>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d025      	beq.n	800138a <main+0x28a>
	  {
		  SetHome() ;
 800133e:	f001 fa73 	bl	8002828 <SetHome>
		  //**************PID******************************
		  if (micros() - TimestampPID > 1000)
 8001342:	f002 f9bb 	bl	80036bc <micros>
 8001346:	4b9a      	ldr	r3, [pc, #616]	; (80015b0 <main+0x4b0>)
 8001348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800134c:	ebb0 0802 	subs.w	r8, r0, r2
 8001350:	eb61 0903 	sbc.w	r9, r1, r3
 8001354:	f240 33e9 	movw	r3, #1001	; 0x3e9
 8001358:	4598      	cmp	r8, r3
 800135a:	f179 0300 	sbcs.w	r3, r9, #0
 800135e:	d314      	bcc.n	800138a <main+0x28a>
		  {
			  P = p;
 8001360:	4b94      	ldr	r3, [pc, #592]	; (80015b4 <main+0x4b4>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a94      	ldr	r2, [pc, #592]	; (80015b8 <main+0x4b8>)
 8001366:	6013      	str	r3, [r2, #0]
			  I = i;
 8001368:	4b94      	ldr	r3, [pc, #592]	; (80015bc <main+0x4bc>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a94      	ldr	r2, [pc, #592]	; (80015c0 <main+0x4c0>)
 800136e:	6013      	str	r3, [r2, #0]
			  D = d;
 8001370:	4b94      	ldr	r3, [pc, #592]	; (80015c4 <main+0x4c4>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a94      	ldr	r2, [pc, #592]	; (80015c8 <main+0x4c8>)
 8001376:	6013      	str	r3, [r2, #0]
			  PID() ;
 8001378:	f001 ff3a 	bl	80031f0 <PID>
			  TimestampPID = micros() ;
 800137c:	f002 f99e 	bl	80036bc <micros>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	498a      	ldr	r1, [pc, #552]	; (80015b0 <main+0x4b0>)
 8001386:	e9c1 2300 	strd	r2, r3, [r1]
		  //************************************************
	  }
//***********************************************

//**************UART******************************
	  int16_t inputChar = UARTReadChar(&UART2);
 800138a:	4890      	ldr	r0, [pc, #576]	; (80015cc <main+0x4cc>)
 800138c:	f000 fd18 	bl	8001dc0 <UARTReadChar>
 8001390:	4603      	mov	r3, r0
 8001392:	827b      	strh	r3, [r7, #18]
	  if (inputChar != -1)
 8001394:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800139c:	d005      	beq.n	80013aa <main+0x2aa>
	  {
		  Protocal(inputChar, &UART2);
 800139e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80013a2:	498a      	ldr	r1, [pc, #552]	; (80015cc <main+0x4cc>)
 80013a4:	4618      	mov	r0, r3
 80013a6:	f000 fdcf 	bl	8001f48 <Protocal>
//		  if (FinishedTask)
//		  {
//			  WriteACK2();
//		  }
//	  }
	  if (Mode == 10) //Read ACK
 80013aa:	4b89      	ldr	r3, [pc, #548]	; (80015d0 <main+0x4d0>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b0a      	cmp	r3, #10
 80013b0:	d116      	bne.n	80013e0 <main+0x2e0>
	  {
		  int16_t inputChar = UARTReadChar(&UART2);
 80013b2:	4886      	ldr	r0, [pc, #536]	; (80015cc <main+0x4cc>)
 80013b4:	f000 fd04 	bl	8001dc0 <UARTReadChar>
 80013b8:	4603      	mov	r3, r0
 80013ba:	823b      	strh	r3, [r7, #16]
		  if (inputChar != -1)
 80013bc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80013c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013c4:	d00c      	beq.n	80013e0 <main+0x2e0>
		  {
			  MainMemory[n] = inputChar ;
 80013c6:	4b83      	ldr	r3, [pc, #524]	; (80015d4 <main+0x4d4>)
 80013c8:	881b      	ldrh	r3, [r3, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	8a3b      	ldrh	r3, [r7, #16]
 80013ce:	b2d9      	uxtb	r1, r3
 80013d0:	4b81      	ldr	r3, [pc, #516]	; (80015d8 <main+0x4d8>)
 80013d2:	5499      	strb	r1, [r3, r2]
			  n++ ;
 80013d4:	4b7f      	ldr	r3, [pc, #508]	; (80015d4 <main+0x4d4>)
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	3301      	adds	r3, #1
 80013da:	b29a      	uxth	r2, r3
 80013dc:	4b7d      	ldr	r3, [pc, #500]	; (80015d4 <main+0x4d4>)
 80013de:	801a      	strh	r2, [r3, #0]
		  }
	  }
	  if (Mode == 11) //Read ACK
 80013e0:	4b7b      	ldr	r3, [pc, #492]	; (80015d0 <main+0x4d0>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b0b      	cmp	r3, #11
 80013e6:	d116      	bne.n	8001416 <main+0x316>
	  {
		  int16_t inputChar = UARTReadChar(&UART2);
 80013e8:	4878      	ldr	r0, [pc, #480]	; (80015cc <main+0x4cc>)
 80013ea:	f000 fce9 	bl	8001dc0 <UARTReadChar>
 80013ee:	4603      	mov	r3, r0
 80013f0:	81fb      	strh	r3, [r7, #14]
		  if (inputChar != -1)
 80013f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013fa:	d00c      	beq.n	8001416 <main+0x316>
		  {
			  MainMemory[n] = inputChar ;
 80013fc:	4b75      	ldr	r3, [pc, #468]	; (80015d4 <main+0x4d4>)
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	461a      	mov	r2, r3
 8001402:	89fb      	ldrh	r3, [r7, #14]
 8001404:	b2d9      	uxtb	r1, r3
 8001406:	4b74      	ldr	r3, [pc, #464]	; (80015d8 <main+0x4d8>)
 8001408:	5499      	strb	r1, [r3, r2]
			  n++ ;
 800140a:	4b72      	ldr	r3, [pc, #456]	; (80015d4 <main+0x4d4>)
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	3301      	adds	r3, #1
 8001410:	b29a      	uxth	r2, r3
 8001412:	4b70      	ldr	r3, [pc, #448]	; (80015d4 <main+0x4d4>)
 8001414:	801a      	strh	r2, [r3, #0]
		  }
	  }
	  if (Mode == 12)
 8001416:	4b6e      	ldr	r3, [pc, #440]	; (80015d0 <main+0x4d0>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b0c      	cmp	r3, #12
 800141c:	d102      	bne.n	8001424 <main+0x324>
	  {
		  enable_eff = 1;
 800141e:	4b6f      	ldr	r3, [pc, #444]	; (80015dc <main+0x4dc>)
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]
	  }
	  if (Mode == 13)
 8001424:	4b6a      	ldr	r3, [pc, #424]	; (80015d0 <main+0x4d0>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	2b0d      	cmp	r3, #13
 800142a:	d102      	bne.n	8001432 <main+0x332>
	  {
		  enable_eff = 0;
 800142c:	4b6b      	ldr	r3, [pc, #428]	; (80015dc <main+0x4dc>)
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
//	  }


//****************************************************
//*******init Traj***********************************
	  if (StartMoving == 0 && StartSetHome == 0)
 8001432:	4b6b      	ldr	r3, [pc, #428]	; (80015e0 <main+0x4e0>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d115      	bne.n	8001466 <main+0x366>
 800143a:	4b5c      	ldr	r3, [pc, #368]	; (80015ac <main+0x4ac>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d111      	bne.n	8001466 <main+0x366>
	  {
		  T = 0;
 8001442:	4b68      	ldr	r3, [pc, #416]	; (80015e4 <main+0x4e4>)
 8001444:	f04f 0200 	mov.w	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
		  TV = 0;
 800144a:	4b67      	ldr	r3, [pc, #412]	; (80015e8 <main+0x4e8>)
 800144c:	f04f 0200 	mov.w	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
		  TA = 0;
 8001452:	4b66      	ldr	r3, [pc, #408]	; (80015ec <main+0x4ec>)
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
		  ST = 0;
 800145a:	4b65      	ldr	r3, [pc, #404]	; (80015f0 <main+0x4f0>)
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
		  Direction = 2;
 8001460:	4b64      	ldr	r3, [pc, #400]	; (80015f4 <main+0x4f4>)
 8001462:	2202      	movs	r2, #2
 8001464:	701a      	strb	r2, [r3, #0]

	  }
//**************************************************
//*******Start Generate Trajectory*******************

	  if (StartMoving == 1)
 8001466:	4b5e      	ldr	r3, [pc, #376]	; (80015e0 <main+0x4e0>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b01      	cmp	r3, #1
 800146c:	f040 8156 	bne.w	800171c <main+0x61c>
	  {
		  static State Statee = InitPID;
		  switch(Statee)
 8001470:	4b61      	ldr	r3, [pc, #388]	; (80015f8 <main+0x4f8>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	3b08      	subs	r3, #8
 8001476:	2b03      	cmp	r3, #3
 8001478:	f200 8155 	bhi.w	8001726 <main+0x626>
 800147c:	a201      	add	r2, pc, #4	; (adr r2, 8001484 <main+0x384>)
 800147e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001482:	bf00      	nop
 8001484:	08001495 	.word	0x08001495
 8001488:	080014a1 	.word	0x080014a1
 800148c:	080016e9 	.word	0x080016e9
 8001490:	08001615 	.word	0x08001615
		  {
		  case InitPID:
			  PIDinit();
 8001494:	f001 fe64 	bl	8003160 <PIDinit>
			  Statee = Traj;
 8001498:	4b57      	ldr	r3, [pc, #348]	; (80015f8 <main+0x4f8>)
 800149a:	2209      	movs	r2, #9
 800149c:	701a      	strb	r2, [r3, #0]
			  break;
 800149e:	e142      	b.n	8001726 <main+0x626>
		  case Traj:
			  //**************PID******************************
			  if (micros() - TimestampPID > 1000)
 80014a0:	f002 f90c 	bl	80036bc <micros>
 80014a4:	4b42      	ldr	r3, [pc, #264]	; (80015b0 <main+0x4b0>)
 80014a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014aa:	ebb0 0a02 	subs.w	sl, r0, r2
 80014ae:	eb61 0b03 	sbc.w	fp, r1, r3
 80014b2:	f240 33e9 	movw	r3, #1001	; 0x3e9
 80014b6:	459a      	cmp	sl, r3
 80014b8:	f17b 0300 	sbcs.w	r3, fp, #0
 80014bc:	d314      	bcc.n	80014e8 <main+0x3e8>
			  {
				  P = p;
 80014be:	4b3d      	ldr	r3, [pc, #244]	; (80015b4 <main+0x4b4>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a3d      	ldr	r2, [pc, #244]	; (80015b8 <main+0x4b8>)
 80014c4:	6013      	str	r3, [r2, #0]
				  I = i;
 80014c6:	4b3d      	ldr	r3, [pc, #244]	; (80015bc <main+0x4bc>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a3d      	ldr	r2, [pc, #244]	; (80015c0 <main+0x4c0>)
 80014cc:	6013      	str	r3, [r2, #0]
				  D = d;
 80014ce:	4b3d      	ldr	r3, [pc, #244]	; (80015c4 <main+0x4c4>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a3d      	ldr	r2, [pc, #244]	; (80015c8 <main+0x4c8>)
 80014d4:	6013      	str	r3, [r2, #0]
				  PID() ;
 80014d6:	f001 fe8b 	bl	80031f0 <PID>
				  TimestampPID = micros() ;
 80014da:	f002 f8ef 	bl	80036bc <micros>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	4933      	ldr	r1, [pc, #204]	; (80015b0 <main+0x4b0>)
 80014e4:	e9c1 2300 	strd	r2, r3, [r1]
			  }
			  //************************************************
			  Trajec();
 80014e8:	f001 fa32 	bl	8002950 <Trajec>
			  if (FinishedTraj)
 80014ec:	4b43      	ldr	r3, [pc, #268]	; (80015fc <main+0x4fc>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	f000 8115 	beq.w	8001720 <main+0x620>
			  {
				  if (FinalPos - Degree > 0.5 || FinalPos - Degree < -0.5)
 80014f6:	4b42      	ldr	r3, [pc, #264]	; (8001600 <main+0x500>)
 80014f8:	ed93 7a00 	vldr	s14, [r3]
 80014fc:	4b41      	ldr	r3, [pc, #260]	; (8001604 <main+0x504>)
 80014fe:	edd3 7a00 	vldr	s15, [r3]
 8001502:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001506:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800150a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800150e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001512:	dc0e      	bgt.n	8001532 <main+0x432>
 8001514:	4b3a      	ldr	r3, [pc, #232]	; (8001600 <main+0x500>)
 8001516:	ed93 7a00 	vldr	s14, [r3]
 800151a:	4b3a      	ldr	r3, [pc, #232]	; (8001604 <main+0x504>)
 800151c:	edd3 7a00 	vldr	s15, [r3]
 8001520:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001524:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8001528:	eef4 7ac7 	vcmpe.f32	s15, s14
 800152c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001530:	d52f      	bpl.n	8001592 <main+0x492>
				  {
					  if (FinalPos - Degree >= 359.5 || FinalPos - Degree <= -359.5)
 8001532:	4b33      	ldr	r3, [pc, #204]	; (8001600 <main+0x500>)
 8001534:	ed93 7a00 	vldr	s14, [r3]
 8001538:	4b32      	ldr	r3, [pc, #200]	; (8001604 <main+0x504>)
 800153a:	edd3 7a00 	vldr	s15, [r3]
 800153e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001542:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001608 <main+0x508>
 8001546:	eef4 7ac7 	vcmpe.f32	s15, s14
 800154a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154e:	da0e      	bge.n	800156e <main+0x46e>
 8001550:	4b2b      	ldr	r3, [pc, #172]	; (8001600 <main+0x500>)
 8001552:	ed93 7a00 	vldr	s14, [r3]
 8001556:	4b2b      	ldr	r3, [pc, #172]	; (8001604 <main+0x504>)
 8001558:	edd3 7a00 	vldr	s15, [r3]
 800155c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001560:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800160c <main+0x50c>
 8001564:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800156c:	d806      	bhi.n	800157c <main+0x47c>
					  {
						  Statee = Trong;
 800156e:	4b22      	ldr	r3, [pc, #136]	; (80015f8 <main+0x4f8>)
 8001570:	220a      	movs	r2, #10
 8001572:	701a      	strb	r2, [r3, #0]
						  FinishedTraj = 0;
 8001574:	4b21      	ldr	r3, [pc, #132]	; (80015fc <main+0x4fc>)
 8001576:	2200      	movs	r2, #0
 8001578:	701a      	strb	r2, [r3, #0]
					  if (FinalPos - Degree >= 359.5 || FinalPos - Degree <= -359.5)
 800157a:	e011      	b.n	80015a0 <main+0x4a0>
					  }
					  else
					  {
						  Statee = YangMaiTrong;
 800157c:	4b1e      	ldr	r3, [pc, #120]	; (80015f8 <main+0x4f8>)
 800157e:	220b      	movs	r2, #11
 8001580:	701a      	strb	r2, [r3, #0]
						  SUM = 0;
 8001582:	4b23      	ldr	r3, [pc, #140]	; (8001610 <main+0x510>)
 8001584:	f04f 0200 	mov.w	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
						  FinishedTraj = 0;
 800158a:	4b1c      	ldr	r3, [pc, #112]	; (80015fc <main+0x4fc>)
 800158c:	2200      	movs	r2, #0
 800158e:	701a      	strb	r2, [r3, #0]
					  if (FinalPos - Degree >= 359.5 || FinalPos - Degree <= -359.5)
 8001590:	e006      	b.n	80015a0 <main+0x4a0>
					  }

				  }
				  else
				  {
					  Statee = Trong;
 8001592:	4b19      	ldr	r3, [pc, #100]	; (80015f8 <main+0x4f8>)
 8001594:	220a      	movs	r2, #10
 8001596:	701a      	strb	r2, [r3, #0]
					  FinishedTraj = 0;
 8001598:	4b18      	ldr	r3, [pc, #96]	; (80015fc <main+0x4fc>)
 800159a:	2200      	movs	r2, #0
 800159c:	701a      	strb	r2, [r3, #0]
				  }
			  }
			  break;
 800159e:	e0bf      	b.n	8001720 <main+0x620>
 80015a0:	e0be      	b.n	8001720 <main+0x620>
 80015a2:	bf00      	nop
 80015a4:	20000508 	.word	0x20000508
 80015a8:	200004a8 	.word	0x200004a8
 80015ac:	200004c1 	.word	0x200004c1
 80015b0:	20000420 	.word	0x20000420
 80015b4:	20000004 	.word	0x20000004
 80015b8:	20000448 	.word	0x20000448
 80015bc:	20000008 	.word	0x20000008
 80015c0:	2000044c 	.word	0x2000044c
 80015c4:	2000000c 	.word	0x2000000c
 80015c8:	20000450 	.word	0x20000450
 80015cc:	200002e4 	.word	0x200002e4
 80015d0:	200003fe 	.word	0x200003fe
 80015d4:	200003fc 	.word	0x200003fc
 80015d8:	200002fc 	.word	0x200002fc
 80015dc:	2000041a 	.word	0x2000041a
 80015e0:	20000460 	.word	0x20000460
 80015e4:	20000484 	.word	0x20000484
 80015e8:	20000480 	.word	0x20000480
 80015ec:	2000047c 	.word	0x2000047c
 80015f0:	20000461 	.word	0x20000461
 80015f4:	20000510 	.word	0x20000510
 80015f8:	20000024 	.word	0x20000024
 80015fc:	200004ac 	.word	0x200004ac
 8001600:	2000001c 	.word	0x2000001c
 8001604:	2000050c 	.word	0x2000050c
 8001608:	43b3c000 	.word	0x43b3c000
 800160c:	c3b3c000 	.word	0xc3b3c000
 8001610:	20000454 	.word	0x20000454
		  case YangMaiTrong:
			  SecondPID();
 8001614:	f001 fea4 	bl	8003360 <SecondPID>
			  if (FinalPos - Degree < 0.5 && FinalPos - Degree > -0.5)
 8001618:	4b45      	ldr	r3, [pc, #276]	; (8001730 <main+0x630>)
 800161a:	ed93 7a00 	vldr	s14, [r3]
 800161e:	4b45      	ldr	r3, [pc, #276]	; (8001734 <main+0x634>)
 8001620:	edd3 7a00 	vldr	s15, [r3]
 8001624:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001628:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800162c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001634:	d511      	bpl.n	800165a <main+0x55a>
 8001636:	4b3e      	ldr	r3, [pc, #248]	; (8001730 <main+0x630>)
 8001638:	ed93 7a00 	vldr	s14, [r3]
 800163c:	4b3d      	ldr	r3, [pc, #244]	; (8001734 <main+0x634>)
 800163e:	edd3 7a00 	vldr	s15, [r3]
 8001642:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001646:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 800164a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800164e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001652:	dd02      	ble.n	800165a <main+0x55a>
			  {
				  Vi = 1;
 8001654:	4b38      	ldr	r3, [pc, #224]	; (8001738 <main+0x638>)
 8001656:	2201      	movs	r2, #1
 8001658:	701a      	strb	r2, [r3, #0]
			  }
			  if (FinalPos - Degree >= 359.5 && FinalPos - Degree > -359.5)
 800165a:	4b35      	ldr	r3, [pc, #212]	; (8001730 <main+0x630>)
 800165c:	ed93 7a00 	vldr	s14, [r3]
 8001660:	4b34      	ldr	r3, [pc, #208]	; (8001734 <main+0x634>)
 8001662:	edd3 7a00 	vldr	s15, [r3]
 8001666:	ee77 7a67 	vsub.f32	s15, s14, s15
 800166a:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800173c <main+0x63c>
 800166e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001676:	db11      	blt.n	800169c <main+0x59c>
 8001678:	4b2d      	ldr	r3, [pc, #180]	; (8001730 <main+0x630>)
 800167a:	ed93 7a00 	vldr	s14, [r3]
 800167e:	4b2d      	ldr	r3, [pc, #180]	; (8001734 <main+0x634>)
 8001680:	edd3 7a00 	vldr	s15, [r3]
 8001684:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001688:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8001740 <main+0x640>
 800168c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001694:	dd02      	ble.n	800169c <main+0x59c>
			  {
				  Vi = 1;
 8001696:	4b28      	ldr	r3, [pc, #160]	; (8001738 <main+0x638>)
 8001698:	2201      	movs	r2, #1
 800169a:	701a      	strb	r2, [r3, #0]
			  }
			  if (Vi == 0)
 800169c:	4b26      	ldr	r3, [pc, #152]	; (8001738 <main+0x638>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d106      	bne.n	80016b2 <main+0x5b2>
			  {
				  Trong1Vi = micros();
 80016a4:	f002 f80a 	bl	80036bc <micros>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	4925      	ldr	r1, [pc, #148]	; (8001744 <main+0x644>)
 80016ae:	e9c1 2300 	strd	r2, r3, [r1]
			  }
			  if (micros() - Trong1Vi > 500000 && Vi)
 80016b2:	f002 f803 	bl	80036bc <micros>
 80016b6:	4b23      	ldr	r3, [pc, #140]	; (8001744 <main+0x644>)
 80016b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016bc:	1a86      	subs	r6, r0, r2
 80016be:	603e      	str	r6, [r7, #0]
 80016c0:	eb61 0303 	sbc.w	r3, r1, r3
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	4b20      	ldr	r3, [pc, #128]	; (8001748 <main+0x648>)
 80016c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016cc:	4602      	mov	r2, r0
 80016ce:	429a      	cmp	r2, r3
 80016d0:	460b      	mov	r3, r1
 80016d2:	f173 0300 	sbcs.w	r3, r3, #0
 80016d6:	d325      	bcc.n	8001724 <main+0x624>
 80016d8:	4b17      	ldr	r3, [pc, #92]	; (8001738 <main+0x638>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d021      	beq.n	8001724 <main+0x624>
			  {
				  Statee = Trong;
 80016e0:	4b1a      	ldr	r3, [pc, #104]	; (800174c <main+0x64c>)
 80016e2:	220a      	movs	r2, #10
 80016e4:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 80016e6:	e01d      	b.n	8001724 <main+0x624>
		  case Trong:
			  request = 0;
 80016e8:	4b19      	ldr	r3, [pc, #100]	; (8001750 <main+0x650>)
 80016ea:	f04f 0200 	mov.w	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
			  FinishedStation = 1;
 80016f0:	4b18      	ldr	r3, [pc, #96]	; (8001754 <main+0x654>)
 80016f2:	2201      	movs	r2, #1
 80016f4:	701a      	strb	r2, [r3, #0]
			  StartMoving = 0;
 80016f6:	4b18      	ldr	r3, [pc, #96]	; (8001758 <main+0x658>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	701a      	strb	r2, [r3, #0]
			  Statee = InitPID;
 80016fc:	4b13      	ldr	r3, [pc, #76]	; (800174c <main+0x64c>)
 80016fe:	2208      	movs	r2, #8
 8001700:	701a      	strb	r2, [r3, #0]
			  Vi = 0;
 8001702:	4b0d      	ldr	r3, [pc, #52]	; (8001738 <main+0x638>)
 8001704:	2200      	movs	r2, #0
 8001706:	701a      	strb	r2, [r3, #0]
			  effTimestamp = micros();
 8001708:	f001 ffd8 	bl	80036bc <micros>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	4912      	ldr	r1, [pc, #72]	; (800175c <main+0x65c>)
 8001712:	e9c1 2300 	strd	r2, r3, [r1]
			  EndEffWrite();
 8001716:	f000 fad5 	bl	8001cc4 <EndEffWrite>
			  break;
 800171a:	e004      	b.n	8001726 <main+0x626>
		  }

	  }
 800171c:	bf00      	nop
 800171e:	e002      	b.n	8001726 <main+0x626>
			  break;
 8001720:	bf00      	nop
 8001722:	e000      	b.n	8001726 <main+0x626>
			  break;
 8001724:	bf00      	nop

//***************************************************
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  UARTTxDumpBuffer(&UART2);
 8001726:	480e      	ldr	r0, [pc, #56]	; (8001760 <main+0x660>)
 8001728:	f000 fb74 	bl	8001e14 <UARTTxDumpBuffer>
  {
 800172c:	e525      	b.n	800117a <main+0x7a>
 800172e:	bf00      	nop
 8001730:	2000001c 	.word	0x2000001c
 8001734:	2000050c 	.word	0x2000050c
 8001738:	200004ad 	.word	0x200004ad
 800173c:	43b3c000 	.word	0x43b3c000
 8001740:	c3b3c000 	.word	0xc3b3c000
 8001744:	200004b0 	.word	0x200004b0
 8001748:	0007a121 	.word	0x0007a121
 800174c:	20000024 	.word	0x20000024
 8001750:	200004f4 	.word	0x200004f4
 8001754:	200004dc 	.word	0x200004dc
 8001758:	20000460 	.word	0x20000460
 800175c:	200004e0 	.word	0x200004e0
 8001760:	200002e4 	.word	0x200002e4

08001764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b094      	sub	sp, #80	; 0x50
 8001768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176a:	f107 0320 	add.w	r3, r7, #32
 800176e:	2230      	movs	r2, #48	; 0x30
 8001770:	2100      	movs	r1, #0
 8001772:	4618      	mov	r0, r3
 8001774:	f006 fd2a 	bl	80081cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
 8001786:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001788:	2300      	movs	r3, #0
 800178a:	60bb      	str	r3, [r7, #8]
 800178c:	4b27      	ldr	r3, [pc, #156]	; (800182c <SystemClock_Config+0xc8>)
 800178e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001790:	4a26      	ldr	r2, [pc, #152]	; (800182c <SystemClock_Config+0xc8>)
 8001792:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001796:	6413      	str	r3, [r2, #64]	; 0x40
 8001798:	4b24      	ldr	r3, [pc, #144]	; (800182c <SystemClock_Config+0xc8>)
 800179a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017a0:	60bb      	str	r3, [r7, #8]
 80017a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017a4:	2300      	movs	r3, #0
 80017a6:	607b      	str	r3, [r7, #4]
 80017a8:	4b21      	ldr	r3, [pc, #132]	; (8001830 <SystemClock_Config+0xcc>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a20      	ldr	r2, [pc, #128]	; (8001830 <SystemClock_Config+0xcc>)
 80017ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017b2:	6013      	str	r3, [r2, #0]
 80017b4:	4b1e      	ldr	r3, [pc, #120]	; (8001830 <SystemClock_Config+0xcc>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017bc:	607b      	str	r3, [r7, #4]
 80017be:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017c0:	2302      	movs	r3, #2
 80017c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017c4:	2301      	movs	r3, #1
 80017c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017c8:	2310      	movs	r3, #16
 80017ca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017cc:	2302      	movs	r3, #2
 80017ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017d0:	2300      	movs	r3, #0
 80017d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017d4:	2308      	movs	r3, #8
 80017d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80017d8:	2364      	movs	r3, #100	; 0x64
 80017da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017dc:	2302      	movs	r3, #2
 80017de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017e0:	2304      	movs	r3, #4
 80017e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017e4:	f107 0320 	add.w	r3, r7, #32
 80017e8:	4618      	mov	r0, r3
 80017ea:	f003 fdcb 	bl	8005384 <HAL_RCC_OscConfig>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017f4:	f001 ff7c 	bl	80036f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017f8:	230f      	movs	r3, #15
 80017fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017fc:	2302      	movs	r3, #2
 80017fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001804:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001808:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800180a:	2300      	movs	r3, #0
 800180c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800180e:	f107 030c 	add.w	r3, r7, #12
 8001812:	2103      	movs	r1, #3
 8001814:	4618      	mov	r0, r3
 8001816:	f004 f82d 	bl	8005874 <HAL_RCC_ClockConfig>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001820:	f001 ff66 	bl	80036f0 <Error_Handler>
  }
}
 8001824:	bf00      	nop
 8001826:	3750      	adds	r7, #80	; 0x50
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40023800 	.word	0x40023800
 8001830:	40007000 	.word	0x40007000

08001834 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001838:	4b13      	ldr	r3, [pc, #76]	; (8001888 <MX_I2C1_Init+0x54>)
 800183a:	4a14      	ldr	r2, [pc, #80]	; (800188c <MX_I2C1_Init+0x58>)
 800183c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 10000;
 800183e:	4b12      	ldr	r3, [pc, #72]	; (8001888 <MX_I2C1_Init+0x54>)
 8001840:	f242 7210 	movw	r2, #10000	; 0x2710
 8001844:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001846:	4b10      	ldr	r3, [pc, #64]	; (8001888 <MX_I2C1_Init+0x54>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800184c:	4b0e      	ldr	r3, [pc, #56]	; (8001888 <MX_I2C1_Init+0x54>)
 800184e:	2200      	movs	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001852:	4b0d      	ldr	r3, [pc, #52]	; (8001888 <MX_I2C1_Init+0x54>)
 8001854:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001858:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800185a:	4b0b      	ldr	r3, [pc, #44]	; (8001888 <MX_I2C1_Init+0x54>)
 800185c:	2200      	movs	r2, #0
 800185e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001860:	4b09      	ldr	r3, [pc, #36]	; (8001888 <MX_I2C1_Init+0x54>)
 8001862:	2200      	movs	r2, #0
 8001864:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001866:	4b08      	ldr	r3, [pc, #32]	; (8001888 <MX_I2C1_Init+0x54>)
 8001868:	2200      	movs	r2, #0
 800186a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800186c:	4b06      	ldr	r3, [pc, #24]	; (8001888 <MX_I2C1_Init+0x54>)
 800186e:	2200      	movs	r2, #0
 8001870:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001872:	4805      	ldr	r0, [pc, #20]	; (8001888 <MX_I2C1_Init+0x54>)
 8001874:	f003 f93a 	bl	8004aec <HAL_I2C_Init>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800187e:	f001 ff37 	bl	80036f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	200000b4 	.word	0x200000b4
 800188c:	40005400 	.word	0x40005400

08001890 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b096      	sub	sp, #88	; 0x58
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001896:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	605a      	str	r2, [r3, #4]
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	605a      	str	r2, [r3, #4]
 80018b8:	609a      	str	r2, [r3, #8]
 80018ba:	60da      	str	r2, [r3, #12]
 80018bc:	611a      	str	r2, [r3, #16]
 80018be:	615a      	str	r2, [r3, #20]
 80018c0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	2220      	movs	r2, #32
 80018c6:	2100      	movs	r1, #0
 80018c8:	4618      	mov	r0, r3
 80018ca:	f006 fc7f 	bl	80081cc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018ce:	4b44      	ldr	r3, [pc, #272]	; (80019e0 <MX_TIM1_Init+0x150>)
 80018d0:	4a44      	ldr	r2, [pc, #272]	; (80019e4 <MX_TIM1_Init+0x154>)
 80018d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80018d4:	4b42      	ldr	r3, [pc, #264]	; (80019e0 <MX_TIM1_Init+0x150>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018da:	4b41      	ldr	r3, [pc, #260]	; (80019e0 <MX_TIM1_Init+0x150>)
 80018dc:	2200      	movs	r2, #0
 80018de:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50000;
 80018e0:	4b3f      	ldr	r3, [pc, #252]	; (80019e0 <MX_TIM1_Init+0x150>)
 80018e2:	f24c 3250 	movw	r2, #50000	; 0xc350
 80018e6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e8:	4b3d      	ldr	r3, [pc, #244]	; (80019e0 <MX_TIM1_Init+0x150>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018ee:	4b3c      	ldr	r3, [pc, #240]	; (80019e0 <MX_TIM1_Init+0x150>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018f4:	4b3a      	ldr	r3, [pc, #232]	; (80019e0 <MX_TIM1_Init+0x150>)
 80018f6:	2280      	movs	r2, #128	; 0x80
 80018f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018fa:	4839      	ldr	r0, [pc, #228]	; (80019e0 <MX_TIM1_Init+0x150>)
 80018fc:	f004 f9da 	bl	8005cb4 <HAL_TIM_Base_Init>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001906:	f001 fef3 	bl	80036f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800190a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800190e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001910:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001914:	4619      	mov	r1, r3
 8001916:	4832      	ldr	r0, [pc, #200]	; (80019e0 <MX_TIM1_Init+0x150>)
 8001918:	f004 fdd8 	bl	80064cc <HAL_TIM_ConfigClockSource>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001922:	f001 fee5 	bl	80036f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001926:	482e      	ldr	r0, [pc, #184]	; (80019e0 <MX_TIM1_Init+0x150>)
 8001928:	f004 fad0 	bl	8005ecc <HAL_TIM_PWM_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001932:	f001 fedd 	bl	80036f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001936:	2300      	movs	r3, #0
 8001938:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800193a:	2300      	movs	r3, #0
 800193c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800193e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001942:	4619      	mov	r1, r3
 8001944:	4826      	ldr	r0, [pc, #152]	; (80019e0 <MX_TIM1_Init+0x150>)
 8001946:	f005 f955 	bl	8006bf4 <HAL_TIMEx_MasterConfigSynchronization>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001950:	f001 fece 	bl	80036f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001954:	2360      	movs	r3, #96	; 0x60
 8001956:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001958:	2300      	movs	r3, #0
 800195a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800195c:	2300      	movs	r3, #0
 800195e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001960:	2300      	movs	r3, #0
 8001962:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001964:	2300      	movs	r3, #0
 8001966:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001968:	2300      	movs	r3, #0
 800196a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800196c:	2300      	movs	r3, #0
 800196e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001970:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001974:	2200      	movs	r2, #0
 8001976:	4619      	mov	r1, r3
 8001978:	4819      	ldr	r0, [pc, #100]	; (80019e0 <MX_TIM1_Init+0x150>)
 800197a:	f004 fce5 	bl	8006348 <HAL_TIM_PWM_ConfigChannel>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001984:	f001 feb4 	bl	80036f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001988:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800198c:	2204      	movs	r2, #4
 800198e:	4619      	mov	r1, r3
 8001990:	4813      	ldr	r0, [pc, #76]	; (80019e0 <MX_TIM1_Init+0x150>)
 8001992:	f004 fcd9 	bl	8006348 <HAL_TIM_PWM_ConfigChannel>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800199c:	f001 fea8 	bl	80036f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019a0:	2300      	movs	r3, #0
 80019a2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019a4:	2300      	movs	r3, #0
 80019a6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019a8:	2300      	movs	r3, #0
 80019aa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019ac:	2300      	movs	r3, #0
 80019ae:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019b0:	2300      	movs	r3, #0
 80019b2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019b8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019ba:	2300      	movs	r3, #0
 80019bc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80019be:	1d3b      	adds	r3, r7, #4
 80019c0:	4619      	mov	r1, r3
 80019c2:	4807      	ldr	r0, [pc, #28]	; (80019e0 <MX_TIM1_Init+0x150>)
 80019c4:	f005 f984 	bl	8006cd0 <HAL_TIMEx_ConfigBreakDeadTime>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80019ce:	f001 fe8f 	bl	80036f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80019d2:	4803      	ldr	r0, [pc, #12]	; (80019e0 <MX_TIM1_Init+0x150>)
 80019d4:	f001 ff80 	bl	80038d8 <HAL_TIM_MspPostInit>

}
 80019d8:	bf00      	nop
 80019da:	3758      	adds	r7, #88	; 0x58
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	20000108 	.word	0x20000108
 80019e4:	40010000 	.word	0x40010000

080019e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ee:	f107 0308 	add.w	r3, r7, #8
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	605a      	str	r2, [r3, #4]
 80019f8:	609a      	str	r2, [r3, #8]
 80019fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019fc:	463b      	mov	r3, r7
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a04:	4b1d      	ldr	r3, [pc, #116]	; (8001a7c <MX_TIM2_Init+0x94>)
 8001a06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a0a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8001a0c:	4b1b      	ldr	r3, [pc, #108]	; (8001a7c <MX_TIM2_Init+0x94>)
 8001a0e:	2263      	movs	r2, #99	; 0x63
 8001a10:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a12:	4b1a      	ldr	r3, [pc, #104]	; (8001a7c <MX_TIM2_Init+0x94>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a18:	4b18      	ldr	r3, [pc, #96]	; (8001a7c <MX_TIM2_Init+0x94>)
 8001a1a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a1e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a20:	4b16      	ldr	r3, [pc, #88]	; (8001a7c <MX_TIM2_Init+0x94>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a26:	4b15      	ldr	r3, [pc, #84]	; (8001a7c <MX_TIM2_Init+0x94>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a2c:	4813      	ldr	r0, [pc, #76]	; (8001a7c <MX_TIM2_Init+0x94>)
 8001a2e:	f004 f941 	bl	8005cb4 <HAL_TIM_Base_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001a38:	f001 fe5a 	bl	80036f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a40:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a42:	f107 0308 	add.w	r3, r7, #8
 8001a46:	4619      	mov	r1, r3
 8001a48:	480c      	ldr	r0, [pc, #48]	; (8001a7c <MX_TIM2_Init+0x94>)
 8001a4a:	f004 fd3f 	bl	80064cc <HAL_TIM_ConfigClockSource>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001a54:	f001 fe4c 	bl	80036f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a60:	463b      	mov	r3, r7
 8001a62:	4619      	mov	r1, r3
 8001a64:	4805      	ldr	r0, [pc, #20]	; (8001a7c <MX_TIM2_Init+0x94>)
 8001a66:	f005 f8c5 	bl	8006bf4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001a70:	f001 fe3e 	bl	80036f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a74:	bf00      	nop
 8001a76:	3718      	adds	r7, #24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20000150 	.word	0x20000150

08001a80 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08c      	sub	sp, #48	; 0x30
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a86:	f107 030c 	add.w	r3, r7, #12
 8001a8a:	2224      	movs	r2, #36	; 0x24
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f006 fb9c 	bl	80081cc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a9c:	4b20      	ldr	r3, [pc, #128]	; (8001b20 <MX_TIM3_Init+0xa0>)
 8001a9e:	4a21      	ldr	r2, [pc, #132]	; (8001b24 <MX_TIM3_Init+0xa4>)
 8001aa0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001aa2:	4b1f      	ldr	r3, [pc, #124]	; (8001b20 <MX_TIM3_Init+0xa0>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa8:	4b1d      	ldr	r3, [pc, #116]	; (8001b20 <MX_TIM3_Init+0xa0>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2047;
 8001aae:	4b1c      	ldr	r3, [pc, #112]	; (8001b20 <MX_TIM3_Init+0xa0>)
 8001ab0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001ab4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab6:	4b1a      	ldr	r3, [pc, #104]	; (8001b20 <MX_TIM3_Init+0xa0>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001abc:	4b18      	ldr	r3, [pc, #96]	; (8001b20 <MX_TIM3_Init+0xa0>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aca:	2301      	movs	r3, #1
 8001acc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ada:	2301      	movs	r3, #1
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001ae6:	f107 030c 	add.w	r3, r7, #12
 8001aea:	4619      	mov	r1, r3
 8001aec:	480c      	ldr	r0, [pc, #48]	; (8001b20 <MX_TIM3_Init+0xa0>)
 8001aee:	f004 faf7 	bl	80060e0 <HAL_TIM_Encoder_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001af8:	f001 fdfa 	bl	80036f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001afc:	2300      	movs	r3, #0
 8001afe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b04:	1d3b      	adds	r3, r7, #4
 8001b06:	4619      	mov	r1, r3
 8001b08:	4805      	ldr	r0, [pc, #20]	; (8001b20 <MX_TIM3_Init+0xa0>)
 8001b0a:	f005 f873 	bl	8006bf4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001b14:	f001 fdec 	bl	80036f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b18:	bf00      	nop
 8001b1a:	3730      	adds	r7, #48	; 0x30
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	20000198 	.word	0x20000198
 8001b24:	40000400 	.word	0x40000400

08001b28 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b2c:	4b12      	ldr	r3, [pc, #72]	; (8001b78 <MX_USART2_UART_Init+0x50>)
 8001b2e:	4a13      	ldr	r2, [pc, #76]	; (8001b7c <MX_USART2_UART_Init+0x54>)
 8001b30:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 8001b32:	4b11      	ldr	r3, [pc, #68]	; (8001b78 <MX_USART2_UART_Init+0x50>)
 8001b34:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 8001b38:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001b3a:	4b0f      	ldr	r3, [pc, #60]	; (8001b78 <MX_USART2_UART_Init+0x50>)
 8001b3c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b40:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b42:	4b0d      	ldr	r3, [pc, #52]	; (8001b78 <MX_USART2_UART_Init+0x50>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001b48:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <MX_USART2_UART_Init+0x50>)
 8001b4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b50:	4b09      	ldr	r3, [pc, #36]	; (8001b78 <MX_USART2_UART_Init+0x50>)
 8001b52:	220c      	movs	r2, #12
 8001b54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b56:	4b08      	ldr	r3, [pc, #32]	; (8001b78 <MX_USART2_UART_Init+0x50>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b5c:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <MX_USART2_UART_Init+0x50>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b62:	4805      	ldr	r0, [pc, #20]	; (8001b78 <MX_USART2_UART_Init+0x50>)
 8001b64:	f005 f906 	bl	8006d74 <HAL_UART_Init>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8001b6e:	f001 fdbf 	bl	80036f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	200001e0 	.word	0x200001e0
 8001b7c:	40004400 	.word	0x40004400

08001b80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	607b      	str	r3, [r7, #4]
 8001b8a:	4b10      	ldr	r3, [pc, #64]	; (8001bcc <MX_DMA_Init+0x4c>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	4a0f      	ldr	r2, [pc, #60]	; (8001bcc <MX_DMA_Init+0x4c>)
 8001b90:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b94:	6313      	str	r3, [r2, #48]	; 0x30
 8001b96:	4b0d      	ldr	r3, [pc, #52]	; (8001bcc <MX_DMA_Init+0x4c>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b9e:	607b      	str	r3, [r7, #4]
 8001ba0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	2010      	movs	r0, #16
 8001ba8:	f002 f9b1 	bl	8003f0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001bac:	2010      	movs	r0, #16
 8001bae:	f002 f9ca 	bl	8003f46 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	2011      	movs	r0, #17
 8001bb8:	f002 f9a9 	bl	8003f0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001bbc:	2011      	movs	r0, #17
 8001bbe:	f002 f9c2 	bl	8003f46 <HAL_NVIC_EnableIRQ>

}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40023800 	.word	0x40023800

08001bd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08a      	sub	sp, #40	; 0x28
 8001bd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd6:	f107 0314 	add.w	r3, r7, #20
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	605a      	str	r2, [r3, #4]
 8001be0:	609a      	str	r2, [r3, #8]
 8001be2:	60da      	str	r2, [r3, #12]
 8001be4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	4b33      	ldr	r3, [pc, #204]	; (8001cb8 <MX_GPIO_Init+0xe8>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	4a32      	ldr	r2, [pc, #200]	; (8001cb8 <MX_GPIO_Init+0xe8>)
 8001bf0:	f043 0304 	orr.w	r3, r3, #4
 8001bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf6:	4b30      	ldr	r3, [pc, #192]	; (8001cb8 <MX_GPIO_Init+0xe8>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	f003 0304 	and.w	r3, r3, #4
 8001bfe:	613b      	str	r3, [r7, #16]
 8001c00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	4b2c      	ldr	r3, [pc, #176]	; (8001cb8 <MX_GPIO_Init+0xe8>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	4a2b      	ldr	r2, [pc, #172]	; (8001cb8 <MX_GPIO_Init+0xe8>)
 8001c0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c10:	6313      	str	r3, [r2, #48]	; 0x30
 8001c12:	4b29      	ldr	r3, [pc, #164]	; (8001cb8 <MX_GPIO_Init+0xe8>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	4b25      	ldr	r3, [pc, #148]	; (8001cb8 <MX_GPIO_Init+0xe8>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c26:	4a24      	ldr	r2, [pc, #144]	; (8001cb8 <MX_GPIO_Init+0xe8>)
 8001c28:	f043 0301 	orr.w	r3, r3, #1
 8001c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2e:	4b22      	ldr	r3, [pc, #136]	; (8001cb8 <MX_GPIO_Init+0xe8>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	60bb      	str	r3, [r7, #8]
 8001c38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	607b      	str	r3, [r7, #4]
 8001c3e:	4b1e      	ldr	r3, [pc, #120]	; (8001cb8 <MX_GPIO_Init+0xe8>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	4a1d      	ldr	r2, [pc, #116]	; (8001cb8 <MX_GPIO_Init+0xe8>)
 8001c44:	f043 0302 	orr.w	r3, r3, #2
 8001c48:	6313      	str	r3, [r2, #48]	; 0x30
 8001c4a:	4b1b      	ldr	r3, [pc, #108]	; (8001cb8 <MX_GPIO_Init+0xe8>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	f003 0302 	and.w	r3, r3, #2
 8001c52:	607b      	str	r3, [r7, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001c56:	2200      	movs	r2, #0
 8001c58:	2120      	movs	r1, #32
 8001c5a:	4818      	ldr	r0, [pc, #96]	; (8001cbc <MX_GPIO_Init+0xec>)
 8001c5c:	f002 ff2c 	bl	8004ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c66:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001c6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c70:	f107 0314 	add.w	r3, r7, #20
 8001c74:	4619      	mov	r1, r3
 8001c76:	4812      	ldr	r0, [pc, #72]	; (8001cc0 <MX_GPIO_Init+0xf0>)
 8001c78:	f002 fd82 	bl	8004780 <HAL_GPIO_Init>

  /*Configure GPIO pin : Home_Pin */
  GPIO_InitStruct.Pin = Home_Pin;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c80:	2300      	movs	r3, #0
 8001c82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Home_GPIO_Port, &GPIO_InitStruct);
 8001c88:	f107 0314 	add.w	r3, r7, #20
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	480c      	ldr	r0, [pc, #48]	; (8001cc0 <MX_GPIO_Init+0xf0>)
 8001c90:	f002 fd76 	bl	8004780 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001c94:	2320      	movs	r3, #32
 8001c96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001ca4:	f107 0314 	add.w	r3, r7, #20
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4804      	ldr	r0, [pc, #16]	; (8001cbc <MX_GPIO_Init+0xec>)
 8001cac:	f002 fd68 	bl	8004780 <HAL_GPIO_Init>

}
 8001cb0:	bf00      	nop
 8001cb2:	3728      	adds	r7, #40	; 0x28
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40023800 	.word	0x40023800
 8001cbc:	40020000 	.word	0x40020000
 8001cc0:	40020800 	.word	0x40020800

08001cc4 <EndEffWrite>:

/* USER CODE BEGIN 4 */
void EndEffWrite()
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af02      	add	r7, sp, #8
	if (hi2c1.State == HAL_I2C_STATE_READY && enable_eff)
 8001cca:	4b14      	ldr	r3, [pc, #80]	; (8001d1c <EndEffWrite+0x58>)
 8001ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b20      	cmp	r3, #32
 8001cd4:	d11d      	bne.n	8001d12 <EndEffWrite+0x4e>
 8001cd6:	4b12      	ldr	r3, [pc, #72]	; (8001d20 <EndEffWrite+0x5c>)
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d019      	beq.n	8001d12 <EndEffWrite+0x4e>
	{
		test ++;
 8001cde:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <EndEffWrite+0x60>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	b2da      	uxtb	r2, r3
 8001ce6:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <EndEffWrite+0x60>)
 8001ce8:	701a      	strb	r2, [r3, #0]
		HAL_Delay(500);
 8001cea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001cee:	f002 f80f 	bl	8003d10 <HAL_Delay>
		uint8_t temp = 0x45;
 8001cf2:	2345      	movs	r3, #69	; 0x45
 8001cf4:	71bb      	strb	r3, [r7, #6]
		uint8_t add = 0x23;
 8001cf6:	2323      	movs	r3, #35	; 0x23
 8001cf8:	71fb      	strb	r3, [r7, #7]
		HAL_I2C_Master_Transmit(&hi2c1, add << 1, &temp, 1, 1000); //Write eff
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	b29b      	uxth	r3, r3
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	b299      	uxth	r1, r3
 8001d02:	1dba      	adds	r2, r7, #6
 8001d04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	4803      	ldr	r0, [pc, #12]	; (8001d1c <EndEffWrite+0x58>)
 8001d0e:	f003 f831 	bl	8004d74 <HAL_I2C_Master_Transmit>
	}

}
 8001d12:	bf00      	nop
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	200000b4 	.word	0x200000b4
 8001d20:	2000041a 	.word	0x2000041a
 8001d24:	20000516 	.word	0x20000516

08001d28 <UARTInit>:

void UARTInit(UARTStucrture *uart)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.RxLen);
 8001d30:	4b10      	ldr	r3, [pc, #64]	; (8001d74 <UARTInit+0x4c>)
 8001d32:	88db      	ldrh	r3, [r3, #6]
 8001d34:	4619      	mov	r1, r3
 8001d36:	2001      	movs	r0, #1
 8001d38:	f006 fa08 	bl	800814c <calloc>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	461a      	mov	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.TxLen);
 8001d44:	4b0b      	ldr	r3, [pc, #44]	; (8001d74 <UARTInit+0x4c>)
 8001d46:	889b      	ldrh	r3, [r3, #4]
 8001d48:	4619      	mov	r1, r3
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	f006 f9fe 	bl	800814c <calloc>
 8001d50:	4603      	mov	r3, r0
 8001d52:	461a      	mov	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	81da      	strh	r2, [r3, #14]

}
 8001d6a:	bf00      	nop
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	200002e4 	.word	0x200002e4

08001d78 <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6818      	ldr	r0, [r3, #0]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6919      	ldr	r1, [r3, #16]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	88db      	ldrh	r3, [r3, #6]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	f005 f8bd 	bl	8006f0c <HAL_UART_Receive_DMA>
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <UARTGetRxHead>:
uint32_t UARTGetRxHead(UARTStucrture *uart)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	b083      	sub	sp, #12
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
	return uart->RxLen - __HAL_DMA_GET_COUNTER(uart->huart->hdmarx);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	88db      	ldrh	r3, [r3, #6]
 8001da6:	461a      	mov	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	1ad3      	subs	r3, r2, r3
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <UARTReadChar>:
int16_t UARTReadChar(UARTStucrture *uart)
{
 8001dc0:	b590      	push	{r4, r7, lr}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
	uint16_t Result = -1; // -1 Mean no new data
 8001dc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dcc:	81fb      	strh	r3, [r7, #14]

	//check Buffer Position
	if (uart->RxTail != UARTGetRxHead(uart))
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	8a9b      	ldrh	r3, [r3, #20]
 8001dd2:	461c      	mov	r4, r3
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f7ff ffe0 	bl	8001d9a <UARTGetRxHead>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	429c      	cmp	r4, r3
 8001dde:	d013      	beq.n	8001e08 <UARTReadChar+0x48>
	{
		//get data from buffer
		Result = uart->RxBuffer[uart->RxTail];
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	691b      	ldr	r3, [r3, #16]
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	8a92      	ldrh	r2, [r2, #20]
 8001de8:	4413      	add	r3, r2
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	81fb      	strh	r3, [r7, #14]
		uart->RxTail = (uart->RxTail + 1) % uart->RxLen;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	8a9b      	ldrh	r3, [r3, #20]
 8001df2:	3301      	adds	r3, #1
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	88d2      	ldrh	r2, [r2, #6]
 8001df8:	fb93 f1f2 	sdiv	r1, r3, r2
 8001dfc:	fb01 f202 	mul.w	r2, r1, r2
 8001e00:	1a9b      	subs	r3, r3, r2
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	829a      	strh	r2, [r3, #20]

	}
	return Result;
 8001e08:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3714      	adds	r7, #20
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd90      	pop	{r4, r7, pc}

08001e14 <UARTTxDumpBuffer>:
void UARTTxDumpBuffer(UARTStucrture *uart)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
	static uint8_t MultiProcessBlocker = 0;

	if (uart->huart->gState == HAL_UART_STATE_READY && !MultiProcessBlocker)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	2b20      	cmp	r3, #32
 8001e28:	d13d      	bne.n	8001ea6 <UARTTxDumpBuffer+0x92>
 8001e2a:	4b21      	ldr	r3, [pc, #132]	; (8001eb0 <UARTTxDumpBuffer+0x9c>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d139      	bne.n	8001ea6 <UARTTxDumpBuffer+0x92>
	{
		MultiProcessBlocker = 1;
 8001e32:	4b1f      	ldr	r3, [pc, #124]	; (8001eb0 <UARTTxDumpBuffer+0x9c>)
 8001e34:	2201      	movs	r2, #1
 8001e36:	701a      	strb	r2, [r3, #0]

		if (uart->TxHead != uart->TxTail)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	89da      	ldrh	r2, [r3, #14]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	899b      	ldrh	r3, [r3, #12]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d02d      	beq.n	8001ea0 <UARTTxDumpBuffer+0x8c>
		{
			//find len of data in buffer (Circular buffer but do in one way)
			uint16_t sentingLen =
					uart->TxHead > uart->TxTail ?
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	89da      	ldrh	r2, [r3, #14]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d906      	bls.n	8001e5e <UARTTxDumpBuffer+0x4a>
							uart->TxHead - uart->TxTail :
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	89da      	ldrh	r2, [r3, #14]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	e005      	b.n	8001e6a <UARTTxDumpBuffer+0x56>
							uart->TxLen - uart->TxTail;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	889a      	ldrh	r2, [r3, #4]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	81fb      	strh	r3, [r7, #14]

			//sent data via DMA
			HAL_UART_Transmit_DMA(uart->huart, &(uart->TxBuffer[uart->TxTail]),
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6818      	ldr	r0, [r3, #0]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	8992      	ldrh	r2, [r2, #12]
 8001e78:	4413      	add	r3, r2
 8001e7a:	89fa      	ldrh	r2, [r7, #14]
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	f004 ffc7 	bl	8006e10 <HAL_UART_Transmit_DMA>
					sentingLen);
			//move tail to new position
			uart->TxTail = (uart->TxTail + sentingLen) % uart->TxLen;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	899b      	ldrh	r3, [r3, #12]
 8001e86:	461a      	mov	r2, r3
 8001e88:	89fb      	ldrh	r3, [r7, #14]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	8892      	ldrh	r2, [r2, #4]
 8001e90:	fb93 f1f2 	sdiv	r1, r3, r2
 8001e94:	fb01 f202 	mul.w	r2, r1, r2
 8001e98:	1a9b      	subs	r3, r3, r2
 8001e9a:	b29a      	uxth	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	819a      	strh	r2, [r3, #12]

		}
		MultiProcessBlocker = 0;
 8001ea0:	4b03      	ldr	r3, [pc, #12]	; (8001eb0 <UARTTxDumpBuffer+0x9c>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	701a      	strb	r2, [r3, #0]
	}

}
 8001ea6:	bf00      	nop
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	2000051d 	.word	0x2000051d

08001eb4 <UARTTxWrite>:
void UARTTxWrite(UARTStucrture *uart, uint8_t *pData, uint16_t len)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	80fb      	strh	r3, [r7, #6]

	//check data len is more than buffer?
	uint16_t lenAddBuffer = (len <= uart->TxLen) ? len : uart->TxLen;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	889b      	ldrh	r3, [r3, #4]
 8001ec6:	88fa      	ldrh	r2, [r7, #6]
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	bf28      	it	cs
 8001ecc:	4613      	movcs	r3, r2
 8001ece:	82fb      	strh	r3, [r7, #22]

	// find number of data before end of ring buffer
	uint16_t numberOfdataCanCopy =
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8001ed0:	8afa      	ldrh	r2, [r7, #22]
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	889b      	ldrh	r3, [r3, #4]
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	89db      	ldrh	r3, [r3, #14]
 8001edc:	1acb      	subs	r3, r1, r3
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	bfa8      	it	ge
 8001ee2:	4613      	movge	r3, r2
	uint16_t numberOfdataCanCopy =
 8001ee4:	82bb      	strh	r3, [r7, #20]
	//copy data to the buffer
	memcpy(&(uart->TxBuffer[uart->TxHead]), pData, numberOfdataCanCopy);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	68fa      	ldr	r2, [r7, #12]
 8001eec:	89d2      	ldrh	r2, [r2, #14]
 8001eee:	4413      	add	r3, r2
 8001ef0:	8aba      	ldrh	r2, [r7, #20]
 8001ef2:	68b9      	ldr	r1, [r7, #8]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f006 f95b 	bl	80081b0 <memcpy>

	//Move Head to new position

	uart->TxHead = (uart->TxHead + lenAddBuffer) % uart->TxLen;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	89db      	ldrh	r3, [r3, #14]
 8001efe:	461a      	mov	r2, r3
 8001f00:	8afb      	ldrh	r3, [r7, #22]
 8001f02:	4413      	add	r3, r2
 8001f04:	68fa      	ldr	r2, [r7, #12]
 8001f06:	8892      	ldrh	r2, [r2, #4]
 8001f08:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f0c:	fb01 f202 	mul.w	r2, r1, r2
 8001f10:	1a9b      	subs	r3, r3, r2
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	81da      	strh	r2, [r3, #14]
	//Check that we copy all data That We can?
	if (lenAddBuffer != numberOfdataCanCopy)
 8001f18:	8afa      	ldrh	r2, [r7, #22]
 8001f1a:	8abb      	ldrh	r3, [r7, #20]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d00a      	beq.n	8001f36 <UARTTxWrite+0x82>
	{
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	6898      	ldr	r0, [r3, #8]
 8001f24:	8abb      	ldrh	r3, [r7, #20]
 8001f26:	68ba      	ldr	r2, [r7, #8]
 8001f28:	18d1      	adds	r1, r2, r3
				lenAddBuffer - numberOfdataCanCopy);
 8001f2a:	8afa      	ldrh	r2, [r7, #22]
 8001f2c:	8abb      	ldrh	r3, [r7, #20]
 8001f2e:	1ad3      	subs	r3, r2, r3
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8001f30:	461a      	mov	r2, r3
 8001f32:	f006 f93d 	bl	80081b0 <memcpy>
	}
	UARTTxDumpBuffer(uart);
 8001f36:	68f8      	ldr	r0, [r7, #12]
 8001f38:	f7ff ff6c 	bl	8001e14 <UARTTxDumpBuffer>
}
 8001f3c:	bf00      	nop
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	0000      	movs	r0, r0
	...

08001f48 <Protocal>:

void Protocal(int16_t dataIn,UARTStucrture *uart)
{
 8001f48:	b5b0      	push	{r4, r5, r7, lr}
 8001f4a:	b088      	sub	sp, #32
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	81fb      	strh	r3, [r7, #14]
	static uint16_t CollectedData2 = 0;
	static uint16_t stationSUM;
	static uint8_t CurrentAngle1 = 0;
	static uint8_t CurrentAngle2 = 0;

	DataInTest = dataIn&0xf0;
 8001f54:	89fb      	ldrh	r3, [r7, #14]
 8001f56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <Protocal+0x44>)
 8001f5e:	801a      	strh	r2, [r3, #0]


//	//State Machine
	switch (State)
 8001f60:	4b0b      	ldr	r3, [pc, #44]	; (8001f90 <Protocal+0x48>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	2b06      	cmp	r3, #6
 8001f66:	f200 83d6 	bhi.w	8002716 <Protocal+0x7ce>
 8001f6a:	a201      	add	r2, pc, #4	; (adr r2, 8001f70 <Protocal+0x28>)
 8001f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f70:	08001f95 	.word	0x08001f95
 8001f74:	08002271 	.word	0x08002271
 8001f78:	0800258f 	.word	0x0800258f
 8001f7c:	0800259d 	.word	0x0800259d
 8001f80:	08002701 	.word	0x08002701
 8001f84:	08002711 	.word	0x08002711
 8001f88:	080025ab 	.word	0x080025ab
 8001f8c:	2000051a 	.word	0x2000051a
 8001f90:	2000051e 	.word	0x2000051e
	{
	case Idle:
		UARTsuccess = 0;
 8001f94:	4ba1      	ldr	r3, [pc, #644]	; (800221c <Protocal+0x2d4>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	701a      	strb	r2, [r3, #0]
		UARTerror = 0;
 8001f9a:	4ba1      	ldr	r3, [pc, #644]	; (8002220 <Protocal+0x2d8>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	701a      	strb	r2, [r3, #0]
		if (DataInTest == 0b10010000)
 8001fa0:	4ba0      	ldr	r3, [pc, #640]	; (8002224 <Protocal+0x2dc>)
 8001fa2:	881b      	ldrh	r3, [r3, #0]
 8001fa4:	2b90      	cmp	r3, #144	; 0x90
 8001fa6:	f040 815f 	bne.w	8002268 <Protocal+0x320>
		{
			ModeIN = dataIn&0xf;
 8001faa:	89fb      	ldrh	r3, [r7, #14]
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	f003 030f 	and.w	r3, r3, #15
 8001fb2:	b2da      	uxtb	r2, r3
 8001fb4:	4b9c      	ldr	r3, [pc, #624]	; (8002228 <Protocal+0x2e0>)
 8001fb6:	701a      	strb	r2, [r3, #0]
			if (ModeIN == 0b0001)
 8001fb8:	4b9b      	ldr	r3, [pc, #620]	; (8002228 <Protocal+0x2e0>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d112      	bne.n	8001fe6 <Protocal+0x9e>
			{
				Mode = 1;
 8001fc0:	4b9a      	ldr	r3, [pc, #616]	; (800222c <Protocal+0x2e4>)
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1;
 8001fc6:	4b9a      	ldr	r3, [pc, #616]	; (8002230 <Protocal+0x2e8>)
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	011b      	lsls	r3, r3, #4
 8001fcc:	b25b      	sxtb	r3, r3
 8001fce:	f043 0301 	orr.w	r3, r3, #1
 8001fd2:	b25b      	sxtb	r3, r3
 8001fd4:	b2da      	uxtb	r2, r3
 8001fd6:	4b97      	ldr	r3, [pc, #604]	; (8002234 <Protocal+0x2ec>)
 8001fd8:	701a      	strb	r2, [r3, #0]
				Frame = 2;
 8001fda:	4b97      	ldr	r3, [pc, #604]	; (8002238 <Protocal+0x2f0>)
 8001fdc:	2202      	movs	r2, #2
 8001fde:	701a      	strb	r2, [r3, #0]
				State = Frame2_1;
 8001fe0:	4b96      	ldr	r3, [pc, #600]	; (800223c <Protocal+0x2f4>)
 8001fe2:	2202      	movs	r2, #2
 8001fe4:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0010)
 8001fe6:	4b90      	ldr	r3, [pc, #576]	; (8002228 <Protocal+0x2e0>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d112      	bne.n	8002014 <Protocal+0xcc>
			{
				Mode = 2;
 8001fee:	4b8f      	ldr	r3, [pc, #572]	; (800222c <Protocal+0x2e4>)
 8001ff0:	2202      	movs	r2, #2
 8001ff2:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8001ff4:	4b91      	ldr	r3, [pc, #580]	; (800223c <Protocal+0x2f4>)
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8001ffa:	4b8f      	ldr	r3, [pc, #572]	; (8002238 <Protocal+0x2f0>)
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b10;
 8002000:	4b8b      	ldr	r3, [pc, #556]	; (8002230 <Protocal+0x2e8>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	011b      	lsls	r3, r3, #4
 8002006:	b25b      	sxtb	r3, r3
 8002008:	f043 0302 	orr.w	r3, r3, #2
 800200c:	b25b      	sxtb	r3, r3
 800200e:	b2da      	uxtb	r2, r3
 8002010:	4b88      	ldr	r3, [pc, #544]	; (8002234 <Protocal+0x2ec>)
 8002012:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0011)
 8002014:	4b84      	ldr	r3, [pc, #528]	; (8002228 <Protocal+0x2e0>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b03      	cmp	r3, #3
 800201a:	d112      	bne.n	8002042 <Protocal+0xfa>
			{
				Mode = 3;
 800201c:	4b83      	ldr	r3, [pc, #524]	; (800222c <Protocal+0x2e4>)
 800201e:	2203      	movs	r2, #3
 8002020:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8002022:	4b86      	ldr	r3, [pc, #536]	; (800223c <Protocal+0x2f4>)
 8002024:	2201      	movs	r2, #1
 8002026:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8002028:	4b83      	ldr	r3, [pc, #524]	; (8002238 <Protocal+0x2f0>)
 800202a:	2201      	movs	r2, #1
 800202c:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b11;
 800202e:	4b80      	ldr	r3, [pc, #512]	; (8002230 <Protocal+0x2e8>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	011b      	lsls	r3, r3, #4
 8002034:	b25b      	sxtb	r3, r3
 8002036:	f043 0303 	orr.w	r3, r3, #3
 800203a:	b25b      	sxtb	r3, r3
 800203c:	b2da      	uxtb	r2, r3
 800203e:	4b7d      	ldr	r3, [pc, #500]	; (8002234 <Protocal+0x2ec>)
 8002040:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0100)
 8002042:	4b79      	ldr	r3, [pc, #484]	; (8002228 <Protocal+0x2e0>)
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	2b04      	cmp	r3, #4
 8002048:	d112      	bne.n	8002070 <Protocal+0x128>
			{
				Mode = 4;
 800204a:	4b78      	ldr	r3, [pc, #480]	; (800222c <Protocal+0x2e4>)
 800204c:	2204      	movs	r2, #4
 800204e:	701a      	strb	r2, [r3, #0]
				State = Frame2_1;
 8002050:	4b7a      	ldr	r3, [pc, #488]	; (800223c <Protocal+0x2f4>)
 8002052:	2202      	movs	r2, #2
 8002054:	701a      	strb	r2, [r3, #0]
				Frame = 2;
 8002056:	4b78      	ldr	r3, [pc, #480]	; (8002238 <Protocal+0x2f0>)
 8002058:	2202      	movs	r2, #2
 800205a:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b100;
 800205c:	4b74      	ldr	r3, [pc, #464]	; (8002230 <Protocal+0x2e8>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	011b      	lsls	r3, r3, #4
 8002062:	b25b      	sxtb	r3, r3
 8002064:	f043 0304 	orr.w	r3, r3, #4
 8002068:	b25b      	sxtb	r3, r3
 800206a:	b2da      	uxtb	r2, r3
 800206c:	4b71      	ldr	r3, [pc, #452]	; (8002234 <Protocal+0x2ec>)
 800206e:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0101)
 8002070:	4b6d      	ldr	r3, [pc, #436]	; (8002228 <Protocal+0x2e0>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	2b05      	cmp	r3, #5
 8002076:	d112      	bne.n	800209e <Protocal+0x156>
			{
				Mode = 5;
 8002078:	4b6c      	ldr	r3, [pc, #432]	; (800222c <Protocal+0x2e4>)
 800207a:	2205      	movs	r2, #5
 800207c:	701a      	strb	r2, [r3, #0]
				State = Frame2_1;
 800207e:	4b6f      	ldr	r3, [pc, #444]	; (800223c <Protocal+0x2f4>)
 8002080:	2202      	movs	r2, #2
 8002082:	701a      	strb	r2, [r3, #0]
				Frame = 2;
 8002084:	4b6c      	ldr	r3, [pc, #432]	; (8002238 <Protocal+0x2f0>)
 8002086:	2202      	movs	r2, #2
 8002088:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b101;
 800208a:	4b69      	ldr	r3, [pc, #420]	; (8002230 <Protocal+0x2e8>)
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	011b      	lsls	r3, r3, #4
 8002090:	b25b      	sxtb	r3, r3
 8002092:	f043 0305 	orr.w	r3, r3, #5
 8002096:	b25b      	sxtb	r3, r3
 8002098:	b2da      	uxtb	r2, r3
 800209a:	4b66      	ldr	r3, [pc, #408]	; (8002234 <Protocal+0x2ec>)
 800209c:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0110)
 800209e:	4b62      	ldr	r3, [pc, #392]	; (8002228 <Protocal+0x2e0>)
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	2b06      	cmp	r3, #6
 80020a4:	d112      	bne.n	80020cc <Protocal+0x184>
			{
				Mode = 6;
 80020a6:	4b61      	ldr	r3, [pc, #388]	; (800222c <Protocal+0x2e4>)
 80020a8:	2206      	movs	r2, #6
 80020aa:	701a      	strb	r2, [r3, #0]
				State = Frame2_1;
 80020ac:	4b63      	ldr	r3, [pc, #396]	; (800223c <Protocal+0x2f4>)
 80020ae:	2202      	movs	r2, #2
 80020b0:	701a      	strb	r2, [r3, #0]
				Frame = 2;
 80020b2:	4b61      	ldr	r3, [pc, #388]	; (8002238 <Protocal+0x2f0>)
 80020b4:	2202      	movs	r2, #2
 80020b6:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b110;
 80020b8:	4b5d      	ldr	r3, [pc, #372]	; (8002230 <Protocal+0x2e8>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	011b      	lsls	r3, r3, #4
 80020be:	b25b      	sxtb	r3, r3
 80020c0:	f043 0306 	orr.w	r3, r3, #6
 80020c4:	b25b      	sxtb	r3, r3
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	4b5a      	ldr	r3, [pc, #360]	; (8002234 <Protocal+0x2ec>)
 80020ca:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b0111)
 80020cc:	4b56      	ldr	r3, [pc, #344]	; (8002228 <Protocal+0x2e0>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b07      	cmp	r3, #7
 80020d2:	d112      	bne.n	80020fa <Protocal+0x1b2>
			{
				Mode = 7;
 80020d4:	4b55      	ldr	r3, [pc, #340]	; (800222c <Protocal+0x2e4>)
 80020d6:	2207      	movs	r2, #7
 80020d8:	701a      	strb	r2, [r3, #0]
				State = Frame3_n;
 80020da:	4b58      	ldr	r3, [pc, #352]	; (800223c <Protocal+0x2f4>)
 80020dc:	2204      	movs	r2, #4
 80020de:	701a      	strb	r2, [r3, #0]
				Frame = 3;
 80020e0:	4b55      	ldr	r3, [pc, #340]	; (8002238 <Protocal+0x2f0>)
 80020e2:	2203      	movs	r2, #3
 80020e4:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b111;
 80020e6:	4b52      	ldr	r3, [pc, #328]	; (8002230 <Protocal+0x2e8>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	011b      	lsls	r3, r3, #4
 80020ec:	b25b      	sxtb	r3, r3
 80020ee:	f043 0307 	orr.w	r3, r3, #7
 80020f2:	b25b      	sxtb	r3, r3
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	4b4f      	ldr	r3, [pc, #316]	; (8002234 <Protocal+0x2ec>)
 80020f8:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1000)
 80020fa:	4b4b      	ldr	r3, [pc, #300]	; (8002228 <Protocal+0x2e0>)
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b08      	cmp	r3, #8
 8002100:	d112      	bne.n	8002128 <Protocal+0x1e0>
			{
				Mode = 8;
 8002102:	4b4a      	ldr	r3, [pc, #296]	; (800222c <Protocal+0x2e4>)
 8002104:	2208      	movs	r2, #8
 8002106:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8002108:	4b4c      	ldr	r3, [pc, #304]	; (800223c <Protocal+0x2f4>)
 800210a:	2201      	movs	r2, #1
 800210c:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 800210e:	4b4a      	ldr	r3, [pc, #296]	; (8002238 <Protocal+0x2f0>)
 8002110:	2201      	movs	r2, #1
 8002112:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1000;
 8002114:	4b46      	ldr	r3, [pc, #280]	; (8002230 <Protocal+0x2e8>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	011b      	lsls	r3, r3, #4
 800211a:	b25b      	sxtb	r3, r3
 800211c:	f043 0308 	orr.w	r3, r3, #8
 8002120:	b25b      	sxtb	r3, r3
 8002122:	b2da      	uxtb	r2, r3
 8002124:	4b43      	ldr	r3, [pc, #268]	; (8002234 <Protocal+0x2ec>)
 8002126:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1001)
 8002128:	4b3f      	ldr	r3, [pc, #252]	; (8002228 <Protocal+0x2e0>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2b09      	cmp	r3, #9
 800212e:	d112      	bne.n	8002156 <Protocal+0x20e>
			{
				Mode = 9;
 8002130:	4b3e      	ldr	r3, [pc, #248]	; (800222c <Protocal+0x2e4>)
 8002132:	2209      	movs	r2, #9
 8002134:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8002136:	4b41      	ldr	r3, [pc, #260]	; (800223c <Protocal+0x2f4>)
 8002138:	2201      	movs	r2, #1
 800213a:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 800213c:	4b3e      	ldr	r3, [pc, #248]	; (8002238 <Protocal+0x2f0>)
 800213e:	2201      	movs	r2, #1
 8002140:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1001;
 8002142:	4b3b      	ldr	r3, [pc, #236]	; (8002230 <Protocal+0x2e8>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	011b      	lsls	r3, r3, #4
 8002148:	b25b      	sxtb	r3, r3
 800214a:	f043 0309 	orr.w	r3, r3, #9
 800214e:	b25b      	sxtb	r3, r3
 8002150:	b2da      	uxtb	r2, r3
 8002152:	4b38      	ldr	r3, [pc, #224]	; (8002234 <Protocal+0x2ec>)
 8002154:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1010)
 8002156:	4b34      	ldr	r3, [pc, #208]	; (8002228 <Protocal+0x2e0>)
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	2b0a      	cmp	r3, #10
 800215c:	d112      	bne.n	8002184 <Protocal+0x23c>
			{
				Mode = 10;
 800215e:	4b33      	ldr	r3, [pc, #204]	; (800222c <Protocal+0x2e4>)
 8002160:	220a      	movs	r2, #10
 8002162:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8002164:	4b35      	ldr	r3, [pc, #212]	; (800223c <Protocal+0x2f4>)
 8002166:	2201      	movs	r2, #1
 8002168:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 800216a:	4b33      	ldr	r3, [pc, #204]	; (8002238 <Protocal+0x2f0>)
 800216c:	2201      	movs	r2, #1
 800216e:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1010;
 8002170:	4b2f      	ldr	r3, [pc, #188]	; (8002230 <Protocal+0x2e8>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	011b      	lsls	r3, r3, #4
 8002176:	b25b      	sxtb	r3, r3
 8002178:	f043 030a 	orr.w	r3, r3, #10
 800217c:	b25b      	sxtb	r3, r3
 800217e:	b2da      	uxtb	r2, r3
 8002180:	4b2c      	ldr	r3, [pc, #176]	; (8002234 <Protocal+0x2ec>)
 8002182:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1011)
 8002184:	4b28      	ldr	r3, [pc, #160]	; (8002228 <Protocal+0x2e0>)
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	2b0b      	cmp	r3, #11
 800218a:	d112      	bne.n	80021b2 <Protocal+0x26a>
			{
				Mode = 11;
 800218c:	4b27      	ldr	r3, [pc, #156]	; (800222c <Protocal+0x2e4>)
 800218e:	220b      	movs	r2, #11
 8002190:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8002192:	4b2a      	ldr	r3, [pc, #168]	; (800223c <Protocal+0x2f4>)
 8002194:	2201      	movs	r2, #1
 8002196:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 8002198:	4b27      	ldr	r3, [pc, #156]	; (8002238 <Protocal+0x2f0>)
 800219a:	2201      	movs	r2, #1
 800219c:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1011;
 800219e:	4b24      	ldr	r3, [pc, #144]	; (8002230 <Protocal+0x2e8>)
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	011b      	lsls	r3, r3, #4
 80021a4:	b25b      	sxtb	r3, r3
 80021a6:	f043 030b 	orr.w	r3, r3, #11
 80021aa:	b25b      	sxtb	r3, r3
 80021ac:	b2da      	uxtb	r2, r3
 80021ae:	4b21      	ldr	r3, [pc, #132]	; (8002234 <Protocal+0x2ec>)
 80021b0:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1100)
 80021b2:	4b1d      	ldr	r3, [pc, #116]	; (8002228 <Protocal+0x2e0>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	2b0c      	cmp	r3, #12
 80021b8:	d112      	bne.n	80021e0 <Protocal+0x298>
			{
				Mode = 12;
 80021ba:	4b1c      	ldr	r3, [pc, #112]	; (800222c <Protocal+0x2e4>)
 80021bc:	220c      	movs	r2, #12
 80021be:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 80021c0:	4b1e      	ldr	r3, [pc, #120]	; (800223c <Protocal+0x2f4>)
 80021c2:	2201      	movs	r2, #1
 80021c4:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 80021c6:	4b1c      	ldr	r3, [pc, #112]	; (8002238 <Protocal+0x2f0>)
 80021c8:	2201      	movs	r2, #1
 80021ca:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1100;
 80021cc:	4b18      	ldr	r3, [pc, #96]	; (8002230 <Protocal+0x2e8>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	011b      	lsls	r3, r3, #4
 80021d2:	b25b      	sxtb	r3, r3
 80021d4:	f043 030c 	orr.w	r3, r3, #12
 80021d8:	b25b      	sxtb	r3, r3
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	4b15      	ldr	r3, [pc, #84]	; (8002234 <Protocal+0x2ec>)
 80021de:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1101)
 80021e0:	4b11      	ldr	r3, [pc, #68]	; (8002228 <Protocal+0x2e0>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	2b0d      	cmp	r3, #13
 80021e6:	d112      	bne.n	800220e <Protocal+0x2c6>
			{
				Mode = 13;
 80021e8:	4b10      	ldr	r3, [pc, #64]	; (800222c <Protocal+0x2e4>)
 80021ea:	220d      	movs	r2, #13
 80021ec:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 80021ee:	4b13      	ldr	r3, [pc, #76]	; (800223c <Protocal+0x2f4>)
 80021f0:	2201      	movs	r2, #1
 80021f2:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 80021f4:	4b10      	ldr	r3, [pc, #64]	; (8002238 <Protocal+0x2f0>)
 80021f6:	2201      	movs	r2, #1
 80021f8:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1101;
 80021fa:	4b0d      	ldr	r3, [pc, #52]	; (8002230 <Protocal+0x2e8>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	011b      	lsls	r3, r3, #4
 8002200:	b25b      	sxtb	r3, r3
 8002202:	f043 030d 	orr.w	r3, r3, #13
 8002206:	b25b      	sxtb	r3, r3
 8002208:	b2da      	uxtb	r2, r3
 800220a:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <Protocal+0x2ec>)
 800220c:	701a      	strb	r2, [r3, #0]
			}
			if (ModeIN == 0b1110)
 800220e:	4b06      	ldr	r3, [pc, #24]	; (8002228 <Protocal+0x2e0>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	2b0e      	cmp	r3, #14
 8002214:	f040 827e 	bne.w	8002714 <Protocal+0x7cc>
 8002218:	e012      	b.n	8002240 <Protocal+0x2f8>
 800221a:	bf00      	nop
 800221c:	20000418 	.word	0x20000418
 8002220:	20000419 	.word	0x20000419
 8002224:	2000051a 	.word	0x2000051a
 8002228:	2000051f 	.word	0x2000051f
 800222c:	200003fe 	.word	0x200003fe
 8002230:	20000025 	.word	0x20000025
 8002234:	20000520 	.word	0x20000520
 8002238:	200003ff 	.word	0x200003ff
 800223c:	2000051e 	.word	0x2000051e
			{
				Mode = 14;
 8002240:	4bb3      	ldr	r3, [pc, #716]	; (8002510 <Protocal+0x5c8>)
 8002242:	220e      	movs	r2, #14
 8002244:	701a      	strb	r2, [r3, #0]
				State = Frame1;
 8002246:	4bb3      	ldr	r3, [pc, #716]	; (8002514 <Protocal+0x5cc>)
 8002248:	2201      	movs	r2, #1
 800224a:	701a      	strb	r2, [r3, #0]
				Frame = 1;
 800224c:	4bb2      	ldr	r3, [pc, #712]	; (8002518 <Protocal+0x5d0>)
 800224e:	2201      	movs	r2, #1
 8002250:	701a      	strb	r2, [r3, #0]
				CheckSum = (StartBit << 4) | 0b1110;
 8002252:	4bb2      	ldr	r3, [pc, #712]	; (800251c <Protocal+0x5d4>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	011b      	lsls	r3, r3, #4
 8002258:	b25b      	sxtb	r3, r3
 800225a:	f043 030e 	orr.w	r3, r3, #14
 800225e:	b25b      	sxtb	r3, r3
 8002260:	b2da      	uxtb	r2, r3
 8002262:	4baf      	ldr	r3, [pc, #700]	; (8002520 <Protocal+0x5d8>)
 8002264:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			State = Idle;
		}
		break;
 8002266:	e255      	b.n	8002714 <Protocal+0x7cc>
			State = Idle;
 8002268:	4baa      	ldr	r3, [pc, #680]	; (8002514 <Protocal+0x5cc>)
 800226a:	2200      	movs	r2, #0
 800226c:	701a      	strb	r2, [r3, #0]
		break;
 800226e:	e251      	b.n	8002714 <Protocal+0x7cc>
	case Frame1:
		frame1 = dataIn;
 8002270:	89fb      	ldrh	r3, [r7, #14]
 8002272:	b2da      	uxtb	r2, r3
 8002274:	4bab      	ldr	r3, [pc, #684]	; (8002524 <Protocal+0x5dc>)
 8002276:	701a      	strb	r2, [r3, #0]
		checksumtest = CheckSumFunction(CheckSum, Frame, CollectedData);
 8002278:	4ba9      	ldr	r3, [pc, #676]	; (8002520 <Protocal+0x5d8>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	4aa6      	ldr	r2, [pc, #664]	; (8002518 <Protocal+0x5d0>)
 800227e:	7811      	ldrb	r1, [r2, #0]
 8002280:	4aa9      	ldr	r2, [pc, #676]	; (8002528 <Protocal+0x5e0>)
 8002282:	8812      	ldrh	r2, [r2, #0]
 8002284:	b2d2      	uxtb	r2, r2
 8002286:	4618      	mov	r0, r3
 8002288:	f000 fa7a 	bl	8002780 <CheckSumFunction>
 800228c:	4603      	mov	r3, r0
 800228e:	b2da      	uxtb	r2, r3
 8002290:	4ba6      	ldr	r3, [pc, #664]	; (800252c <Protocal+0x5e4>)
 8002292:	701a      	strb	r2, [r3, #0]
			if (frame1 == checksumtest)
 8002294:	4ba3      	ldr	r3, [pc, #652]	; (8002524 <Protocal+0x5dc>)
 8002296:	781a      	ldrb	r2, [r3, #0]
 8002298:	4ba4      	ldr	r3, [pc, #656]	; (800252c <Protocal+0x5e4>)
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	429a      	cmp	r2, r3
 800229e:	f040 8169 	bne.w	8002574 <Protocal+0x62c>
			{
				UARTsuccess += 1;
 80022a2:	4ba3      	ldr	r3, [pc, #652]	; (8002530 <Protocal+0x5e8>)
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	3301      	adds	r3, #1
 80022a8:	b2da      	uxtb	r2, r3
 80022aa:	4ba1      	ldr	r3, [pc, #644]	; (8002530 <Protocal+0x5e8>)
 80022ac:	701a      	strb	r2, [r3, #0]
				if (Mode == 2 || Mode == 3 || Mode == 12 || Mode == 13 || Mode == 14)
 80022ae:	4b98      	ldr	r3, [pc, #608]	; (8002510 <Protocal+0x5c8>)
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d00f      	beq.n	80022d6 <Protocal+0x38e>
 80022b6:	4b96      	ldr	r3, [pc, #600]	; (8002510 <Protocal+0x5c8>)
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	2b03      	cmp	r3, #3
 80022bc:	d00b      	beq.n	80022d6 <Protocal+0x38e>
 80022be:	4b94      	ldr	r3, [pc, #592]	; (8002510 <Protocal+0x5c8>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	2b0c      	cmp	r3, #12
 80022c4:	d007      	beq.n	80022d6 <Protocal+0x38e>
 80022c6:	4b92      	ldr	r3, [pc, #584]	; (8002510 <Protocal+0x5c8>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	2b0d      	cmp	r3, #13
 80022cc:	d003      	beq.n	80022d6 <Protocal+0x38e>
 80022ce:	4b90      	ldr	r3, [pc, #576]	; (8002510 <Protocal+0x5c8>)
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	2b0e      	cmp	r3, #14
 80022d4:	d101      	bne.n	80022da <Protocal+0x392>
				{
					WriteACK1();
 80022d6:	f000 fa83 	bl	80027e0 <WriteACK1>
				}
				if (Mode == 8) // Go to Station N
 80022da:	4b8d      	ldr	r3, [pc, #564]	; (8002510 <Protocal+0x5c8>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	2b08      	cmp	r3, #8
 80022e0:	d10a      	bne.n	80022f8 <Protocal+0x3b0>
				{
					WriteACK1();
 80022e2:	f000 fa7d 	bl	80027e0 <WriteACK1>
					StartMoving = 1;
 80022e6:	4b93      	ldr	r3, [pc, #588]	; (8002534 <Protocal+0x5ec>)
 80022e8:	2201      	movs	r2, #1
 80022ea:	701a      	strb	r2, [r3, #0]
					NextStation = 0;
 80022ec:	4b92      	ldr	r3, [pc, #584]	; (8002538 <Protocal+0x5f0>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	701a      	strb	r2, [r3, #0]
					FinishedTask = 0;
 80022f2:	4b92      	ldr	r3, [pc, #584]	; (800253c <Protocal+0x5f4>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	701a      	strb	r2, [r3, #0]
				}
				if (Mode == 9)
 80022f8:	4b85      	ldr	r3, [pc, #532]	; (8002510 <Protocal+0x5c8>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b09      	cmp	r3, #9
 80022fe:	d126      	bne.n	800234e <Protocal+0x406>
				{
					//send current station**************************************************************************
					if (FinishedTask)
 8002300:	4b8e      	ldr	r3, [pc, #568]	; (800253c <Protocal+0x5f4>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d002      	beq.n	800230e <Protocal+0x3c6>
					{
						WriteACK2();
 8002308:	f000 fa7c 	bl	8002804 <WriteACK2>
 800230c:	e01f      	b.n	800234e <Protocal+0x406>
					}
					else
					{
						WriteACK1();
 800230e:	f000 fa67 	bl	80027e0 <WriteACK1>
						uint8_t temp[] = {153,0,GoToStation[NextStation],CheckSumFunction(153, 2, GoToStation[NextStation])};
 8002312:	2399      	movs	r3, #153	; 0x99
 8002314:	773b      	strb	r3, [r7, #28]
 8002316:	2300      	movs	r3, #0
 8002318:	777b      	strb	r3, [r7, #29]
 800231a:	4b87      	ldr	r3, [pc, #540]	; (8002538 <Protocal+0x5f0>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	461a      	mov	r2, r3
 8002320:	4b87      	ldr	r3, [pc, #540]	; (8002540 <Protocal+0x5f8>)
 8002322:	5c9b      	ldrb	r3, [r3, r2]
 8002324:	77bb      	strb	r3, [r7, #30]
 8002326:	4b84      	ldr	r3, [pc, #528]	; (8002538 <Protocal+0x5f0>)
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	461a      	mov	r2, r3
 800232c:	4b84      	ldr	r3, [pc, #528]	; (8002540 <Protocal+0x5f8>)
 800232e:	5c9b      	ldrb	r3, [r3, r2]
 8002330:	461a      	mov	r2, r3
 8002332:	2102      	movs	r1, #2
 8002334:	2099      	movs	r0, #153	; 0x99
 8002336:	f000 fa23 	bl	8002780 <CheckSumFunction>
 800233a:	4603      	mov	r3, r0
 800233c:	b2db      	uxtb	r3, r3
 800233e:	77fb      	strb	r3, [r7, #31]
						UARTTxWrite(&UART2, temp, 4) ;
 8002340:	f107 031c 	add.w	r3, r7, #28
 8002344:	2204      	movs	r2, #4
 8002346:	4619      	mov	r1, r3
 8002348:	487e      	ldr	r0, [pc, #504]	; (8002544 <Protocal+0x5fc>)
 800234a:	f7ff fdb3 	bl	8001eb4 <UARTTxWrite>
					}
				}
				if (Mode == 10) //Decimal 4 degree
 800234e:	4b70      	ldr	r3, [pc, #448]	; (8002510 <Protocal+0x5c8>)
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	2b0a      	cmp	r3, #10
 8002354:	d17d      	bne.n	8002452 <Protocal+0x50a>
				{
					if (FinishedTask)
 8002356:	4b79      	ldr	r3, [pc, #484]	; (800253c <Protocal+0x5f4>)
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d002      	beq.n	8002364 <Protocal+0x41c>
					{
						WriteACK2();
 800235e:	f000 fa51 	bl	8002804 <WriteACK2>
 8002362:	e076      	b.n	8002452 <Protocal+0x50a>
					}
					else
					{
						WriteACK1();
 8002364:	f000 fa3c 	bl	80027e0 <WriteACK1>
						CurrentAngle1 = (int8_t)(Degree * 10000 * 3.14159265 / 256 /180) ;
 8002368:	4b77      	ldr	r3, [pc, #476]	; (8002548 <Protocal+0x600>)
 800236a:	edd3 7a00 	vldr	s15, [r3]
 800236e:	ed9f 7a77 	vldr	s14, [pc, #476]	; 800254c <Protocal+0x604>
 8002372:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002376:	ee17 0a90 	vmov	r0, s15
 800237a:	f7fe f891 	bl	80004a0 <__aeabi_f2d>
 800237e:	a362      	add	r3, pc, #392	; (adr r3, 8002508 <Protocal+0x5c0>)
 8002380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002384:	f7fe f8e4 	bl	8000550 <__aeabi_dmul>
 8002388:	4602      	mov	r2, r0
 800238a:	460b      	mov	r3, r1
 800238c:	4610      	mov	r0, r2
 800238e:	4619      	mov	r1, r3
 8002390:	f04f 0200 	mov.w	r2, #0
 8002394:	4b6e      	ldr	r3, [pc, #440]	; (8002550 <Protocal+0x608>)
 8002396:	f7fe fa05 	bl	80007a4 <__aeabi_ddiv>
 800239a:	4602      	mov	r2, r0
 800239c:	460b      	mov	r3, r1
 800239e:	4610      	mov	r0, r2
 80023a0:	4619      	mov	r1, r3
 80023a2:	f04f 0200 	mov.w	r2, #0
 80023a6:	4b6b      	ldr	r3, [pc, #428]	; (8002554 <Protocal+0x60c>)
 80023a8:	f7fe f9fc 	bl	80007a4 <__aeabi_ddiv>
 80023ac:	4602      	mov	r2, r0
 80023ae:	460b      	mov	r3, r1
 80023b0:	4610      	mov	r0, r2
 80023b2:	4619      	mov	r1, r3
 80023b4:	f7fe fb7c 	bl	8000ab0 <__aeabi_d2iz>
 80023b8:	4603      	mov	r3, r0
 80023ba:	b25b      	sxtb	r3, r3
 80023bc:	b2da      	uxtb	r2, r3
 80023be:	4b66      	ldr	r3, [pc, #408]	; (8002558 <Protocal+0x610>)
 80023c0:	701a      	strb	r2, [r3, #0]
						CurrentAngle2 = (int8_t)((int)(Degree* 10000 * 3.14159265 / 180) % 256) ;
 80023c2:	4b61      	ldr	r3, [pc, #388]	; (8002548 <Protocal+0x600>)
 80023c4:	edd3 7a00 	vldr	s15, [r3]
 80023c8:	ed9f 7a60 	vldr	s14, [pc, #384]	; 800254c <Protocal+0x604>
 80023cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023d0:	ee17 0a90 	vmov	r0, s15
 80023d4:	f7fe f864 	bl	80004a0 <__aeabi_f2d>
 80023d8:	a34b      	add	r3, pc, #300	; (adr r3, 8002508 <Protocal+0x5c0>)
 80023da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023de:	f7fe f8b7 	bl	8000550 <__aeabi_dmul>
 80023e2:	4602      	mov	r2, r0
 80023e4:	460b      	mov	r3, r1
 80023e6:	4610      	mov	r0, r2
 80023e8:	4619      	mov	r1, r3
 80023ea:	f04f 0200 	mov.w	r2, #0
 80023ee:	4b59      	ldr	r3, [pc, #356]	; (8002554 <Protocal+0x60c>)
 80023f0:	f7fe f9d8 	bl	80007a4 <__aeabi_ddiv>
 80023f4:	4602      	mov	r2, r0
 80023f6:	460b      	mov	r3, r1
 80023f8:	4610      	mov	r0, r2
 80023fa:	4619      	mov	r1, r3
 80023fc:	f7fe fb58 	bl	8000ab0 <__aeabi_d2iz>
 8002400:	4603      	mov	r3, r0
 8002402:	425a      	negs	r2, r3
 8002404:	b2db      	uxtb	r3, r3
 8002406:	b2d2      	uxtb	r2, r2
 8002408:	bf58      	it	pl
 800240a:	4253      	negpl	r3, r2
 800240c:	b2da      	uxtb	r2, r3
 800240e:	4b53      	ldr	r3, [pc, #332]	; (800255c <Protocal+0x614>)
 8002410:	701a      	strb	r2, [r3, #0]
						uint8_t temp[] = {154,CurrentAngle1, CurrentAngle2,CheckSumFunction(154, 2, CurrentAngle1+CurrentAngle2)};
 8002412:	239a      	movs	r3, #154	; 0x9a
 8002414:	763b      	strb	r3, [r7, #24]
 8002416:	4b50      	ldr	r3, [pc, #320]	; (8002558 <Protocal+0x610>)
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	767b      	strb	r3, [r7, #25]
 800241c:	4b4f      	ldr	r3, [pc, #316]	; (800255c <Protocal+0x614>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	76bb      	strb	r3, [r7, #26]
 8002422:	4b4d      	ldr	r3, [pc, #308]	; (8002558 <Protocal+0x610>)
 8002424:	781a      	ldrb	r2, [r3, #0]
 8002426:	4b4d      	ldr	r3, [pc, #308]	; (800255c <Protocal+0x614>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	4413      	add	r3, r2
 800242c:	b2db      	uxtb	r3, r3
 800242e:	461a      	mov	r2, r3
 8002430:	2102      	movs	r1, #2
 8002432:	209a      	movs	r0, #154	; 0x9a
 8002434:	f000 f9a4 	bl	8002780 <CheckSumFunction>
 8002438:	4603      	mov	r3, r0
 800243a:	b2db      	uxtb	r3, r3
 800243c:	76fb      	strb	r3, [r7, #27]
						UARTTxWrite(&UART2, temp, 4);
 800243e:	f107 0318 	add.w	r3, r7, #24
 8002442:	2204      	movs	r2, #4
 8002444:	4619      	mov	r1, r3
 8002446:	483f      	ldr	r0, [pc, #252]	; (8002544 <Protocal+0x5fc>)
 8002448:	f7ff fd34 	bl	8001eb4 <UARTTxWrite>
						n = 0;
 800244c:	4b44      	ldr	r3, [pc, #272]	; (8002560 <Protocal+0x618>)
 800244e:	2200      	movs	r2, #0
 8002450:	801a      	strh	r2, [r3, #0]
						//read Ack in while loop
					}
				}
				if (Mode == 11) //error; send now speed and top speed
 8002452:	4b2f      	ldr	r3, [pc, #188]	; (8002510 <Protocal+0x5c8>)
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	2b0b      	cmp	r3, #11
 8002458:	d147      	bne.n	80024ea <Protocal+0x5a2>
				{
					if (FinishedTask)
 800245a:	4b38      	ldr	r3, [pc, #224]	; (800253c <Protocal+0x5f4>)
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d002      	beq.n	8002468 <Protocal+0x520>
					{
						WriteACK2();
 8002462:	f000 f9cf 	bl	8002804 <WriteACK2>
 8002466:	e040      	b.n	80024ea <Protocal+0x5a2>
					}
					else
					{
						WriteACK1();
 8002468:	f000 f9ba 	bl	80027e0 <WriteACK1>
						uint8_t temp[] = {155,0,(int8_t)VmaxReal * 255 / 10,CheckSumFunction(155, 2, (int8_t)VmaxReal * 255 / 10)};
 800246c:	239b      	movs	r3, #155	; 0x9b
 800246e:	753b      	strb	r3, [r7, #20]
 8002470:	2300      	movs	r3, #0
 8002472:	757b      	strb	r3, [r7, #21]
 8002474:	4b3b      	ldr	r3, [pc, #236]	; (8002564 <Protocal+0x61c>)
 8002476:	edd3 7a00 	vldr	s15, [r3]
 800247a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800247e:	edc7 7a01 	vstr	s15, [r7, #4]
 8002482:	793b      	ldrb	r3, [r7, #4]
 8002484:	b25b      	sxtb	r3, r3
 8002486:	461a      	mov	r2, r3
 8002488:	4613      	mov	r3, r2
 800248a:	021b      	lsls	r3, r3, #8
 800248c:	1a9b      	subs	r3, r3, r2
 800248e:	4a36      	ldr	r2, [pc, #216]	; (8002568 <Protocal+0x620>)
 8002490:	fb82 1203 	smull	r1, r2, r2, r3
 8002494:	1092      	asrs	r2, r2, #2
 8002496:	17db      	asrs	r3, r3, #31
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	b2db      	uxtb	r3, r3
 800249c:	75bb      	strb	r3, [r7, #22]
 800249e:	4b31      	ldr	r3, [pc, #196]	; (8002564 <Protocal+0x61c>)
 80024a0:	edd3 7a00 	vldr	s15, [r3]
 80024a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024a8:	edc7 7a01 	vstr	s15, [r7, #4]
 80024ac:	793b      	ldrb	r3, [r7, #4]
 80024ae:	b25b      	sxtb	r3, r3
 80024b0:	461a      	mov	r2, r3
 80024b2:	4613      	mov	r3, r2
 80024b4:	021b      	lsls	r3, r3, #8
 80024b6:	1a9b      	subs	r3, r3, r2
 80024b8:	4a2b      	ldr	r2, [pc, #172]	; (8002568 <Protocal+0x620>)
 80024ba:	fb82 1203 	smull	r1, r2, r2, r3
 80024be:	1092      	asrs	r2, r2, #2
 80024c0:	17db      	asrs	r3, r3, #31
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	461a      	mov	r2, r3
 80024c8:	2102      	movs	r1, #2
 80024ca:	209b      	movs	r0, #155	; 0x9b
 80024cc:	f000 f958 	bl	8002780 <CheckSumFunction>
 80024d0:	4603      	mov	r3, r0
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	75fb      	strb	r3, [r7, #23]
						UARTTxWrite(&UART2, temp, 4) ;
 80024d6:	f107 0314 	add.w	r3, r7, #20
 80024da:	2204      	movs	r2, #4
 80024dc:	4619      	mov	r1, r3
 80024de:	4819      	ldr	r0, [pc, #100]	; (8002544 <Protocal+0x5fc>)
 80024e0:	f7ff fce8 	bl	8001eb4 <UARTTxWrite>
						//send Vmax
						n = 0;
 80024e4:	4b1e      	ldr	r3, [pc, #120]	; (8002560 <Protocal+0x618>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	801a      	strh	r2, [r3, #0]
						//read Ack in while loop
					}

				}
				if (Mode == 14)
 80024ea:	4b09      	ldr	r3, [pc, #36]	; (8002510 <Protocal+0x5c8>)
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	2b0e      	cmp	r3, #14
 80024f0:	d105      	bne.n	80024fe <Protocal+0x5b6>
				{
					StartSetHome = 1;
 80024f2:	4b1e      	ldr	r3, [pc, #120]	; (800256c <Protocal+0x624>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	701a      	strb	r2, [r3, #0]
					SetHomeFlag = 0;
 80024f8:	4b1d      	ldr	r3, [pc, #116]	; (8002570 <Protocal+0x628>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	701a      	strb	r2, [r3, #0]
				}
				State = Idle;
 80024fe:	4b05      	ldr	r3, [pc, #20]	; (8002514 <Protocal+0x5cc>)
 8002500:	2200      	movs	r2, #0
 8002502:	701a      	strb	r2, [r3, #0]
			{
				Mode = 0;
				UARTerror += 1;
				State = Idle;
			}
		break;
 8002504:	e107      	b.n	8002716 <Protocal+0x7ce>
 8002506:	bf00      	nop
 8002508:	53c8d4f1 	.word	0x53c8d4f1
 800250c:	400921fb 	.word	0x400921fb
 8002510:	200003fe 	.word	0x200003fe
 8002514:	2000051e 	.word	0x2000051e
 8002518:	200003ff 	.word	0x200003ff
 800251c:	20000025 	.word	0x20000025
 8002520:	20000520 	.word	0x20000520
 8002524:	20000517 	.word	0x20000517
 8002528:	20000522 	.word	0x20000522
 800252c:	2000051c 	.word	0x2000051c
 8002530:	20000418 	.word	0x20000418
 8002534:	20000460 	.word	0x20000460
 8002538:	200004de 	.word	0x200004de
 800253c:	200004dd 	.word	0x200004dd
 8002540:	200004e8 	.word	0x200004e8
 8002544:	200002e4 	.word	0x200002e4
 8002548:	2000050c 	.word	0x2000050c
 800254c:	461c4000 	.word	0x461c4000
 8002550:	40700000 	.word	0x40700000
 8002554:	40668000 	.word	0x40668000
 8002558:	20000524 	.word	0x20000524
 800255c:	20000525 	.word	0x20000525
 8002560:	200003fc 	.word	0x200003fc
 8002564:	200004a8 	.word	0x200004a8
 8002568:	66666667 	.word	0x66666667
 800256c:	200004c1 	.word	0x200004c1
 8002570:	200004c0 	.word	0x200004c0
				Mode = 0;
 8002574:	4b70      	ldr	r3, [pc, #448]	; (8002738 <Protocal+0x7f0>)
 8002576:	2200      	movs	r2, #0
 8002578:	701a      	strb	r2, [r3, #0]
				UARTerror += 1;
 800257a:	4b70      	ldr	r3, [pc, #448]	; (800273c <Protocal+0x7f4>)
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	3301      	adds	r3, #1
 8002580:	b2da      	uxtb	r2, r3
 8002582:	4b6e      	ldr	r3, [pc, #440]	; (800273c <Protocal+0x7f4>)
 8002584:	701a      	strb	r2, [r3, #0]
				State = Idle;
 8002586:	4b6e      	ldr	r3, [pc, #440]	; (8002740 <Protocal+0x7f8>)
 8002588:	2200      	movs	r2, #0
 800258a:	701a      	strb	r2, [r3, #0]
		break;
 800258c:	e0c3      	b.n	8002716 <Protocal+0x7ce>

	case Frame2_1:
		CollectedData = dataIn;
 800258e:	89fa      	ldrh	r2, [r7, #14]
 8002590:	4b6c      	ldr	r3, [pc, #432]	; (8002744 <Protocal+0x7fc>)
 8002592:	801a      	strh	r2, [r3, #0]
		State = Frame2_2;
 8002594:	4b6a      	ldr	r3, [pc, #424]	; (8002740 <Protocal+0x7f8>)
 8002596:	2203      	movs	r2, #3
 8002598:	701a      	strb	r2, [r3, #0]
		break;
 800259a:	e0bc      	b.n	8002716 <Protocal+0x7ce>
	case Frame2_2:
		CollectedData2 = dataIn;
 800259c:	89fa      	ldrh	r2, [r7, #14]
 800259e:	4b6a      	ldr	r3, [pc, #424]	; (8002748 <Protocal+0x800>)
 80025a0:	801a      	strh	r2, [r3, #0]
		State = CheckSum2;
 80025a2:	4b67      	ldr	r3, [pc, #412]	; (8002740 <Protocal+0x7f8>)
 80025a4:	2206      	movs	r2, #6
 80025a6:	701a      	strb	r2, [r3, #0]
		break;
 80025a8:	e0b5      	b.n	8002716 <Protocal+0x7ce>
	case CheckSum2:
		frame2 = dataIn;
 80025aa:	89fb      	ldrh	r3, [r7, #14]
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	4b67      	ldr	r3, [pc, #412]	; (800274c <Protocal+0x804>)
 80025b0:	701a      	strb	r2, [r3, #0]
		checksumtest = CheckSumFunction(CheckSum, Frame, CollectedData + CollectedData2);
 80025b2:	4b67      	ldr	r3, [pc, #412]	; (8002750 <Protocal+0x808>)
 80025b4:	7818      	ldrb	r0, [r3, #0]
 80025b6:	4b67      	ldr	r3, [pc, #412]	; (8002754 <Protocal+0x80c>)
 80025b8:	7819      	ldrb	r1, [r3, #0]
 80025ba:	4b62      	ldr	r3, [pc, #392]	; (8002744 <Protocal+0x7fc>)
 80025bc:	881b      	ldrh	r3, [r3, #0]
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	4b61      	ldr	r3, [pc, #388]	; (8002748 <Protocal+0x800>)
 80025c2:	881b      	ldrh	r3, [r3, #0]
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	4413      	add	r3, r2
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	461a      	mov	r2, r3
 80025cc:	f000 f8d8 	bl	8002780 <CheckSumFunction>
 80025d0:	4603      	mov	r3, r0
 80025d2:	b2da      	uxtb	r2, r3
 80025d4:	4b60      	ldr	r3, [pc, #384]	; (8002758 <Protocal+0x810>)
 80025d6:	701a      	strb	r2, [r3, #0]
		if (frame2 == checksumtest)
 80025d8:	4b5c      	ldr	r3, [pc, #368]	; (800274c <Protocal+0x804>)
 80025da:	781a      	ldrb	r2, [r3, #0]
 80025dc:	4b5e      	ldr	r3, [pc, #376]	; (8002758 <Protocal+0x810>)
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	f040 8083 	bne.w	80026ec <Protocal+0x7a4>
		{
			UARTsuccess += 1;
 80025e6:	4b5d      	ldr	r3, [pc, #372]	; (800275c <Protocal+0x814>)
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	3301      	adds	r3, #1
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	4b5b      	ldr	r3, [pc, #364]	; (800275c <Protocal+0x814>)
 80025f0:	701a      	strb	r2, [r3, #0]
			if (Mode == 4)
 80025f2:	4b51      	ldr	r3, [pc, #324]	; (8002738 <Protocal+0x7f0>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	2b04      	cmp	r3, #4
 80025f8:	d11d      	bne.n	8002636 <Protocal+0x6ee>
			{
				VmaxRPM = (double)CollectedData2/255*10 ;
 80025fa:	4b53      	ldr	r3, [pc, #332]	; (8002748 <Protocal+0x800>)
 80025fc:	881b      	ldrh	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f7fd ff2c 	bl	800045c <__aeabi_ui2d>
 8002604:	a346      	add	r3, pc, #280	; (adr r3, 8002720 <Protocal+0x7d8>)
 8002606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800260a:	f7fe f8cb 	bl	80007a4 <__aeabi_ddiv>
 800260e:	4602      	mov	r2, r0
 8002610:	460b      	mov	r3, r1
 8002612:	4610      	mov	r0, r2
 8002614:	4619      	mov	r1, r3
 8002616:	f04f 0200 	mov.w	r2, #0
 800261a:	4b51      	ldr	r3, [pc, #324]	; (8002760 <Protocal+0x818>)
 800261c:	f7fd ff98 	bl	8000550 <__aeabi_dmul>
 8002620:	4602      	mov	r2, r0
 8002622:	460b      	mov	r3, r1
 8002624:	4610      	mov	r0, r2
 8002626:	4619      	mov	r1, r3
 8002628:	f7fe fa8a 	bl	8000b40 <__aeabi_d2f>
 800262c:	4603      	mov	r3, r0
 800262e:	4a4d      	ldr	r2, [pc, #308]	; (8002764 <Protocal+0x81c>)
 8002630:	6013      	str	r3, [r2, #0]
				WriteACK1();
 8002632:	f000 f8d5 	bl	80027e0 <WriteACK1>
			}
			if (Mode == 5)
 8002636:	4b40      	ldr	r3, [pc, #256]	; (8002738 <Protocal+0x7f0>)
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	2b05      	cmp	r3, #5
 800263c:	d145      	bne.n	80026ca <Protocal+0x782>
			{
				Station[0] = (((double)CollectedData * 256) + ((double)CollectedData2))/10000/3.14159265*180;
 800263e:	4b41      	ldr	r3, [pc, #260]	; (8002744 <Protocal+0x7fc>)
 8002640:	881b      	ldrh	r3, [r3, #0]
 8002642:	4618      	mov	r0, r3
 8002644:	f7fd ff0a 	bl	800045c <__aeabi_ui2d>
 8002648:	f04f 0200 	mov.w	r2, #0
 800264c:	4b46      	ldr	r3, [pc, #280]	; (8002768 <Protocal+0x820>)
 800264e:	f7fd ff7f 	bl	8000550 <__aeabi_dmul>
 8002652:	4602      	mov	r2, r0
 8002654:	460b      	mov	r3, r1
 8002656:	4614      	mov	r4, r2
 8002658:	461d      	mov	r5, r3
 800265a:	4b3b      	ldr	r3, [pc, #236]	; (8002748 <Protocal+0x800>)
 800265c:	881b      	ldrh	r3, [r3, #0]
 800265e:	4618      	mov	r0, r3
 8002660:	f7fd fefc 	bl	800045c <__aeabi_ui2d>
 8002664:	4602      	mov	r2, r0
 8002666:	460b      	mov	r3, r1
 8002668:	4620      	mov	r0, r4
 800266a:	4629      	mov	r1, r5
 800266c:	f7fd fdba 	bl	80001e4 <__adddf3>
 8002670:	4602      	mov	r2, r0
 8002672:	460b      	mov	r3, r1
 8002674:	4610      	mov	r0, r2
 8002676:	4619      	mov	r1, r3
 8002678:	a32b      	add	r3, pc, #172	; (adr r3, 8002728 <Protocal+0x7e0>)
 800267a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800267e:	f7fe f891 	bl	80007a4 <__aeabi_ddiv>
 8002682:	4602      	mov	r2, r0
 8002684:	460b      	mov	r3, r1
 8002686:	4610      	mov	r0, r2
 8002688:	4619      	mov	r1, r3
 800268a:	a329      	add	r3, pc, #164	; (adr r3, 8002730 <Protocal+0x7e8>)
 800268c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002690:	f7fe f888 	bl	80007a4 <__aeabi_ddiv>
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4610      	mov	r0, r2
 800269a:	4619      	mov	r1, r3
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	4b32      	ldr	r3, [pc, #200]	; (800276c <Protocal+0x824>)
 80026a2:	f7fd ff55 	bl	8000550 <__aeabi_dmul>
 80026a6:	4602      	mov	r2, r0
 80026a8:	460b      	mov	r3, r1
 80026aa:	4610      	mov	r0, r2
 80026ac:	4619      	mov	r1, r3
 80026ae:	f7fe fa27 	bl	8000b00 <__aeabi_d2uiz>
 80026b2:	4603      	mov	r3, r0
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	4b2e      	ldr	r3, [pc, #184]	; (8002770 <Protocal+0x828>)
 80026b8:	801a      	strh	r2, [r3, #0]
				GoToStation[0] = 0;
 80026ba:	4b2e      	ldr	r3, [pc, #184]	; (8002774 <Protocal+0x82c>)
 80026bc:	2200      	movs	r2, #0
 80026be:	701a      	strb	r2, [r3, #0]
				HowMuchStation = 1;
 80026c0:	4b2d      	ldr	r3, [pc, #180]	; (8002778 <Protocal+0x830>)
 80026c2:	2201      	movs	r2, #1
 80026c4:	701a      	strb	r2, [r3, #0]
				WriteACK1();
 80026c6:	f000 f88b 	bl	80027e0 <WriteACK1>
			}
			if (Mode == 6)
 80026ca:	4b1b      	ldr	r3, [pc, #108]	; (8002738 <Protocal+0x7f0>)
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	2b06      	cmp	r3, #6
 80026d0:	d108      	bne.n	80026e4 <Protocal+0x79c>
			{
				GoToStation[0] = dataIn;
 80026d2:	89fb      	ldrh	r3, [r7, #14]
 80026d4:	b2da      	uxtb	r2, r3
 80026d6:	4b27      	ldr	r3, [pc, #156]	; (8002774 <Protocal+0x82c>)
 80026d8:	701a      	strb	r2, [r3, #0]
				HowMuchStation = 1;
 80026da:	4b27      	ldr	r3, [pc, #156]	; (8002778 <Protocal+0x830>)
 80026dc:	2201      	movs	r2, #1
 80026de:	701a      	strb	r2, [r3, #0]
				WriteACK1();
 80026e0:	f000 f87e 	bl	80027e0 <WriteACK1>
			if (Mode == 7)
			{
				//recieved n station
			}

			State = Idle;
 80026e4:	4b16      	ldr	r3, [pc, #88]	; (8002740 <Protocal+0x7f8>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	701a      	strb	r2, [r3, #0]
		{
			UARTerror += 1;
			State = Idle;
		}

		break;
 80026ea:	e014      	b.n	8002716 <Protocal+0x7ce>
			UARTerror += 1;
 80026ec:	4b13      	ldr	r3, [pc, #76]	; (800273c <Protocal+0x7f4>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	3301      	adds	r3, #1
 80026f2:	b2da      	uxtb	r2, r3
 80026f4:	4b11      	ldr	r3, [pc, #68]	; (800273c <Protocal+0x7f4>)
 80026f6:	701a      	strb	r2, [r3, #0]
			State = Idle;
 80026f8:	4b11      	ldr	r3, [pc, #68]	; (8002740 <Protocal+0x7f8>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	701a      	strb	r2, [r3, #0]
		break;
 80026fe:	e00a      	b.n	8002716 <Protocal+0x7ce>
	case Frame3_n:
		n_Station = dataIn;
 8002700:	89fb      	ldrh	r3, [r7, #14]
 8002702:	b2da      	uxtb	r2, r3
 8002704:	4b1d      	ldr	r3, [pc, #116]	; (800277c <Protocal+0x834>)
 8002706:	701a      	strb	r2, [r3, #0]
		State = Frame3_station;
 8002708:	4b0d      	ldr	r3, [pc, #52]	; (8002740 <Protocal+0x7f8>)
 800270a:	2205      	movs	r2, #5
 800270c:	701a      	strb	r2, [r3, #0]
		break;
 800270e:	e002      	b.n	8002716 <Protocal+0x7ce>
	case Frame3_station:
		break;
 8002710:	bf00      	nop
 8002712:	e000      	b.n	8002716 <Protocal+0x7ce>
		break;
 8002714:	bf00      	nop
	}
}
 8002716:	bf00      	nop
 8002718:	3720      	adds	r7, #32
 800271a:	46bd      	mov	sp, r7
 800271c:	bdb0      	pop	{r4, r5, r7, pc}
 800271e:	bf00      	nop
 8002720:	00000000 	.word	0x00000000
 8002724:	406fe000 	.word	0x406fe000
 8002728:	00000000 	.word	0x00000000
 800272c:	40c38800 	.word	0x40c38800
 8002730:	53c8d4f1 	.word	0x53c8d4f1
 8002734:	400921fb 	.word	0x400921fb
 8002738:	200003fe 	.word	0x200003fe
 800273c:	20000419 	.word	0x20000419
 8002740:	2000051e 	.word	0x2000051e
 8002744:	20000522 	.word	0x20000522
 8002748:	20000526 	.word	0x20000526
 800274c:	20000518 	.word	0x20000518
 8002750:	20000520 	.word	0x20000520
 8002754:	200003ff 	.word	0x200003ff
 8002758:	2000051c 	.word	0x2000051c
 800275c:	20000418 	.word	0x20000418
 8002760:	40240000 	.word	0x40240000
 8002764:	20000020 	.word	0x20000020
 8002768:	40700000 	.word	0x40700000
 800276c:	40668000 	.word	0x40668000
 8002770:	20000404 	.word	0x20000404
 8002774:	200004e8 	.word	0x200004e8
 8002778:	200004df 	.word	0x200004df
 800277c:	20000400 	.word	0x20000400

08002780 <CheckSumFunction>:

int16_t CheckSumFunction(uint8_t CheckSum, uint8_t Frame, uint8_t Data)
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	4603      	mov	r3, r0
 8002788:	71fb      	strb	r3, [r7, #7]
 800278a:	460b      	mov	r3, r1
 800278c:	71bb      	strb	r3, [r7, #6]
 800278e:	4613      	mov	r3, r2
 8002790:	717b      	strb	r3, [r7, #5]
	uint16_t result = 0;
 8002792:	2300      	movs	r3, #0
 8002794:	81fb      	strh	r3, [r7, #14]
	if (Frame == 1)
 8002796:	79bb      	ldrb	r3, [r7, #6]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d103      	bne.n	80027a4 <CheckSumFunction+0x24>
	{
		result = ~(CheckSum);
 800279c:	79fb      	ldrb	r3, [r7, #7]
 800279e:	b29b      	uxth	r3, r3
 80027a0:	43db      	mvns	r3, r3
 80027a2:	81fb      	strh	r3, [r7, #14]
	}
	if (Frame == 2)
 80027a4:	79bb      	ldrb	r3, [r7, #6]
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d107      	bne.n	80027ba <CheckSumFunction+0x3a>
	{
		result = ~((CheckSum)+Data);
 80027aa:	79fb      	ldrb	r3, [r7, #7]
 80027ac:	b29a      	uxth	r2, r3
 80027ae:	797b      	ldrb	r3, [r7, #5]
 80027b0:	b29b      	uxth	r3, r3
 80027b2:	4413      	add	r3, r2
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	43db      	mvns	r3, r3
 80027b8:	81fb      	strh	r3, [r7, #14]
	}
	if (Frame == 3)
 80027ba:	79bb      	ldrb	r3, [r7, #6]
 80027bc:	2b03      	cmp	r3, #3
 80027be:	d107      	bne.n	80027d0 <CheckSumFunction+0x50>
	{
		result = ~((CheckSum)+Data);
 80027c0:	79fb      	ldrb	r3, [r7, #7]
 80027c2:	b29a      	uxth	r2, r3
 80027c4:	797b      	ldrb	r3, [r7, #5]
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	4413      	add	r3, r2
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	43db      	mvns	r3, r3
 80027ce:	81fb      	strh	r3, [r7, #14]
	}
	return result;
 80027d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <WriteACK1>:

void WriteACK1()
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
	//*********write ACK1*****************
	uint8_t temp[] = {0x58, 0b01110101};
 80027e6:	f247 5358 	movw	r3, #30040	; 0x7558
 80027ea:	80bb      	strh	r3, [r7, #4]
	UARTTxWrite(&UART2, temp, 2);
 80027ec:	1d3b      	adds	r3, r7, #4
 80027ee:	2202      	movs	r2, #2
 80027f0:	4619      	mov	r1, r3
 80027f2:	4803      	ldr	r0, [pc, #12]	; (8002800 <WriteACK1+0x20>)
 80027f4:	f7ff fb5e 	bl	8001eb4 <UARTTxWrite>
	//************************************
}
 80027f8:	bf00      	nop
 80027fa:	3708      	adds	r7, #8
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	200002e4 	.word	0x200002e4

08002804 <WriteACK2>:
void WriteACK2()
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
	//*********write ACK2*****************
	uint8_t temp[] = {70, 0x6e};
 800280a:	f646 6346 	movw	r3, #28230	; 0x6e46
 800280e:	80bb      	strh	r3, [r7, #4]
	UARTTxWrite(&UART2, temp, 2);
 8002810:	1d3b      	adds	r3, r7, #4
 8002812:	2202      	movs	r2, #2
 8002814:	4619      	mov	r1, r3
 8002816:	4803      	ldr	r0, [pc, #12]	; (8002824 <WriteACK2+0x20>)
 8002818:	f7ff fb4c 	bl	8001eb4 <UARTTxWrite>
	//************************************
}
 800281c:	bf00      	nop
 800281e:	3708      	adds	r7, #8
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	200002e4 	.word	0x200002e4

08002828 <SetHome>:
void SetHome()
{
 8002828:	b5b0      	push	{r4, r5, r7, lr}
 800282a:	af00      	add	r7, sp, #0
	HomeSignal[0] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) ; //Read set home
 800282c:	2101      	movs	r1, #1
 800282e:	483c      	ldr	r0, [pc, #240]	; (8002920 <SetHome+0xf8>)
 8002830:	f002 f92a 	bl	8004a88 <HAL_GPIO_ReadPin>
 8002834:	4603      	mov	r3, r0
 8002836:	461a      	mov	r2, r3
 8002838:	4b3a      	ldr	r3, [pc, #232]	; (8002924 <SetHome+0xfc>)
 800283a:	701a      	strb	r2, [r3, #0]
	sum = HomeSignal[0] + HomeSignal[1]+ HomeSignal[2]+ HomeSignal[3]+ HomeSignal[4]+ HomeSignal[5]+ HomeSignal[6]+ HomeSignal[7];
 800283c:	4b39      	ldr	r3, [pc, #228]	; (8002924 <SetHome+0xfc>)
 800283e:	781a      	ldrb	r2, [r3, #0]
 8002840:	4b38      	ldr	r3, [pc, #224]	; (8002924 <SetHome+0xfc>)
 8002842:	785b      	ldrb	r3, [r3, #1]
 8002844:	4413      	add	r3, r2
 8002846:	b2da      	uxtb	r2, r3
 8002848:	4b36      	ldr	r3, [pc, #216]	; (8002924 <SetHome+0xfc>)
 800284a:	789b      	ldrb	r3, [r3, #2]
 800284c:	4413      	add	r3, r2
 800284e:	b2da      	uxtb	r2, r3
 8002850:	4b34      	ldr	r3, [pc, #208]	; (8002924 <SetHome+0xfc>)
 8002852:	78db      	ldrb	r3, [r3, #3]
 8002854:	4413      	add	r3, r2
 8002856:	b2da      	uxtb	r2, r3
 8002858:	4b32      	ldr	r3, [pc, #200]	; (8002924 <SetHome+0xfc>)
 800285a:	791b      	ldrb	r3, [r3, #4]
 800285c:	4413      	add	r3, r2
 800285e:	b2da      	uxtb	r2, r3
 8002860:	4b30      	ldr	r3, [pc, #192]	; (8002924 <SetHome+0xfc>)
 8002862:	795b      	ldrb	r3, [r3, #5]
 8002864:	4413      	add	r3, r2
 8002866:	b2da      	uxtb	r2, r3
 8002868:	4b2e      	ldr	r3, [pc, #184]	; (8002924 <SetHome+0xfc>)
 800286a:	799b      	ldrb	r3, [r3, #6]
 800286c:	4413      	add	r3, r2
 800286e:	b2da      	uxtb	r2, r3
 8002870:	4b2c      	ldr	r3, [pc, #176]	; (8002924 <SetHome+0xfc>)
 8002872:	79db      	ldrb	r3, [r3, #7]
 8002874:	4413      	add	r3, r2
 8002876:	b2da      	uxtb	r2, r3
 8002878:	4b2b      	ldr	r3, [pc, #172]	; (8002928 <SetHome+0x100>)
 800287a:	701a      	strb	r2, [r3, #0]

	if (SetHomeFlag == 0)
 800287c:	4b2b      	ldr	r3, [pc, #172]	; (800292c <SetHome+0x104>)
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d113      	bne.n	80028ac <SetHome+0x84>
	{
		request = 5;
 8002884:	4b2a      	ldr	r3, [pc, #168]	; (8002930 <SetHome+0x108>)
 8002886:	4a2b      	ldr	r2, [pc, #172]	; (8002934 <SetHome+0x10c>)
 8002888:	601a      	str	r2, [r3, #0]
		Direction = 0;
 800288a:	4b2b      	ldr	r3, [pc, #172]	; (8002938 <SetHome+0x110>)
 800288c:	2200      	movs	r2, #0
 800288e:	701a      	strb	r2, [r3, #0]
		if (sum > 0)
 8002890:	4b25      	ldr	r3, [pc, #148]	; (8002928 <SetHome+0x100>)
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d009      	beq.n	80028ac <SetHome+0x84>
		{
			SetHomeFlag = 1;
 8002898:	4b24      	ldr	r3, [pc, #144]	; (800292c <SetHome+0x104>)
 800289a:	2201      	movs	r2, #1
 800289c:	701a      	strb	r2, [r3, #0]
			SetHomeTimeStamp = micros();
 800289e:	f000 ff0d 	bl	80036bc <micros>
 80028a2:	4602      	mov	r2, r0
 80028a4:	460b      	mov	r3, r1
 80028a6:	4925      	ldr	r1, [pc, #148]	; (800293c <SetHome+0x114>)
 80028a8:	e9c1 2300 	strd	r2, r3, [r1]
		}
	}
	if (SetHomeFlag == 1)
 80028ac:	4b1f      	ldr	r3, [pc, #124]	; (800292c <SetHome+0x104>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d116      	bne.n	80028e2 <SetHome+0xba>
	{
		request = 0;
 80028b4:	4b1e      	ldr	r3, [pc, #120]	; (8002930 <SetHome+0x108>)
 80028b6:	f04f 0200 	mov.w	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
		Direction = 2;
 80028bc:	4b1e      	ldr	r3, [pc, #120]	; (8002938 <SetHome+0x110>)
 80028be:	2202      	movs	r2, #2
 80028c0:	701a      	strb	r2, [r3, #0]
		if (micros()-SetHomeTimeStamp > 1000000)
 80028c2:	f000 fefb 	bl	80036bc <micros>
 80028c6:	4b1d      	ldr	r3, [pc, #116]	; (800293c <SetHome+0x114>)
 80028c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028cc:	1a84      	subs	r4, r0, r2
 80028ce:	eb61 0503 	sbc.w	r5, r1, r3
 80028d2:	4b1b      	ldr	r3, [pc, #108]	; (8002940 <SetHome+0x118>)
 80028d4:	429c      	cmp	r4, r3
 80028d6:	f175 0300 	sbcs.w	r3, r5, #0
 80028da:	d302      	bcc.n	80028e2 <SetHome+0xba>
		{
			SetHomeFlag = 2;
 80028dc:	4b13      	ldr	r3, [pc, #76]	; (800292c <SetHome+0x104>)
 80028de:	2202      	movs	r2, #2
 80028e0:	701a      	strb	r2, [r3, #0]
		}
	}
	if (SetHomeFlag == 2)
 80028e2:	4b12      	ldr	r3, [pc, #72]	; (800292c <SetHome+0x104>)
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d118      	bne.n	800291c <SetHome+0xf4>
	{
		request = -0.5;
 80028ea:	4b11      	ldr	r3, [pc, #68]	; (8002930 <SetHome+0x108>)
 80028ec:	f04f 423f 	mov.w	r2, #3204448256	; 0xbf000000
 80028f0:	601a      	str	r2, [r3, #0]
		Direction = 1;
 80028f2:	4b11      	ldr	r3, [pc, #68]	; (8002938 <SetHome+0x110>)
 80028f4:	2201      	movs	r2, #1
 80028f6:	701a      	strb	r2, [r3, #0]
		if (sum > 0)
 80028f8:	4b0b      	ldr	r3, [pc, #44]	; (8002928 <SetHome+0x100>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d00d      	beq.n	800291c <SetHome+0xf4>
		{
			request = 0;
 8002900:	4b0b      	ldr	r3, [pc, #44]	; (8002930 <SetHome+0x108>)
 8002902:	f04f 0200 	mov.w	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
			htim3.Instance->CNT = 0;
 8002908:	4b0e      	ldr	r3, [pc, #56]	; (8002944 <SetHome+0x11c>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2200      	movs	r2, #0
 800290e:	625a      	str	r2, [r3, #36]	; 0x24
			SetHomeFlag = 0;
 8002910:	4b06      	ldr	r3, [pc, #24]	; (800292c <SetHome+0x104>)
 8002912:	2200      	movs	r2, #0
 8002914:	701a      	strb	r2, [r3, #0]
			StartSetHome = 0;
 8002916:	4b0c      	ldr	r3, [pc, #48]	; (8002948 <SetHome+0x120>)
 8002918:	2200      	movs	r2, #0
 800291a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800291c:	bf00      	nop
 800291e:	bdb0      	pop	{r4, r5, r7, pc}
 8002920:	40020800 	.word	0x40020800
 8002924:	200004b8 	.word	0x200004b8
 8002928:	200004c2 	.word	0x200004c2
 800292c:	200004c0 	.word	0x200004c0
 8002930:	200004f4 	.word	0x200004f4
 8002934:	40a00000 	.word	0x40a00000
 8002938:	20000510 	.word	0x20000510
 800293c:	200004c8 	.word	0x200004c8
 8002940:	000f4241 	.word	0x000f4241
 8002944:	20000198 	.word	0x20000198
 8002948:	200004c1 	.word	0x200004c1
 800294c:	00000000 	.word	0x00000000

08002950 <Trajec>:


void Trajec()
{
 8002950:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002954:	b088      	sub	sp, #32
 8002956:	af00      	add	r7, sp, #0
	float Vmax;
	Vmax = VmaxRPM * 0.10472 ; //rad per sec
 8002958:	4bbb      	ldr	r3, [pc, #748]	; (8002c48 <Trajec+0x2f8>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4618      	mov	r0, r3
 800295e:	f7fd fd9f 	bl	80004a0 <__aeabi_f2d>
 8002962:	a3ad      	add	r3, pc, #692	; (adr r3, 8002c18 <Trajec+0x2c8>)
 8002964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002968:	f7fd fdf2 	bl	8000550 <__aeabi_dmul>
 800296c:	4602      	mov	r2, r0
 800296e:	460b      	mov	r3, r1
 8002970:	4610      	mov	r0, r2
 8002972:	4619      	mov	r1, r3
 8002974:	f7fe f8e4 	bl	8000b40 <__aeabi_d2f>
 8002978:	4603      	mov	r3, r0
 800297a:	61fb      	str	r3, [r7, #28]
	float Amax = 0.5 ;  //rad per sec square
 800297c:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8002980:	61bb      	str	r3, [r7, #24]
	if (ST == 0)
 8002982:	4bb2      	ldr	r3, [pc, #712]	; (8002c4c <Trajec+0x2fc>)
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d129      	bne.n	80029de <Trajec+0x8e>
	{
		StartTime = micros() ;
 800298a:	f000 fe97 	bl	80036bc <micros>
 800298e:	4602      	mov	r2, r0
 8002990:	460b      	mov	r3, r1
 8002992:	4610      	mov	r0, r2
 8002994:	4619      	mov	r1, r3
 8002996:	f7fe f9eb 	bl	8000d70 <__aeabi_ul2f>
 800299a:	4603      	mov	r3, r0
 800299c:	4aac      	ldr	r2, [pc, #688]	; (8002c50 <Trajec+0x300>)
 800299e:	6013      	str	r3, [r2, #0]
		ST = 1 ;
 80029a0:	4baa      	ldr	r3, [pc, #680]	; (8002c4c <Trajec+0x2fc>)
 80029a2:	2201      	movs	r2, #1
 80029a4:	701a      	strb	r2, [r3, #0]
		StartPos = Degree * 3.14159 / 180.0 ; //rad
 80029a6:	4bab      	ldr	r3, [pc, #684]	; (8002c54 <Trajec+0x304>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7fd fd78 	bl	80004a0 <__aeabi_f2d>
 80029b0:	a39b      	add	r3, pc, #620	; (adr r3, 8002c20 <Trajec+0x2d0>)
 80029b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b6:	f7fd fdcb 	bl	8000550 <__aeabi_dmul>
 80029ba:	4602      	mov	r2, r0
 80029bc:	460b      	mov	r3, r1
 80029be:	4610      	mov	r0, r2
 80029c0:	4619      	mov	r1, r3
 80029c2:	f04f 0200 	mov.w	r2, #0
 80029c6:	4ba4      	ldr	r3, [pc, #656]	; (8002c58 <Trajec+0x308>)
 80029c8:	f7fd feec 	bl	80007a4 <__aeabi_ddiv>
 80029cc:	4602      	mov	r2, r0
 80029ce:	460b      	mov	r3, r1
 80029d0:	4610      	mov	r0, r2
 80029d2:	4619      	mov	r1, r3
 80029d4:	f7fe f8b4 	bl	8000b40 <__aeabi_d2f>
 80029d8:	4603      	mov	r3, r0
 80029da:	4aa0      	ldr	r2, [pc, #640]	; (8002c5c <Trajec+0x30c>)
 80029dc:	6013      	str	r3, [r2, #0]
	}
	tau = (micros() - StartTime) / 1000000 ; //sec
 80029de:	f000 fe6d 	bl	80036bc <micros>
 80029e2:	4602      	mov	r2, r0
 80029e4:	460b      	mov	r3, r1
 80029e6:	4610      	mov	r0, r2
 80029e8:	4619      	mov	r1, r3
 80029ea:	f7fe f9c1 	bl	8000d70 <__aeabi_ul2f>
 80029ee:	ee07 0a10 	vmov	s14, r0
 80029f2:	4b97      	ldr	r3, [pc, #604]	; (8002c50 <Trajec+0x300>)
 80029f4:	edd3 7a00 	vldr	s15, [r3]
 80029f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029fc:	eddf 6a98 	vldr	s13, [pc, #608]	; 8002c60 <Trajec+0x310>
 8002a00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a04:	4b97      	ldr	r3, [pc, #604]	; (8002c64 <Trajec+0x314>)
 8002a06:	edc3 7a00 	vstr	s15, [r3]

	Qi = StartPos ;
 8002a0a:	4b94      	ldr	r3, [pc, #592]	; (8002c5c <Trajec+0x30c>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a96      	ldr	r2, [pc, #600]	; (8002c68 <Trajec+0x318>)
 8002a10:	6013      	str	r3, [r2, #0]
	Qf = FinalPos * 3.14159 / 180.0 ;
 8002a12:	4b96      	ldr	r3, [pc, #600]	; (8002c6c <Trajec+0x31c>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7fd fd42 	bl	80004a0 <__aeabi_f2d>
 8002a1c:	a380      	add	r3, pc, #512	; (adr r3, 8002c20 <Trajec+0x2d0>)
 8002a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a22:	f7fd fd95 	bl	8000550 <__aeabi_dmul>
 8002a26:	4602      	mov	r2, r0
 8002a28:	460b      	mov	r3, r1
 8002a2a:	4610      	mov	r0, r2
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	f04f 0200 	mov.w	r2, #0
 8002a32:	4b89      	ldr	r3, [pc, #548]	; (8002c58 <Trajec+0x308>)
 8002a34:	f7fd feb6 	bl	80007a4 <__aeabi_ddiv>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	460b      	mov	r3, r1
 8002a3c:	4610      	mov	r0, r2
 8002a3e:	4619      	mov	r1, r3
 8002a40:	f7fe f87e 	bl	8000b40 <__aeabi_d2f>
 8002a44:	4603      	mov	r3, r0
 8002a46:	4a8a      	ldr	r2, [pc, #552]	; (8002c70 <Trajec+0x320>)
 8002a48:	6013      	str	r3, [r2, #0]

	if (Qf - Qi > 3.14159265)
 8002a4a:	4b89      	ldr	r3, [pc, #548]	; (8002c70 <Trajec+0x320>)
 8002a4c:	ed93 7a00 	vldr	s14, [r3]
 8002a50:	4b85      	ldr	r3, [pc, #532]	; (8002c68 <Trajec+0x318>)
 8002a52:	edd3 7a00 	vldr	s15, [r3]
 8002a56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a5a:	ee17 0a90 	vmov	r0, s15
 8002a5e:	f7fd fd1f 	bl	80004a0 <__aeabi_f2d>
 8002a62:	a371      	add	r3, pc, #452	; (adr r3, 8002c28 <Trajec+0x2d8>)
 8002a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a68:	f7fe f802 	bl	8000a70 <__aeabi_dcmpgt>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d012      	beq.n	8002a98 <Trajec+0x148>
	{
		Qi += 2*3.14159265;
 8002a72:	4b7d      	ldr	r3, [pc, #500]	; (8002c68 <Trajec+0x318>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7fd fd12 	bl	80004a0 <__aeabi_f2d>
 8002a7c:	a36c      	add	r3, pc, #432	; (adr r3, 8002c30 <Trajec+0x2e0>)
 8002a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a82:	f7fd fbaf 	bl	80001e4 <__adddf3>
 8002a86:	4602      	mov	r2, r0
 8002a88:	460b      	mov	r3, r1
 8002a8a:	4610      	mov	r0, r2
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	f7fe f857 	bl	8000b40 <__aeabi_d2f>
 8002a92:	4603      	mov	r3, r0
 8002a94:	4a74      	ldr	r2, [pc, #464]	; (8002c68 <Trajec+0x318>)
 8002a96:	6013      	str	r3, [r2, #0]
	}
	if (Qf - Qi < -3.14159265)
 8002a98:	4b75      	ldr	r3, [pc, #468]	; (8002c70 <Trajec+0x320>)
 8002a9a:	ed93 7a00 	vldr	s14, [r3]
 8002a9e:	4b72      	ldr	r3, [pc, #456]	; (8002c68 <Trajec+0x318>)
 8002aa0:	edd3 7a00 	vldr	s15, [r3]
 8002aa4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aa8:	ee17 0a90 	vmov	r0, s15
 8002aac:	f7fd fcf8 	bl	80004a0 <__aeabi_f2d>
 8002ab0:	a361      	add	r3, pc, #388	; (adr r3, 8002c38 <Trajec+0x2e8>)
 8002ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab6:	f7fd ffbd 	bl	8000a34 <__aeabi_dcmplt>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d012      	beq.n	8002ae6 <Trajec+0x196>
	{
		Qf += 2*3.14159265;
 8002ac0:	4b6b      	ldr	r3, [pc, #428]	; (8002c70 <Trajec+0x320>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7fd fceb 	bl	80004a0 <__aeabi_f2d>
 8002aca:	a359      	add	r3, pc, #356	; (adr r3, 8002c30 <Trajec+0x2e0>)
 8002acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad0:	f7fd fb88 	bl	80001e4 <__adddf3>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	4610      	mov	r0, r2
 8002ada:	4619      	mov	r1, r3
 8002adc:	f7fe f830 	bl	8000b40 <__aeabi_d2f>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	4a63      	ldr	r2, [pc, #396]	; (8002c70 <Trajec+0x320>)
 8002ae4:	6013      	str	r3, [r2, #0]
	}
	TA1= (40.0 * sqrt(3.0))*(Qf - Qi);
 8002ae6:	4b62      	ldr	r3, [pc, #392]	; (8002c70 <Trajec+0x320>)
 8002ae8:	ed93 7a00 	vldr	s14, [r3]
 8002aec:	4b5e      	ldr	r3, [pc, #376]	; (8002c68 <Trajec+0x318>)
 8002aee:	edd3 7a00 	vldr	s15, [r3]
 8002af2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002af6:	ee17 0a90 	vmov	r0, s15
 8002afa:	f7fd fcd1 	bl	80004a0 <__aeabi_f2d>
 8002afe:	a350      	add	r3, pc, #320	; (adr r3, 8002c40 <Trajec+0x2f0>)
 8002b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b04:	f7fd fd24 	bl	8000550 <__aeabi_dmul>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	4610      	mov	r0, r2
 8002b0e:	4619      	mov	r1, r3
 8002b10:	f7fe f816 	bl	8000b40 <__aeabi_d2f>
 8002b14:	4603      	mov	r3, r0
 8002b16:	4a57      	ldr	r2, [pc, #348]	; (8002c74 <Trajec+0x324>)
 8002b18:	6013      	str	r3, [r2, #0]
	TA2 = TA1/(3.0*Amax) ;
 8002b1a:	4b56      	ldr	r3, [pc, #344]	; (8002c74 <Trajec+0x324>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fd fcbe 	bl	80004a0 <__aeabi_f2d>
 8002b24:	4680      	mov	r8, r0
 8002b26:	4689      	mov	r9, r1
 8002b28:	69b8      	ldr	r0, [r7, #24]
 8002b2a:	f7fd fcb9 	bl	80004a0 <__aeabi_f2d>
 8002b2e:	f04f 0200 	mov.w	r2, #0
 8002b32:	4b51      	ldr	r3, [pc, #324]	; (8002c78 <Trajec+0x328>)
 8002b34:	f7fd fd0c 	bl	8000550 <__aeabi_dmul>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	4640      	mov	r0, r8
 8002b3e:	4649      	mov	r1, r9
 8002b40:	f7fd fe30 	bl	80007a4 <__aeabi_ddiv>
 8002b44:	4602      	mov	r2, r0
 8002b46:	460b      	mov	r3, r1
 8002b48:	4610      	mov	r0, r2
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	f7fd fff8 	bl	8000b40 <__aeabi_d2f>
 8002b50:	4603      	mov	r3, r0
 8002b52:	4a4a      	ldr	r2, [pc, #296]	; (8002c7c <Trajec+0x32c>)
 8002b54:	6013      	str	r3, [r2, #0]
	if (TA2 >= 0)
 8002b56:	4b49      	ldr	r3, [pc, #292]	; (8002c7c <Trajec+0x32c>)
 8002b58:	edd3 7a00 	vldr	s15, [r3]
 8002b5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b64:	db04      	blt.n	8002b70 <Trajec+0x220>
	{
		TA3 = TA2;
 8002b66:	4b45      	ldr	r3, [pc, #276]	; (8002c7c <Trajec+0x32c>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a45      	ldr	r2, [pc, #276]	; (8002c80 <Trajec+0x330>)
 8002b6c:	6013      	str	r3, [r2, #0]
 8002b6e:	e00c      	b.n	8002b8a <Trajec+0x23a>
	}
	else
	{
		TA3 = TA2 - (2*TA2);
 8002b70:	4b42      	ldr	r3, [pc, #264]	; (8002c7c <Trajec+0x32c>)
 8002b72:	ed93 7a00 	vldr	s14, [r3]
 8002b76:	4b41      	ldr	r3, [pc, #260]	; (8002c7c <Trajec+0x32c>)
 8002b78:	edd3 7a00 	vldr	s15, [r3]
 8002b7c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b84:	4b3e      	ldr	r3, [pc, #248]	; (8002c80 <Trajec+0x330>)
 8002b86:	edc3 7a00 	vstr	s15, [r3]
	}
	TA = sqrt(TA3) / 2.0 ;
 8002b8a:	4b3d      	ldr	r3, [pc, #244]	; (8002c80 <Trajec+0x330>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7fd fc86 	bl	80004a0 <__aeabi_f2d>
 8002b94:	4602      	mov	r2, r0
 8002b96:	460b      	mov	r3, r1
 8002b98:	ec43 2b10 	vmov	d0, r2, r3
 8002b9c:	f005 fbe6 	bl	800836c <sqrt>
 8002ba0:	ec51 0b10 	vmov	r0, r1, d0
 8002ba4:	f04f 0200 	mov.w	r2, #0
 8002ba8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002bac:	f7fd fdfa 	bl	80007a4 <__aeabi_ddiv>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	4610      	mov	r0, r2
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	f7fd ffc2 	bl	8000b40 <__aeabi_d2f>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	4a31      	ldr	r2, [pc, #196]	; (8002c84 <Trajec+0x334>)
 8002bc0:	6013      	str	r3, [r2, #0]

	TV1 = (15*Qf - 15*Qi)/(8*Vmax);
 8002bc2:	4b2b      	ldr	r3, [pc, #172]	; (8002c70 <Trajec+0x320>)
 8002bc4:	edd3 7a00 	vldr	s15, [r3]
 8002bc8:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8002bcc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002bd0:	4b25      	ldr	r3, [pc, #148]	; (8002c68 <Trajec+0x318>)
 8002bd2:	edd3 7a00 	vldr	s15, [r3]
 8002bd6:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 8002bda:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002bde:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002be2:	edd7 7a07 	vldr	s15, [r7, #28]
 8002be6:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8002bea:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002bee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bf2:	4b25      	ldr	r3, [pc, #148]	; (8002c88 <Trajec+0x338>)
 8002bf4:	edc3 7a00 	vstr	s15, [r3]
	if (TV1 >= 0)
 8002bf8:	4b23      	ldr	r3, [pc, #140]	; (8002c88 <Trajec+0x338>)
 8002bfa:	edd3 7a00 	vldr	s15, [r3]
 8002bfe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c06:	db43      	blt.n	8002c90 <Trajec+0x340>
	{
		TV = TV1;
 8002c08:	4b1f      	ldr	r3, [pc, #124]	; (8002c88 <Trajec+0x338>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a1f      	ldr	r2, [pc, #124]	; (8002c8c <Trajec+0x33c>)
 8002c0e:	6013      	str	r3, [r2, #0]
 8002c10:	e04b      	b.n	8002caa <Trajec+0x35a>
 8002c12:	bf00      	nop
 8002c14:	f3af 8000 	nop.w
 8002c18:	0f3cb3e5 	.word	0x0f3cb3e5
 8002c1c:	3fbaceee 	.word	0x3fbaceee
 8002c20:	f01b866e 	.word	0xf01b866e
 8002c24:	400921f9 	.word	0x400921f9
 8002c28:	53c8d4f1 	.word	0x53c8d4f1
 8002c2c:	400921fb 	.word	0x400921fb
 8002c30:	53c8d4f1 	.word	0x53c8d4f1
 8002c34:	401921fb 	.word	0x401921fb
 8002c38:	53c8d4f1 	.word	0x53c8d4f1
 8002c3c:	c00921fb 	.word	0xc00921fb
 8002c40:	d1372fea 	.word	0xd1372fea
 8002c44:	4051520c 	.word	0x4051520c
 8002c48:	20000020 	.word	0x20000020
 8002c4c:	20000461 	.word	0x20000461
 8002c50:	2000045c 	.word	0x2000045c
 8002c54:	2000050c 	.word	0x2000050c
 8002c58:	40668000 	.word	0x40668000
 8002c5c:	20000470 	.word	0x20000470
 8002c60:	49742400 	.word	0x49742400
 8002c64:	20000488 	.word	0x20000488
 8002c68:	20000474 	.word	0x20000474
 8002c6c:	2000001c 	.word	0x2000001c
 8002c70:	20000478 	.word	0x20000478
 8002c74:	2000048c 	.word	0x2000048c
 8002c78:	40080000 	.word	0x40080000
 8002c7c:	20000490 	.word	0x20000490
 8002c80:	20000494 	.word	0x20000494
 8002c84:	2000047c 	.word	0x2000047c
 8002c88:	20000498 	.word	0x20000498
 8002c8c:	20000480 	.word	0x20000480
	}
	else
	{
		TV = TV1 - (2*TV1);
 8002c90:	4bd6      	ldr	r3, [pc, #856]	; (8002fec <Trajec+0x69c>)
 8002c92:	ed93 7a00 	vldr	s14, [r3]
 8002c96:	4bd5      	ldr	r3, [pc, #852]	; (8002fec <Trajec+0x69c>)
 8002c98:	edd3 7a00 	vldr	s15, [r3]
 8002c9c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002ca0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ca4:	4bd2      	ldr	r3, [pc, #840]	; (8002ff0 <Trajec+0x6a0>)
 8002ca6:	edc3 7a00 	vstr	s15, [r3]
	}

	if (TV > TA)
 8002caa:	4bd1      	ldr	r3, [pc, #836]	; (8002ff0 <Trajec+0x6a0>)
 8002cac:	ed93 7a00 	vldr	s14, [r3]
 8002cb0:	4bd0      	ldr	r3, [pc, #832]	; (8002ff4 <Trajec+0x6a4>)
 8002cb2:	edd3 7a00 	vldr	s15, [r3]
 8002cb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cbe:	dd03      	ble.n	8002cc8 <Trajec+0x378>
	{
		T = TV ;
 8002cc0:	4bcb      	ldr	r3, [pc, #812]	; (8002ff0 <Trajec+0x6a0>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4acc      	ldr	r2, [pc, #816]	; (8002ff8 <Trajec+0x6a8>)
 8002cc6:	6013      	str	r3, [r2, #0]
	}
	if (TV <= TA)
 8002cc8:	4bc9      	ldr	r3, [pc, #804]	; (8002ff0 <Trajec+0x6a0>)
 8002cca:	ed93 7a00 	vldr	s14, [r3]
 8002cce:	4bc9      	ldr	r3, [pc, #804]	; (8002ff4 <Trajec+0x6a4>)
 8002cd0:	edd3 7a00 	vldr	s15, [r3]
 8002cd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cdc:	d803      	bhi.n	8002ce6 <Trajec+0x396>
	{
		T = TA ;
 8002cde:	4bc5      	ldr	r3, [pc, #788]	; (8002ff4 <Trajec+0x6a4>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4ac5      	ldr	r2, [pc, #788]	; (8002ff8 <Trajec+0x6a8>)
 8002ce4:	6013      	str	r3, [r2, #0]
	}
	float a0 = Qi ;
 8002ce6:	4bc5      	ldr	r3, [pc, #788]	; (8002ffc <Trajec+0x6ac>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	617b      	str	r3, [r7, #20]
	float a1 = 0 ;
 8002cec:	f04f 0300 	mov.w	r3, #0
 8002cf0:	613b      	str	r3, [r7, #16]
	float a2 = 0 ;
 8002cf2:	f04f 0300 	mov.w	r3, #0
 8002cf6:	60fb      	str	r3, [r7, #12]
	float a3 = (1 / (2 * (T*T*T))) * (20 * (Qf-Qi)) ;
 8002cf8:	4bbf      	ldr	r3, [pc, #764]	; (8002ff8 <Trajec+0x6a8>)
 8002cfa:	ed93 7a00 	vldr	s14, [r3]
 8002cfe:	4bbe      	ldr	r3, [pc, #760]	; (8002ff8 <Trajec+0x6a8>)
 8002d00:	edd3 7a00 	vldr	s15, [r3]
 8002d04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d08:	4bbb      	ldr	r3, [pc, #748]	; (8002ff8 <Trajec+0x6a8>)
 8002d0a:	edd3 7a00 	vldr	s15, [r3]
 8002d0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d12:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002d1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d1e:	4bb8      	ldr	r3, [pc, #736]	; (8003000 <Trajec+0x6b0>)
 8002d20:	edd3 6a00 	vldr	s13, [r3]
 8002d24:	4bb5      	ldr	r3, [pc, #724]	; (8002ffc <Trajec+0x6ac>)
 8002d26:	edd3 7a00 	vldr	s15, [r3]
 8002d2a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d2e:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8002d32:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d3a:	edc7 7a02 	vstr	s15, [r7, #8]
	float a4 = (1 / (2 * (T*T*T*T))) * (30 * (Qi-Qf)) ;
 8002d3e:	4bae      	ldr	r3, [pc, #696]	; (8002ff8 <Trajec+0x6a8>)
 8002d40:	ed93 7a00 	vldr	s14, [r3]
 8002d44:	4bac      	ldr	r3, [pc, #688]	; (8002ff8 <Trajec+0x6a8>)
 8002d46:	edd3 7a00 	vldr	s15, [r3]
 8002d4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d4e:	4baa      	ldr	r3, [pc, #680]	; (8002ff8 <Trajec+0x6a8>)
 8002d50:	edd3 7a00 	vldr	s15, [r3]
 8002d54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d58:	4ba7      	ldr	r3, [pc, #668]	; (8002ff8 <Trajec+0x6a8>)
 8002d5a:	edd3 7a00 	vldr	s15, [r3]
 8002d5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d62:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002d6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d6e:	4ba3      	ldr	r3, [pc, #652]	; (8002ffc <Trajec+0x6ac>)
 8002d70:	edd3 6a00 	vldr	s13, [r3]
 8002d74:	4ba2      	ldr	r3, [pc, #648]	; (8003000 <Trajec+0x6b0>)
 8002d76:	edd3 7a00 	vldr	s15, [r3]
 8002d7a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d7e:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8002d82:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d8a:	edc7 7a01 	vstr	s15, [r7, #4]
	float a5 = (1 / (2 * (T*T*T*T*T))) * (12 * (Qf-Qi)) ;
 8002d8e:	4b9a      	ldr	r3, [pc, #616]	; (8002ff8 <Trajec+0x6a8>)
 8002d90:	ed93 7a00 	vldr	s14, [r3]
 8002d94:	4b98      	ldr	r3, [pc, #608]	; (8002ff8 <Trajec+0x6a8>)
 8002d96:	edd3 7a00 	vldr	s15, [r3]
 8002d9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d9e:	4b96      	ldr	r3, [pc, #600]	; (8002ff8 <Trajec+0x6a8>)
 8002da0:	edd3 7a00 	vldr	s15, [r3]
 8002da4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002da8:	4b93      	ldr	r3, [pc, #588]	; (8002ff8 <Trajec+0x6a8>)
 8002daa:	edd3 7a00 	vldr	s15, [r3]
 8002dae:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002db2:	4b91      	ldr	r3, [pc, #580]	; (8002ff8 <Trajec+0x6a8>)
 8002db4:	edd3 7a00 	vldr	s15, [r3]
 8002db8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dbc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002dc0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002dc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002dc8:	4b8d      	ldr	r3, [pc, #564]	; (8003000 <Trajec+0x6b0>)
 8002dca:	edd3 6a00 	vldr	s13, [r3]
 8002dce:	4b8b      	ldr	r3, [pc, #556]	; (8002ffc <Trajec+0x6ac>)
 8002dd0:	edd3 7a00 	vldr	s15, [r3]
 8002dd4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002dd8:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 8002ddc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002de0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002de4:	edc7 7a00 	vstr	s15, [r7]

	if (micros() - StartTime < T*1000000)
 8002de8:	f000 fc68 	bl	80036bc <micros>
 8002dec:	4602      	mov	r2, r0
 8002dee:	460b      	mov	r3, r1
 8002df0:	4610      	mov	r0, r2
 8002df2:	4619      	mov	r1, r3
 8002df4:	f7fd ffbc 	bl	8000d70 <__aeabi_ul2f>
 8002df8:	ee07 0a10 	vmov	s14, r0
 8002dfc:	4b81      	ldr	r3, [pc, #516]	; (8003004 <Trajec+0x6b4>)
 8002dfe:	edd3 7a00 	vldr	s15, [r3]
 8002e02:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e06:	4b7c      	ldr	r3, [pc, #496]	; (8002ff8 <Trajec+0x6a8>)
 8002e08:	edd3 7a00 	vldr	s15, [r3]
 8002e0c:	eddf 6a7e 	vldr	s13, [pc, #504]	; 8003008 <Trajec+0x6b8>
 8002e10:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e1c:	f140 8156 	bpl.w	80030cc <Trajec+0x77c>
	{
		if (micros() - Trajtimestamp > 1500)
 8002e20:	f000 fc4c 	bl	80036bc <micros>
 8002e24:	4b79      	ldr	r3, [pc, #484]	; (800300c <Trajec+0x6bc>)
 8002e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e2a:	1a84      	subs	r4, r0, r2
 8002e2c:	eb61 0503 	sbc.w	r5, r1, r3
 8002e30:	f240 53dd 	movw	r3, #1501	; 0x5dd
 8002e34:	429c      	cmp	r4, r3
 8002e36:	f175 0300 	sbcs.w	r3, r5, #0
 8002e3a:	f0c0 8147 	bcc.w	80030cc <Trajec+0x77c>
		{
			position = a0 + a1*tau + a2*tau*tau + a3*tau*tau*tau + a4*tau*tau*tau*tau + a5*tau*tau*tau*tau*tau; //rad
 8002e3e:	4b74      	ldr	r3, [pc, #464]	; (8003010 <Trajec+0x6c0>)
 8002e40:	ed93 7a00 	vldr	s14, [r3]
 8002e44:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e4c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e54:	4b6e      	ldr	r3, [pc, #440]	; (8003010 <Trajec+0x6c0>)
 8002e56:	edd3 6a00 	vldr	s13, [r3]
 8002e5a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e5e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e62:	4b6b      	ldr	r3, [pc, #428]	; (8003010 <Trajec+0x6c0>)
 8002e64:	edd3 7a00 	vldr	s15, [r3]
 8002e68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e70:	4b67      	ldr	r3, [pc, #412]	; (8003010 <Trajec+0x6c0>)
 8002e72:	edd3 6a00 	vldr	s13, [r3]
 8002e76:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e7a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e7e:	4b64      	ldr	r3, [pc, #400]	; (8003010 <Trajec+0x6c0>)
 8002e80:	edd3 7a00 	vldr	s15, [r3]
 8002e84:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e88:	4b61      	ldr	r3, [pc, #388]	; (8003010 <Trajec+0x6c0>)
 8002e8a:	edd3 7a00 	vldr	s15, [r3]
 8002e8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e92:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e96:	4b5e      	ldr	r3, [pc, #376]	; (8003010 <Trajec+0x6c0>)
 8002e98:	edd3 6a00 	vldr	s13, [r3]
 8002e9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ea0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ea4:	4b5a      	ldr	r3, [pc, #360]	; (8003010 <Trajec+0x6c0>)
 8002ea6:	edd3 7a00 	vldr	s15, [r3]
 8002eaa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002eae:	4b58      	ldr	r3, [pc, #352]	; (8003010 <Trajec+0x6c0>)
 8002eb0:	edd3 7a00 	vldr	s15, [r3]
 8002eb4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002eb8:	4b55      	ldr	r3, [pc, #340]	; (8003010 <Trajec+0x6c0>)
 8002eba:	edd3 7a00 	vldr	s15, [r3]
 8002ebe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ec2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ec6:	4b52      	ldr	r3, [pc, #328]	; (8003010 <Trajec+0x6c0>)
 8002ec8:	edd3 6a00 	vldr	s13, [r3]
 8002ecc:	edd7 7a00 	vldr	s15, [r7]
 8002ed0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ed4:	4b4e      	ldr	r3, [pc, #312]	; (8003010 <Trajec+0x6c0>)
 8002ed6:	edd3 7a00 	vldr	s15, [r3]
 8002eda:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ede:	4b4c      	ldr	r3, [pc, #304]	; (8003010 <Trajec+0x6c0>)
 8002ee0:	edd3 7a00 	vldr	s15, [r3]
 8002ee4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ee8:	4b49      	ldr	r3, [pc, #292]	; (8003010 <Trajec+0x6c0>)
 8002eea:	edd3 7a00 	vldr	s15, [r3]
 8002eee:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ef2:	4b47      	ldr	r3, [pc, #284]	; (8003010 <Trajec+0x6c0>)
 8002ef4:	edd3 7a00 	vldr	s15, [r3]
 8002ef8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002efc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f00:	4b44      	ldr	r3, [pc, #272]	; (8003014 <Trajec+0x6c4>)
 8002f02:	edc3 7a00 	vstr	s15, [r3]
			velocity = a1 + 2*a2*tau + 3*a3*tau*tau + 4*a4*tau*tau*tau + 5*a5*tau*tau*tau*tau; //rad/s
 8002f06:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f0a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002f0e:	4b40      	ldr	r3, [pc, #256]	; (8003010 <Trajec+0x6c0>)
 8002f10:	edd3 7a00 	vldr	s15, [r3]
 8002f14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f18:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f1c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f20:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f24:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002f28:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002f2c:	4b38      	ldr	r3, [pc, #224]	; (8003010 <Trajec+0x6c0>)
 8002f2e:	edd3 7a00 	vldr	s15, [r3]
 8002f32:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f36:	4b36      	ldr	r3, [pc, #216]	; (8003010 <Trajec+0x6c0>)
 8002f38:	edd3 7a00 	vldr	s15, [r3]
 8002f3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f40:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f44:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f48:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002f4c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002f50:	4b2f      	ldr	r3, [pc, #188]	; (8003010 <Trajec+0x6c0>)
 8002f52:	edd3 7a00 	vldr	s15, [r3]
 8002f56:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f5a:	4b2d      	ldr	r3, [pc, #180]	; (8003010 <Trajec+0x6c0>)
 8002f5c:	edd3 7a00 	vldr	s15, [r3]
 8002f60:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f64:	4b2a      	ldr	r3, [pc, #168]	; (8003010 <Trajec+0x6c0>)
 8002f66:	edd3 7a00 	vldr	s15, [r3]
 8002f6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f6e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f72:	edd7 7a00 	vldr	s15, [r7]
 8002f76:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002f7a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002f7e:	4b24      	ldr	r3, [pc, #144]	; (8003010 <Trajec+0x6c0>)
 8002f80:	edd3 7a00 	vldr	s15, [r3]
 8002f84:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f88:	4b21      	ldr	r3, [pc, #132]	; (8003010 <Trajec+0x6c0>)
 8002f8a:	edd3 7a00 	vldr	s15, [r3]
 8002f8e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f92:	4b1f      	ldr	r3, [pc, #124]	; (8003010 <Trajec+0x6c0>)
 8002f94:	edd3 7a00 	vldr	s15, [r3]
 8002f98:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f9c:	4b1c      	ldr	r3, [pc, #112]	; (8003010 <Trajec+0x6c0>)
 8002f9e:	edd3 7a00 	vldr	s15, [r3]
 8002fa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002faa:	4b1b      	ldr	r3, [pc, #108]	; (8003018 <Trajec+0x6c8>)
 8002fac:	edc3 7a00 	vstr	s15, [r3]
			acceleration = 2*a2 + 6*a3*tau + 12*a4*tau*tau + 20*a5*tau*tau*tau; //rad per secsquare
 8002fb0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fb4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002fb8:	edd7 7a02 	vldr	s15, [r7, #8]
 8002fbc:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8002fc0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002fc4:	4b12      	ldr	r3, [pc, #72]	; (8003010 <Trajec+0x6c0>)
 8002fc6:	edd3 7a00 	vldr	s15, [r3]
 8002fca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fce:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8002fd6:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 8002fda:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002fde:	4b0c      	ldr	r3, [pc, #48]	; (8003010 <Trajec+0x6c0>)
 8002fe0:	edd3 7a00 	vldr	s15, [r3]
 8002fe4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002fe8:	e018      	b.n	800301c <Trajec+0x6cc>
 8002fea:	bf00      	nop
 8002fec:	20000498 	.word	0x20000498
 8002ff0:	20000480 	.word	0x20000480
 8002ff4:	2000047c 	.word	0x2000047c
 8002ff8:	20000484 	.word	0x20000484
 8002ffc:	20000474 	.word	0x20000474
 8003000:	20000478 	.word	0x20000478
 8003004:	2000045c 	.word	0x2000045c
 8003008:	49742400 	.word	0x49742400
 800300c:	200004a0 	.word	0x200004a0
 8003010:	20000488 	.word	0x20000488
 8003014:	20000468 	.word	0x20000468
 8003018:	20000464 	.word	0x20000464
 800301c:	4b44      	ldr	r3, [pc, #272]	; (8003130 <Trajec+0x7e0>)
 800301e:	edd3 7a00 	vldr	s15, [r3]
 8003022:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003026:	ee37 7a27 	vadd.f32	s14, s14, s15
 800302a:	edd7 7a00 	vldr	s15, [r7]
 800302e:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8003032:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003036:	4b3e      	ldr	r3, [pc, #248]	; (8003130 <Trajec+0x7e0>)
 8003038:	edd3 7a00 	vldr	s15, [r3]
 800303c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003040:	4b3b      	ldr	r3, [pc, #236]	; (8003130 <Trajec+0x7e0>)
 8003042:	edd3 7a00 	vldr	s15, [r3]
 8003046:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800304a:	4b39      	ldr	r3, [pc, #228]	; (8003130 <Trajec+0x7e0>)
 800304c:	edd3 7a00 	vldr	s15, [r3]
 8003050:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003054:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003058:	4b36      	ldr	r3, [pc, #216]	; (8003134 <Trajec+0x7e4>)
 800305a:	edc3 7a00 	vstr	s15, [r3]

			position = position * 180 / 3.1415 ; //degree
 800305e:	4b36      	ldr	r3, [pc, #216]	; (8003138 <Trajec+0x7e8>)
 8003060:	edd3 7a00 	vldr	s15, [r3]
 8003064:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800313c <Trajec+0x7ec>
 8003068:	ee67 7a87 	vmul.f32	s15, s15, s14
 800306c:	ee17 0a90 	vmov	r0, s15
 8003070:	f7fd fa16 	bl	80004a0 <__aeabi_f2d>
 8003074:	a32a      	add	r3, pc, #168	; (adr r3, 8003120 <Trajec+0x7d0>)
 8003076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800307a:	f7fd fb93 	bl	80007a4 <__aeabi_ddiv>
 800307e:	4602      	mov	r2, r0
 8003080:	460b      	mov	r3, r1
 8003082:	4610      	mov	r0, r2
 8003084:	4619      	mov	r1, r3
 8003086:	f7fd fd5b 	bl	8000b40 <__aeabi_d2f>
 800308a:	4603      	mov	r3, r0
 800308c:	4a2a      	ldr	r2, [pc, #168]	; (8003138 <Trajec+0x7e8>)
 800308e:	6013      	str	r3, [r2, #0]
			velocity = velocity * 9.549297; //rpm
 8003090:	4b2b      	ldr	r3, [pc, #172]	; (8003140 <Trajec+0x7f0>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4618      	mov	r0, r3
 8003096:	f7fd fa03 	bl	80004a0 <__aeabi_f2d>
 800309a:	a323      	add	r3, pc, #140	; (adr r3, 8003128 <Trajec+0x7d8>)
 800309c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a0:	f7fd fa56 	bl	8000550 <__aeabi_dmul>
 80030a4:	4602      	mov	r2, r0
 80030a6:	460b      	mov	r3, r1
 80030a8:	4610      	mov	r0, r2
 80030aa:	4619      	mov	r1, r3
 80030ac:	f7fd fd48 	bl	8000b40 <__aeabi_d2f>
 80030b0:	4603      	mov	r3, r0
 80030b2:	4a23      	ldr	r2, [pc, #140]	; (8003140 <Trajec+0x7f0>)
 80030b4:	6013      	str	r3, [r2, #0]
			Trajtimestamp = micros() ;
 80030b6:	f000 fb01 	bl	80036bc <micros>
 80030ba:	4602      	mov	r2, r0
 80030bc:	460b      	mov	r3, r1
 80030be:	4921      	ldr	r1, [pc, #132]	; (8003144 <Trajec+0x7f4>)
 80030c0:	e9c1 2300 	strd	r2, r3, [r1]
			request = velocity ;
 80030c4:	4b1e      	ldr	r3, [pc, #120]	; (8003140 <Trajec+0x7f0>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a1f      	ldr	r2, [pc, #124]	; (8003148 <Trajec+0x7f8>)
 80030ca:	6013      	str	r3, [r2, #0]
		}
	}
	if (micros() - StartTime > (T*1000000)+500000)
 80030cc:	f000 faf6 	bl	80036bc <micros>
 80030d0:	4602      	mov	r2, r0
 80030d2:	460b      	mov	r3, r1
 80030d4:	4610      	mov	r0, r2
 80030d6:	4619      	mov	r1, r3
 80030d8:	f7fd fe4a 	bl	8000d70 <__aeabi_ul2f>
 80030dc:	ee07 0a10 	vmov	s14, r0
 80030e0:	4b1a      	ldr	r3, [pc, #104]	; (800314c <Trajec+0x7fc>)
 80030e2:	edd3 7a00 	vldr	s15, [r3]
 80030e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80030ea:	4b19      	ldr	r3, [pc, #100]	; (8003150 <Trajec+0x800>)
 80030ec:	edd3 7a00 	vldr	s15, [r3]
 80030f0:	eddf 6a18 	vldr	s13, [pc, #96]	; 8003154 <Trajec+0x804>
 80030f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030f8:	eddf 6a17 	vldr	s13, [pc, #92]	; 8003158 <Trajec+0x808>
 80030fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003100:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003108:	dc00      	bgt.n	800310c <Trajec+0x7bc>
	{
		FinishedTraj = 1;
	}

}
 800310a:	e002      	b.n	8003112 <Trajec+0x7c2>
		FinishedTraj = 1;
 800310c:	4b13      	ldr	r3, [pc, #76]	; (800315c <Trajec+0x80c>)
 800310e:	2201      	movs	r2, #1
 8003110:	701a      	strb	r2, [r3, #0]
}
 8003112:	bf00      	nop
 8003114:	3720      	adds	r7, #32
 8003116:	46bd      	mov	sp, r7
 8003118:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800311c:	f3af 8000 	nop.w
 8003120:	c083126f 	.word	0xc083126f
 8003124:	400921ca 	.word	0x400921ca
 8003128:	74d594f2 	.word	0x74d594f2
 800312c:	4023193d 	.word	0x4023193d
 8003130:	20000488 	.word	0x20000488
 8003134:	2000046c 	.word	0x2000046c
 8003138:	20000468 	.word	0x20000468
 800313c:	43340000 	.word	0x43340000
 8003140:	20000464 	.word	0x20000464
 8003144:	200004a0 	.word	0x200004a0
 8003148:	200004f4 	.word	0x200004f4
 800314c:	2000045c 	.word	0x2000045c
 8003150:	20000484 	.word	0x20000484
 8003154:	49742400 	.word	0x49742400
 8003158:	48f42400 	.word	0x48f42400
 800315c:	200004ac 	.word	0x200004ac

08003160 <PIDinit>:

void PIDinit()
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
	preErr1 = 0 ;
 8003164:	4b17      	ldr	r3, [pc, #92]	; (80031c4 <PIDinit+0x64>)
 8003166:	f04f 0200 	mov.w	r2, #0
 800316a:	601a      	str	r2, [r3, #0]
	preErr2 = 0 ;
 800316c:	4b16      	ldr	r3, [pc, #88]	; (80031c8 <PIDinit+0x68>)
 800316e:	f04f 0200 	mov.w	r2, #0
 8003172:	601a      	str	r2, [r3, #0]
	PreviousPWM = 0 ;
 8003174:	4b15      	ldr	r3, [pc, #84]	; (80031cc <PIDinit+0x6c>)
 8003176:	f04f 0200 	mov.w	r2, #0
 800317a:	601a      	str	r2, [r3, #0]
	PWMPercent = 0 ;
 800317c:	4b14      	ldr	r3, [pc, #80]	; (80031d0 <PIDinit+0x70>)
 800317e:	2200      	movs	r2, #0
 8003180:	801a      	strh	r2, [r3, #0]
	Propotional = 0 ;
 8003182:	4b14      	ldr	r3, [pc, #80]	; (80031d4 <PIDinit+0x74>)
 8003184:	f04f 0200 	mov.w	r2, #0
 8003188:	601a      	str	r2, [r3, #0]
	Integrator = 0 ;
 800318a:	4b13      	ldr	r3, [pc, #76]	; (80031d8 <PIDinit+0x78>)
 800318c:	f04f 0200 	mov.w	r2, #0
 8003190:	601a      	str	r2, [r3, #0]
	Differentiator = 0 ;
 8003192:	4b12      	ldr	r3, [pc, #72]	; (80031dc <PIDinit+0x7c>)
 8003194:	f04f 0200 	mov.w	r2, #0
 8003198:	601a      	str	r2, [r3, #0]
	P = 0 ;
 800319a:	4b11      	ldr	r3, [pc, #68]	; (80031e0 <PIDinit+0x80>)
 800319c:	f04f 0200 	mov.w	r2, #0
 80031a0:	601a      	str	r2, [r3, #0]
	I = 0 ;
 80031a2:	4b10      	ldr	r3, [pc, #64]	; (80031e4 <PIDinit+0x84>)
 80031a4:	f04f 0200 	mov.w	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]
	D = 0 ;
 80031aa:	4b0f      	ldr	r3, [pc, #60]	; (80031e8 <PIDinit+0x88>)
 80031ac:	f04f 0200 	mov.w	r2, #0
 80031b0:	601a      	str	r2, [r3, #0]
	Tau = 0 ;
 80031b2:	4b0e      	ldr	r3, [pc, #56]	; (80031ec <PIDinit+0x8c>)
 80031b4:	f04f 0200 	mov.w	r2, #0
 80031b8:	601a      	str	r2, [r3, #0]
}
 80031ba:	bf00      	nop
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	2000042c 	.word	0x2000042c
 80031c8:	20000430 	.word	0x20000430
 80031cc:	20000428 	.word	0x20000428
 80031d0:	200004f8 	.word	0x200004f8
 80031d4:	20000434 	.word	0x20000434
 80031d8:	20000438 	.word	0x20000438
 80031dc:	2000043c 	.word	0x2000043c
 80031e0:	20000448 	.word	0x20000448
 80031e4:	2000044c 	.word	0x2000044c
 80031e8:	20000450 	.word	0x20000450
 80031ec:	20000440 	.word	0x20000440

080031f0 <PID>:

void PID()
{
 80031f0:	b480      	push	{r7}
 80031f2:	b085      	sub	sp, #20
 80031f4:	af00      	add	r7, sp, #0
	float req,Vel ;
	if (request < 0)
 80031f6:	4b4e      	ldr	r3, [pc, #312]	; (8003330 <PID+0x140>)
 80031f8:	edd3 7a00 	vldr	s15, [r3]
 80031fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003204:	d510      	bpl.n	8003228 <PID+0x38>
	{
		req = - request ;
 8003206:	4b4a      	ldr	r3, [pc, #296]	; (8003330 <PID+0x140>)
 8003208:	edd3 7a00 	vldr	s15, [r3]
 800320c:	eef1 7a67 	vneg.f32	s15, s15
 8003210:	edc7 7a03 	vstr	s15, [r7, #12]
		Vel = - VelocityRPM ;
 8003214:	4b47      	ldr	r3, [pc, #284]	; (8003334 <PID+0x144>)
 8003216:	edd3 7a00 	vldr	s15, [r3]
 800321a:	eef1 7a67 	vneg.f32	s15, s15
 800321e:	edc7 7a02 	vstr	s15, [r7, #8]
		Direction = 1 ;
 8003222:	4b45      	ldr	r3, [pc, #276]	; (8003338 <PID+0x148>)
 8003224:	2201      	movs	r2, #1
 8003226:	701a      	strb	r2, [r3, #0]
	}
	if (request > 0)
 8003228:	4b41      	ldr	r3, [pc, #260]	; (8003330 <PID+0x140>)
 800322a:	edd3 7a00 	vldr	s15, [r3]
 800322e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003236:	dd08      	ble.n	800324a <PID+0x5a>
	{
		req = request ;
 8003238:	4b3d      	ldr	r3, [pc, #244]	; (8003330 <PID+0x140>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	60fb      	str	r3, [r7, #12]
		Vel = VelocityRPM ;
 800323e:	4b3d      	ldr	r3, [pc, #244]	; (8003334 <PID+0x144>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	60bb      	str	r3, [r7, #8]
		Direction = 0 ;
 8003244:	4b3c      	ldr	r3, [pc, #240]	; (8003338 <PID+0x148>)
 8003246:	2200      	movs	r2, #0
 8003248:	701a      	strb	r2, [r3, #0]
	}
	float error = req - Vel;
 800324a:	ed97 7a03 	vldr	s14, [r7, #12]
 800324e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003252:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003256:	edc7 7a01 	vstr	s15, [r7, #4]
	DeltaU = ((P+I+D)*error) - ((P+(2*D))*preErr1) + (D*preErr2) ;
 800325a:	4b38      	ldr	r3, [pc, #224]	; (800333c <PID+0x14c>)
 800325c:	ed93 7a00 	vldr	s14, [r3]
 8003260:	4b37      	ldr	r3, [pc, #220]	; (8003340 <PID+0x150>)
 8003262:	edd3 7a00 	vldr	s15, [r3]
 8003266:	ee37 7a27 	vadd.f32	s14, s14, s15
 800326a:	4b36      	ldr	r3, [pc, #216]	; (8003344 <PID+0x154>)
 800326c:	edd3 7a00 	vldr	s15, [r3]
 8003270:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003274:	edd7 7a01 	vldr	s15, [r7, #4]
 8003278:	ee27 7a27 	vmul.f32	s14, s14, s15
 800327c:	4b31      	ldr	r3, [pc, #196]	; (8003344 <PID+0x154>)
 800327e:	edd3 7a00 	vldr	s15, [r3]
 8003282:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003286:	4b2d      	ldr	r3, [pc, #180]	; (800333c <PID+0x14c>)
 8003288:	edd3 7a00 	vldr	s15, [r3]
 800328c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003290:	4b2d      	ldr	r3, [pc, #180]	; (8003348 <PID+0x158>)
 8003292:	edd3 7a00 	vldr	s15, [r3]
 8003296:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800329a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800329e:	4b29      	ldr	r3, [pc, #164]	; (8003344 <PID+0x154>)
 80032a0:	edd3 6a00 	vldr	s13, [r3]
 80032a4:	4b29      	ldr	r3, [pc, #164]	; (800334c <PID+0x15c>)
 80032a6:	edd3 7a00 	vldr	s15, [r3]
 80032aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032b2:	4b27      	ldr	r3, [pc, #156]	; (8003350 <PID+0x160>)
 80032b4:	edc3 7a00 	vstr	s15, [r3]
	PWMPercent = PreviousPWM + DeltaU + InitialPWM ;
 80032b8:	4b26      	ldr	r3, [pc, #152]	; (8003354 <PID+0x164>)
 80032ba:	ed93 7a00 	vldr	s14, [r3]
 80032be:	4b24      	ldr	r3, [pc, #144]	; (8003350 <PID+0x160>)
 80032c0:	edd3 7a00 	vldr	s15, [r3]
 80032c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032c8:	4b23      	ldr	r3, [pc, #140]	; (8003358 <PID+0x168>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	ee07 3a90 	vmov	s15, r3
 80032d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80032dc:	ee17 3a90 	vmov	r3, s15
 80032e0:	b29a      	uxth	r2, r3
 80032e2:	4b1e      	ldr	r3, [pc, #120]	; (800335c <PID+0x16c>)
 80032e4:	801a      	strh	r2, [r3, #0]
	if (PWMPercent > 50000)
 80032e6:	4b1d      	ldr	r3, [pc, #116]	; (800335c <PID+0x16c>)
 80032e8:	881b      	ldrh	r3, [r3, #0]
 80032ea:	f24c 3250 	movw	r2, #50000	; 0xc350
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d903      	bls.n	80032fa <PID+0x10a>
	{
		PWMPercent = 50000;
 80032f2:	4b1a      	ldr	r3, [pc, #104]	; (800335c <PID+0x16c>)
 80032f4:	f24c 3250 	movw	r2, #50000	; 0xc350
 80032f8:	801a      	strh	r2, [r3, #0]
	}
	if (PWMPercent < 0)
	{
		PWMPercent = 0 ;
	}
	PreviousPWM = PWMPercent - InitialPWM ;
 80032fa:	4b18      	ldr	r3, [pc, #96]	; (800335c <PID+0x16c>)
 80032fc:	881b      	ldrh	r3, [r3, #0]
 80032fe:	461a      	mov	r2, r3
 8003300:	4b15      	ldr	r3, [pc, #84]	; (8003358 <PID+0x168>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	ee07 3a90 	vmov	s15, r3
 800330a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800330e:	4b11      	ldr	r3, [pc, #68]	; (8003354 <PID+0x164>)
 8003310:	edc3 7a00 	vstr	s15, [r3]
	preErr2 = preErr1 ;
 8003314:	4b0c      	ldr	r3, [pc, #48]	; (8003348 <PID+0x158>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a0c      	ldr	r2, [pc, #48]	; (800334c <PID+0x15c>)
 800331a:	6013      	str	r3, [r2, #0]
	preErr1 = error ;
 800331c:	4a0a      	ldr	r2, [pc, #40]	; (8003348 <PID+0x158>)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6013      	str	r3, [r2, #0]

}
 8003322:	bf00      	nop
 8003324:	3714      	adds	r7, #20
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	200004f4 	.word	0x200004f4
 8003334:	20000508 	.word	0x20000508
 8003338:	20000510 	.word	0x20000510
 800333c:	20000448 	.word	0x20000448
 8003340:	2000044c 	.word	0x2000044c
 8003344:	20000450 	.word	0x20000450
 8003348:	2000042c 	.word	0x2000042c
 800334c:	20000430 	.word	0x20000430
 8003350:	20000444 	.word	0x20000444
 8003354:	20000428 	.word	0x20000428
 8003358:	20000000 	.word	0x20000000
 800335c:	200004f8 	.word	0x200004f8

08003360 <SecondPID>:

void SecondPID()
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
	float final,now;
	final = FinalPos;
 8003366:	4b58      	ldr	r3, [pc, #352]	; (80034c8 <SecondPID+0x168>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	60fb      	str	r3, [r7, #12]
	now = Degree;
 800336c:	4b57      	ldr	r3, [pc, #348]	; (80034cc <SecondPID+0x16c>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	607b      	str	r3, [r7, #4]
	float error;
	if (FinalPos > Degree)
 8003372:	4b55      	ldr	r3, [pc, #340]	; (80034c8 <SecondPID+0x168>)
 8003374:	ed93 7a00 	vldr	s14, [r3]
 8003378:	4b54      	ldr	r3, [pc, #336]	; (80034cc <SecondPID+0x16c>)
 800337a:	edd3 7a00 	vldr	s15, [r3]
 800337e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003386:	dd0a      	ble.n	800339e <SecondPID+0x3e>
	{
		Direction = 0;
 8003388:	4b51      	ldr	r3, [pc, #324]	; (80034d0 <SecondPID+0x170>)
 800338a:	2200      	movs	r2, #0
 800338c:	701a      	strb	r2, [r3, #0]
		error = final - now;
 800338e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003392:	edd7 7a01 	vldr	s15, [r7, #4]
 8003396:	ee77 7a67 	vsub.f32	s15, s14, s15
 800339a:	edc7 7a02 	vstr	s15, [r7, #8]
	}
	if (FinalPos < Degree)
 800339e:	4b4a      	ldr	r3, [pc, #296]	; (80034c8 <SecondPID+0x168>)
 80033a0:	ed93 7a00 	vldr	s14, [r3]
 80033a4:	4b49      	ldr	r3, [pc, #292]	; (80034cc <SecondPID+0x16c>)
 80033a6:	edd3 7a00 	vldr	s15, [r3]
 80033aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b2:	d50a      	bpl.n	80033ca <SecondPID+0x6a>
	{
		Direction = 1;
 80033b4:	4b46      	ldr	r3, [pc, #280]	; (80034d0 <SecondPID+0x170>)
 80033b6:	2201      	movs	r2, #1
 80033b8:	701a      	strb	r2, [r3, #0]
		error = now - final;
 80033ba:	ed97 7a01 	vldr	s14, [r7, #4]
 80033be:	edd7 7a03 	vldr	s15, [r7, #12]
 80033c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033c6:	edc7 7a02 	vstr	s15, [r7, #8]
	}
	if (FinalPos - Degree < -350)
 80033ca:	4b3f      	ldr	r3, [pc, #252]	; (80034c8 <SecondPID+0x168>)
 80033cc:	ed93 7a00 	vldr	s14, [r3]
 80033d0:	4b3e      	ldr	r3, [pc, #248]	; (80034cc <SecondPID+0x16c>)
 80033d2:	edd3 7a00 	vldr	s15, [r3]
 80033d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033da:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80034d4 <SecondPID+0x174>
 80033de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e6:	d513      	bpl.n	8003410 <SecondPID+0xb0>
	{
		final = FinalPos + 360;
 80033e8:	4b37      	ldr	r3, [pc, #220]	; (80034c8 <SecondPID+0x168>)
 80033ea:	edd3 7a00 	vldr	s15, [r3]
 80033ee:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80034d8 <SecondPID+0x178>
 80033f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80033f6:	edc7 7a03 	vstr	s15, [r7, #12]
		Direction = 0;
 80033fa:	4b35      	ldr	r3, [pc, #212]	; (80034d0 <SecondPID+0x170>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	701a      	strb	r2, [r3, #0]
		error = final - now;
 8003400:	ed97 7a03 	vldr	s14, [r7, #12]
 8003404:	edd7 7a01 	vldr	s15, [r7, #4]
 8003408:	ee77 7a67 	vsub.f32	s15, s14, s15
 800340c:	edc7 7a02 	vstr	s15, [r7, #8]
	}

	if (FinalPos - Degree > 350)
 8003410:	4b2d      	ldr	r3, [pc, #180]	; (80034c8 <SecondPID+0x168>)
 8003412:	ed93 7a00 	vldr	s14, [r3]
 8003416:	4b2d      	ldr	r3, [pc, #180]	; (80034cc <SecondPID+0x16c>)
 8003418:	edd3 7a00 	vldr	s15, [r3]
 800341c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003420:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80034dc <SecondPID+0x17c>
 8003424:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800342c:	dd13      	ble.n	8003456 <SecondPID+0xf6>
	{
		now = Degree + 360;
 800342e:	4b27      	ldr	r3, [pc, #156]	; (80034cc <SecondPID+0x16c>)
 8003430:	edd3 7a00 	vldr	s15, [r3]
 8003434:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80034d8 <SecondPID+0x178>
 8003438:	ee77 7a87 	vadd.f32	s15, s15, s14
 800343c:	edc7 7a01 	vstr	s15, [r7, #4]
		Direction = 1;
 8003440:	4b23      	ldr	r3, [pc, #140]	; (80034d0 <SecondPID+0x170>)
 8003442:	2201      	movs	r2, #1
 8003444:	701a      	strb	r2, [r3, #0]
		error = now - final;
 8003446:	ed97 7a01 	vldr	s14, [r7, #4]
 800344a:	edd7 7a03 	vldr	s15, [r7, #12]
 800344e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003452:	edc7 7a02 	vstr	s15, [r7, #8]
	}

	SUM = SUM + error ;
 8003456:	4b22      	ldr	r3, [pc, #136]	; (80034e0 <SecondPID+0x180>)
 8003458:	ed93 7a00 	vldr	s14, [r3]
 800345c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003460:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003464:	4b1e      	ldr	r3, [pc, #120]	; (80034e0 <SecondPID+0x180>)
 8003466:	edc3 7a00 	vstr	s15, [r3]
	PWMPercent = (PP*error) + (II*SUM) + (DD*(error - PPreerror)) ;
 800346a:	4b1e      	ldr	r3, [pc, #120]	; (80034e4 <SecondPID+0x184>)
 800346c:	ed93 7a00 	vldr	s14, [r3]
 8003470:	edd7 7a02 	vldr	s15, [r7, #8]
 8003474:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003478:	4b1b      	ldr	r3, [pc, #108]	; (80034e8 <SecondPID+0x188>)
 800347a:	edd3 6a00 	vldr	s13, [r3]
 800347e:	4b18      	ldr	r3, [pc, #96]	; (80034e0 <SecondPID+0x180>)
 8003480:	edd3 7a00 	vldr	s15, [r3]
 8003484:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003488:	ee37 7a27 	vadd.f32	s14, s14, s15
 800348c:	4b17      	ldr	r3, [pc, #92]	; (80034ec <SecondPID+0x18c>)
 800348e:	edd3 7a00 	vldr	s15, [r3]
 8003492:	edd7 6a02 	vldr	s13, [r7, #8]
 8003496:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800349a:	4b15      	ldr	r3, [pc, #84]	; (80034f0 <SecondPID+0x190>)
 800349c:	edd3 7a00 	vldr	s15, [r3]
 80034a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034ac:	ee17 3a90 	vmov	r3, s15
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	4b10      	ldr	r3, [pc, #64]	; (80034f4 <SecondPID+0x194>)
 80034b4:	801a      	strh	r2, [r3, #0]
	PPreerror = error;
 80034b6:	4a0d      	ldr	r2, [pc, #52]	; (80034ec <SecondPID+0x18c>)
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	6013      	str	r3, [r2, #0]
}
 80034bc:	bf00      	nop
 80034be:	3714      	adds	r7, #20
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr
 80034c8:	2000001c 	.word	0x2000001c
 80034cc:	2000050c 	.word	0x2000050c
 80034d0:	20000510 	.word	0x20000510
 80034d4:	c3af0000 	.word	0xc3af0000
 80034d8:	43b40000 	.word	0x43b40000
 80034dc:	43af0000 	.word	0x43af0000
 80034e0:	20000454 	.word	0x20000454
 80034e4:	20000010 	.word	0x20000010
 80034e8:	20000014 	.word	0x20000014
 80034ec:	20000458 	.word	0x20000458
 80034f0:	20000018 	.word	0x20000018
 80034f4:	200004f8 	.word	0x200004f8

080034f8 <Velocity>:


float Velocity()
{
 80034f8:	b5b0      	push	{r4, r5, r7, lr}
 80034fa:	ed2d 8b02 	vpush	{d8}
 80034fe:	af00      	add	r7, sp, #0
	  if (micros() - TimestampEncoder >= 100)
 8003500:	f000 f8dc 	bl	80036bc <micros>
 8003504:	4b28      	ldr	r3, [pc, #160]	; (80035a8 <Velocity+0xb0>)
 8003506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800350a:	1a84      	subs	r4, r0, r2
 800350c:	eb61 0503 	sbc.w	r5, r1, r3
 8003510:	2c64      	cmp	r4, #100	; 0x64
 8003512:	f175 0300 	sbcs.w	r3, r5, #0
 8003516:	d325      	bcc.n	8003564 <Velocity+0x6c>
	  {
		  TimestampEncoder = micros();
 8003518:	f000 f8d0 	bl	80036bc <micros>
 800351c:	4602      	mov	r2, r0
 800351e:	460b      	mov	r3, r1
 8003520:	4921      	ldr	r1, [pc, #132]	; (80035a8 <Velocity+0xb0>)
 8003522:	e9c1 2300 	strd	r2, r3, [r1]
		  EncoderVel = (EncoderVel * 999 + EncoderVelocity_Update()) / 1000.0;
 8003526:	4b21      	ldr	r3, [pc, #132]	; (80035ac <Velocity+0xb4>)
 8003528:	edd3 7a00 	vldr	s15, [r3]
 800352c:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80035b0 <Velocity+0xb8>
 8003530:	ee27 8a87 	vmul.f32	s16, s15, s14
 8003534:	f000 f86e 	bl	8003614 <EncoderVelocity_Update>
 8003538:	eef0 7a40 	vmov.f32	s15, s0
 800353c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003540:	ee17 0a90 	vmov	r0, s15
 8003544:	f7fc ffac 	bl	80004a0 <__aeabi_f2d>
 8003548:	f04f 0200 	mov.w	r2, #0
 800354c:	4b19      	ldr	r3, [pc, #100]	; (80035b4 <Velocity+0xbc>)
 800354e:	f7fd f929 	bl	80007a4 <__aeabi_ddiv>
 8003552:	4602      	mov	r2, r0
 8003554:	460b      	mov	r3, r1
 8003556:	4610      	mov	r0, r2
 8003558:	4619      	mov	r1, r3
 800355a:	f7fd faf1 	bl	8000b40 <__aeabi_d2f>
 800355e:	4603      	mov	r3, r0
 8003560:	4a12      	ldr	r2, [pc, #72]	; (80035ac <Velocity+0xb4>)
 8003562:	6013      	str	r3, [r2, #0]
	  }
	  return EncoderVel * 60.0 / 2048.0; //pulse per sec to rpm
 8003564:	4b11      	ldr	r3, [pc, #68]	; (80035ac <Velocity+0xb4>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4618      	mov	r0, r3
 800356a:	f7fc ff99 	bl	80004a0 <__aeabi_f2d>
 800356e:	f04f 0200 	mov.w	r2, #0
 8003572:	4b11      	ldr	r3, [pc, #68]	; (80035b8 <Velocity+0xc0>)
 8003574:	f7fc ffec 	bl	8000550 <__aeabi_dmul>
 8003578:	4602      	mov	r2, r0
 800357a:	460b      	mov	r3, r1
 800357c:	4610      	mov	r0, r2
 800357e:	4619      	mov	r1, r3
 8003580:	f04f 0200 	mov.w	r2, #0
 8003584:	4b0d      	ldr	r3, [pc, #52]	; (80035bc <Velocity+0xc4>)
 8003586:	f7fd f90d 	bl	80007a4 <__aeabi_ddiv>
 800358a:	4602      	mov	r2, r0
 800358c:	460b      	mov	r3, r1
 800358e:	4610      	mov	r0, r2
 8003590:	4619      	mov	r1, r3
 8003592:	f7fd fad5 	bl	8000b40 <__aeabi_d2f>
 8003596:	4603      	mov	r3, r0
 8003598:	ee07 3a90 	vmov	s15, r3
}
 800359c:	eeb0 0a67 	vmov.f32	s0, s15
 80035a0:	46bd      	mov	sp, r7
 80035a2:	ecbd 8b02 	vpop	{d8}
 80035a6:	bdb0      	pop	{r4, r5, r7, pc}
 80035a8:	200004d0 	.word	0x200004d0
 80035ac:	200004d8 	.word	0x200004d8
 80035b0:	4479c000 	.word	0x4479c000
 80035b4:	408f4000 	.word	0x408f4000
 80035b8:	404e0000 	.word	0x404e0000
 80035bc:	40a00000 	.word	0x40a00000

080035c0 <PWMgeneration>:
void PWMgeneration()
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
	  if (Direction == 0)
 80035c4:	4b10      	ldr	r3, [pc, #64]	; (8003608 <PWMgeneration+0x48>)
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d104      	bne.n	80035d6 <PWMgeneration+0x16>
	  {
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 50000);
 80035cc:	4b0f      	ldr	r3, [pc, #60]	; (800360c <PWMgeneration+0x4c>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f24c 3250 	movw	r2, #50000	; 0xc350
 80035d4:	635a      	str	r2, [r3, #52]	; 0x34
	  }
	  if (Direction == 1)
 80035d6:	4b0c      	ldr	r3, [pc, #48]	; (8003608 <PWMgeneration+0x48>)
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d103      	bne.n	80035e6 <PWMgeneration+0x26>
	  {
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80035de:	4b0b      	ldr	r3, [pc, #44]	; (800360c <PWMgeneration+0x4c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2200      	movs	r2, #0
 80035e4:	635a      	str	r2, [r3, #52]	; 0x34
	  }
	  if (Direction == 2)
 80035e6:	4b08      	ldr	r3, [pc, #32]	; (8003608 <PWMgeneration+0x48>)
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d104      	bne.n	80035f8 <PWMgeneration+0x38>
	  {
		  PIDinit() ;
 80035ee:	f7ff fdb7 	bl	8003160 <PIDinit>
		  PWMPercent = 0 ;
 80035f2:	4b07      	ldr	r3, [pc, #28]	; (8003610 <PWMgeneration+0x50>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	801a      	strh	r2, [r3, #0]
	  }
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWMPercent);
 80035f8:	4b05      	ldr	r3, [pc, #20]	; (8003610 <PWMgeneration+0x50>)
 80035fa:	881a      	ldrh	r2, [r3, #0]
 80035fc:	4b03      	ldr	r3, [pc, #12]	; (800360c <PWMgeneration+0x4c>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003602:	bf00      	nop
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	20000510 	.word	0x20000510
 800360c:	20000108 	.word	0x20000108
 8003610:	200004f8 	.word	0x200004f8

08003614 <EncoderVelocity_Update>:
#define  HTIM_ENCODER htim3
#define  MAX_SUBPOSITION_OVERFLOW 1024
#define  MAX_ENCODER_PERIOD 2048

float EncoderVelocity_Update()
{
 8003614:	b5b0      	push	{r4, r5, r7, lr}
 8003616:	ed2d 8b02 	vpush	{d8}
 800361a:	b086      	sub	sp, #24
 800361c:	af00      	add	r7, sp, #0
	//Save Last state
	static uint32_t EncoderLastPosition = 0;
	static uint64_t EncoderLastTimestamp = 0;

	//read data
	uint32_t EncoderNowPosition = HTIM_ENCODER.Instance->CNT;
 800361e:	4b23      	ldr	r3, [pc, #140]	; (80036ac <EncoderVelocity_Update+0x98>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003624:	613b      	str	r3, [r7, #16]
	uint64_t EncoderNowTimestamp = micros();
 8003626:	f000 f849 	bl	80036bc <micros>
 800362a:	e9c7 0102 	strd	r0, r1, [r7, #8]

	int32_t EncoderPositionDiff;
	uint64_t EncoderTimeDiff;

	EncoderTimeDiff = EncoderNowTimestamp - EncoderLastTimestamp;
 800362e:	4b20      	ldr	r3, [pc, #128]	; (80036b0 <EncoderVelocity_Update+0x9c>)
 8003630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003634:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003638:	1a84      	subs	r4, r0, r2
 800363a:	eb61 0503 	sbc.w	r5, r1, r3
 800363e:	e9c7 4500 	strd	r4, r5, [r7]
	EncoderPositionDiff = EncoderNowPosition - EncoderLastPosition;
 8003642:	4b1c      	ldr	r3, [pc, #112]	; (80036b4 <EncoderVelocity_Update+0xa0>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	617b      	str	r3, [r7, #20]

	//compensate overflow and underflow
	if (EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003652:	db04      	blt.n	800365e <EncoderVelocity_Update+0x4a>
	{
		EncoderPositionDiff -= MAX_ENCODER_PERIOD;
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800365a:	617b      	str	r3, [r7, #20]
 800365c:	e007      	b.n	800366e <EncoderVelocity_Update+0x5a>
	}
	else if (-EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	f513 6f80 	cmn.w	r3, #1024	; 0x400
 8003664:	dc03      	bgt.n	800366e <EncoderVelocity_Update+0x5a>
	{
		EncoderPositionDiff += MAX_ENCODER_PERIOD;
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800366c:	617b      	str	r3, [r7, #20]
	}

	//Update Position and time
	EncoderLastPosition = EncoderNowPosition;
 800366e:	4a11      	ldr	r2, [pc, #68]	; (80036b4 <EncoderVelocity_Update+0xa0>)
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	6013      	str	r3, [r2, #0]
	EncoderLastTimestamp = EncoderNowTimestamp;
 8003674:	490e      	ldr	r1, [pc, #56]	; (80036b0 <EncoderVelocity_Update+0x9c>)
 8003676:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800367a:	e9c1 2300 	strd	r2, r3, [r1]

	//Calculate velocity
	//EncoderTimeDiff is in uS
	return (EncoderPositionDiff * 1000000) / (float) EncoderTimeDiff;
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	4a0d      	ldr	r2, [pc, #52]	; (80036b8 <EncoderVelocity_Update+0xa4>)
 8003682:	fb02 f303 	mul.w	r3, r2, r3
 8003686:	ee07 3a90 	vmov	s15, r3
 800368a:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800368e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003692:	f7fd fb6d 	bl	8000d70 <__aeabi_ul2f>
 8003696:	ee07 0a10 	vmov	s14, r0
 800369a:	eec8 7a07 	vdiv.f32	s15, s16, s14

}
 800369e:	eeb0 0a67 	vmov.f32	s0, s15
 80036a2:	3718      	adds	r7, #24
 80036a4:	46bd      	mov	sp, r7
 80036a6:	ecbd 8b02 	vpop	{d8}
 80036aa:	bdb0      	pop	{r4, r5, r7, pc}
 80036ac:	20000198 	.word	0x20000198
 80036b0:	20000528 	.word	0x20000528
 80036b4:	20000530 	.word	0x20000530
 80036b8:	000f4240 	.word	0x000f4240

080036bc <micros>:
	{
		_micros += 4294967295;
	}
}
uint64_t micros()
{
 80036bc:	b4b0      	push	{r4, r5, r7}
 80036be:	af00      	add	r7, sp, #0
	return _micros + htim2.Instance->CNT;
 80036c0:	4b09      	ldr	r3, [pc, #36]	; (80036e8 <micros+0x2c>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c6:	2200      	movs	r2, #0
 80036c8:	4618      	mov	r0, r3
 80036ca:	4611      	mov	r1, r2
 80036cc:	4b07      	ldr	r3, [pc, #28]	; (80036ec <micros+0x30>)
 80036ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d2:	1884      	adds	r4, r0, r2
 80036d4:	eb41 0503 	adc.w	r5, r1, r3
 80036d8:	4622      	mov	r2, r4
 80036da:	462b      	mov	r3, r5
}
 80036dc:	4610      	mov	r0, r2
 80036de:	4619      	mov	r1, r3
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bcb0      	pop	{r4, r5, r7}
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	20000150 	.word	0x20000150
 80036ec:	20000500 	.word	0x20000500

080036f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80036f4:	b672      	cpsid	i
}
 80036f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80036f8:	e7fe      	b.n	80036f8 <Error_Handler+0x8>
	...

080036fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003702:	2300      	movs	r3, #0
 8003704:	607b      	str	r3, [r7, #4]
 8003706:	4b10      	ldr	r3, [pc, #64]	; (8003748 <HAL_MspInit+0x4c>)
 8003708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370a:	4a0f      	ldr	r2, [pc, #60]	; (8003748 <HAL_MspInit+0x4c>)
 800370c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003710:	6453      	str	r3, [r2, #68]	; 0x44
 8003712:	4b0d      	ldr	r3, [pc, #52]	; (8003748 <HAL_MspInit+0x4c>)
 8003714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003716:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800371a:	607b      	str	r3, [r7, #4]
 800371c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800371e:	2300      	movs	r3, #0
 8003720:	603b      	str	r3, [r7, #0]
 8003722:	4b09      	ldr	r3, [pc, #36]	; (8003748 <HAL_MspInit+0x4c>)
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	4a08      	ldr	r2, [pc, #32]	; (8003748 <HAL_MspInit+0x4c>)
 8003728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800372c:	6413      	str	r3, [r2, #64]	; 0x40
 800372e:	4b06      	ldr	r3, [pc, #24]	; (8003748 <HAL_MspInit+0x4c>)
 8003730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003736:	603b      	str	r3, [r7, #0]
 8003738:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800373a:	2007      	movs	r0, #7
 800373c:	f000 fbdc 	bl	8003ef8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003740:	bf00      	nop
 8003742:	3708      	adds	r7, #8
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40023800 	.word	0x40023800

0800374c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b08a      	sub	sp, #40	; 0x28
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003754:	f107 0314 	add.w	r3, r7, #20
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]
 800375c:	605a      	str	r2, [r3, #4]
 800375e:	609a      	str	r2, [r3, #8]
 8003760:	60da      	str	r2, [r3, #12]
 8003762:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a19      	ldr	r2, [pc, #100]	; (80037d0 <HAL_I2C_MspInit+0x84>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d12c      	bne.n	80037c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800376e:	2300      	movs	r3, #0
 8003770:	613b      	str	r3, [r7, #16]
 8003772:	4b18      	ldr	r3, [pc, #96]	; (80037d4 <HAL_I2C_MspInit+0x88>)
 8003774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003776:	4a17      	ldr	r2, [pc, #92]	; (80037d4 <HAL_I2C_MspInit+0x88>)
 8003778:	f043 0302 	orr.w	r3, r3, #2
 800377c:	6313      	str	r3, [r2, #48]	; 0x30
 800377e:	4b15      	ldr	r3, [pc, #84]	; (80037d4 <HAL_I2C_MspInit+0x88>)
 8003780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	613b      	str	r3, [r7, #16]
 8003788:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800378a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800378e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003790:	2312      	movs	r3, #18
 8003792:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003794:	2301      	movs	r3, #1
 8003796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003798:	2302      	movs	r3, #2
 800379a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800379c:	2304      	movs	r3, #4
 800379e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037a0:	f107 0314 	add.w	r3, r7, #20
 80037a4:	4619      	mov	r1, r3
 80037a6:	480c      	ldr	r0, [pc, #48]	; (80037d8 <HAL_I2C_MspInit+0x8c>)
 80037a8:	f000 ffea 	bl	8004780 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80037ac:	2300      	movs	r3, #0
 80037ae:	60fb      	str	r3, [r7, #12]
 80037b0:	4b08      	ldr	r3, [pc, #32]	; (80037d4 <HAL_I2C_MspInit+0x88>)
 80037b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b4:	4a07      	ldr	r2, [pc, #28]	; (80037d4 <HAL_I2C_MspInit+0x88>)
 80037b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80037ba:	6413      	str	r3, [r2, #64]	; 0x40
 80037bc:	4b05      	ldr	r3, [pc, #20]	; (80037d4 <HAL_I2C_MspInit+0x88>)
 80037be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037c4:	60fb      	str	r3, [r7, #12]
 80037c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80037c8:	bf00      	nop
 80037ca:	3728      	adds	r7, #40	; 0x28
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	40005400 	.word	0x40005400
 80037d4:	40023800 	.word	0x40023800
 80037d8:	40020400 	.word	0x40020400

080037dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a15      	ldr	r2, [pc, #84]	; (8003840 <HAL_TIM_Base_MspInit+0x64>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d10e      	bne.n	800380c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80037ee:	2300      	movs	r3, #0
 80037f0:	60fb      	str	r3, [r7, #12]
 80037f2:	4b14      	ldr	r3, [pc, #80]	; (8003844 <HAL_TIM_Base_MspInit+0x68>)
 80037f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f6:	4a13      	ldr	r2, [pc, #76]	; (8003844 <HAL_TIM_Base_MspInit+0x68>)
 80037f8:	f043 0301 	orr.w	r3, r3, #1
 80037fc:	6453      	str	r3, [r2, #68]	; 0x44
 80037fe:	4b11      	ldr	r3, [pc, #68]	; (8003844 <HAL_TIM_Base_MspInit+0x68>)
 8003800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	60fb      	str	r3, [r7, #12]
 8003808:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800380a:	e012      	b.n	8003832 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003814:	d10d      	bne.n	8003832 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003816:	2300      	movs	r3, #0
 8003818:	60bb      	str	r3, [r7, #8]
 800381a:	4b0a      	ldr	r3, [pc, #40]	; (8003844 <HAL_TIM_Base_MspInit+0x68>)
 800381c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381e:	4a09      	ldr	r2, [pc, #36]	; (8003844 <HAL_TIM_Base_MspInit+0x68>)
 8003820:	f043 0301 	orr.w	r3, r3, #1
 8003824:	6413      	str	r3, [r2, #64]	; 0x40
 8003826:	4b07      	ldr	r3, [pc, #28]	; (8003844 <HAL_TIM_Base_MspInit+0x68>)
 8003828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	60bb      	str	r3, [r7, #8]
 8003830:	68bb      	ldr	r3, [r7, #8]
}
 8003832:	bf00      	nop
 8003834:	3714      	adds	r7, #20
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	40010000 	.word	0x40010000
 8003844:	40023800 	.word	0x40023800

08003848 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b08a      	sub	sp, #40	; 0x28
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003850:	f107 0314 	add.w	r3, r7, #20
 8003854:	2200      	movs	r2, #0
 8003856:	601a      	str	r2, [r3, #0]
 8003858:	605a      	str	r2, [r3, #4]
 800385a:	609a      	str	r2, [r3, #8]
 800385c:	60da      	str	r2, [r3, #12]
 800385e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a19      	ldr	r2, [pc, #100]	; (80038cc <HAL_TIM_Encoder_MspInit+0x84>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d12b      	bne.n	80038c2 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800386a:	2300      	movs	r3, #0
 800386c:	613b      	str	r3, [r7, #16]
 800386e:	4b18      	ldr	r3, [pc, #96]	; (80038d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8003870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003872:	4a17      	ldr	r2, [pc, #92]	; (80038d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8003874:	f043 0302 	orr.w	r3, r3, #2
 8003878:	6413      	str	r3, [r2, #64]	; 0x40
 800387a:	4b15      	ldr	r3, [pc, #84]	; (80038d0 <HAL_TIM_Encoder_MspInit+0x88>)
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	613b      	str	r3, [r7, #16]
 8003884:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003886:	2300      	movs	r3, #0
 8003888:	60fb      	str	r3, [r7, #12]
 800388a:	4b11      	ldr	r3, [pc, #68]	; (80038d0 <HAL_TIM_Encoder_MspInit+0x88>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388e:	4a10      	ldr	r2, [pc, #64]	; (80038d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8003890:	f043 0301 	orr.w	r3, r3, #1
 8003894:	6313      	str	r3, [r2, #48]	; 0x30
 8003896:	4b0e      	ldr	r3, [pc, #56]	; (80038d0 <HAL_TIM_Encoder_MspInit+0x88>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	f003 0301 	and.w	r3, r3, #1
 800389e:	60fb      	str	r3, [r7, #12]
 80038a0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80038a2:	23c0      	movs	r3, #192	; 0xc0
 80038a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a6:	2302      	movs	r3, #2
 80038a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038aa:	2300      	movs	r3, #0
 80038ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038ae:	2300      	movs	r3, #0
 80038b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80038b2:	2302      	movs	r3, #2
 80038b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038b6:	f107 0314 	add.w	r3, r7, #20
 80038ba:	4619      	mov	r1, r3
 80038bc:	4805      	ldr	r0, [pc, #20]	; (80038d4 <HAL_TIM_Encoder_MspInit+0x8c>)
 80038be:	f000 ff5f 	bl	8004780 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80038c2:	bf00      	nop
 80038c4:	3728      	adds	r7, #40	; 0x28
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	40000400 	.word	0x40000400
 80038d0:	40023800 	.word	0x40023800
 80038d4:	40020000 	.word	0x40020000

080038d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b088      	sub	sp, #32
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038e0:	f107 030c 	add.w	r3, r7, #12
 80038e4:	2200      	movs	r2, #0
 80038e6:	601a      	str	r2, [r3, #0]
 80038e8:	605a      	str	r2, [r3, #4]
 80038ea:	609a      	str	r2, [r3, #8]
 80038ec:	60da      	str	r2, [r3, #12]
 80038ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a12      	ldr	r2, [pc, #72]	; (8003940 <HAL_TIM_MspPostInit+0x68>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d11e      	bne.n	8003938 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038fa:	2300      	movs	r3, #0
 80038fc:	60bb      	str	r3, [r7, #8]
 80038fe:	4b11      	ldr	r3, [pc, #68]	; (8003944 <HAL_TIM_MspPostInit+0x6c>)
 8003900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003902:	4a10      	ldr	r2, [pc, #64]	; (8003944 <HAL_TIM_MspPostInit+0x6c>)
 8003904:	f043 0301 	orr.w	r3, r3, #1
 8003908:	6313      	str	r3, [r2, #48]	; 0x30
 800390a:	4b0e      	ldr	r3, [pc, #56]	; (8003944 <HAL_TIM_MspPostInit+0x6c>)
 800390c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390e:	f003 0301 	and.w	r3, r3, #1
 8003912:	60bb      	str	r3, [r7, #8]
 8003914:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003916:	f44f 7340 	mov.w	r3, #768	; 0x300
 800391a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800391c:	2302      	movs	r3, #2
 800391e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003920:	2300      	movs	r3, #0
 8003922:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003924:	2300      	movs	r3, #0
 8003926:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003928:	2301      	movs	r3, #1
 800392a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800392c:	f107 030c 	add.w	r3, r7, #12
 8003930:	4619      	mov	r1, r3
 8003932:	4805      	ldr	r0, [pc, #20]	; (8003948 <HAL_TIM_MspPostInit+0x70>)
 8003934:	f000 ff24 	bl	8004780 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003938:	bf00      	nop
 800393a:	3720      	adds	r7, #32
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	40010000 	.word	0x40010000
 8003944:	40023800 	.word	0x40023800
 8003948:	40020000 	.word	0x40020000

0800394c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b08a      	sub	sp, #40	; 0x28
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003954:	f107 0314 	add.w	r3, r7, #20
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	605a      	str	r2, [r3, #4]
 800395e:	609a      	str	r2, [r3, #8]
 8003960:	60da      	str	r2, [r3, #12]
 8003962:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a4c      	ldr	r2, [pc, #304]	; (8003a9c <HAL_UART_MspInit+0x150>)
 800396a:	4293      	cmp	r3, r2
 800396c:	f040 8091 	bne.w	8003a92 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003970:	2300      	movs	r3, #0
 8003972:	613b      	str	r3, [r7, #16]
 8003974:	4b4a      	ldr	r3, [pc, #296]	; (8003aa0 <HAL_UART_MspInit+0x154>)
 8003976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003978:	4a49      	ldr	r2, [pc, #292]	; (8003aa0 <HAL_UART_MspInit+0x154>)
 800397a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800397e:	6413      	str	r3, [r2, #64]	; 0x40
 8003980:	4b47      	ldr	r3, [pc, #284]	; (8003aa0 <HAL_UART_MspInit+0x154>)
 8003982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003984:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003988:	613b      	str	r3, [r7, #16]
 800398a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800398c:	2300      	movs	r3, #0
 800398e:	60fb      	str	r3, [r7, #12]
 8003990:	4b43      	ldr	r3, [pc, #268]	; (8003aa0 <HAL_UART_MspInit+0x154>)
 8003992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003994:	4a42      	ldr	r2, [pc, #264]	; (8003aa0 <HAL_UART_MspInit+0x154>)
 8003996:	f043 0301 	orr.w	r3, r3, #1
 800399a:	6313      	str	r3, [r2, #48]	; 0x30
 800399c:	4b40      	ldr	r3, [pc, #256]	; (8003aa0 <HAL_UART_MspInit+0x154>)
 800399e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	60fb      	str	r3, [r7, #12]
 80039a6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80039a8:	230c      	movs	r3, #12
 80039aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ac:	2302      	movs	r3, #2
 80039ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b0:	2300      	movs	r3, #0
 80039b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039b4:	2303      	movs	r3, #3
 80039b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80039b8:	2307      	movs	r3, #7
 80039ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039bc:	f107 0314 	add.w	r3, r7, #20
 80039c0:	4619      	mov	r1, r3
 80039c2:	4838      	ldr	r0, [pc, #224]	; (8003aa4 <HAL_UART_MspInit+0x158>)
 80039c4:	f000 fedc 	bl	8004780 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80039c8:	4b37      	ldr	r3, [pc, #220]	; (8003aa8 <HAL_UART_MspInit+0x15c>)
 80039ca:	4a38      	ldr	r2, [pc, #224]	; (8003aac <HAL_UART_MspInit+0x160>)
 80039cc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80039ce:	4b36      	ldr	r3, [pc, #216]	; (8003aa8 <HAL_UART_MspInit+0x15c>)
 80039d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039d4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039d6:	4b34      	ldr	r3, [pc, #208]	; (8003aa8 <HAL_UART_MspInit+0x15c>)
 80039d8:	2200      	movs	r2, #0
 80039da:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039dc:	4b32      	ldr	r3, [pc, #200]	; (8003aa8 <HAL_UART_MspInit+0x15c>)
 80039de:	2200      	movs	r2, #0
 80039e0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039e2:	4b31      	ldr	r3, [pc, #196]	; (8003aa8 <HAL_UART_MspInit+0x15c>)
 80039e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039e8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039ea:	4b2f      	ldr	r3, [pc, #188]	; (8003aa8 <HAL_UART_MspInit+0x15c>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039f0:	4b2d      	ldr	r3, [pc, #180]	; (8003aa8 <HAL_UART_MspInit+0x15c>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80039f6:	4b2c      	ldr	r3, [pc, #176]	; (8003aa8 <HAL_UART_MspInit+0x15c>)
 80039f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039fc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80039fe:	4b2a      	ldr	r3, [pc, #168]	; (8003aa8 <HAL_UART_MspInit+0x15c>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a04:	4b28      	ldr	r3, [pc, #160]	; (8003aa8 <HAL_UART_MspInit+0x15c>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003a0a:	4827      	ldr	r0, [pc, #156]	; (8003aa8 <HAL_UART_MspInit+0x15c>)
 8003a0c:	f000 fab6 	bl	8003f7c <HAL_DMA_Init>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d001      	beq.n	8003a1a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8003a16:	f7ff fe6b 	bl	80036f0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a22      	ldr	r2, [pc, #136]	; (8003aa8 <HAL_UART_MspInit+0x15c>)
 8003a1e:	639a      	str	r2, [r3, #56]	; 0x38
 8003a20:	4a21      	ldr	r2, [pc, #132]	; (8003aa8 <HAL_UART_MspInit+0x15c>)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003a26:	4b22      	ldr	r3, [pc, #136]	; (8003ab0 <HAL_UART_MspInit+0x164>)
 8003a28:	4a22      	ldr	r2, [pc, #136]	; (8003ab4 <HAL_UART_MspInit+0x168>)
 8003a2a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003a2c:	4b20      	ldr	r3, [pc, #128]	; (8003ab0 <HAL_UART_MspInit+0x164>)
 8003a2e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a32:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a34:	4b1e      	ldr	r3, [pc, #120]	; (8003ab0 <HAL_UART_MspInit+0x164>)
 8003a36:	2240      	movs	r2, #64	; 0x40
 8003a38:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a3a:	4b1d      	ldr	r3, [pc, #116]	; (8003ab0 <HAL_UART_MspInit+0x164>)
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003a40:	4b1b      	ldr	r3, [pc, #108]	; (8003ab0 <HAL_UART_MspInit+0x164>)
 8003a42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a46:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a48:	4b19      	ldr	r3, [pc, #100]	; (8003ab0 <HAL_UART_MspInit+0x164>)
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a4e:	4b18      	ldr	r3, [pc, #96]	; (8003ab0 <HAL_UART_MspInit+0x164>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003a54:	4b16      	ldr	r3, [pc, #88]	; (8003ab0 <HAL_UART_MspInit+0x164>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003a5a:	4b15      	ldr	r3, [pc, #84]	; (8003ab0 <HAL_UART_MspInit+0x164>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a60:	4b13      	ldr	r3, [pc, #76]	; (8003ab0 <HAL_UART_MspInit+0x164>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003a66:	4812      	ldr	r0, [pc, #72]	; (8003ab0 <HAL_UART_MspInit+0x164>)
 8003a68:	f000 fa88 	bl	8003f7c <HAL_DMA_Init>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8003a72:	f7ff fe3d 	bl	80036f0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a0d      	ldr	r2, [pc, #52]	; (8003ab0 <HAL_UART_MspInit+0x164>)
 8003a7a:	635a      	str	r2, [r3, #52]	; 0x34
 8003a7c:	4a0c      	ldr	r2, [pc, #48]	; (8003ab0 <HAL_UART_MspInit+0x164>)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003a82:	2200      	movs	r2, #0
 8003a84:	2100      	movs	r1, #0
 8003a86:	2026      	movs	r0, #38	; 0x26
 8003a88:	f000 fa41 	bl	8003f0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003a8c:	2026      	movs	r0, #38	; 0x26
 8003a8e:	f000 fa5a 	bl	8003f46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003a92:	bf00      	nop
 8003a94:	3728      	adds	r7, #40	; 0x28
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	40004400 	.word	0x40004400
 8003aa0:	40023800 	.word	0x40023800
 8003aa4:	40020000 	.word	0x40020000
 8003aa8:	20000224 	.word	0x20000224
 8003aac:	40026088 	.word	0x40026088
 8003ab0:	20000284 	.word	0x20000284
 8003ab4:	400260a0 	.word	0x400260a0

08003ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003abc:	e7fe      	b.n	8003abc <NMI_Handler+0x4>

08003abe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003abe:	b480      	push	{r7}
 8003ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ac2:	e7fe      	b.n	8003ac2 <HardFault_Handler+0x4>

08003ac4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ac8:	e7fe      	b.n	8003ac8 <MemManage_Handler+0x4>

08003aca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003aca:	b480      	push	{r7}
 8003acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ace:	e7fe      	b.n	8003ace <BusFault_Handler+0x4>

08003ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ad4:	e7fe      	b.n	8003ad4 <UsageFault_Handler+0x4>

08003ad6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ada:	bf00      	nop
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ae8:	bf00      	nop
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr

08003af2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003af2:	b480      	push	{r7}
 8003af4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003af6:	bf00      	nop
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b04:	f000 f8e4 	bl	8003cd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b08:	bf00      	nop
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003b10:	4802      	ldr	r0, [pc, #8]	; (8003b1c <DMA1_Stream5_IRQHandler+0x10>)
 8003b12:	f000 fbcb 	bl	80042ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003b16:	bf00      	nop
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	20000224 	.word	0x20000224

08003b20 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003b24:	4802      	ldr	r0, [pc, #8]	; (8003b30 <DMA1_Stream6_IRQHandler+0x10>)
 8003b26:	f000 fbc1 	bl	80042ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003b2a:	bf00      	nop
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	20000284 	.word	0x20000284

08003b34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003b38:	4802      	ldr	r0, [pc, #8]	; (8003b44 <USART2_IRQHandler+0x10>)
 8003b3a:	f003 fa17 	bl	8006f6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003b3e:	bf00      	nop
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	200001e0 	.word	0x200001e0

08003b48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b50:	4a14      	ldr	r2, [pc, #80]	; (8003ba4 <_sbrk+0x5c>)
 8003b52:	4b15      	ldr	r3, [pc, #84]	; (8003ba8 <_sbrk+0x60>)
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b5c:	4b13      	ldr	r3, [pc, #76]	; (8003bac <_sbrk+0x64>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d102      	bne.n	8003b6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b64:	4b11      	ldr	r3, [pc, #68]	; (8003bac <_sbrk+0x64>)
 8003b66:	4a12      	ldr	r2, [pc, #72]	; (8003bb0 <_sbrk+0x68>)
 8003b68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b6a:	4b10      	ldr	r3, [pc, #64]	; (8003bac <_sbrk+0x64>)
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4413      	add	r3, r2
 8003b72:	693a      	ldr	r2, [r7, #16]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d207      	bcs.n	8003b88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b78:	f004 faf0 	bl	800815c <__errno>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	220c      	movs	r2, #12
 8003b80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b82:	f04f 33ff 	mov.w	r3, #4294967295
 8003b86:	e009      	b.n	8003b9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b88:	4b08      	ldr	r3, [pc, #32]	; (8003bac <_sbrk+0x64>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b8e:	4b07      	ldr	r3, [pc, #28]	; (8003bac <_sbrk+0x64>)
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4413      	add	r3, r2
 8003b96:	4a05      	ldr	r2, [pc, #20]	; (8003bac <_sbrk+0x64>)
 8003b98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3718      	adds	r7, #24
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	20020000 	.word	0x20020000
 8003ba8:	00000400 	.word	0x00000400
 8003bac:	20000534 	.word	0x20000534
 8003bb0:	20000550 	.word	0x20000550

08003bb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003bb8:	4b06      	ldr	r3, [pc, #24]	; (8003bd4 <SystemInit+0x20>)
 8003bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bbe:	4a05      	ldr	r2, [pc, #20]	; (8003bd4 <SystemInit+0x20>)
 8003bc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003bc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003bc8:	bf00      	nop
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	e000ed00 	.word	0xe000ed00

08003bd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003bd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c10 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003bdc:	480d      	ldr	r0, [pc, #52]	; (8003c14 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003bde:	490e      	ldr	r1, [pc, #56]	; (8003c18 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003be0:	4a0e      	ldr	r2, [pc, #56]	; (8003c1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003be2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003be4:	e002      	b.n	8003bec <LoopCopyDataInit>

08003be6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003be6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003be8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bea:	3304      	adds	r3, #4

08003bec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003bec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003bee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003bf0:	d3f9      	bcc.n	8003be6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003bf2:	4a0b      	ldr	r2, [pc, #44]	; (8003c20 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003bf4:	4c0b      	ldr	r4, [pc, #44]	; (8003c24 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003bf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003bf8:	e001      	b.n	8003bfe <LoopFillZerobss>

08003bfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003bfc:	3204      	adds	r2, #4

08003bfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003bfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c00:	d3fb      	bcc.n	8003bfa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003c02:	f7ff ffd7 	bl	8003bb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c06:	f004 faaf 	bl	8008168 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c0a:	f7fd fa79 	bl	8001100 <main>
  bx  lr    
 8003c0e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003c10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003c14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c18:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8003c1c:	08008570 	.word	0x08008570
  ldr r2, =_sbss
 8003c20:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8003c24:	2000054c 	.word	0x2000054c

08003c28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c28:	e7fe      	b.n	8003c28 <ADC_IRQHandler>
	...

08003c2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c30:	4b0e      	ldr	r3, [pc, #56]	; (8003c6c <HAL_Init+0x40>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a0d      	ldr	r2, [pc, #52]	; (8003c6c <HAL_Init+0x40>)
 8003c36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c3c:	4b0b      	ldr	r3, [pc, #44]	; (8003c6c <HAL_Init+0x40>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a0a      	ldr	r2, [pc, #40]	; (8003c6c <HAL_Init+0x40>)
 8003c42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c48:	4b08      	ldr	r3, [pc, #32]	; (8003c6c <HAL_Init+0x40>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a07      	ldr	r2, [pc, #28]	; (8003c6c <HAL_Init+0x40>)
 8003c4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c54:	2003      	movs	r0, #3
 8003c56:	f000 f94f 	bl	8003ef8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c5a:	2000      	movs	r0, #0
 8003c5c:	f000 f808 	bl	8003c70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c60:	f7ff fd4c 	bl	80036fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	40023c00 	.word	0x40023c00

08003c70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c78:	4b12      	ldr	r3, [pc, #72]	; (8003cc4 <HAL_InitTick+0x54>)
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	4b12      	ldr	r3, [pc, #72]	; (8003cc8 <HAL_InitTick+0x58>)
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	4619      	mov	r1, r3
 8003c82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c86:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f000 f967 	bl	8003f62 <HAL_SYSTICK_Config>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e00e      	b.n	8003cbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2b0f      	cmp	r3, #15
 8003ca2:	d80a      	bhi.n	8003cba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	6879      	ldr	r1, [r7, #4]
 8003ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cac:	f000 f92f 	bl	8003f0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003cb0:	4a06      	ldr	r2, [pc, #24]	; (8003ccc <HAL_InitTick+0x5c>)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	e000      	b.n	8003cbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3708      	adds	r7, #8
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	20000028 	.word	0x20000028
 8003cc8:	20000030 	.word	0x20000030
 8003ccc:	2000002c 	.word	0x2000002c

08003cd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003cd4:	4b06      	ldr	r3, [pc, #24]	; (8003cf0 <HAL_IncTick+0x20>)
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	461a      	mov	r2, r3
 8003cda:	4b06      	ldr	r3, [pc, #24]	; (8003cf4 <HAL_IncTick+0x24>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4413      	add	r3, r2
 8003ce0:	4a04      	ldr	r2, [pc, #16]	; (8003cf4 <HAL_IncTick+0x24>)
 8003ce2:	6013      	str	r3, [r2, #0]
}
 8003ce4:	bf00      	nop
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	20000030 	.word	0x20000030
 8003cf4:	20000538 	.word	0x20000538

08003cf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8003cfc:	4b03      	ldr	r3, [pc, #12]	; (8003d0c <HAL_GetTick+0x14>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	20000538 	.word	0x20000538

08003d10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d18:	f7ff ffee 	bl	8003cf8 <HAL_GetTick>
 8003d1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d28:	d005      	beq.n	8003d36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d2a:	4b0a      	ldr	r3, [pc, #40]	; (8003d54 <HAL_Delay+0x44>)
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	461a      	mov	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	4413      	add	r3, r2
 8003d34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d36:	bf00      	nop
 8003d38:	f7ff ffde 	bl	8003cf8 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d8f7      	bhi.n	8003d38 <HAL_Delay+0x28>
  {
  }
}
 8003d48:	bf00      	nop
 8003d4a:	bf00      	nop
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	20000030 	.word	0x20000030

08003d58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b085      	sub	sp, #20
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f003 0307 	and.w	r3, r3, #7
 8003d66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d68:	4b0c      	ldr	r3, [pc, #48]	; (8003d9c <__NVIC_SetPriorityGrouping+0x44>)
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d6e:	68ba      	ldr	r2, [r7, #8]
 8003d70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d74:	4013      	ands	r3, r2
 8003d76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d8a:	4a04      	ldr	r2, [pc, #16]	; (8003d9c <__NVIC_SetPriorityGrouping+0x44>)
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	60d3      	str	r3, [r2, #12]
}
 8003d90:	bf00      	nop
 8003d92:	3714      	adds	r7, #20
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr
 8003d9c:	e000ed00 	.word	0xe000ed00

08003da0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003da0:	b480      	push	{r7}
 8003da2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003da4:	4b04      	ldr	r3, [pc, #16]	; (8003db8 <__NVIC_GetPriorityGrouping+0x18>)
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	0a1b      	lsrs	r3, r3, #8
 8003daa:	f003 0307 	and.w	r3, r3, #7
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr
 8003db8:	e000ed00 	.word	0xe000ed00

08003dbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	db0b      	blt.n	8003de6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dce:	79fb      	ldrb	r3, [r7, #7]
 8003dd0:	f003 021f 	and.w	r2, r3, #31
 8003dd4:	4907      	ldr	r1, [pc, #28]	; (8003df4 <__NVIC_EnableIRQ+0x38>)
 8003dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dda:	095b      	lsrs	r3, r3, #5
 8003ddc:	2001      	movs	r0, #1
 8003dde:	fa00 f202 	lsl.w	r2, r0, r2
 8003de2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003de6:	bf00      	nop
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	e000e100 	.word	0xe000e100

08003df8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	4603      	mov	r3, r0
 8003e00:	6039      	str	r1, [r7, #0]
 8003e02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	db0a      	blt.n	8003e22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	b2da      	uxtb	r2, r3
 8003e10:	490c      	ldr	r1, [pc, #48]	; (8003e44 <__NVIC_SetPriority+0x4c>)
 8003e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e16:	0112      	lsls	r2, r2, #4
 8003e18:	b2d2      	uxtb	r2, r2
 8003e1a:	440b      	add	r3, r1
 8003e1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e20:	e00a      	b.n	8003e38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	b2da      	uxtb	r2, r3
 8003e26:	4908      	ldr	r1, [pc, #32]	; (8003e48 <__NVIC_SetPriority+0x50>)
 8003e28:	79fb      	ldrb	r3, [r7, #7]
 8003e2a:	f003 030f 	and.w	r3, r3, #15
 8003e2e:	3b04      	subs	r3, #4
 8003e30:	0112      	lsls	r2, r2, #4
 8003e32:	b2d2      	uxtb	r2, r2
 8003e34:	440b      	add	r3, r1
 8003e36:	761a      	strb	r2, [r3, #24]
}
 8003e38:	bf00      	nop
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr
 8003e44:	e000e100 	.word	0xe000e100
 8003e48:	e000ed00 	.word	0xe000ed00

08003e4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b089      	sub	sp, #36	; 0x24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f003 0307 	and.w	r3, r3, #7
 8003e5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	f1c3 0307 	rsb	r3, r3, #7
 8003e66:	2b04      	cmp	r3, #4
 8003e68:	bf28      	it	cs
 8003e6a:	2304      	movcs	r3, #4
 8003e6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	3304      	adds	r3, #4
 8003e72:	2b06      	cmp	r3, #6
 8003e74:	d902      	bls.n	8003e7c <NVIC_EncodePriority+0x30>
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	3b03      	subs	r3, #3
 8003e7a:	e000      	b.n	8003e7e <NVIC_EncodePriority+0x32>
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e80:	f04f 32ff 	mov.w	r2, #4294967295
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8a:	43da      	mvns	r2, r3
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	401a      	ands	r2, r3
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e94:	f04f 31ff 	mov.w	r1, #4294967295
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e9e:	43d9      	mvns	r1, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ea4:	4313      	orrs	r3, r2
         );
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3724      	adds	r7, #36	; 0x24
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
	...

08003eb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b082      	sub	sp, #8
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	3b01      	subs	r3, #1
 8003ec0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ec4:	d301      	bcc.n	8003eca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e00f      	b.n	8003eea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003eca:	4a0a      	ldr	r2, [pc, #40]	; (8003ef4 <SysTick_Config+0x40>)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ed2:	210f      	movs	r1, #15
 8003ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ed8:	f7ff ff8e 	bl	8003df8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003edc:	4b05      	ldr	r3, [pc, #20]	; (8003ef4 <SysTick_Config+0x40>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ee2:	4b04      	ldr	r3, [pc, #16]	; (8003ef4 <SysTick_Config+0x40>)
 8003ee4:	2207      	movs	r2, #7
 8003ee6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3708      	adds	r7, #8
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	e000e010 	.word	0xe000e010

08003ef8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f7ff ff29 	bl	8003d58 <__NVIC_SetPriorityGrouping>
}
 8003f06:	bf00      	nop
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}

08003f0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f0e:	b580      	push	{r7, lr}
 8003f10:	b086      	sub	sp, #24
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	4603      	mov	r3, r0
 8003f16:	60b9      	str	r1, [r7, #8]
 8003f18:	607a      	str	r2, [r7, #4]
 8003f1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f20:	f7ff ff3e 	bl	8003da0 <__NVIC_GetPriorityGrouping>
 8003f24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	68b9      	ldr	r1, [r7, #8]
 8003f2a:	6978      	ldr	r0, [r7, #20]
 8003f2c:	f7ff ff8e 	bl	8003e4c <NVIC_EncodePriority>
 8003f30:	4602      	mov	r2, r0
 8003f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f36:	4611      	mov	r1, r2
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f7ff ff5d 	bl	8003df8 <__NVIC_SetPriority>
}
 8003f3e:	bf00      	nop
 8003f40:	3718      	adds	r7, #24
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}

08003f46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f46:	b580      	push	{r7, lr}
 8003f48:	b082      	sub	sp, #8
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7ff ff31 	bl	8003dbc <__NVIC_EnableIRQ>
}
 8003f5a:	bf00      	nop
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}

08003f62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f62:	b580      	push	{r7, lr}
 8003f64:	b082      	sub	sp, #8
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f7ff ffa2 	bl	8003eb4 <SysTick_Config>
 8003f70:	4603      	mov	r3, r0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
	...

08003f7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b086      	sub	sp, #24
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f84:	2300      	movs	r3, #0
 8003f86:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f88:	f7ff feb6 	bl	8003cf8 <HAL_GetTick>
 8003f8c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d101      	bne.n	8003f98 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e099      	b.n	80040cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f022 0201 	bic.w	r2, r2, #1
 8003fb6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fb8:	e00f      	b.n	8003fda <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003fba:	f7ff fe9d 	bl	8003cf8 <HAL_GetTick>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	2b05      	cmp	r3, #5
 8003fc6:	d908      	bls.n	8003fda <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2220      	movs	r2, #32
 8003fcc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2203      	movs	r2, #3
 8003fd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e078      	b.n	80040cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0301 	and.w	r3, r3, #1
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1e8      	bne.n	8003fba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ff0:	697a      	ldr	r2, [r7, #20]
 8003ff2:	4b38      	ldr	r3, [pc, #224]	; (80040d4 <HAL_DMA_Init+0x158>)
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685a      	ldr	r2, [r3, #4]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004006:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004012:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800401e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a1b      	ldr	r3, [r3, #32]
 8004024:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004026:	697a      	ldr	r2, [r7, #20]
 8004028:	4313      	orrs	r3, r2
 800402a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004030:	2b04      	cmp	r3, #4
 8004032:	d107      	bne.n	8004044 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800403c:	4313      	orrs	r3, r2
 800403e:	697a      	ldr	r2, [r7, #20]
 8004040:	4313      	orrs	r3, r2
 8004042:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	f023 0307 	bic.w	r3, r3, #7
 800405a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004060:	697a      	ldr	r2, [r7, #20]
 8004062:	4313      	orrs	r3, r2
 8004064:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406a:	2b04      	cmp	r3, #4
 800406c:	d117      	bne.n	800409e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	4313      	orrs	r3, r2
 8004076:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00e      	beq.n	800409e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 fb01 	bl	8004688 <DMA_CheckFifoParam>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d008      	beq.n	800409e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2240      	movs	r2, #64	; 0x40
 8004090:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800409a:	2301      	movs	r3, #1
 800409c:	e016      	b.n	80040cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f000 fab8 	bl	800461c <DMA_CalcBaseAndBitshift>
 80040ac:	4603      	mov	r3, r0
 80040ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040b4:	223f      	movs	r2, #63	; 0x3f
 80040b6:	409a      	lsls	r2, r3
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3718      	adds	r7, #24
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	f010803f 	.word	0xf010803f

080040d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af00      	add	r7, sp, #0
 80040de:	60f8      	str	r0, [r7, #12]
 80040e0:	60b9      	str	r1, [r7, #8]
 80040e2:	607a      	str	r2, [r7, #4]
 80040e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040e6:	2300      	movs	r3, #0
 80040e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d101      	bne.n	80040fe <HAL_DMA_Start_IT+0x26>
 80040fa:	2302      	movs	r3, #2
 80040fc:	e040      	b.n	8004180 <HAL_DMA_Start_IT+0xa8>
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b01      	cmp	r3, #1
 8004110:	d12f      	bne.n	8004172 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2202      	movs	r2, #2
 8004116:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	68b9      	ldr	r1, [r7, #8]
 8004126:	68f8      	ldr	r0, [r7, #12]
 8004128:	f000 fa4a 	bl	80045c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004130:	223f      	movs	r2, #63	; 0x3f
 8004132:	409a      	lsls	r2, r3
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f042 0216 	orr.w	r2, r2, #22
 8004146:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414c:	2b00      	cmp	r3, #0
 800414e:	d007      	beq.n	8004160 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f042 0208 	orr.w	r2, r2, #8
 800415e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f042 0201 	orr.w	r2, r2, #1
 800416e:	601a      	str	r2, [r3, #0]
 8004170:	e005      	b.n	800417e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800417a:	2302      	movs	r3, #2
 800417c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800417e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004180:	4618      	mov	r0, r3
 8004182:	3718      	adds	r7, #24
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004194:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004196:	f7ff fdaf 	bl	8003cf8 <HAL_GetTick>
 800419a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d008      	beq.n	80041ba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2280      	movs	r2, #128	; 0x80
 80041ac:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e052      	b.n	8004260 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f022 0216 	bic.w	r2, r2, #22
 80041c8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	695a      	ldr	r2, [r3, #20]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041d8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d103      	bne.n	80041ea <HAL_DMA_Abort+0x62>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d007      	beq.n	80041fa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f022 0208 	bic.w	r2, r2, #8
 80041f8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f022 0201 	bic.w	r2, r2, #1
 8004208:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800420a:	e013      	b.n	8004234 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800420c:	f7ff fd74 	bl	8003cf8 <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	2b05      	cmp	r3, #5
 8004218:	d90c      	bls.n	8004234 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2220      	movs	r2, #32
 800421e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2203      	movs	r2, #3
 8004224:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e015      	b.n	8004260 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b00      	cmp	r3, #0
 8004240:	d1e4      	bne.n	800420c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004246:	223f      	movs	r2, #63	; 0x3f
 8004248:	409a      	lsls	r2, r3
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2201      	movs	r2, #1
 8004252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800425e:	2300      	movs	r3, #0
}
 8004260:	4618      	mov	r0, r3
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b02      	cmp	r3, #2
 800427a:	d004      	beq.n	8004286 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2280      	movs	r2, #128	; 0x80
 8004280:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e00c      	b.n	80042a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2205      	movs	r2, #5
 800428a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f022 0201 	bic.w	r2, r2, #1
 800429c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800429e:	2300      	movs	r3, #0
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80042b4:	2300      	movs	r3, #0
 80042b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80042b8:	4b8e      	ldr	r3, [pc, #568]	; (80044f4 <HAL_DMA_IRQHandler+0x248>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a8e      	ldr	r2, [pc, #568]	; (80044f8 <HAL_DMA_IRQHandler+0x24c>)
 80042be:	fba2 2303 	umull	r2, r3, r2, r3
 80042c2:	0a9b      	lsrs	r3, r3, #10
 80042c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042d6:	2208      	movs	r2, #8
 80042d8:	409a      	lsls	r2, r3
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	4013      	ands	r3, r2
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d01a      	beq.n	8004318 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0304 	and.w	r3, r3, #4
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d013      	beq.n	8004318 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f022 0204 	bic.w	r2, r2, #4
 80042fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004304:	2208      	movs	r2, #8
 8004306:	409a      	lsls	r2, r3
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004310:	f043 0201 	orr.w	r2, r3, #1
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800431c:	2201      	movs	r2, #1
 800431e:	409a      	lsls	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	4013      	ands	r3, r2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d012      	beq.n	800434e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00b      	beq.n	800434e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800433a:	2201      	movs	r2, #1
 800433c:	409a      	lsls	r2, r3
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004346:	f043 0202 	orr.w	r2, r3, #2
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004352:	2204      	movs	r2, #4
 8004354:	409a      	lsls	r2, r3
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	4013      	ands	r3, r2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d012      	beq.n	8004384 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0302 	and.w	r3, r3, #2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00b      	beq.n	8004384 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004370:	2204      	movs	r2, #4
 8004372:	409a      	lsls	r2, r3
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800437c:	f043 0204 	orr.w	r2, r3, #4
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004388:	2210      	movs	r2, #16
 800438a:	409a      	lsls	r2, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	4013      	ands	r3, r2
 8004390:	2b00      	cmp	r3, #0
 8004392:	d043      	beq.n	800441c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0308 	and.w	r3, r3, #8
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d03c      	beq.n	800441c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043a6:	2210      	movs	r2, #16
 80043a8:	409a      	lsls	r2, r3
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d018      	beq.n	80043ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d108      	bne.n	80043dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d024      	beq.n	800441c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	4798      	blx	r3
 80043da:	e01f      	b.n	800441c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d01b      	beq.n	800441c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	4798      	blx	r3
 80043ec:	e016      	b.n	800441c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d107      	bne.n	800440c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f022 0208 	bic.w	r2, r2, #8
 800440a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004410:	2b00      	cmp	r3, #0
 8004412:	d003      	beq.n	800441c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004420:	2220      	movs	r2, #32
 8004422:	409a      	lsls	r2, r3
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	4013      	ands	r3, r2
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 808f 	beq.w	800454c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0310 	and.w	r3, r3, #16
 8004438:	2b00      	cmp	r3, #0
 800443a:	f000 8087 	beq.w	800454c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004442:	2220      	movs	r2, #32
 8004444:	409a      	lsls	r2, r3
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b05      	cmp	r3, #5
 8004454:	d136      	bne.n	80044c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f022 0216 	bic.w	r2, r2, #22
 8004464:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	695a      	ldr	r2, [r3, #20]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004474:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447a:	2b00      	cmp	r3, #0
 800447c:	d103      	bne.n	8004486 <HAL_DMA_IRQHandler+0x1da>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004482:	2b00      	cmp	r3, #0
 8004484:	d007      	beq.n	8004496 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 0208 	bic.w	r2, r2, #8
 8004494:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800449a:	223f      	movs	r2, #63	; 0x3f
 800449c:	409a      	lsls	r2, r3
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d07e      	beq.n	80045b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	4798      	blx	r3
        }
        return;
 80044c2:	e079      	b.n	80045b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d01d      	beq.n	800450e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10d      	bne.n	80044fc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d031      	beq.n	800454c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	4798      	blx	r3
 80044f0:	e02c      	b.n	800454c <HAL_DMA_IRQHandler+0x2a0>
 80044f2:	bf00      	nop
 80044f4:	20000028 	.word	0x20000028
 80044f8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004500:	2b00      	cmp	r3, #0
 8004502:	d023      	beq.n	800454c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	4798      	blx	r3
 800450c:	e01e      	b.n	800454c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004518:	2b00      	cmp	r3, #0
 800451a:	d10f      	bne.n	800453c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0210 	bic.w	r2, r2, #16
 800452a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004540:	2b00      	cmp	r3, #0
 8004542:	d003      	beq.n	800454c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004550:	2b00      	cmp	r3, #0
 8004552:	d032      	beq.n	80045ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004558:	f003 0301 	and.w	r3, r3, #1
 800455c:	2b00      	cmp	r3, #0
 800455e:	d022      	beq.n	80045a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2205      	movs	r2, #5
 8004564:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f022 0201 	bic.w	r2, r2, #1
 8004576:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	3301      	adds	r3, #1
 800457c:	60bb      	str	r3, [r7, #8]
 800457e:	697a      	ldr	r2, [r7, #20]
 8004580:	429a      	cmp	r2, r3
 8004582:	d307      	bcc.n	8004594 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0301 	and.w	r3, r3, #1
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1f2      	bne.n	8004578 <HAL_DMA_IRQHandler+0x2cc>
 8004592:	e000      	b.n	8004596 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004594:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d005      	beq.n	80045ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	4798      	blx	r3
 80045b6:	e000      	b.n	80045ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80045b8:	bf00      	nop
    }
  }
}
 80045ba:	3718      	adds	r7, #24
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	607a      	str	r2, [r7, #4]
 80045cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	683a      	ldr	r2, [r7, #0]
 80045e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	2b40      	cmp	r3, #64	; 0x40
 80045ec:	d108      	bne.n	8004600 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68ba      	ldr	r2, [r7, #8]
 80045fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80045fe:	e007      	b.n	8004610 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	60da      	str	r2, [r3, #12]
}
 8004610:	bf00      	nop
 8004612:	3714      	adds	r7, #20
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	b2db      	uxtb	r3, r3
 800462a:	3b10      	subs	r3, #16
 800462c:	4a14      	ldr	r2, [pc, #80]	; (8004680 <DMA_CalcBaseAndBitshift+0x64>)
 800462e:	fba2 2303 	umull	r2, r3, r2, r3
 8004632:	091b      	lsrs	r3, r3, #4
 8004634:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004636:	4a13      	ldr	r2, [pc, #76]	; (8004684 <DMA_CalcBaseAndBitshift+0x68>)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	4413      	add	r3, r2
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	461a      	mov	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2b03      	cmp	r3, #3
 8004648:	d909      	bls.n	800465e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004652:	f023 0303 	bic.w	r3, r3, #3
 8004656:	1d1a      	adds	r2, r3, #4
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	659a      	str	r2, [r3, #88]	; 0x58
 800465c:	e007      	b.n	800466e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004666:	f023 0303 	bic.w	r3, r3, #3
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004672:	4618      	mov	r0, r3
 8004674:	3714      	adds	r7, #20
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	aaaaaaab 	.word	0xaaaaaaab
 8004684:	08008558 	.word	0x08008558

08004688 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004690:	2300      	movs	r3, #0
 8004692:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004698:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	699b      	ldr	r3, [r3, #24]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d11f      	bne.n	80046e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	2b03      	cmp	r3, #3
 80046a6:	d856      	bhi.n	8004756 <DMA_CheckFifoParam+0xce>
 80046a8:	a201      	add	r2, pc, #4	; (adr r2, 80046b0 <DMA_CheckFifoParam+0x28>)
 80046aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ae:	bf00      	nop
 80046b0:	080046c1 	.word	0x080046c1
 80046b4:	080046d3 	.word	0x080046d3
 80046b8:	080046c1 	.word	0x080046c1
 80046bc:	08004757 	.word	0x08004757
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d046      	beq.n	800475a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046d0:	e043      	b.n	800475a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80046da:	d140      	bne.n	800475e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046e0:	e03d      	b.n	800475e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046ea:	d121      	bne.n	8004730 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	2b03      	cmp	r3, #3
 80046f0:	d837      	bhi.n	8004762 <DMA_CheckFifoParam+0xda>
 80046f2:	a201      	add	r2, pc, #4	; (adr r2, 80046f8 <DMA_CheckFifoParam+0x70>)
 80046f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f8:	08004709 	.word	0x08004709
 80046fc:	0800470f 	.word	0x0800470f
 8004700:	08004709 	.word	0x08004709
 8004704:	08004721 	.word	0x08004721
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	73fb      	strb	r3, [r7, #15]
      break;
 800470c:	e030      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004712:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d025      	beq.n	8004766 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800471e:	e022      	b.n	8004766 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004724:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004728:	d11f      	bne.n	800476a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800472e:	e01c      	b.n	800476a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	2b02      	cmp	r3, #2
 8004734:	d903      	bls.n	800473e <DMA_CheckFifoParam+0xb6>
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	2b03      	cmp	r3, #3
 800473a:	d003      	beq.n	8004744 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800473c:	e018      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	73fb      	strb	r3, [r7, #15]
      break;
 8004742:	e015      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004748:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00e      	beq.n	800476e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	73fb      	strb	r3, [r7, #15]
      break;
 8004754:	e00b      	b.n	800476e <DMA_CheckFifoParam+0xe6>
      break;
 8004756:	bf00      	nop
 8004758:	e00a      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      break;
 800475a:	bf00      	nop
 800475c:	e008      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      break;
 800475e:	bf00      	nop
 8004760:	e006      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      break;
 8004762:	bf00      	nop
 8004764:	e004      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      break;
 8004766:	bf00      	nop
 8004768:	e002      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      break;   
 800476a:	bf00      	nop
 800476c:	e000      	b.n	8004770 <DMA_CheckFifoParam+0xe8>
      break;
 800476e:	bf00      	nop
    }
  } 
  
  return status; 
 8004770:	7bfb      	ldrb	r3, [r7, #15]
}
 8004772:	4618      	mov	r0, r3
 8004774:	3714      	adds	r7, #20
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop

08004780 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004780:	b480      	push	{r7}
 8004782:	b089      	sub	sp, #36	; 0x24
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800478a:	2300      	movs	r3, #0
 800478c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800478e:	2300      	movs	r3, #0
 8004790:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004792:	2300      	movs	r3, #0
 8004794:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004796:	2300      	movs	r3, #0
 8004798:	61fb      	str	r3, [r7, #28]
 800479a:	e159      	b.n	8004a50 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800479c:	2201      	movs	r2, #1
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	fa02 f303 	lsl.w	r3, r2, r3
 80047a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	4013      	ands	r3, r2
 80047ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80047b0:	693a      	ldr	r2, [r7, #16]
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	f040 8148 	bne.w	8004a4a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f003 0303 	and.w	r3, r3, #3
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d005      	beq.n	80047d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d130      	bne.n	8004834 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	005b      	lsls	r3, r3, #1
 80047dc:	2203      	movs	r2, #3
 80047de:	fa02 f303 	lsl.w	r3, r2, r3
 80047e2:	43db      	mvns	r3, r3
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	4013      	ands	r3, r2
 80047e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	68da      	ldr	r2, [r3, #12]
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	005b      	lsls	r3, r3, #1
 80047f2:	fa02 f303 	lsl.w	r3, r2, r3
 80047f6:	69ba      	ldr	r2, [r7, #24]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	69ba      	ldr	r2, [r7, #24]
 8004800:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004808:	2201      	movs	r2, #1
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	fa02 f303 	lsl.w	r3, r2, r3
 8004810:	43db      	mvns	r3, r3
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	4013      	ands	r3, r2
 8004816:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	091b      	lsrs	r3, r3, #4
 800481e:	f003 0201 	and.w	r2, r3, #1
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	fa02 f303 	lsl.w	r3, r2, r3
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	4313      	orrs	r3, r2
 800482c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	69ba      	ldr	r2, [r7, #24]
 8004832:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f003 0303 	and.w	r3, r3, #3
 800483c:	2b03      	cmp	r3, #3
 800483e:	d017      	beq.n	8004870 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	005b      	lsls	r3, r3, #1
 800484a:	2203      	movs	r2, #3
 800484c:	fa02 f303 	lsl.w	r3, r2, r3
 8004850:	43db      	mvns	r3, r3
 8004852:	69ba      	ldr	r2, [r7, #24]
 8004854:	4013      	ands	r3, r2
 8004856:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	689a      	ldr	r2, [r3, #8]
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	4313      	orrs	r3, r2
 8004868:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f003 0303 	and.w	r3, r3, #3
 8004878:	2b02      	cmp	r3, #2
 800487a:	d123      	bne.n	80048c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	08da      	lsrs	r2, r3, #3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	3208      	adds	r2, #8
 8004884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004888:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	f003 0307 	and.w	r3, r3, #7
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	220f      	movs	r2, #15
 8004894:	fa02 f303 	lsl.w	r3, r2, r3
 8004898:	43db      	mvns	r3, r3
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	4013      	ands	r3, r2
 800489e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	691a      	ldr	r2, [r3, #16]
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	fa02 f303 	lsl.w	r3, r2, r3
 80048b0:	69ba      	ldr	r2, [r7, #24]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	08da      	lsrs	r2, r3, #3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	3208      	adds	r2, #8
 80048be:	69b9      	ldr	r1, [r7, #24]
 80048c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	005b      	lsls	r3, r3, #1
 80048ce:	2203      	movs	r2, #3
 80048d0:	fa02 f303 	lsl.w	r3, r2, r3
 80048d4:	43db      	mvns	r3, r3
 80048d6:	69ba      	ldr	r2, [r7, #24]
 80048d8:	4013      	ands	r3, r2
 80048da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f003 0203 	and.w	r2, r3, #3
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	005b      	lsls	r3, r3, #1
 80048e8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ec:	69ba      	ldr	r2, [r7, #24]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	69ba      	ldr	r2, [r7, #24]
 80048f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004900:	2b00      	cmp	r3, #0
 8004902:	f000 80a2 	beq.w	8004a4a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004906:	2300      	movs	r3, #0
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	4b57      	ldr	r3, [pc, #348]	; (8004a68 <HAL_GPIO_Init+0x2e8>)
 800490c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800490e:	4a56      	ldr	r2, [pc, #344]	; (8004a68 <HAL_GPIO_Init+0x2e8>)
 8004910:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004914:	6453      	str	r3, [r2, #68]	; 0x44
 8004916:	4b54      	ldr	r3, [pc, #336]	; (8004a68 <HAL_GPIO_Init+0x2e8>)
 8004918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800491a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800491e:	60fb      	str	r3, [r7, #12]
 8004920:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004922:	4a52      	ldr	r2, [pc, #328]	; (8004a6c <HAL_GPIO_Init+0x2ec>)
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	089b      	lsrs	r3, r3, #2
 8004928:	3302      	adds	r3, #2
 800492a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800492e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004930:	69fb      	ldr	r3, [r7, #28]
 8004932:	f003 0303 	and.w	r3, r3, #3
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	220f      	movs	r2, #15
 800493a:	fa02 f303 	lsl.w	r3, r2, r3
 800493e:	43db      	mvns	r3, r3
 8004940:	69ba      	ldr	r2, [r7, #24]
 8004942:	4013      	ands	r3, r2
 8004944:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a49      	ldr	r2, [pc, #292]	; (8004a70 <HAL_GPIO_Init+0x2f0>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d019      	beq.n	8004982 <HAL_GPIO_Init+0x202>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a48      	ldr	r2, [pc, #288]	; (8004a74 <HAL_GPIO_Init+0x2f4>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d013      	beq.n	800497e <HAL_GPIO_Init+0x1fe>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a47      	ldr	r2, [pc, #284]	; (8004a78 <HAL_GPIO_Init+0x2f8>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d00d      	beq.n	800497a <HAL_GPIO_Init+0x1fa>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a46      	ldr	r2, [pc, #280]	; (8004a7c <HAL_GPIO_Init+0x2fc>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d007      	beq.n	8004976 <HAL_GPIO_Init+0x1f6>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a45      	ldr	r2, [pc, #276]	; (8004a80 <HAL_GPIO_Init+0x300>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d101      	bne.n	8004972 <HAL_GPIO_Init+0x1f2>
 800496e:	2304      	movs	r3, #4
 8004970:	e008      	b.n	8004984 <HAL_GPIO_Init+0x204>
 8004972:	2307      	movs	r3, #7
 8004974:	e006      	b.n	8004984 <HAL_GPIO_Init+0x204>
 8004976:	2303      	movs	r3, #3
 8004978:	e004      	b.n	8004984 <HAL_GPIO_Init+0x204>
 800497a:	2302      	movs	r3, #2
 800497c:	e002      	b.n	8004984 <HAL_GPIO_Init+0x204>
 800497e:	2301      	movs	r3, #1
 8004980:	e000      	b.n	8004984 <HAL_GPIO_Init+0x204>
 8004982:	2300      	movs	r3, #0
 8004984:	69fa      	ldr	r2, [r7, #28]
 8004986:	f002 0203 	and.w	r2, r2, #3
 800498a:	0092      	lsls	r2, r2, #2
 800498c:	4093      	lsls	r3, r2
 800498e:	69ba      	ldr	r2, [r7, #24]
 8004990:	4313      	orrs	r3, r2
 8004992:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004994:	4935      	ldr	r1, [pc, #212]	; (8004a6c <HAL_GPIO_Init+0x2ec>)
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	089b      	lsrs	r3, r3, #2
 800499a:	3302      	adds	r3, #2
 800499c:	69ba      	ldr	r2, [r7, #24]
 800499e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80049a2:	4b38      	ldr	r3, [pc, #224]	; (8004a84 <HAL_GPIO_Init+0x304>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	43db      	mvns	r3, r3
 80049ac:	69ba      	ldr	r2, [r7, #24]
 80049ae:	4013      	ands	r3, r2
 80049b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d003      	beq.n	80049c6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80049be:	69ba      	ldr	r2, [r7, #24]
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049c6:	4a2f      	ldr	r2, [pc, #188]	; (8004a84 <HAL_GPIO_Init+0x304>)
 80049c8:	69bb      	ldr	r3, [r7, #24]
 80049ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80049cc:	4b2d      	ldr	r3, [pc, #180]	; (8004a84 <HAL_GPIO_Init+0x304>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	43db      	mvns	r3, r3
 80049d6:	69ba      	ldr	r2, [r7, #24]
 80049d8:	4013      	ands	r3, r2
 80049da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d003      	beq.n	80049f0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80049e8:	69ba      	ldr	r2, [r7, #24]
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80049f0:	4a24      	ldr	r2, [pc, #144]	; (8004a84 <HAL_GPIO_Init+0x304>)
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049f6:	4b23      	ldr	r3, [pc, #140]	; (8004a84 <HAL_GPIO_Init+0x304>)
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	43db      	mvns	r3, r3
 8004a00:	69ba      	ldr	r2, [r7, #24]
 8004a02:	4013      	ands	r3, r2
 8004a04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d003      	beq.n	8004a1a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004a12:	69ba      	ldr	r2, [r7, #24]
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004a1a:	4a1a      	ldr	r2, [pc, #104]	; (8004a84 <HAL_GPIO_Init+0x304>)
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a20:	4b18      	ldr	r3, [pc, #96]	; (8004a84 <HAL_GPIO_Init+0x304>)
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	43db      	mvns	r3, r3
 8004a2a:	69ba      	ldr	r2, [r7, #24]
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d003      	beq.n	8004a44 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004a3c:	69ba      	ldr	r2, [r7, #24]
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a44:	4a0f      	ldr	r2, [pc, #60]	; (8004a84 <HAL_GPIO_Init+0x304>)
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	3301      	adds	r3, #1
 8004a4e:	61fb      	str	r3, [r7, #28]
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	2b0f      	cmp	r3, #15
 8004a54:	f67f aea2 	bls.w	800479c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a58:	bf00      	nop
 8004a5a:	bf00      	nop
 8004a5c:	3724      	adds	r7, #36	; 0x24
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	40023800 	.word	0x40023800
 8004a6c:	40013800 	.word	0x40013800
 8004a70:	40020000 	.word	0x40020000
 8004a74:	40020400 	.word	0x40020400
 8004a78:	40020800 	.word	0x40020800
 8004a7c:	40020c00 	.word	0x40020c00
 8004a80:	40021000 	.word	0x40021000
 8004a84:	40013c00 	.word	0x40013c00

08004a88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b085      	sub	sp, #20
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	460b      	mov	r3, r1
 8004a92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	691a      	ldr	r2, [r3, #16]
 8004a98:	887b      	ldrh	r3, [r7, #2]
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d002      	beq.n	8004aa6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	73fb      	strb	r3, [r7, #15]
 8004aa4:	e001      	b.n	8004aaa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004aaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3714      	adds	r7, #20
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	807b      	strh	r3, [r7, #2]
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ac8:	787b      	ldrb	r3, [r7, #1]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d003      	beq.n	8004ad6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ace:	887a      	ldrh	r2, [r7, #2]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ad4:	e003      	b.n	8004ade <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004ad6:	887b      	ldrh	r3, [r7, #2]
 8004ad8:	041a      	lsls	r2, r3, #16
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	619a      	str	r2, [r3, #24]
}
 8004ade:	bf00      	nop
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
	...

08004aec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e12b      	b.n	8004d56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d106      	bne.n	8004b18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f7fe fe1a 	bl	800374c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2224      	movs	r2, #36	; 0x24
 8004b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f022 0201 	bic.w	r2, r2, #1
 8004b2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b50:	f001 f888 	bl	8005c64 <HAL_RCC_GetPCLK1Freq>
 8004b54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	4a81      	ldr	r2, [pc, #516]	; (8004d60 <HAL_I2C_Init+0x274>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d807      	bhi.n	8004b70 <HAL_I2C_Init+0x84>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	4a80      	ldr	r2, [pc, #512]	; (8004d64 <HAL_I2C_Init+0x278>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	bf94      	ite	ls
 8004b68:	2301      	movls	r3, #1
 8004b6a:	2300      	movhi	r3, #0
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	e006      	b.n	8004b7e <HAL_I2C_Init+0x92>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4a7d      	ldr	r2, [pc, #500]	; (8004d68 <HAL_I2C_Init+0x27c>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	bf94      	ite	ls
 8004b78:	2301      	movls	r3, #1
 8004b7a:	2300      	movhi	r3, #0
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d001      	beq.n	8004b86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e0e7      	b.n	8004d56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	4a78      	ldr	r2, [pc, #480]	; (8004d6c <HAL_I2C_Init+0x280>)
 8004b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b8e:	0c9b      	lsrs	r3, r3, #18
 8004b90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	4a6a      	ldr	r2, [pc, #424]	; (8004d60 <HAL_I2C_Init+0x274>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d802      	bhi.n	8004bc0 <HAL_I2C_Init+0xd4>
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	3301      	adds	r3, #1
 8004bbe:	e009      	b.n	8004bd4 <HAL_I2C_Init+0xe8>
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004bc6:	fb02 f303 	mul.w	r3, r2, r3
 8004bca:	4a69      	ldr	r2, [pc, #420]	; (8004d70 <HAL_I2C_Init+0x284>)
 8004bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd0:	099b      	lsrs	r3, r3, #6
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6812      	ldr	r2, [r2, #0]
 8004bd8:	430b      	orrs	r3, r1
 8004bda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	69db      	ldr	r3, [r3, #28]
 8004be2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004be6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	495c      	ldr	r1, [pc, #368]	; (8004d60 <HAL_I2C_Init+0x274>)
 8004bf0:	428b      	cmp	r3, r1
 8004bf2:	d819      	bhi.n	8004c28 <HAL_I2C_Init+0x13c>
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	1e59      	subs	r1, r3, #1
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	005b      	lsls	r3, r3, #1
 8004bfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c02:	1c59      	adds	r1, r3, #1
 8004c04:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004c08:	400b      	ands	r3, r1
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d00a      	beq.n	8004c24 <HAL_I2C_Init+0x138>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	1e59      	subs	r1, r3, #1
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	005b      	lsls	r3, r3, #1
 8004c18:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c22:	e051      	b.n	8004cc8 <HAL_I2C_Init+0x1dc>
 8004c24:	2304      	movs	r3, #4
 8004c26:	e04f      	b.n	8004cc8 <HAL_I2C_Init+0x1dc>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d111      	bne.n	8004c54 <HAL_I2C_Init+0x168>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	1e58      	subs	r0, r3, #1
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6859      	ldr	r1, [r3, #4]
 8004c38:	460b      	mov	r3, r1
 8004c3a:	005b      	lsls	r3, r3, #1
 8004c3c:	440b      	add	r3, r1
 8004c3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c42:	3301      	adds	r3, #1
 8004c44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	bf0c      	ite	eq
 8004c4c:	2301      	moveq	r3, #1
 8004c4e:	2300      	movne	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	e012      	b.n	8004c7a <HAL_I2C_Init+0x18e>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	1e58      	subs	r0, r3, #1
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6859      	ldr	r1, [r3, #4]
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	440b      	add	r3, r1
 8004c62:	0099      	lsls	r1, r3, #2
 8004c64:	440b      	add	r3, r1
 8004c66:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	bf0c      	ite	eq
 8004c74:	2301      	moveq	r3, #1
 8004c76:	2300      	movne	r3, #0
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d001      	beq.n	8004c82 <HAL_I2C_Init+0x196>
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e022      	b.n	8004cc8 <HAL_I2C_Init+0x1dc>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d10e      	bne.n	8004ca8 <HAL_I2C_Init+0x1bc>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	1e58      	subs	r0, r3, #1
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6859      	ldr	r1, [r3, #4]
 8004c92:	460b      	mov	r3, r1
 8004c94:	005b      	lsls	r3, r3, #1
 8004c96:	440b      	add	r3, r1
 8004c98:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c9c:	3301      	adds	r3, #1
 8004c9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ca2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ca6:	e00f      	b.n	8004cc8 <HAL_I2C_Init+0x1dc>
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	1e58      	subs	r0, r3, #1
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6859      	ldr	r1, [r3, #4]
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	440b      	add	r3, r1
 8004cb6:	0099      	lsls	r1, r3, #2
 8004cb8:	440b      	add	r3, r1
 8004cba:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cc4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004cc8:	6879      	ldr	r1, [r7, #4]
 8004cca:	6809      	ldr	r1, [r1, #0]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69da      	ldr	r2, [r3, #28]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	431a      	orrs	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004cf6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	6911      	ldr	r1, [r2, #16]
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	68d2      	ldr	r2, [r2, #12]
 8004d02:	4311      	orrs	r1, r2
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	6812      	ldr	r2, [r2, #0]
 8004d08:	430b      	orrs	r3, r1
 8004d0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	695a      	ldr	r2, [r3, #20]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	699b      	ldr	r3, [r3, #24]
 8004d1e:	431a      	orrs	r2, r3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	430a      	orrs	r2, r1
 8004d26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f042 0201 	orr.w	r2, r2, #1
 8004d36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2220      	movs	r2, #32
 8004d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3710      	adds	r7, #16
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	000186a0 	.word	0x000186a0
 8004d64:	001e847f 	.word	0x001e847f
 8004d68:	003d08ff 	.word	0x003d08ff
 8004d6c:	431bde83 	.word	0x431bde83
 8004d70:	10624dd3 	.word	0x10624dd3

08004d74 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b088      	sub	sp, #32
 8004d78:	af02      	add	r7, sp, #8
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	607a      	str	r2, [r7, #4]
 8004d7e:	461a      	mov	r2, r3
 8004d80:	460b      	mov	r3, r1
 8004d82:	817b      	strh	r3, [r7, #10]
 8004d84:	4613      	mov	r3, r2
 8004d86:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d88:	f7fe ffb6 	bl	8003cf8 <HAL_GetTick>
 8004d8c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b20      	cmp	r3, #32
 8004d98:	f040 80e0 	bne.w	8004f5c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	9300      	str	r3, [sp, #0]
 8004da0:	2319      	movs	r3, #25
 8004da2:	2201      	movs	r2, #1
 8004da4:	4970      	ldr	r1, [pc, #448]	; (8004f68 <HAL_I2C_Master_Transmit+0x1f4>)
 8004da6:	68f8      	ldr	r0, [r7, #12]
 8004da8:	f000 f964 	bl	8005074 <I2C_WaitOnFlagUntilTimeout>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d001      	beq.n	8004db6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004db2:	2302      	movs	r3, #2
 8004db4:	e0d3      	b.n	8004f5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d101      	bne.n	8004dc4 <HAL_I2C_Master_Transmit+0x50>
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	e0cc      	b.n	8004f5e <HAL_I2C_Master_Transmit+0x1ea>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d007      	beq.n	8004dea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f042 0201 	orr.w	r2, r2, #1
 8004de8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004df8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2221      	movs	r2, #33	; 0x21
 8004dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2210      	movs	r2, #16
 8004e06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	893a      	ldrh	r2, [r7, #8]
 8004e1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	4a50      	ldr	r2, [pc, #320]	; (8004f6c <HAL_I2C_Master_Transmit+0x1f8>)
 8004e2a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e2c:	8979      	ldrh	r1, [r7, #10]
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	6a3a      	ldr	r2, [r7, #32]
 8004e32:	68f8      	ldr	r0, [r7, #12]
 8004e34:	f000 f89c 	bl	8004f70 <I2C_MasterRequestWrite>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e08d      	b.n	8004f5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e42:	2300      	movs	r3, #0
 8004e44:	613b      	str	r3, [r7, #16]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	613b      	str	r3, [r7, #16]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	613b      	str	r3, [r7, #16]
 8004e56:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004e58:	e066      	b.n	8004f28 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	6a39      	ldr	r1, [r7, #32]
 8004e5e:	68f8      	ldr	r0, [r7, #12]
 8004e60:	f000 f9de 	bl	8005220 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e64:	4603      	mov	r3, r0
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00d      	beq.n	8004e86 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	2b04      	cmp	r3, #4
 8004e70:	d107      	bne.n	8004e82 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e06b      	b.n	8004f5e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8a:	781a      	ldrb	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e96:	1c5a      	adds	r2, r3, #1
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	b29a      	uxth	r2, r3
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	695b      	ldr	r3, [r3, #20]
 8004ebc:	f003 0304 	and.w	r3, r3, #4
 8004ec0:	2b04      	cmp	r3, #4
 8004ec2:	d11b      	bne.n	8004efc <HAL_I2C_Master_Transmit+0x188>
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d017      	beq.n	8004efc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed0:	781a      	ldrb	r2, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004edc:	1c5a      	adds	r2, r3, #1
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	b29a      	uxth	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ef4:	3b01      	subs	r3, #1
 8004ef6:	b29a      	uxth	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004efc:	697a      	ldr	r2, [r7, #20]
 8004efe:	6a39      	ldr	r1, [r7, #32]
 8004f00:	68f8      	ldr	r0, [r7, #12]
 8004f02:	f000 f9ce 	bl	80052a2 <I2C_WaitOnBTFFlagUntilTimeout>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d00d      	beq.n	8004f28 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f10:	2b04      	cmp	r3, #4
 8004f12:	d107      	bne.n	8004f24 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f22:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e01a      	b.n	8004f5e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d194      	bne.n	8004e5a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2220      	movs	r2, #32
 8004f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	e000      	b.n	8004f5e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004f5c:	2302      	movs	r3, #2
  }
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3718      	adds	r7, #24
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	00100002 	.word	0x00100002
 8004f6c:	ffff0000 	.word	0xffff0000

08004f70 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b088      	sub	sp, #32
 8004f74:	af02      	add	r7, sp, #8
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	607a      	str	r2, [r7, #4]
 8004f7a:	603b      	str	r3, [r7, #0]
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f84:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	2b08      	cmp	r3, #8
 8004f8a:	d006      	beq.n	8004f9a <I2C_MasterRequestWrite+0x2a>
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d003      	beq.n	8004f9a <I2C_MasterRequestWrite+0x2a>
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f98:	d108      	bne.n	8004fac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004fa8:	601a      	str	r2, [r3, #0]
 8004faa:	e00b      	b.n	8004fc4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb0:	2b12      	cmp	r3, #18
 8004fb2:	d107      	bne.n	8004fc4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004fc2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	9300      	str	r3, [sp, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004fd0:	68f8      	ldr	r0, [r7, #12]
 8004fd2:	f000 f84f 	bl	8005074 <I2C_WaitOnFlagUntilTimeout>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d00d      	beq.n	8004ff8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fe6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fea:	d103      	bne.n	8004ff4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ff2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	e035      	b.n	8005064 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	691b      	ldr	r3, [r3, #16]
 8004ffc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005000:	d108      	bne.n	8005014 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005002:	897b      	ldrh	r3, [r7, #10]
 8005004:	b2db      	uxtb	r3, r3
 8005006:	461a      	mov	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005010:	611a      	str	r2, [r3, #16]
 8005012:	e01b      	b.n	800504c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005014:	897b      	ldrh	r3, [r7, #10]
 8005016:	11db      	asrs	r3, r3, #7
 8005018:	b2db      	uxtb	r3, r3
 800501a:	f003 0306 	and.w	r3, r3, #6
 800501e:	b2db      	uxtb	r3, r3
 8005020:	f063 030f 	orn	r3, r3, #15
 8005024:	b2da      	uxtb	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	490e      	ldr	r1, [pc, #56]	; (800506c <I2C_MasterRequestWrite+0xfc>)
 8005032:	68f8      	ldr	r0, [r7, #12]
 8005034:	f000 f875 	bl	8005122 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d001      	beq.n	8005042 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e010      	b.n	8005064 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005042:	897b      	ldrh	r3, [r7, #10]
 8005044:	b2da      	uxtb	r2, r3
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	4907      	ldr	r1, [pc, #28]	; (8005070 <I2C_MasterRequestWrite+0x100>)
 8005052:	68f8      	ldr	r0, [r7, #12]
 8005054:	f000 f865 	bl	8005122 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d001      	beq.n	8005062 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e000      	b.n	8005064 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005062:	2300      	movs	r3, #0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3718      	adds	r7, #24
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	00010008 	.word	0x00010008
 8005070:	00010002 	.word	0x00010002

08005074 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	4613      	mov	r3, r2
 8005082:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005084:	e025      	b.n	80050d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800508c:	d021      	beq.n	80050d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800508e:	f7fe fe33 	bl	8003cf8 <HAL_GetTick>
 8005092:	4602      	mov	r2, r0
 8005094:	69bb      	ldr	r3, [r7, #24]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	429a      	cmp	r2, r3
 800509c:	d302      	bcc.n	80050a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d116      	bne.n	80050d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2200      	movs	r2, #0
 80050a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2220      	movs	r2, #32
 80050ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050be:	f043 0220 	orr.w	r2, r3, #32
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e023      	b.n	800511a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	0c1b      	lsrs	r3, r3, #16
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d10d      	bne.n	80050f8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	695b      	ldr	r3, [r3, #20]
 80050e2:	43da      	mvns	r2, r3
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	4013      	ands	r3, r2
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	bf0c      	ite	eq
 80050ee:	2301      	moveq	r3, #1
 80050f0:	2300      	movne	r3, #0
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	461a      	mov	r2, r3
 80050f6:	e00c      	b.n	8005112 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	699b      	ldr	r3, [r3, #24]
 80050fe:	43da      	mvns	r2, r3
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	4013      	ands	r3, r2
 8005104:	b29b      	uxth	r3, r3
 8005106:	2b00      	cmp	r3, #0
 8005108:	bf0c      	ite	eq
 800510a:	2301      	moveq	r3, #1
 800510c:	2300      	movne	r3, #0
 800510e:	b2db      	uxtb	r3, r3
 8005110:	461a      	mov	r2, r3
 8005112:	79fb      	ldrb	r3, [r7, #7]
 8005114:	429a      	cmp	r2, r3
 8005116:	d0b6      	beq.n	8005086 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3710      	adds	r7, #16
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b084      	sub	sp, #16
 8005126:	af00      	add	r7, sp, #0
 8005128:	60f8      	str	r0, [r7, #12]
 800512a:	60b9      	str	r1, [r7, #8]
 800512c:	607a      	str	r2, [r7, #4]
 800512e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005130:	e051      	b.n	80051d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	695b      	ldr	r3, [r3, #20]
 8005138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800513c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005140:	d123      	bne.n	800518a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005150:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800515a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2220      	movs	r2, #32
 8005166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005176:	f043 0204 	orr.w	r2, r3, #4
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e046      	b.n	8005218 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005190:	d021      	beq.n	80051d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005192:	f7fe fdb1 	bl	8003cf8 <HAL_GetTick>
 8005196:	4602      	mov	r2, r0
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d302      	bcc.n	80051a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d116      	bne.n	80051d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2200      	movs	r2, #0
 80051ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2220      	movs	r2, #32
 80051b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c2:	f043 0220 	orr.w	r2, r3, #32
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e020      	b.n	8005218 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	0c1b      	lsrs	r3, r3, #16
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d10c      	bne.n	80051fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	43da      	mvns	r2, r3
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	4013      	ands	r3, r2
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	bf14      	ite	ne
 80051f2:	2301      	movne	r3, #1
 80051f4:	2300      	moveq	r3, #0
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	e00b      	b.n	8005212 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	43da      	mvns	r2, r3
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	4013      	ands	r3, r2
 8005206:	b29b      	uxth	r3, r3
 8005208:	2b00      	cmp	r3, #0
 800520a:	bf14      	ite	ne
 800520c:	2301      	movne	r3, #1
 800520e:	2300      	moveq	r3, #0
 8005210:	b2db      	uxtb	r3, r3
 8005212:	2b00      	cmp	r3, #0
 8005214:	d18d      	bne.n	8005132 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005216:	2300      	movs	r3, #0
}
 8005218:	4618      	mov	r0, r3
 800521a:	3710      	adds	r7, #16
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}

08005220 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800522c:	e02d      	b.n	800528a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800522e:	68f8      	ldr	r0, [r7, #12]
 8005230:	f000 f878 	bl	8005324 <I2C_IsAcknowledgeFailed>
 8005234:	4603      	mov	r3, r0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d001      	beq.n	800523e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e02d      	b.n	800529a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005244:	d021      	beq.n	800528a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005246:	f7fe fd57 	bl	8003cf8 <HAL_GetTick>
 800524a:	4602      	mov	r2, r0
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	1ad3      	subs	r3, r2, r3
 8005250:	68ba      	ldr	r2, [r7, #8]
 8005252:	429a      	cmp	r2, r3
 8005254:	d302      	bcc.n	800525c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d116      	bne.n	800528a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2200      	movs	r2, #0
 8005260:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2220      	movs	r2, #32
 8005266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005276:	f043 0220 	orr.w	r2, r3, #32
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e007      	b.n	800529a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	695b      	ldr	r3, [r3, #20]
 8005290:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005294:	2b80      	cmp	r3, #128	; 0x80
 8005296:	d1ca      	bne.n	800522e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3710      	adds	r7, #16
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052a2:	b580      	push	{r7, lr}
 80052a4:	b084      	sub	sp, #16
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	60f8      	str	r0, [r7, #12]
 80052aa:	60b9      	str	r1, [r7, #8]
 80052ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80052ae:	e02d      	b.n	800530c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80052b0:	68f8      	ldr	r0, [r7, #12]
 80052b2:	f000 f837 	bl	8005324 <I2C_IsAcknowledgeFailed>
 80052b6:	4603      	mov	r3, r0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d001      	beq.n	80052c0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e02d      	b.n	800531c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c6:	d021      	beq.n	800530c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052c8:	f7fe fd16 	bl	8003cf8 <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	68ba      	ldr	r2, [r7, #8]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d302      	bcc.n	80052de <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d116      	bne.n	800530c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2220      	movs	r2, #32
 80052e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2200      	movs	r2, #0
 80052f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f8:	f043 0220 	orr.w	r2, r3, #32
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	e007      	b.n	800531c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	f003 0304 	and.w	r3, r3, #4
 8005316:	2b04      	cmp	r3, #4
 8005318:	d1ca      	bne.n	80052b0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800531a:	2300      	movs	r3, #0
}
 800531c:	4618      	mov	r0, r3
 800531e:	3710      	adds	r7, #16
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005336:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800533a:	d11b      	bne.n	8005374 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005344:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2220      	movs	r2, #32
 8005350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005360:	f043 0204 	orr.w	r2, r3, #4
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e000      	b.n	8005376 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
	...

08005384 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b086      	sub	sp, #24
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d101      	bne.n	8005396 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e267      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0301 	and.w	r3, r3, #1
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d075      	beq.n	800548e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053a2:	4b88      	ldr	r3, [pc, #544]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f003 030c 	and.w	r3, r3, #12
 80053aa:	2b04      	cmp	r3, #4
 80053ac:	d00c      	beq.n	80053c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053ae:	4b85      	ldr	r3, [pc, #532]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053b6:	2b08      	cmp	r3, #8
 80053b8:	d112      	bne.n	80053e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053ba:	4b82      	ldr	r3, [pc, #520]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053c6:	d10b      	bne.n	80053e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053c8:	4b7e      	ldr	r3, [pc, #504]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d05b      	beq.n	800548c <HAL_RCC_OscConfig+0x108>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d157      	bne.n	800548c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e242      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053e8:	d106      	bne.n	80053f8 <HAL_RCC_OscConfig+0x74>
 80053ea:	4b76      	ldr	r3, [pc, #472]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a75      	ldr	r2, [pc, #468]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 80053f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053f4:	6013      	str	r3, [r2, #0]
 80053f6:	e01d      	b.n	8005434 <HAL_RCC_OscConfig+0xb0>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005400:	d10c      	bne.n	800541c <HAL_RCC_OscConfig+0x98>
 8005402:	4b70      	ldr	r3, [pc, #448]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a6f      	ldr	r2, [pc, #444]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 8005408:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800540c:	6013      	str	r3, [r2, #0]
 800540e:	4b6d      	ldr	r3, [pc, #436]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a6c      	ldr	r2, [pc, #432]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 8005414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005418:	6013      	str	r3, [r2, #0]
 800541a:	e00b      	b.n	8005434 <HAL_RCC_OscConfig+0xb0>
 800541c:	4b69      	ldr	r3, [pc, #420]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a68      	ldr	r2, [pc, #416]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 8005422:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005426:	6013      	str	r3, [r2, #0]
 8005428:	4b66      	ldr	r3, [pc, #408]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a65      	ldr	r2, [pc, #404]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 800542e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005432:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d013      	beq.n	8005464 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800543c:	f7fe fc5c 	bl	8003cf8 <HAL_GetTick>
 8005440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005442:	e008      	b.n	8005456 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005444:	f7fe fc58 	bl	8003cf8 <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	2b64      	cmp	r3, #100	; 0x64
 8005450:	d901      	bls.n	8005456 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e207      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005456:	4b5b      	ldr	r3, [pc, #364]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d0f0      	beq.n	8005444 <HAL_RCC_OscConfig+0xc0>
 8005462:	e014      	b.n	800548e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005464:	f7fe fc48 	bl	8003cf8 <HAL_GetTick>
 8005468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800546a:	e008      	b.n	800547e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800546c:	f7fe fc44 	bl	8003cf8 <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	2b64      	cmp	r3, #100	; 0x64
 8005478:	d901      	bls.n	800547e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800547a:	2303      	movs	r3, #3
 800547c:	e1f3      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800547e:	4b51      	ldr	r3, [pc, #324]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005486:	2b00      	cmp	r3, #0
 8005488:	d1f0      	bne.n	800546c <HAL_RCC_OscConfig+0xe8>
 800548a:	e000      	b.n	800548e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800548c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0302 	and.w	r3, r3, #2
 8005496:	2b00      	cmp	r3, #0
 8005498:	d063      	beq.n	8005562 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800549a:	4b4a      	ldr	r3, [pc, #296]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	f003 030c 	and.w	r3, r3, #12
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00b      	beq.n	80054be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054a6:	4b47      	ldr	r3, [pc, #284]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054ae:	2b08      	cmp	r3, #8
 80054b0:	d11c      	bne.n	80054ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054b2:	4b44      	ldr	r3, [pc, #272]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d116      	bne.n	80054ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054be:	4b41      	ldr	r3, [pc, #260]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 0302 	and.w	r3, r3, #2
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d005      	beq.n	80054d6 <HAL_RCC_OscConfig+0x152>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d001      	beq.n	80054d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e1c7      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054d6:	4b3b      	ldr	r3, [pc, #236]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	00db      	lsls	r3, r3, #3
 80054e4:	4937      	ldr	r1, [pc, #220]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 80054e6:	4313      	orrs	r3, r2
 80054e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054ea:	e03a      	b.n	8005562 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d020      	beq.n	8005536 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054f4:	4b34      	ldr	r3, [pc, #208]	; (80055c8 <HAL_RCC_OscConfig+0x244>)
 80054f6:	2201      	movs	r2, #1
 80054f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054fa:	f7fe fbfd 	bl	8003cf8 <HAL_GetTick>
 80054fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005500:	e008      	b.n	8005514 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005502:	f7fe fbf9 	bl	8003cf8 <HAL_GetTick>
 8005506:	4602      	mov	r2, r0
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	1ad3      	subs	r3, r2, r3
 800550c:	2b02      	cmp	r3, #2
 800550e:	d901      	bls.n	8005514 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005510:	2303      	movs	r3, #3
 8005512:	e1a8      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005514:	4b2b      	ldr	r3, [pc, #172]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b00      	cmp	r3, #0
 800551e:	d0f0      	beq.n	8005502 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005520:	4b28      	ldr	r3, [pc, #160]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	00db      	lsls	r3, r3, #3
 800552e:	4925      	ldr	r1, [pc, #148]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 8005530:	4313      	orrs	r3, r2
 8005532:	600b      	str	r3, [r1, #0]
 8005534:	e015      	b.n	8005562 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005536:	4b24      	ldr	r3, [pc, #144]	; (80055c8 <HAL_RCC_OscConfig+0x244>)
 8005538:	2200      	movs	r2, #0
 800553a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800553c:	f7fe fbdc 	bl	8003cf8 <HAL_GetTick>
 8005540:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005542:	e008      	b.n	8005556 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005544:	f7fe fbd8 	bl	8003cf8 <HAL_GetTick>
 8005548:	4602      	mov	r2, r0
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	2b02      	cmp	r3, #2
 8005550:	d901      	bls.n	8005556 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005552:	2303      	movs	r3, #3
 8005554:	e187      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005556:	4b1b      	ldr	r3, [pc, #108]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0302 	and.w	r3, r3, #2
 800555e:	2b00      	cmp	r3, #0
 8005560:	d1f0      	bne.n	8005544 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0308 	and.w	r3, r3, #8
 800556a:	2b00      	cmp	r3, #0
 800556c:	d036      	beq.n	80055dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d016      	beq.n	80055a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005576:	4b15      	ldr	r3, [pc, #84]	; (80055cc <HAL_RCC_OscConfig+0x248>)
 8005578:	2201      	movs	r2, #1
 800557a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800557c:	f7fe fbbc 	bl	8003cf8 <HAL_GetTick>
 8005580:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005582:	e008      	b.n	8005596 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005584:	f7fe fbb8 	bl	8003cf8 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	2b02      	cmp	r3, #2
 8005590:	d901      	bls.n	8005596 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e167      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005596:	4b0b      	ldr	r3, [pc, #44]	; (80055c4 <HAL_RCC_OscConfig+0x240>)
 8005598:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800559a:	f003 0302 	and.w	r3, r3, #2
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d0f0      	beq.n	8005584 <HAL_RCC_OscConfig+0x200>
 80055a2:	e01b      	b.n	80055dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055a4:	4b09      	ldr	r3, [pc, #36]	; (80055cc <HAL_RCC_OscConfig+0x248>)
 80055a6:	2200      	movs	r2, #0
 80055a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055aa:	f7fe fba5 	bl	8003cf8 <HAL_GetTick>
 80055ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055b0:	e00e      	b.n	80055d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055b2:	f7fe fba1 	bl	8003cf8 <HAL_GetTick>
 80055b6:	4602      	mov	r2, r0
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	2b02      	cmp	r3, #2
 80055be:	d907      	bls.n	80055d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80055c0:	2303      	movs	r3, #3
 80055c2:	e150      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
 80055c4:	40023800 	.word	0x40023800
 80055c8:	42470000 	.word	0x42470000
 80055cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055d0:	4b88      	ldr	r3, [pc, #544]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 80055d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055d4:	f003 0302 	and.w	r3, r3, #2
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d1ea      	bne.n	80055b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0304 	and.w	r3, r3, #4
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	f000 8097 	beq.w	8005718 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055ea:	2300      	movs	r3, #0
 80055ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055ee:	4b81      	ldr	r3, [pc, #516]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 80055f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10f      	bne.n	800561a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055fa:	2300      	movs	r3, #0
 80055fc:	60bb      	str	r3, [r7, #8]
 80055fe:	4b7d      	ldr	r3, [pc, #500]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 8005600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005602:	4a7c      	ldr	r2, [pc, #496]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 8005604:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005608:	6413      	str	r3, [r2, #64]	; 0x40
 800560a:	4b7a      	ldr	r3, [pc, #488]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 800560c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800560e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005612:	60bb      	str	r3, [r7, #8]
 8005614:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005616:	2301      	movs	r3, #1
 8005618:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800561a:	4b77      	ldr	r3, [pc, #476]	; (80057f8 <HAL_RCC_OscConfig+0x474>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005622:	2b00      	cmp	r3, #0
 8005624:	d118      	bne.n	8005658 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005626:	4b74      	ldr	r3, [pc, #464]	; (80057f8 <HAL_RCC_OscConfig+0x474>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a73      	ldr	r2, [pc, #460]	; (80057f8 <HAL_RCC_OscConfig+0x474>)
 800562c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005630:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005632:	f7fe fb61 	bl	8003cf8 <HAL_GetTick>
 8005636:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005638:	e008      	b.n	800564c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800563a:	f7fe fb5d 	bl	8003cf8 <HAL_GetTick>
 800563e:	4602      	mov	r2, r0
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	1ad3      	subs	r3, r2, r3
 8005644:	2b02      	cmp	r3, #2
 8005646:	d901      	bls.n	800564c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	e10c      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800564c:	4b6a      	ldr	r3, [pc, #424]	; (80057f8 <HAL_RCC_OscConfig+0x474>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005654:	2b00      	cmp	r3, #0
 8005656:	d0f0      	beq.n	800563a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	2b01      	cmp	r3, #1
 800565e:	d106      	bne.n	800566e <HAL_RCC_OscConfig+0x2ea>
 8005660:	4b64      	ldr	r3, [pc, #400]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 8005662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005664:	4a63      	ldr	r2, [pc, #396]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 8005666:	f043 0301 	orr.w	r3, r3, #1
 800566a:	6713      	str	r3, [r2, #112]	; 0x70
 800566c:	e01c      	b.n	80056a8 <HAL_RCC_OscConfig+0x324>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	2b05      	cmp	r3, #5
 8005674:	d10c      	bne.n	8005690 <HAL_RCC_OscConfig+0x30c>
 8005676:	4b5f      	ldr	r3, [pc, #380]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 8005678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800567a:	4a5e      	ldr	r2, [pc, #376]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 800567c:	f043 0304 	orr.w	r3, r3, #4
 8005680:	6713      	str	r3, [r2, #112]	; 0x70
 8005682:	4b5c      	ldr	r3, [pc, #368]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 8005684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005686:	4a5b      	ldr	r2, [pc, #364]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 8005688:	f043 0301 	orr.w	r3, r3, #1
 800568c:	6713      	str	r3, [r2, #112]	; 0x70
 800568e:	e00b      	b.n	80056a8 <HAL_RCC_OscConfig+0x324>
 8005690:	4b58      	ldr	r3, [pc, #352]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 8005692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005694:	4a57      	ldr	r2, [pc, #348]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 8005696:	f023 0301 	bic.w	r3, r3, #1
 800569a:	6713      	str	r3, [r2, #112]	; 0x70
 800569c:	4b55      	ldr	r3, [pc, #340]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 800569e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056a0:	4a54      	ldr	r2, [pc, #336]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 80056a2:	f023 0304 	bic.w	r3, r3, #4
 80056a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d015      	beq.n	80056dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056b0:	f7fe fb22 	bl	8003cf8 <HAL_GetTick>
 80056b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056b6:	e00a      	b.n	80056ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056b8:	f7fe fb1e 	bl	8003cf8 <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d901      	bls.n	80056ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e0cb      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056ce:	4b49      	ldr	r3, [pc, #292]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 80056d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056d2:	f003 0302 	and.w	r3, r3, #2
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d0ee      	beq.n	80056b8 <HAL_RCC_OscConfig+0x334>
 80056da:	e014      	b.n	8005706 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056dc:	f7fe fb0c 	bl	8003cf8 <HAL_GetTick>
 80056e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056e2:	e00a      	b.n	80056fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056e4:	f7fe fb08 	bl	8003cf8 <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e0b5      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056fa:	4b3e      	ldr	r3, [pc, #248]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 80056fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056fe:	f003 0302 	and.w	r3, r3, #2
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1ee      	bne.n	80056e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005706:	7dfb      	ldrb	r3, [r7, #23]
 8005708:	2b01      	cmp	r3, #1
 800570a:	d105      	bne.n	8005718 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800570c:	4b39      	ldr	r3, [pc, #228]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 800570e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005710:	4a38      	ldr	r2, [pc, #224]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 8005712:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005716:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	699b      	ldr	r3, [r3, #24]
 800571c:	2b00      	cmp	r3, #0
 800571e:	f000 80a1 	beq.w	8005864 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005722:	4b34      	ldr	r3, [pc, #208]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f003 030c 	and.w	r3, r3, #12
 800572a:	2b08      	cmp	r3, #8
 800572c:	d05c      	beq.n	80057e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	699b      	ldr	r3, [r3, #24]
 8005732:	2b02      	cmp	r3, #2
 8005734:	d141      	bne.n	80057ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005736:	4b31      	ldr	r3, [pc, #196]	; (80057fc <HAL_RCC_OscConfig+0x478>)
 8005738:	2200      	movs	r2, #0
 800573a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800573c:	f7fe fadc 	bl	8003cf8 <HAL_GetTick>
 8005740:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005742:	e008      	b.n	8005756 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005744:	f7fe fad8 	bl	8003cf8 <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	2b02      	cmp	r3, #2
 8005750:	d901      	bls.n	8005756 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e087      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005756:	4b27      	ldr	r3, [pc, #156]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d1f0      	bne.n	8005744 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	69da      	ldr	r2, [r3, #28]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a1b      	ldr	r3, [r3, #32]
 800576a:	431a      	orrs	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005770:	019b      	lsls	r3, r3, #6
 8005772:	431a      	orrs	r2, r3
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005778:	085b      	lsrs	r3, r3, #1
 800577a:	3b01      	subs	r3, #1
 800577c:	041b      	lsls	r3, r3, #16
 800577e:	431a      	orrs	r2, r3
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005784:	061b      	lsls	r3, r3, #24
 8005786:	491b      	ldr	r1, [pc, #108]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 8005788:	4313      	orrs	r3, r2
 800578a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800578c:	4b1b      	ldr	r3, [pc, #108]	; (80057fc <HAL_RCC_OscConfig+0x478>)
 800578e:	2201      	movs	r2, #1
 8005790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005792:	f7fe fab1 	bl	8003cf8 <HAL_GetTick>
 8005796:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005798:	e008      	b.n	80057ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800579a:	f7fe faad 	bl	8003cf8 <HAL_GetTick>
 800579e:	4602      	mov	r2, r0
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	2b02      	cmp	r3, #2
 80057a6:	d901      	bls.n	80057ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e05c      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057ac:	4b11      	ldr	r3, [pc, #68]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d0f0      	beq.n	800579a <HAL_RCC_OscConfig+0x416>
 80057b8:	e054      	b.n	8005864 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057ba:	4b10      	ldr	r3, [pc, #64]	; (80057fc <HAL_RCC_OscConfig+0x478>)
 80057bc:	2200      	movs	r2, #0
 80057be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057c0:	f7fe fa9a 	bl	8003cf8 <HAL_GetTick>
 80057c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057c6:	e008      	b.n	80057da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057c8:	f7fe fa96 	bl	8003cf8 <HAL_GetTick>
 80057cc:	4602      	mov	r2, r0
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d901      	bls.n	80057da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80057d6:	2303      	movs	r3, #3
 80057d8:	e045      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057da:	4b06      	ldr	r3, [pc, #24]	; (80057f4 <HAL_RCC_OscConfig+0x470>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d1f0      	bne.n	80057c8 <HAL_RCC_OscConfig+0x444>
 80057e6:	e03d      	b.n	8005864 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	699b      	ldr	r3, [r3, #24]
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d107      	bne.n	8005800 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	e038      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
 80057f4:	40023800 	.word	0x40023800
 80057f8:	40007000 	.word	0x40007000
 80057fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005800:	4b1b      	ldr	r3, [pc, #108]	; (8005870 <HAL_RCC_OscConfig+0x4ec>)
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	699b      	ldr	r3, [r3, #24]
 800580a:	2b01      	cmp	r3, #1
 800580c:	d028      	beq.n	8005860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005818:	429a      	cmp	r2, r3
 800581a:	d121      	bne.n	8005860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005826:	429a      	cmp	r2, r3
 8005828:	d11a      	bne.n	8005860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800582a:	68fa      	ldr	r2, [r7, #12]
 800582c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005830:	4013      	ands	r3, r2
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005836:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005838:	4293      	cmp	r3, r2
 800583a:	d111      	bne.n	8005860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005846:	085b      	lsrs	r3, r3, #1
 8005848:	3b01      	subs	r3, #1
 800584a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800584c:	429a      	cmp	r2, r3
 800584e:	d107      	bne.n	8005860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800585a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800585c:	429a      	cmp	r2, r3
 800585e:	d001      	beq.n	8005864 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e000      	b.n	8005866 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3718      	adds	r7, #24
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	40023800 	.word	0x40023800

08005874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d101      	bne.n	8005888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e0cc      	b.n	8005a22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005888:	4b68      	ldr	r3, [pc, #416]	; (8005a2c <HAL_RCC_ClockConfig+0x1b8>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 0307 	and.w	r3, r3, #7
 8005890:	683a      	ldr	r2, [r7, #0]
 8005892:	429a      	cmp	r2, r3
 8005894:	d90c      	bls.n	80058b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005896:	4b65      	ldr	r3, [pc, #404]	; (8005a2c <HAL_RCC_ClockConfig+0x1b8>)
 8005898:	683a      	ldr	r2, [r7, #0]
 800589a:	b2d2      	uxtb	r2, r2
 800589c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800589e:	4b63      	ldr	r3, [pc, #396]	; (8005a2c <HAL_RCC_ClockConfig+0x1b8>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f003 0307 	and.w	r3, r3, #7
 80058a6:	683a      	ldr	r2, [r7, #0]
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d001      	beq.n	80058b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	e0b8      	b.n	8005a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0302 	and.w	r3, r3, #2
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d020      	beq.n	80058fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0304 	and.w	r3, r3, #4
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d005      	beq.n	80058d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058c8:	4b59      	ldr	r3, [pc, #356]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	4a58      	ldr	r2, [pc, #352]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 80058ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80058d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0308 	and.w	r3, r3, #8
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d005      	beq.n	80058ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80058e0:	4b53      	ldr	r3, [pc, #332]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	4a52      	ldr	r2, [pc, #328]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 80058e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80058ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058ec:	4b50      	ldr	r3, [pc, #320]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	494d      	ldr	r1, [pc, #308]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 80058fa:	4313      	orrs	r3, r2
 80058fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b00      	cmp	r3, #0
 8005908:	d044      	beq.n	8005994 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	2b01      	cmp	r3, #1
 8005910:	d107      	bne.n	8005922 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005912:	4b47      	ldr	r3, [pc, #284]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800591a:	2b00      	cmp	r3, #0
 800591c:	d119      	bne.n	8005952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e07f      	b.n	8005a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	2b02      	cmp	r3, #2
 8005928:	d003      	beq.n	8005932 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800592e:	2b03      	cmp	r3, #3
 8005930:	d107      	bne.n	8005942 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005932:	4b3f      	ldr	r3, [pc, #252]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800593a:	2b00      	cmp	r3, #0
 800593c:	d109      	bne.n	8005952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e06f      	b.n	8005a22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005942:	4b3b      	ldr	r3, [pc, #236]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f003 0302 	and.w	r3, r3, #2
 800594a:	2b00      	cmp	r3, #0
 800594c:	d101      	bne.n	8005952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e067      	b.n	8005a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005952:	4b37      	ldr	r3, [pc, #220]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	f023 0203 	bic.w	r2, r3, #3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	4934      	ldr	r1, [pc, #208]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 8005960:	4313      	orrs	r3, r2
 8005962:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005964:	f7fe f9c8 	bl	8003cf8 <HAL_GetTick>
 8005968:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800596a:	e00a      	b.n	8005982 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800596c:	f7fe f9c4 	bl	8003cf8 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	f241 3288 	movw	r2, #5000	; 0x1388
 800597a:	4293      	cmp	r3, r2
 800597c:	d901      	bls.n	8005982 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e04f      	b.n	8005a22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005982:	4b2b      	ldr	r3, [pc, #172]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	f003 020c 	and.w	r2, r3, #12
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	429a      	cmp	r2, r3
 8005992:	d1eb      	bne.n	800596c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005994:	4b25      	ldr	r3, [pc, #148]	; (8005a2c <HAL_RCC_ClockConfig+0x1b8>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f003 0307 	and.w	r3, r3, #7
 800599c:	683a      	ldr	r2, [r7, #0]
 800599e:	429a      	cmp	r2, r3
 80059a0:	d20c      	bcs.n	80059bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059a2:	4b22      	ldr	r3, [pc, #136]	; (8005a2c <HAL_RCC_ClockConfig+0x1b8>)
 80059a4:	683a      	ldr	r2, [r7, #0]
 80059a6:	b2d2      	uxtb	r2, r2
 80059a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059aa:	4b20      	ldr	r3, [pc, #128]	; (8005a2c <HAL_RCC_ClockConfig+0x1b8>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 0307 	and.w	r3, r3, #7
 80059b2:	683a      	ldr	r2, [r7, #0]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d001      	beq.n	80059bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	e032      	b.n	8005a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0304 	and.w	r3, r3, #4
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d008      	beq.n	80059da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059c8:	4b19      	ldr	r3, [pc, #100]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	4916      	ldr	r1, [pc, #88]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 0308 	and.w	r3, r3, #8
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d009      	beq.n	80059fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80059e6:	4b12      	ldr	r3, [pc, #72]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	00db      	lsls	r3, r3, #3
 80059f4:	490e      	ldr	r1, [pc, #56]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 80059f6:	4313      	orrs	r3, r2
 80059f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80059fa:	f000 f821 	bl	8005a40 <HAL_RCC_GetSysClockFreq>
 80059fe:	4602      	mov	r2, r0
 8005a00:	4b0b      	ldr	r3, [pc, #44]	; (8005a30 <HAL_RCC_ClockConfig+0x1bc>)
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	091b      	lsrs	r3, r3, #4
 8005a06:	f003 030f 	and.w	r3, r3, #15
 8005a0a:	490a      	ldr	r1, [pc, #40]	; (8005a34 <HAL_RCC_ClockConfig+0x1c0>)
 8005a0c:	5ccb      	ldrb	r3, [r1, r3]
 8005a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8005a12:	4a09      	ldr	r2, [pc, #36]	; (8005a38 <HAL_RCC_ClockConfig+0x1c4>)
 8005a14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005a16:	4b09      	ldr	r3, [pc, #36]	; (8005a3c <HAL_RCC_ClockConfig+0x1c8>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f7fe f928 	bl	8003c70 <HAL_InitTick>

  return HAL_OK;
 8005a20:	2300      	movs	r3, #0
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3710      	adds	r7, #16
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop
 8005a2c:	40023c00 	.word	0x40023c00
 8005a30:	40023800 	.word	0x40023800
 8005a34:	08008540 	.word	0x08008540
 8005a38:	20000028 	.word	0x20000028
 8005a3c:	2000002c 	.word	0x2000002c

08005a40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a44:	b094      	sub	sp, #80	; 0x50
 8005a46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	647b      	str	r3, [r7, #68]	; 0x44
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a50:	2300      	movs	r3, #0
 8005a52:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005a54:	2300      	movs	r3, #0
 8005a56:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a58:	4b79      	ldr	r3, [pc, #484]	; (8005c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	f003 030c 	and.w	r3, r3, #12
 8005a60:	2b08      	cmp	r3, #8
 8005a62:	d00d      	beq.n	8005a80 <HAL_RCC_GetSysClockFreq+0x40>
 8005a64:	2b08      	cmp	r3, #8
 8005a66:	f200 80e1 	bhi.w	8005c2c <HAL_RCC_GetSysClockFreq+0x1ec>
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d002      	beq.n	8005a74 <HAL_RCC_GetSysClockFreq+0x34>
 8005a6e:	2b04      	cmp	r3, #4
 8005a70:	d003      	beq.n	8005a7a <HAL_RCC_GetSysClockFreq+0x3a>
 8005a72:	e0db      	b.n	8005c2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a74:	4b73      	ldr	r3, [pc, #460]	; (8005c44 <HAL_RCC_GetSysClockFreq+0x204>)
 8005a76:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005a78:	e0db      	b.n	8005c32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a7a:	4b73      	ldr	r3, [pc, #460]	; (8005c48 <HAL_RCC_GetSysClockFreq+0x208>)
 8005a7c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a7e:	e0d8      	b.n	8005c32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a80:	4b6f      	ldr	r3, [pc, #444]	; (8005c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a88:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a8a:	4b6d      	ldr	r3, [pc, #436]	; (8005c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d063      	beq.n	8005b5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a96:	4b6a      	ldr	r3, [pc, #424]	; (8005c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	099b      	lsrs	r3, r3, #6
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005aa0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aa8:	633b      	str	r3, [r7, #48]	; 0x30
 8005aaa:	2300      	movs	r3, #0
 8005aac:	637b      	str	r3, [r7, #52]	; 0x34
 8005aae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005ab2:	4622      	mov	r2, r4
 8005ab4:	462b      	mov	r3, r5
 8005ab6:	f04f 0000 	mov.w	r0, #0
 8005aba:	f04f 0100 	mov.w	r1, #0
 8005abe:	0159      	lsls	r1, r3, #5
 8005ac0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ac4:	0150      	lsls	r0, r2, #5
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	460b      	mov	r3, r1
 8005aca:	4621      	mov	r1, r4
 8005acc:	1a51      	subs	r1, r2, r1
 8005ace:	6139      	str	r1, [r7, #16]
 8005ad0:	4629      	mov	r1, r5
 8005ad2:	eb63 0301 	sbc.w	r3, r3, r1
 8005ad6:	617b      	str	r3, [r7, #20]
 8005ad8:	f04f 0200 	mov.w	r2, #0
 8005adc:	f04f 0300 	mov.w	r3, #0
 8005ae0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ae4:	4659      	mov	r1, fp
 8005ae6:	018b      	lsls	r3, r1, #6
 8005ae8:	4651      	mov	r1, sl
 8005aea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005aee:	4651      	mov	r1, sl
 8005af0:	018a      	lsls	r2, r1, #6
 8005af2:	4651      	mov	r1, sl
 8005af4:	ebb2 0801 	subs.w	r8, r2, r1
 8005af8:	4659      	mov	r1, fp
 8005afa:	eb63 0901 	sbc.w	r9, r3, r1
 8005afe:	f04f 0200 	mov.w	r2, #0
 8005b02:	f04f 0300 	mov.w	r3, #0
 8005b06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b12:	4690      	mov	r8, r2
 8005b14:	4699      	mov	r9, r3
 8005b16:	4623      	mov	r3, r4
 8005b18:	eb18 0303 	adds.w	r3, r8, r3
 8005b1c:	60bb      	str	r3, [r7, #8]
 8005b1e:	462b      	mov	r3, r5
 8005b20:	eb49 0303 	adc.w	r3, r9, r3
 8005b24:	60fb      	str	r3, [r7, #12]
 8005b26:	f04f 0200 	mov.w	r2, #0
 8005b2a:	f04f 0300 	mov.w	r3, #0
 8005b2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005b32:	4629      	mov	r1, r5
 8005b34:	024b      	lsls	r3, r1, #9
 8005b36:	4621      	mov	r1, r4
 8005b38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005b3c:	4621      	mov	r1, r4
 8005b3e:	024a      	lsls	r2, r1, #9
 8005b40:	4610      	mov	r0, r2
 8005b42:	4619      	mov	r1, r3
 8005b44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b46:	2200      	movs	r2, #0
 8005b48:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b4a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005b50:	f7fb f954 	bl	8000dfc <__aeabi_uldivmod>
 8005b54:	4602      	mov	r2, r0
 8005b56:	460b      	mov	r3, r1
 8005b58:	4613      	mov	r3, r2
 8005b5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b5c:	e058      	b.n	8005c10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b5e:	4b38      	ldr	r3, [pc, #224]	; (8005c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	099b      	lsrs	r3, r3, #6
 8005b64:	2200      	movs	r2, #0
 8005b66:	4618      	mov	r0, r3
 8005b68:	4611      	mov	r1, r2
 8005b6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005b6e:	623b      	str	r3, [r7, #32]
 8005b70:	2300      	movs	r3, #0
 8005b72:	627b      	str	r3, [r7, #36]	; 0x24
 8005b74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005b78:	4642      	mov	r2, r8
 8005b7a:	464b      	mov	r3, r9
 8005b7c:	f04f 0000 	mov.w	r0, #0
 8005b80:	f04f 0100 	mov.w	r1, #0
 8005b84:	0159      	lsls	r1, r3, #5
 8005b86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b8a:	0150      	lsls	r0, r2, #5
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	460b      	mov	r3, r1
 8005b90:	4641      	mov	r1, r8
 8005b92:	ebb2 0a01 	subs.w	sl, r2, r1
 8005b96:	4649      	mov	r1, r9
 8005b98:	eb63 0b01 	sbc.w	fp, r3, r1
 8005b9c:	f04f 0200 	mov.w	r2, #0
 8005ba0:	f04f 0300 	mov.w	r3, #0
 8005ba4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005ba8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005bac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005bb0:	ebb2 040a 	subs.w	r4, r2, sl
 8005bb4:	eb63 050b 	sbc.w	r5, r3, fp
 8005bb8:	f04f 0200 	mov.w	r2, #0
 8005bbc:	f04f 0300 	mov.w	r3, #0
 8005bc0:	00eb      	lsls	r3, r5, #3
 8005bc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bc6:	00e2      	lsls	r2, r4, #3
 8005bc8:	4614      	mov	r4, r2
 8005bca:	461d      	mov	r5, r3
 8005bcc:	4643      	mov	r3, r8
 8005bce:	18e3      	adds	r3, r4, r3
 8005bd0:	603b      	str	r3, [r7, #0]
 8005bd2:	464b      	mov	r3, r9
 8005bd4:	eb45 0303 	adc.w	r3, r5, r3
 8005bd8:	607b      	str	r3, [r7, #4]
 8005bda:	f04f 0200 	mov.w	r2, #0
 8005bde:	f04f 0300 	mov.w	r3, #0
 8005be2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005be6:	4629      	mov	r1, r5
 8005be8:	028b      	lsls	r3, r1, #10
 8005bea:	4621      	mov	r1, r4
 8005bec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005bf0:	4621      	mov	r1, r4
 8005bf2:	028a      	lsls	r2, r1, #10
 8005bf4:	4610      	mov	r0, r2
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	61bb      	str	r3, [r7, #24]
 8005bfe:	61fa      	str	r2, [r7, #28]
 8005c00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c04:	f7fb f8fa 	bl	8000dfc <__aeabi_uldivmod>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005c10:	4b0b      	ldr	r3, [pc, #44]	; (8005c40 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	0c1b      	lsrs	r3, r3, #16
 8005c16:	f003 0303 	and.w	r3, r3, #3
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	005b      	lsls	r3, r3, #1
 8005c1e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005c20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005c22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c28:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005c2a:	e002      	b.n	8005c32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c2c:	4b05      	ldr	r3, [pc, #20]	; (8005c44 <HAL_RCC_GetSysClockFreq+0x204>)
 8005c2e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005c30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3750      	adds	r7, #80	; 0x50
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c3e:	bf00      	nop
 8005c40:	40023800 	.word	0x40023800
 8005c44:	00f42400 	.word	0x00f42400
 8005c48:	007a1200 	.word	0x007a1200

08005c4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c50:	4b03      	ldr	r3, [pc, #12]	; (8005c60 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c52:	681b      	ldr	r3, [r3, #0]
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr
 8005c5e:	bf00      	nop
 8005c60:	20000028 	.word	0x20000028

08005c64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005c68:	f7ff fff0 	bl	8005c4c <HAL_RCC_GetHCLKFreq>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	4b05      	ldr	r3, [pc, #20]	; (8005c84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	0a9b      	lsrs	r3, r3, #10
 8005c74:	f003 0307 	and.w	r3, r3, #7
 8005c78:	4903      	ldr	r1, [pc, #12]	; (8005c88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c7a:	5ccb      	ldrb	r3, [r1, r3]
 8005c7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	40023800 	.word	0x40023800
 8005c88:	08008550 	.word	0x08008550

08005c8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005c90:	f7ff ffdc 	bl	8005c4c <HAL_RCC_GetHCLKFreq>
 8005c94:	4602      	mov	r2, r0
 8005c96:	4b05      	ldr	r3, [pc, #20]	; (8005cac <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	0b5b      	lsrs	r3, r3, #13
 8005c9c:	f003 0307 	and.w	r3, r3, #7
 8005ca0:	4903      	ldr	r1, [pc, #12]	; (8005cb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ca2:	5ccb      	ldrb	r3, [r1, r3]
 8005ca4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	40023800 	.word	0x40023800
 8005cb0:	08008550 	.word	0x08008550

08005cb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b082      	sub	sp, #8
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d101      	bne.n	8005cc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e041      	b.n	8005d4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d106      	bne.n	8005ce0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f7fd fd7e 	bl	80037dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2202      	movs	r2, #2
 8005ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	3304      	adds	r3, #4
 8005cf0:	4619      	mov	r1, r3
 8005cf2:	4610      	mov	r0, r2
 8005cf4:	f000 fcb2 	bl	800665c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3708      	adds	r7, #8
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
	...

08005d54 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d001      	beq.n	8005d6c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e03c      	b.n	8005de6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2202      	movs	r2, #2
 8005d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a1e      	ldr	r2, [pc, #120]	; (8005df4 <HAL_TIM_Base_Start+0xa0>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d018      	beq.n	8005db0 <HAL_TIM_Base_Start+0x5c>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d86:	d013      	beq.n	8005db0 <HAL_TIM_Base_Start+0x5c>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a1a      	ldr	r2, [pc, #104]	; (8005df8 <HAL_TIM_Base_Start+0xa4>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d00e      	beq.n	8005db0 <HAL_TIM_Base_Start+0x5c>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a19      	ldr	r2, [pc, #100]	; (8005dfc <HAL_TIM_Base_Start+0xa8>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d009      	beq.n	8005db0 <HAL_TIM_Base_Start+0x5c>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a17      	ldr	r2, [pc, #92]	; (8005e00 <HAL_TIM_Base_Start+0xac>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d004      	beq.n	8005db0 <HAL_TIM_Base_Start+0x5c>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a16      	ldr	r2, [pc, #88]	; (8005e04 <HAL_TIM_Base_Start+0xb0>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d111      	bne.n	8005dd4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f003 0307 	and.w	r3, r3, #7
 8005dba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2b06      	cmp	r3, #6
 8005dc0:	d010      	beq.n	8005de4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f042 0201 	orr.w	r2, r2, #1
 8005dd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dd2:	e007      	b.n	8005de4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f042 0201 	orr.w	r2, r2, #1
 8005de2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3714      	adds	r7, #20
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr
 8005df2:	bf00      	nop
 8005df4:	40010000 	.word	0x40010000
 8005df8:	40000400 	.word	0x40000400
 8005dfc:	40000800 	.word	0x40000800
 8005e00:	40000c00 	.word	0x40000c00
 8005e04:	40014000 	.word	0x40014000

08005e08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d001      	beq.n	8005e20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e044      	b.n	8005eaa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2202      	movs	r2, #2
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68da      	ldr	r2, [r3, #12]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f042 0201 	orr.w	r2, r2, #1
 8005e36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a1e      	ldr	r2, [pc, #120]	; (8005eb8 <HAL_TIM_Base_Start_IT+0xb0>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d018      	beq.n	8005e74 <HAL_TIM_Base_Start_IT+0x6c>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e4a:	d013      	beq.n	8005e74 <HAL_TIM_Base_Start_IT+0x6c>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a1a      	ldr	r2, [pc, #104]	; (8005ebc <HAL_TIM_Base_Start_IT+0xb4>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d00e      	beq.n	8005e74 <HAL_TIM_Base_Start_IT+0x6c>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a19      	ldr	r2, [pc, #100]	; (8005ec0 <HAL_TIM_Base_Start_IT+0xb8>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d009      	beq.n	8005e74 <HAL_TIM_Base_Start_IT+0x6c>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a17      	ldr	r2, [pc, #92]	; (8005ec4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d004      	beq.n	8005e74 <HAL_TIM_Base_Start_IT+0x6c>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a16      	ldr	r2, [pc, #88]	; (8005ec8 <HAL_TIM_Base_Start_IT+0xc0>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d111      	bne.n	8005e98 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	f003 0307 	and.w	r3, r3, #7
 8005e7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2b06      	cmp	r3, #6
 8005e84:	d010      	beq.n	8005ea8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f042 0201 	orr.w	r2, r2, #1
 8005e94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e96:	e007      	b.n	8005ea8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f042 0201 	orr.w	r2, r2, #1
 8005ea6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3714      	adds	r7, #20
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	40010000 	.word	0x40010000
 8005ebc:	40000400 	.word	0x40000400
 8005ec0:	40000800 	.word	0x40000800
 8005ec4:	40000c00 	.word	0x40000c00
 8005ec8:	40014000 	.word	0x40014000

08005ecc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b082      	sub	sp, #8
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d101      	bne.n	8005ede <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	e041      	b.n	8005f62 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d106      	bne.n	8005ef8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 f839 	bl	8005f6a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2202      	movs	r2, #2
 8005efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	3304      	adds	r3, #4
 8005f08:	4619      	mov	r1, r3
 8005f0a:	4610      	mov	r0, r2
 8005f0c:	f000 fba6 	bl	800665c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f60:	2300      	movs	r3, #0
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3708      	adds	r7, #8
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}

08005f6a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005f6a:	b480      	push	{r7}
 8005f6c:	b083      	sub	sp, #12
 8005f6e:	af00      	add	r7, sp, #0
 8005f70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005f72:	bf00      	nop
 8005f74:	370c      	adds	r7, #12
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr
	...

08005f80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d109      	bne.n	8005fa4 <HAL_TIM_PWM_Start+0x24>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	bf14      	ite	ne
 8005f9c:	2301      	movne	r3, #1
 8005f9e:	2300      	moveq	r3, #0
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	e022      	b.n	8005fea <HAL_TIM_PWM_Start+0x6a>
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	2b04      	cmp	r3, #4
 8005fa8:	d109      	bne.n	8005fbe <HAL_TIM_PWM_Start+0x3e>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	bf14      	ite	ne
 8005fb6:	2301      	movne	r3, #1
 8005fb8:	2300      	moveq	r3, #0
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	e015      	b.n	8005fea <HAL_TIM_PWM_Start+0x6a>
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	2b08      	cmp	r3, #8
 8005fc2:	d109      	bne.n	8005fd8 <HAL_TIM_PWM_Start+0x58>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	bf14      	ite	ne
 8005fd0:	2301      	movne	r3, #1
 8005fd2:	2300      	moveq	r3, #0
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	e008      	b.n	8005fea <HAL_TIM_PWM_Start+0x6a>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	bf14      	ite	ne
 8005fe4:	2301      	movne	r3, #1
 8005fe6:	2300      	moveq	r3, #0
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d001      	beq.n	8005ff2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e068      	b.n	80060c4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d104      	bne.n	8006002 <HAL_TIM_PWM_Start+0x82>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006000:	e013      	b.n	800602a <HAL_TIM_PWM_Start+0xaa>
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	2b04      	cmp	r3, #4
 8006006:	d104      	bne.n	8006012 <HAL_TIM_PWM_Start+0x92>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2202      	movs	r2, #2
 800600c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006010:	e00b      	b.n	800602a <HAL_TIM_PWM_Start+0xaa>
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	2b08      	cmp	r3, #8
 8006016:	d104      	bne.n	8006022 <HAL_TIM_PWM_Start+0xa2>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2202      	movs	r2, #2
 800601c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006020:	e003      	b.n	800602a <HAL_TIM_PWM_Start+0xaa>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2202      	movs	r2, #2
 8006026:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2201      	movs	r2, #1
 8006030:	6839      	ldr	r1, [r7, #0]
 8006032:	4618      	mov	r0, r3
 8006034:	f000 fdb8 	bl	8006ba8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a23      	ldr	r2, [pc, #140]	; (80060cc <HAL_TIM_PWM_Start+0x14c>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d107      	bne.n	8006052 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006050:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a1d      	ldr	r2, [pc, #116]	; (80060cc <HAL_TIM_PWM_Start+0x14c>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d018      	beq.n	800608e <HAL_TIM_PWM_Start+0x10e>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006064:	d013      	beq.n	800608e <HAL_TIM_PWM_Start+0x10e>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a19      	ldr	r2, [pc, #100]	; (80060d0 <HAL_TIM_PWM_Start+0x150>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d00e      	beq.n	800608e <HAL_TIM_PWM_Start+0x10e>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a17      	ldr	r2, [pc, #92]	; (80060d4 <HAL_TIM_PWM_Start+0x154>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d009      	beq.n	800608e <HAL_TIM_PWM_Start+0x10e>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a16      	ldr	r2, [pc, #88]	; (80060d8 <HAL_TIM_PWM_Start+0x158>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d004      	beq.n	800608e <HAL_TIM_PWM_Start+0x10e>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a14      	ldr	r2, [pc, #80]	; (80060dc <HAL_TIM_PWM_Start+0x15c>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d111      	bne.n	80060b2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f003 0307 	and.w	r3, r3, #7
 8006098:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2b06      	cmp	r3, #6
 800609e:	d010      	beq.n	80060c2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f042 0201 	orr.w	r2, r2, #1
 80060ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b0:	e007      	b.n	80060c2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f042 0201 	orr.w	r2, r2, #1
 80060c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060c2:	2300      	movs	r3, #0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3710      	adds	r7, #16
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}
 80060cc:	40010000 	.word	0x40010000
 80060d0:	40000400 	.word	0x40000400
 80060d4:	40000800 	.word	0x40000800
 80060d8:	40000c00 	.word	0x40000c00
 80060dc:	40014000 	.word	0x40014000

080060e0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b086      	sub	sp, #24
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d101      	bne.n	80060f4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	e097      	b.n	8006224 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d106      	bne.n	800610e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f7fd fb9d 	bl	8003848 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2202      	movs	r2, #2
 8006112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	6812      	ldr	r2, [r2, #0]
 8006120:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006124:	f023 0307 	bic.w	r3, r3, #7
 8006128:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	3304      	adds	r3, #4
 8006132:	4619      	mov	r1, r3
 8006134:	4610      	mov	r0, r2
 8006136:	f000 fa91 	bl	800665c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	699b      	ldr	r3, [r3, #24]
 8006148:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	6a1b      	ldr	r3, [r3, #32]
 8006150:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	697a      	ldr	r2, [r7, #20]
 8006158:	4313      	orrs	r3, r2
 800615a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006162:	f023 0303 	bic.w	r3, r3, #3
 8006166:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	689a      	ldr	r2, [r3, #8]
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	699b      	ldr	r3, [r3, #24]
 8006170:	021b      	lsls	r3, r3, #8
 8006172:	4313      	orrs	r3, r2
 8006174:	693a      	ldr	r2, [r7, #16]
 8006176:	4313      	orrs	r3, r2
 8006178:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006180:	f023 030c 	bic.w	r3, r3, #12
 8006184:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800618c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006190:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	68da      	ldr	r2, [r3, #12]
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	69db      	ldr	r3, [r3, #28]
 800619a:	021b      	lsls	r3, r3, #8
 800619c:	4313      	orrs	r3, r2
 800619e:	693a      	ldr	r2, [r7, #16]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	691b      	ldr	r3, [r3, #16]
 80061a8:	011a      	lsls	r2, r3, #4
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	6a1b      	ldr	r3, [r3, #32]
 80061ae:	031b      	lsls	r3, r3, #12
 80061b0:	4313      	orrs	r3, r2
 80061b2:	693a      	ldr	r2, [r7, #16]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80061be:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80061c6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	685a      	ldr	r2, [r3, #4]
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	695b      	ldr	r3, [r3, #20]
 80061d0:	011b      	lsls	r3, r3, #4
 80061d2:	4313      	orrs	r3, r2
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	697a      	ldr	r2, [r7, #20]
 80061e0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	693a      	ldr	r2, [r7, #16]
 80061e8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68fa      	ldr	r2, [r7, #12]
 80061f0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2201      	movs	r2, #1
 80061fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2201      	movs	r2, #1
 8006206:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2201      	movs	r2, #1
 800620e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2201      	movs	r2, #1
 8006216:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006222:	2300      	movs	r3, #0
}
 8006224:	4618      	mov	r0, r3
 8006226:	3718      	adds	r7, #24
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800623c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006244:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800624c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006254:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d110      	bne.n	800627e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800625c:	7bfb      	ldrb	r3, [r7, #15]
 800625e:	2b01      	cmp	r3, #1
 8006260:	d102      	bne.n	8006268 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006262:	7b7b      	ldrb	r3, [r7, #13]
 8006264:	2b01      	cmp	r3, #1
 8006266:	d001      	beq.n	800626c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e069      	b.n	8006340 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2202      	movs	r2, #2
 8006270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2202      	movs	r2, #2
 8006278:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800627c:	e031      	b.n	80062e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	2b04      	cmp	r3, #4
 8006282:	d110      	bne.n	80062a6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006284:	7bbb      	ldrb	r3, [r7, #14]
 8006286:	2b01      	cmp	r3, #1
 8006288:	d102      	bne.n	8006290 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800628a:	7b3b      	ldrb	r3, [r7, #12]
 800628c:	2b01      	cmp	r3, #1
 800628e:	d001      	beq.n	8006294 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	e055      	b.n	8006340 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2202      	movs	r2, #2
 8006298:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2202      	movs	r2, #2
 80062a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062a4:	e01d      	b.n	80062e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062a6:	7bfb      	ldrb	r3, [r7, #15]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d108      	bne.n	80062be <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80062ac:	7bbb      	ldrb	r3, [r7, #14]
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d105      	bne.n	80062be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062b2:	7b7b      	ldrb	r3, [r7, #13]
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d102      	bne.n	80062be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80062b8:	7b3b      	ldrb	r3, [r7, #12]
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d001      	beq.n	80062c2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	e03e      	b.n	8006340 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2202      	movs	r2, #2
 80062c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2202      	movs	r2, #2
 80062ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2202      	movs	r2, #2
 80062d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2202      	movs	r2, #2
 80062de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d003      	beq.n	80062f0 <HAL_TIM_Encoder_Start+0xc4>
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	2b04      	cmp	r3, #4
 80062ec:	d008      	beq.n	8006300 <HAL_TIM_Encoder_Start+0xd4>
 80062ee:	e00f      	b.n	8006310 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2201      	movs	r2, #1
 80062f6:	2100      	movs	r1, #0
 80062f8:	4618      	mov	r0, r3
 80062fa:	f000 fc55 	bl	8006ba8 <TIM_CCxChannelCmd>
      break;
 80062fe:	e016      	b.n	800632e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	2201      	movs	r2, #1
 8006306:	2104      	movs	r1, #4
 8006308:	4618      	mov	r0, r3
 800630a:	f000 fc4d 	bl	8006ba8 <TIM_CCxChannelCmd>
      break;
 800630e:	e00e      	b.n	800632e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	2201      	movs	r2, #1
 8006316:	2100      	movs	r1, #0
 8006318:	4618      	mov	r0, r3
 800631a:	f000 fc45 	bl	8006ba8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2201      	movs	r2, #1
 8006324:	2104      	movs	r1, #4
 8006326:	4618      	mov	r0, r3
 8006328:	f000 fc3e 	bl	8006ba8 <TIM_CCxChannelCmd>
      break;
 800632c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f042 0201 	orr.w	r2, r2, #1
 800633c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	3710      	adds	r7, #16
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}

08006348 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b086      	sub	sp, #24
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006354:	2300      	movs	r3, #0
 8006356:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800635e:	2b01      	cmp	r3, #1
 8006360:	d101      	bne.n	8006366 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006362:	2302      	movs	r3, #2
 8006364:	e0ae      	b.n	80064c4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2201      	movs	r2, #1
 800636a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2b0c      	cmp	r3, #12
 8006372:	f200 809f 	bhi.w	80064b4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006376:	a201      	add	r2, pc, #4	; (adr r2, 800637c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800637c:	080063b1 	.word	0x080063b1
 8006380:	080064b5 	.word	0x080064b5
 8006384:	080064b5 	.word	0x080064b5
 8006388:	080064b5 	.word	0x080064b5
 800638c:	080063f1 	.word	0x080063f1
 8006390:	080064b5 	.word	0x080064b5
 8006394:	080064b5 	.word	0x080064b5
 8006398:	080064b5 	.word	0x080064b5
 800639c:	08006433 	.word	0x08006433
 80063a0:	080064b5 	.word	0x080064b5
 80063a4:	080064b5 	.word	0x080064b5
 80063a8:	080064b5 	.word	0x080064b5
 80063ac:	08006473 	.word	0x08006473
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68b9      	ldr	r1, [r7, #8]
 80063b6:	4618      	mov	r0, r3
 80063b8:	f000 f9d0 	bl	800675c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	699a      	ldr	r2, [r3, #24]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f042 0208 	orr.w	r2, r2, #8
 80063ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	699a      	ldr	r2, [r3, #24]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f022 0204 	bic.w	r2, r2, #4
 80063da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6999      	ldr	r1, [r3, #24]
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	691a      	ldr	r2, [r3, #16]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	430a      	orrs	r2, r1
 80063ec:	619a      	str	r2, [r3, #24]
      break;
 80063ee:	e064      	b.n	80064ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	68b9      	ldr	r1, [r7, #8]
 80063f6:	4618      	mov	r0, r3
 80063f8:	f000 fa16 	bl	8006828 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	699a      	ldr	r2, [r3, #24]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800640a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	699a      	ldr	r2, [r3, #24]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800641a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	6999      	ldr	r1, [r3, #24]
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	021a      	lsls	r2, r3, #8
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	430a      	orrs	r2, r1
 800642e:	619a      	str	r2, [r3, #24]
      break;
 8006430:	e043      	b.n	80064ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	68b9      	ldr	r1, [r7, #8]
 8006438:	4618      	mov	r0, r3
 800643a:	f000 fa61 	bl	8006900 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	69da      	ldr	r2, [r3, #28]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f042 0208 	orr.w	r2, r2, #8
 800644c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	69da      	ldr	r2, [r3, #28]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f022 0204 	bic.w	r2, r2, #4
 800645c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	69d9      	ldr	r1, [r3, #28]
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	691a      	ldr	r2, [r3, #16]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	430a      	orrs	r2, r1
 800646e:	61da      	str	r2, [r3, #28]
      break;
 8006470:	e023      	b.n	80064ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	68b9      	ldr	r1, [r7, #8]
 8006478:	4618      	mov	r0, r3
 800647a:	f000 faab 	bl	80069d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	69da      	ldr	r2, [r3, #28]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800648c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	69da      	ldr	r2, [r3, #28]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800649c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	69d9      	ldr	r1, [r3, #28]
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	691b      	ldr	r3, [r3, #16]
 80064a8:	021a      	lsls	r2, r3, #8
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	430a      	orrs	r2, r1
 80064b0:	61da      	str	r2, [r3, #28]
      break;
 80064b2:	e002      	b.n	80064ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	75fb      	strb	r3, [r7, #23]
      break;
 80064b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2200      	movs	r2, #0
 80064be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80064c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3718      	adds	r7, #24
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064d6:	2300      	movs	r3, #0
 80064d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d101      	bne.n	80064e8 <HAL_TIM_ConfigClockSource+0x1c>
 80064e4:	2302      	movs	r3, #2
 80064e6:	e0b4      	b.n	8006652 <HAL_TIM_ConfigClockSource+0x186>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2202      	movs	r2, #2
 80064f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006506:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800650e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68ba      	ldr	r2, [r7, #8]
 8006516:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006520:	d03e      	beq.n	80065a0 <HAL_TIM_ConfigClockSource+0xd4>
 8006522:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006526:	f200 8087 	bhi.w	8006638 <HAL_TIM_ConfigClockSource+0x16c>
 800652a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800652e:	f000 8086 	beq.w	800663e <HAL_TIM_ConfigClockSource+0x172>
 8006532:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006536:	d87f      	bhi.n	8006638 <HAL_TIM_ConfigClockSource+0x16c>
 8006538:	2b70      	cmp	r3, #112	; 0x70
 800653a:	d01a      	beq.n	8006572 <HAL_TIM_ConfigClockSource+0xa6>
 800653c:	2b70      	cmp	r3, #112	; 0x70
 800653e:	d87b      	bhi.n	8006638 <HAL_TIM_ConfigClockSource+0x16c>
 8006540:	2b60      	cmp	r3, #96	; 0x60
 8006542:	d050      	beq.n	80065e6 <HAL_TIM_ConfigClockSource+0x11a>
 8006544:	2b60      	cmp	r3, #96	; 0x60
 8006546:	d877      	bhi.n	8006638 <HAL_TIM_ConfigClockSource+0x16c>
 8006548:	2b50      	cmp	r3, #80	; 0x50
 800654a:	d03c      	beq.n	80065c6 <HAL_TIM_ConfigClockSource+0xfa>
 800654c:	2b50      	cmp	r3, #80	; 0x50
 800654e:	d873      	bhi.n	8006638 <HAL_TIM_ConfigClockSource+0x16c>
 8006550:	2b40      	cmp	r3, #64	; 0x40
 8006552:	d058      	beq.n	8006606 <HAL_TIM_ConfigClockSource+0x13a>
 8006554:	2b40      	cmp	r3, #64	; 0x40
 8006556:	d86f      	bhi.n	8006638 <HAL_TIM_ConfigClockSource+0x16c>
 8006558:	2b30      	cmp	r3, #48	; 0x30
 800655a:	d064      	beq.n	8006626 <HAL_TIM_ConfigClockSource+0x15a>
 800655c:	2b30      	cmp	r3, #48	; 0x30
 800655e:	d86b      	bhi.n	8006638 <HAL_TIM_ConfigClockSource+0x16c>
 8006560:	2b20      	cmp	r3, #32
 8006562:	d060      	beq.n	8006626 <HAL_TIM_ConfigClockSource+0x15a>
 8006564:	2b20      	cmp	r3, #32
 8006566:	d867      	bhi.n	8006638 <HAL_TIM_ConfigClockSource+0x16c>
 8006568:	2b00      	cmp	r3, #0
 800656a:	d05c      	beq.n	8006626 <HAL_TIM_ConfigClockSource+0x15a>
 800656c:	2b10      	cmp	r3, #16
 800656e:	d05a      	beq.n	8006626 <HAL_TIM_ConfigClockSource+0x15a>
 8006570:	e062      	b.n	8006638 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6818      	ldr	r0, [r3, #0]
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	6899      	ldr	r1, [r3, #8]
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	685a      	ldr	r2, [r3, #4]
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	f000 faf1 	bl	8006b68 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006594:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68ba      	ldr	r2, [r7, #8]
 800659c:	609a      	str	r2, [r3, #8]
      break;
 800659e:	e04f      	b.n	8006640 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6818      	ldr	r0, [r3, #0]
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	6899      	ldr	r1, [r3, #8]
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	685a      	ldr	r2, [r3, #4]
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	f000 fada 	bl	8006b68 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	689a      	ldr	r2, [r3, #8]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80065c2:	609a      	str	r2, [r3, #8]
      break;
 80065c4:	e03c      	b.n	8006640 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6818      	ldr	r0, [r3, #0]
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	6859      	ldr	r1, [r3, #4]
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	68db      	ldr	r3, [r3, #12]
 80065d2:	461a      	mov	r2, r3
 80065d4:	f000 fa4e 	bl	8006a74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	2150      	movs	r1, #80	; 0x50
 80065de:	4618      	mov	r0, r3
 80065e0:	f000 faa7 	bl	8006b32 <TIM_ITRx_SetConfig>
      break;
 80065e4:	e02c      	b.n	8006640 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6818      	ldr	r0, [r3, #0]
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	6859      	ldr	r1, [r3, #4]
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	461a      	mov	r2, r3
 80065f4:	f000 fa6d 	bl	8006ad2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	2160      	movs	r1, #96	; 0x60
 80065fe:	4618      	mov	r0, r3
 8006600:	f000 fa97 	bl	8006b32 <TIM_ITRx_SetConfig>
      break;
 8006604:	e01c      	b.n	8006640 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6818      	ldr	r0, [r3, #0]
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	6859      	ldr	r1, [r3, #4]
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	461a      	mov	r2, r3
 8006614:	f000 fa2e 	bl	8006a74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	2140      	movs	r1, #64	; 0x40
 800661e:	4618      	mov	r0, r3
 8006620:	f000 fa87 	bl	8006b32 <TIM_ITRx_SetConfig>
      break;
 8006624:	e00c      	b.n	8006640 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4619      	mov	r1, r3
 8006630:	4610      	mov	r0, r2
 8006632:	f000 fa7e 	bl	8006b32 <TIM_ITRx_SetConfig>
      break;
 8006636:	e003      	b.n	8006640 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	73fb      	strb	r3, [r7, #15]
      break;
 800663c:	e000      	b.n	8006640 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800663e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2201      	movs	r2, #1
 8006644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006650:	7bfb      	ldrb	r3, [r7, #15]
}
 8006652:	4618      	mov	r0, r3
 8006654:	3710      	adds	r7, #16
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
	...

0800665c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800665c:	b480      	push	{r7}
 800665e:	b085      	sub	sp, #20
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	4a34      	ldr	r2, [pc, #208]	; (8006740 <TIM_Base_SetConfig+0xe4>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d00f      	beq.n	8006694 <TIM_Base_SetConfig+0x38>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800667a:	d00b      	beq.n	8006694 <TIM_Base_SetConfig+0x38>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	4a31      	ldr	r2, [pc, #196]	; (8006744 <TIM_Base_SetConfig+0xe8>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d007      	beq.n	8006694 <TIM_Base_SetConfig+0x38>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	4a30      	ldr	r2, [pc, #192]	; (8006748 <TIM_Base_SetConfig+0xec>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d003      	beq.n	8006694 <TIM_Base_SetConfig+0x38>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	4a2f      	ldr	r2, [pc, #188]	; (800674c <TIM_Base_SetConfig+0xf0>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d108      	bne.n	80066a6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800669a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	68fa      	ldr	r2, [r7, #12]
 80066a2:	4313      	orrs	r3, r2
 80066a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a25      	ldr	r2, [pc, #148]	; (8006740 <TIM_Base_SetConfig+0xe4>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d01b      	beq.n	80066e6 <TIM_Base_SetConfig+0x8a>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066b4:	d017      	beq.n	80066e6 <TIM_Base_SetConfig+0x8a>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	4a22      	ldr	r2, [pc, #136]	; (8006744 <TIM_Base_SetConfig+0xe8>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d013      	beq.n	80066e6 <TIM_Base_SetConfig+0x8a>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	4a21      	ldr	r2, [pc, #132]	; (8006748 <TIM_Base_SetConfig+0xec>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d00f      	beq.n	80066e6 <TIM_Base_SetConfig+0x8a>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	4a20      	ldr	r2, [pc, #128]	; (800674c <TIM_Base_SetConfig+0xf0>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d00b      	beq.n	80066e6 <TIM_Base_SetConfig+0x8a>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	4a1f      	ldr	r2, [pc, #124]	; (8006750 <TIM_Base_SetConfig+0xf4>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d007      	beq.n	80066e6 <TIM_Base_SetConfig+0x8a>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4a1e      	ldr	r2, [pc, #120]	; (8006754 <TIM_Base_SetConfig+0xf8>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d003      	beq.n	80066e6 <TIM_Base_SetConfig+0x8a>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	4a1d      	ldr	r2, [pc, #116]	; (8006758 <TIM_Base_SetConfig+0xfc>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d108      	bne.n	80066f8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	68db      	ldr	r3, [r3, #12]
 80066f2:	68fa      	ldr	r2, [r7, #12]
 80066f4:	4313      	orrs	r3, r2
 80066f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	695b      	ldr	r3, [r3, #20]
 8006702:	4313      	orrs	r3, r2
 8006704:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	68fa      	ldr	r2, [r7, #12]
 800670a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	689a      	ldr	r2, [r3, #8]
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	4a08      	ldr	r2, [pc, #32]	; (8006740 <TIM_Base_SetConfig+0xe4>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d103      	bne.n	800672c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	691a      	ldr	r2, [r3, #16]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	615a      	str	r2, [r3, #20]
}
 8006732:	bf00      	nop
 8006734:	3714      	adds	r7, #20
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr
 800673e:	bf00      	nop
 8006740:	40010000 	.word	0x40010000
 8006744:	40000400 	.word	0x40000400
 8006748:	40000800 	.word	0x40000800
 800674c:	40000c00 	.word	0x40000c00
 8006750:	40014000 	.word	0x40014000
 8006754:	40014400 	.word	0x40014400
 8006758:	40014800 	.word	0x40014800

0800675c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800675c:	b480      	push	{r7}
 800675e:	b087      	sub	sp, #28
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6a1b      	ldr	r3, [r3, #32]
 800676a:	f023 0201 	bic.w	r2, r3, #1
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a1b      	ldr	r3, [r3, #32]
 8006776:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	699b      	ldr	r3, [r3, #24]
 8006782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800678a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f023 0303 	bic.w	r3, r3, #3
 8006792:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68fa      	ldr	r2, [r7, #12]
 800679a:	4313      	orrs	r3, r2
 800679c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	f023 0302 	bic.w	r3, r3, #2
 80067a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	697a      	ldr	r2, [r7, #20]
 80067ac:	4313      	orrs	r3, r2
 80067ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	4a1c      	ldr	r2, [pc, #112]	; (8006824 <TIM_OC1_SetConfig+0xc8>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d10c      	bne.n	80067d2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	f023 0308 	bic.w	r3, r3, #8
 80067be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	697a      	ldr	r2, [r7, #20]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	f023 0304 	bic.w	r3, r3, #4
 80067d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a13      	ldr	r2, [pc, #76]	; (8006824 <TIM_OC1_SetConfig+0xc8>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d111      	bne.n	80067fe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80067e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	695b      	ldr	r3, [r3, #20]
 80067ee:	693a      	ldr	r2, [r7, #16]
 80067f0:	4313      	orrs	r3, r2
 80067f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	699b      	ldr	r3, [r3, #24]
 80067f8:	693a      	ldr	r2, [r7, #16]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	685a      	ldr	r2, [r3, #4]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	697a      	ldr	r2, [r7, #20]
 8006816:	621a      	str	r2, [r3, #32]
}
 8006818:	bf00      	nop
 800681a:	371c      	adds	r7, #28
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr
 8006824:	40010000 	.word	0x40010000

08006828 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006828:	b480      	push	{r7}
 800682a:	b087      	sub	sp, #28
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a1b      	ldr	r3, [r3, #32]
 8006836:	f023 0210 	bic.w	r2, r3, #16
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6a1b      	ldr	r3, [r3, #32]
 8006842:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800685e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	021b      	lsls	r3, r3, #8
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	4313      	orrs	r3, r2
 800686a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	f023 0320 	bic.w	r3, r3, #32
 8006872:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	011b      	lsls	r3, r3, #4
 800687a:	697a      	ldr	r2, [r7, #20]
 800687c:	4313      	orrs	r3, r2
 800687e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a1e      	ldr	r2, [pc, #120]	; (80068fc <TIM_OC2_SetConfig+0xd4>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d10d      	bne.n	80068a4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800688e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	011b      	lsls	r3, r3, #4
 8006896:	697a      	ldr	r2, [r7, #20]
 8006898:	4313      	orrs	r3, r2
 800689a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a15      	ldr	r2, [pc, #84]	; (80068fc <TIM_OC2_SetConfig+0xd4>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d113      	bne.n	80068d4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80068b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	695b      	ldr	r3, [r3, #20]
 80068c0:	009b      	lsls	r3, r3, #2
 80068c2:	693a      	ldr	r2, [r7, #16]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	699b      	ldr	r3, [r3, #24]
 80068cc:	009b      	lsls	r3, r3, #2
 80068ce:	693a      	ldr	r2, [r7, #16]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	693a      	ldr	r2, [r7, #16]
 80068d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	685a      	ldr	r2, [r3, #4]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	697a      	ldr	r2, [r7, #20]
 80068ec:	621a      	str	r2, [r3, #32]
}
 80068ee:	bf00      	nop
 80068f0:	371c      	adds	r7, #28
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	40010000 	.word	0x40010000

08006900 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006900:	b480      	push	{r7}
 8006902:	b087      	sub	sp, #28
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6a1b      	ldr	r3, [r3, #32]
 800690e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6a1b      	ldr	r3, [r3, #32]
 800691a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	69db      	ldr	r3, [r3, #28]
 8006926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800692e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f023 0303 	bic.w	r3, r3, #3
 8006936:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	4313      	orrs	r3, r2
 8006940:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006948:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	021b      	lsls	r3, r3, #8
 8006950:	697a      	ldr	r2, [r7, #20]
 8006952:	4313      	orrs	r3, r2
 8006954:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a1d      	ldr	r2, [pc, #116]	; (80069d0 <TIM_OC3_SetConfig+0xd0>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d10d      	bne.n	800697a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006964:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	021b      	lsls	r3, r3, #8
 800696c:	697a      	ldr	r2, [r7, #20]
 800696e:	4313      	orrs	r3, r2
 8006970:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006978:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4a14      	ldr	r2, [pc, #80]	; (80069d0 <TIM_OC3_SetConfig+0xd0>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d113      	bne.n	80069aa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006988:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006990:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	695b      	ldr	r3, [r3, #20]
 8006996:	011b      	lsls	r3, r3, #4
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	4313      	orrs	r3, r2
 800699c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	699b      	ldr	r3, [r3, #24]
 80069a2:	011b      	lsls	r3, r3, #4
 80069a4:	693a      	ldr	r2, [r7, #16]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	68fa      	ldr	r2, [r7, #12]
 80069b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	685a      	ldr	r2, [r3, #4]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	697a      	ldr	r2, [r7, #20]
 80069c2:	621a      	str	r2, [r3, #32]
}
 80069c4:	bf00      	nop
 80069c6:	371c      	adds	r7, #28
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr
 80069d0:	40010000 	.word	0x40010000

080069d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b087      	sub	sp, #28
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6a1b      	ldr	r3, [r3, #32]
 80069e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6a1b      	ldr	r3, [r3, #32]
 80069ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	69db      	ldr	r3, [r3, #28]
 80069fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	021b      	lsls	r3, r3, #8
 8006a12:	68fa      	ldr	r2, [r7, #12]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	031b      	lsls	r3, r3, #12
 8006a26:	693a      	ldr	r2, [r7, #16]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a10      	ldr	r2, [pc, #64]	; (8006a70 <TIM_OC4_SetConfig+0x9c>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d109      	bne.n	8006a48 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	695b      	ldr	r3, [r3, #20]
 8006a40:	019b      	lsls	r3, r3, #6
 8006a42:	697a      	ldr	r2, [r7, #20]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	68fa      	ldr	r2, [r7, #12]
 8006a52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	685a      	ldr	r2, [r3, #4]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	621a      	str	r2, [r3, #32]
}
 8006a62:	bf00      	nop
 8006a64:	371c      	adds	r7, #28
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	40010000 	.word	0x40010000

08006a74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b087      	sub	sp, #28
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	6a1b      	ldr	r3, [r3, #32]
 8006a84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6a1b      	ldr	r3, [r3, #32]
 8006a8a:	f023 0201 	bic.w	r2, r3, #1
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	699b      	ldr	r3, [r3, #24]
 8006a96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	011b      	lsls	r3, r3, #4
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	f023 030a 	bic.w	r3, r3, #10
 8006ab0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ab2:	697a      	ldr	r2, [r7, #20]
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	693a      	ldr	r2, [r7, #16]
 8006abe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	697a      	ldr	r2, [r7, #20]
 8006ac4:	621a      	str	r2, [r3, #32]
}
 8006ac6:	bf00      	nop
 8006ac8:	371c      	adds	r7, #28
 8006aca:	46bd      	mov	sp, r7
 8006acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad0:	4770      	bx	lr

08006ad2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ad2:	b480      	push	{r7}
 8006ad4:	b087      	sub	sp, #28
 8006ad6:	af00      	add	r7, sp, #0
 8006ad8:	60f8      	str	r0, [r7, #12]
 8006ada:	60b9      	str	r1, [r7, #8]
 8006adc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	f023 0210 	bic.w	r2, r3, #16
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	699b      	ldr	r3, [r3, #24]
 8006aee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6a1b      	ldr	r3, [r3, #32]
 8006af4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006afc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	031b      	lsls	r3, r3, #12
 8006b02:	697a      	ldr	r2, [r7, #20]
 8006b04:	4313      	orrs	r3, r2
 8006b06:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b0e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	011b      	lsls	r3, r3, #4
 8006b14:	693a      	ldr	r2, [r7, #16]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	697a      	ldr	r2, [r7, #20]
 8006b1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	693a      	ldr	r2, [r7, #16]
 8006b24:	621a      	str	r2, [r3, #32]
}
 8006b26:	bf00      	nop
 8006b28:	371c      	adds	r7, #28
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr

08006b32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b32:	b480      	push	{r7}
 8006b34:	b085      	sub	sp, #20
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
 8006b3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b4a:	683a      	ldr	r2, [r7, #0]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	f043 0307 	orr.w	r3, r3, #7
 8006b54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	68fa      	ldr	r2, [r7, #12]
 8006b5a:	609a      	str	r2, [r3, #8]
}
 8006b5c:	bf00      	nop
 8006b5e:	3714      	adds	r7, #20
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b087      	sub	sp, #28
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	60b9      	str	r1, [r7, #8]
 8006b72:	607a      	str	r2, [r7, #4]
 8006b74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	021a      	lsls	r2, r3, #8
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	431a      	orrs	r2, r3
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	697a      	ldr	r2, [r7, #20]
 8006b92:	4313      	orrs	r3, r2
 8006b94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	697a      	ldr	r2, [r7, #20]
 8006b9a:	609a      	str	r2, [r3, #8]
}
 8006b9c:	bf00      	nop
 8006b9e:	371c      	adds	r7, #28
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b087      	sub	sp, #28
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	60b9      	str	r1, [r7, #8]
 8006bb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	f003 031f 	and.w	r3, r3, #31
 8006bba:	2201      	movs	r2, #1
 8006bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6a1a      	ldr	r2, [r3, #32]
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	43db      	mvns	r3, r3
 8006bca:	401a      	ands	r2, r3
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6a1a      	ldr	r2, [r3, #32]
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	f003 031f 	and.w	r3, r3, #31
 8006bda:	6879      	ldr	r1, [r7, #4]
 8006bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8006be0:	431a      	orrs	r2, r3
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	621a      	str	r2, [r3, #32]
}
 8006be6:	bf00      	nop
 8006be8:	371c      	adds	r7, #28
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
	...

08006bf4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d101      	bne.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c08:	2302      	movs	r3, #2
 8006c0a:	e050      	b.n	8006cae <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2202      	movs	r2, #2
 8006c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68fa      	ldr	r2, [r7, #12]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	68fa      	ldr	r2, [r7, #12]
 8006c44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	4a1c      	ldr	r2, [pc, #112]	; (8006cbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d018      	beq.n	8006c82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c58:	d013      	beq.n	8006c82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a18      	ldr	r2, [pc, #96]	; (8006cc0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d00e      	beq.n	8006c82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a16      	ldr	r2, [pc, #88]	; (8006cc4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d009      	beq.n	8006c82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a15      	ldr	r2, [pc, #84]	; (8006cc8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d004      	beq.n	8006c82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a13      	ldr	r2, [pc, #76]	; (8006ccc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d10c      	bne.n	8006c9c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	68ba      	ldr	r2, [r7, #8]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	68ba      	ldr	r2, [r7, #8]
 8006c9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3714      	adds	r7, #20
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb8:	4770      	bx	lr
 8006cba:	bf00      	nop
 8006cbc:	40010000 	.word	0x40010000
 8006cc0:	40000400 	.word	0x40000400
 8006cc4:	40000800 	.word	0x40000800
 8006cc8:	40000c00 	.word	0x40000c00
 8006ccc:	40014000 	.word	0x40014000

08006cd0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b085      	sub	sp, #20
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d101      	bne.n	8006cec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006ce8:	2302      	movs	r3, #2
 8006cea:	e03d      	b.n	8006d68 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	68db      	ldr	r3, [r3, #12]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	691b      	ldr	r3, [r3, #16]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	695b      	ldr	r3, [r3, #20]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	69db      	ldr	r3, [r3, #28]
 8006d52:	4313      	orrs	r3, r2
 8006d54:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	68fa      	ldr	r2, [r7, #12]
 8006d5c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d66:	2300      	movs	r3, #0
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3714      	adds	r7, #20
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b082      	sub	sp, #8
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d101      	bne.n	8006d86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e03f      	b.n	8006e06 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d106      	bne.n	8006da0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2200      	movs	r2, #0
 8006d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f7fc fdd6 	bl	800394c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2224      	movs	r2, #36	; 0x24
 8006da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68da      	ldr	r2, [r3, #12]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006db6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f000 ff53 	bl	8007c64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	691a      	ldr	r2, [r3, #16]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006dcc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	695a      	ldr	r2, [r3, #20]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006ddc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68da      	ldr	r2, [r3, #12]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006dec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2220      	movs	r2, #32
 8006df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2220      	movs	r2, #32
 8006e00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006e04:	2300      	movs	r3, #0
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3708      	adds	r7, #8
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
	...

08006e10 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b08c      	sub	sp, #48	; 0x30
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	2b20      	cmp	r3, #32
 8006e28:	d165      	bne.n	8006ef6 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d002      	beq.n	8006e36 <HAL_UART_Transmit_DMA+0x26>
 8006e30:	88fb      	ldrh	r3, [r7, #6]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d101      	bne.n	8006e3a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e05e      	b.n	8006ef8 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d101      	bne.n	8006e48 <HAL_UART_Transmit_DMA+0x38>
 8006e44:	2302      	movs	r3, #2
 8006e46:	e057      	b.n	8006ef8 <HAL_UART_Transmit_DMA+0xe8>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006e50:	68ba      	ldr	r2, [r7, #8]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	88fa      	ldrh	r2, [r7, #6]
 8006e5a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	88fa      	ldrh	r2, [r7, #6]
 8006e60:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2200      	movs	r2, #0
 8006e66:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2221      	movs	r2, #33	; 0x21
 8006e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e74:	4a22      	ldr	r2, [pc, #136]	; (8006f00 <HAL_UART_Transmit_DMA+0xf0>)
 8006e76:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e7c:	4a21      	ldr	r2, [pc, #132]	; (8006f04 <HAL_UART_Transmit_DMA+0xf4>)
 8006e7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e84:	4a20      	ldr	r2, [pc, #128]	; (8006f08 <HAL_UART_Transmit_DMA+0xf8>)
 8006e86:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8006e90:	f107 0308 	add.w	r3, r7, #8
 8006e94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006e9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e9c:	6819      	ldr	r1, [r3, #0]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	3304      	adds	r3, #4
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	88fb      	ldrh	r3, [r7, #6]
 8006ea8:	f7fd f916 	bl	80040d8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006eb4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3314      	adds	r3, #20
 8006ec4:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec6:	69bb      	ldr	r3, [r7, #24]
 8006ec8:	e853 3f00 	ldrex	r3, [r3]
 8006ecc:	617b      	str	r3, [r7, #20]
   return(result);
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ed4:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	3314      	adds	r3, #20
 8006edc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ede:	627a      	str	r2, [r7, #36]	; 0x24
 8006ee0:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee2:	6a39      	ldr	r1, [r7, #32]
 8006ee4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ee6:	e841 2300 	strex	r3, r2, [r1]
 8006eea:	61fb      	str	r3, [r7, #28]
   return(result);
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1e5      	bne.n	8006ebe <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	e000      	b.n	8006ef8 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8006ef6:	2302      	movs	r3, #2
  }
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3730      	adds	r7, #48	; 0x30
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}
 8006f00:	08007505 	.word	0x08007505
 8006f04:	0800759f 	.word	0x0800759f
 8006f08:	08007717 	.word	0x08007717

08006f0c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	60b9      	str	r1, [r7, #8]
 8006f16:	4613      	mov	r3, r2
 8006f18:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	2b20      	cmp	r3, #32
 8006f24:	d11d      	bne.n	8006f62 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d002      	beq.n	8006f32 <HAL_UART_Receive_DMA+0x26>
 8006f2c:	88fb      	ldrh	r3, [r7, #6]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d101      	bne.n	8006f36 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	e016      	b.n	8006f64 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d101      	bne.n	8006f44 <HAL_UART_Receive_DMA+0x38>
 8006f40:	2302      	movs	r3, #2
 8006f42:	e00f      	b.n	8006f64 <HAL_UART_Receive_DMA+0x58>
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006f52:	88fb      	ldrh	r3, [r7, #6]
 8006f54:	461a      	mov	r2, r3
 8006f56:	68b9      	ldr	r1, [r7, #8]
 8006f58:	68f8      	ldr	r0, [r7, #12]
 8006f5a:	f000 fc27 	bl	80077ac <UART_Start_Receive_DMA>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	e000      	b.n	8006f64 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006f62:	2302      	movs	r3, #2
  }
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3710      	adds	r7, #16
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}

08006f6c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b0ba      	sub	sp, #232	; 0xe8
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68db      	ldr	r3, [r3, #12]
 8006f84:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	695b      	ldr	r3, [r3, #20]
 8006f8e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006f92:	2300      	movs	r3, #0
 8006f94:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006f9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fa2:	f003 030f 	and.w	r3, r3, #15
 8006fa6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006faa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d10f      	bne.n	8006fd2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fb6:	f003 0320 	and.w	r3, r3, #32
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d009      	beq.n	8006fd2 <HAL_UART_IRQHandler+0x66>
 8006fbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fc2:	f003 0320 	and.w	r3, r3, #32
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d003      	beq.n	8006fd2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f000 fd8f 	bl	8007aee <UART_Receive_IT>
      return;
 8006fd0:	e256      	b.n	8007480 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006fd2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	f000 80de 	beq.w	8007198 <HAL_UART_IRQHandler+0x22c>
 8006fdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006fe0:	f003 0301 	and.w	r3, r3, #1
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d106      	bne.n	8006ff6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006fe8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fec:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	f000 80d1 	beq.w	8007198 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006ff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ffa:	f003 0301 	and.w	r3, r3, #1
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d00b      	beq.n	800701a <HAL_UART_IRQHandler+0xae>
 8007002:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800700a:	2b00      	cmp	r3, #0
 800700c:	d005      	beq.n	800701a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007012:	f043 0201 	orr.w	r2, r3, #1
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800701a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800701e:	f003 0304 	and.w	r3, r3, #4
 8007022:	2b00      	cmp	r3, #0
 8007024:	d00b      	beq.n	800703e <HAL_UART_IRQHandler+0xd2>
 8007026:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800702a:	f003 0301 	and.w	r3, r3, #1
 800702e:	2b00      	cmp	r3, #0
 8007030:	d005      	beq.n	800703e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007036:	f043 0202 	orr.w	r2, r3, #2
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800703e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007042:	f003 0302 	and.w	r3, r3, #2
 8007046:	2b00      	cmp	r3, #0
 8007048:	d00b      	beq.n	8007062 <HAL_UART_IRQHandler+0xf6>
 800704a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800704e:	f003 0301 	and.w	r3, r3, #1
 8007052:	2b00      	cmp	r3, #0
 8007054:	d005      	beq.n	8007062 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800705a:	f043 0204 	orr.w	r2, r3, #4
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007066:	f003 0308 	and.w	r3, r3, #8
 800706a:	2b00      	cmp	r3, #0
 800706c:	d011      	beq.n	8007092 <HAL_UART_IRQHandler+0x126>
 800706e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007072:	f003 0320 	and.w	r3, r3, #32
 8007076:	2b00      	cmp	r3, #0
 8007078:	d105      	bne.n	8007086 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800707a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800707e:	f003 0301 	and.w	r3, r3, #1
 8007082:	2b00      	cmp	r3, #0
 8007084:	d005      	beq.n	8007092 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800708a:	f043 0208 	orr.w	r2, r3, #8
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007096:	2b00      	cmp	r3, #0
 8007098:	f000 81ed 	beq.w	8007476 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800709c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070a0:	f003 0320 	and.w	r3, r3, #32
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d008      	beq.n	80070ba <HAL_UART_IRQHandler+0x14e>
 80070a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070ac:	f003 0320 	and.w	r3, r3, #32
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d002      	beq.n	80070ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f000 fd1a 	bl	8007aee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	695b      	ldr	r3, [r3, #20]
 80070c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070c4:	2b40      	cmp	r3, #64	; 0x40
 80070c6:	bf0c      	ite	eq
 80070c8:	2301      	moveq	r3, #1
 80070ca:	2300      	movne	r3, #0
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d6:	f003 0308 	and.w	r3, r3, #8
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d103      	bne.n	80070e6 <HAL_UART_IRQHandler+0x17a>
 80070de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d04f      	beq.n	8007186 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f000 fc22 	bl	8007930 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	695b      	ldr	r3, [r3, #20]
 80070f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070f6:	2b40      	cmp	r3, #64	; 0x40
 80070f8:	d141      	bne.n	800717e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	3314      	adds	r3, #20
 8007100:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007104:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007108:	e853 3f00 	ldrex	r3, [r3]
 800710c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007110:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007114:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007118:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	3314      	adds	r3, #20
 8007122:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007126:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800712a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800712e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007132:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007136:	e841 2300 	strex	r3, r2, [r1]
 800713a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800713e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007142:	2b00      	cmp	r3, #0
 8007144:	d1d9      	bne.n	80070fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800714a:	2b00      	cmp	r3, #0
 800714c:	d013      	beq.n	8007176 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007152:	4a7d      	ldr	r2, [pc, #500]	; (8007348 <HAL_UART_IRQHandler+0x3dc>)
 8007154:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800715a:	4618      	mov	r0, r3
 800715c:	f7fd f884 	bl	8004268 <HAL_DMA_Abort_IT>
 8007160:	4603      	mov	r3, r0
 8007162:	2b00      	cmp	r3, #0
 8007164:	d016      	beq.n	8007194 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800716a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800716c:	687a      	ldr	r2, [r7, #4]
 800716e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007170:	4610      	mov	r0, r2
 8007172:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007174:	e00e      	b.n	8007194 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f9ae 	bl	80074d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800717c:	e00a      	b.n	8007194 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f000 f9aa 	bl	80074d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007184:	e006      	b.n	8007194 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 f9a6 	bl	80074d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2200      	movs	r2, #0
 8007190:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007192:	e170      	b.n	8007476 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007194:	bf00      	nop
    return;
 8007196:	e16e      	b.n	8007476 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800719c:	2b01      	cmp	r3, #1
 800719e:	f040 814a 	bne.w	8007436 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80071a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071a6:	f003 0310 	and.w	r3, r3, #16
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f000 8143 	beq.w	8007436 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80071b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071b4:	f003 0310 	and.w	r3, r3, #16
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	f000 813c 	beq.w	8007436 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80071be:	2300      	movs	r3, #0
 80071c0:	60bb      	str	r3, [r7, #8]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	60bb      	str	r3, [r7, #8]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	60bb      	str	r3, [r7, #8]
 80071d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	695b      	ldr	r3, [r3, #20]
 80071da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071de:	2b40      	cmp	r3, #64	; 0x40
 80071e0:	f040 80b4 	bne.w	800734c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80071f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	f000 8140 	beq.w	800747a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80071fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007202:	429a      	cmp	r2, r3
 8007204:	f080 8139 	bcs.w	800747a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800720e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007214:	69db      	ldr	r3, [r3, #28]
 8007216:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800721a:	f000 8088 	beq.w	800732e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	330c      	adds	r3, #12
 8007224:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007228:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800722c:	e853 3f00 	ldrex	r3, [r3]
 8007230:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007234:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007238:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800723c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	330c      	adds	r3, #12
 8007246:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800724a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800724e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007252:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007256:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800725a:	e841 2300 	strex	r3, r2, [r1]
 800725e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007262:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007266:	2b00      	cmp	r3, #0
 8007268:	d1d9      	bne.n	800721e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	3314      	adds	r3, #20
 8007270:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007272:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007274:	e853 3f00 	ldrex	r3, [r3]
 8007278:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800727a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800727c:	f023 0301 	bic.w	r3, r3, #1
 8007280:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	3314      	adds	r3, #20
 800728a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800728e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007292:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007294:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007296:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800729a:	e841 2300 	strex	r3, r2, [r1]
 800729e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80072a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d1e1      	bne.n	800726a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	3314      	adds	r3, #20
 80072ac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80072b0:	e853 3f00 	ldrex	r3, [r3]
 80072b4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80072b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	3314      	adds	r3, #20
 80072c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80072ca:	66fa      	str	r2, [r7, #108]	; 0x6c
 80072cc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80072d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80072d2:	e841 2300 	strex	r3, r2, [r1]
 80072d6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80072d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d1e3      	bne.n	80072a6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2220      	movs	r2, #32
 80072e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2200      	movs	r2, #0
 80072ea:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	330c      	adds	r3, #12
 80072f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80072f6:	e853 3f00 	ldrex	r3, [r3]
 80072fa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80072fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80072fe:	f023 0310 	bic.w	r3, r3, #16
 8007302:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	330c      	adds	r3, #12
 800730c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007310:	65ba      	str	r2, [r7, #88]	; 0x58
 8007312:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007314:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007316:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007318:	e841 2300 	strex	r3, r2, [r1]
 800731c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800731e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007320:	2b00      	cmp	r3, #0
 8007322:	d1e3      	bne.n	80072ec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007328:	4618      	mov	r0, r3
 800732a:	f7fc ff2d 	bl	8004188 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007336:	b29b      	uxth	r3, r3
 8007338:	1ad3      	subs	r3, r2, r3
 800733a:	b29b      	uxth	r3, r3
 800733c:	4619      	mov	r1, r3
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 f8d4 	bl	80074ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007344:	e099      	b.n	800747a <HAL_UART_IRQHandler+0x50e>
 8007346:	bf00      	nop
 8007348:	080079f7 	.word	0x080079f7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007354:	b29b      	uxth	r3, r3
 8007356:	1ad3      	subs	r3, r2, r3
 8007358:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007360:	b29b      	uxth	r3, r3
 8007362:	2b00      	cmp	r3, #0
 8007364:	f000 808b 	beq.w	800747e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007368:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800736c:	2b00      	cmp	r3, #0
 800736e:	f000 8086 	beq.w	800747e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	330c      	adds	r3, #12
 8007378:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800737a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800737c:	e853 3f00 	ldrex	r3, [r3]
 8007380:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007382:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007384:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007388:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	330c      	adds	r3, #12
 8007392:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007396:	647a      	str	r2, [r7, #68]	; 0x44
 8007398:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800739a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800739c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800739e:	e841 2300 	strex	r3, r2, [r1]
 80073a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80073a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d1e3      	bne.n	8007372 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	3314      	adds	r3, #20
 80073b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b4:	e853 3f00 	ldrex	r3, [r3]
 80073b8:	623b      	str	r3, [r7, #32]
   return(result);
 80073ba:	6a3b      	ldr	r3, [r7, #32]
 80073bc:	f023 0301 	bic.w	r3, r3, #1
 80073c0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	3314      	adds	r3, #20
 80073ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80073ce:	633a      	str	r2, [r7, #48]	; 0x30
 80073d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073d6:	e841 2300 	strex	r3, r2, [r1]
 80073da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80073dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d1e3      	bne.n	80073aa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2220      	movs	r2, #32
 80073e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2200      	movs	r2, #0
 80073ee:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	330c      	adds	r3, #12
 80073f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	e853 3f00 	ldrex	r3, [r3]
 80073fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f023 0310 	bic.w	r3, r3, #16
 8007406:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	330c      	adds	r3, #12
 8007410:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007414:	61fa      	str	r2, [r7, #28]
 8007416:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007418:	69b9      	ldr	r1, [r7, #24]
 800741a:	69fa      	ldr	r2, [r7, #28]
 800741c:	e841 2300 	strex	r3, r2, [r1]
 8007420:	617b      	str	r3, [r7, #20]
   return(result);
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d1e3      	bne.n	80073f0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007428:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800742c:	4619      	mov	r1, r3
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 f85c 	bl	80074ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007434:	e023      	b.n	800747e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800743a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800743e:	2b00      	cmp	r3, #0
 8007440:	d009      	beq.n	8007456 <HAL_UART_IRQHandler+0x4ea>
 8007442:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800744a:	2b00      	cmp	r3, #0
 800744c:	d003      	beq.n	8007456 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 fae5 	bl	8007a1e <UART_Transmit_IT>
    return;
 8007454:	e014      	b.n	8007480 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800745a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800745e:	2b00      	cmp	r3, #0
 8007460:	d00e      	beq.n	8007480 <HAL_UART_IRQHandler+0x514>
 8007462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800746a:	2b00      	cmp	r3, #0
 800746c:	d008      	beq.n	8007480 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f000 fb25 	bl	8007abe <UART_EndTransmit_IT>
    return;
 8007474:	e004      	b.n	8007480 <HAL_UART_IRQHandler+0x514>
    return;
 8007476:	bf00      	nop
 8007478:	e002      	b.n	8007480 <HAL_UART_IRQHandler+0x514>
      return;
 800747a:	bf00      	nop
 800747c:	e000      	b.n	8007480 <HAL_UART_IRQHandler+0x514>
      return;
 800747e:	bf00      	nop
  }
}
 8007480:	37e8      	adds	r7, #232	; 0xe8
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}
 8007486:	bf00      	nop

08007488 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007488:	b480      	push	{r7}
 800748a:	b083      	sub	sp, #12
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007490:	bf00      	nop
 8007492:	370c      	adds	r7, #12
 8007494:	46bd      	mov	sp, r7
 8007496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749a:	4770      	bx	lr

0800749c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800749c:	b480      	push	{r7}
 800749e:	b083      	sub	sp, #12
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80074a4:	bf00      	nop
 80074a6:	370c      	adds	r7, #12
 80074a8:	46bd      	mov	sp, r7
 80074aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ae:	4770      	bx	lr

080074b0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b083      	sub	sp, #12
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80074b8:	bf00      	nop
 80074ba:	370c      	adds	r7, #12
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80074cc:	bf00      	nop
 80074ce:	370c      	adds	r7, #12
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr

080074d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80074d8:	b480      	push	{r7}
 80074da:	b083      	sub	sp, #12
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80074e0:	bf00      	nop
 80074e2:	370c      	adds	r7, #12
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr

080074ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	460b      	mov	r3, r1
 80074f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80074f8:	bf00      	nop
 80074fa:	370c      	adds	r7, #12
 80074fc:	46bd      	mov	sp, r7
 80074fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007502:	4770      	bx	lr

08007504 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b090      	sub	sp, #64	; 0x40
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007510:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800751c:	2b00      	cmp	r3, #0
 800751e:	d137      	bne.n	8007590 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007520:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007522:	2200      	movs	r2, #0
 8007524:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007526:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	3314      	adds	r3, #20
 800752c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800752e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007530:	e853 3f00 	ldrex	r3, [r3]
 8007534:	623b      	str	r3, [r7, #32]
   return(result);
 8007536:	6a3b      	ldr	r3, [r7, #32]
 8007538:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800753c:	63bb      	str	r3, [r7, #56]	; 0x38
 800753e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	3314      	adds	r3, #20
 8007544:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007546:	633a      	str	r2, [r7, #48]	; 0x30
 8007548:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800754a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800754c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800754e:	e841 2300 	strex	r3, r2, [r1]
 8007552:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007556:	2b00      	cmp	r3, #0
 8007558:	d1e5      	bne.n	8007526 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800755a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	330c      	adds	r3, #12
 8007560:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	e853 3f00 	ldrex	r3, [r3]
 8007568:	60fb      	str	r3, [r7, #12]
   return(result);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007570:	637b      	str	r3, [r7, #52]	; 0x34
 8007572:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	330c      	adds	r3, #12
 8007578:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800757a:	61fa      	str	r2, [r7, #28]
 800757c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757e:	69b9      	ldr	r1, [r7, #24]
 8007580:	69fa      	ldr	r2, [r7, #28]
 8007582:	e841 2300 	strex	r3, r2, [r1]
 8007586:	617b      	str	r3, [r7, #20]
   return(result);
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d1e5      	bne.n	800755a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800758e:	e002      	b.n	8007596 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007590:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007592:	f7ff ff79 	bl	8007488 <HAL_UART_TxCpltCallback>
}
 8007596:	bf00      	nop
 8007598:	3740      	adds	r7, #64	; 0x40
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}

0800759e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800759e:	b580      	push	{r7, lr}
 80075a0:	b084      	sub	sp, #16
 80075a2:	af00      	add	r7, sp, #0
 80075a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075aa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80075ac:	68f8      	ldr	r0, [r7, #12]
 80075ae:	f7ff ff75 	bl	800749c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075b2:	bf00      	nop
 80075b4:	3710      	adds	r7, #16
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}

080075ba <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80075ba:	b580      	push	{r7, lr}
 80075bc:	b09c      	sub	sp, #112	; 0x70
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075c6:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d172      	bne.n	80076bc <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80075d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075d8:	2200      	movs	r2, #0
 80075da:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	330c      	adds	r3, #12
 80075e2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075e6:	e853 3f00 	ldrex	r3, [r3]
 80075ea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80075ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075f2:	66bb      	str	r3, [r7, #104]	; 0x68
 80075f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	330c      	adds	r3, #12
 80075fa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80075fc:	65ba      	str	r2, [r7, #88]	; 0x58
 80075fe:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007600:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007602:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007604:	e841 2300 	strex	r3, r2, [r1]
 8007608:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800760a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800760c:	2b00      	cmp	r3, #0
 800760e:	d1e5      	bne.n	80075dc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	3314      	adds	r3, #20
 8007616:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800761a:	e853 3f00 	ldrex	r3, [r3]
 800761e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007622:	f023 0301 	bic.w	r3, r3, #1
 8007626:	667b      	str	r3, [r7, #100]	; 0x64
 8007628:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	3314      	adds	r3, #20
 800762e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007630:	647a      	str	r2, [r7, #68]	; 0x44
 8007632:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007634:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007636:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007638:	e841 2300 	strex	r3, r2, [r1]
 800763c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800763e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1e5      	bne.n	8007610 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007644:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	3314      	adds	r3, #20
 800764a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800764e:	e853 3f00 	ldrex	r3, [r3]
 8007652:	623b      	str	r3, [r7, #32]
   return(result);
 8007654:	6a3b      	ldr	r3, [r7, #32]
 8007656:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800765a:	663b      	str	r3, [r7, #96]	; 0x60
 800765c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	3314      	adds	r3, #20
 8007662:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007664:	633a      	str	r2, [r7, #48]	; 0x30
 8007666:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007668:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800766a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800766c:	e841 2300 	strex	r3, r2, [r1]
 8007670:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007674:	2b00      	cmp	r3, #0
 8007676:	d1e5      	bne.n	8007644 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007678:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800767a:	2220      	movs	r2, #32
 800767c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007680:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007684:	2b01      	cmp	r3, #1
 8007686:	d119      	bne.n	80076bc <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007688:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	330c      	adds	r3, #12
 800768e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007690:	693b      	ldr	r3, [r7, #16]
 8007692:	e853 3f00 	ldrex	r3, [r3]
 8007696:	60fb      	str	r3, [r7, #12]
   return(result);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f023 0310 	bic.w	r3, r3, #16
 800769e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	330c      	adds	r3, #12
 80076a6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80076a8:	61fa      	str	r2, [r7, #28]
 80076aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ac:	69b9      	ldr	r1, [r7, #24]
 80076ae:	69fa      	ldr	r2, [r7, #28]
 80076b0:	e841 2300 	strex	r3, r2, [r1]
 80076b4:	617b      	str	r3, [r7, #20]
   return(result);
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d1e5      	bne.n	8007688 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d106      	bne.n	80076d2 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076c6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80076c8:	4619      	mov	r1, r3
 80076ca:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80076cc:	f7ff ff0e 	bl	80074ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80076d0:	e002      	b.n	80076d8 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80076d2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80076d4:	f7ff feec 	bl	80074b0 <HAL_UART_RxCpltCallback>
}
 80076d8:	bf00      	nop
 80076da:	3770      	adds	r7, #112	; 0x70
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b084      	sub	sp, #16
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ec:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d108      	bne.n	8007708 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80076fa:	085b      	lsrs	r3, r3, #1
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	4619      	mov	r1, r3
 8007700:	68f8      	ldr	r0, [r7, #12]
 8007702:	f7ff fef3 	bl	80074ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007706:	e002      	b.n	800770e <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8007708:	68f8      	ldr	r0, [r7, #12]
 800770a:	f7ff fedb 	bl	80074c4 <HAL_UART_RxHalfCpltCallback>
}
 800770e:	bf00      	nop
 8007710:	3710      	adds	r7, #16
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007716:	b580      	push	{r7, lr}
 8007718:	b084      	sub	sp, #16
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800771e:	2300      	movs	r3, #0
 8007720:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007726:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	695b      	ldr	r3, [r3, #20]
 800772e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007732:	2b80      	cmp	r3, #128	; 0x80
 8007734:	bf0c      	ite	eq
 8007736:	2301      	moveq	r3, #1
 8007738:	2300      	movne	r3, #0
 800773a:	b2db      	uxtb	r3, r3
 800773c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007744:	b2db      	uxtb	r3, r3
 8007746:	2b21      	cmp	r3, #33	; 0x21
 8007748:	d108      	bne.n	800775c <UART_DMAError+0x46>
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d005      	beq.n	800775c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	2200      	movs	r2, #0
 8007754:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007756:	68b8      	ldr	r0, [r7, #8]
 8007758:	f000 f8c2 	bl	80078e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	695b      	ldr	r3, [r3, #20]
 8007762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007766:	2b40      	cmp	r3, #64	; 0x40
 8007768:	bf0c      	ite	eq
 800776a:	2301      	moveq	r3, #1
 800776c:	2300      	movne	r3, #0
 800776e:	b2db      	uxtb	r3, r3
 8007770:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007778:	b2db      	uxtb	r3, r3
 800777a:	2b22      	cmp	r3, #34	; 0x22
 800777c:	d108      	bne.n	8007790 <UART_DMAError+0x7a>
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d005      	beq.n	8007790 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	2200      	movs	r2, #0
 8007788:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800778a:	68b8      	ldr	r0, [r7, #8]
 800778c:	f000 f8d0 	bl	8007930 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007794:	f043 0210 	orr.w	r2, r3, #16
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800779c:	68b8      	ldr	r0, [r7, #8]
 800779e:	f7ff fe9b 	bl	80074d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077a2:	bf00      	nop
 80077a4:	3710      	adds	r7, #16
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
	...

080077ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b098      	sub	sp, #96	; 0x60
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	4613      	mov	r3, r2
 80077b8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80077ba:	68ba      	ldr	r2, [r7, #8]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	88fa      	ldrh	r2, [r7, #6]
 80077c4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2200      	movs	r2, #0
 80077ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2222      	movs	r2, #34	; 0x22
 80077d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d8:	4a3e      	ldr	r2, [pc, #248]	; (80078d4 <UART_Start_Receive_DMA+0x128>)
 80077da:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077e0:	4a3d      	ldr	r2, [pc, #244]	; (80078d8 <UART_Start_Receive_DMA+0x12c>)
 80077e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077e8:	4a3c      	ldr	r2, [pc, #240]	; (80078dc <UART_Start_Receive_DMA+0x130>)
 80077ea:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077f0:	2200      	movs	r2, #0
 80077f2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80077f4:	f107 0308 	add.w	r3, r7, #8
 80077f8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	3304      	adds	r3, #4
 8007804:	4619      	mov	r1, r3
 8007806:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	88fb      	ldrh	r3, [r7, #6]
 800780c:	f7fc fc64 	bl	80040d8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007810:	2300      	movs	r3, #0
 8007812:	613b      	str	r3, [r7, #16]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	613b      	str	r3, [r7, #16]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	613b      	str	r3, [r7, #16]
 8007824:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2200      	movs	r2, #0
 800782a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	330c      	adds	r3, #12
 8007834:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007836:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007838:	e853 3f00 	ldrex	r3, [r3]
 800783c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800783e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007840:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007844:	65bb      	str	r3, [r7, #88]	; 0x58
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	330c      	adds	r3, #12
 800784c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800784e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007850:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007852:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007854:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007856:	e841 2300 	strex	r3, r2, [r1]
 800785a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800785c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800785e:	2b00      	cmp	r3, #0
 8007860:	d1e5      	bne.n	800782e <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	3314      	adds	r3, #20
 8007868:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800786a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800786c:	e853 3f00 	ldrex	r3, [r3]
 8007870:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007874:	f043 0301 	orr.w	r3, r3, #1
 8007878:	657b      	str	r3, [r7, #84]	; 0x54
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	3314      	adds	r3, #20
 8007880:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007882:	63ba      	str	r2, [r7, #56]	; 0x38
 8007884:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007886:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007888:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800788a:	e841 2300 	strex	r3, r2, [r1]
 800788e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007892:	2b00      	cmp	r3, #0
 8007894:	d1e5      	bne.n	8007862 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	3314      	adds	r3, #20
 800789c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800789e:	69bb      	ldr	r3, [r7, #24]
 80078a0:	e853 3f00 	ldrex	r3, [r3]
 80078a4:	617b      	str	r3, [r7, #20]
   return(result);
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078ac:	653b      	str	r3, [r7, #80]	; 0x50
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	3314      	adds	r3, #20
 80078b4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80078b6:	627a      	str	r2, [r7, #36]	; 0x24
 80078b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ba:	6a39      	ldr	r1, [r7, #32]
 80078bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078be:	e841 2300 	strex	r3, r2, [r1]
 80078c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80078c4:	69fb      	ldr	r3, [r7, #28]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d1e5      	bne.n	8007896 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80078ca:	2300      	movs	r3, #0
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3760      	adds	r7, #96	; 0x60
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	080075bb 	.word	0x080075bb
 80078d8:	080076e1 	.word	0x080076e1
 80078dc:	08007717 	.word	0x08007717

080078e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b089      	sub	sp, #36	; 0x24
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	330c      	adds	r3, #12
 80078ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	e853 3f00 	ldrex	r3, [r3]
 80078f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80078fe:	61fb      	str	r3, [r7, #28]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	330c      	adds	r3, #12
 8007906:	69fa      	ldr	r2, [r7, #28]
 8007908:	61ba      	str	r2, [r7, #24]
 800790a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800790c:	6979      	ldr	r1, [r7, #20]
 800790e:	69ba      	ldr	r2, [r7, #24]
 8007910:	e841 2300 	strex	r3, r2, [r1]
 8007914:	613b      	str	r3, [r7, #16]
   return(result);
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d1e5      	bne.n	80078e8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2220      	movs	r2, #32
 8007920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007924:	bf00      	nop
 8007926:	3724      	adds	r7, #36	; 0x24
 8007928:	46bd      	mov	sp, r7
 800792a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792e:	4770      	bx	lr

08007930 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007930:	b480      	push	{r7}
 8007932:	b095      	sub	sp, #84	; 0x54
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	330c      	adds	r3, #12
 800793e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007942:	e853 3f00 	ldrex	r3, [r3]
 8007946:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800794a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800794e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	330c      	adds	r3, #12
 8007956:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007958:	643a      	str	r2, [r7, #64]	; 0x40
 800795a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800795c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800795e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007960:	e841 2300 	strex	r3, r2, [r1]
 8007964:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007968:	2b00      	cmp	r3, #0
 800796a:	d1e5      	bne.n	8007938 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	3314      	adds	r3, #20
 8007972:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007974:	6a3b      	ldr	r3, [r7, #32]
 8007976:	e853 3f00 	ldrex	r3, [r3]
 800797a:	61fb      	str	r3, [r7, #28]
   return(result);
 800797c:	69fb      	ldr	r3, [r7, #28]
 800797e:	f023 0301 	bic.w	r3, r3, #1
 8007982:	64bb      	str	r3, [r7, #72]	; 0x48
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	3314      	adds	r3, #20
 800798a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800798c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800798e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007990:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007992:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007994:	e841 2300 	strex	r3, r2, [r1]
 8007998:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800799a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800799c:	2b00      	cmp	r3, #0
 800799e:	d1e5      	bne.n	800796c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d119      	bne.n	80079dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	330c      	adds	r3, #12
 80079ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	e853 3f00 	ldrex	r3, [r3]
 80079b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	f023 0310 	bic.w	r3, r3, #16
 80079be:	647b      	str	r3, [r7, #68]	; 0x44
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	330c      	adds	r3, #12
 80079c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80079c8:	61ba      	str	r2, [r7, #24]
 80079ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079cc:	6979      	ldr	r1, [r7, #20]
 80079ce:	69ba      	ldr	r2, [r7, #24]
 80079d0:	e841 2300 	strex	r3, r2, [r1]
 80079d4:	613b      	str	r3, [r7, #16]
   return(result);
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d1e5      	bne.n	80079a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2220      	movs	r2, #32
 80079e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80079ea:	bf00      	nop
 80079ec:	3754      	adds	r7, #84	; 0x54
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr

080079f6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b084      	sub	sp, #16
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a02:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2200      	movs	r2, #0
 8007a08:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f7ff fd61 	bl	80074d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a16:	bf00      	nop
 8007a18:	3710      	adds	r7, #16
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}

08007a1e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007a1e:	b480      	push	{r7}
 8007a20:	b085      	sub	sp, #20
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a2c:	b2db      	uxtb	r3, r3
 8007a2e:	2b21      	cmp	r3, #33	; 0x21
 8007a30:	d13e      	bne.n	8007ab0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a3a:	d114      	bne.n	8007a66 <UART_Transmit_IT+0x48>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d110      	bne.n	8007a66 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6a1b      	ldr	r3, [r3, #32]
 8007a48:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	881b      	ldrh	r3, [r3, #0]
 8007a4e:	461a      	mov	r2, r3
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007a58:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6a1b      	ldr	r3, [r3, #32]
 8007a5e:	1c9a      	adds	r2, r3, #2
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	621a      	str	r2, [r3, #32]
 8007a64:	e008      	b.n	8007a78 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a1b      	ldr	r3, [r3, #32]
 8007a6a:	1c59      	adds	r1, r3, #1
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	6211      	str	r1, [r2, #32]
 8007a70:	781a      	ldrb	r2, [r3, #0]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007a7c:	b29b      	uxth	r3, r3
 8007a7e:	3b01      	subs	r3, #1
 8007a80:	b29b      	uxth	r3, r3
 8007a82:	687a      	ldr	r2, [r7, #4]
 8007a84:	4619      	mov	r1, r3
 8007a86:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d10f      	bne.n	8007aac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	68da      	ldr	r2, [r3, #12]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a9a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	68da      	ldr	r2, [r3, #12]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007aaa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007aac:	2300      	movs	r3, #0
 8007aae:	e000      	b.n	8007ab2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007ab0:	2302      	movs	r3, #2
  }
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3714      	adds	r7, #20
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr

08007abe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007abe:	b580      	push	{r7, lr}
 8007ac0:	b082      	sub	sp, #8
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	68da      	ldr	r2, [r3, #12]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ad4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f7ff fcd2 	bl	8007488 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007ae4:	2300      	movs	r3, #0
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3708      	adds	r7, #8
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}

08007aee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b08c      	sub	sp, #48	; 0x30
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007afc:	b2db      	uxtb	r3, r3
 8007afe:	2b22      	cmp	r3, #34	; 0x22
 8007b00:	f040 80ab 	bne.w	8007c5a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b0c:	d117      	bne.n	8007b3e <UART_Receive_IT+0x50>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	691b      	ldr	r3, [r3, #16]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d113      	bne.n	8007b3e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007b16:	2300      	movs	r3, #0
 8007b18:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b1e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b2c:	b29a      	uxth	r2, r3
 8007b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b30:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b36:	1c9a      	adds	r2, r3, #2
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	629a      	str	r2, [r3, #40]	; 0x28
 8007b3c:	e026      	b.n	8007b8c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b42:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007b44:	2300      	movs	r3, #0
 8007b46:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b50:	d007      	beq.n	8007b62 <UART_Receive_IT+0x74>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	689b      	ldr	r3, [r3, #8]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d10a      	bne.n	8007b70 <UART_Receive_IT+0x82>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	691b      	ldr	r3, [r3, #16]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d106      	bne.n	8007b70 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	b2da      	uxtb	r2, r3
 8007b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b6c:	701a      	strb	r2, [r3, #0]
 8007b6e:	e008      	b.n	8007b82 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	b2db      	uxtb	r3, r3
 8007b78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b7c:	b2da      	uxtb	r2, r3
 8007b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b80:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b86:	1c5a      	adds	r2, r3, #1
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	3b01      	subs	r3, #1
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	4619      	mov	r1, r3
 8007b9a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d15a      	bne.n	8007c56 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	68da      	ldr	r2, [r3, #12]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f022 0220 	bic.w	r2, r2, #32
 8007bae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	68da      	ldr	r2, [r3, #12]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007bbe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	695a      	ldr	r2, [r3, #20]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f022 0201 	bic.w	r2, r2, #1
 8007bce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2220      	movs	r2, #32
 8007bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bdc:	2b01      	cmp	r3, #1
 8007bde:	d135      	bne.n	8007c4c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2200      	movs	r2, #0
 8007be4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	330c      	adds	r3, #12
 8007bec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	e853 3f00 	ldrex	r3, [r3]
 8007bf4:	613b      	str	r3, [r7, #16]
   return(result);
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	f023 0310 	bic.w	r3, r3, #16
 8007bfc:	627b      	str	r3, [r7, #36]	; 0x24
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	330c      	adds	r3, #12
 8007c04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c06:	623a      	str	r2, [r7, #32]
 8007c08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0a:	69f9      	ldr	r1, [r7, #28]
 8007c0c:	6a3a      	ldr	r2, [r7, #32]
 8007c0e:	e841 2300 	strex	r3, r2, [r1]
 8007c12:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c14:	69bb      	ldr	r3, [r7, #24]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d1e5      	bne.n	8007be6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0310 	and.w	r3, r3, #16
 8007c24:	2b10      	cmp	r3, #16
 8007c26:	d10a      	bne.n	8007c3e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007c28:	2300      	movs	r3, #0
 8007c2a:	60fb      	str	r3, [r7, #12]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	60fb      	str	r3, [r7, #12]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	60fb      	str	r3, [r7, #12]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007c42:	4619      	mov	r1, r3
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f7ff fc51 	bl	80074ec <HAL_UARTEx_RxEventCallback>
 8007c4a:	e002      	b.n	8007c52 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f7ff fc2f 	bl	80074b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007c52:	2300      	movs	r3, #0
 8007c54:	e002      	b.n	8007c5c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007c56:	2300      	movs	r3, #0
 8007c58:	e000      	b.n	8007c5c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007c5a:	2302      	movs	r3, #2
  }
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3730      	adds	r7, #48	; 0x30
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c68:	b0c0      	sub	sp, #256	; 0x100
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	691b      	ldr	r3, [r3, #16]
 8007c78:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c80:	68d9      	ldr	r1, [r3, #12]
 8007c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c86:	681a      	ldr	r2, [r3, #0]
 8007c88:	ea40 0301 	orr.w	r3, r0, r1
 8007c8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c92:	689a      	ldr	r2, [r3, #8]
 8007c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c98:	691b      	ldr	r3, [r3, #16]
 8007c9a:	431a      	orrs	r2, r3
 8007c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ca0:	695b      	ldr	r3, [r3, #20]
 8007ca2:	431a      	orrs	r2, r3
 8007ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ca8:	69db      	ldr	r3, [r3, #28]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	68db      	ldr	r3, [r3, #12]
 8007cb8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007cbc:	f021 010c 	bic.w	r1, r1, #12
 8007cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007cca:	430b      	orrs	r3, r1
 8007ccc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	695b      	ldr	r3, [r3, #20]
 8007cd6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cde:	6999      	ldr	r1, [r3, #24]
 8007ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	ea40 0301 	orr.w	r3, r0, r1
 8007cea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cf0:	681a      	ldr	r2, [r3, #0]
 8007cf2:	4b8f      	ldr	r3, [pc, #572]	; (8007f30 <UART_SetConfig+0x2cc>)
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d005      	beq.n	8007d04 <UART_SetConfig+0xa0>
 8007cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	4b8d      	ldr	r3, [pc, #564]	; (8007f34 <UART_SetConfig+0x2d0>)
 8007d00:	429a      	cmp	r2, r3
 8007d02:	d104      	bne.n	8007d0e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007d04:	f7fd ffc2 	bl	8005c8c <HAL_RCC_GetPCLK2Freq>
 8007d08:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007d0c:	e003      	b.n	8007d16 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007d0e:	f7fd ffa9 	bl	8005c64 <HAL_RCC_GetPCLK1Freq>
 8007d12:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d1a:	69db      	ldr	r3, [r3, #28]
 8007d1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d20:	f040 810c 	bne.w	8007f3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007d24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d28:	2200      	movs	r2, #0
 8007d2a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007d2e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007d32:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007d36:	4622      	mov	r2, r4
 8007d38:	462b      	mov	r3, r5
 8007d3a:	1891      	adds	r1, r2, r2
 8007d3c:	65b9      	str	r1, [r7, #88]	; 0x58
 8007d3e:	415b      	adcs	r3, r3
 8007d40:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007d42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007d46:	4621      	mov	r1, r4
 8007d48:	eb12 0801 	adds.w	r8, r2, r1
 8007d4c:	4629      	mov	r1, r5
 8007d4e:	eb43 0901 	adc.w	r9, r3, r1
 8007d52:	f04f 0200 	mov.w	r2, #0
 8007d56:	f04f 0300 	mov.w	r3, #0
 8007d5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007d5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007d62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007d66:	4690      	mov	r8, r2
 8007d68:	4699      	mov	r9, r3
 8007d6a:	4623      	mov	r3, r4
 8007d6c:	eb18 0303 	adds.w	r3, r8, r3
 8007d70:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007d74:	462b      	mov	r3, r5
 8007d76:	eb49 0303 	adc.w	r3, r9, r3
 8007d7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007d7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	2200      	movs	r2, #0
 8007d86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007d8a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007d8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007d92:	460b      	mov	r3, r1
 8007d94:	18db      	adds	r3, r3, r3
 8007d96:	653b      	str	r3, [r7, #80]	; 0x50
 8007d98:	4613      	mov	r3, r2
 8007d9a:	eb42 0303 	adc.w	r3, r2, r3
 8007d9e:	657b      	str	r3, [r7, #84]	; 0x54
 8007da0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007da4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007da8:	f7f9 f828 	bl	8000dfc <__aeabi_uldivmod>
 8007dac:	4602      	mov	r2, r0
 8007dae:	460b      	mov	r3, r1
 8007db0:	4b61      	ldr	r3, [pc, #388]	; (8007f38 <UART_SetConfig+0x2d4>)
 8007db2:	fba3 2302 	umull	r2, r3, r3, r2
 8007db6:	095b      	lsrs	r3, r3, #5
 8007db8:	011c      	lsls	r4, r3, #4
 8007dba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007dc4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007dc8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007dcc:	4642      	mov	r2, r8
 8007dce:	464b      	mov	r3, r9
 8007dd0:	1891      	adds	r1, r2, r2
 8007dd2:	64b9      	str	r1, [r7, #72]	; 0x48
 8007dd4:	415b      	adcs	r3, r3
 8007dd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007dd8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007ddc:	4641      	mov	r1, r8
 8007dde:	eb12 0a01 	adds.w	sl, r2, r1
 8007de2:	4649      	mov	r1, r9
 8007de4:	eb43 0b01 	adc.w	fp, r3, r1
 8007de8:	f04f 0200 	mov.w	r2, #0
 8007dec:	f04f 0300 	mov.w	r3, #0
 8007df0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007df4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007df8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007dfc:	4692      	mov	sl, r2
 8007dfe:	469b      	mov	fp, r3
 8007e00:	4643      	mov	r3, r8
 8007e02:	eb1a 0303 	adds.w	r3, sl, r3
 8007e06:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007e0a:	464b      	mov	r3, r9
 8007e0c:	eb4b 0303 	adc.w	r3, fp, r3
 8007e10:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007e20:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007e24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007e28:	460b      	mov	r3, r1
 8007e2a:	18db      	adds	r3, r3, r3
 8007e2c:	643b      	str	r3, [r7, #64]	; 0x40
 8007e2e:	4613      	mov	r3, r2
 8007e30:	eb42 0303 	adc.w	r3, r2, r3
 8007e34:	647b      	str	r3, [r7, #68]	; 0x44
 8007e36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007e3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007e3e:	f7f8 ffdd 	bl	8000dfc <__aeabi_uldivmod>
 8007e42:	4602      	mov	r2, r0
 8007e44:	460b      	mov	r3, r1
 8007e46:	4611      	mov	r1, r2
 8007e48:	4b3b      	ldr	r3, [pc, #236]	; (8007f38 <UART_SetConfig+0x2d4>)
 8007e4a:	fba3 2301 	umull	r2, r3, r3, r1
 8007e4e:	095b      	lsrs	r3, r3, #5
 8007e50:	2264      	movs	r2, #100	; 0x64
 8007e52:	fb02 f303 	mul.w	r3, r2, r3
 8007e56:	1acb      	subs	r3, r1, r3
 8007e58:	00db      	lsls	r3, r3, #3
 8007e5a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007e5e:	4b36      	ldr	r3, [pc, #216]	; (8007f38 <UART_SetConfig+0x2d4>)
 8007e60:	fba3 2302 	umull	r2, r3, r3, r2
 8007e64:	095b      	lsrs	r3, r3, #5
 8007e66:	005b      	lsls	r3, r3, #1
 8007e68:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007e6c:	441c      	add	r4, r3
 8007e6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e72:	2200      	movs	r2, #0
 8007e74:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007e78:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007e7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007e80:	4642      	mov	r2, r8
 8007e82:	464b      	mov	r3, r9
 8007e84:	1891      	adds	r1, r2, r2
 8007e86:	63b9      	str	r1, [r7, #56]	; 0x38
 8007e88:	415b      	adcs	r3, r3
 8007e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007e90:	4641      	mov	r1, r8
 8007e92:	1851      	adds	r1, r2, r1
 8007e94:	6339      	str	r1, [r7, #48]	; 0x30
 8007e96:	4649      	mov	r1, r9
 8007e98:	414b      	adcs	r3, r1
 8007e9a:	637b      	str	r3, [r7, #52]	; 0x34
 8007e9c:	f04f 0200 	mov.w	r2, #0
 8007ea0:	f04f 0300 	mov.w	r3, #0
 8007ea4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007ea8:	4659      	mov	r1, fp
 8007eaa:	00cb      	lsls	r3, r1, #3
 8007eac:	4651      	mov	r1, sl
 8007eae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007eb2:	4651      	mov	r1, sl
 8007eb4:	00ca      	lsls	r2, r1, #3
 8007eb6:	4610      	mov	r0, r2
 8007eb8:	4619      	mov	r1, r3
 8007eba:	4603      	mov	r3, r0
 8007ebc:	4642      	mov	r2, r8
 8007ebe:	189b      	adds	r3, r3, r2
 8007ec0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007ec4:	464b      	mov	r3, r9
 8007ec6:	460a      	mov	r2, r1
 8007ec8:	eb42 0303 	adc.w	r3, r2, r3
 8007ecc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007edc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007ee0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007ee4:	460b      	mov	r3, r1
 8007ee6:	18db      	adds	r3, r3, r3
 8007ee8:	62bb      	str	r3, [r7, #40]	; 0x28
 8007eea:	4613      	mov	r3, r2
 8007eec:	eb42 0303 	adc.w	r3, r2, r3
 8007ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ef2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007ef6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007efa:	f7f8 ff7f 	bl	8000dfc <__aeabi_uldivmod>
 8007efe:	4602      	mov	r2, r0
 8007f00:	460b      	mov	r3, r1
 8007f02:	4b0d      	ldr	r3, [pc, #52]	; (8007f38 <UART_SetConfig+0x2d4>)
 8007f04:	fba3 1302 	umull	r1, r3, r3, r2
 8007f08:	095b      	lsrs	r3, r3, #5
 8007f0a:	2164      	movs	r1, #100	; 0x64
 8007f0c:	fb01 f303 	mul.w	r3, r1, r3
 8007f10:	1ad3      	subs	r3, r2, r3
 8007f12:	00db      	lsls	r3, r3, #3
 8007f14:	3332      	adds	r3, #50	; 0x32
 8007f16:	4a08      	ldr	r2, [pc, #32]	; (8007f38 <UART_SetConfig+0x2d4>)
 8007f18:	fba2 2303 	umull	r2, r3, r2, r3
 8007f1c:	095b      	lsrs	r3, r3, #5
 8007f1e:	f003 0207 	and.w	r2, r3, #7
 8007f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4422      	add	r2, r4
 8007f2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007f2c:	e105      	b.n	800813a <UART_SetConfig+0x4d6>
 8007f2e:	bf00      	nop
 8007f30:	40011000 	.word	0x40011000
 8007f34:	40011400 	.word	0x40011400
 8007f38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007f3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f40:	2200      	movs	r2, #0
 8007f42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007f46:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007f4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007f4e:	4642      	mov	r2, r8
 8007f50:	464b      	mov	r3, r9
 8007f52:	1891      	adds	r1, r2, r2
 8007f54:	6239      	str	r1, [r7, #32]
 8007f56:	415b      	adcs	r3, r3
 8007f58:	627b      	str	r3, [r7, #36]	; 0x24
 8007f5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007f5e:	4641      	mov	r1, r8
 8007f60:	1854      	adds	r4, r2, r1
 8007f62:	4649      	mov	r1, r9
 8007f64:	eb43 0501 	adc.w	r5, r3, r1
 8007f68:	f04f 0200 	mov.w	r2, #0
 8007f6c:	f04f 0300 	mov.w	r3, #0
 8007f70:	00eb      	lsls	r3, r5, #3
 8007f72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007f76:	00e2      	lsls	r2, r4, #3
 8007f78:	4614      	mov	r4, r2
 8007f7a:	461d      	mov	r5, r3
 8007f7c:	4643      	mov	r3, r8
 8007f7e:	18e3      	adds	r3, r4, r3
 8007f80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007f84:	464b      	mov	r3, r9
 8007f86:	eb45 0303 	adc.w	r3, r5, r3
 8007f8a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	2200      	movs	r2, #0
 8007f96:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007f9a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007f9e:	f04f 0200 	mov.w	r2, #0
 8007fa2:	f04f 0300 	mov.w	r3, #0
 8007fa6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007faa:	4629      	mov	r1, r5
 8007fac:	008b      	lsls	r3, r1, #2
 8007fae:	4621      	mov	r1, r4
 8007fb0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007fb4:	4621      	mov	r1, r4
 8007fb6:	008a      	lsls	r2, r1, #2
 8007fb8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007fbc:	f7f8 ff1e 	bl	8000dfc <__aeabi_uldivmod>
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	460b      	mov	r3, r1
 8007fc4:	4b60      	ldr	r3, [pc, #384]	; (8008148 <UART_SetConfig+0x4e4>)
 8007fc6:	fba3 2302 	umull	r2, r3, r3, r2
 8007fca:	095b      	lsrs	r3, r3, #5
 8007fcc:	011c      	lsls	r4, r3, #4
 8007fce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007fd8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007fdc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007fe0:	4642      	mov	r2, r8
 8007fe2:	464b      	mov	r3, r9
 8007fe4:	1891      	adds	r1, r2, r2
 8007fe6:	61b9      	str	r1, [r7, #24]
 8007fe8:	415b      	adcs	r3, r3
 8007fea:	61fb      	str	r3, [r7, #28]
 8007fec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ff0:	4641      	mov	r1, r8
 8007ff2:	1851      	adds	r1, r2, r1
 8007ff4:	6139      	str	r1, [r7, #16]
 8007ff6:	4649      	mov	r1, r9
 8007ff8:	414b      	adcs	r3, r1
 8007ffa:	617b      	str	r3, [r7, #20]
 8007ffc:	f04f 0200 	mov.w	r2, #0
 8008000:	f04f 0300 	mov.w	r3, #0
 8008004:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008008:	4659      	mov	r1, fp
 800800a:	00cb      	lsls	r3, r1, #3
 800800c:	4651      	mov	r1, sl
 800800e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008012:	4651      	mov	r1, sl
 8008014:	00ca      	lsls	r2, r1, #3
 8008016:	4610      	mov	r0, r2
 8008018:	4619      	mov	r1, r3
 800801a:	4603      	mov	r3, r0
 800801c:	4642      	mov	r2, r8
 800801e:	189b      	adds	r3, r3, r2
 8008020:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008024:	464b      	mov	r3, r9
 8008026:	460a      	mov	r2, r1
 8008028:	eb42 0303 	adc.w	r3, r2, r3
 800802c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	2200      	movs	r2, #0
 8008038:	67bb      	str	r3, [r7, #120]	; 0x78
 800803a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800803c:	f04f 0200 	mov.w	r2, #0
 8008040:	f04f 0300 	mov.w	r3, #0
 8008044:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008048:	4649      	mov	r1, r9
 800804a:	008b      	lsls	r3, r1, #2
 800804c:	4641      	mov	r1, r8
 800804e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008052:	4641      	mov	r1, r8
 8008054:	008a      	lsls	r2, r1, #2
 8008056:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800805a:	f7f8 fecf 	bl	8000dfc <__aeabi_uldivmod>
 800805e:	4602      	mov	r2, r0
 8008060:	460b      	mov	r3, r1
 8008062:	4b39      	ldr	r3, [pc, #228]	; (8008148 <UART_SetConfig+0x4e4>)
 8008064:	fba3 1302 	umull	r1, r3, r3, r2
 8008068:	095b      	lsrs	r3, r3, #5
 800806a:	2164      	movs	r1, #100	; 0x64
 800806c:	fb01 f303 	mul.w	r3, r1, r3
 8008070:	1ad3      	subs	r3, r2, r3
 8008072:	011b      	lsls	r3, r3, #4
 8008074:	3332      	adds	r3, #50	; 0x32
 8008076:	4a34      	ldr	r2, [pc, #208]	; (8008148 <UART_SetConfig+0x4e4>)
 8008078:	fba2 2303 	umull	r2, r3, r2, r3
 800807c:	095b      	lsrs	r3, r3, #5
 800807e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008082:	441c      	add	r4, r3
 8008084:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008088:	2200      	movs	r2, #0
 800808a:	673b      	str	r3, [r7, #112]	; 0x70
 800808c:	677a      	str	r2, [r7, #116]	; 0x74
 800808e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008092:	4642      	mov	r2, r8
 8008094:	464b      	mov	r3, r9
 8008096:	1891      	adds	r1, r2, r2
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	415b      	adcs	r3, r3
 800809c:	60fb      	str	r3, [r7, #12]
 800809e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80080a2:	4641      	mov	r1, r8
 80080a4:	1851      	adds	r1, r2, r1
 80080a6:	6039      	str	r1, [r7, #0]
 80080a8:	4649      	mov	r1, r9
 80080aa:	414b      	adcs	r3, r1
 80080ac:	607b      	str	r3, [r7, #4]
 80080ae:	f04f 0200 	mov.w	r2, #0
 80080b2:	f04f 0300 	mov.w	r3, #0
 80080b6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80080ba:	4659      	mov	r1, fp
 80080bc:	00cb      	lsls	r3, r1, #3
 80080be:	4651      	mov	r1, sl
 80080c0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80080c4:	4651      	mov	r1, sl
 80080c6:	00ca      	lsls	r2, r1, #3
 80080c8:	4610      	mov	r0, r2
 80080ca:	4619      	mov	r1, r3
 80080cc:	4603      	mov	r3, r0
 80080ce:	4642      	mov	r2, r8
 80080d0:	189b      	adds	r3, r3, r2
 80080d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80080d4:	464b      	mov	r3, r9
 80080d6:	460a      	mov	r2, r1
 80080d8:	eb42 0303 	adc.w	r3, r2, r3
 80080dc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80080de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	2200      	movs	r2, #0
 80080e6:	663b      	str	r3, [r7, #96]	; 0x60
 80080e8:	667a      	str	r2, [r7, #100]	; 0x64
 80080ea:	f04f 0200 	mov.w	r2, #0
 80080ee:	f04f 0300 	mov.w	r3, #0
 80080f2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80080f6:	4649      	mov	r1, r9
 80080f8:	008b      	lsls	r3, r1, #2
 80080fa:	4641      	mov	r1, r8
 80080fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008100:	4641      	mov	r1, r8
 8008102:	008a      	lsls	r2, r1, #2
 8008104:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008108:	f7f8 fe78 	bl	8000dfc <__aeabi_uldivmod>
 800810c:	4602      	mov	r2, r0
 800810e:	460b      	mov	r3, r1
 8008110:	4b0d      	ldr	r3, [pc, #52]	; (8008148 <UART_SetConfig+0x4e4>)
 8008112:	fba3 1302 	umull	r1, r3, r3, r2
 8008116:	095b      	lsrs	r3, r3, #5
 8008118:	2164      	movs	r1, #100	; 0x64
 800811a:	fb01 f303 	mul.w	r3, r1, r3
 800811e:	1ad3      	subs	r3, r2, r3
 8008120:	011b      	lsls	r3, r3, #4
 8008122:	3332      	adds	r3, #50	; 0x32
 8008124:	4a08      	ldr	r2, [pc, #32]	; (8008148 <UART_SetConfig+0x4e4>)
 8008126:	fba2 2303 	umull	r2, r3, r2, r3
 800812a:	095b      	lsrs	r3, r3, #5
 800812c:	f003 020f 	and.w	r2, r3, #15
 8008130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4422      	add	r2, r4
 8008138:	609a      	str	r2, [r3, #8]
}
 800813a:	bf00      	nop
 800813c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008140:	46bd      	mov	sp, r7
 8008142:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008146:	bf00      	nop
 8008148:	51eb851f 	.word	0x51eb851f

0800814c <calloc>:
 800814c:	4b02      	ldr	r3, [pc, #8]	; (8008158 <calloc+0xc>)
 800814e:	460a      	mov	r2, r1
 8008150:	4601      	mov	r1, r0
 8008152:	6818      	ldr	r0, [r3, #0]
 8008154:	f000 b842 	b.w	80081dc <_calloc_r>
 8008158:	20000034 	.word	0x20000034

0800815c <__errno>:
 800815c:	4b01      	ldr	r3, [pc, #4]	; (8008164 <__errno+0x8>)
 800815e:	6818      	ldr	r0, [r3, #0]
 8008160:	4770      	bx	lr
 8008162:	bf00      	nop
 8008164:	20000034 	.word	0x20000034

08008168 <__libc_init_array>:
 8008168:	b570      	push	{r4, r5, r6, lr}
 800816a:	4d0d      	ldr	r5, [pc, #52]	; (80081a0 <__libc_init_array+0x38>)
 800816c:	4c0d      	ldr	r4, [pc, #52]	; (80081a4 <__libc_init_array+0x3c>)
 800816e:	1b64      	subs	r4, r4, r5
 8008170:	10a4      	asrs	r4, r4, #2
 8008172:	2600      	movs	r6, #0
 8008174:	42a6      	cmp	r6, r4
 8008176:	d109      	bne.n	800818c <__libc_init_array+0x24>
 8008178:	4d0b      	ldr	r5, [pc, #44]	; (80081a8 <__libc_init_array+0x40>)
 800817a:	4c0c      	ldr	r4, [pc, #48]	; (80081ac <__libc_init_array+0x44>)
 800817c:	f000 f9d4 	bl	8008528 <_init>
 8008180:	1b64      	subs	r4, r4, r5
 8008182:	10a4      	asrs	r4, r4, #2
 8008184:	2600      	movs	r6, #0
 8008186:	42a6      	cmp	r6, r4
 8008188:	d105      	bne.n	8008196 <__libc_init_array+0x2e>
 800818a:	bd70      	pop	{r4, r5, r6, pc}
 800818c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008190:	4798      	blx	r3
 8008192:	3601      	adds	r6, #1
 8008194:	e7ee      	b.n	8008174 <__libc_init_array+0xc>
 8008196:	f855 3b04 	ldr.w	r3, [r5], #4
 800819a:	4798      	blx	r3
 800819c:	3601      	adds	r6, #1
 800819e:	e7f2      	b.n	8008186 <__libc_init_array+0x1e>
 80081a0:	08008568 	.word	0x08008568
 80081a4:	08008568 	.word	0x08008568
 80081a8:	08008568 	.word	0x08008568
 80081ac:	0800856c 	.word	0x0800856c

080081b0 <memcpy>:
 80081b0:	440a      	add	r2, r1
 80081b2:	4291      	cmp	r1, r2
 80081b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80081b8:	d100      	bne.n	80081bc <memcpy+0xc>
 80081ba:	4770      	bx	lr
 80081bc:	b510      	push	{r4, lr}
 80081be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081c6:	4291      	cmp	r1, r2
 80081c8:	d1f9      	bne.n	80081be <memcpy+0xe>
 80081ca:	bd10      	pop	{r4, pc}

080081cc <memset>:
 80081cc:	4402      	add	r2, r0
 80081ce:	4603      	mov	r3, r0
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d100      	bne.n	80081d6 <memset+0xa>
 80081d4:	4770      	bx	lr
 80081d6:	f803 1b01 	strb.w	r1, [r3], #1
 80081da:	e7f9      	b.n	80081d0 <memset+0x4>

080081dc <_calloc_r>:
 80081dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80081de:	fba1 2402 	umull	r2, r4, r1, r2
 80081e2:	b94c      	cbnz	r4, 80081f8 <_calloc_r+0x1c>
 80081e4:	4611      	mov	r1, r2
 80081e6:	9201      	str	r2, [sp, #4]
 80081e8:	f000 f82e 	bl	8008248 <_malloc_r>
 80081ec:	9a01      	ldr	r2, [sp, #4]
 80081ee:	4605      	mov	r5, r0
 80081f0:	b930      	cbnz	r0, 8008200 <_calloc_r+0x24>
 80081f2:	4628      	mov	r0, r5
 80081f4:	b003      	add	sp, #12
 80081f6:	bd30      	pop	{r4, r5, pc}
 80081f8:	220c      	movs	r2, #12
 80081fa:	6002      	str	r2, [r0, #0]
 80081fc:	2500      	movs	r5, #0
 80081fe:	e7f8      	b.n	80081f2 <_calloc_r+0x16>
 8008200:	4621      	mov	r1, r4
 8008202:	f7ff ffe3 	bl	80081cc <memset>
 8008206:	e7f4      	b.n	80081f2 <_calloc_r+0x16>

08008208 <sbrk_aligned>:
 8008208:	b570      	push	{r4, r5, r6, lr}
 800820a:	4e0e      	ldr	r6, [pc, #56]	; (8008244 <sbrk_aligned+0x3c>)
 800820c:	460c      	mov	r4, r1
 800820e:	6831      	ldr	r1, [r6, #0]
 8008210:	4605      	mov	r5, r0
 8008212:	b911      	cbnz	r1, 800821a <sbrk_aligned+0x12>
 8008214:	f000 f88c 	bl	8008330 <_sbrk_r>
 8008218:	6030      	str	r0, [r6, #0]
 800821a:	4621      	mov	r1, r4
 800821c:	4628      	mov	r0, r5
 800821e:	f000 f887 	bl	8008330 <_sbrk_r>
 8008222:	1c43      	adds	r3, r0, #1
 8008224:	d00a      	beq.n	800823c <sbrk_aligned+0x34>
 8008226:	1cc4      	adds	r4, r0, #3
 8008228:	f024 0403 	bic.w	r4, r4, #3
 800822c:	42a0      	cmp	r0, r4
 800822e:	d007      	beq.n	8008240 <sbrk_aligned+0x38>
 8008230:	1a21      	subs	r1, r4, r0
 8008232:	4628      	mov	r0, r5
 8008234:	f000 f87c 	bl	8008330 <_sbrk_r>
 8008238:	3001      	adds	r0, #1
 800823a:	d101      	bne.n	8008240 <sbrk_aligned+0x38>
 800823c:	f04f 34ff 	mov.w	r4, #4294967295
 8008240:	4620      	mov	r0, r4
 8008242:	bd70      	pop	{r4, r5, r6, pc}
 8008244:	20000540 	.word	0x20000540

08008248 <_malloc_r>:
 8008248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800824c:	1ccd      	adds	r5, r1, #3
 800824e:	f025 0503 	bic.w	r5, r5, #3
 8008252:	3508      	adds	r5, #8
 8008254:	2d0c      	cmp	r5, #12
 8008256:	bf38      	it	cc
 8008258:	250c      	movcc	r5, #12
 800825a:	2d00      	cmp	r5, #0
 800825c:	4607      	mov	r7, r0
 800825e:	db01      	blt.n	8008264 <_malloc_r+0x1c>
 8008260:	42a9      	cmp	r1, r5
 8008262:	d905      	bls.n	8008270 <_malloc_r+0x28>
 8008264:	230c      	movs	r3, #12
 8008266:	603b      	str	r3, [r7, #0]
 8008268:	2600      	movs	r6, #0
 800826a:	4630      	mov	r0, r6
 800826c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008270:	4e2e      	ldr	r6, [pc, #184]	; (800832c <_malloc_r+0xe4>)
 8008272:	f000 f86d 	bl	8008350 <__malloc_lock>
 8008276:	6833      	ldr	r3, [r6, #0]
 8008278:	461c      	mov	r4, r3
 800827a:	bb34      	cbnz	r4, 80082ca <_malloc_r+0x82>
 800827c:	4629      	mov	r1, r5
 800827e:	4638      	mov	r0, r7
 8008280:	f7ff ffc2 	bl	8008208 <sbrk_aligned>
 8008284:	1c43      	adds	r3, r0, #1
 8008286:	4604      	mov	r4, r0
 8008288:	d14d      	bne.n	8008326 <_malloc_r+0xde>
 800828a:	6834      	ldr	r4, [r6, #0]
 800828c:	4626      	mov	r6, r4
 800828e:	2e00      	cmp	r6, #0
 8008290:	d140      	bne.n	8008314 <_malloc_r+0xcc>
 8008292:	6823      	ldr	r3, [r4, #0]
 8008294:	4631      	mov	r1, r6
 8008296:	4638      	mov	r0, r7
 8008298:	eb04 0803 	add.w	r8, r4, r3
 800829c:	f000 f848 	bl	8008330 <_sbrk_r>
 80082a0:	4580      	cmp	r8, r0
 80082a2:	d13a      	bne.n	800831a <_malloc_r+0xd2>
 80082a4:	6821      	ldr	r1, [r4, #0]
 80082a6:	3503      	adds	r5, #3
 80082a8:	1a6d      	subs	r5, r5, r1
 80082aa:	f025 0503 	bic.w	r5, r5, #3
 80082ae:	3508      	adds	r5, #8
 80082b0:	2d0c      	cmp	r5, #12
 80082b2:	bf38      	it	cc
 80082b4:	250c      	movcc	r5, #12
 80082b6:	4629      	mov	r1, r5
 80082b8:	4638      	mov	r0, r7
 80082ba:	f7ff ffa5 	bl	8008208 <sbrk_aligned>
 80082be:	3001      	adds	r0, #1
 80082c0:	d02b      	beq.n	800831a <_malloc_r+0xd2>
 80082c2:	6823      	ldr	r3, [r4, #0]
 80082c4:	442b      	add	r3, r5
 80082c6:	6023      	str	r3, [r4, #0]
 80082c8:	e00e      	b.n	80082e8 <_malloc_r+0xa0>
 80082ca:	6822      	ldr	r2, [r4, #0]
 80082cc:	1b52      	subs	r2, r2, r5
 80082ce:	d41e      	bmi.n	800830e <_malloc_r+0xc6>
 80082d0:	2a0b      	cmp	r2, #11
 80082d2:	d916      	bls.n	8008302 <_malloc_r+0xba>
 80082d4:	1961      	adds	r1, r4, r5
 80082d6:	42a3      	cmp	r3, r4
 80082d8:	6025      	str	r5, [r4, #0]
 80082da:	bf18      	it	ne
 80082dc:	6059      	strne	r1, [r3, #4]
 80082de:	6863      	ldr	r3, [r4, #4]
 80082e0:	bf08      	it	eq
 80082e2:	6031      	streq	r1, [r6, #0]
 80082e4:	5162      	str	r2, [r4, r5]
 80082e6:	604b      	str	r3, [r1, #4]
 80082e8:	4638      	mov	r0, r7
 80082ea:	f104 060b 	add.w	r6, r4, #11
 80082ee:	f000 f835 	bl	800835c <__malloc_unlock>
 80082f2:	f026 0607 	bic.w	r6, r6, #7
 80082f6:	1d23      	adds	r3, r4, #4
 80082f8:	1af2      	subs	r2, r6, r3
 80082fa:	d0b6      	beq.n	800826a <_malloc_r+0x22>
 80082fc:	1b9b      	subs	r3, r3, r6
 80082fe:	50a3      	str	r3, [r4, r2]
 8008300:	e7b3      	b.n	800826a <_malloc_r+0x22>
 8008302:	6862      	ldr	r2, [r4, #4]
 8008304:	42a3      	cmp	r3, r4
 8008306:	bf0c      	ite	eq
 8008308:	6032      	streq	r2, [r6, #0]
 800830a:	605a      	strne	r2, [r3, #4]
 800830c:	e7ec      	b.n	80082e8 <_malloc_r+0xa0>
 800830e:	4623      	mov	r3, r4
 8008310:	6864      	ldr	r4, [r4, #4]
 8008312:	e7b2      	b.n	800827a <_malloc_r+0x32>
 8008314:	4634      	mov	r4, r6
 8008316:	6876      	ldr	r6, [r6, #4]
 8008318:	e7b9      	b.n	800828e <_malloc_r+0x46>
 800831a:	230c      	movs	r3, #12
 800831c:	603b      	str	r3, [r7, #0]
 800831e:	4638      	mov	r0, r7
 8008320:	f000 f81c 	bl	800835c <__malloc_unlock>
 8008324:	e7a1      	b.n	800826a <_malloc_r+0x22>
 8008326:	6025      	str	r5, [r4, #0]
 8008328:	e7de      	b.n	80082e8 <_malloc_r+0xa0>
 800832a:	bf00      	nop
 800832c:	2000053c 	.word	0x2000053c

08008330 <_sbrk_r>:
 8008330:	b538      	push	{r3, r4, r5, lr}
 8008332:	4d06      	ldr	r5, [pc, #24]	; (800834c <_sbrk_r+0x1c>)
 8008334:	2300      	movs	r3, #0
 8008336:	4604      	mov	r4, r0
 8008338:	4608      	mov	r0, r1
 800833a:	602b      	str	r3, [r5, #0]
 800833c:	f7fb fc04 	bl	8003b48 <_sbrk>
 8008340:	1c43      	adds	r3, r0, #1
 8008342:	d102      	bne.n	800834a <_sbrk_r+0x1a>
 8008344:	682b      	ldr	r3, [r5, #0]
 8008346:	b103      	cbz	r3, 800834a <_sbrk_r+0x1a>
 8008348:	6023      	str	r3, [r4, #0]
 800834a:	bd38      	pop	{r3, r4, r5, pc}
 800834c:	20000544 	.word	0x20000544

08008350 <__malloc_lock>:
 8008350:	4801      	ldr	r0, [pc, #4]	; (8008358 <__malloc_lock+0x8>)
 8008352:	f000 b809 	b.w	8008368 <__retarget_lock_acquire_recursive>
 8008356:	bf00      	nop
 8008358:	20000548 	.word	0x20000548

0800835c <__malloc_unlock>:
 800835c:	4801      	ldr	r0, [pc, #4]	; (8008364 <__malloc_unlock+0x8>)
 800835e:	f000 b804 	b.w	800836a <__retarget_lock_release_recursive>
 8008362:	bf00      	nop
 8008364:	20000548 	.word	0x20000548

08008368 <__retarget_lock_acquire_recursive>:
 8008368:	4770      	bx	lr

0800836a <__retarget_lock_release_recursive>:
 800836a:	4770      	bx	lr

0800836c <sqrt>:
 800836c:	b538      	push	{r3, r4, r5, lr}
 800836e:	ed2d 8b02 	vpush	{d8}
 8008372:	ec55 4b10 	vmov	r4, r5, d0
 8008376:	f000 f825 	bl	80083c4 <__ieee754_sqrt>
 800837a:	4622      	mov	r2, r4
 800837c:	462b      	mov	r3, r5
 800837e:	4620      	mov	r0, r4
 8008380:	4629      	mov	r1, r5
 8008382:	eeb0 8a40 	vmov.f32	s16, s0
 8008386:	eef0 8a60 	vmov.f32	s17, s1
 800838a:	f7f8 fb7b 	bl	8000a84 <__aeabi_dcmpun>
 800838e:	b990      	cbnz	r0, 80083b6 <sqrt+0x4a>
 8008390:	2200      	movs	r2, #0
 8008392:	2300      	movs	r3, #0
 8008394:	4620      	mov	r0, r4
 8008396:	4629      	mov	r1, r5
 8008398:	f7f8 fb4c 	bl	8000a34 <__aeabi_dcmplt>
 800839c:	b158      	cbz	r0, 80083b6 <sqrt+0x4a>
 800839e:	f7ff fedd 	bl	800815c <__errno>
 80083a2:	2321      	movs	r3, #33	; 0x21
 80083a4:	6003      	str	r3, [r0, #0]
 80083a6:	2200      	movs	r2, #0
 80083a8:	2300      	movs	r3, #0
 80083aa:	4610      	mov	r0, r2
 80083ac:	4619      	mov	r1, r3
 80083ae:	f7f8 f9f9 	bl	80007a4 <__aeabi_ddiv>
 80083b2:	ec41 0b18 	vmov	d8, r0, r1
 80083b6:	eeb0 0a48 	vmov.f32	s0, s16
 80083ba:	eef0 0a68 	vmov.f32	s1, s17
 80083be:	ecbd 8b02 	vpop	{d8}
 80083c2:	bd38      	pop	{r3, r4, r5, pc}

080083c4 <__ieee754_sqrt>:
 80083c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083c8:	ec55 4b10 	vmov	r4, r5, d0
 80083cc:	4e55      	ldr	r6, [pc, #340]	; (8008524 <__ieee754_sqrt+0x160>)
 80083ce:	43ae      	bics	r6, r5
 80083d0:	ee10 0a10 	vmov	r0, s0
 80083d4:	ee10 3a10 	vmov	r3, s0
 80083d8:	462a      	mov	r2, r5
 80083da:	4629      	mov	r1, r5
 80083dc:	d110      	bne.n	8008400 <__ieee754_sqrt+0x3c>
 80083de:	ee10 2a10 	vmov	r2, s0
 80083e2:	462b      	mov	r3, r5
 80083e4:	f7f8 f8b4 	bl	8000550 <__aeabi_dmul>
 80083e8:	4602      	mov	r2, r0
 80083ea:	460b      	mov	r3, r1
 80083ec:	4620      	mov	r0, r4
 80083ee:	4629      	mov	r1, r5
 80083f0:	f7f7 fef8 	bl	80001e4 <__adddf3>
 80083f4:	4604      	mov	r4, r0
 80083f6:	460d      	mov	r5, r1
 80083f8:	ec45 4b10 	vmov	d0, r4, r5
 80083fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008400:	2d00      	cmp	r5, #0
 8008402:	dc10      	bgt.n	8008426 <__ieee754_sqrt+0x62>
 8008404:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008408:	4330      	orrs	r0, r6
 800840a:	d0f5      	beq.n	80083f8 <__ieee754_sqrt+0x34>
 800840c:	b15d      	cbz	r5, 8008426 <__ieee754_sqrt+0x62>
 800840e:	ee10 2a10 	vmov	r2, s0
 8008412:	462b      	mov	r3, r5
 8008414:	ee10 0a10 	vmov	r0, s0
 8008418:	f7f7 fee2 	bl	80001e0 <__aeabi_dsub>
 800841c:	4602      	mov	r2, r0
 800841e:	460b      	mov	r3, r1
 8008420:	f7f8 f9c0 	bl	80007a4 <__aeabi_ddiv>
 8008424:	e7e6      	b.n	80083f4 <__ieee754_sqrt+0x30>
 8008426:	1512      	asrs	r2, r2, #20
 8008428:	d074      	beq.n	8008514 <__ieee754_sqrt+0x150>
 800842a:	07d4      	lsls	r4, r2, #31
 800842c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008430:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8008434:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008438:	bf5e      	ittt	pl
 800843a:	0fda      	lsrpl	r2, r3, #31
 800843c:	005b      	lslpl	r3, r3, #1
 800843e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8008442:	2400      	movs	r4, #0
 8008444:	0fda      	lsrs	r2, r3, #31
 8008446:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800844a:	107f      	asrs	r7, r7, #1
 800844c:	005b      	lsls	r3, r3, #1
 800844e:	2516      	movs	r5, #22
 8008450:	4620      	mov	r0, r4
 8008452:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008456:	1886      	adds	r6, r0, r2
 8008458:	428e      	cmp	r6, r1
 800845a:	bfde      	ittt	le
 800845c:	1b89      	suble	r1, r1, r6
 800845e:	18b0      	addle	r0, r6, r2
 8008460:	18a4      	addle	r4, r4, r2
 8008462:	0049      	lsls	r1, r1, #1
 8008464:	3d01      	subs	r5, #1
 8008466:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800846a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800846e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008472:	d1f0      	bne.n	8008456 <__ieee754_sqrt+0x92>
 8008474:	462a      	mov	r2, r5
 8008476:	f04f 0e20 	mov.w	lr, #32
 800847a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800847e:	4281      	cmp	r1, r0
 8008480:	eb06 0c05 	add.w	ip, r6, r5
 8008484:	dc02      	bgt.n	800848c <__ieee754_sqrt+0xc8>
 8008486:	d113      	bne.n	80084b0 <__ieee754_sqrt+0xec>
 8008488:	459c      	cmp	ip, r3
 800848a:	d811      	bhi.n	80084b0 <__ieee754_sqrt+0xec>
 800848c:	f1bc 0f00 	cmp.w	ip, #0
 8008490:	eb0c 0506 	add.w	r5, ip, r6
 8008494:	da43      	bge.n	800851e <__ieee754_sqrt+0x15a>
 8008496:	2d00      	cmp	r5, #0
 8008498:	db41      	blt.n	800851e <__ieee754_sqrt+0x15a>
 800849a:	f100 0801 	add.w	r8, r0, #1
 800849e:	1a09      	subs	r1, r1, r0
 80084a0:	459c      	cmp	ip, r3
 80084a2:	bf88      	it	hi
 80084a4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80084a8:	eba3 030c 	sub.w	r3, r3, ip
 80084ac:	4432      	add	r2, r6
 80084ae:	4640      	mov	r0, r8
 80084b0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80084b4:	f1be 0e01 	subs.w	lr, lr, #1
 80084b8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80084bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80084c0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80084c4:	d1db      	bne.n	800847e <__ieee754_sqrt+0xba>
 80084c6:	430b      	orrs	r3, r1
 80084c8:	d006      	beq.n	80084d8 <__ieee754_sqrt+0x114>
 80084ca:	1c50      	adds	r0, r2, #1
 80084cc:	bf13      	iteet	ne
 80084ce:	3201      	addne	r2, #1
 80084d0:	3401      	addeq	r4, #1
 80084d2:	4672      	moveq	r2, lr
 80084d4:	f022 0201 	bicne.w	r2, r2, #1
 80084d8:	1063      	asrs	r3, r4, #1
 80084da:	0852      	lsrs	r2, r2, #1
 80084dc:	07e1      	lsls	r1, r4, #31
 80084de:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80084e2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80084e6:	bf48      	it	mi
 80084e8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80084ec:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80084f0:	4614      	mov	r4, r2
 80084f2:	e781      	b.n	80083f8 <__ieee754_sqrt+0x34>
 80084f4:	0ad9      	lsrs	r1, r3, #11
 80084f6:	3815      	subs	r0, #21
 80084f8:	055b      	lsls	r3, r3, #21
 80084fa:	2900      	cmp	r1, #0
 80084fc:	d0fa      	beq.n	80084f4 <__ieee754_sqrt+0x130>
 80084fe:	02cd      	lsls	r5, r1, #11
 8008500:	d50a      	bpl.n	8008518 <__ieee754_sqrt+0x154>
 8008502:	f1c2 0420 	rsb	r4, r2, #32
 8008506:	fa23 f404 	lsr.w	r4, r3, r4
 800850a:	1e55      	subs	r5, r2, #1
 800850c:	4093      	lsls	r3, r2
 800850e:	4321      	orrs	r1, r4
 8008510:	1b42      	subs	r2, r0, r5
 8008512:	e78a      	b.n	800842a <__ieee754_sqrt+0x66>
 8008514:	4610      	mov	r0, r2
 8008516:	e7f0      	b.n	80084fa <__ieee754_sqrt+0x136>
 8008518:	0049      	lsls	r1, r1, #1
 800851a:	3201      	adds	r2, #1
 800851c:	e7ef      	b.n	80084fe <__ieee754_sqrt+0x13a>
 800851e:	4680      	mov	r8, r0
 8008520:	e7bd      	b.n	800849e <__ieee754_sqrt+0xda>
 8008522:	bf00      	nop
 8008524:	7ff00000 	.word	0x7ff00000

08008528 <_init>:
 8008528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800852a:	bf00      	nop
 800852c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800852e:	bc08      	pop	{r3}
 8008530:	469e      	mov	lr, r3
 8008532:	4770      	bx	lr

08008534 <_fini>:
 8008534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008536:	bf00      	nop
 8008538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800853a:	bc08      	pop	{r3}
 800853c:	469e      	mov	lr, r3
 800853e:	4770      	bx	lr
