#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 21 09:25:38 2023
# Process ID: 22580
# Current directory: D:/School/cpu/proj_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21356 D:\School\cpu\proj_pipeline\proj_pipeline.xpr
# Log file: D:/School/cpu/proj_pipeline/vivado.log
# Journal file: D:/School/cpu/proj_pipeline\vivado.jou
# Running On: HHR, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 68476 MB
#-----------------------------------------------------------
start_gui
open_project D:/School/cpu/proj_pipeline/proj_pipeline.xpr
update_compile_order -fileset sources_1
add_files -norecurse D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/defines.vh
add_files -norecurse {D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/CU.v D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/LED.v D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/Digital_LEDs.v D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/ID_WB.v D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/IF.v D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/EX.v D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/Bridge.v}
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpuclk
set_property -dict [list \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {203.457} \
  CONFIG.CLKOUT1_PHASE_ERROR {155.540} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.Component_Name {cpuclk} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {17} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {2} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.USE_RESET {false} \
] [get_ips cpuclk]
generate_target {instantiation_template} [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
generate_target all [get_files  d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs cpuclk_synth_1 -jobs 24
wait_on_run cpuclk_synth_1
export_simulation -of_objects [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name IROM
set_property -dict [list \
  CONFIG.Component_Name {IROM} \
  CONFIG.data_width {32} \
  CONFIG.depth {16384} \
  CONFIG.memory_type {rom} \
] [get_ips IROM]
generate_target {instantiation_template} [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
generate_target all [get_files  d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
launch_runs IROM_synth_1 -jobs 24
wait_on_run IROM_synth_1
export_simulation -of_objects [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DRAM
set_property -dict [list \
  CONFIG.Component_Name {DRAM} \
  CONFIG.data_width {32} \
  CONFIG.depth {16384} \
] [get_ips DRAM]
generate_target {instantiation_template} [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
generate_target all [get_files  d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
launch_runs DRAM_synth_1 -jobs 24
wait_on_run DRAM_synth_1
export_simulation -of_objects [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -directory D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.coefficient_file {D:/School/cpu/proj_pipeline/123.coe} [get_ips IROM]
generate_target all [get_files  d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs IROM_synth_1 -jobs 24
wait_on_run IROM_synth_1
export_simulation -of_objects [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_runs synth_1 -jobs 24
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_simulation
source miniRV_sim.tcl
run 10 us
save_wave_config {D:/School/cpu/proj_pipeline/miniRV_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/School/cpu/proj_pipeline/miniRV_sim_behav.wcfg
set_property xsim.view D:/School/cpu/proj_pipeline/miniRV_sim_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_pipeline/miniRV_sim_behav.wcfg
source miniRV_sim.tcl
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_pipeline/miniRV_sim_behav.wcfg
source miniRV_sim.tcl
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
set_property CONFIG.coefficient_file {D:/School/cpu/lab1-riscv-asm/ideal_pipeline.coe} [get_ips IROM]
generate_target all [get_files  d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs IROM_synth_1 -jobs 24
wait_on_run IROM_synth_1
export_simulation -of_objects [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_pipeline/miniRV_sim_behav.wcfg
source miniRV_sim.tcl
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_pipeline/miniRV_sim_behav.wcfg
source miniRV_sim.tcl
set_property CONFIG.coefficient_file {D:/School/cpu/lab1-riscv-asm/ideal_pipeline.coe} [get_ips IROM]
generate_target all [get_files  d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs IROM_synth_1 -jobs 24
wait_on_run IROM_synth_1
export_simulation -of_objects [get_files d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/School/cpu/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/School/cpu/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
set_property CONFIG.coefficient_file {d:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/ideal_pipeline.coe} [get_ips IROM]
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_pipeline/miniRV_sim_behav.wcfg
source miniRV_sim.tcl
save_wave_config {D:/School/cpu/proj_pipeline/miniRV_sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/School/cpu/proj_pipeline/miniRV_sim_behav.wcfg
source miniRV_sim.tcl
close_sim
