strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f267e6f71d0>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f267e6e3d10>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f267e76a250>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f267e358c10>",
		fillcolor=springgreen,
		label="32:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:IF" -> "32:IF"	[cond="['amount']",
		label="!((amount == 2'b01))",
		lineno=28];
	"29:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f267e6e6d10>",
		fillcolor=turquoise,
		label="29:BL
q <= { q[0], q[63:1] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f267ea5ee50>]",
		style=filled,
		typ=Block];
	"28:IF" -> "29:BL"	[cond="['amount']",
		label="(amount == 2'b01)",
		lineno=28];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f267e6e3210>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f267e6e3610>",
		fillcolor=firebrick,
		label="20:NS
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f267e6e3610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:IF" -> "20:NS"	[cond="['load']",
		label=load,
		lineno=19];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f267e68e550>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "22:IF"	[cond="['load']",
		label="!(load)",
		lineno=19];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"20:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f267e68e290>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:IF" -> "23:BL"	[cond="['ena']",
		label=ena,
		lineno=22];
	"33:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f267e706150>",
		fillcolor=turquoise,
		label="33:BL
q <= { q[60:0], 2'b0 };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f267e358350>]",
		style=filled,
		typ=Block];
	"33:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"32:IF" -> "33:BL"	[cond="['amount']",
		label="(amount == 2'b10)",
		lineno=32];
	"37:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f267e358dd0>",
		fillcolor=turquoise,
		label="37:BL
q <= { q[56:1], 6'b0 };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f267e358d50>]",
		style=filled,
		typ=Block];
	"32:IF" -> "37:BL"	[cond="['amount']",
		label="!((amount == 2'b10))",
		lineno=32];
	"Leaf_17:AL" -> "17:AL";
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f267e6f1450>",
		fillcolor=turquoise,
		label="25:BL
q <= { q[62:0], 1'b0 };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f267e6e6650>]",
		style=filled,
		typ=Block];
	"25:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f267e6e6850>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:IF" -> "28:IF"	[cond="['amount']",
		label="!((amount == 2'b00))",
		lineno=24];
	"24:IF" -> "25:BL"	[cond="['amount']",
		label="(amount == 2'b00)",
		lineno=24];
	"29:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"23:BL" -> "24:IF"	[cond="[]",
		lineno=None];
	"37:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
}
