# Reference

## Instruction Fetching

- Reinman, Glenn, et al. A Scalable Front-End Architecture for Fast Instruction Delivery. p. 12.
- Ramirez, A., et al. “Fetching Instruction Streams.” 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings., IEEE Comput. Soc, 2002, pp. 371–82. DOI.org (Crossref), https://doi.org/10.1109/MICRO.2002.1176264.


## Instruction Prefetch

- Ishii, Yasuo, et al. “Re-Establishing Fetch-Directed Instruction Prefetching: An Industry Perspective.” 2021 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2021, pp. 172–82. IEEE Xplore, https://doi.org/10.1109/ISPASS51385.2021.00034.
- Ishii, Yasuo, et al. “Rebasing Instruction Prefetching: An Industry Perspective.” IEEE Computer Architecture Letters, vol. 19, no. 2, July 2020, pp. 147–50. IEEE Xplore, https://doi.org/10.1109/LCA.2020.3035068.


## Branch prediction

- Michaud, Pierre. A PPM-like, Tag-Based Branch Predictor. p. 10.
- Seznec, André, and Pierre Michaud. "A case for (partially) tagged geometric history length branch prediction." The Journal of Instruction-Level Parallelism 8 (2006): 23.
- Seznec, Andre. A 64-Kbytes ITTAGE Indirect Branch Predictor.
- Seznec, Andre. A 256 Kbits L-TAGE Branch Predictor. p. 6.
- Seznec, Andre. TAGE-SC-L Branch Predictors. p. 8.
- Seznec, André. TAGE-SC-L Branch Predictors Again. p. 5.
- Skadron, K., et al. “Improving Prediction for Procedure Returns with Return-Address-Stack Repair Mechanisms.” Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture, IEEE Comput. Soc, 1998, pp. 259–71. DOI.org (Crossref), https://doi.org/10.1109/MICRO.1998.742787.

## TLB

- Pham, Binh, et al. “CoLT: Coalesced Large-Reach TLBs.” 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, 2012, pp. 258–69. IEEE Xplore, https://doi.org/10.1109/MICRO.2012.32.

## Non-blocking Cache

- Kroft, David. "Lockup-free instruction fetch/prefetch cache organization." 25 years of the international symposia on Computer architecture (selected papers). 1998.

## Multi Port Data Cache

- Sohi, Gurindar S., and Manoj Franklin. "High-bandwidth data memory systems for superscalar processors." Proceedings of the fourth international conference on Architectural support for programming languages and operating systems. 1991.

## Cache Directory Structure

- Zhao, Li, et al. "NCID: a non-inclusive cache, inclusive directory architecture for flexible and efficient cache hierarchies." Proceedings of the 7th ACM international conference on Computing frontiers. 2010.

## Data Replacement

- Jaleel, Aamer, et al. "High performance cache replacement using re-reference interval prediction (RRIP)." ACM SIGARCH computer architecture news 38.3 (2010): 60-71.

## Data Prefetch

- Michaud, Pierre. "A Best-Offset Prefetcher." 2nd Data Prefetching Championship, Jun 2015, Portland, United States. hal-01165600
- Michaud, Pierre. "Best-Offset Hardware Prefetching." 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), 2016, pp. 469–80, https://doi.org/10.1109/HPCA.2016.7446087.
- Baer, Jean-Loup, and Tien-Fu Chen. "An effective on-chip preloading scheme to reduce data access penalty." Proceedings of the 1991 ACM/IEEE conference on Supercomputing. 1991.
- Srinath, Santhosh, et al. "Feedback directed prefetching: Improving the performance and bandwidth-efficiency of hardware prefetchers." 2007 IEEE 13th International Symposium on High Performance Computer Architecture. IEEE, 2007.
- Somogyi, Stephen, et al. "Spatial memory streaming." ACM SIGARCH Computer Architecture News 34.2 (2006): 252-263.
- Wu, Hao, et al. "Temporal prefetching without the off-chip metadata." Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture. 2019.
- Ainsworth, Sam, and Lev Mukhanov. "Triangel: A High-Performance, Accurate, Timely On-Chip Temporal Prefetcher." arXiv preprint arXiv:2406.10627 (2024).