Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Oct  7 22:35:43 2024
| Host         : Lucass running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file System_timing_summary_routed.rpt -pb System_timing_summary_routed.pb -rpx System_timing_summary_routed.rpx -warn_on_violation
| Design       : System
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  76          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (76)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76)
-------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[18].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].cd/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].cd/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.551        0.000                      0                    1        0.404        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.551        0.000                      0                    1        0.404        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 genblk1[1].cd/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cd/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.580ns (40.209%)  route 0.862ns (59.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.566     5.087    genblk1[1].cd/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  genblk1[1].cd/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  genblk1[1].cd/clkDiv_reg/Q
                         net (fo=2, routed)           0.862     6.406    genblk1[1].cd/clkDiv_reg_0
    SLICE_X32Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.530 r  genblk1[1].cd/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     6.530    genblk1[1].cd/clkDiv_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  genblk1[1].cd/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.446    14.787    genblk1[1].cd/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  genblk1[1].cd/clkDiv_reg/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)        0.029    15.081    genblk1[1].cd/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  8.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 genblk1[1].cd/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].cd/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.541%)  route 0.309ns (62.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.447    genblk1[1].cd/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  genblk1[1].cd/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  genblk1[1].cd/clkDiv_reg/Q
                         net (fo=2, routed)           0.309     1.898    genblk1[1].cd/clkDiv_reg_0
    SLICE_X32Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.943 r  genblk1[1].cd/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.943    genblk1[1].cd/clkDiv_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  genblk1[1].cd/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.833     1.960    genblk1[1].cd/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  genblk1[1].cd/clkDiv_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.091     1.538    genblk1[1].cd/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.404    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   genblk1[1].cd/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   genblk1[1].cd/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   genblk1[1].cd/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   genblk1[1].cd/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   genblk1[1].cd/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7s/now_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.251ns  (logic 4.476ns (48.380%)  route 4.775ns (51.620%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  q7s/now_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7s/now_reg[0]/Q
                         net (fo=10, routed)          1.312     1.768    q7s/now[0]
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.892 r  q7s/segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.831     2.724    q7s/sel0[0]
    SLICE_X44Y18         LUT4 (Prop_lut4_I3_O)        0.152     2.876 r  q7s/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.632     5.507    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.251 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.251    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/now_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.191ns  (logic 4.461ns (48.539%)  route 4.730ns (51.461%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  q7s/now_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7s/now_reg[0]/Q
                         net (fo=10, routed)          1.312     1.768    q7s/now[0]
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.892 r  q7s/segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.839     2.732    q7s/sel0[0]
    SLICE_X44Y18         LUT4 (Prop_lut4_I2_O)        0.150     2.882 r  q7s/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.578     5.460    segments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     9.191 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.191    segments[1]
    W6                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/now_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.158ns  (logic 4.438ns (48.467%)  route 4.719ns (51.533%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  q7s/now_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7s/now_reg[0]/Q
                         net (fo=10, routed)          1.312     1.768    q7s/now[0]
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.892 r  q7s/segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.031     2.923    q7s/sel0[0]
    SLICE_X44Y17         LUT4 (Prop_lut4_I1_O)        0.152     3.075 r  q7s/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.376     5.451    segments_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     9.158 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.158    segments[5]
    V5                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/now_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.082ns  (logic 4.224ns (46.508%)  route 4.858ns (53.492%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  q7s/now_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7s/now_reg[0]/Q
                         net (fo=10, routed)          1.312     1.768    q7s/now[0]
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.892 r  q7s/segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.031     2.923    q7s/sel0[0]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.047 r  q7s/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.515     5.562    segments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.082 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.082    segments[4]
    U5                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/now_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.942ns  (logic 4.215ns (47.134%)  route 4.727ns (52.866%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  q7s/now_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7s/now_reg[0]/Q
                         net (fo=10, routed)          1.312     1.768    q7s/now[0]
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.892 r  q7s/segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.839     2.732    q7s/sel0[0]
    SLICE_X44Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.856 r  q7s/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.576     5.431    segments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.942 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.942    segments[0]
    W7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/now_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.939ns  (logic 4.239ns (47.421%)  route 4.700ns (52.579%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  q7s/now_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7s/now_reg[0]/Q
                         net (fo=10, routed)          1.312     1.768    q7s/now[0]
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.892 f  q7s/segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.831     2.724    q7s/sel0[0]
    SLICE_X44Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.848 r  q7s/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.556     5.404    segments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.939 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.939    segments[2]
    U8                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/now_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.676ns  (logic 4.235ns (48.816%)  route 4.441ns (51.184%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  q7s/now_reg[1]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7s/now_reg[1]/Q
                         net (fo=9, routed)           1.185     1.641    q7s/now[1]
    SLICE_X42Y16         LUT6 (Prop_lut6_I3_O)        0.124     1.765 r  q7s/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.828     2.594    q7s/sel0[1]
    SLICE_X44Y17         LUT4 (Prop_lut4_I3_O)        0.124     2.718 r  q7s/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.427     5.145    segments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.676 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.676    segments[6]
    U7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/now_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.819ns  (logic 4.313ns (55.157%)  route 3.506ns (44.843%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  q7s/now_reg[1]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7s/now_reg[1]/Q
                         net (fo=9, routed)           0.692     1.148    q7s/now[1]
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.152     1.300 r  q7s/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.814     4.114    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.819 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.819    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/now_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.758ns  (logic 4.323ns (55.726%)  route 3.435ns (44.274%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  q7s/now_reg[0]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7s/now_reg[0]/Q
                         net (fo=10, routed)          0.843     1.299    q7s/now[0]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.154     1.453 r  q7s/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.592     4.045    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713     7.758 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.758    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7s/now_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.404ns  (logic 4.079ns (55.089%)  route 3.325ns (44.911%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  q7s/now_reg[1]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7s/now_reg[1]/Q
                         net (fo=9, routed)           0.692     1.148    q7s/now[1]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     1.272 r  q7s/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.633     3.905    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.404 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.404    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk2[3].dff/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk3[3].sg/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE                         0.000     0.000 r  genblk2[3].dff/state_reg/C
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[3].dff/state_reg/Q
                         net (fo=2, routed)           0.065     0.206    genblk2[3].dff/d_3
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.045     0.251 r  genblk2[3].dff/out_i_1__2/O
                         net (fo=1, routed)           0.000     0.251    genblk3[3].sg/out_reg_0
    SLICE_X38Y14         FDRE                                         r  genblk3[3].sg/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[1].dff/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk3[1].sg/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE                         0.000     0.000 r  genblk2[1].dff/state_reg/C
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[1].dff/state_reg/Q
                         net (fo=2, routed)           0.067     0.208    genblk2[1].dff/d_1
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.253 r  genblk2[1].dff/out_i_1__0/O
                         net (fo=1, routed)           0.000     0.253    genblk3[1].sg/out_reg_0
    SLICE_X38Y18         FDRE                                         r  genblk3[1].sg/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[4].dff/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk3[4].sg/past_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE                         0.000     0.000 r  genblk2[4].dff/state_reg/C
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  genblk2[4].dff/state_reg/Q
                         net (fo=2, routed)           0.134     0.262    genblk3[4].sg/d_4
    SLICE_X40Y13         FDRE                                         r  genblk3[4].sg/past_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[1].dff/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk3[1].sg/past_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE                         0.000     0.000 r  genblk2[1].dff/state_reg/C
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[1].dff/state_reg/Q
                         net (fo=2, routed)           0.127     0.268    genblk3[1].sg/d_1
    SLICE_X38Y18         FDRE                                         r  genblk3[1].sg/past_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[3].dff/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk3[3].sg/past_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE                         0.000     0.000 r  genblk2[3].dff/state_reg/C
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[3].dff/state_reg/Q
                         net (fo=2, routed)           0.127     0.268    genblk3[3].sg/d_3
    SLICE_X38Y14         FDRE                                         r  genblk3[3].sg/past_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter0/DCBA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter0/cout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.186ns (66.998%)  route 0.092ns (33.002%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE                         0.000     0.000 r  counter0/DCBA_reg[1]/C
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter0/DCBA_reg[1]/Q
                         net (fo=7, routed)           0.092     0.233    counter0/DCBA_reg[3]_0[1]
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.045     0.278 r  counter0/cout_i_2/O
                         net (fo=1, routed)           0.000     0.278    counter0/cout_i_2_n_0
    SLICE_X40Y17         FDRE                                         r  counter0/cout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter0/DCBA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter0/bout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.186ns (66.757%)  route 0.093ns (33.243%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE                         0.000     0.000 r  counter0/DCBA_reg[1]/C
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter0/DCBA_reg[1]/Q
                         net (fo=7, routed)           0.093     0.234    counter0/DCBA_reg[3]_0[1]
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.045     0.279 r  counter0/bout_i_1/O
                         net (fo=1, routed)           0.000     0.279    counter0/bout_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  counter0/bout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[5].dff/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk3[5].sg/past_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE                         0.000     0.000 r  genblk2[5].dff/state_reg/C
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  genblk2[5].dff/state_reg/Q
                         net (fo=2, routed)           0.134     0.282    genblk3[5].sg/d_5
    SLICE_X42Y14         FDRE                                         r  genblk3[5].sg/past_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[2].dff/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk3[2].sg/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE                         0.000     0.000 r  genblk2[2].dff/state_reg/C
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[2].dff/state_reg/Q
                         net (fo=2, routed)           0.099     0.240    genblk2[2].dff/d_2
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.045     0.285 r  genblk2[2].dff/out_i_1__1/O
                         net (fo=1, routed)           0.000     0.285    genblk3[2].sg/out_reg_0
    SLICE_X38Y14         FDRE                                         r  genblk3[2].sg/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[0].dff/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk3[0].sg/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE                         0.000     0.000 r  genblk2[0].dff/state_reg/C
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[0].dff/state_reg/Q
                         net (fo=2, routed)           0.103     0.244    genblk2[0].dff/d_0
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.289 r  genblk2[0].dff/out_i_1/O
                         net (fo=1, routed)           0.000     0.289    genblk3[0].sg/out_reg_0
    SLICE_X38Y18         FDRE                                         r  genblk3[0].sg/out_reg/D
  -------------------------------------------------------------------    -------------------





