{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724334321869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724334321870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 21:45:20 2024 " "Processing started: Thu Aug 22 21:45:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724334321870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334321870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334321870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724334322535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724334322535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/calculator/rtl/keyboard_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/calculator/rtl/keyboard_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scan " "Found entity 1: keyboard_scan" {  } { { "../rtl/keyboard_scan.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334333543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334333543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/calculator/rtl/seven_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/calculator/rtl/seven_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube " "Found entity 1: seven_tube" {  } { { "../rtl/seven_tube.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/seven_tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334333547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334333547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/calculator/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/calculator/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/seg_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334333550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334333550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/calculator/rtl/edge_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/calculator/rtl/edge_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_check " "Found entity 1: edge_check" {  } { { "../rtl/edge_check.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/edge_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334333554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334333554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/calculator/rtl/div_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/calculator/rtl/div_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "../rtl/div_clk.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/div_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334333558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334333558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/calculator/rtl/calculator_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/calculator/rtl/calculator_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator_top " "Found entity 1: calculator_top" {  } { { "../rtl/calculator_top.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/calculator_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334333561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334333561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/calculator/rtl/beep_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/calculator/rtl/beep_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_driver " "Found entity 1: beep_driver" {  } { { "../rtl/beep_driver.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/beep_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334333564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334333564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/calculator/rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/calculator/rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334333568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334333568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator_top " "Elaborating entity \"calculator_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724334333608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_scan keyboard_scan:keyboard_scan_inst " "Elaborating entity \"keyboard_scan\" for hierarchy \"keyboard_scan:keyboard_scan_inst\"" {  } { { "../rtl/calculator_top.v" "keyboard_scan_inst" { Text "D:/git-repository/fpga_training/calculator/rtl/calculator_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334333624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "../rtl/calculator_top.v" "alu_inst" { Text "D:/git-repository/fpga_training/calculator/rtl/calculator_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334333628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 alu.v(34) " "Verilog HDL assignment warning at alu.v(34): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724334333632 "|calculator_top|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 alu.v(48) " "Verilog HDL assignment warning at alu.v(48): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724334333632 "|calculator_top|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu.v(70) " "Verilog HDL assignment warning at alu.v(70): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724334333632 "|calculator_top|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu.v(71) " "Verilog HDL assignment warning at alu.v(71): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724334333632 "|calculator_top|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu.v(72) " "Verilog HDL assignment warning at alu.v(72): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724334333632 "|calculator_top|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu.v(73) " "Verilog HDL assignment warning at alu.v(73): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724334333633 "|calculator_top|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu.v(74) " "Verilog HDL assignment warning at alu.v(74): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724334333633 "|calculator_top|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu.v(75) " "Verilog HDL assignment warning at alu.v(75): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724334333633 "|calculator_top|alu:alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_tube seven_tube:seven_tube_inst " "Elaborating entity \"seven_tube\" for hierarchy \"seven_tube:seven_tube_inst\"" {  } { { "../rtl/calculator_top.v" "seven_tube_inst" { Text "D:/git-repository/fpga_training/calculator/rtl/calculator_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334333634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk seven_tube:seven_tube_inst\|div_clk:div_clk_dut " "Elaborating entity \"div_clk\" for hierarchy \"seven_tube:seven_tube_inst\|div_clk:div_clk_dut\"" {  } { { "../rtl/seven_tube.v" "div_clk_dut" { Text "D:/git-repository/fpga_training/calculator/rtl/seven_tube.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334333637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_dut " "Elaborating entity \"seg_ctrl\" for hierarchy \"seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_dut\"" {  } { { "../rtl/seven_tube.v" "seg_ctrl_dut" { Text "D:/git-repository/fpga_training/calculator/rtl/seven_tube.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334333639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_check edge_check:edge_check_inst " "Elaborating entity \"edge_check\" for hierarchy \"edge_check:edge_check_inst\"" {  } { { "../rtl/calculator_top.v" "edge_check_inst" { Text "D:/git-repository/fpga_training/calculator/rtl/calculator_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334333641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_driver beep_driver:beep_driver_inst " "Elaborating entity \"beep_driver\" for hierarchy \"beep_driver:beep_driver_inst\"" {  } { { "../rtl/calculator_top.v" "beep_driver_inst" { Text "D:/git-repository/fpga_training/calculator/rtl/calculator_top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334333643 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|Mod5\"" {  } { { "../rtl/alu.v" "Mod5" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334334389 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|Div5\"" {  } { { "../rtl/alu.v" "Div5" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334334389 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|Mod4\"" {  } { { "../rtl/alu.v" "Mod4" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334334389 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|Div4\"" {  } { { "../rtl/alu.v" "Div4" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334334389 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|Mod3\"" {  } { { "../rtl/alu.v" "Mod3" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334334389 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|Div3\"" {  } { { "../rtl/alu.v" "Div3" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334334389 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|Mod2\"" {  } { { "../rtl/alu.v" "Mod2" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334334389 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|Div2\"" {  } { { "../rtl/alu.v" "Div2" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334334389 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|Mod1\"" {  } { { "../rtl/alu.v" "Mod1" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334334389 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|Div1\"" {  } { { "../rtl/alu.v" "Div1" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334334389 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|Mod0\"" {  } { { "../rtl/alu.v" "Mod0" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334334389 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu_inst\|Mult0\"" {  } { { "../rtl/alu.v" "Mult0" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334334389 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|Div0\"" {  } { { "../rtl/alu.v" "Div0" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334334389 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724334334389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"alu:alu_inst\|lpm_divide:Mod5\"" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334334833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|lpm_divide:Mod5 " "Instantiated megafunction \"alu:alu_inst\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334334834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334334834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334334834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334334834 ""}  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724334334834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/lpm_divide_4bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334334943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334334943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334334986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334334986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334335060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334335060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334335258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334335258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334335345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334335345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"alu:alu_inst\|lpm_divide:Div5\"" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334335393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|lpm_divide:Div5 " "Instantiated megafunction \"alu:alu_inst\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334335393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334335393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334335393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334335393 ""}  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724334335393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/lpm_divide_1jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334335464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334335464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"alu:alu_inst\|lpm_divide:Div4\"" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334335667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|lpm_divide:Div4 " "Instantiated megafunction \"alu:alu_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334335667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334335667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334335667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334335667 ""}  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724334335667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/lpm_divide_4jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334335744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334335744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334335786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334335786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_c7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334335844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334335844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"alu:alu_inst\|lpm_divide:Div3\"" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334336101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|lpm_divide:Div3 " "Instantiated megafunction \"alu:alu_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334336101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334336101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334336101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334336101 ""}  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724334336101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/lpm_divide_ekm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334336168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334336168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334336202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334336202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_0af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334336272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334336272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"alu:alu_inst\|lpm_divide:Div2\"" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334336607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|lpm_divide:Div2 " "Instantiated megafunction \"alu:alu_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334336607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334336607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334336607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334336607 ""}  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724334336607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334336688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334336688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334336732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334336732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334336844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334336844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"alu:alu_inst\|lpm_divide:Div1\"" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334337259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|lpm_divide:Div1 " "Instantiated megafunction \"alu:alu_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334337259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334337259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334337259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334337259 ""}  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724334337259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334337333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334337333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334337386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334337386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334337480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334337480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:alu_inst\|lpm_mult:Mult0\"" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334337831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:alu_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334337831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334337831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334337831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334337831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334337831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334337831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334337831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334337831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334337831 ""}  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724334337831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334337909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334337909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:alu_inst\|lpm_divide:Div0\"" {  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334338160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|lpm_divide:Div0 " "Instantiated megafunction \"alu:alu_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334338160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334338160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334338160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724334338160 ""}  } { { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724334338160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/lpm_divide_jkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334338220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334338220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334338253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334338253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_aaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724334338328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334338328 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "Synthesized away node \"alu:alu_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 60 -1 0 } } { "../rtl/calculator_top.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/calculator_top.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334338824 "|calculator_top|alu:alu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "Synthesized away node \"alu:alu_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "D:/git-repository/fpga_training/calculator/prj/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../rtl/alu.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/alu.v" 60 -1 0 } } { "../rtl/calculator_top.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/calculator_top.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334338824 "|calculator_top|alu:alu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1724334338824 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1724334338824 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "36 " "Ignored 36 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "36 " "Ignored 36 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1724334339538 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1724334339538 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../rtl/calculator_top.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/calculator_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724334341884 "|calculator_top|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724334341884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724334342185 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724334344531 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 127 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 132 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 137 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 142 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 142 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu_inst\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"alu:alu_inst\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/git-repository/fpga_training/calculator/prj/db/alt_u_div_67f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1724334344564 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1724334344564 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724334345028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724334345028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4079 " "Implemented 4079 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724334345416 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724334345416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4051 " "Implemented 4051 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724334345416 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1724334345416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724334345416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724334345459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 21:45:45 2024 " "Processing ended: Thu Aug 22 21:45:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724334345459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724334345459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724334345459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724334345459 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1724334348470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724334348471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 21:45:46 2024 " "Processing started: Thu Aug 22 21:45:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724334348471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1724334348471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off calculator -c calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1724334348471 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1724334348744 ""}
{ "Info" "0" "" "Project  = calculator" {  } {  } 0 0 "Project  = calculator" 0 0 "Fitter" 0 0 1724334348745 ""}
{ "Info" "0" "" "Revision = calculator" {  } {  } 0 0 "Revision = calculator" 0 0 "Fitter" 0 0 1724334348745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1724334348873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724334348874 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "calculator EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724334348900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724334348978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724334348978 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724334349177 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724334349194 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724334349525 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724334349525 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724334349525 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1724334349525 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/calculator/prj/" { { 0 { 0 ""} 0 9282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724334349535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/calculator/prj/" { { 0 { 0 ""} 0 9284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724334349535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/calculator/prj/" { { 0 { 0 ""} 0 9286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724334349535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/calculator/prj/" { { 0 { 0 ""} 0 9288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724334349535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/calculator/prj/" { { 0 { 0 ""} 0 9290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724334349535 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1724334349535 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724334349538 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "calculator.sdc " "Synopsys Design Constraints File file not found: 'calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1724334350578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1724334350578 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1724334350612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1724334350612 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1724334350613 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724334350878 ""}  } { { "../rtl/calculator_top.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/calculator_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/calculator/prj/" { { 0 { 0 ""} 0 9277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724334350878 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard_scan:keyboard_scan_inst\|clk_1khz  " "Automatically promoted node keyboard_scan:keyboard_scan_inst\|clk_1khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724334350878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard_scan:keyboard_scan_inst\|clk_1khz~0 " "Destination node keyboard_scan:keyboard_scan_inst\|clk_1khz~0" {  } { { "../rtl/keyboard_scan.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/calculator/prj/" { { 0 { 0 ""} 0 3655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724334350878 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1724334350878 ""}  } { { "../rtl/keyboard_scan.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/keyboard_scan.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/calculator/prj/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724334350878 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out  " "Automatically promoted node seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724334350878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out~0 " "Destination node seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out~0" {  } { { "../rtl/div_clk.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/div_clk.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/calculator/prj/" { { 0 { 0 ""} 0 3737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724334350878 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1724334350878 ""}  } { { "../rtl/div_clk.v" "" { Text "D:/git-repository/fpga_training/calculator/rtl/div_clk.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/calculator/prj/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724334350878 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724334351340 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724334351342 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724334351342 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724334351344 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724334351346 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724334351348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724334351466 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1724334351468 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724334351468 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724334351582 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1724334351605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724334352318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724334353067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1724334353101 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1724334361114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724334361114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1724334361890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/git-repository/fpga_training/calculator/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1724334364081 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1724334364081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1724334367025 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1724334367025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724334367030 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.35 " "Total time spent on timing analysis during the Fitter is 2.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724334367232 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724334367282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724334367753 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724334367756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724334368419 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724334369280 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git-repository/fpga_training/calculator/prj/output_files/calculator.fit.smsg " "Generated suppressed messages file D:/git-repository/fpga_training/calculator/prj/output_files/calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724334370280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5695 " "Peak virtual memory: 5695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724334371310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 21:46:11 2024 " "Processing ended: Thu Aug 22 21:46:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724334371310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724334371310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724334371310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724334371310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1724334373998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724334373998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 21:46:12 2024 " "Processing started: Thu Aug 22 21:46:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724334373998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1724334373998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off calculator -c calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1724334373999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1724334374710 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1724334375260 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1724334375293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724334376324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 21:46:16 2024 " "Processing ended: Thu Aug 22 21:46:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724334376324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724334376324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724334376324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1724334376324 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1724334377075 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1724334379369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724334379369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 21:46:17 2024 " "Processing started: Thu Aug 22 21:46:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724334379369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1724334379369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta calculator -c calculator " "Command: quartus_sta calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1724334379370 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1724334379605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1724334379938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1724334379938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724334380004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724334380004 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "calculator.sdc " "Synopsys Design Constraints File file not found: 'calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1724334380348 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1724334380348 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724334380359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard_scan:keyboard_scan_inst\|clk_1khz keyboard_scan:keyboard_scan_inst\|clk_1khz " "create_clock -period 1.000 -name keyboard_scan:keyboard_scan_inst\|clk_1khz keyboard_scan:keyboard_scan_inst\|clk_1khz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724334380359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out " "create_clock -period 1.000 -name seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724334380359 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724334380359 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1724334380377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724334380377 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1724334380379 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1724334380390 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1724334380514 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1724334380514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -83.613 " "Worst-case setup slack is -83.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -83.613           -3177.366 sys_clk  " "  -83.613           -3177.366 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.901             -31.434 keyboard_scan:keyboard_scan_inst\|clk_1khz  " "   -1.901             -31.434 keyboard_scan:keyboard_scan_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583             -13.757 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out  " "   -1.583             -13.757 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724334380517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 keyboard_scan:keyboard_scan_inst\|clk_1khz  " "    0.454               0.000 keyboard_scan:keyboard_scan_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 sys_clk  " "    0.454               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out  " "    0.526               0.000 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724334380529 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724334380533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724334380536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -356.906 sys_clk  " "   -3.000            -356.906 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 keyboard_scan:keyboard_scan_inst\|clk_1khz  " "   -1.487             -29.740 keyboard_scan:keyboard_scan_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out  " "   -1.487             -19.331 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334380539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724334380539 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1724334381092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1724334381131 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1724334381835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724334382061 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1724334382099 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1724334382099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -75.891 " "Worst-case setup slack is -75.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -75.891           -2910.840 sys_clk  " "  -75.891           -2910.840 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.718             -28.272 keyboard_scan:keyboard_scan_inst\|clk_1khz  " "   -1.718             -28.272 keyboard_scan:keyboard_scan_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428             -12.200 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out  " "   -1.428             -12.200 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724334382104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 keyboard_scan:keyboard_scan_inst\|clk_1khz  " "    0.402               0.000 keyboard_scan:keyboard_scan_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 sys_clk  " "    0.403               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out  " "    0.489               0.000 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724334382119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724334382124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724334382129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -356.906 sys_clk  " "   -3.000            -356.906 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 keyboard_scan:keyboard_scan_inst\|clk_1khz  " "   -1.487             -29.740 keyboard_scan:keyboard_scan_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out  " "   -1.487             -19.331 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724334382133 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1724334382737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724334382920 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1724334382931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1724334382931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.590 " "Worst-case setup slack is -35.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.590           -1232.811 sys_clk  " "  -35.590           -1232.811 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277              -2.806 keyboard_scan:keyboard_scan_inst\|clk_1khz  " "   -0.277              -2.806 keyboard_scan:keyboard_scan_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -0.467 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out  " "   -0.133              -0.467 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724334382942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 keyboard_scan:keyboard_scan_inst\|clk_1khz  " "    0.187               0.000 keyboard_scan:keyboard_scan_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 sys_clk  " "    0.187               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out  " "    0.214               0.000 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724334382957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724334382963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724334382969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -257.128 sys_clk  " "   -3.000            -257.128 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 keyboard_scan:keyboard_scan_inst\|clk_1khz  " "   -1.000             -20.000 keyboard_scan:keyboard_scan_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out  " "   -1.000             -13.000 seven_tube:seven_tube_inst\|div_clk:div_clk_dut\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724334382974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724334382974 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724334384268 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724334384269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724334384397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 21:46:24 2024 " "Processing ended: Thu Aug 22 21:46:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724334384397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724334384397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724334384397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1724334384397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1724334387024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724334387025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 21:46:25 2024 " "Processing started: Thu Aug 22 21:46:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724334387025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1724334387025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off calculator -c calculator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1724334387025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1724334387939 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "calculator.vo D:/git-repository/fpga_training/calculator/prj/simulation/questa/ simulation " "Generated file calculator.vo in folder \"D:/git-repository/fpga_training/calculator/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1724334388590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724334388658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 21:46:28 2024 " "Processing ended: Thu Aug 22 21:46:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724334388658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724334388658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724334388658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1724334388658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1724334391141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724334391142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 21:46:29 2024 " "Processing started: Thu Aug 22 21:46:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724334391142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724334391142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp calculator -c calculator --netlist_type=sgate " "Command: quartus_npp calculator -c calculator --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724334391142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1724334391534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724334391600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 21:46:31 2024 " "Processing ended: Thu Aug 22 21:46:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724334391600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724334391600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724334391600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724334391600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1724334393856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724334393857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 21:46:32 2024 " "Processing started: Thu Aug 22 21:46:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724334393857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724334393857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp calculator -c calculator --netlist_type=atom_map " "Command: quartus_npp calculator -c calculator --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724334393857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1724334394230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724334394426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 21:46:34 2024 " "Processing ended: Thu Aug 22 21:46:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724334394426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724334394426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724334394426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724334394426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1724334396614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724334396614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 21:46:35 2024 " "Processing started: Thu Aug 22 21:46:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724334396614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724334396614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp calculator -c calculator --netlist_type=atom_fit " "Command: quartus_npp calculator -c calculator --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724334396614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1724334397015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724334397228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 21:46:37 2024 " "Processing ended: Thu Aug 22 21:46:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724334397228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724334397228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724334397228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724334397228 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724334397864 ""}
