create_project qec_multi_fpga /home/alex/Documents/Yale/Research/Vivado/qec_multi_fpga -part xczu7ev-ffvc1156-2-e
set_property board_part xilinx.com:zcu106:part0:2.6 [current_project]
add_files -norecurse {/home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/decoder_stage_controller_partial.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/standard_planar_code_2d_right.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/tree_compare_solver.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/get_boundry_cardinality_3d.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/pu_arbitration.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/neighbor_link.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/fifo_fwft.v /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/tree_distance_3d_solver.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/blocking_channel.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/final_arbitration.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/nonblocking_channel.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/standard_planar_code_2d_left.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/neigbor_link_fifo.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/standard_planar_code_2d_no_fast_channel_with_stage_controller.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/parameters.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/nonoblockingchannel_fifo.sv /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/processing_unit.sv}
add_files -norecurse /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/sources_1/new/standard_planar_code_2d_no_fast_channel_synthesizable_top.sv
set_property top standard_planar_code_3d_no_fast_channel_synthesizable_top [current_fileset]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/alex/Documents/Yale/Research/qec_fpga/distributed_union_find/distributed_union_find.srcs/test_benches/bench_decoder.sv
update_compile_order -fileset sources_1
