#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Mon Apr 28 12:44:35 2014
# Process ID: 15141
# Log file: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/vivado.log
# Journal file: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.xpr
open_bd_design {/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd}
set_property ip_repo_paths  {/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/hhb_ip_repository/hhb_query /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/hhb_ip_repository/hwfreqscale_simple_adder} [current_fileset]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv sfleming:HHB:hwfreqscale_simple_adder:1.0 hwfreqscale_simple_adder_0
endgroup
set_property location {2 536 202} [get_bd_cells hwfreqscale_simple_adder_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
endgroup
connect_bd_intf_net [get_bd_intf_pins hwfreqscale_simple_adder_0/S_AXI_BUS_A] [get_bd_intf_pins axi_clock_converter_0/M_AXI]
set_property location {6 1963 277} [get_bd_cells axi_clock_converter_0]
set_property location {6 1828 -88} [get_bd_cells hwfreqscale_simple_adder_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
delete_bd_objs [get_bd_intf_nets axi_clock_converter_0_M_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_GP0" }  [get_bd_intf_pins axi_clock_converter_0/M_AXI]
delete_bd_objs [get_bd_intf_nets axi_clock_converter_0_M_AXI] [get_bd_cells axi_clock_converter_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins hwfreqscale_simple_adder_0/S_AXI_BUS_A]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.1 clk_wiz_0
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5.000}] [get_bd_cells clk_wiz_0]
endgroup
set_property location {4 1477 160} [get_bd_cells hwfreqscale_simple_adder_0]
set_property location {2 947 100} [get_bd_cells clk_wiz_0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_cells hwfreqscale_simple_adder_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
report_ip_status -name ip_status_1 
current_bd_design zynq_system
upgrade_bd_cells [get_bd_cells [list /hhb_query_0 ] ]
report_ip_status -name ip_status_1 
startgroup
create_bd_cell -type ip -vlnv sfleming:HHB:hwfreqscale_simple_adder:1.0 hwfreqscale_simple_adder_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins hwfreqscale_simple_adder_0/aclk]
connect_bd_intf_net [get_bd_intf_pins hwfreqscale_simple_adder_0/S_AXI_BUS_A] [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins hwfreqscale_simple_adder_0/aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins processing_system7_0_axi_periph/M01_ACLK]
disconnect_bd_net /rst_processing_system7_0_50M_peripheral_aresetn [get_bd_pins processing_system7_0_axi_periph/M01_ARESETN]
set_property location {2 973 651} [get_bd_cells hwfreqscale_simple_adder_0]
set_property location {2 732 546} [get_bd_cells hwfreqscale_simple_adder_0]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins processing_system7_0_axi_periph/M01_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_bd_design {/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd}
set_property location {-11 588} [get_bd_ports reset_rtl]
validate_bd_design
assign_bd_address [get_bd_addr_segs {hwfreqscale_simple_adder_0/S_AXI_BUS_A/Reg }]
assign_bd_address
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
delete_bd_objs [get_bd_nets reset_rtl_1]
delete_bd_objs [get_bd_ports reset_rtl]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
delete_bd_objs [get_bd_nets reset_rtl_1]
delete_bd_objs [get_bd_ports reset_rtl]
connect_bd_net [get_bd_pins clk_wiz_0/reset] [get_bd_pins rst_processing_system7_0_50M/mb_reset]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/configuration_bitstreams/hhb_example_system.bit
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5.000}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/configuration_bitstreams/hhb_example_system.bit
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.1 clk_wiz_1
endgroup
delete_bd_objs [get_bd_cells clk_wiz_1]
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.USE_DYN_RECONFIG {true} CONFIG.INTERFACE_SELECTION {Enable_AXI}] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_mb_reset]
endgroup
save_bd_design
