# compile verilog/system verilog design source files
sv xil_defaultlib  "D:/IDE/vivado/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/ClockedNegativeOneShot.v" --include "../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/DelayTimeReset.v" --include "../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/ClockedPositiveOneShot.v" --include "../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2templatesources/ControllerReadTMP101template.v" --include "../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../lab2ph2tmp101summer2021template.srcs/sim_1/imports/lab2phase2sources/ControllerReadTMP101_tb.v" --include "../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
