INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/Users/renan/Desktop/teste/nmp_axi4l_ip\nmp_axi4l_ip.hlsrun_csim_summary, at 07/31/24 15:35:19
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir C:/Users/renan/Desktop/teste/nmp_axi4l_ip -config C:/Users/renan/Desktop/teste/hls_config.cfg -cmdlineconfig C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/config.cmdline
INFO: [HLS 200-10] For user 'renan' on host 'desktop-k5rpcpk' (Windows NT_amd64 version 10.0) on Wed Jul 31 15:35:22 -0300 2024
INFO: [HLS 200-10] In directory 'C:/Users/renan/Desktop/teste'
INFO: [HLS 200-2005] Using work_dir C:/Users/renan/Desktop/teste/nmp_axi4l_ip 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\renan\Desktop\teste\assert.h' from C:/Users/renan/Desktop/teste/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/renan/Desktop/teste/assert.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\renan\Desktop\teste\axi4_lite.h' from C:/Users/renan/Desktop/teste/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/renan/Desktop/teste/axi4_lite.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\renan\Desktop\teste\bram.cpp' from C:/Users/renan/Desktop/teste/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/renan/Desktop/teste/bram.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\renan\Desktop\teste\nmp_axi4l_ip.cpp' from C:/Users/renan/Desktop/teste/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/Users/renan/Desktop/teste/nmp_axi4l_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\renan\Desktop\teste\skidbuffer.cpp' from C:/Users/renan/Desktop/teste/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/Users/renan/Desktop/teste/skidbuffer.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\renan\Desktop\teste\nmp_axi4l_ip_tb.cpp' from C:/Users/renan/Desktop/teste/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/renan/Desktop/teste/nmp_axi4l_ip_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=nmp_axi4l_ip' from C:/Users/renan/Desktop/teste/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/renan/Desktop/teste/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z007sclg225-2' from C:/Users/renan/Desktop/teste/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/renan/Desktop/teste/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from C:/Users/renan/Desktop/teste/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/renan/Desktop/teste/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/renan/Desktop/teste/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'sim.O=0' from C:/Users/renan/Desktop/teste/hls_config.cfg(14)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [SIM 211-200] Cleaning
[ Cleaned build and execution files ]
INFO: [SIM 211-200] Compiling source code bram.cpp as hardware code with instrumentation
INFO: [SIM 211-200] Compiling source code nmp_axi4l_ip.cpp as hardware code with instrumentation
INFO: [SIM 211-200] Compiling source code skidbuffer.cpp as hardware code with instrumentation
INFO: [SIM 211-200] Compiling source code nmp_axi4l_ip_tb.cpp as test bench code with instrumentation
INFO: [SIM 211-200] Compiling source code bram.cpp as test bench code with instrumentation
INFO: [SIM 211-200] Compiling source code nmp_axi4l_ip.cpp as test bench code with instrumentation
INFO: [SIM 211-200] Compiling source code skidbuffer.cpp as test bench code with instrumentation
In file included from nmp_axi4l_ip.cpp:3:
./assert.h:5:9: warning: 'assert' macro redefined [-Wmacro-redefined]
#define assert(expression) ((void)0)
        ^
C:\Xilinx\Vitis_HLS\2024.1\tps\mingw\10.0.0\win64.o\nt/x86_64-w64-mingw32/include/assert.h:50:9: note: previous definition is here
#define assert(_Expression) \
        ^
1 warning generated.
INFO: [SIM 211-200] Linking hardware code
INFO: [SIM 211-200] Transforming hardware bitcode
INFO: [SIM 211-200] Linking executable
INFO: [SIM 211-200] Determining source code dependencies
INFO: [SIM 211-200] Generating static call graph
INFO: [SIM 211-200] Analyzing Interfaces
INFO: [SIM 211-200] Running executable
Read: 0xadbee123
INFO: [SIM 211-200] Analyzing trace data
INFO: [SIM 211-208] Running Code Analyzer
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 20.3 seconds; peak allocated memory: 174.410 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 24s
