Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 10 01:43:48 2020
| Host         : DESKTOP-AN2HNRA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    60 |
|    Minimum number of control sets                        |    60 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   237 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    60 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    59 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |             188 |          102 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------------------+-------------------+------------------+----------------+
|         Clock Signal         |              Enable Signal              |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------------------+-------------------+------------------+----------------+
|  not_so_slow/slowclk/clk_out | seg5/x/ct_1/CE0_0                       |                   |                3 |              4 |
|  not_so_slow/slowclk/clk_out |                                         | vga/h/ct_2/FF_1_1 |                3 |              4 |
|  not_so_slow/slowclk/clk_out | seg4/x/ct_1/CE0_0                       |                   |                3 |              4 |
|  not_so_slow/slowclk/clk_out | seg5/x/ct_2/CE0                         |                   |                1 |              4 |
|  not_so_slow/slowclk/clk_out | seg4/x/ct_2/CE0                         |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg4/y/ct_1/CE0                         |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg4/y/ct_1/CE0_1                       |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | sm/CE0_0                                |                   |                1 |              4 |
|  not_so_slow/slowclk/clk_out | seg5/y/ct_1/CE0_1                       |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg5/y/ct_1/CE0                         |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg6/x/ct_1/CE0_0                       |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg6/x/ct_2/CE0                         |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg6/y/ct_1/CE0_1                       |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg6/y/ct_1/CE0                         |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg0/x/ct_1/CE0_0                       |                   |                3 |              4 |
|  not_so_slow/slowclk/clk_out | sm/CE0                                  |                   |                1 |              4 |
|  not_so_slow/slowclk/clk_out | sm/CE0_10                               |                   |                1 |              4 |
|  not_so_slow/slowclk/clk_out | sm/CE0_2                                |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | sm/CE0_6                                |                   |                1 |              4 |
|  not_so_slow/slowclk/clk_out | sm/CE0_8                                |                   |                1 |              4 |
|  not_so_slow/slowclk/clk_out | sm/CE0_4                                |                   |                1 |              4 |
|  not_so_slow/slowclk/clk_out | sm/R1                                   |                   |                1 |              4 |
|  not_so_slow/slowclk/clk_out | sm/R1                                   | sm/resetScore     |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg2/x/ct_2/CE0                         |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg2/y/ct_1/CE0                         |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg2/y/ct_1/CE0_1                       |                   |                3 |              4 |
|  not_so_slow/slowclk/clk_out | seg3/y/ct_1/CE0                         |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg3/y/ct_1/CE0_1                       |                   |                3 |              4 |
|  not_so_slow/slowclk/clk_out | seg3/x/ct_1/CE0_0                       |                   |                3 |              4 |
|  not_so_slow/slowclk/clk_out | seg3/x/ct_2/CE0                         |                   |                3 |              4 |
|  not_so_slow/slowclk/clk_out | vga/v/ct_2/Up04_out                     | vga/v/ct_3/resetV |                2 |              4 |
|  not_so_slow/slowclk/clk_out | vga/v/ct_1/Up0                          | vga/v/ct_3/resetV |                1 |              4 |
|  not_so_slow/slowclk/clk_out | vga/h/ct_1/u1_0                         | vga/h/ct_2/FF_1_1 |                2 |              4 |
|  not_so_slow/slowclk/clk_out | vga/h/ct_2/CE0_10                       |                   |                4 |              4 |
|  not_so_slow/slowclk/clk_out | vga/h/ct_2/CE0_11                       |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | vga/h/ct_2/CE0_6                        |                   |                3 |              4 |
|  not_so_slow/slowclk/clk_out | vga/h/ct_2/CE0_7                        |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | vga/h/ct_2/CE0_8                        |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | vga/h/ct_2/CE0_9                        |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | vga/h/ct_2/CE0                          |                   |                4 |              4 |
|  not_so_slow/slowclk/clk_out | vga/h/ct_2/Up04_out                     | vga/h/ct_2/FF_1_1 |                1 |              4 |
|  not_so_slow/slowclk/clk_out | vga/h/ct_2/FF_1_1                       | vga/v/ct_3/resetV |                3 |              4 |
|  not_so_slow/slowclk/clk_out | vga/h/ct_2/FF_4_14                      | sm/R0             |                1 |              4 |
|  not_so_slow/slowclk/clk_out | seg2/x/ct_1/CE0_0                       |                   |                3 |              4 |
|  not_so_slow/slowclk/clk_out | seg0/y/ct_1/CE0_1                       |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg0/y/ct_1/CE0                         |                   |                3 |              4 |
|  not_so_slow/slowclk/clk_out | seg1/x/ct_1/CE0_0                       |                   |                3 |              4 |
|  not_so_slow/slowclk/clk_out | seg1/x/ct_2/CE0                         |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg1/y/ct_1/CE0_1                       |                   |                3 |              4 |
|  not_so_slow/slowclk/clk_out | seg1/y/ct_1/CE0                         |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | seg0/x/ct_2/CE0                         |                   |                3 |              4 |
|  not_so_slow/slowclk/clk_out | score/ct_1/Up09_out                     | sm/resetScore     |                1 |              4 |
|  not_so_slow/slowclk/clk_out | score/ct_2/Up0                          | sm/resetScore     |                2 |              4 |
|  not_so_slow/slowclk/clk_out | score/ct_3/Up012_out                    | sm/resetScore     |                1 |              4 |
|  not_so_slow/slowclk/clk_out | timer/ct_1/CE0                          | sm/R0             |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_38/I_36_31_n_0 |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_39/CEO         |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_40/CEO         |                   |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_45/CEO         |                   |                1 |              4 |
|  not_so_slow/slowclk/clk_out |                                         |                   |                9 |             15 |
+------------------------------+-----------------------------------------+-------------------+------------------+----------------+


