

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_68_1'
================================================================
* Date:           Tue Feb  8 11:02:30 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1  |        3|        3|         3|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      65|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      12|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      12|     110|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln68_fu_126_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln69_fu_115_p2   |         +|   0|  0|  13|           6|           6|
    |empty_64_fu_171_p2   |       and|   0|  0|   2|           1|           1|
    |res_2_fu_177_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln68_fu_105_p2  |      icmp|   0|  0|   8|           2|           2|
    |notlhs500_fu_155_p2  |      icmp|   0|  0|  11|           8|           2|
    |notrhs501_fu_161_p2  |      icmp|   0|  0|  16|          23|           1|
    |empty_63_fu_167_p2   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  65|          45|          17|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_29    |   9|          2|    2|          4|
    |i_fu_48                  |   9|          2|    2|          4|
    |res_reg_78               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    7|         14|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_48                           |  2|   0|    2|          0|
    |icmp_ln68_reg_190                 |  1|   0|    1|          0|
    |icmp_ln68_reg_190_pp0_iter1_reg   |  1|   0|    1|          0|
    |notlhs500_reg_204                 |  1|   0|    1|          0|
    |notrhs501_reg_209                 |  1|   0|    1|          0|
    |res_reg_78                        |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 12|   0|   12|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_4235_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_4235_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_4235_p_opcode  |  out|    5|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_4235_p_dout0   |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_4235_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_68_1|  return value|
|sub_ln542             |   in|    6|     ap_none|                      sub_ln542|        scalar|
|b_num_address0        |  out|    6|   ap_memory|                          b_num|         array|
|b_num_ce0             |  out|    1|   ap_memory|                          b_num|         array|
|b_num_q0              |   in|   32|   ap_memory|                          b_num|         array|
|res_4_out             |  out|    1|      ap_vld|                      res_4_out|       pointer|
|res_4_out_ap_vld      |  out|    1|      ap_vld|                      res_4_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542"   --->   Operation 7 'read' 'sub_ln542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 1, i2 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader20"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_29 = load i2 %i" [../src/ban.cpp:68]   --->   Operation 10 'load' 'i_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.44ns)   --->   "%icmp_ln68 = icmp_eq  i2 %i_29, i2 3" [../src/ban.cpp:68]   --->   Operation 11 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split57_ifconv, void %_ZNK3BaneqEf.exit.loopexit.exitStub" [../src/ban.cpp:68]   --->   Operation 12 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i2 %i_29" [../src/ban.cpp:69]   --->   Operation 13 'zext' 'zext_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%add_ln69 = add i6 %sub_ln542_read, i6 %zext_ln69" [../src/ban.cpp:69]   --->   Operation 14 'add' 'add_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i6 %add_ln69" [../src/ban.cpp:69]   --->   Operation 15 'zext' 'zext_ln69_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln69_2" [../src/ban.cpp:69]   --->   Operation 16 'getelementptr' 'b_num_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:69]   --->   Operation 17 'load' 'b_num_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 18 [1/1] (0.54ns)   --->   "%add_ln68 = add i2 %i_29, i2 1" [../src/ban.cpp:68]   --->   Operation 18 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln68 = store i2 %add_ln68, i2 %i" [../src/ban.cpp:68]   --->   Operation 19 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%res = phi i1 %res_2, void %.split57_ifconv, i1 1, void %newFuncRoot"   --->   Operation 20 'phi' 'res' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:69]   --->   Operation 23 'load' 'b_num_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%b_num_load_10_to_int = bitcast i32 %b_num_load" [../src/ban.cpp:69]   --->   Operation 24 'bitcast' 'b_num_load_10_to_int' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_num_load_10_to_int, i32 23, i32 30" [../src/ban.cpp:69]   --->   Operation 25 'partselect' 'tmp_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_62 = trunc i32 %b_num_load_10_to_int" [../src/ban.cpp:69]   --->   Operation 26 'trunc' 'empty_62' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.84ns)   --->   "%notlhs500 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:69]   --->   Operation 27 'icmp' 'notlhs500' <Predicate = (!icmp_ln68)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.05ns)   --->   "%notrhs501 = icmp_eq  i23 %empty_62, i23 0" [../src/ban.cpp:69]   --->   Operation 28 'icmp' 'notrhs501' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [2/2] (2.78ns)   --->   "%tmp_134 = fcmp_oeq  i32 %b_num_load, i32 0" [../src/ban.cpp:69]   --->   Operation 29 'fcmp' 'tmp_134' <Predicate = (!icmp_ln68)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %res_4_out, i1 %res" [../src/ban.cpp:69]   --->   Operation 36 'write' 'write_ln69' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/ban.cpp:67]   --->   Operation 30 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%empty_63 = or i1 %notrhs501, i1 %notlhs500" [../src/ban.cpp:69]   --->   Operation 31 'or' 'empty_63' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/2] (2.78ns)   --->   "%tmp_134 = fcmp_oeq  i32 %b_num_load, i32 0" [../src/ban.cpp:69]   --->   Operation 32 'fcmp' 'tmp_134' <Predicate = (!icmp_ln68)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node res_2)   --->   "%empty_64 = and i1 %empty_63, i1 %tmp_134" [../src/ban.cpp:69]   --->   Operation 33 'and' 'empty_64' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_2 = and i1 %empty_64, i1 %res" [../src/ban.cpp:69]   --->   Operation 34 'and' 'res_2' <Predicate = (!icmp_ln68)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader20"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln542]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ res_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                    (alloca           ) [ 0100]
sub_ln542_read       (read             ) [ 0000]
store_ln0            (store            ) [ 0000]
br_ln0               (br               ) [ 0111]
i_29                 (load             ) [ 0000]
icmp_ln68            (icmp             ) [ 0111]
br_ln68              (br               ) [ 0000]
zext_ln69            (zext             ) [ 0000]
add_ln69             (add              ) [ 0000]
zext_ln69_2          (zext             ) [ 0000]
b_num_addr           (getelementptr    ) [ 0110]
add_ln68             (add              ) [ 0000]
store_ln68           (store            ) [ 0000]
res                  (phi              ) [ 0111]
specpipeline_ln0     (specpipeline     ) [ 0000]
empty                (speclooptripcount) [ 0000]
b_num_load           (load             ) [ 0101]
b_num_load_10_to_int (bitcast          ) [ 0000]
tmp_s                (partselect       ) [ 0000]
empty_62             (trunc            ) [ 0000]
notlhs500            (icmp             ) [ 0101]
notrhs501            (icmp             ) [ 0101]
specloopname_ln67    (specloopname     ) [ 0000]
empty_63             (or               ) [ 0000]
tmp_134              (fcmp             ) [ 0000]
empty_64             (and              ) [ 0000]
res_2                (and              ) [ 0111]
br_ln0               (br               ) [ 0111]
write_ln69           (write            ) [ 0000]
ret_ln0              (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln542">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln542"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_num">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_4_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_4_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sub_ln542_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="6" slack="0"/>
<pin id="54" dir="0" index="1" bw="6" slack="0"/>
<pin id="55" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln542_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln69_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="b_num_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="6" slack="0"/>
<pin id="69" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_num_load/1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="res_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="res_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="1" slack="1"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_134/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="2" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_29_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_29/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln68_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="2" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln69_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="0"/>
<pin id="113" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln69_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="2" slack="0"/>
<pin id="118" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln69_2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln68_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln68_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="b_num_load_10_to_int_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="b_num_load_10_to_int/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_s_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="0" index="3" bw="6" slack="0"/>
<pin id="146" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="empty_62_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_62/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="notlhs500_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs500/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="notrhs501_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="23" slack="0"/>
<pin id="163" dir="0" index="1" bw="23" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs501/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="empty_63_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="1" slack="1"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_63/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="empty_64_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_64/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="res_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="1"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="res_2/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="190" class="1005" name="icmp_ln68_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="194" class="1005" name="b_num_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="1"/>
<pin id="196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr "/>
</bind>
</comp>

<comp id="199" class="1005" name="b_num_load_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load "/>
</bind>
</comp>

<comp id="204" class="1005" name="notlhs500_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs500 "/>
</bind>
</comp>

<comp id="209" class="1005" name="notrhs501_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs501 "/>
</bind>
</comp>

<comp id="214" class="1005" name="res_2_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="46" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="89"><net_src comp="82" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="82" pin="4"/><net_sink comp="58" pin=2"/></net>

<net id="95"><net_src comp="72" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="52" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="111" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="130"><net_src comp="102" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="72" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="137" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="154"><net_src comp="137" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="141" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="151" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="91" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="78" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="48" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="193"><net_src comp="105" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="65" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="202"><net_src comp="72" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="207"><net_src comp="155" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="212"><net_src comp="161" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="217"><net_src comp="177" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="82" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_4_out | {2 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_68_1 : sub_ln542 | {1 }
	Port: main_Pipeline_VITIS_LOOP_68_1 : b_num | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_29 : 1
		icmp_ln68 : 2
		br_ln68 : 3
		zext_ln69 : 2
		add_ln69 : 3
		zext_ln69_2 : 4
		b_num_addr : 5
		b_num_load : 6
		add_ln68 : 2
		store_ln68 : 3
	State 2
		b_num_load_10_to_int : 1
		tmp_s : 2
		empty_62 : 2
		notlhs500 : 3
		notrhs501 : 3
		tmp_134 : 1
		write_ln69 : 1
	State 3
		empty_64 : 1
		res_2 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln68_fu_105     |    0    |    8    |
|   icmp   |      notlhs500_fu_155     |    0    |    11   |
|          |      notrhs501_fu_161     |    0    |    16   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln69_fu_115      |    0    |    13   |
|          |      add_ln68_fu_126      |    0    |    9    |
|----------|---------------------------|---------|---------|
|    and   |      empty_64_fu_171      |    0    |    2    |
|          |        res_2_fu_177       |    0    |    2    |
|----------|---------------------------|---------|---------|
|    or    |      empty_63_fu_167      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | sub_ln542_read_read_fu_52 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln69_write_fu_58  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   fcmp   |         grp_fu_91         |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln69_fu_111     |    0    |    0    |
|          |     zext_ln69_2_fu_121    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_s_fu_141       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |      empty_62_fu_151      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    63   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|b_num_addr_reg_194|    6   |
|b_num_load_reg_199|   32   |
|     i_reg_183    |    2   |
| icmp_ln68_reg_190|    1   |
| notlhs500_reg_204|    1   |
| notrhs501_reg_209|    1   |
|   res_2_reg_214  |    1   |
|    res_reg_78    |    1   |
+------------------+--------+
|       Total      |   45   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |   6  |   12   ||    9    |
|    res_reg_78    |  p0  |   2  |   1  |    2   ||    9    |
|     grp_fu_91    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   78   ||  1.281  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   63   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   45   |   90   |
+-----------+--------+--------+--------+
