[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Sat Oct 16 16:41:31 2021
[*]
[dumpfile] "/Users/damien/workspace/hdl/axi-crossbar/test/svut/axicb_crossbar_top_testbench.vcd"
[dumpfile_mtime] "Sat Oct 16 16:14:49 2021"
[dumpfile_size] 40307501
[savefile] "/Users/damien/workspace/hdl/axi-crossbar/test/svut/axicb_crossbar_top_testbench.gtkw"
[timestart] 0
[size] 2560 1440
[pos] -1 -1
*-14.858332 54000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] axicb_crossbar_top_testbench.
[treeopen] axicb_crossbar_top_testbench.dut.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].
[treeopen] axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_round_robin.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].rch_round_robin.
[treeopen] axicb_crossbar_top_testbench.MST_GEN[1].
[treeopen] MST_GEN[2].
[treeopen] MST_GEN[3].
[treeopen] wch_round_robin.
[sst_width] 638
[signals_width] 254
[sst_expanded] 1
[sst_vpaned_height] 415
@28
mst_driver0.aclk
mst_driver0.aresetn
@420
axicb_crossbar_top_testbench.timeout
axicb_crossbar_top_testbench.nb_reqs
@c00200
-Driver 0
@28
mst_driver0.en
@22
mst_driver0.aw_lfsr[31:0]
mst_driver0.awvalid_lfsr[31:0]
mst_driver0.awid_cnt[7:0]
[color] 7
mst_driver0.awaddr[7:0]
mst_driver0.awid[7:0]
@28
mst_driver0.awvalid
mst_driver0.awready
@22
mst_driver0.wdata[31:0]
mst_driver0.wstrb[3:0]
@28
mst_driver0.wlast
mst_driver0.wvalid
mst_driver0.wready
@c00028
mst_driver0.bresp[1:0]
@28
(0)mst_driver0.bresp[1:0]
(1)mst_driver0.bresp[1:0]
@1401200
-group_end
@c00022
mst_driver0.bid[7:0]
@28
(0)mst_driver0.bid[7:0]
(1)mst_driver0.bid[7:0]
(2)mst_driver0.bid[7:0]
(3)mst_driver0.bid[7:0]
(4)mst_driver0.bid[7:0]
(5)mst_driver0.bid[7:0]
(6)mst_driver0.bid[7:0]
(7)mst_driver0.bid[7:0]
@1401200
-group_end
@28
mst_driver0.bvalid
mst_driver0.bready
@1401200
-Driver 0
@c00200
-Monitor 0
@22
slv_monitor0.aw_lfsr[31:0]
[color] 7
slv_monitor0.awaddr[7:0]
slv_monitor0.awid[7:0]
slv_monitor0.awready_lfsr[31:0]
@28
slv_monitor0.awvalid
slv_monitor0.awready
@22
slv_monitor0.wdata[31:0]
slv_monitor0.wstrb[3:0]
@28
slv_monitor0.wlast
slv_monitor0.wvalid
slv_monitor0.wready
@22
slv_monitor0.bid[7:0]
@28
slv_monitor0.bvalid
slv_monitor0.bready
slv_monitor0.b_empty
slv_monitor0.b_full
@22
slv_monitor0.bvalid_lfsr[31:0]
slv_monitor0.b_lfsr[31:0]
@28
slv_monitor0.bresp[1:0]
@1401200
-Monitor 0
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.sl_bch[39:0]
axicb_crossbar_top_testbench.dut.switchs.sl_bready[15:0]
@c00022
axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
@28
(0)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(1)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(2)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(3)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(4)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(5)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(6)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(7)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(8)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(9)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(10)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(11)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(12)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(13)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(14)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
(15)axicb_crossbar_top_testbench.dut.switchs.sl_bvalid[15:0]
@1401200
-group_end
@c00022
axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
@28
(0)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(1)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(2)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(3)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(4)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(5)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(6)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(7)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(8)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(9)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(10)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(11)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(12)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(13)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(14)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(15)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(16)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(17)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(18)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(19)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(20)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(21)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(22)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(23)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(24)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(25)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(26)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(27)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(28)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(29)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(30)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(31)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(32)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(33)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(34)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(35)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(36)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(37)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(38)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
(39)axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
@1401200
-group_end
@22
axicb_crossbar_top_testbench.dut.switchs.o_bready[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_bvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.ml_bready[15:0]
axicb_crossbar_top_testbench.dut.switchs.ml_bvalid[15:0]
@200
-
@c00200
-mst0 switch
-wch round robin
@28
wch_round_robin.en
@22
wch_round_robin.req[3:0]
wch_round_robin.grant[3:0]
wch_round_robin.mask[3:0]
wch_round_robin.masked[3:0]
@28
wch_round_robin.selected
@1401200
-wch round robin
@c00200
-bch round robin
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_round_robin.en
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_round_robin.req[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_round_robin.grant[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_round_robin.mask[3:0]
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_round_robin.masked[3:0]
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.bch_round_robin.selected
@1401200
-bch round robin
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_bch[9:0]
@28
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_bready
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.i_bvalid
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bch[39:0]
@c00022
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bready[3:0]
@28
(0)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bready[3:0]
(1)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bready[3:0]
(2)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bready[3:0]
(3)axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bready[3:0]
@1401200
-group_end
@22
axicb_crossbar_top_testbench.dut.switchs.MST_GEN[0].mst_switch.o_bvalid[3:0]
@1401200
-mst0 switch
@200
-
@c00200
-slv 0 interface
@22
axicb_crossbar_top_testbench.dut.slv0_if.o_bid[7:0]
@28
axicb_crossbar_top_testbench.dut.slv0_if.o_bready
axicb_crossbar_top_testbench.dut.slv0_if.o_bresp[1:0]
axicb_crossbar_top_testbench.dut.slv0_if.o_bvalid
@22
axicb_crossbar_top_testbench.dut.slv0_if.i_bch[9:0]
@28
axicb_crossbar_top_testbench.dut.slv0_if.i_bready
axicb_crossbar_top_testbench.dut.slv0_if.i_bvalid
@1401200
-slv 0 interface
@22
axicb_crossbar_top_testbench.dut.switchs.o_bch[39:0]
axicb_crossbar_top_testbench.dut.switchs.o_bready[3:0]
axicb_crossbar_top_testbench.dut.switchs.o_bvalid[3:0]
axicb_crossbar_top_testbench.dut.o_bch[39:0]
axicb_crossbar_top_testbench.dut.o_bready[3:0]
axicb_crossbar_top_testbench.dut.o_bvalid[3:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.slv0_bid[7:0]
@28
axicb_crossbar_top_testbench.dut.slv0_bready
axicb_crossbar_top_testbench.dut.slv0_bresp[1:0]
axicb_crossbar_top_testbench.dut.slv0_bvalid
@200
-
@22
axicb_crossbar_top_testbench.dut.slv1_bid[7:0]
@28
axicb_crossbar_top_testbench.dut.slv1_bready
axicb_crossbar_top_testbench.dut.slv1_bresp[1:0]
axicb_crossbar_top_testbench.dut.slv1_bvalid
@200
-
@22
axicb_crossbar_top_testbench.dut.slv2_bid[7:0]
@28
axicb_crossbar_top_testbench.dut.slv2_bready
axicb_crossbar_top_testbench.dut.slv2_bresp[1:0]
axicb_crossbar_top_testbench.dut.slv2_bvalid
@200
-
@22
axicb_crossbar_top_testbench.dut.slv3_bid[7:0]
@28
axicb_crossbar_top_testbench.dut.slv3_bready
@29
axicb_crossbar_top_testbench.dut.slv3_bresp[1:0]
@28
axicb_crossbar_top_testbench.dut.slv3_bvalid
@200
-
@22
axicb_crossbar_top_testbench.dut.slv0_awaddr[7:0]
axicb_crossbar_top_testbench.dut.slv0_awid[7:0]
@28
axicb_crossbar_top_testbench.dut.slv0_awready
axicb_crossbar_top_testbench.dut.slv0_awvalid
@200
-
@22
axicb_crossbar_top_testbench.dut.slv1_awaddr[7:0]
axicb_crossbar_top_testbench.dut.slv1_awid[7:0]
@28
axicb_crossbar_top_testbench.dut.slv1_awready
axicb_crossbar_top_testbench.dut.slv1_awvalid
@200
-
@22
axicb_crossbar_top_testbench.dut.slv2_awaddr[7:0]
axicb_crossbar_top_testbench.dut.slv2_awid[7:0]
@28
axicb_crossbar_top_testbench.dut.slv2_awready
axicb_crossbar_top_testbench.dut.slv2_awvalid
@200
-
@22
axicb_crossbar_top_testbench.dut.slv3_awaddr[7:0]
axicb_crossbar_top_testbench.dut.slv3_awid[7:0]
@28
axicb_crossbar_top_testbench.dut.slv3_awready
axicb_crossbar_top_testbench.dut.slv3_awvalid
[pattern_trace] 1
[pattern_trace] 0
