
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+46 (git sha1 8bde6ac17, clang++ 18.1.8 -fPIC -O3)

-- Running command `verilog_defaults -add -I./' --

-- Running command `read_verilog -sv top.sv control.sv motor_drv.sv servo_pdm.sv' --

1. Executing Verilog-2005 frontend: top.sv
Parsing SystemVerilog input from `top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
top.sv:17: Warning: Identifier `\clk' is implicitly declared.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: control.sv
Parsing SystemVerilog input from `control.sv' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: motor_drv.sv
Parsing SystemVerilog input from `motor_drv.sv' to AST representation.
Generating RTLIL representation for module `\motor_drv'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: servo_pdm.sv
Parsing SystemVerilog input from `servo_pdm.sv' to AST representation.
Generating RTLIL representation for module `\servo_pdm'.
Successfully finished Verilog frontend.

-- Running command `read_verilog ir_decoder2.v' --

5. Executing Verilog-2005 frontend: ir_decoder2.v
Parsing Verilog input from `ir_decoder2.v' to AST representation.
Generating RTLIL representation for module `\ir_decoder2'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -json cart.json -top top' --

6. Executing SYNTH_ECP5 pass.

6.1. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

6.3. Executing HIERARCHY pass (managing design hierarchy).

6.3.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \ir_decoder2
Used module:     \servo_pdm
Used module:     \motor_drv
Used module:     \control
Parameter \clk_hz = 25000000
Parameter \cyc_hz = 50

6.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\servo_pdm'.
Parameter \clk_hz = 25000000
Parameter \cyc_hz = 50
Generating RTLIL representation for module `$paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm'.
Parameter \clk_hz = 25000000
Parameter \pwm_hz = 250

6.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\motor_drv'.
Parameter \clk_hz = 25000000
Parameter \pwm_hz = 250
Generating RTLIL representation for module `$paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv'.
Parameter \clk_hz = 25000000
Parameter \sclk_hz = 256

6.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\control'.
Parameter \clk_hz = 25000000
Parameter \sclk_hz = 256
Generating RTLIL representation for module `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control'.

6.3.5. Analyzing design hierarchy..
Top module:  \top
Used module:     \ir_decoder2
Used module:     $paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm
Used module:     $paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv
Used module:     $paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control

6.3.6. Analyzing design hierarchy..
Top module:  \top
Used module:     \ir_decoder2
Used module:     $paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm
Used module:     $paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv
Used module:     $paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control
Removing unused module `\servo_pdm'.
Removing unused module `\motor_drv'.
Removing unused module `\control'.
Removed 3 unused modules.

6.4. Executing PROC pass (convert processes to netlists).

6.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$176'.
Cleaned up 1 empty switch.

6.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$283 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$235 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$177 in module TRELLIS_DPR16X4.
Marked 6 switch rules as full_case in process $proc$ir_decoder2.v:36$44 in module ir_decoder2.
Marked 1 switch rules as full_case in process $proc$control.sv:21$302 in module $paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.
Marked 1 switch rules as full_case in process $proc$motor_drv.sv:21$293 in module $paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv.
Marked 3 switch rules as full_case in process $proc$servo_pdm.sv:27$287 in module $paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm.
Removed a total of 0 dead cases.

6.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 47 assignments to connections.

6.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$284'.
  Set init value: \Q = 1'0
Found init rule in `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:30$318'.
  Set init value: \enable = 1'0
Found init rule in `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:20$317'.
  Set init value: \sclk = 1'0

6.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\ir_decoder2.$proc$ir_decoder2.v:36$44'.
Found async reset \rst in `$paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv.$proc$motor_drv.sv:21$293'.
Found async reset \rst in `$paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm.$proc$servo_pdm.sv:27$287'.

6.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~27 debug messages>

6.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$284'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$283'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
Creating decoders for process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$235'.
     1/3: $1$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$234_EN[3:0]$241
     2/3: $1$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$234_DATA[3:0]$240
     3/3: $1$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$234_ADDR[3:0]$239
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$177'.
     1/3: $1$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$175_EN[3:0]$183
     2/3: $1$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$175_DATA[3:0]$182
     3/3: $1$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$175_ADDR[3:0]$181
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$176'.
Creating decoders for process `\ir_decoder2.$proc$ir_decoder2.v:36$44'.
     1/10: $6\cmd[31:0]
     2/10: $5\cmd[31:0]
     3/10: $4\cmd[31:0]
     4/10: $3\cmd[31:0]
     5/10: $2\cmd[31:0]
     6/10: $1\cmd[31:0]
     7/10: $0\dem[5:0]
     8/10: $0\bit_count[7:0]
     9/10: $0\t1[20:0]
    10/10: $0\ir_input_last[0:0]
Creating decoders for process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:30$318'.
Creating decoders for process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:20$317'.
Creating decoders for process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:32$306'.
     1/4: $0\enable[0:0]
     2/4: $0\direction[0:0]
     3/4: $0\servo_dc[7:0]
     4/4: $0\motor_dc[7:0]
Creating decoders for process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:21$302'.
     1/2: $0\frdiv[15:0]
     2/2: $0\sclk[0:0]
Creating decoders for process `$paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv.$proc$motor_drv.sv:21$293'.
     1/2: $0\pwm_counter[7:0]
     2/2: $0\clock_counter[8:0]
Creating decoders for process `$paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm.$proc$servo_pdm.sv:27$287'.
     1/3: $0\pdm_done[0:0]
     2/3: $0\div_counter[18:0]
     3/3: $0\pdmw_counter[15:0]
Creating decoders for process `\top.$proc$top.sv:17$1'.

6.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$283'.
  created $dff cell `$procdff$499' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$219_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$220_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$221_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$222_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$223_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$224_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$225_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$226_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$227_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$228_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$229_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$230_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$231_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$232_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$233_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$234_ADDR' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$235'.
  created $dff cell `$procdff$500' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$234_DATA' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$235'.
  created $dff cell `$procdff$501' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$234_EN' using process `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$235'.
  created $dff cell `$procdff$502' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$159_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$160_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$161_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$162_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$163_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$164_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$165_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$166_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$167_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$168_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$169_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$170_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$171_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$172_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$173_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$174_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$175_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$177'.
  created $dff cell `$procdff$503' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$175_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$177'.
  created $dff cell `$procdff$504' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$175_EN' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$177'.
  created $dff cell `$procdff$505' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$176'.
  created direct connection (no actual register cell created).
Creating register for signal `\ir_decoder2.\ir_input_last' using process `\ir_decoder2.$proc$ir_decoder2.v:36$44'.
  created $adff cell `$procdff$508' with positive edge clock and positive level reset.
Creating register for signal `\ir_decoder2.\t1' using process `\ir_decoder2.$proc$ir_decoder2.v:36$44'.
  created $adff cell `$procdff$511' with positive edge clock and positive level reset.
Creating register for signal `\ir_decoder2.\bit_count' using process `\ir_decoder2.$proc$ir_decoder2.v:36$44'.
  created $adff cell `$procdff$514' with positive edge clock and positive level reset.
Creating register for signal `\ir_decoder2.\dem [5:0]' using process `\ir_decoder2.$proc$ir_decoder2.v:36$44'.
  created $adff cell `$procdff$517' with positive edge clock and positive level reset.
Creating register for signal `\ir_decoder2.\cmd' using process `\ir_decoder2.$proc$ir_decoder2.v:36$44'.
  created $adff cell `$procdff$520' with positive edge clock and positive level reset.
Creating register for signal `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.\motor_dc' using process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:32$306'.
  created $dff cell `$procdff$521' with positive edge clock.
Creating register for signal `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.\servo_dc' using process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:32$306'.
  created $dff cell `$procdff$522' with positive edge clock.
Creating register for signal `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.\direction' using process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:32$306'.
  created $dff cell `$procdff$523' with positive edge clock.
Creating register for signal `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.\ctl_valid' using process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:32$306'.
  created $dff cell `$procdff$524' with positive edge clock.
Creating register for signal `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.\enable' using process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:32$306'.
  created $dff cell `$procdff$525' with positive edge clock.
Creating register for signal `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.\frdiv' using process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:21$302'.
  created $dff cell `$procdff$526' with positive edge clock.
Creating register for signal `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.\sclk' using process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:21$302'.
  created $dff cell `$procdff$527' with positive edge clock.
Creating register for signal `$paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv.\clock_counter' using process `$paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv.$proc$motor_drv.sv:21$293'.
  created $adff cell `$procdff$530' with positive edge clock and positive level reset.
Creating register for signal `$paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv.\pwm_counter' using process `$paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv.$proc$motor_drv.sv:21$293'.
  created $adff cell `$procdff$533' with positive edge clock and positive level reset.
Creating register for signal `$paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm.\pdmw_counter' using process `$paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm.$proc$servo_pdm.sv:27$287'.
  created $adff cell `$procdff$536' with positive edge clock and positive level reset.
Creating register for signal `$paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm.\div_counter' using process `$paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm.$proc$servo_pdm.sv:27$287'.
  created $adff cell `$procdff$539' with positive edge clock and positive level reset.
Creating register for signal `$paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm.\pdm_done' using process `$paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm.$proc$servo_pdm.sv:27$287'.
  created $adff cell `$procdff$542' with positive edge clock and positive level reset.
Creating register for signal `\top.\ir_check_reg' using process `\top.$proc$top.sv:17$1'.
  created $dff cell `$procdff$543' with positive edge clock.

6.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$284'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$283'.
Removing empty process `TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$283'.
Removing empty process `DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$258'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$235'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$177'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$176'.
Found and cleaned up 7 empty switches in `\ir_decoder2.$proc$ir_decoder2.v:36$44'.
Removing empty process `ir_decoder2.$proc$ir_decoder2.v:36$44'.
Removing empty process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:30$318'.
Removing empty process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:20$317'.
Found and cleaned up 9 empty switches in `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:32$306'.
Removing empty process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:32$306'.
Found and cleaned up 1 empty switch in `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:21$302'.
Removing empty process `$paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.$proc$control.sv:21$302'.
Found and cleaned up 2 empty switches in `$paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv.$proc$motor_drv.sv:21$293'.
Removing empty process `$paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv.$proc$motor_drv.sv:21$293'.
Found and cleaned up 4 empty switches in `$paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm.$proc$servo_pdm.sv:27$287'.
Removing empty process `$paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm.$proc$servo_pdm.sv:27$287'.
Removing empty process `top.$proc$top.sv:17$1'.
Cleaned up 27 empty switches.

6.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ir_decoder2.
<suppressed ~16 debug messages>
Optimizing module $paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.
<suppressed ~1 debug messages>
Optimizing module $paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv.
<suppressed ~2 debug messages>
Optimizing module $paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm.
<suppressed ~5 debug messages>
Optimizing module top.

6.5. Executing FLATTEN pass (flatten design).
Deleting now unused module ir_decoder2.
Deleting now unused module $paramod$dadf92117a5cb6ec6253a85ed864e3cfa47c2067\control.
Deleting now unused module $paramod$09b1f11fef2c7b1a8b7cc9f7386544e7bf55dc2f\motor_drv.
Deleting now unused module $paramod$cc5cfa50089fcf584c032a5c3f3768aa1a1f6e95\servo_pdm.
<suppressed ~4 debug messages>

6.6. Executing TRIBUF pass.

6.7. Executing DEMINOUT pass (demote inout ports to input or output).

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~8 debug messages>

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 109 unused wires.
<suppressed ~8 debug messages>

6.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\clk is used but has no driver.
Found and reported 1 problems.

6.11. Executing OPT pass (performing simple optimizations).

6.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\servo_inst.$procmux$475: \gpio [3] -> 1'1
      Replacing known input bits on port A of cell $flatten\servo_inst.$procmux$471: \gpio [3] -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\decoder_inst.$procmux$347.
    dead port 2/2 on $mux $flatten\decoder_inst.$procmux$350.
    dead port 2/2 on $mux $flatten\decoder_inst.$procmux$352.
    dead port 1/2 on $mux $flatten\decoder_inst.$procmux$359.
    dead port 2/2 on $mux $flatten\decoder_inst.$procmux$362.
    dead port 2/2 on $mux $flatten\decoder_inst.$procmux$364.
    dead port 2/2 on $mux $flatten\decoder_inst.$procmux$371.
    dead port 2/2 on $mux $flatten\decoder_inst.$procmux$373.
    dead port 2/2 on $mux $flatten\decoder_inst.$procmux$379.
Removed 9 multiplexer ports.
<suppressed ~18 debug messages>

6.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $flatten\control_inst.$procdff$524 ($dff) from module top.

6.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

6.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

6.11.9. Rerunning OPT passes. (Maybe there is more to do..)

6.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

6.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.11.13. Executing OPT_DFF pass (perform DFF optimizations).

6.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.11.16. Rerunning OPT passes. (Maybe there is more to do..)

6.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

6.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.11.20. Executing OPT_DFF pass (perform DFF optimizations).

6.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.11.23. Finished OPT passes. (There is nothing left to do.)

6.12. Executing FSM pass (extract and optimize FSM).

6.12.1. Executing FSM_DETECT pass (finding FSMs in design).

6.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.13. Executing OPT pass (performing simple optimizations).

6.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

6.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\servo_inst.$procdff$539 ($adff) from module top (D = $flatten\servo_inst.$0\div_counter[18:0], Q = \servo_inst.div_counter).
Adding EN signal on $flatten\servo_inst.$procdff$536 ($adff) from module top (D = $flatten\servo_inst.$0\pdmw_counter[15:0], Q = \servo_inst.pdmw_counter).
Adding EN signal on $flatten\motor_inst.$procdff$533 ($adff) from module top (D = $flatten\motor_inst.$add$motor_drv.sv:29$296_Y, Q = \motor_inst.pwm_counter).
Adding EN signal on $flatten\decoder_inst.$procdff$520 ($adff) from module top (D = $flatten\decoder_inst.$6\cmd[31:0] [31:1], Q = \decoder_inst.cmd [31:1]).
Adding EN signal on $flatten\decoder_inst.$procdff$520 ($adff) from module top (D = $flatten\decoder_inst.$6\cmd[31:0] [0], Q = \decoder_inst.cmd [0]).
Adding EN signal on $flatten\decoder_inst.$procdff$514 ($adff) from module top (D = $flatten\decoder_inst.$procmux$396_Y, Q = \decoder_inst.bit_count).
Adding EN signal on $flatten\control_inst.$procdff$527 ($dff) from module top (D = $flatten\control_inst.$not$control.sv:23$304_Y, Q = \control_inst.sclk).
Adding SRST signal on $flatten\control_inst.$procdff$526 ($dff) from module top (D = $flatten\control_inst.$add$control.sv:26$305_Y [15:0], Q = \control_inst.frdiv, rval = 16'0000000000000000).
Adding EN signal on $flatten\control_inst.$procdff$525 ($dff) from module top (D = $flatten\control_inst.$procmux$412_Y, Q = \control_inst.enable).
Adding EN signal on $flatten\control_inst.$procdff$523 ($dff) from module top (D = $flatten\control_inst.$procmux$423_Y, Q = \control_inst.direction).
Adding EN signal on $flatten\control_inst.$procdff$522 ($dff) from module top (D = $flatten\control_inst.$procmux$430_Y, Q = \control_inst.servo_dc).
Adding EN signal on $flatten\control_inst.$procdff$521 ($dff) from module top (D = $flatten\control_inst.$procmux$445_Y, Q = \control_inst.motor_dc).

6.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 13 unused cells and 13 unused wires.
<suppressed ~14 debug messages>

6.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

6.13.9. Rerunning OPT passes. (Maybe there is more to do..)

6.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

6.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.13.13. Executing OPT_DFF pass (perform DFF optimizations).

6.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.13.16. Rerunning OPT passes. (Maybe there is more to do..)

6.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

6.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.13.20. Executing OPT_DFF pass (perform DFF optimizations).

6.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.13.23. Finished OPT passes. (There is nothing left to do.)

6.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 8) from port B of cell top.$flatten\control_inst.$sub$control.sv:70$316 ($sub).
Removed top 4 bits (of 8) from port B of cell top.$flatten\control_inst.$gt$control.sv:69$315 ($gt).
Removed top 4 bits (of 8) from port B of cell top.$flatten\control_inst.$add$control.sv:66$314 ($add).
Removed top 4 bits (of 8) from port B of cell top.$flatten\control_inst.$add$control.sv:62$311 ($add).
Removed top 4 bits (of 8) from port B of cell top.$flatten\control_inst.$sub$control.sv:58$309 ($sub).
Removed top 4 bits (of 8) from port B of cell top.$flatten\control_inst.$gt$control.sv:57$308 ($gt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\control_inst.$add$control.sv:26$305 ($add).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\control_inst.$add$control.sv:26$305 ($add).
Removed top 31 bits (of 32) from mux cell top.$flatten\motor_inst.$ternary$motor_drv.sv:36$301 ($mux).
Removed top 31 bits (of 32) from mux cell top.$flatten\motor_inst.$ternary$motor_drv.sv:35$299 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\motor_inst.$add$motor_drv.sv:29$296 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\motor_inst.$add$motor_drv.sv:26$294 ($add).
Removed top 23 bits (of 32) from port Y of cell top.$flatten\motor_inst.$add$motor_drv.sv:26$294 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\servo_inst.$add$servo_pdm.sv:41$291 ($add).
Removed top 13 bits (of 32) from port Y of cell top.$flatten\servo_inst.$add$servo_pdm.sv:41$291 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\servo_inst.$add$servo_pdm.sv:35$290 ($add).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\servo_inst.$add$servo_pdm.sv:35$290 ($add).
Removed top 18 bits (of 32) from port A of cell top.$flatten\servo_inst.$add$servo_pdm.sv:24$286 ($add).
Removed top 17 bits (of 32) from port B of cell top.$flatten\servo_inst.$add$servo_pdm.sv:24$286 ($add).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\servo_inst.$add$servo_pdm.sv:24$286 ($add).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$599 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$597 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$590 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$588 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$555 ($ne).
Removed top 22 bits (of 32) from port B of cell top.$flatten\decoder_inst.$lt$ir_decoder2.v:73$57 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$flatten\decoder_inst.$gt$ir_decoder2.v:73$56 ($gt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\decoder_inst.$add$ir_decoder2.v:70$55 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\decoder_inst.$add$ir_decoder2.v:70$55 ($add).
Removed top 23 bits (of 32) from port B of cell top.$flatten\decoder_inst.$gt$ir_decoder2.v:68$53 ($gt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\decoder_inst.$lt$ir_decoder2.v:68$52 ($lt).
Removed top 20 bits (of 32) from port B of cell top.$flatten\decoder_inst.$lt$ir_decoder2.v:61$49 ($lt).
Removed top 21 bits (of 32) from port B of cell top.$flatten\decoder_inst.$gt$ir_decoder2.v:61$48 ($gt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\decoder_inst.$add$ir_decoder2.v:52$46 ($add).
Removed top 11 bits (of 32) from port Y of cell top.$flatten\decoder_inst.$add$ir_decoder2.v:52$46 ($add).
Removed top 3 bits (of 8) from port B of cell top.$flatten\decoder_inst.$eq$ir_decoder2.v:29$41 ($eq).
Removed top 16 bits (of 32) from wire top.$flatten\control_inst.$add$control.sv:26$305_Y.
Removed top 11 bits (of 32) from wire top.$flatten\decoder_inst.$add$ir_decoder2.v:52$46_Y.
Removed top 23 bits (of 32) from wire top.$flatten\motor_inst.$add$motor_drv.sv:26$294_Y.
Removed top 16 bits (of 32) from wire top.$flatten\servo_inst.$add$servo_pdm.sv:35$290_Y.

6.15. Executing PEEPOPT pass (run peephole optimizers).

6.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

6.17. Executing SHARE pass (SAT-based resource sharing).

6.18. Executing TECHMAP pass (map to technology primitives).

6.18.1. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~244 debug messages>

6.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.21. Executing TECHMAP pass (map to technology primitives).

6.21.1. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.21.2. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

6.21.3. Continuing TECHMAP pass.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_soft_mul for cells of type $mul.
No more expansions possible.
<suppressed ~43 debug messages>

6.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\decoder_inst.$mul$ir_decoder2.v:33$43 ($mul).
  creating $macc model for $flatten\control_inst.$add$control.sv:26$305 ($add).
  creating $macc model for $flatten\control_inst.$add$control.sv:62$311 ($add).
  creating $macc model for $flatten\control_inst.$add$control.sv:66$314 ($add).
  creating $macc model for $flatten\control_inst.$sub$control.sv:58$309 ($sub).
  creating $macc model for $flatten\control_inst.$sub$control.sv:70$316 ($sub).
  creating $macc model for $flatten\decoder_inst.$add$ir_decoder2.v:52$46 ($add).
  creating $macc model for $flatten\decoder_inst.$add$ir_decoder2.v:70$55 ($add).
  creating $macc model for $flatten\motor_inst.$add$motor_drv.sv:26$294 ($add).
  creating $macc model for $flatten\motor_inst.$add$motor_drv.sv:29$296 ($add).
  creating $macc model for $flatten\servo_inst.$add$servo_pdm.sv:24$286 ($add).
  creating $macc model for $flatten\servo_inst.$add$servo_pdm.sv:35$290 ($add).
  creating $macc model for $flatten\servo_inst.$add$servo_pdm.sv:41$291 ($add).
  creating $alu model for $macc $flatten\servo_inst.$add$servo_pdm.sv:41$291.
  creating $alu model for $macc $flatten\servo_inst.$add$servo_pdm.sv:35$290.
  creating $alu model for $macc $flatten\servo_inst.$add$servo_pdm.sv:24$286.
  creating $alu model for $macc $flatten\motor_inst.$add$motor_drv.sv:29$296.
  creating $alu model for $macc $flatten\motor_inst.$add$motor_drv.sv:26$294.
  creating $alu model for $macc $flatten\decoder_inst.$add$ir_decoder2.v:70$55.
  creating $alu model for $macc $flatten\decoder_inst.$add$ir_decoder2.v:52$46.
  creating $alu model for $macc $flatten\control_inst.$sub$control.sv:70$316.
  creating $alu model for $macc $flatten\control_inst.$sub$control.sv:58$309.
  creating $alu model for $macc $flatten\control_inst.$add$control.sv:66$314.
  creating $alu model for $macc $flatten\control_inst.$add$control.sv:62$311.
  creating $alu model for $macc $flatten\control_inst.$add$control.sv:26$305.
  creating $macc cell for $flatten\decoder_inst.$mul$ir_decoder2.v:33$43: $auto$alumacc.cc:365:replace_macc$608
  creating $alu model for $flatten\control_inst.$gt$control.sv:57$308 ($gt): merged with $flatten\control_inst.$sub$control.sv:58$309.
  creating $alu model for $flatten\control_inst.$gt$control.sv:69$315 ($gt): new $alu
  creating $alu model for $flatten\control_inst.$lt$control.sv:61$310 ($lt): new $alu
  creating $alu model for $flatten\control_inst.$lt$control.sv:65$312 ($lt): new $alu
  creating $alu model for $flatten\decoder_inst.$gt$ir_decoder2.v:61$48 ($gt): new $alu
  creating $alu model for $flatten\decoder_inst.$gt$ir_decoder2.v:68$53 ($gt): new $alu
  creating $alu model for $flatten\decoder_inst.$gt$ir_decoder2.v:73$56 ($gt): new $alu
  creating $alu model for $flatten\decoder_inst.$lt$ir_decoder2.v:61$49 ($lt): new $alu
  creating $alu model for $flatten\decoder_inst.$lt$ir_decoder2.v:68$52 ($lt): new $alu
  creating $alu model for $flatten\decoder_inst.$lt$ir_decoder2.v:73$57 ($lt): new $alu
  creating $alu model for $flatten\motor_inst.$lt$motor_drv.sv:34$297 ($lt): new $alu
  creating $alu cell for $flatten\motor_inst.$lt$motor_drv.sv:34$297: $auto$alumacc.cc:495:replace_alu$619
  creating $alu cell for $flatten\decoder_inst.$lt$ir_decoder2.v:73$57: $auto$alumacc.cc:495:replace_alu$624
  creating $alu cell for $flatten\decoder_inst.$lt$ir_decoder2.v:68$52: $auto$alumacc.cc:495:replace_alu$629
  creating $alu cell for $flatten\decoder_inst.$lt$ir_decoder2.v:61$49: $auto$alumacc.cc:495:replace_alu$634
  creating $alu cell for $flatten\decoder_inst.$gt$ir_decoder2.v:73$56: $auto$alumacc.cc:495:replace_alu$639
  creating $alu cell for $flatten\decoder_inst.$gt$ir_decoder2.v:68$53: $auto$alumacc.cc:495:replace_alu$650
  creating $alu cell for $flatten\decoder_inst.$gt$ir_decoder2.v:61$48: $auto$alumacc.cc:495:replace_alu$661
  creating $alu cell for $flatten\control_inst.$lt$control.sv:65$312: $auto$alumacc.cc:495:replace_alu$672
  creating $alu cell for $flatten\control_inst.$lt$control.sv:61$310: $auto$alumacc.cc:495:replace_alu$677
  creating $alu cell for $flatten\control_inst.$gt$control.sv:69$315: $auto$alumacc.cc:495:replace_alu$682
  creating $alu cell for $flatten\control_inst.$add$control.sv:26$305: $auto$alumacc.cc:495:replace_alu$693
  creating $alu cell for $flatten\control_inst.$add$control.sv:62$311: $auto$alumacc.cc:495:replace_alu$696
  creating $alu cell for $flatten\control_inst.$add$control.sv:66$314: $auto$alumacc.cc:495:replace_alu$699
  creating $alu cell for $flatten\control_inst.$sub$control.sv:58$309, $flatten\control_inst.$gt$control.sv:57$308: $auto$alumacc.cc:495:replace_alu$702
  creating $alu cell for $flatten\control_inst.$sub$control.sv:70$316: $auto$alumacc.cc:495:replace_alu$713
  creating $alu cell for $flatten\decoder_inst.$add$ir_decoder2.v:52$46: $auto$alumacc.cc:495:replace_alu$716
  creating $alu cell for $flatten\decoder_inst.$add$ir_decoder2.v:70$55: $auto$alumacc.cc:495:replace_alu$719
  creating $alu cell for $flatten\motor_inst.$add$motor_drv.sv:26$294: $auto$alumacc.cc:495:replace_alu$722
  creating $alu cell for $flatten\motor_inst.$add$motor_drv.sv:29$296: $auto$alumacc.cc:495:replace_alu$725
  creating $alu cell for $flatten\servo_inst.$add$servo_pdm.sv:24$286: $auto$alumacc.cc:495:replace_alu$728
  creating $alu cell for $flatten\servo_inst.$add$servo_pdm.sv:35$290: $auto$alumacc.cc:495:replace_alu$731
  creating $alu cell for $flatten\servo_inst.$add$servo_pdm.sv:41$291: $auto$alumacc.cc:495:replace_alu$734
  created 22 $alu and 1 $macc cells.

6.23. Executing OPT pass (performing simple optimizations).

6.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

6.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

6.23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.23.6. Executing OPT_DFF pass (perform DFF optimizations).

6.23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

6.23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.23.9. Rerunning OPT passes. (Maybe there is more to do..)

6.23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

6.23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.23.13. Executing OPT_DFF pass (perform DFF optimizations).

6.23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.23.16. Finished OPT passes. (There is nothing left to do.)

6.24. Executing MEMORY pass.

6.24.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.24.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.24.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.24.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.24.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

6.24.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.24.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.24.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.24.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.24.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.26. Executing MEMORY_LIBMAP pass (mapping memories to cells).

6.27. Executing TECHMAP pass (map to technology primitives).

6.27.1. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

6.27.2. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

6.27.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.28. Executing OPT pass (performing simple optimizations).

6.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~22 debug messages>

6.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $procdff$543 ($dff) from module top (removing D path).
Adding EN signal on $auto$ff.cc:266:slice$593 ($dffe) from module top (D = $flatten\control_inst.$procmux$445_Y [2:0], Q = \control_inst.motor_dc [2:0]).
Adding EN signal on $auto$ff.cc:266:slice$584 ($dffe) from module top (D = $flatten\control_inst.$procmux$430_Y [2:0], Q = \control_inst.servo_dc [2:0]).

6.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 22 unused wires.
<suppressed ~5 debug messages>

6.28.5. Rerunning OPT passes. (Removed registers in this run.)

6.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~10 debug messages>

6.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.28.8. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:266:slice$898 ($dffe) from module top (removing D path).
Handling never-active EN on $auto$ff.cc:266:slice$891 ($dffe) from module top (removing D path).
Handling never-active EN on $auto$ff.cc:266:slice$890 ($dffe) from module top (removing D path).
Handling never-active EN on $auto$ff.cc:266:slice$885 ($dffe) from module top (removing D path).
Handling never-active EN on $auto$ff.cc:266:slice$579 ($dffe) from module top (removing D path).
Handling never-active EN on $auto$ff.cc:266:slice$574 ($dffe) from module top (removing D path).

6.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 101 unused cells and 135 unused wires.
<suppressed ~114 debug messages>

6.28.10. Rerunning OPT passes. (Removed registers in this run.)

6.28.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~9 debug messages>

6.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.28.13. Executing OPT_DFF pass (perform DFF optimizations).

6.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 7 unused cells and 17 unused wires.
<suppressed ~11 debug messages>

6.28.15. Finished fast OPT passes.

6.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6.30. Executing OPT pass (performing simple optimizations).

6.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

6.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.30.6. Executing OPT_DFF pass (perform DFF optimizations).

6.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.30.9. Finished OPT passes. (There is nothing left to do.)

6.31. Executing TECHMAP pass (map to technology primitives).

6.31.1. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.31.2. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

6.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$20b1d0597707d55efcb9664e40f63985956d7680\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~211 debug messages>

6.32. Executing OPT pass (performing simple optimizations).

6.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~168 debug messages>

6.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

6.32.3. Executing OPT_DFF pass (perform DFF optimizations).

6.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 35 unused cells and 124 unused wires.
<suppressed ~36 debug messages>

6.32.5. Finished fast OPT passes.

6.33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.35. Executing TECHMAP pass (map to technology primitives).

6.35.1. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~107 debug messages>

6.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

6.38. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in top.

6.39. Executing ATTRMVCP pass (move or copy attributes).

6.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 215 unused wires.
<suppressed ~1 debug messages>

6.41. Executing TECHMAP pass (map to technology primitives).

6.41.1. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6.41.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.42. Executing ABC9 pass.

6.42.1. Executing ABC9_OPS pass (helper functions for ABC9).

6.42.2. Executing ABC9_OPS pass (helper functions for ABC9).

6.42.3. Executing PROC pass (convert processes to netlists).

6.42.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.42.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$1526 in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Removed a total of 0 dead cases.

6.42.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

6.42.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$1527'.
  Set init value: \Q = 1'0

6.42.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$1526'.

6.42.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

6.42.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$1527'.
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$1526'.
     1/1: $0\Q[0:0]

6.42.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.42.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.\Q' using process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$1526'.
  created $adff cell `$procdff$1532' with positive edge clock and positive level reset.

6.42.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.42.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$1527'.
Found and cleaned up 1 empty switch in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$1526'.
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$1526'.
Cleaned up 1 empty switch.

6.42.3.12. Executing OPT_EXPR pass (perform const folding).

6.42.4. Executing PROC pass (convert processes to netlists).

6.42.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.42.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$1540 in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Removed a total of 0 dead cases.

6.42.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

6.42.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$1541'.
  Set init value: \Q = 1'0

6.42.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$1540'.

6.42.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

6.42.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$1541'.
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$1540'.
     1/1: $0\Q[0:0]

6.42.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.42.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.\Q' using process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$1540'.
  created $adff cell `$procdff$1546' with positive edge clock and positive level reset.

6.42.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.42.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$1541'.
Found and cleaned up 1 empty switch in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$1540'.
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$1540'.
Cleaned up 1 empty switch.

6.42.4.12. Executing OPT_EXPR pass (perform const folding).

6.42.5. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

6.42.6. Executing ABC9_OPS pass (helper functions for ABC9).

6.42.7. Executing PROC pass (convert processes to netlists).

6.42.7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.42.7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

6.42.7.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

6.42.7.4. Executing PROC_INIT pass (extract init attributes).

6.42.7.5. Executing PROC_ARST pass (detect async resets in processes).

6.42.7.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

6.42.7.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

6.42.7.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.42.7.9. Executing PROC_DFF pass (convert process syncs to FFs).

6.42.7.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.42.7.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.42.7.12. Executing OPT_EXPR pass (perform const folding).

6.42.8. Executing TECHMAP pass (map to technology primitives).

6.42.8.1. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.42.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

6.42.9. Executing OPT pass (performing simple optimizations).

6.42.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.

6.42.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Removed a total of 0 cells.

6.42.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.42.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
  Optimizing cells in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Performed a total of 0 changes.

6.42.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Removed a total of 0 cells.

6.42.9.6. Executing OPT_DFF pass (perform DFF optimizations).

6.42.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
Finding unused cells or wires in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..

6.42.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.

6.42.9.9. Finished OPT passes. (There is nothing left to do.)

6.42.10. Executing TECHMAP pass (map to technology primitives).

6.42.10.1. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

6.42.10.2. Continuing TECHMAP pass.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
No more expansions possible.
<suppressed ~40 debug messages>

6.42.11. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

6.42.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

6.42.13. Executing ABC9_OPS pass (helper functions for ABC9).

6.42.14. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

6.42.15. Executing TECHMAP pass (map to technology primitives).

6.42.15.1. Executing Verilog-2005 frontend: /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.42.15.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~205 debug messages>

6.42.16. Executing OPT pass (performing simple optimizations).

6.42.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

6.42.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.42.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.42.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.42.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.42.16.6. Executing OPT_DFF pass (perform DFF optimizations).

6.42.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

6.42.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.42.16.9. Rerunning OPT passes. (Maybe there is more to do..)

6.42.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.42.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.42.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.42.16.13. Executing OPT_DFF pass (perform DFF optimizations).

6.42.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

6.42.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

6.42.16.16. Finished OPT passes. (There is nothing left to do.)

6.42.17. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

6.42.18. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 72 cells with 396 new cells, skipped 114 cells.
  replaced 2 cell types:
      36 $_OR_
      36 $_MUX_
  not replaced 8 cell types:
       4 $scopeinfo
      19 $_NOT_
       1 $_AND_
      18 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
      35 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF
       1 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF
      35 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp
       1 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp

6.42.18.1. Executing ABC9_OPS pass (helper functions for ABC9).

6.42.18.2. Executing ABC9_OPS pass (helper functions for ABC9).

6.42.18.3. Executing XAIGER backend.
ERROR: Visited AIG node more than once; this could be a combinatorial loop that has not been broken
