Verilog homeworks of CENG232 - Logic Design course
