// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        bias_src,
        zext_ln137,
        zext_ln137_1,
        zext_ln137_2,
        zext_ln137_3,
        zext_ln137_4,
        zext_ln137_5,
        zext_ln137_6,
        zext_ln137_7,
        zext_ln137_8,
        zext_ln137_9,
        zext_ln137_10,
        zext_ln137_11,
        zext_ln137_12,
        zext_ln137_13,
        zext_ln137_14,
        zext_ln130,
        bias_dst_address0,
        bias_dst_ce0,
        bias_dst_we0,
        bias_dst_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [63:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [255:0] m_axi_weights_WDATA;
output  [31:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [63:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [255:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [8:0] m_axi_weights_RFIFONUM;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [63:0] bias_src;
input  [7:0] zext_ln137;
input  [7:0] zext_ln137_1;
input  [7:0] zext_ln137_2;
input  [7:0] zext_ln137_3;
input  [7:0] zext_ln137_4;
input  [7:0] zext_ln137_5;
input  [7:0] zext_ln137_6;
input  [7:0] zext_ln137_7;
input  [7:0] zext_ln137_8;
input  [7:0] zext_ln137_9;
input  [7:0] zext_ln137_10;
input  [7:0] zext_ln137_11;
input  [7:0] zext_ln137_12;
input  [7:0] zext_ln137_13;
input  [7:0] zext_ln137_14;
input  [7:0] zext_ln130;
output  [5:0] bias_dst_address0;
output   bias_dst_ce0;
output   bias_dst_we0;
output  [287:0] bias_dst_d0;

reg ap_idle;
reg m_axi_weights_ARVALID;
reg[63:0] m_axi_weights_ARADDR;
reg m_axi_weights_RREADY;
reg bias_dst_ce0;
reg bias_dst_we0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage8;
reg   [0:0] icmp_ln130_reg_1371;
reg    ap_block_state9_pp0_stage8_iter0;
reg    ap_block_state9_io;
wire    ap_block_state25_pp0_stage8_iter1;
reg    ap_block_pp0_stage8_subdone;
reg    ap_condition_exit_pp0_iter0_stage8;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage15;
reg    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_state16_io;
reg    ap_block_pp0_stage15_subdone;
reg    weights_blk_n_AR;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    weights_blk_n_R;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state17_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [255:0] zext_ln130_cast_fu_437_p1;
reg   [255:0] zext_ln130_cast_reg_1286;
wire   [255:0] zext_ln137_14_cast_fu_441_p1;
reg   [255:0] zext_ln137_14_cast_reg_1291;
wire   [255:0] zext_ln137_13_cast_fu_445_p1;
reg   [255:0] zext_ln137_13_cast_reg_1296;
wire   [255:0] zext_ln137_12_cast_fu_449_p1;
reg   [255:0] zext_ln137_12_cast_reg_1301;
wire   [255:0] zext_ln137_11_cast_fu_453_p1;
reg   [255:0] zext_ln137_11_cast_reg_1306;
wire   [255:0] zext_ln137_10_cast_fu_457_p1;
reg   [255:0] zext_ln137_10_cast_reg_1311;
wire   [255:0] zext_ln137_9_cast_fu_461_p1;
reg   [255:0] zext_ln137_9_cast_reg_1316;
wire   [255:0] zext_ln137_8_cast_fu_465_p1;
reg   [255:0] zext_ln137_8_cast_reg_1321;
wire   [255:0] zext_ln137_7_cast_fu_469_p1;
reg   [255:0] zext_ln137_7_cast_reg_1326;
wire   [255:0] zext_ln137_6_cast_fu_473_p1;
reg   [255:0] zext_ln137_6_cast_reg_1331;
wire   [255:0] zext_ln137_5_cast_fu_477_p1;
reg   [255:0] zext_ln137_5_cast_reg_1336;
wire   [255:0] zext_ln137_4_cast_fu_481_p1;
reg   [255:0] zext_ln137_4_cast_reg_1341;
wire   [255:0] zext_ln137_3_cast_fu_485_p1;
reg   [255:0] zext_ln137_3_cast_reg_1346;
wire   [255:0] zext_ln137_2_cast_fu_489_p1;
reg   [255:0] zext_ln137_2_cast_reg_1351;
wire   [255:0] zext_ln137_1_cast_fu_493_p1;
reg   [255:0] zext_ln137_1_cast_reg_1356;
wire   [255:0] zext_ln137_cast_fu_497_p1;
reg   [255:0] zext_ln137_cast_reg_1361;
reg   [3:0] next_dst_block_reg_1366;
reg   [3:0] next_dst_block_reg_1366_pp0_iter1_reg;
wire   [0:0] icmp_ln130_fu_509_p2;
wire   [8:0] shl_ln137_s_fu_521_p3;
reg   [8:0] shl_ln137_s_reg_1375;
reg   [58:0] trunc_ln137_s_reg_1394;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state2_io;
reg    ap_block_state18_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [58:0] trunc_ln137_1_reg_1405;
wire    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state3_io;
reg    ap_block_state19_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_11001;
reg   [58:0] trunc_ln137_2_reg_1416;
wire    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state4_io;
reg    ap_block_state20_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
reg   [58:0] trunc_ln137_3_reg_1427;
wire    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state5_io;
reg    ap_block_state21_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
reg   [58:0] trunc_ln137_4_reg_1438;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state6_io;
reg    ap_block_state22_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
reg   [58:0] trunc_ln137_5_reg_1449;
wire    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state7_io;
reg    ap_block_state23_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
reg   [58:0] trunc_ln137_6_reg_1460;
wire    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_state8_io;
reg    ap_block_state24_pp0_stage7_iter1;
reg    ap_block_pp0_stage7_11001;
reg   [58:0] trunc_ln137_7_reg_1471;
reg   [255:0] weights_addr_read_reg_1476;
reg    ap_block_pp0_stage8_11001;
reg   [58:0] trunc_ln137_8_reg_1487;
reg   [255:0] weights_addr_52_read_reg_1492;
reg    ap_block_state10_pp0_stage9_iter0;
reg    ap_block_state10_io;
reg    ap_block_pp0_stage9_11001;
reg   [58:0] trunc_ln137_9_reg_1503;
wire   [15:0] trunc_ln838_fu_864_p1;
reg   [15:0] trunc_ln838_reg_1508;
reg   [255:0] weights_addr_53_read_reg_1513;
reg    ap_block_state11_pp0_stage10_iter0;
reg    ap_block_state11_io;
reg    ap_block_pp0_stage10_11001;
reg   [58:0] trunc_ln137_10_reg_1524;
wire   [15:0] trunc_ln838_1_fu_906_p1;
reg   [15:0] trunc_ln838_1_reg_1529;
reg   [255:0] weights_addr_54_read_reg_1534;
reg    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_state12_io;
reg    ap_block_pp0_stage11_11001;
reg   [58:0] trunc_ln137_11_reg_1545;
wire   [15:0] trunc_ln838_2_fu_948_p1;
reg   [15:0] trunc_ln838_2_reg_1550;
reg   [255:0] weights_addr_55_read_reg_1555;
reg    ap_block_state13_pp0_stage12_iter0;
reg    ap_block_state13_io;
reg    ap_block_pp0_stage12_11001;
reg   [58:0] trunc_ln137_12_reg_1566;
wire   [15:0] trunc_ln838_3_fu_990_p1;
reg   [15:0] trunc_ln838_3_reg_1571;
reg   [255:0] weights_addr_56_read_reg_1576;
reg    ap_block_state14_pp0_stage13_iter0;
reg    ap_block_state14_io;
reg    ap_block_pp0_stage13_11001;
reg   [58:0] trunc_ln137_13_reg_1587;
wire   [15:0] trunc_ln838_4_fu_1032_p1;
reg   [15:0] trunc_ln838_4_reg_1592;
reg   [255:0] weights_addr_57_read_reg_1597;
reg    ap_block_state15_pp0_stage14_iter0;
reg    ap_block_state15_io;
reg    ap_block_pp0_stage14_11001;
reg   [58:0] trunc_ln137_14_reg_1608;
wire   [15:0] trunc_ln838_5_fu_1074_p1;
reg   [15:0] trunc_ln838_5_reg_1613;
reg   [255:0] weights_addr_58_read_reg_1618;
reg    ap_block_pp0_stage15_11001;
reg   [58:0] trunc_ln137_15_reg_1629;
wire   [15:0] trunc_ln838_6_fu_1116_p1;
reg   [15:0] trunc_ln838_6_reg_1634;
reg   [255:0] weights_addr_59_read_reg_1639;
wire   [15:0] trunc_ln838_7_fu_1134_p1;
reg   [15:0] trunc_ln838_7_reg_1650;
reg   [255:0] weights_addr_60_read_reg_1655;
wire   [15:0] trunc_ln838_8_fu_1142_p1;
reg   [15:0] trunc_ln838_8_reg_1660;
reg   [255:0] weights_addr_61_read_reg_1665;
wire   [15:0] trunc_ln838_9_fu_1150_p1;
reg   [15:0] trunc_ln838_9_reg_1670;
reg   [255:0] weights_addr_62_read_reg_1675;
wire   [15:0] trunc_ln838_10_fu_1158_p1;
reg   [15:0] trunc_ln838_10_reg_1680;
reg   [255:0] weights_addr_63_read_reg_1685;
wire   [15:0] trunc_ln838_11_fu_1166_p1;
reg   [15:0] trunc_ln838_11_reg_1690;
reg   [255:0] weights_addr_64_read_reg_1695;
wire   [15:0] trunc_ln838_12_fu_1174_p1;
reg   [15:0] trunc_ln838_12_reg_1700;
reg   [255:0] weights_addr_65_read_reg_1705;
wire   [15:0] trunc_ln838_13_fu_1182_p1;
reg   [15:0] trunc_ln838_13_reg_1710;
reg   [255:0] weights_addr_66_read_reg_1715;
wire   [15:0] trunc_ln838_14_fu_1190_p1;
reg   [15:0] trunc_ln838_14_reg_1720;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln130_1_fu_1194_p1;
wire  signed [63:0] sext_ln137_fu_554_p1;
wire  signed [63:0] sext_ln137_1_fu_588_p1;
wire  signed [63:0] sext_ln137_2_fu_622_p1;
wire  signed [63:0] sext_ln137_3_fu_656_p1;
wire  signed [63:0] sext_ln137_4_fu_690_p1;
wire  signed [63:0] sext_ln137_5_fu_724_p1;
wire  signed [63:0] sext_ln137_6_fu_758_p1;
wire  signed [63:0] sext_ln137_7_fu_792_p1;
wire  signed [63:0] sext_ln137_8_fu_830_p1;
wire  signed [63:0] sext_ln137_9_fu_872_p1;
wire  signed [63:0] sext_ln137_10_fu_914_p1;
wire  signed [63:0] sext_ln137_11_fu_956_p1;
wire  signed [63:0] sext_ln137_12_fu_998_p1;
wire  signed [63:0] sext_ln137_13_fu_1040_p1;
wire  signed [63:0] sext_ln137_14_fu_1082_p1;
wire  signed [63:0] sext_ln137_15_fu_1124_p1;
reg   [3:0] dst_block_fu_126;
wire   [3:0] add_ln142_fu_515_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_next_dst_block;
wire   [63:0] zext_ln137_15_fu_529_p1;
wire   [63:0] add_ln137_fu_533_p2;
wire   [8:0] or_ln137_fu_564_p2;
wire   [63:0] zext_ln137_16_fu_569_p1;
wire   [63:0] add_ln137_1_fu_573_p2;
wire   [8:0] or_ln137_1_fu_598_p2;
wire   [63:0] zext_ln137_17_fu_603_p1;
wire   [63:0] add_ln137_2_fu_607_p2;
wire   [8:0] or_ln137_2_fu_632_p2;
wire   [63:0] zext_ln137_18_fu_637_p1;
wire   [63:0] add_ln137_3_fu_641_p2;
wire   [8:0] or_ln137_3_fu_666_p2;
wire   [63:0] zext_ln137_19_fu_671_p1;
wire   [63:0] add_ln137_4_fu_675_p2;
wire   [8:0] or_ln137_4_fu_700_p2;
wire   [63:0] zext_ln137_20_fu_705_p1;
wire   [63:0] add_ln137_5_fu_709_p2;
wire   [8:0] or_ln137_5_fu_734_p2;
wire   [63:0] zext_ln137_21_fu_739_p1;
wire   [63:0] add_ln137_6_fu_743_p2;
wire   [8:0] or_ln137_6_fu_768_p2;
wire   [63:0] zext_ln137_22_fu_773_p1;
wire   [63:0] add_ln137_7_fu_777_p2;
wire   [8:0] or_ln137_7_fu_802_p2;
wire   [63:0] zext_ln137_23_fu_807_p1;
wire   [63:0] add_ln137_8_fu_811_p2;
wire   [8:0] or_ln137_8_fu_840_p2;
wire   [63:0] zext_ln137_24_fu_845_p1;
wire   [63:0] add_ln137_9_fu_849_p2;
wire   [255:0] lshr_ln137_fu_826_p2;
wire   [8:0] or_ln137_9_fu_882_p2;
wire   [63:0] zext_ln137_25_fu_887_p1;
wire   [63:0] add_ln137_10_fu_891_p2;
wire   [255:0] lshr_ln137_1_fu_868_p2;
wire   [8:0] or_ln137_10_fu_924_p2;
wire   [63:0] zext_ln137_26_fu_929_p1;
wire   [63:0] add_ln137_11_fu_933_p2;
wire   [255:0] lshr_ln137_2_fu_910_p2;
wire   [8:0] or_ln137_11_fu_966_p2;
wire   [63:0] zext_ln137_27_fu_971_p1;
wire   [63:0] add_ln137_12_fu_975_p2;
wire   [255:0] lshr_ln137_3_fu_952_p2;
wire   [8:0] or_ln137_12_fu_1008_p2;
wire   [63:0] zext_ln137_28_fu_1013_p1;
wire   [63:0] add_ln137_13_fu_1017_p2;
wire   [255:0] lshr_ln137_4_fu_994_p2;
wire   [8:0] or_ln137_13_fu_1050_p2;
wire   [63:0] zext_ln137_29_fu_1055_p1;
wire   [63:0] add_ln137_14_fu_1059_p2;
wire   [255:0] lshr_ln137_5_fu_1036_p2;
wire   [8:0] or_ln137_14_fu_1092_p2;
wire   [63:0] zext_ln137_30_fu_1097_p1;
wire   [63:0] add_ln137_15_fu_1101_p2;
wire   [255:0] lshr_ln137_6_fu_1078_p2;
wire   [255:0] lshr_ln137_7_fu_1120_p2;
wire   [255:0] lshr_ln137_8_fu_1138_p2;
wire   [255:0] lshr_ln137_9_fu_1146_p2;
wire   [255:0] lshr_ln137_10_fu_1154_p2;
wire   [255:0] lshr_ln137_11_fu_1162_p2;
wire   [255:0] lshr_ln137_12_fu_1170_p2;
wire   [255:0] lshr_ln137_13_fu_1178_p2;
wire   [255:0] lshr_ln137_14_fu_1186_p2;
wire   [255:0] lshr_ln137_15_fu_1198_p2;
wire   [15:0] trunc_ln838_15_fu_1202_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [15:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

ViT_act_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage8),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage8)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln130_fu_509_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            dst_block_fu_126 <= add_ln142_fu_515_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            dst_block_fu_126 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln130_reg_1371 <= icmp_ln130_fu_509_p2;
        next_dst_block_reg_1366 <= ap_sig_allocacmp_next_dst_block;
        next_dst_block_reg_1366_pp0_iter1_reg <= next_dst_block_reg_1366;
        trunc_ln838_7_reg_1650 <= trunc_ln838_7_fu_1134_p1;
        weights_addr_59_read_reg_1639 <= m_axi_weights_RDATA;
        zext_ln130_cast_reg_1286[7 : 0] <= zext_ln130_cast_fu_437_p1[7 : 0];
        zext_ln137_10_cast_reg_1311[7 : 0] <= zext_ln137_10_cast_fu_457_p1[7 : 0];
        zext_ln137_11_cast_reg_1306[7 : 0] <= zext_ln137_11_cast_fu_453_p1[7 : 0];
        zext_ln137_12_cast_reg_1301[7 : 0] <= zext_ln137_12_cast_fu_449_p1[7 : 0];
        zext_ln137_13_cast_reg_1296[7 : 0] <= zext_ln137_13_cast_fu_445_p1[7 : 0];
        zext_ln137_14_cast_reg_1291[7 : 0] <= zext_ln137_14_cast_fu_441_p1[7 : 0];
        zext_ln137_1_cast_reg_1356[7 : 0] <= zext_ln137_1_cast_fu_493_p1[7 : 0];
        zext_ln137_2_cast_reg_1351[7 : 0] <= zext_ln137_2_cast_fu_489_p1[7 : 0];
        zext_ln137_3_cast_reg_1346[7 : 0] <= zext_ln137_3_cast_fu_485_p1[7 : 0];
        zext_ln137_4_cast_reg_1341[7 : 0] <= zext_ln137_4_cast_fu_481_p1[7 : 0];
        zext_ln137_5_cast_reg_1336[7 : 0] <= zext_ln137_5_cast_fu_477_p1[7 : 0];
        zext_ln137_6_cast_reg_1331[7 : 0] <= zext_ln137_6_cast_fu_473_p1[7 : 0];
        zext_ln137_7_cast_reg_1326[7 : 0] <= zext_ln137_7_cast_fu_469_p1[7 : 0];
        zext_ln137_8_cast_reg_1321[7 : 0] <= zext_ln137_8_cast_fu_465_p1[7 : 0];
        zext_ln137_9_cast_reg_1316[7 : 0] <= zext_ln137_9_cast_fu_461_p1[7 : 0];
        zext_ln137_cast_reg_1361[7 : 0] <= zext_ln137_cast_fu_497_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln130_fu_509_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        shl_ln137_s_reg_1375[8 : 5] <= shl_ln137_s_fu_521_p3[8 : 5];
        trunc_ln137_s_reg_1394 <= {{add_ln137_fu_533_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_10_reg_1524 <= {{add_ln137_10_fu_891_p2[63:5]}};
        trunc_ln838_1_reg_1529 <= trunc_ln838_1_fu_906_p1;
        weights_addr_53_read_reg_1513 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_11_reg_1545 <= {{add_ln137_11_fu_933_p2[63:5]}};
        trunc_ln838_2_reg_1550 <= trunc_ln838_2_fu_948_p1;
        weights_addr_54_read_reg_1534 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_12_reg_1566 <= {{add_ln137_12_fu_975_p2[63:5]}};
        trunc_ln838_3_reg_1571 <= trunc_ln838_3_fu_990_p1;
        weights_addr_55_read_reg_1555 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_13_reg_1587 <= {{add_ln137_13_fu_1017_p2[63:5]}};
        trunc_ln838_4_reg_1592 <= trunc_ln838_4_fu_1032_p1;
        weights_addr_56_read_reg_1576 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_14_reg_1608 <= {{add_ln137_14_fu_1059_p2[63:5]}};
        trunc_ln838_5_reg_1613 <= trunc_ln838_5_fu_1074_p1;
        weights_addr_57_read_reg_1597 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_15_reg_1629 <= {{add_ln137_15_fu_1101_p2[63:5]}};
        trunc_ln838_6_reg_1634 <= trunc_ln838_6_fu_1116_p1;
        weights_addr_58_read_reg_1618 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_1_reg_1405 <= {{add_ln137_1_fu_573_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_2_reg_1416 <= {{add_ln137_2_fu_607_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_3_reg_1427 <= {{add_ln137_3_fu_641_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_4_reg_1438 <= {{add_ln137_4_fu_675_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_5_reg_1449 <= {{add_ln137_5_fu_709_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_6_reg_1460 <= {{add_ln137_6_fu_743_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_7_reg_1471 <= {{add_ln137_7_fu_777_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_8_reg_1487 <= {{add_ln137_8_fu_811_p2[63:5]}};
        weights_addr_read_reg_1476 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        trunc_ln137_9_reg_1503 <= {{add_ln137_9_fu_849_p2[63:5]}};
        trunc_ln838_reg_1508 <= trunc_ln838_fu_864_p1;
        weights_addr_52_read_reg_1492 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        trunc_ln838_10_reg_1680 <= trunc_ln838_10_fu_1158_p1;
        weights_addr_62_read_reg_1675 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        trunc_ln838_11_reg_1690 <= trunc_ln838_11_fu_1166_p1;
        weights_addr_63_read_reg_1685 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        trunc_ln838_12_reg_1700 <= trunc_ln838_12_fu_1174_p1;
        weights_addr_64_read_reg_1695 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        trunc_ln838_13_reg_1710 <= trunc_ln838_13_fu_1182_p1;
        weights_addr_65_read_reg_1705 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        trunc_ln838_14_reg_1720 <= trunc_ln838_14_fu_1190_p1;
        weights_addr_66_read_reg_1715 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        trunc_ln838_8_reg_1660 <= trunc_ln838_8_fu_1142_p1;
        weights_addr_60_read_reg_1655 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        trunc_ln838_9_reg_1670 <= trunc_ln838_9_fu_1150_p1;
        weights_addr_61_read_reg_1665 <= m_axi_weights_RDATA;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone) & (icmp_ln130_reg_1371 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_next_dst_block = 4'd0;
    end else begin
        ap_sig_allocacmp_next_dst_block = dst_block_fu_126;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        bias_dst_ce0 = 1'b1;
    end else begin
        bias_dst_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        bias_dst_we0 = 1'b1;
    end else begin
        bias_dst_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_weights_ARADDR = sext_ln137_15_fu_1124_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_14_fu_1082_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_13_fu_1040_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_12_fu_998_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_11_fu_956_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_10_fu_914_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_9_fu_872_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_8_fu_830_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_7_fu_792_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_6_fu_758_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_5_fu_724_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_4_fu_690_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_3_fu_656_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_2_fu_622_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_1_fu_588_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln130_reg_1371 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln137_fu_554_p1;
    end else begin
        m_axi_weights_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln130_reg_1371 == 1'd0)))) begin
        m_axi_weights_ARVALID = 1'b1;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln130_reg_1371 == 1'd0)))) begin
        m_axi_weights_RREADY = 1'b1;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (icmp_ln130_reg_1371 == 1'd0)))) begin
        weights_blk_n_AR = m_axi_weights_ARREADY;
    end else begin
        weights_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (icmp_ln130_reg_1371 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (icmp_ln130_reg_1371 == 1'd0)))) begin
        weights_blk_n_R = m_axi_weights_RVALID;
    end else begin
        weights_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage8)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln137_10_fu_891_p2 = (zext_ln137_25_fu_887_p1 + bias_src);

assign add_ln137_11_fu_933_p2 = (zext_ln137_26_fu_929_p1 + bias_src);

assign add_ln137_12_fu_975_p2 = (zext_ln137_27_fu_971_p1 + bias_src);

assign add_ln137_13_fu_1017_p2 = (zext_ln137_28_fu_1013_p1 + bias_src);

assign add_ln137_14_fu_1059_p2 = (zext_ln137_29_fu_1055_p1 + bias_src);

assign add_ln137_15_fu_1101_p2 = (zext_ln137_30_fu_1097_p1 + bias_src);

assign add_ln137_1_fu_573_p2 = (zext_ln137_16_fu_569_p1 + bias_src);

assign add_ln137_2_fu_607_p2 = (zext_ln137_17_fu_603_p1 + bias_src);

assign add_ln137_3_fu_641_p2 = (zext_ln137_18_fu_637_p1 + bias_src);

assign add_ln137_4_fu_675_p2 = (zext_ln137_19_fu_671_p1 + bias_src);

assign add_ln137_5_fu_709_p2 = (zext_ln137_20_fu_705_p1 + bias_src);

assign add_ln137_6_fu_743_p2 = (zext_ln137_21_fu_739_p1 + bias_src);

assign add_ln137_7_fu_777_p2 = (zext_ln137_22_fu_773_p1 + bias_src);

assign add_ln137_8_fu_811_p2 = (zext_ln137_23_fu_807_p1 + bias_src);

assign add_ln137_9_fu_849_p2 = (zext_ln137_24_fu_845_p1 + bias_src);

assign add_ln137_fu_533_p2 = (zext_ln137_15_fu_529_p1 + bias_src);

assign add_ln142_fu_515_p2 = (ap_sig_allocacmp_next_dst_block + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_weights_RVALID == 1'b0) | (m_axi_weights_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_weights_RVALID == 1'b0) | (m_axi_weights_ARREADY == 1'b0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0))));
end

always @ (*) begin
    ap_block_state10_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state11_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state12_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state13_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state14_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state15_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state16_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage1_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage2_iter1 = (m_axi_weights_RVALID == 1'b0);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp0_stage3_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage4_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage5_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage6_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage7_iter1 = (m_axi_weights_RVALID == 1'b0);
end

assign ap_block_state25_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln130_reg_1371 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage8;

assign bias_dst_address0 = zext_ln130_1_fu_1194_p1;

assign bias_dst_d0 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln838_15_fu_1202_p1}, {2'd0}}, {trunc_ln838_14_reg_1720}}, {2'd0}}, {trunc_ln838_13_reg_1710}}, {2'd0}}, {trunc_ln838_12_reg_1700}}, {2'd0}}, {trunc_ln838_11_reg_1690}}, {2'd0}}, {trunc_ln838_10_reg_1680}}, {2'd0}}, {trunc_ln838_9_reg_1670}}, {2'd0}}, {trunc_ln838_8_reg_1660}}, {2'd0}}, {trunc_ln838_7_reg_1650}}, {2'd0}}, {trunc_ln838_6_reg_1634}}, {2'd0}}, {trunc_ln838_5_reg_1613}}, {2'd0}}, {trunc_ln838_4_reg_1592}}, {2'd0}}, {trunc_ln838_3_reg_1571}}, {2'd0}}, {trunc_ln838_2_reg_1550}}, {2'd0}}, {trunc_ln838_1_reg_1529}}, {2'd0}}, {trunc_ln838_reg_1508}}, {2'd0}};

assign icmp_ln130_fu_509_p2 = ((ap_sig_allocacmp_next_dst_block == 4'd12) ? 1'b1 : 1'b0);

assign lshr_ln137_10_fu_1154_p2 = weights_addr_61_read_reg_1665 >> zext_ln137_10_cast_reg_1311;

assign lshr_ln137_11_fu_1162_p2 = weights_addr_62_read_reg_1675 >> zext_ln137_11_cast_reg_1306;

assign lshr_ln137_12_fu_1170_p2 = weights_addr_63_read_reg_1685 >> zext_ln137_12_cast_reg_1301;

assign lshr_ln137_13_fu_1178_p2 = weights_addr_64_read_reg_1695 >> zext_ln137_13_cast_reg_1296;

assign lshr_ln137_14_fu_1186_p2 = weights_addr_65_read_reg_1705 >> zext_ln137_14_cast_reg_1291;

assign lshr_ln137_15_fu_1198_p2 = weights_addr_66_read_reg_1715 >> zext_ln130_cast_reg_1286;

assign lshr_ln137_1_fu_868_p2 = weights_addr_52_read_reg_1492 >> zext_ln137_1_cast_reg_1356;

assign lshr_ln137_2_fu_910_p2 = weights_addr_53_read_reg_1513 >> zext_ln137_2_cast_reg_1351;

assign lshr_ln137_3_fu_952_p2 = weights_addr_54_read_reg_1534 >> zext_ln137_3_cast_reg_1346;

assign lshr_ln137_4_fu_994_p2 = weights_addr_55_read_reg_1555 >> zext_ln137_4_cast_reg_1341;

assign lshr_ln137_5_fu_1036_p2 = weights_addr_56_read_reg_1576 >> zext_ln137_5_cast_reg_1336;

assign lshr_ln137_6_fu_1078_p2 = weights_addr_57_read_reg_1597 >> zext_ln137_6_cast_reg_1331;

assign lshr_ln137_7_fu_1120_p2 = weights_addr_58_read_reg_1618 >> zext_ln137_7_cast_reg_1326;

assign lshr_ln137_8_fu_1138_p2 = weights_addr_59_read_reg_1639 >> zext_ln137_8_cast_reg_1321;

assign lshr_ln137_9_fu_1146_p2 = weights_addr_60_read_reg_1655 >> zext_ln137_9_cast_reg_1316;

assign lshr_ln137_fu_826_p2 = weights_addr_read_reg_1476 >> zext_ln137_cast_reg_1361;

assign m_axi_weights_ARBURST = 2'd0;

assign m_axi_weights_ARCACHE = 4'd0;

assign m_axi_weights_ARID = 1'd0;

assign m_axi_weights_ARLEN = 32'd1;

assign m_axi_weights_ARLOCK = 2'd0;

assign m_axi_weights_ARPROT = 3'd0;

assign m_axi_weights_ARQOS = 4'd0;

assign m_axi_weights_ARREGION = 4'd0;

assign m_axi_weights_ARSIZE = 3'd0;

assign m_axi_weights_ARUSER = 1'd0;

assign m_axi_weights_AWADDR = 64'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 256'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 32'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign or_ln137_10_fu_924_p2 = (shl_ln137_s_reg_1375 | 9'd22);

assign or_ln137_11_fu_966_p2 = (shl_ln137_s_reg_1375 | 9'd24);

assign or_ln137_12_fu_1008_p2 = (shl_ln137_s_reg_1375 | 9'd26);

assign or_ln137_13_fu_1050_p2 = (shl_ln137_s_reg_1375 | 9'd28);

assign or_ln137_14_fu_1092_p2 = (shl_ln137_s_reg_1375 | 9'd30);

assign or_ln137_1_fu_598_p2 = (shl_ln137_s_reg_1375 | 9'd4);

assign or_ln137_2_fu_632_p2 = (shl_ln137_s_reg_1375 | 9'd6);

assign or_ln137_3_fu_666_p2 = (shl_ln137_s_reg_1375 | 9'd8);

assign or_ln137_4_fu_700_p2 = (shl_ln137_s_reg_1375 | 9'd10);

assign or_ln137_5_fu_734_p2 = (shl_ln137_s_reg_1375 | 9'd12);

assign or_ln137_6_fu_768_p2 = (shl_ln137_s_reg_1375 | 9'd14);

assign or_ln137_7_fu_802_p2 = (shl_ln137_s_reg_1375 | 9'd16);

assign or_ln137_8_fu_840_p2 = (shl_ln137_s_reg_1375 | 9'd18);

assign or_ln137_9_fu_882_p2 = (shl_ln137_s_reg_1375 | 9'd20);

assign or_ln137_fu_564_p2 = (shl_ln137_s_reg_1375 | 9'd2);

assign sext_ln137_10_fu_914_p1 = $signed(trunc_ln137_10_reg_1524);

assign sext_ln137_11_fu_956_p1 = $signed(trunc_ln137_11_reg_1545);

assign sext_ln137_12_fu_998_p1 = $signed(trunc_ln137_12_reg_1566);

assign sext_ln137_13_fu_1040_p1 = $signed(trunc_ln137_13_reg_1587);

assign sext_ln137_14_fu_1082_p1 = $signed(trunc_ln137_14_reg_1608);

assign sext_ln137_15_fu_1124_p1 = $signed(trunc_ln137_15_reg_1629);

assign sext_ln137_1_fu_588_p1 = $signed(trunc_ln137_1_reg_1405);

assign sext_ln137_2_fu_622_p1 = $signed(trunc_ln137_2_reg_1416);

assign sext_ln137_3_fu_656_p1 = $signed(trunc_ln137_3_reg_1427);

assign sext_ln137_4_fu_690_p1 = $signed(trunc_ln137_4_reg_1438);

assign sext_ln137_5_fu_724_p1 = $signed(trunc_ln137_5_reg_1449);

assign sext_ln137_6_fu_758_p1 = $signed(trunc_ln137_6_reg_1460);

assign sext_ln137_7_fu_792_p1 = $signed(trunc_ln137_7_reg_1471);

assign sext_ln137_8_fu_830_p1 = $signed(trunc_ln137_8_reg_1487);

assign sext_ln137_9_fu_872_p1 = $signed(trunc_ln137_9_reg_1503);

assign sext_ln137_fu_554_p1 = $signed(trunc_ln137_s_reg_1394);

assign shl_ln137_s_fu_521_p3 = {{ap_sig_allocacmp_next_dst_block}, {5'd0}};

assign trunc_ln838_10_fu_1158_p1 = lshr_ln137_10_fu_1154_p2[15:0];

assign trunc_ln838_11_fu_1166_p1 = lshr_ln137_11_fu_1162_p2[15:0];

assign trunc_ln838_12_fu_1174_p1 = lshr_ln137_12_fu_1170_p2[15:0];

assign trunc_ln838_13_fu_1182_p1 = lshr_ln137_13_fu_1178_p2[15:0];

assign trunc_ln838_14_fu_1190_p1 = lshr_ln137_14_fu_1186_p2[15:0];

assign trunc_ln838_15_fu_1202_p1 = lshr_ln137_15_fu_1198_p2[15:0];

assign trunc_ln838_1_fu_906_p1 = lshr_ln137_1_fu_868_p2[15:0];

assign trunc_ln838_2_fu_948_p1 = lshr_ln137_2_fu_910_p2[15:0];

assign trunc_ln838_3_fu_990_p1 = lshr_ln137_3_fu_952_p2[15:0];

assign trunc_ln838_4_fu_1032_p1 = lshr_ln137_4_fu_994_p2[15:0];

assign trunc_ln838_5_fu_1074_p1 = lshr_ln137_5_fu_1036_p2[15:0];

assign trunc_ln838_6_fu_1116_p1 = lshr_ln137_6_fu_1078_p2[15:0];

assign trunc_ln838_7_fu_1134_p1 = lshr_ln137_7_fu_1120_p2[15:0];

assign trunc_ln838_8_fu_1142_p1 = lshr_ln137_8_fu_1138_p2[15:0];

assign trunc_ln838_9_fu_1150_p1 = lshr_ln137_9_fu_1146_p2[15:0];

assign trunc_ln838_fu_864_p1 = lshr_ln137_fu_826_p2[15:0];

assign zext_ln130_1_fu_1194_p1 = next_dst_block_reg_1366_pp0_iter1_reg;

assign zext_ln130_cast_fu_437_p1 = zext_ln130;

assign zext_ln137_10_cast_fu_457_p1 = zext_ln137_10;

assign zext_ln137_11_cast_fu_453_p1 = zext_ln137_11;

assign zext_ln137_12_cast_fu_449_p1 = zext_ln137_12;

assign zext_ln137_13_cast_fu_445_p1 = zext_ln137_13;

assign zext_ln137_14_cast_fu_441_p1 = zext_ln137_14;

assign zext_ln137_15_fu_529_p1 = shl_ln137_s_fu_521_p3;

assign zext_ln137_16_fu_569_p1 = or_ln137_fu_564_p2;

assign zext_ln137_17_fu_603_p1 = or_ln137_1_fu_598_p2;

assign zext_ln137_18_fu_637_p1 = or_ln137_2_fu_632_p2;

assign zext_ln137_19_fu_671_p1 = or_ln137_3_fu_666_p2;

assign zext_ln137_1_cast_fu_493_p1 = zext_ln137_1;

assign zext_ln137_20_fu_705_p1 = or_ln137_4_fu_700_p2;

assign zext_ln137_21_fu_739_p1 = or_ln137_5_fu_734_p2;

assign zext_ln137_22_fu_773_p1 = or_ln137_6_fu_768_p2;

assign zext_ln137_23_fu_807_p1 = or_ln137_7_fu_802_p2;

assign zext_ln137_24_fu_845_p1 = or_ln137_8_fu_840_p2;

assign zext_ln137_25_fu_887_p1 = or_ln137_9_fu_882_p2;

assign zext_ln137_26_fu_929_p1 = or_ln137_10_fu_924_p2;

assign zext_ln137_27_fu_971_p1 = or_ln137_11_fu_966_p2;

assign zext_ln137_28_fu_1013_p1 = or_ln137_12_fu_1008_p2;

assign zext_ln137_29_fu_1055_p1 = or_ln137_13_fu_1050_p2;

assign zext_ln137_2_cast_fu_489_p1 = zext_ln137_2;

assign zext_ln137_30_fu_1097_p1 = or_ln137_14_fu_1092_p2;

assign zext_ln137_3_cast_fu_485_p1 = zext_ln137_3;

assign zext_ln137_4_cast_fu_481_p1 = zext_ln137_4;

assign zext_ln137_5_cast_fu_477_p1 = zext_ln137_5;

assign zext_ln137_6_cast_fu_473_p1 = zext_ln137_6;

assign zext_ln137_7_cast_fu_469_p1 = zext_ln137_7;

assign zext_ln137_8_cast_fu_465_p1 = zext_ln137_8;

assign zext_ln137_9_cast_fu_461_p1 = zext_ln137_9;

assign zext_ln137_cast_fu_497_p1 = zext_ln137;

always @ (posedge ap_clk) begin
    zext_ln130_cast_reg_1286[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_14_cast_reg_1291[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_13_cast_reg_1296[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_12_cast_reg_1301[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_11_cast_reg_1306[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_10_cast_reg_1311[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_9_cast_reg_1316[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_8_cast_reg_1321[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_7_cast_reg_1326[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_6_cast_reg_1331[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_5_cast_reg_1336[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_4_cast_reg_1341[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_3_cast_reg_1346[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_2_cast_reg_1351[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_1_cast_reg_1356[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln137_cast_reg_1361[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    shl_ln137_s_reg_1375[4:0] <= 5'b00000;
end

endmodule //ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block
