// Seed: 2769252558
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = 1;
  wire id_16;
  wire id_17, id_18;
  wire id_19;
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    output tri id_4,
    output supply1 id_5,
    output tri id_6,
    input uwire id_7,
    output tri0 id_8
    , id_12,
    output tri1 id_9,
    input tri0 id_10
);
  always id_12 = 1;
  wire id_13;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13
  );
  assign id_0 = id_10;
endmodule : SymbolIdentifier
