module tb_enc_4to2_en(

    );
    
    reg [3:0] enc_in;
    reg en;
    wire [1:0] enc_out;
    
    enc_4to2_en_for U0 (enc_in, en, enc_out);
    
    initial begin
    en=1;
    #10 en=0; enc_in=4'b0001;
    #10 enc_in=4'b0010;
    #10 enc_in=4'b0100;
    #10 enc_in=4'b1000;
    #20 $finish;
    end
    
endmodule
