# Low-Power-ALU-for-RISC-V-ISA
This project explores low-power ALU design strategies for RISC-V architecture by comparing three implementations. The latch-based ALU achieved the most efficient power performance with a 38.60 mW reduction over conventional design.
