
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.280774                       # Number of seconds simulated
sim_ticks                                6280773860000                       # Number of ticks simulated
final_tick                               6280773860000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 702997                       # Simulator instruction rate (inst/s)
host_op_rate                                  1126160                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4740060672                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660260                       # Number of bytes of host memory used
host_seconds                                  1325.04                       # Real time elapsed on the host
sim_insts                                   931499909                       # Number of instructions simulated
sim_ops                                    1492207792                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        39323392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39346176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    936001920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       936001920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           614428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              614784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      14625030                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           14625030                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            6260915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6264543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       149026528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            149026528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       149026528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           6260915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            155291070                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684109                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342491                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005636                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6280773860000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12561547720                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499909                       # Number of instructions committed
system.cpu.committedOps                    1492207792                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701078                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571461                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701078                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935068                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545512949                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199332                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026595                       # number of memory refs
system.cpu.num_load_insts                   382684105                       # Number of load instructions
system.cpu.num_store_insts                   56342490                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12561547720                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742413                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844158     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207792                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.894525                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026600                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1767598                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.374687                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.894525                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1757873998                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1757873998                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    380933508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       380933508                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714932                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     381648440                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        381648440                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    381648440                       # number of overall hits
system.cpu.dcache.overall_hits::total       381648440                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1750601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1750601                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627559                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     57378160                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       57378160                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     57378160                       # number of overall misses
system.cpu.dcache.overall_misses::total      57378160                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 468472305000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 468472305000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4008556859500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4008556859500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4477029164500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4477029164500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4477029164500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4477029164500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026600                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026600                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026600                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026600                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004575                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.130694                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130694                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.130694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130694                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 267606.556263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 267606.556263                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72060.628429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72060.628429                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78026.711984                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78026.711984                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78026.711984                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78026.711984                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        13906                       # number of writebacks
system.cpu.dcache.writebacks::total             13906                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1750601                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1750601                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627559                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     57378160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     57378160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     57378160                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     57378160                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 466721704000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 466721704000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3952929300500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3952929300500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4419651004500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4419651004500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4419651004500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4419651004500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.130694                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.130694                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.130694                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.130694                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 266606.556263                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 266606.556263                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71060.628429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71060.628429                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77026.711984                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77026.711984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77026.711984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77026.711984                       # average overall mshr miss latency
system.cpu.dcache.replacements                1767086                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           309.902358                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005636                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3994397.853933                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   309.902358                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.605278                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.605278                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          343                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.669922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5688022900                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5688022900                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005280                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005280                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005280                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005280                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005280                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     90980500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90980500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     90980500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90980500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     90980500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90980500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005636                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005636                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005636                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005636                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 255563.202247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 255563.202247                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 255563.202247                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 255563.202247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 255563.202247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 255563.202247                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     90624500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90624500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     90624500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90624500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     90624500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90624500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 254563.202247                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 254563.202247                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 254563.202247                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 254563.202247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 254563.202247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 254563.202247                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.791472                       # Cycle average of tags in use
system.l2.tags.total_refs                   115358962                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1711941                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     67.384894                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.740528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.050935                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998922                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1708                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463172085                       # Number of tag accesses
system.l2.tags.data_accesses                463172085                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        13906                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13906                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           13                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               13                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        56219421                       # number of WriteClean hits
system.l2.WriteClean_hits::total             56219421                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27810956                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27810956                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          56016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             56016                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 56018                       # number of demand (read+write) hits
system.l2.demand_hits::total                    56018                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                56018                       # number of overall hits
system.l2.overall_hits::total                   56018                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27799606                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27799606                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694585                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694585                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711580                       # number of demand (read+write) misses
system.l2.demand_misses::total                1711936                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data            1711580                       # number of overall misses
system.l2.overall_misses::total               1711936                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3567074206500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3567074206500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10218669000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10218669000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     90082000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     90082000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 463507634500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 463507634500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      90082000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  473726303500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     473816385500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     90082000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 473726303500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    473816385500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        13906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     56219421                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         56219421                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55610562                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55610562                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          16997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1750601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1750601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1767598                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1767954                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1767598                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1767954                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999882                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.968002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968002                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.968308                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968315                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.968308                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968315                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 128313.840365                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 128313.840365                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 601275.022065                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 601275.022065                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 253039.325843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 253039.325843                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 273522.800273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 273522.800273                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 253039.325843                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 276777.190374                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 276772.254045                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 253039.325843                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 276777.190374                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 276772.254045                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               720541                       # number of writebacks
system.l2.writebacks::total                    720541                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6074                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6074                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27799606                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27799606                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694585                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694585                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1711936                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1711936                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3289078146500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3289078146500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10048719000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10048719000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     86522000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86522000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 446561784500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 446561784500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     86522000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 456610503500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 456697025500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     86522000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 456610503500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 456697025500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.968002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968002                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.968308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968315                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.968308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968315                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 118313.840365                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 118313.840365                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 591275.022065                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 591275.022065                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 243039.325843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 243039.325843                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 263522.800273                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 263522.800273                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 243039.325843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 266777.190374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 266772.254045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 243039.325843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 266777.190374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 266772.254045                       # average overall mshr miss latency
system.l2.replacements                        1709893                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  8142.113737                       # Cycle average of tags in use
system.l3.tags.total_refs                    59041242                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1165667                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     50.650179                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1165.034443                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          3.513472                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6973.565822                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.142216                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000429                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.851265                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.993910                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1508                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6138                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 237362183                       # Number of tag accesses
system.l3.tags.data_accesses                237362183                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       720541                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           720541                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27822285                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27822285                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905363                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905363                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data        1097152                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1097152                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1097152                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1097152                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1097152                       # number of overall hits
system.l3.overall_hits::total                 1097152                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894243                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894243                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       597433                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          597789                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              614428                       # number of demand (read+write) misses
system.l3.demand_misses::total                 614784                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data             614428                       # number of overall misses
system.l3.overall_misses::total                614784                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2837248173000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2837248173000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9861774000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9861774000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     82606000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 416401253500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 416483859500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      82606000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  426263027500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     426345633500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     82606000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 426263027500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    426345633500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       720541                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       720541                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27822285                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27822285                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799606                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799606                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694585                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694941                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711580                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1711936                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711580                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1711936                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499800                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499800                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.352554                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.352690                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.358983                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.359116                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.358983                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.359116                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 204203.148959                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 204203.148959                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 580275.022065                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 580275.022065                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 232039.325843                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 696984.019129                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 696707.131613                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 232039.325843                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 693755.863177                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 693488.499213                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 232039.325843                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 693755.863177                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 693488.499213                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               610214                       # number of writebacks
system.l3.writebacks::total                    610214                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         7799                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          7799                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13894243                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894243                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       597433                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       597789                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         614428                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            614784                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        614428                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           614784                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2698333739000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2698333739000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9691824000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9691824000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     79046000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 410426923500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 410505969500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     79046000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 420118747500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 420197793500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     79046000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 420118747500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 420197793500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499800                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499800                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.352554                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.352690                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.358983                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.359116                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.358983                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.359116                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 194205.163894                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 194205.163894                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 570275.022065                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 570275.022065                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 222039.325843                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 686984.019129                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 686707.131613                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 222039.325843                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 683755.863177                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 683488.499213                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 222039.325843                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 683755.863177                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 683488.499213                       # average overall mshr miss latency
system.l3.replacements                        1157475                       # number of replacements
system.membus.snoop_filter.tot_requests      15184239                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     14569455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             597789                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       610214                       # Transaction distribution
system.membus.trans_dist::WriteClean         14014816                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7818                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894243                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        597789                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     29756659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     29756659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29756659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    975348096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    975348096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               975348096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14509027                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14509027    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14509027                       # Request fanout histogram
system.membus.reqLayer2.occupancy         99727993000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3076227000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     59145615                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     57377661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       42035248                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     42035248                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1750957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1344661                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           13                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        98056522                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3289793                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55610562                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55610562                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1750601                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    172742827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             172743552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3712059200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3712082816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44704469                       # Total snoops (count)
system.tol2bus.snoopTraffic                2762742784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102082985                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.411775                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.492155                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60047737     58.82%     58.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1               42035248     41.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102082985                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       113915858000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30456678000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6280773860000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694941                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1330755                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41837101                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1542022                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799606                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799606                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694941                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88560671                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1936304768                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        15172291                       # Total snoops (count)
system.tol3bus.snoopTraffic                 936001920                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         46399135                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.326995                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.469115                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31226844     67.30%     67.30% # Request fanout histogram
system.tol3bus.snoop_fanout::1               15172291     32.70%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           46399135                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        58067390500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16467707000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
