$date
	Tue Oct 31 12:16:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Lab6_q3_mux_tb $end
$var wire 1 ! out $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ s $end
$scope module uwu $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 ! out $end
$var wire 1 $ s $end
$var wire 1 % sbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#10
1#
#20
0%
1!
1$
#30
1%
0#
1"
1!
0$
#40
0%
0!
1$
#50
