

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Tue Jan 28 15:19:20 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16LF1825
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	stringtext1,global,class=STRCODE,space=0,delta=2,noexec
     5                           	psect	stringtext2,global,class=STRCODE,space=0,delta=2,noexec
     6                           	psect	nvCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     8                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,space=0,merge=1,split=1,delta=2
    10                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
    11                           	psect	text2,local,class=CODE,space=0,merge=1,delta=2
    12                           	psect	text3,local,class=CODE,space=0,merge=1,delta=2
    13                           	psect	text4,local,class=CODE,space=0,merge=1,delta=2
    14                           	psect	text5,local,class=CODE,space=0,merge=1,delta=2
    15                           	psect	text6,local,class=CODE,space=0,merge=1,delta=2
    16                           	psect	text7,local,class=CODE,space=0,merge=1,delta=2
    17                           	psect	text8,local,class=CODE,space=0,merge=1,delta=2
    18                           	psect	text9,local,class=CODE,space=0,merge=1,delta=2
    19                           	psect	text10,local,class=CODE,space=0,merge=1,delta=2
    20                           	psect	text11,local,class=CODE,space=0,merge=1,delta=2
    21                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    22                           	dabs	1,0x7E,2
    23     0000                     
    24                           ; Generated 07/09/2023 GMT
    25                           ; 
    26                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    27                           ; All rights reserved.
    28                           ; 
    29                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    30                           ; 
    31                           ; Redistribution and use in source and binary forms, with or without modification, are
    32                           ; permitted provided that the following conditions are met:
    33                           ; 
    34                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    35                           ;        conditions and the following disclaimer.
    36                           ; 
    37                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    38                           ;        of conditions and the following disclaimer in the documentation and/or other
    39                           ;        materials provided with the distribution. Publication is not required when
    40                           ;        this file is used in an embedded application.
    41                           ; 
    42                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    43                           ;        software without specific prior written permission.
    44                           ; 
    45                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    46                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    47                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    48                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    49                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    50                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    51                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    52                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    53                           ; 
    54                           ; 
    55                           ; Code-generator required, PIC16LF1825 Definitions
    56                           ; 
    57                           ; SFR Addresses
    58     0008                     bsr             equ	8
    59     0005                     fsr0h           equ	5
    60     0004                     fsr0l           equ	4
    61     0007                     fsr1h           equ	7
    62     0006                     fsr1l           equ	6
    63     0000                     indf            equ	0
    64     0000                     indf0           equ	0
    65     0001                     indf1           equ	1
    66     000B                     intcon          equ	11
    67     0002                     pc              equ	2
    68     0002                     pcl             equ	2
    69     000A                     pclath          equ	10
    70     0003                     status          equ	3
    71     0009                     wreg            equ	9
    72     0000                     INDF0           equ	0	;# 
    73     0001                     INDF1           equ	1	;# 
    74     0002                     PCL             equ	2	;# 
    75     0003                     STATUS          equ	3	;# 
    76     0004                     FSR0L           equ	4	;# 
    77     0005                     FSR0H           equ	5	;# 
    78     0006                     FSR1L           equ	6	;# 
    79     0007                     FSR1H           equ	7	;# 
    80     0008                     BSR             equ	8	;# 
    81     0009                     WREG            equ	9	;# 
    82     000A                     PCLATH          equ	10	;# 
    83     000B                     INTCON          equ	11	;# 
    84     000C                     PORTA           equ	12	;# 
    85     000E                     PORTC           equ	14	;# 
    86     0011                     PIR1            equ	17	;# 
    87     0012                     PIR2            equ	18	;# 
    88     0013                     PIR3            equ	19	;# 
    89     0015                     TMR0            equ	21	;# 
    90     0016                     TMR1            equ	22	;# 
    91     0016                     TMR1L           equ	22	;# 
    92     0017                     TMR1H           equ	23	;# 
    93     0018                     T1CON           equ	24	;# 
    94     0019                     T1GCON          equ	25	;# 
    95     001A                     TMR2            equ	26	;# 
    96     001B                     PR2             equ	27	;# 
    97     001C                     T2CON           equ	28	;# 
    98     001E                     CPSCON0         equ	30	;# 
    99     001F                     CPSCON1         equ	31	;# 
   100     008C                     TRISA           equ	140	;# 
   101     008E                     TRISC           equ	142	;# 
   102     0091                     PIE1            equ	145	;# 
   103     0092                     PIE2            equ	146	;# 
   104     0093                     PIE3            equ	147	;# 
   105     0095                     OPTION_REG      equ	149	;# 
   106     0096                     PCON            equ	150	;# 
   107     0097                     WDTCON          equ	151	;# 
   108     0098                     OSCTUNE         equ	152	;# 
   109     0099                     OSCCON          equ	153	;# 
   110     009A                     OSCSTAT         equ	154	;# 
   111     009B                     ADRES           equ	155	;# 
   112     009B                     ADRESL          equ	155	;# 
   113     009C                     ADRESH          equ	156	;# 
   114     009D                     ADCON0          equ	157	;# 
   115     009E                     ADCON1          equ	158	;# 
   116     010C                     LATA            equ	268	;# 
   117     010E                     LATC            equ	270	;# 
   118     0111                     CM1CON0         equ	273	;# 
   119     0112                     CM1CON1         equ	274	;# 
   120     0113                     CM2CON0         equ	275	;# 
   121     0114                     CM2CON1         equ	276	;# 
   122     0115                     CMOUT           equ	277	;# 
   123     0116                     BORCON          equ	278	;# 
   124     0117                     FVRCON          equ	279	;# 
   125     0118                     DACCON0         equ	280	;# 
   126     0119                     DACCON1         equ	281	;# 
   127     011A                     SRCON0          equ	282	;# 
   128     011B                     SRCON1          equ	283	;# 
   129     011D                     APFCON0         equ	285	;# 
   130     011E                     APFCON1         equ	286	;# 
   131     018C                     ANSELA          equ	396	;# 
   132     018E                     ANSELC          equ	398	;# 
   133     0191                     EEADR           equ	401	;# 
   134     0191                     EEADRL          equ	401	;# 
   135     0192                     EEADRH          equ	402	;# 
   136     0193                     EEDAT           equ	403	;# 
   137     0193                     EEDATL          equ	403	;# 
   138     0193                     EEDATA          equ	403	;# 
   139     0194                     EEDATH          equ	404	;# 
   140     0195                     EECON1          equ	405	;# 
   141     0196                     EECON2          equ	406	;# 
   142     0199                     RCREG           equ	409	;# 
   143     019A                     TXREG           equ	410	;# 
   144     019B                     SPBRG           equ	411	;# 
   145     019B                     SPBRGL          equ	411	;# 
   146     019C                     SPBRGH          equ	412	;# 
   147     019D                     RCSTA           equ	413	;# 
   148     019E                     TXSTA           equ	414	;# 
   149     019F                     BAUDCON         equ	415	;# 
   150     020C                     WPUA            equ	524	;# 
   151     020E                     WPUC            equ	526	;# 
   152     0211                     SSP1BUF         equ	529	;# 
   153     0211                     SSPBUF          equ	529	;# 
   154     0212                     SSP1ADD         equ	530	;# 
   155     0212                     SSPADD          equ	530	;# 
   156     0213                     SSP1MSK         equ	531	;# 
   157     0213                     SSPMSK          equ	531	;# 
   158     0214                     SSP1STAT        equ	532	;# 
   159     0214                     SSPSTAT         equ	532	;# 
   160     0215                     SSP1CON1        equ	533	;# 
   161     0215                     SSPCON1         equ	533	;# 
   162     0215                     SSPCON          equ	533	;# 
   163     0216                     SSP1CON2        equ	534	;# 
   164     0216                     SSPCON2         equ	534	;# 
   165     0217                     SSP1CON3        equ	535	;# 
   166     0217                     SSPCON3         equ	535	;# 
   167     0291                     CCPR1           equ	657	;# 
   168     0291                     CCPR1L          equ	657	;# 
   169     0292                     CCPR1H          equ	658	;# 
   170     0293                     CCP1CON         equ	659	;# 
   171     0294                     PWM1CON         equ	660	;# 
   172     0295                     CCP1AS          equ	661	;# 
   173     0295                     ECCP1AS         equ	661	;# 
   174     0296                     PSTR1CON        equ	662	;# 
   175     0298                     CCPR2           equ	664	;# 
   176     0298                     CCPR2L          equ	664	;# 
   177     0299                     CCPR2H          equ	665	;# 
   178     029A                     CCP2CON         equ	666	;# 
   179     029B                     PWM2CON         equ	667	;# 
   180     029C                     CCP2AS          equ	668	;# 
   181     029D                     PSTR2CON        equ	669	;# 
   182     029E                     CCPTMRS         equ	670	;# 
   183     029E                     CCPTMRS0        equ	670	;# 
   184     0311                     CCPR3           equ	785	;# 
   185     0311                     CCPR3L          equ	785	;# 
   186     0312                     CCPR3H          equ	786	;# 
   187     0313                     CCP3CON         equ	787	;# 
   188     0318                     CCPR4           equ	792	;# 
   189     0318                     CCPR4L          equ	792	;# 
   190     0319                     CCPR4H          equ	793	;# 
   191     031A                     CCP4CON         equ	794	;# 
   192     038C                     INLVLA          equ	908	;# 
   193     038E                     INLVLC          equ	910	;# 
   194     0391                     IOCAP           equ	913	;# 
   195     0392                     IOCAN           equ	914	;# 
   196     0393                     IOCAF           equ	915	;# 
   197     039A                     CLKRCON         equ	922	;# 
   198     039C                     MDCON           equ	924	;# 
   199     039D                     MDSRC           equ	925	;# 
   200     039E                     MDCARL          equ	926	;# 
   201     039F                     MDCARH          equ	927	;# 
   202     0415                     TMR4            equ	1045	;# 
   203     0416                     PR4             equ	1046	;# 
   204     0417                     T4CON           equ	1047	;# 
   205     041C                     TMR6            equ	1052	;# 
   206     041D                     PR6             equ	1053	;# 
   207     041E                     T6CON           equ	1054	;# 
   208     0FE4                     STATUS_SHAD     equ	4068	;# 
   209     0FE5                     WREG_SHAD       equ	4069	;# 
   210     0FE6                     BSR_SHAD        equ	4070	;# 
   211     0FE7                     PCLATH_SHAD     equ	4071	;# 
   212     0FE8                     FSR0L_SHAD      equ	4072	;# 
   213     0FE9                     FSR0H_SHAD      equ	4073	;# 
   214     0FEA                     FSR1L_SHAD      equ	4074	;# 
   215     0FEB                     FSR1H_SHAD      equ	4075	;# 
   216     0FED                     STKPTR          equ	4077	;# 
   217     0FEE                     TOSL            equ	4078	;# 
   218     0FEF                     TOSH            equ	4079	;# 
   219     0000                     INDF0           equ	0	;# 
   220     0001                     INDF1           equ	1	;# 
   221     0002                     PCL             equ	2	;# 
   222     0003                     STATUS          equ	3	;# 
   223     0004                     FSR0L           equ	4	;# 
   224     0005                     FSR0H           equ	5	;# 
   225     0006                     FSR1L           equ	6	;# 
   226     0007                     FSR1H           equ	7	;# 
   227     0008                     BSR             equ	8	;# 
   228     0009                     WREG            equ	9	;# 
   229     000A                     PCLATH          equ	10	;# 
   230     000B                     INTCON          equ	11	;# 
   231     000C                     PORTA           equ	12	;# 
   232     000E                     PORTC           equ	14	;# 
   233     0011                     PIR1            equ	17	;# 
   234     0012                     PIR2            equ	18	;# 
   235     0013                     PIR3            equ	19	;# 
   236     0015                     TMR0            equ	21	;# 
   237     0016                     TMR1            equ	22	;# 
   238     0016                     TMR1L           equ	22	;# 
   239     0017                     TMR1H           equ	23	;# 
   240     0018                     T1CON           equ	24	;# 
   241     0019                     T1GCON          equ	25	;# 
   242     001A                     TMR2            equ	26	;# 
   243     001B                     PR2             equ	27	;# 
   244     001C                     T2CON           equ	28	;# 
   245     001E                     CPSCON0         equ	30	;# 
   246     001F                     CPSCON1         equ	31	;# 
   247     008C                     TRISA           equ	140	;# 
   248     008E                     TRISC           equ	142	;# 
   249     0091                     PIE1            equ	145	;# 
   250     0092                     PIE2            equ	146	;# 
   251     0093                     PIE3            equ	147	;# 
   252     0095                     OPTION_REG      equ	149	;# 
   253     0096                     PCON            equ	150	;# 
   254     0097                     WDTCON          equ	151	;# 
   255     0098                     OSCTUNE         equ	152	;# 
   256     0099                     OSCCON          equ	153	;# 
   257     009A                     OSCSTAT         equ	154	;# 
   258     009B                     ADRES           equ	155	;# 
   259     009B                     ADRESL          equ	155	;# 
   260     009C                     ADRESH          equ	156	;# 
   261     009D                     ADCON0          equ	157	;# 
   262     009E                     ADCON1          equ	158	;# 
   263     010C                     LATA            equ	268	;# 
   264     010E                     LATC            equ	270	;# 
   265     0111                     CM1CON0         equ	273	;# 
   266     0112                     CM1CON1         equ	274	;# 
   267     0113                     CM2CON0         equ	275	;# 
   268     0114                     CM2CON1         equ	276	;# 
   269     0115                     CMOUT           equ	277	;# 
   270     0116                     BORCON          equ	278	;# 
   271     0117                     FVRCON          equ	279	;# 
   272     0118                     DACCON0         equ	280	;# 
   273     0119                     DACCON1         equ	281	;# 
   274     011A                     SRCON0          equ	282	;# 
   275     011B                     SRCON1          equ	283	;# 
   276     011D                     APFCON0         equ	285	;# 
   277     011E                     APFCON1         equ	286	;# 
   278     018C                     ANSELA          equ	396	;# 
   279     018E                     ANSELC          equ	398	;# 
   280     0191                     EEADR           equ	401	;# 
   281     0191                     EEADRL          equ	401	;# 
   282     0192                     EEADRH          equ	402	;# 
   283     0193                     EEDAT           equ	403	;# 
   284     0193                     EEDATL          equ	403	;# 
   285     0193                     EEDATA          equ	403	;# 
   286     0194                     EEDATH          equ	404	;# 
   287     0195                     EECON1          equ	405	;# 
   288     0196                     EECON2          equ	406	;# 
   289     0199                     RCREG           equ	409	;# 
   290     019A                     TXREG           equ	410	;# 
   291     019B                     SPBRG           equ	411	;# 
   292     019B                     SPBRGL          equ	411	;# 
   293     019C                     SPBRGH          equ	412	;# 
   294     019D                     RCSTA           equ	413	;# 
   295     019E                     TXSTA           equ	414	;# 
   296     019F                     BAUDCON         equ	415	;# 
   297     020C                     WPUA            equ	524	;# 
   298     020E                     WPUC            equ	526	;# 
   299     0211                     SSP1BUF         equ	529	;# 
   300     0211                     SSPBUF          equ	529	;# 
   301     0212                     SSP1ADD         equ	530	;# 
   302     0212                     SSPADD          equ	530	;# 
   303     0213                     SSP1MSK         equ	531	;# 
   304     0213                     SSPMSK          equ	531	;# 
   305     0214                     SSP1STAT        equ	532	;# 
   306     0214                     SSPSTAT         equ	532	;# 
   307     0215                     SSP1CON1        equ	533	;# 
   308     0215                     SSPCON1         equ	533	;# 
   309     0215                     SSPCON          equ	533	;# 
   310     0216                     SSP1CON2        equ	534	;# 
   311     0216                     SSPCON2         equ	534	;# 
   312     0217                     SSP1CON3        equ	535	;# 
   313     0217                     SSPCON3         equ	535	;# 
   314     0291                     CCPR1           equ	657	;# 
   315     0291                     CCPR1L          equ	657	;# 
   316     0292                     CCPR1H          equ	658	;# 
   317     0293                     CCP1CON         equ	659	;# 
   318     0294                     PWM1CON         equ	660	;# 
   319     0295                     CCP1AS          equ	661	;# 
   320     0295                     ECCP1AS         equ	661	;# 
   321     0296                     PSTR1CON        equ	662	;# 
   322     0298                     CCPR2           equ	664	;# 
   323     0298                     CCPR2L          equ	664	;# 
   324     0299                     CCPR2H          equ	665	;# 
   325     029A                     CCP2CON         equ	666	;# 
   326     029B                     PWM2CON         equ	667	;# 
   327     029C                     CCP2AS          equ	668	;# 
   328     029D                     PSTR2CON        equ	669	;# 
   329     029E                     CCPTMRS         equ	670	;# 
   330     029E                     CCPTMRS0        equ	670	;# 
   331     0311                     CCPR3           equ	785	;# 
   332     0311                     CCPR3L          equ	785	;# 
   333     0312                     CCPR3H          equ	786	;# 
   334     0313                     CCP3CON         equ	787	;# 
   335     0318                     CCPR4           equ	792	;# 
   336     0318                     CCPR4L          equ	792	;# 
   337     0319                     CCPR4H          equ	793	;# 
   338     031A                     CCP4CON         equ	794	;# 
   339     038C                     INLVLA          equ	908	;# 
   340     038E                     INLVLC          equ	910	;# 
   341     0391                     IOCAP           equ	913	;# 
   342     0392                     IOCAN           equ	914	;# 
   343     0393                     IOCAF           equ	915	;# 
   344     039A                     CLKRCON         equ	922	;# 
   345     039C                     MDCON           equ	924	;# 
   346     039D                     MDSRC           equ	925	;# 
   347     039E                     MDCARL          equ	926	;# 
   348     039F                     MDCARH          equ	927	;# 
   349     0415                     TMR4            equ	1045	;# 
   350     0416                     PR4             equ	1046	;# 
   351     0417                     T4CON           equ	1047	;# 
   352     041C                     TMR6            equ	1052	;# 
   353     041D                     PR6             equ	1053	;# 
   354     041E                     T6CON           equ	1054	;# 
   355     0FE4                     STATUS_SHAD     equ	4068	;# 
   356     0FE5                     WREG_SHAD       equ	4069	;# 
   357     0FE6                     BSR_SHAD        equ	4070	;# 
   358     0FE7                     PCLATH_SHAD     equ	4071	;# 
   359     0FE8                     FSR0L_SHAD      equ	4072	;# 
   360     0FE9                     FSR0H_SHAD      equ	4073	;# 
   361     0FEA                     FSR1L_SHAD      equ	4074	;# 
   362     0FEB                     FSR1H_SHAD      equ	4075	;# 
   363     0FED                     STKPTR          equ	4077	;# 
   364     0FEE                     TOSL            equ	4078	;# 
   365     0FEF                     TOSH            equ	4079	;# 
   366     0000                     INDF0           equ	0	;# 
   367     0001                     INDF1           equ	1	;# 
   368     0002                     PCL             equ	2	;# 
   369     0003                     STATUS          equ	3	;# 
   370     0004                     FSR0L           equ	4	;# 
   371     0005                     FSR0H           equ	5	;# 
   372     0006                     FSR1L           equ	6	;# 
   373     0007                     FSR1H           equ	7	;# 
   374     0008                     BSR             equ	8	;# 
   375     0009                     WREG            equ	9	;# 
   376     000A                     PCLATH          equ	10	;# 
   377     000B                     INTCON          equ	11	;# 
   378     000C                     PORTA           equ	12	;# 
   379     000E                     PORTC           equ	14	;# 
   380     0011                     PIR1            equ	17	;# 
   381     0012                     PIR2            equ	18	;# 
   382     0013                     PIR3            equ	19	;# 
   383     0015                     TMR0            equ	21	;# 
   384     0016                     TMR1            equ	22	;# 
   385     0016                     TMR1L           equ	22	;# 
   386     0017                     TMR1H           equ	23	;# 
   387     0018                     T1CON           equ	24	;# 
   388     0019                     T1GCON          equ	25	;# 
   389     001A                     TMR2            equ	26	;# 
   390     001B                     PR2             equ	27	;# 
   391     001C                     T2CON           equ	28	;# 
   392     001E                     CPSCON0         equ	30	;# 
   393     001F                     CPSCON1         equ	31	;# 
   394     008C                     TRISA           equ	140	;# 
   395     008E                     TRISC           equ	142	;# 
   396     0091                     PIE1            equ	145	;# 
   397     0092                     PIE2            equ	146	;# 
   398     0093                     PIE3            equ	147	;# 
   399     0095                     OPTION_REG      equ	149	;# 
   400     0096                     PCON            equ	150	;# 
   401     0097                     WDTCON          equ	151	;# 
   402     0098                     OSCTUNE         equ	152	;# 
   403     0099                     OSCCON          equ	153	;# 
   404     009A                     OSCSTAT         equ	154	;# 
   405     009B                     ADRES           equ	155	;# 
   406     009B                     ADRESL          equ	155	;# 
   407     009C                     ADRESH          equ	156	;# 
   408     009D                     ADCON0          equ	157	;# 
   409     009E                     ADCON1          equ	158	;# 
   410     010C                     LATA            equ	268	;# 
   411     010E                     LATC            equ	270	;# 
   412     0111                     CM1CON0         equ	273	;# 
   413     0112                     CM1CON1         equ	274	;# 
   414     0113                     CM2CON0         equ	275	;# 
   415     0114                     CM2CON1         equ	276	;# 
   416     0115                     CMOUT           equ	277	;# 
   417     0116                     BORCON          equ	278	;# 
   418     0117                     FVRCON          equ	279	;# 
   419     0118                     DACCON0         equ	280	;# 
   420     0119                     DACCON1         equ	281	;# 
   421     011A                     SRCON0          equ	282	;# 
   422     011B                     SRCON1          equ	283	;# 
   423     011D                     APFCON0         equ	285	;# 
   424     011E                     APFCON1         equ	286	;# 
   425     018C                     ANSELA          equ	396	;# 
   426     018E                     ANSELC          equ	398	;# 
   427     0191                     EEADR           equ	401	;# 
   428     0191                     EEADRL          equ	401	;# 
   429     0192                     EEADRH          equ	402	;# 
   430     0193                     EEDAT           equ	403	;# 
   431     0193                     EEDATL          equ	403	;# 
   432     0193                     EEDATA          equ	403	;# 
   433     0194                     EEDATH          equ	404	;# 
   434     0195                     EECON1          equ	405	;# 
   435     0196                     EECON2          equ	406	;# 
   436     0199                     RCREG           equ	409	;# 
   437     019A                     TXREG           equ	410	;# 
   438     019B                     SPBRG           equ	411	;# 
   439     019B                     SPBRGL          equ	411	;# 
   440     019C                     SPBRGH          equ	412	;# 
   441     019D                     RCSTA           equ	413	;# 
   442     019E                     TXSTA           equ	414	;# 
   443     019F                     BAUDCON         equ	415	;# 
   444     020C                     WPUA            equ	524	;# 
   445     020E                     WPUC            equ	526	;# 
   446     0211                     SSP1BUF         equ	529	;# 
   447     0211                     SSPBUF          equ	529	;# 
   448     0212                     SSP1ADD         equ	530	;# 
   449     0212                     SSPADD          equ	530	;# 
   450     0213                     SSP1MSK         equ	531	;# 
   451     0213                     SSPMSK          equ	531	;# 
   452     0214                     SSP1STAT        equ	532	;# 
   453     0214                     SSPSTAT         equ	532	;# 
   454     0215                     SSP1CON1        equ	533	;# 
   455     0215                     SSPCON1         equ	533	;# 
   456     0215                     SSPCON          equ	533	;# 
   457     0216                     SSP1CON2        equ	534	;# 
   458     0216                     SSPCON2         equ	534	;# 
   459     0217                     SSP1CON3        equ	535	;# 
   460     0217                     SSPCON3         equ	535	;# 
   461     0291                     CCPR1           equ	657	;# 
   462     0291                     CCPR1L          equ	657	;# 
   463     0292                     CCPR1H          equ	658	;# 
   464     0293                     CCP1CON         equ	659	;# 
   465     0294                     PWM1CON         equ	660	;# 
   466     0295                     CCP1AS          equ	661	;# 
   467     0295                     ECCP1AS         equ	661	;# 
   468     0296                     PSTR1CON        equ	662	;# 
   469     0298                     CCPR2           equ	664	;# 
   470     0298                     CCPR2L          equ	664	;# 
   471     0299                     CCPR2H          equ	665	;# 
   472     029A                     CCP2CON         equ	666	;# 
   473     029B                     PWM2CON         equ	667	;# 
   474     029C                     CCP2AS          equ	668	;# 
   475     029D                     PSTR2CON        equ	669	;# 
   476     029E                     CCPTMRS         equ	670	;# 
   477     029E                     CCPTMRS0        equ	670	;# 
   478     0311                     CCPR3           equ	785	;# 
   479     0311                     CCPR3L          equ	785	;# 
   480     0312                     CCPR3H          equ	786	;# 
   481     0313                     CCP3CON         equ	787	;# 
   482     0318                     CCPR4           equ	792	;# 
   483     0318                     CCPR4L          equ	792	;# 
   484     0319                     CCPR4H          equ	793	;# 
   485     031A                     CCP4CON         equ	794	;# 
   486     038C                     INLVLA          equ	908	;# 
   487     038E                     INLVLC          equ	910	;# 
   488     0391                     IOCAP           equ	913	;# 
   489     0392                     IOCAN           equ	914	;# 
   490     0393                     IOCAF           equ	915	;# 
   491     039A                     CLKRCON         equ	922	;# 
   492     039C                     MDCON           equ	924	;# 
   493     039D                     MDSRC           equ	925	;# 
   494     039E                     MDCARL          equ	926	;# 
   495     039F                     MDCARH          equ	927	;# 
   496     0415                     TMR4            equ	1045	;# 
   497     0416                     PR4             equ	1046	;# 
   498     0417                     T4CON           equ	1047	;# 
   499     041C                     TMR6            equ	1052	;# 
   500     041D                     PR6             equ	1053	;# 
   501     041E                     T6CON           equ	1054	;# 
   502     0FE4                     STATUS_SHAD     equ	4068	;# 
   503     0FE5                     WREG_SHAD       equ	4069	;# 
   504     0FE6                     BSR_SHAD        equ	4070	;# 
   505     0FE7                     PCLATH_SHAD     equ	4071	;# 
   506     0FE8                     FSR0L_SHAD      equ	4072	;# 
   507     0FE9                     FSR0H_SHAD      equ	4073	;# 
   508     0FEA                     FSR1L_SHAD      equ	4074	;# 
   509     0FEB                     FSR1H_SHAD      equ	4075	;# 
   510     0FED                     STKPTR          equ	4077	;# 
   511     0FEE                     TOSL            equ	4078	;# 
   512     0FEF                     TOSH            equ	4079	;# 
   513     0000                     INDF0           equ	0	;# 
   514     0001                     INDF1           equ	1	;# 
   515     0002                     PCL             equ	2	;# 
   516     0003                     STATUS          equ	3	;# 
   517     0004                     FSR0L           equ	4	;# 
   518     0005                     FSR0H           equ	5	;# 
   519     0006                     FSR1L           equ	6	;# 
   520     0007                     FSR1H           equ	7	;# 
   521     0008                     BSR             equ	8	;# 
   522     0009                     WREG            equ	9	;# 
   523     000A                     PCLATH          equ	10	;# 
   524     000B                     INTCON          equ	11	;# 
   525     000C                     PORTA           equ	12	;# 
   526     000E                     PORTC           equ	14	;# 
   527     0011                     PIR1            equ	17	;# 
   528     0012                     PIR2            equ	18	;# 
   529     0013                     PIR3            equ	19	;# 
   530     0015                     TMR0            equ	21	;# 
   531     0016                     TMR1            equ	22	;# 
   532     0016                     TMR1L           equ	22	;# 
   533     0017                     TMR1H           equ	23	;# 
   534     0018                     T1CON           equ	24	;# 
   535     0019                     T1GCON          equ	25	;# 
   536     001A                     TMR2            equ	26	;# 
   537     001B                     PR2             equ	27	;# 
   538     001C                     T2CON           equ	28	;# 
   539     001E                     CPSCON0         equ	30	;# 
   540     001F                     CPSCON1         equ	31	;# 
   541     008C                     TRISA           equ	140	;# 
   542     008E                     TRISC           equ	142	;# 
   543     0091                     PIE1            equ	145	;# 
   544     0092                     PIE2            equ	146	;# 
   545     0093                     PIE3            equ	147	;# 
   546     0095                     OPTION_REG      equ	149	;# 
   547     0096                     PCON            equ	150	;# 
   548     0097                     WDTCON          equ	151	;# 
   549     0098                     OSCTUNE         equ	152	;# 
   550     0099                     OSCCON          equ	153	;# 
   551     009A                     OSCSTAT         equ	154	;# 
   552     009B                     ADRES           equ	155	;# 
   553     009B                     ADRESL          equ	155	;# 
   554     009C                     ADRESH          equ	156	;# 
   555     009D                     ADCON0          equ	157	;# 
   556     009E                     ADCON1          equ	158	;# 
   557     010C                     LATA            equ	268	;# 
   558     010E                     LATC            equ	270	;# 
   559     0111                     CM1CON0         equ	273	;# 
   560     0112                     CM1CON1         equ	274	;# 
   561     0113                     CM2CON0         equ	275	;# 
   562     0114                     CM2CON1         equ	276	;# 
   563     0115                     CMOUT           equ	277	;# 
   564     0116                     BORCON          equ	278	;# 
   565     0117                     FVRCON          equ	279	;# 
   566     0118                     DACCON0         equ	280	;# 
   567     0119                     DACCON1         equ	281	;# 
   568     011A                     SRCON0          equ	282	;# 
   569     011B                     SRCON1          equ	283	;# 
   570     011D                     APFCON0         equ	285	;# 
   571     011E                     APFCON1         equ	286	;# 
   572     018C                     ANSELA          equ	396	;# 
   573     018E                     ANSELC          equ	398	;# 
   574     0191                     EEADR           equ	401	;# 
   575     0191                     EEADRL          equ	401	;# 
   576     0192                     EEADRH          equ	402	;# 
   577     0193                     EEDAT           equ	403	;# 
   578     0193                     EEDATL          equ	403	;# 
   579     0193                     EEDATA          equ	403	;# 
   580     0194                     EEDATH          equ	404	;# 
   581     0195                     EECON1          equ	405	;# 
   582     0196                     EECON2          equ	406	;# 
   583     0199                     RCREG           equ	409	;# 
   584     019A                     TXREG           equ	410	;# 
   585     019B                     SPBRG           equ	411	;# 
   586     019B                     SPBRGL          equ	411	;# 
   587     019C                     SPBRGH          equ	412	;# 
   588     019D                     RCSTA           equ	413	;# 
   589     019E                     TXSTA           equ	414	;# 
   590     019F                     BAUDCON         equ	415	;# 
   591     020C                     WPUA            equ	524	;# 
   592     020E                     WPUC            equ	526	;# 
   593     0211                     SSP1BUF         equ	529	;# 
   594     0211                     SSPBUF          equ	529	;# 
   595     0212                     SSP1ADD         equ	530	;# 
   596     0212                     SSPADD          equ	530	;# 
   597     0213                     SSP1MSK         equ	531	;# 
   598     0213                     SSPMSK          equ	531	;# 
   599     0214                     SSP1STAT        equ	532	;# 
   600     0214                     SSPSTAT         equ	532	;# 
   601     0215                     SSP1CON1        equ	533	;# 
   602     0215                     SSPCON1         equ	533	;# 
   603     0215                     SSPCON          equ	533	;# 
   604     0216                     SSP1CON2        equ	534	;# 
   605     0216                     SSPCON2         equ	534	;# 
   606     0217                     SSP1CON3        equ	535	;# 
   607     0217                     SSPCON3         equ	535	;# 
   608     0291                     CCPR1           equ	657	;# 
   609     0291                     CCPR1L          equ	657	;# 
   610     0292                     CCPR1H          equ	658	;# 
   611     0293                     CCP1CON         equ	659	;# 
   612     0294                     PWM1CON         equ	660	;# 
   613     0295                     CCP1AS          equ	661	;# 
   614     0295                     ECCP1AS         equ	661	;# 
   615     0296                     PSTR1CON        equ	662	;# 
   616     0298                     CCPR2           equ	664	;# 
   617     0298                     CCPR2L          equ	664	;# 
   618     0299                     CCPR2H          equ	665	;# 
   619     029A                     CCP2CON         equ	666	;# 
   620     029B                     PWM2CON         equ	667	;# 
   621     029C                     CCP2AS          equ	668	;# 
   622     029D                     PSTR2CON        equ	669	;# 
   623     029E                     CCPTMRS         equ	670	;# 
   624     029E                     CCPTMRS0        equ	670	;# 
   625     0311                     CCPR3           equ	785	;# 
   626     0311                     CCPR3L          equ	785	;# 
   627     0312                     CCPR3H          equ	786	;# 
   628     0313                     CCP3CON         equ	787	;# 
   629     0318                     CCPR4           equ	792	;# 
   630     0318                     CCPR4L          equ	792	;# 
   631     0319                     CCPR4H          equ	793	;# 
   632     031A                     CCP4CON         equ	794	;# 
   633     038C                     INLVLA          equ	908	;# 
   634     038E                     INLVLC          equ	910	;# 
   635     0391                     IOCAP           equ	913	;# 
   636     0392                     IOCAN           equ	914	;# 
   637     0393                     IOCAF           equ	915	;# 
   638     039A                     CLKRCON         equ	922	;# 
   639     039C                     MDCON           equ	924	;# 
   640     039D                     MDSRC           equ	925	;# 
   641     039E                     MDCARL          equ	926	;# 
   642     039F                     MDCARH          equ	927	;# 
   643     0415                     TMR4            equ	1045	;# 
   644     0416                     PR4             equ	1046	;# 
   645     0417                     T4CON           equ	1047	;# 
   646     041C                     TMR6            equ	1052	;# 
   647     041D                     PR6             equ	1053	;# 
   648     041E                     T6CON           equ	1054	;# 
   649     0FE4                     STATUS_SHAD     equ	4068	;# 
   650     0FE5                     WREG_SHAD       equ	4069	;# 
   651     0FE6                     BSR_SHAD        equ	4070	;# 
   652     0FE7                     PCLATH_SHAD     equ	4071	;# 
   653     0FE8                     FSR0L_SHAD      equ	4072	;# 
   654     0FE9                     FSR0H_SHAD      equ	4073	;# 
   655     0FEA                     FSR1L_SHAD      equ	4074	;# 
   656     0FEB                     FSR1H_SHAD      equ	4075	;# 
   657     0FED                     STKPTR          equ	4077	;# 
   658     0FEE                     TOSL            equ	4078	;# 
   659     0FEF                     TOSH            equ	4079	;# 
   660     0000                     INDF0           equ	0	;# 
   661     0001                     INDF1           equ	1	;# 
   662     0002                     PCL             equ	2	;# 
   663     0003                     STATUS          equ	3	;# 
   664     0004                     FSR0L           equ	4	;# 
   665     0005                     FSR0H           equ	5	;# 
   666     0006                     FSR1L           equ	6	;# 
   667     0007                     FSR1H           equ	7	;# 
   668     0008                     BSR             equ	8	;# 
   669     0009                     WREG            equ	9	;# 
   670     000A                     PCLATH          equ	10	;# 
   671     000B                     INTCON          equ	11	;# 
   672     000C                     PORTA           equ	12	;# 
   673     000E                     PORTC           equ	14	;# 
   674     0011                     PIR1            equ	17	;# 
   675     0012                     PIR2            equ	18	;# 
   676     0013                     PIR3            equ	19	;# 
   677     0015                     TMR0            equ	21	;# 
   678     0016                     TMR1            equ	22	;# 
   679     0016                     TMR1L           equ	22	;# 
   680     0017                     TMR1H           equ	23	;# 
   681     0018                     T1CON           equ	24	;# 
   682     0019                     T1GCON          equ	25	;# 
   683     001A                     TMR2            equ	26	;# 
   684     001B                     PR2             equ	27	;# 
   685     001C                     T2CON           equ	28	;# 
   686     001E                     CPSCON0         equ	30	;# 
   687     001F                     CPSCON1         equ	31	;# 
   688     008C                     TRISA           equ	140	;# 
   689     008E                     TRISC           equ	142	;# 
   690     0091                     PIE1            equ	145	;# 
   691     0092                     PIE2            equ	146	;# 
   692     0093                     PIE3            equ	147	;# 
   693     0095                     OPTION_REG      equ	149	;# 
   694     0096                     PCON            equ	150	;# 
   695     0097                     WDTCON          equ	151	;# 
   696     0098                     OSCTUNE         equ	152	;# 
   697     0099                     OSCCON          equ	153	;# 
   698     009A                     OSCSTAT         equ	154	;# 
   699     009B                     ADRES           equ	155	;# 
   700     009B                     ADRESL          equ	155	;# 
   701     009C                     ADRESH          equ	156	;# 
   702     009D                     ADCON0          equ	157	;# 
   703     009E                     ADCON1          equ	158	;# 
   704     010C                     LATA            equ	268	;# 
   705     010E                     LATC            equ	270	;# 
   706     0111                     CM1CON0         equ	273	;# 
   707     0112                     CM1CON1         equ	274	;# 
   708     0113                     CM2CON0         equ	275	;# 
   709     0114                     CM2CON1         equ	276	;# 
   710     0115                     CMOUT           equ	277	;# 
   711     0116                     BORCON          equ	278	;# 
   712     0117                     FVRCON          equ	279	;# 
   713     0118                     DACCON0         equ	280	;# 
   714     0119                     DACCON1         equ	281	;# 
   715     011A                     SRCON0          equ	282	;# 
   716     011B                     SRCON1          equ	283	;# 
   717     011D                     APFCON0         equ	285	;# 
   718     011E                     APFCON1         equ	286	;# 
   719     018C                     ANSELA          equ	396	;# 
   720     018E                     ANSELC          equ	398	;# 
   721     0191                     EEADR           equ	401	;# 
   722     0191                     EEADRL          equ	401	;# 
   723     0192                     EEADRH          equ	402	;# 
   724     0193                     EEDAT           equ	403	;# 
   725     0193                     EEDATL          equ	403	;# 
   726     0193                     EEDATA          equ	403	;# 
   727     0194                     EEDATH          equ	404	;# 
   728     0195                     EECON1          equ	405	;# 
   729     0196                     EECON2          equ	406	;# 
   730     0199                     RCREG           equ	409	;# 
   731     019A                     TXREG           equ	410	;# 
   732     019B                     SPBRG           equ	411	;# 
   733     019B                     SPBRGL          equ	411	;# 
   734     019C                     SPBRGH          equ	412	;# 
   735     019D                     RCSTA           equ	413	;# 
   736     019E                     TXSTA           equ	414	;# 
   737     019F                     BAUDCON         equ	415	;# 
   738     020C                     WPUA            equ	524	;# 
   739     020E                     WPUC            equ	526	;# 
   740     0211                     SSP1BUF         equ	529	;# 
   741     0211                     SSPBUF          equ	529	;# 
   742     0212                     SSP1ADD         equ	530	;# 
   743     0212                     SSPADD          equ	530	;# 
   744     0213                     SSP1MSK         equ	531	;# 
   745     0213                     SSPMSK          equ	531	;# 
   746     0214                     SSP1STAT        equ	532	;# 
   747     0214                     SSPSTAT         equ	532	;# 
   748     0215                     SSP1CON1        equ	533	;# 
   749     0215                     SSPCON1         equ	533	;# 
   750     0215                     SSPCON          equ	533	;# 
   751     0216                     SSP1CON2        equ	534	;# 
   752     0216                     SSPCON2         equ	534	;# 
   753     0217                     SSP1CON3        equ	535	;# 
   754     0217                     SSPCON3         equ	535	;# 
   755     0291                     CCPR1           equ	657	;# 
   756     0291                     CCPR1L          equ	657	;# 
   757     0292                     CCPR1H          equ	658	;# 
   758     0293                     CCP1CON         equ	659	;# 
   759     0294                     PWM1CON         equ	660	;# 
   760     0295                     CCP1AS          equ	661	;# 
   761     0295                     ECCP1AS         equ	661	;# 
   762     0296                     PSTR1CON        equ	662	;# 
   763     0298                     CCPR2           equ	664	;# 
   764     0298                     CCPR2L          equ	664	;# 
   765     0299                     CCPR2H          equ	665	;# 
   766     029A                     CCP2CON         equ	666	;# 
   767     029B                     PWM2CON         equ	667	;# 
   768     029C                     CCP2AS          equ	668	;# 
   769     029D                     PSTR2CON        equ	669	;# 
   770     029E                     CCPTMRS         equ	670	;# 
   771     029E                     CCPTMRS0        equ	670	;# 
   772     0311                     CCPR3           equ	785	;# 
   773     0311                     CCPR3L          equ	785	;# 
   774     0312                     CCPR3H          equ	786	;# 
   775     0313                     CCP3CON         equ	787	;# 
   776     0318                     CCPR4           equ	792	;# 
   777     0318                     CCPR4L          equ	792	;# 
   778     0319                     CCPR4H          equ	793	;# 
   779     031A                     CCP4CON         equ	794	;# 
   780     038C                     INLVLA          equ	908	;# 
   781     038E                     INLVLC          equ	910	;# 
   782     0391                     IOCAP           equ	913	;# 
   783     0392                     IOCAN           equ	914	;# 
   784     0393                     IOCAF           equ	915	;# 
   785     039A                     CLKRCON         equ	922	;# 
   786     039C                     MDCON           equ	924	;# 
   787     039D                     MDSRC           equ	925	;# 
   788     039E                     MDCARL          equ	926	;# 
   789     039F                     MDCARH          equ	927	;# 
   790     0415                     TMR4            equ	1045	;# 
   791     0416                     PR4             equ	1046	;# 
   792     0417                     T4CON           equ	1047	;# 
   793     041C                     TMR6            equ	1052	;# 
   794     041D                     PR6             equ	1053	;# 
   795     041E                     T6CON           equ	1054	;# 
   796     0FE4                     STATUS_SHAD     equ	4068	;# 
   797     0FE5                     WREG_SHAD       equ	4069	;# 
   798     0FE6                     BSR_SHAD        equ	4070	;# 
   799     0FE7                     PCLATH_SHAD     equ	4071	;# 
   800     0FE8                     FSR0L_SHAD      equ	4072	;# 
   801     0FE9                     FSR0H_SHAD      equ	4073	;# 
   802     0FEA                     FSR1L_SHAD      equ	4074	;# 
   803     0FEB                     FSR1H_SHAD      equ	4075	;# 
   804     0FED                     STKPTR          equ	4077	;# 
   805     0FEE                     TOSL            equ	4078	;# 
   806     0FEF                     TOSH            equ	4079	;# 
   807     0000                     INDF0           equ	0	;# 
   808     0001                     INDF1           equ	1	;# 
   809     0002                     PCL             equ	2	;# 
   810     0003                     STATUS          equ	3	;# 
   811     0004                     FSR0L           equ	4	;# 
   812     0005                     FSR0H           equ	5	;# 
   813     0006                     FSR1L           equ	6	;# 
   814     0007                     FSR1H           equ	7	;# 
   815     0008                     BSR             equ	8	;# 
   816     0009                     WREG            equ	9	;# 
   817     000A                     PCLATH          equ	10	;# 
   818     000B                     INTCON          equ	11	;# 
   819     000C                     PORTA           equ	12	;# 
   820     000E                     PORTC           equ	14	;# 
   821     0011                     PIR1            equ	17	;# 
   822     0012                     PIR2            equ	18	;# 
   823     0013                     PIR3            equ	19	;# 
   824     0015                     TMR0            equ	21	;# 
   825     0016                     TMR1            equ	22	;# 
   826     0016                     TMR1L           equ	22	;# 
   827     0017                     TMR1H           equ	23	;# 
   828     0018                     T1CON           equ	24	;# 
   829     0019                     T1GCON          equ	25	;# 
   830     001A                     TMR2            equ	26	;# 
   831     001B                     PR2             equ	27	;# 
   832     001C                     T2CON           equ	28	;# 
   833     001E                     CPSCON0         equ	30	;# 
   834     001F                     CPSCON1         equ	31	;# 
   835     008C                     TRISA           equ	140	;# 
   836     008E                     TRISC           equ	142	;# 
   837     0091                     PIE1            equ	145	;# 
   838     0092                     PIE2            equ	146	;# 
   839     0093                     PIE3            equ	147	;# 
   840     0095                     OPTION_REG      equ	149	;# 
   841     0096                     PCON            equ	150	;# 
   842     0097                     WDTCON          equ	151	;# 
   843     0098                     OSCTUNE         equ	152	;# 
   844     0099                     OSCCON          equ	153	;# 
   845     009A                     OSCSTAT         equ	154	;# 
   846     009B                     ADRES           equ	155	;# 
   847     009B                     ADRESL          equ	155	;# 
   848     009C                     ADRESH          equ	156	;# 
   849     009D                     ADCON0          equ	157	;# 
   850     009E                     ADCON1          equ	158	;# 
   851     010C                     LATA            equ	268	;# 
   852     010E                     LATC            equ	270	;# 
   853     0111                     CM1CON0         equ	273	;# 
   854     0112                     CM1CON1         equ	274	;# 
   855     0113                     CM2CON0         equ	275	;# 
   856     0114                     CM2CON1         equ	276	;# 
   857     0115                     CMOUT           equ	277	;# 
   858     0116                     BORCON          equ	278	;# 
   859     0117                     FVRCON          equ	279	;# 
   860     0118                     DACCON0         equ	280	;# 
   861     0119                     DACCON1         equ	281	;# 
   862     011A                     SRCON0          equ	282	;# 
   863     011B                     SRCON1          equ	283	;# 
   864     011D                     APFCON0         equ	285	;# 
   865     011E                     APFCON1         equ	286	;# 
   866     018C                     ANSELA          equ	396	;# 
   867     018E                     ANSELC          equ	398	;# 
   868     0191                     EEADR           equ	401	;# 
   869     0191                     EEADRL          equ	401	;# 
   870     0192                     EEADRH          equ	402	;# 
   871     0193                     EEDAT           equ	403	;# 
   872     0193                     EEDATL          equ	403	;# 
   873     0193                     EEDATA          equ	403	;# 
   874     0194                     EEDATH          equ	404	;# 
   875     0195                     EECON1          equ	405	;# 
   876     0196                     EECON2          equ	406	;# 
   877     0199                     RCREG           equ	409	;# 
   878     019A                     TXREG           equ	410	;# 
   879     019B                     SPBRG           equ	411	;# 
   880     019B                     SPBRGL          equ	411	;# 
   881     019C                     SPBRGH          equ	412	;# 
   882     019D                     RCSTA           equ	413	;# 
   883     019E                     TXSTA           equ	414	;# 
   884     019F                     BAUDCON         equ	415	;# 
   885     020C                     WPUA            equ	524	;# 
   886     020E                     WPUC            equ	526	;# 
   887     0211                     SSP1BUF         equ	529	;# 
   888     0211                     SSPBUF          equ	529	;# 
   889     0212                     SSP1ADD         equ	530	;# 
   890     0212                     SSPADD          equ	530	;# 
   891     0213                     SSP1MSK         equ	531	;# 
   892     0213                     SSPMSK          equ	531	;# 
   893     0214                     SSP1STAT        equ	532	;# 
   894     0214                     SSPSTAT         equ	532	;# 
   895     0215                     SSP1CON1        equ	533	;# 
   896     0215                     SSPCON1         equ	533	;# 
   897     0215                     SSPCON          equ	533	;# 
   898     0216                     SSP1CON2        equ	534	;# 
   899     0216                     SSPCON2         equ	534	;# 
   900     0217                     SSP1CON3        equ	535	;# 
   901     0217                     SSPCON3         equ	535	;# 
   902     0291                     CCPR1           equ	657	;# 
   903     0291                     CCPR1L          equ	657	;# 
   904     0292                     CCPR1H          equ	658	;# 
   905     0293                     CCP1CON         equ	659	;# 
   906     0294                     PWM1CON         equ	660	;# 
   907     0295                     CCP1AS          equ	661	;# 
   908     0295                     ECCP1AS         equ	661	;# 
   909     0296                     PSTR1CON        equ	662	;# 
   910     0298                     CCPR2           equ	664	;# 
   911     0298                     CCPR2L          equ	664	;# 
   912     0299                     CCPR2H          equ	665	;# 
   913     029A                     CCP2CON         equ	666	;# 
   914     029B                     PWM2CON         equ	667	;# 
   915     029C                     CCP2AS          equ	668	;# 
   916     029D                     PSTR2CON        equ	669	;# 
   917     029E                     CCPTMRS         equ	670	;# 
   918     029E                     CCPTMRS0        equ	670	;# 
   919     0311                     CCPR3           equ	785	;# 
   920     0311                     CCPR3L          equ	785	;# 
   921     0312                     CCPR3H          equ	786	;# 
   922     0313                     CCP3CON         equ	787	;# 
   923     0318                     CCPR4           equ	792	;# 
   924     0318                     CCPR4L          equ	792	;# 
   925     0319                     CCPR4H          equ	793	;# 
   926     031A                     CCP4CON         equ	794	;# 
   927     038C                     INLVLA          equ	908	;# 
   928     038E                     INLVLC          equ	910	;# 
   929     0391                     IOCAP           equ	913	;# 
   930     0392                     IOCAN           equ	914	;# 
   931     0393                     IOCAF           equ	915	;# 
   932     039A                     CLKRCON         equ	922	;# 
   933     039C                     MDCON           equ	924	;# 
   934     039D                     MDSRC           equ	925	;# 
   935     039E                     MDCARL          equ	926	;# 
   936     039F                     MDCARH          equ	927	;# 
   937     0415                     TMR4            equ	1045	;# 
   938     0416                     PR4             equ	1046	;# 
   939     0417                     T4CON           equ	1047	;# 
   940     041C                     TMR6            equ	1052	;# 
   941     041D                     PR6             equ	1053	;# 
   942     041E                     T6CON           equ	1054	;# 
   943     0FE4                     STATUS_SHAD     equ	4068	;# 
   944     0FE5                     WREG_SHAD       equ	4069	;# 
   945     0FE6                     BSR_SHAD        equ	4070	;# 
   946     0FE7                     PCLATH_SHAD     equ	4071	;# 
   947     0FE8                     FSR0L_SHAD      equ	4072	;# 
   948     0FE9                     FSR0H_SHAD      equ	4073	;# 
   949     0FEA                     FSR1L_SHAD      equ	4074	;# 
   950     0FEB                     FSR1H_SHAD      equ	4075	;# 
   951     0FED                     STKPTR          equ	4077	;# 
   952     0FEE                     TOSL            equ	4078	;# 
   953     0FEF                     TOSH            equ	4079	;# 
   954     0000                     INDF0           equ	0	;# 
   955     0001                     INDF1           equ	1	;# 
   956     0002                     PCL             equ	2	;# 
   957     0003                     STATUS          equ	3	;# 
   958     0004                     FSR0L           equ	4	;# 
   959     0005                     FSR0H           equ	5	;# 
   960     0006                     FSR1L           equ	6	;# 
   961     0007                     FSR1H           equ	7	;# 
   962     0008                     BSR             equ	8	;# 
   963     0009                     WREG            equ	9	;# 
   964     000A                     PCLATH          equ	10	;# 
   965     000B                     INTCON          equ	11	;# 
   966     000C                     PORTA           equ	12	;# 
   967     000E                     PORTC           equ	14	;# 
   968     0011                     PIR1            equ	17	;# 
   969     0012                     PIR2            equ	18	;# 
   970     0013                     PIR3            equ	19	;# 
   971     0015                     TMR0            equ	21	;# 
   972     0016                     TMR1            equ	22	;# 
   973     0016                     TMR1L           equ	22	;# 
   974     0017                     TMR1H           equ	23	;# 
   975     0018                     T1CON           equ	24	;# 
   976     0019                     T1GCON          equ	25	;# 
   977     001A                     TMR2            equ	26	;# 
   978     001B                     PR2             equ	27	;# 
   979     001C                     T2CON           equ	28	;# 
   980     001E                     CPSCON0         equ	30	;# 
   981     001F                     CPSCON1         equ	31	;# 
   982     008C                     TRISA           equ	140	;# 
   983     008E                     TRISC           equ	142	;# 
   984     0091                     PIE1            equ	145	;# 
   985     0092                     PIE2            equ	146	;# 
   986     0093                     PIE3            equ	147	;# 
   987     0095                     OPTION_REG      equ	149	;# 
   988     0096                     PCON            equ	150	;# 
   989     0097                     WDTCON          equ	151	;# 
   990     0098                     OSCTUNE         equ	152	;# 
   991     0099                     OSCCON          equ	153	;# 
   992     009A                     OSCSTAT         equ	154	;# 
   993     009B                     ADRES           equ	155	;# 
   994     009B                     ADRESL          equ	155	;# 
   995     009C                     ADRESH          equ	156	;# 
   996     009D                     ADCON0          equ	157	;# 
   997     009E                     ADCON1          equ	158	;# 
   998     010C                     LATA            equ	268	;# 
   999     010E                     LATC            equ	270	;# 
  1000     0111                     CM1CON0         equ	273	;# 
  1001     0112                     CM1CON1         equ	274	;# 
  1002     0113                     CM2CON0         equ	275	;# 
  1003     0114                     CM2CON1         equ	276	;# 
  1004     0115                     CMOUT           equ	277	;# 
  1005     0116                     BORCON          equ	278	;# 
  1006     0117                     FVRCON          equ	279	;# 
  1007     0118                     DACCON0         equ	280	;# 
  1008     0119                     DACCON1         equ	281	;# 
  1009     011A                     SRCON0          equ	282	;# 
  1010     011B                     SRCON1          equ	283	;# 
  1011     011D                     APFCON0         equ	285	;# 
  1012     011E                     APFCON1         equ	286	;# 
  1013     018C                     ANSELA          equ	396	;# 
  1014     018E                     ANSELC          equ	398	;# 
  1015     0191                     EEADR           equ	401	;# 
  1016     0191                     EEADRL          equ	401	;# 
  1017     0192                     EEADRH          equ	402	;# 
  1018     0193                     EEDAT           equ	403	;# 
  1019     0193                     EEDATL          equ	403	;# 
  1020     0193                     EEDATA          equ	403	;# 
  1021     0194                     EEDATH          equ	404	;# 
  1022     0195                     EECON1          equ	405	;# 
  1023     0196                     EECON2          equ	406	;# 
  1024     0199                     RCREG           equ	409	;# 
  1025     019A                     TXREG           equ	410	;# 
  1026     019B                     SPBRG           equ	411	;# 
  1027     019B                     SPBRGL          equ	411	;# 
  1028     019C                     SPBRGH          equ	412	;# 
  1029     019D                     RCSTA           equ	413	;# 
  1030     019E                     TXSTA           equ	414	;# 
  1031     019F                     BAUDCON         equ	415	;# 
  1032     020C                     WPUA            equ	524	;# 
  1033     020E                     WPUC            equ	526	;# 
  1034     0211                     SSP1BUF         equ	529	;# 
  1035     0211                     SSPBUF          equ	529	;# 
  1036     0212                     SSP1ADD         equ	530	;# 
  1037     0212                     SSPADD          equ	530	;# 
  1038     0213                     SSP1MSK         equ	531	;# 
  1039     0213                     SSPMSK          equ	531	;# 
  1040     0214                     SSP1STAT        equ	532	;# 
  1041     0214                     SSPSTAT         equ	532	;# 
  1042     0215                     SSP1CON1        equ	533	;# 
  1043     0215                     SSPCON1         equ	533	;# 
  1044     0215                     SSPCON          equ	533	;# 
  1045     0216                     SSP1CON2        equ	534	;# 
  1046     0216                     SSPCON2         equ	534	;# 
  1047     0217                     SSP1CON3        equ	535	;# 
  1048     0217                     SSPCON3         equ	535	;# 
  1049     0291                     CCPR1           equ	657	;# 
  1050     0291                     CCPR1L          equ	657	;# 
  1051     0292                     CCPR1H          equ	658	;# 
  1052     0293                     CCP1CON         equ	659	;# 
  1053     0294                     PWM1CON         equ	660	;# 
  1054     0295                     CCP1AS          equ	661	;# 
  1055     0295                     ECCP1AS         equ	661	;# 
  1056     0296                     PSTR1CON        equ	662	;# 
  1057     0298                     CCPR2           equ	664	;# 
  1058     0298                     CCPR2L          equ	664	;# 
  1059     0299                     CCPR2H          equ	665	;# 
  1060     029A                     CCP2CON         equ	666	;# 
  1061     029B                     PWM2CON         equ	667	;# 
  1062     029C                     CCP2AS          equ	668	;# 
  1063     029D                     PSTR2CON        equ	669	;# 
  1064     029E                     CCPTMRS         equ	670	;# 
  1065     029E                     CCPTMRS0        equ	670	;# 
  1066     0311                     CCPR3           equ	785	;# 
  1067     0311                     CCPR3L          equ	785	;# 
  1068     0312                     CCPR3H          equ	786	;# 
  1069     0313                     CCP3CON         equ	787	;# 
  1070     0318                     CCPR4           equ	792	;# 
  1071     0318                     CCPR4L          equ	792	;# 
  1072     0319                     CCPR4H          equ	793	;# 
  1073     031A                     CCP4CON         equ	794	;# 
  1074     038C                     INLVLA          equ	908	;# 
  1075     038E                     INLVLC          equ	910	;# 
  1076     0391                     IOCAP           equ	913	;# 
  1077     0392                     IOCAN           equ	914	;# 
  1078     0393                     IOCAF           equ	915	;# 
  1079     039A                     CLKRCON         equ	922	;# 
  1080     039C                     MDCON           equ	924	;# 
  1081     039D                     MDSRC           equ	925	;# 
  1082     039E                     MDCARL          equ	926	;# 
  1083     039F                     MDCARH          equ	927	;# 
  1084     0415                     TMR4            equ	1045	;# 
  1085     0416                     PR4             equ	1046	;# 
  1086     0417                     T4CON           equ	1047	;# 
  1087     041C                     TMR6            equ	1052	;# 
  1088     041D                     PR6             equ	1053	;# 
  1089     041E                     T6CON           equ	1054	;# 
  1090     0FE4                     STATUS_SHAD     equ	4068	;# 
  1091     0FE5                     WREG_SHAD       equ	4069	;# 
  1092     0FE6                     BSR_SHAD        equ	4070	;# 
  1093     0FE7                     PCLATH_SHAD     equ	4071	;# 
  1094     0FE8                     FSR0L_SHAD      equ	4072	;# 
  1095     0FE9                     FSR0H_SHAD      equ	4073	;# 
  1096     0FEA                     FSR1L_SHAD      equ	4074	;# 
  1097     0FEB                     FSR1H_SHAD      equ	4075	;# 
  1098     0FED                     STKPTR          equ	4077	;# 
  1099     0FEE                     TOSL            equ	4078	;# 
  1100     0FEF                     TOSH            equ	4079	;# 
  1101     0000                     INDF0           equ	0	;# 
  1102     0001                     INDF1           equ	1	;# 
  1103     0002                     PCL             equ	2	;# 
  1104     0003                     STATUS          equ	3	;# 
  1105     0004                     FSR0L           equ	4	;# 
  1106     0005                     FSR0H           equ	5	;# 
  1107     0006                     FSR1L           equ	6	;# 
  1108     0007                     FSR1H           equ	7	;# 
  1109     0008                     BSR             equ	8	;# 
  1110     0009                     WREG            equ	9	;# 
  1111     000A                     PCLATH          equ	10	;# 
  1112     000B                     INTCON          equ	11	;# 
  1113     000C                     PORTA           equ	12	;# 
  1114     000E                     PORTC           equ	14	;# 
  1115     0011                     PIR1            equ	17	;# 
  1116     0012                     PIR2            equ	18	;# 
  1117     0013                     PIR3            equ	19	;# 
  1118     0015                     TMR0            equ	21	;# 
  1119     0016                     TMR1            equ	22	;# 
  1120     0016                     TMR1L           equ	22	;# 
  1121     0017                     TMR1H           equ	23	;# 
  1122     0018                     T1CON           equ	24	;# 
  1123     0019                     T1GCON          equ	25	;# 
  1124     001A                     TMR2            equ	26	;# 
  1125     001B                     PR2             equ	27	;# 
  1126     001C                     T2CON           equ	28	;# 
  1127     001E                     CPSCON0         equ	30	;# 
  1128     001F                     CPSCON1         equ	31	;# 
  1129     008C                     TRISA           equ	140	;# 
  1130     008E                     TRISC           equ	142	;# 
  1131     0091                     PIE1            equ	145	;# 
  1132     0092                     PIE2            equ	146	;# 
  1133     0093                     PIE3            equ	147	;# 
  1134     0095                     OPTION_REG      equ	149	;# 
  1135     0096                     PCON            equ	150	;# 
  1136     0097                     WDTCON          equ	151	;# 
  1137     0098                     OSCTUNE         equ	152	;# 
  1138     0099                     OSCCON          equ	153	;# 
  1139     009A                     OSCSTAT         equ	154	;# 
  1140     009B                     ADRES           equ	155	;# 
  1141     009B                     ADRESL          equ	155	;# 
  1142     009C                     ADRESH          equ	156	;# 
  1143     009D                     ADCON0          equ	157	;# 
  1144     009E                     ADCON1          equ	158	;# 
  1145     010C                     LATA            equ	268	;# 
  1146     010E                     LATC            equ	270	;# 
  1147     0111                     CM1CON0         equ	273	;# 
  1148     0112                     CM1CON1         equ	274	;# 
  1149     0113                     CM2CON0         equ	275	;# 
  1150     0114                     CM2CON1         equ	276	;# 
  1151     0115                     CMOUT           equ	277	;# 
  1152     0116                     BORCON          equ	278	;# 
  1153     0117                     FVRCON          equ	279	;# 
  1154     0118                     DACCON0         equ	280	;# 
  1155     0119                     DACCON1         equ	281	;# 
  1156     011A                     SRCON0          equ	282	;# 
  1157     011B                     SRCON1          equ	283	;# 
  1158     011D                     APFCON0         equ	285	;# 
  1159     011E                     APFCON1         equ	286	;# 
  1160     018C                     ANSELA          equ	396	;# 
  1161     018E                     ANSELC          equ	398	;# 
  1162     0191                     EEADR           equ	401	;# 
  1163     0191                     EEADRL          equ	401	;# 
  1164     0192                     EEADRH          equ	402	;# 
  1165     0193                     EEDAT           equ	403	;# 
  1166     0193                     EEDATL          equ	403	;# 
  1167     0193                     EEDATA          equ	403	;# 
  1168     0194                     EEDATH          equ	404	;# 
  1169     0195                     EECON1          equ	405	;# 
  1170     0196                     EECON2          equ	406	;# 
  1171     0199                     RCREG           equ	409	;# 
  1172     019A                     TXREG           equ	410	;# 
  1173     019B                     SPBRG           equ	411	;# 
  1174     019B                     SPBRGL          equ	411	;# 
  1175     019C                     SPBRGH          equ	412	;# 
  1176     019D                     RCSTA           equ	413	;# 
  1177     019E                     TXSTA           equ	414	;# 
  1178     019F                     BAUDCON         equ	415	;# 
  1179     020C                     WPUA            equ	524	;# 
  1180     020E                     WPUC            equ	526	;# 
  1181     0211                     SSP1BUF         equ	529	;# 
  1182     0211                     SSPBUF          equ	529	;# 
  1183     0212                     SSP1ADD         equ	530	;# 
  1184     0212                     SSPADD          equ	530	;# 
  1185     0213                     SSP1MSK         equ	531	;# 
  1186     0213                     SSPMSK          equ	531	;# 
  1187     0214                     SSP1STAT        equ	532	;# 
  1188     0214                     SSPSTAT         equ	532	;# 
  1189     0215                     SSP1CON1        equ	533	;# 
  1190     0215                     SSPCON1         equ	533	;# 
  1191     0215                     SSPCON          equ	533	;# 
  1192     0216                     SSP1CON2        equ	534	;# 
  1193     0216                     SSPCON2         equ	534	;# 
  1194     0217                     SSP1CON3        equ	535	;# 
  1195     0217                     SSPCON3         equ	535	;# 
  1196     0291                     CCPR1           equ	657	;# 
  1197     0291                     CCPR1L          equ	657	;# 
  1198     0292                     CCPR1H          equ	658	;# 
  1199     0293                     CCP1CON         equ	659	;# 
  1200     0294                     PWM1CON         equ	660	;# 
  1201     0295                     CCP1AS          equ	661	;# 
  1202     0295                     ECCP1AS         equ	661	;# 
  1203     0296                     PSTR1CON        equ	662	;# 
  1204     0298                     CCPR2           equ	664	;# 
  1205     0298                     CCPR2L          equ	664	;# 
  1206     0299                     CCPR2H          equ	665	;# 
  1207     029A                     CCP2CON         equ	666	;# 
  1208     029B                     PWM2CON         equ	667	;# 
  1209     029C                     CCP2AS          equ	668	;# 
  1210     029D                     PSTR2CON        equ	669	;# 
  1211     029E                     CCPTMRS         equ	670	;# 
  1212     029E                     CCPTMRS0        equ	670	;# 
  1213     0311                     CCPR3           equ	785	;# 
  1214     0311                     CCPR3L          equ	785	;# 
  1215     0312                     CCPR3H          equ	786	;# 
  1216     0313                     CCP3CON         equ	787	;# 
  1217     0318                     CCPR4           equ	792	;# 
  1218     0318                     CCPR4L          equ	792	;# 
  1219     0319                     CCPR4H          equ	793	;# 
  1220     031A                     CCP4CON         equ	794	;# 
  1221     038C                     INLVLA          equ	908	;# 
  1222     038E                     INLVLC          equ	910	;# 
  1223     0391                     IOCAP           equ	913	;# 
  1224     0392                     IOCAN           equ	914	;# 
  1225     0393                     IOCAF           equ	915	;# 
  1226     039A                     CLKRCON         equ	922	;# 
  1227     039C                     MDCON           equ	924	;# 
  1228     039D                     MDSRC           equ	925	;# 
  1229     039E                     MDCARL          equ	926	;# 
  1230     039F                     MDCARH          equ	927	;# 
  1231     0415                     TMR4            equ	1045	;# 
  1232     0416                     PR4             equ	1046	;# 
  1233     0417                     T4CON           equ	1047	;# 
  1234     041C                     TMR6            equ	1052	;# 
  1235     041D                     PR6             equ	1053	;# 
  1236     041E                     T6CON           equ	1054	;# 
  1237     0FE4                     STATUS_SHAD     equ	4068	;# 
  1238     0FE5                     WREG_SHAD       equ	4069	;# 
  1239     0FE6                     BSR_SHAD        equ	4070	;# 
  1240     0FE7                     PCLATH_SHAD     equ	4071	;# 
  1241     0FE8                     FSR0L_SHAD      equ	4072	;# 
  1242     0FE9                     FSR0H_SHAD      equ	4073	;# 
  1243     0FEA                     FSR1L_SHAD      equ	4074	;# 
  1244     0FEB                     FSR1H_SHAD      equ	4075	;# 
  1245     0FED                     STKPTR          equ	4077	;# 
  1246     0FEE                     TOSL            equ	4078	;# 
  1247     0FEF                     TOSH            equ	4079	;# 
  1248                           
  1249 ;; Function _INT_DefaultInterruptHandler is unused but had its address taken
  1250     0000                     _INT_DefaultInterruptHandler equ	0
  1251                           
  1252 ;; Function _SPI1_Deinitialize is unused but had its address taken
  1253     0000                     _SPI1_Deinitialize equ	0
  1254                           
  1255 ;; Function _SPI1_Open is unused but had its address taken
  1256     0000                     _SPI1_Open      equ	0
  1257                           
  1258 ;; Function _SPI1_Close is unused but had its address taken
  1259     0000                     _SPI1_Close     equ	0
  1260                           
  1261 ;; Function _SPI1_BufferExchange is unused but had its address taken
  1262     0000                     _SPI1_BufferExchange equ	0
  1263                           
  1264 ;; Function _SPI1_BufferWrite is unused but had its address taken
  1265     0000                     _SPI1_BufferWrite equ	0
  1266                           
  1267 ;; Function _SPI1_BufferRead is unused but had its address taken
  1268     0000                     _SPI1_BufferRead equ	0
  1269                           
  1270 ;; Function _SPI1_ByteExchange is unused but had its address taken
  1271     0000                     _SPI1_ByteExchange equ	0
  1272                           
  1273 ;; Function _SPI1_ByteWrite is unused but had its address taken
  1274     0000                     _SPI1_ByteWrite equ	0
  1275                           
  1276 ;; Function _SPI1_ByteRead is unused but had its address taken
  1277     0000                     _SPI1_ByteRead  equ	0
  1278                           
  1279 ;; Function _SPI1_IsRxReady is unused but had its address taken
  1280     0000                     _SPI1_IsRxReady equ	0
  1281                           
  1282 ;; Function _SPI1_IsTxReady is unused but had its address taken
  1283     0000                     _SPI1_IsTxReady equ	0
  1284                           
  1285                           	psect	stringtext1
  1286     0800                     __pstringtext1:
  1287     0800                     _SPI1_Host:
  1288     0800  3474               	retlw	low _SPI1_Initialize
  1289     0801  3407               	retlw	high _SPI1_Initialize
  1290     0802  3400               	retlw	0
  1291     0803  3400               	retlw	0
  1292     0804  3400               	retlw	0
  1293     0805  3400               	retlw	0
  1294     0806  3400               	retlw	0
  1295     0807  3400               	retlw	0
  1296     0808  3400               	retlw	0
  1297     0809  3400               	retlw	0
  1298     080A  3400               	retlw	0
  1299     080B  3400               	retlw	0
  1300     080C  3400               	retlw	0
  1301     080D  3400               	retlw	0
  1302     080E  3400               	retlw	0
  1303     080F  3400               	retlw	0
  1304     0810  3400               	retlw	0
  1305     0811  3400               	retlw	0
  1306     0812  3400               	retlw	0
  1307     0813  3400               	retlw	0
  1308     0814  3400               	retlw	0
  1309     0815  3400               	retlw	0
  1310     0816  3400               	retlw	0
  1311     0817  3400               	retlw	0
  1312     0818  3400               	retlw	0
  1313     0819  3400               	retlw	0
  1314     081A  3400               	retlw	0
  1315     081B  3400               	retlw	0
  1316     081C                     __end_of_SPI1_Host:
  1317                           
  1318                           	psect	stringtext2
  1319     081C                     __pstringtext2:
  1320     081C                     _spi1_configuration:
  1321     081C  3400               	retlw	0
  1322     081D  341A               	retlw	26
  1323     081E  3410               	retlw	16
  1324     081F  3407               	retlw	7
  1325     0820  3400               	retlw	0
  1326     0821  3464               	retlw	100
  1327     0822  3400               	retlw	0
  1328     0823  3410               	retlw	16
  1329     0824  3401               	retlw	1
  1330     0825  3400               	retlw	0
  1331     0826                     __end_of_spi1_configuration:
  1332                           
  1333                           	psect	nvCOMMON
  1334     0070                     __pnvCOMMON:
  1335     0070                     _SW1_InterruptHandler:
  1336     0070                     	ds	2
  1337     0072                     _INT_InterruptHandler:
  1338     0072                     	ds	2
  1339     0011                     _PIR1bits       set	17
  1340     000C                     _PORTAbits      set	12
  1341     000B                     _INTCONbits     set	11
  1342     0091                     _PIE1bits       set	145
  1343     0097                     _WDTCON         set	151
  1344     0098                     _OSCTUNE        set	152
  1345     0099                     _OSCCON         set	153
  1346     008E                     _TRISC          set	142
  1347     008C                     _TRISA          set	140
  1348     0095                     _OPTION_REGbits set	149
  1349     0116                     _BORCON         set	278
  1350     010C                     _LATAbits       set	268
  1351     011D                     _APFCON0        set	285
  1352     010E                     _LATC           set	270
  1353     010C                     _LATA           set	268
  1354     018E                     _ANSELC         set	398
  1355     018C                     _ANSELA         set	396
  1356     0211                     _SSP1BUF        set	529
  1357     0215                     _SSP1CON1bits   set	533
  1358     0212                     _SSP1ADD        set	530
  1359     0217                     _SSP1CON3       set	535
  1360     0215                     _SSP1CON1       set	533
  1361     0214                     _SSP1STAT       set	532
  1362     020E                     _WPUC           set	526
  1363     020C                     _WPUA           set	524
  1364     0393                     _IOCAFbits      set	915
  1365     0393                     _IOCAF          set	915
  1366     0392                     _IOCAN          set	914
  1367     0391                     _IOCAP          set	913
  1368     038E                     _INLVLC         set	910
  1369     038C                     _INLVLA         set	908
  1370                           
  1371                           	psect	cinit
  1372     07FD                     start_initialization:	
  1373                           ; #config settings
  1374                           
  1375     07FD                     __initialization:
  1376     07FD                     end_of_initialization:	
  1377                           ;End of C runtime variable initialization code
  1378                           
  1379     07FD                     __end_of__initialization:
  1380     07FD  0020               	movlb	0
  1381     07FE  3187  2FA7         	ljmp	_main	;jump to C main() function
  1382                           
  1383                           	psect	cstackCOMMON
  1384     0074                     __pcstackCOMMON:
  1385     0074                     ?_INT_SetInterruptHandler:
  1386     0074                     ?_SW1_SetInterruptHandler:	
  1387                           ; 1 bytes @ 0x0
  1388                           
  1389     0074                     ?_SW1_DefaultInterruptHandler:	
  1390                           ; 1 bytes @ 0x0
  1391                           
  1392     0074                     ?_SW1_ISR:	
  1393                           ; 1 bytes @ 0x0
  1394                           
  1395     0074                     ?_SPI1_Initialize:	
  1396                           ; 1 bytes @ 0x0
  1397                           
  1398     0074                     ?_WDT_Initialize:	
  1399                           ; 1 bytes @ 0x0
  1400                           
  1401     0074                     ?_INTERRUPT_Initialize:	
  1402                           ; 1 bytes @ 0x0
  1403                           
  1404     0074                     ?_PIN_MANAGER_Initialize:	
  1405                           ; 1 bytes @ 0x0
  1406                           
  1407     0074                     ?_PIN_MANAGER_IOC:	
  1408                           ; 1 bytes @ 0x0
  1409                           
  1410     0074                     ?_CLOCK_Initialize:	
  1411                           ; 1 bytes @ 0x0
  1412                           
  1413     0074                     ?_SYSTEM_Initialize:	
  1414                           ; 1 bytes @ 0x0
  1415                           
  1416     0074                     ?_main:	
  1417                           ; 1 bytes @ 0x0
  1418                           
  1419     0074                     INT_SetInterruptHandler@InterruptHandler:	
  1420                           ; 2 bytes @ 0x0
  1421                           
  1422     0074                     SW1_SetInterruptHandler@InterruptHandler:	
  1423                           ; 2 bytes @ 0x0
  1424                           
  1425     0074                     ??_SW1_DefaultInterruptHandler:	
  1426                           ; 2 bytes @ 0x0
  1427                           
  1428     0074                     ??_SPI1_Initialize:	
  1429                           ; 1 bytes @ 0x0
  1430                           
  1431     0074                     ??_WDT_Initialize:	
  1432                           ; 1 bytes @ 0x0
  1433                           
  1434     0074                     ??_CLOCK_Initialize:	
  1435                           ; 1 bytes @ 0x0
  1436                           
  1437                           
  1438                           ; 1 bytes @ 0x0
  1439     0074                     	ds	1
  1440     0075                     ??_SW1_ISR:
  1441     0075                     ??_PIN_MANAGER_IOC:	
  1442                           ; 1 bytes @ 0x1
  1443                           
  1444                           
  1445                           ; 1 bytes @ 0x1
  1446     0075                     	ds	1
  1447     0076                     ??_INT_SetInterruptHandler:
  1448     0076                     ??_SW1_SetInterruptHandler:	
  1449                           ; 1 bytes @ 0x2
  1450                           
  1451     0076                     ??_INTERRUPT_Initialize:	
  1452                           ; 1 bytes @ 0x2
  1453                           
  1454     0076                     ??_PIN_MANAGER_Initialize:	
  1455                           ; 1 bytes @ 0x2
  1456                           
  1457     0076                     ??_SYSTEM_Initialize:	
  1458                           ; 1 bytes @ 0x2
  1459                           
  1460     0076                     ??_main:	
  1461                           ; 1 bytes @ 0x2
  1462                           
  1463                           
  1464                           	psect	maintext
  1465     07A7                     __pmaintext:	
  1466                           ; 1 bytes @ 0x2
  1467 ;;
  1468 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
  1469 ;;
  1470 ;; *************** function _main *****************
  1471 ;; Defined at:
  1472 ;;		line 41 in file "main.c"
  1473 ;; Parameters:    Size  Location     Type
  1474 ;;		None
  1475 ;; Auto vars:     Size  Location     Type
  1476 ;;		None
  1477 ;; Return value:  Size  Location     Type
  1478 ;;                  2  130[None  ] int 
  1479 ;; Registers used:
  1480 ;;		wreg, status,2, status,0, pclath, cstack
  1481 ;; Tracked objects:
  1482 ;;		On entry : B1F/0
  1483 ;;		On exit  : 0/0
  1484 ;;		Unchanged: 0/0
  1485 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
  1486 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1487 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1488 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1489 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1490 ;;Total ram usage:        0 bytes
  1491 ;; Hardware stack levels required when called: 3
  1492 ;; This function calls:
  1493 ;;		_PIN_MANAGER_IOC
  1494 ;;		_SYSTEM_Initialize
  1495 ;; This function is called by:
  1496 ;;		Startup code after reset
  1497 ;; This function uses a non-reentrant model
  1498 ;;
  1499                           
  1500     07A7                     _main:	
  1501                           ;psect for function _main
  1502                           
  1503     07A7                     l1057:	
  1504                           ;incstack = 0
  1505                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
  1506                           
  1507                           
  1508                           ;main.c: 43:     SYSTEM_Initialize();
  1509     07A7  3187  2797  3187   	fcall	_SYSTEM_Initialize
  1510     07AA                     l1059:
  1511     07AA  1003               	clrc
  1512     07AB  0022               	movlb	2	; select bank2
  1513     07AC  1E8C               	btfss	12,5	;volatile
  1514     07AD  1403               	setc
  1515     07AE  1803               	btfsc	3,0
  1516     07AF  2FB1               	goto	u201
  1517     07B0  2FB4               	goto	u200
  1518     07B1                     u201:
  1519     07B1  0022               	movlb	2	; select bank2
  1520     07B2  168C               	bsf	12,5	;volatile
  1521     07B3  2FB6               	goto	u214
  1522     07B4                     u200:
  1523     07B4  0022               	movlb	2	; select bank2
  1524     07B5  128C               	bcf	12,5	;volatile
  1525     07B6                     u214:
  1526     07B6                     l1061:
  1527                           
  1528                           ;main.c: 66:         PIN_MANAGER_IOC();
  1529     07B6  3187  276B  3187   	fcall	_PIN_MANAGER_IOC
  1530     07B9                     l1063:
  1531                           
  1532                           ;main.c: 68:         __nop();
  1533     07B9  0000               	nop
  1534     07BA  0063               	sleep	;# 
  1535     07BB  2FAA               	goto	l1059
  1536     07BC  3180  2802         	ljmp	start
  1537     07BE                     __end_of_main:
  1538                           
  1539                           	psect	text1
  1540     0797                     __ptext1:	
  1541 ;; *************** function _SYSTEM_Initialize *****************
  1542 ;; Defined at:
  1543 ;;		line 39 in file "mcc_generated_files/system/src/system.c"
  1544 ;; Parameters:    Size  Location     Type
  1545 ;;		None
  1546 ;; Auto vars:     Size  Location     Type
  1547 ;;		None
  1548 ;; Return value:  Size  Location     Type
  1549 ;;                  1    wreg      void 
  1550 ;; Registers used:
  1551 ;;		wreg, status,2, status,0, pclath, cstack
  1552 ;; Tracked objects:
  1553 ;;		On entry : 0/0
  1554 ;;		On exit  : 0/0
  1555 ;;		Unchanged: 0/0
  1556 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
  1557 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1558 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1559 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1560 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1561 ;;Total ram usage:        0 bytes
  1562 ;; Hardware stack levels used: 1
  1563 ;; Hardware stack levels required when called: 2
  1564 ;; This function calls:
  1565 ;;		_CLOCK_Initialize
  1566 ;;		_INTERRUPT_Initialize
  1567 ;;		_PIN_MANAGER_Initialize
  1568 ;;		_SPI1_Initialize
  1569 ;;		_WDT_Initialize
  1570 ;; This function is called by:
  1571 ;;		_main
  1572 ;; This function uses a non-reentrant model
  1573 ;;
  1574                           
  1575     0797                     _SYSTEM_Initialize:	
  1576                           ;psect for function _SYSTEM_Initialize
  1577                           
  1578     0797                     l1047:	
  1579                           ;incstack = 0
  1580                           ; Regs used in _SYSTEM_Initialize: [wreg+status,2+status,0+pclath+cstack]
  1581                           
  1582                           
  1583                           ;mcc_generated_files/system/src/system.c: 41:     CLOCK_Initialize();
  1584     0797  3187  2763  3187   	fcall	_CLOCK_Initialize
  1585     079A                     l1049:
  1586                           
  1587                           ;mcc_generated_files/system/src/system.c: 42:     PIN_MANAGER_Initialize();
  1588     079A  3187  27D8  3187   	fcall	_PIN_MANAGER_Initialize
  1589     079D                     l1051:
  1590                           
  1591                           ;mcc_generated_files/system/src/system.c: 43:     SPI1_Initialize();
  1592     079D  3187  2774  3187   	fcall	_SPI1_Initialize
  1593     07A0                     l1053:
  1594                           
  1595                           ;mcc_generated_files/system/src/system.c: 44:     WDT_Initialize();
  1596     07A0  3187  2755  3187   	fcall	_WDT_Initialize
  1597     07A3                     l1055:
  1598                           
  1599                           ;mcc_generated_files/system/src/system.c: 45:     INTERRUPT_Initialize();
  1600     07A3  3187  277E  3187   	fcall	_INTERRUPT_Initialize
  1601     07A6                     l118:
  1602     07A6  0008               	return
  1603     07A7                     __end_of_SYSTEM_Initialize:
  1604                           
  1605                           	psect	text2
  1606     0755                     __ptext2:	
  1607 ;; *************** function _WDT_Initialize *****************
  1608 ;; Defined at:
  1609 ;;		line 36 in file "mcc_generated_files/system/src/watchdog.c"
  1610 ;; Parameters:    Size  Location     Type
  1611 ;;		None
  1612 ;; Auto vars:     Size  Location     Type
  1613 ;;		None
  1614 ;; Return value:  Size  Location     Type
  1615 ;;                  1    wreg      void 
  1616 ;; Registers used:
  1617 ;;		None
  1618 ;; Tracked objects:
  1619 ;;		On entry : 0/0
  1620 ;;		On exit  : 0/0
  1621 ;;		Unchanged: 0/0
  1622 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
  1623 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1624 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1625 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1626 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1627 ;;Total ram usage:        0 bytes
  1628 ;; Hardware stack levels used: 1
  1629 ;; This function calls:
  1630 ;;		Nothing
  1631 ;; This function is called by:
  1632 ;;		_SYSTEM_Initialize
  1633 ;; This function uses a non-reentrant model
  1634 ;;
  1635                           
  1636     0755                     _WDT_Initialize:	
  1637                           ;psect for function _WDT_Initialize
  1638                           
  1639     0755                     l903:	
  1640                           ;incstack = 0
  1641                           ; Regs used in _WDT_Initialize: []
  1642                           
  1643                           
  1644                           ;mcc_generated_files/system/src/watchdog.c: 39:     WDTCON = 0x19;
  1645     0755  3019               	movlw	25
  1646     0756  0021               	movlb	1	; select bank1
  1647     0757  0097               	movwf	23	;volatile
  1648     0758                     l141:
  1649     0758  0008               	return
  1650     0759                     __end_of_WDT_Initialize:
  1651                           
  1652                           	psect	text3
  1653     0774                     __ptext3:	
  1654 ;; *************** function _SPI1_Initialize *****************
  1655 ;; Defined at:
  1656 ;;		line 60 in file "mcc_generated_files/spi/src/mssp.c"
  1657 ;; Parameters:    Size  Location     Type
  1658 ;;		None
  1659 ;; Auto vars:     Size  Location     Type
  1660 ;;		None
  1661 ;; Return value:  Size  Location     Type
  1662 ;;                  1    wreg      void 
  1663 ;; Registers used:
  1664 ;;		status,2
  1665 ;; Tracked objects:
  1666 ;;		On entry : 0/0
  1667 ;;		On exit  : 0/0
  1668 ;;		Unchanged: 0/0
  1669 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
  1670 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1671 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1672 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1673 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1674 ;;Total ram usage:        0 bytes
  1675 ;; Hardware stack levels used: 1
  1676 ;; This function calls:
  1677 ;;		Nothing
  1678 ;; This function is called by:
  1679 ;;		_SYSTEM_Initialize
  1680 ;; This function uses a non-reentrant model
  1681 ;;
  1682                           
  1683     0774                     _SPI1_Initialize:	
  1684                           ;psect for function _SPI1_Initialize
  1685                           
  1686     0774                     l899:	
  1687                           ;incstack = 0
  1688                           ; Regs used in _SPI1_Initialize: [status,2]
  1689                           
  1690                           
  1691                           ;mcc_generated_files/spi/src/mssp.c: 63:     PIE1bits.SSP1IE = 0;
  1692     0774  0021               	movlb	1	; select bank1
  1693     0775  1191               	bcf	17,3	;volatile
  1694                           
  1695                           ;mcc_generated_files/spi/src/mssp.c: 64:     PIR1bits.SSP1IF = 0;
  1696     0776  0020               	movlb	0	; select bank0
  1697     0777  1191               	bcf	17,3	;volatile
  1698     0778                     l901:
  1699                           
  1700                           ;mcc_generated_files/spi/src/mssp.c: 66:     SSP1STAT = 0x00;
  1701     0778  0024               	movlb	4	; select bank4
  1702     0779  0194               	clrf	20	;volatile
  1703                           
  1704                           ;mcc_generated_files/spi/src/mssp.c: 67:     SSP1CON1 = 0x00;
  1705     077A  0195               	clrf	21	;volatile
  1706                           
  1707                           ;mcc_generated_files/spi/src/mssp.c: 68:     SSP1CON3 = 0x00;
  1708     077B  0197               	clrf	23	;volatile
  1709                           
  1710                           ;mcc_generated_files/spi/src/mssp.c: 69:     SSP1ADD = 0x00;
  1711     077C  0192               	clrf	18	;volatile
  1712     077D                     l188:
  1713     077D  0008               	return
  1714     077E                     __end_of_SPI1_Initialize:
  1715                           
  1716                           	psect	text4
  1717     07D8                     __ptext4:	
  1718 ;; *************** function _PIN_MANAGER_Initialize *****************
  1719 ;; Defined at:
  1720 ;;		line 40 in file "mcc_generated_files/system/src/pins.c"
  1721 ;; Parameters:    Size  Location     Type
  1722 ;;		None
  1723 ;; Auto vars:     Size  Location     Type
  1724 ;;		None
  1725 ;; Return value:  Size  Location     Type
  1726 ;;                  1    wreg      void 
  1727 ;; Registers used:
  1728 ;;		wreg, status,2, status,0, pclath, cstack
  1729 ;; Tracked objects:
  1730 ;;		On entry : 0/0
  1731 ;;		On exit  : 0/0
  1732 ;;		Unchanged: 0/0
  1733 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
  1734 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1735 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1736 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1737 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1738 ;;Total ram usage:        0 bytes
  1739 ;; Hardware stack levels used: 1
  1740 ;; Hardware stack levels required when called: 1
  1741 ;; This function calls:
  1742 ;;		_SW1_SetInterruptHandler
  1743 ;; This function is called by:
  1744 ;;		_SYSTEM_Initialize
  1745 ;; This function uses a non-reentrant model
  1746 ;;
  1747                           
  1748     07D8                     _PIN_MANAGER_Initialize:	
  1749                           ;psect for function _PIN_MANAGER_Initialize
  1750                           
  1751     07D8                     l1029:	
  1752                           ;incstack = 0
  1753                           ; Regs used in _PIN_MANAGER_Initialize: [wreg+status,2+status,0+pclath+cstack]
  1754                           
  1755                           
  1756                           ;mcc_generated_files/system/src/pins.c: 45:     LATA = 0x0;
  1757     07D8  0022               	movlb	2	; select bank2
  1758     07D9  018C               	clrf	12	;volatile
  1759     07DA                     l1031:
  1760                           
  1761                           ;mcc_generated_files/system/src/pins.c: 46:     LATC = 0x18;
  1762     07DA  3018               	movlw	24
  1763     07DB  008E               	movwf	14	;volatile
  1764     07DC                     l1033:
  1765                           
  1766                           ;mcc_generated_files/system/src/pins.c: 51:     TRISA = 0xF;
  1767     07DC  300F               	movlw	15
  1768     07DD  0021               	movlb	1	; select bank1
  1769     07DE  008C               	movwf	12	;volatile
  1770     07DF                     l1035:
  1771                           
  1772                           ;mcc_generated_files/system/src/pins.c: 52:     TRISC = 0x2;
  1773     07DF  3002               	movlw	2
  1774     07E0  008E               	movwf	14	;volatile
  1775                           
  1776                           ;mcc_generated_files/system/src/pins.c: 57:     ANSELA = 0x0;
  1777     07E1  0023               	movlb	3	; select bank3
  1778     07E2  018C               	clrf	12	;volatile
  1779                           
  1780                           ;mcc_generated_files/system/src/pins.c: 58:     ANSELC = 0x0;
  1781     07E3  018E               	clrf	14	;volatile
  1782     07E4                     l1037:
  1783                           
  1784                           ;mcc_generated_files/system/src/pins.c: 63:     WPUA = 0xA;
  1785     07E4  300A               	movlw	10
  1786     07E5  0024               	movlb	4	; select bank4
  1787     07E6  008C               	movwf	12	;volatile
  1788                           
  1789                           ;mcc_generated_files/system/src/pins.c: 64:     WPUC = 0x0;
  1790     07E7  018E               	clrf	14	;volatile
  1791     07E8                     l1039:
  1792                           
  1793                           ;mcc_generated_files/system/src/pins.c: 65:     OPTION_REGbits.nWPUEN = 0x0;
  1794     07E8  0021               	movlb	1	; select bank1
  1795     07E9  1395               	bcf	21,7	;volatile
  1796                           
  1797                           ;mcc_generated_files/system/src/pins.c: 77:     INLVLA = 0x0;
  1798     07EA  0027               	movlb	7	; select bank7
  1799     07EB  018C               	clrf	12	;volatile
  1800                           
  1801                           ;mcc_generated_files/system/src/pins.c: 78:     INLVLC = 0x0;
  1802     07EC  018E               	clrf	14	;volatile
  1803                           
  1804                           ;mcc_generated_files/system/src/pins.c: 87:     APFCON0 = 0x0;
  1805     07ED  0022               	movlb	2	; select bank2
  1806     07EE  019D               	clrf	29	;volatile
  1807                           
  1808                           ;mcc_generated_files/system/src/pins.c: 92:     IOCAP = 0x0;
  1809     07EF  0027               	movlb	7	; select bank7
  1810     07F0  0191               	clrf	17	;volatile
  1811     07F1                     l1041:
  1812                           
  1813                           ;mcc_generated_files/system/src/pins.c: 93:     IOCAN = 0x2;
  1814     07F1  3002               	movlw	2
  1815     07F2  0092               	movwf	18	;volatile
  1816                           
  1817                           ;mcc_generated_files/system/src/pins.c: 94:     IOCAF = 0x0;
  1818     07F3  0193               	clrf	19	;volatile
  1819     07F4                     l1043:
  1820                           
  1821                           ;mcc_generated_files/system/src/pins.c: 96:     SW1_SetInterruptHandler(SW1_DefaultInter
      +                          ruptHandler);
  1822     07F4  30BE               	movlw	low _SW1_DefaultInterruptHandler
  1823     07F5  00F4               	movwf	SW1_SetInterruptHandler@InterruptHandler
  1824     07F6  3007               	movlw	high _SW1_DefaultInterruptHandler
  1825     07F7  00F5               	movwf	SW1_SetInterruptHandler@InterruptHandler+1
  1826     07F8  3187  275E  3187   	fcall	_SW1_SetInterruptHandler
  1827     07FB                     l1045:
  1828                           
  1829                           ;mcc_generated_files/system/src/pins.c: 99:     INTCONbits.IOCIE = 1;
  1830     07FB  158B               	bsf	11,3	;volatile
  1831     07FC                     l79:
  1832     07FC  0008               	return
  1833     07FD                     __end_of_PIN_MANAGER_Initialize:
  1834                           
  1835                           	psect	text5
  1836     075E                     __ptext5:	
  1837 ;; *************** function _SW1_SetInterruptHandler *****************
  1838 ;; Defined at:
  1839 ;;		line 129 in file "mcc_generated_files/system/src/pins.c"
  1840 ;; Parameters:    Size  Location     Type
  1841 ;;  InterruptHan    2    0[COMMON] PTR FTN()void 
  1842 ;;		 -> SW1_DefaultInterruptHandler(1), 
  1843 ;; Auto vars:     Size  Location     Type
  1844 ;;		None
  1845 ;; Return value:  Size  Location     Type
  1846 ;;                  1    wreg      void 
  1847 ;; Registers used:
  1848 ;;		wreg
  1849 ;; Tracked objects:
  1850 ;;		On entry : 0/0
  1851 ;;		On exit  : 0/0
  1852 ;;		Unchanged: 0/0
  1853 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
  1854 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1855 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1856 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1857 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1858 ;;Total ram usage:        2 bytes
  1859 ;; Hardware stack levels used: 1
  1860 ;; This function calls:
  1861 ;;		Nothing
  1862 ;; This function is called by:
  1863 ;;		_PIN_MANAGER_Initialize
  1864 ;; This function uses a non-reentrant model
  1865 ;;
  1866                           
  1867     075E                     _SW1_SetInterruptHandler:	
  1868                           ;psect for function _SW1_SetInterruptHandler
  1869                           
  1870     075E                     l1023:	
  1871                           ;incstack = 0
  1872                           ; Regs used in _SW1_SetInterruptHandler: [wreg]
  1873                           
  1874                           
  1875                           ;mcc_generated_files/system/src/pins.c: 130:     SW1_InterruptHandler = InterruptHandler
      +                          ;
  1876     075E  0875               	movf	SW1_SetInterruptHandler@InterruptHandler+1,w
  1877     075F  00F1               	movwf	_SW1_InterruptHandler+1
  1878     0760  0874               	movf	SW1_SetInterruptHandler@InterruptHandler,w
  1879     0761  00F0               	movwf	_SW1_InterruptHandler
  1880     0762                     l90:
  1881     0762  0008               	return
  1882     0763                     __end_of_SW1_SetInterruptHandler:
  1883                           
  1884                           	psect	text6
  1885     077E                     __ptext6:	
  1886 ;; *************** function _INTERRUPT_Initialize *****************
  1887 ;; Defined at:
  1888 ;;		line 40 in file "mcc_generated_files/system/src/interrupt.c"
  1889 ;; Parameters:    Size  Location     Type
  1890 ;;		None
  1891 ;; Auto vars:     Size  Location     Type
  1892 ;;		None
  1893 ;; Return value:  Size  Location     Type
  1894 ;;                  1    wreg      void 
  1895 ;; Registers used:
  1896 ;;		wreg, status,2, status,0, pclath, cstack
  1897 ;; Tracked objects:
  1898 ;;		On entry : 0/0
  1899 ;;		On exit  : 0/0
  1900 ;;		Unchanged: 0/0
  1901 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
  1902 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1903 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1904 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1905 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1906 ;;Total ram usage:        0 bytes
  1907 ;; Hardware stack levels used: 1
  1908 ;; Hardware stack levels required when called: 1
  1909 ;; This function calls:
  1910 ;;		_INT_SetInterruptHandler
  1911 ;; This function is called by:
  1912 ;;		_SYSTEM_Initialize
  1913 ;; This function uses a non-reentrant model
  1914 ;;
  1915                           
  1916     077E                     _INTERRUPT_Initialize:	
  1917                           ;psect for function _INTERRUPT_Initialize
  1918                           
  1919     077E                     l1025:	
  1920                           ;incstack = 0
  1921                           ; Regs used in _INTERRUPT_Initialize: [wreg+status,2+status,0+pclath+cstack]
  1922                           
  1923                           
  1924                           ;mcc_generated_files/system/src/interrupt.c: 44:     (INTCONbits.INTF = 0);
  1925     077E  108B               	bcf	11,1	;volatile
  1926                           
  1927                           ;mcc_generated_files/system/src/interrupt.c: 45:     (OPTION_REGbits.INTEDG = 1);
  1928     077F  0021               	movlb	1	; select bank1
  1929     0780  1715               	bsf	21,6	;volatile
  1930     0781                     l1027:
  1931                           
  1932                           ;mcc_generated_files/system/src/interrupt.c: 47:     INT_SetInterruptHandler(INT_Default
      +                          InterruptHandler);
  1933     0781  3000               	movlw	0
  1934     0782  00F4               	movwf	INT_SetInterruptHandler@InterruptHandler
  1935     0783  3000               	movlw	0
  1936     0784  00F5               	movwf	INT_SetInterruptHandler@InterruptHandler+1
  1937     0785  3187  2759  3187   	fcall	_INT_SetInterruptHandler
  1938     0788                     l15:
  1939     0788  0008               	return
  1940     0789                     __end_of_INTERRUPT_Initialize:
  1941                           
  1942                           	psect	text7
  1943     0759                     __ptext7:	
  1944 ;; *************** function _INT_SetInterruptHandler *****************
  1945 ;; Defined at:
  1946 ;;		line 71 in file "mcc_generated_files/system/src/interrupt.c"
  1947 ;; Parameters:    Size  Location     Type
  1948 ;;  InterruptHan    2    0[COMMON] PTR FTN()void 
  1949 ;;		 -> INT_DefaultInterruptHandler(1), 
  1950 ;; Auto vars:     Size  Location     Type
  1951 ;;		None
  1952 ;; Return value:  Size  Location     Type
  1953 ;;                  1    wreg      void 
  1954 ;; Registers used:
  1955 ;;		wreg
  1956 ;; Tracked objects:
  1957 ;;		On entry : 0/0
  1958 ;;		On exit  : 0/0
  1959 ;;		Unchanged: 0/0
  1960 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
  1961 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1962 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1963 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1964 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  1965 ;;Total ram usage:        2 bytes
  1966 ;; Hardware stack levels used: 1
  1967 ;; This function calls:
  1968 ;;		Nothing
  1969 ;; This function is called by:
  1970 ;;		_INTERRUPT_Initialize
  1971 ;; This function uses a non-reentrant model
  1972 ;;
  1973                           
  1974     0759                     _INT_SetInterruptHandler:	
  1975                           ;psect for function _INT_SetInterruptHandler
  1976                           
  1977     0759                     l1021:	
  1978                           ;incstack = 0
  1979                           ; Regs used in _INT_SetInterruptHandler: [wreg]
  1980                           
  1981                           
  1982                           ;mcc_generated_files/system/src/interrupt.c: 72:     INT_InterruptHandler = InterruptHan
      +                          dler;
  1983     0759  0875               	movf	INT_SetInterruptHandler@InterruptHandler+1,w
  1984     075A  00F3               	movwf	_INT_InterruptHandler+1
  1985     075B  0874               	movf	INT_SetInterruptHandler@InterruptHandler,w
  1986     075C  00F2               	movwf	_INT_InterruptHandler
  1987     075D                     l25:
  1988     075D  0008               	return
  1989     075E                     __end_of_INT_SetInterruptHandler:
  1990                           
  1991                           	psect	text8
  1992     0763                     __ptext8:	
  1993 ;; *************** function _CLOCK_Initialize *****************
  1994 ;; Defined at:
  1995 ;;		line 39 in file "mcc_generated_files/system/src/clock.c"
  1996 ;; Parameters:    Size  Location     Type
  1997 ;;		None
  1998 ;; Auto vars:     Size  Location     Type
  1999 ;;		None
  2000 ;; Return value:  Size  Location     Type
  2001 ;;                  1    wreg      void 
  2002 ;; Registers used:
  2003 ;;		status,2
  2004 ;; Tracked objects:
  2005 ;;		On entry : 0/0
  2006 ;;		On exit  : 0/0
  2007 ;;		Unchanged: 0/0
  2008 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
  2009 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2010 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2011 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2012 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2013 ;;Total ram usage:        0 bytes
  2014 ;; Hardware stack levels used: 1
  2015 ;; This function calls:
  2016 ;;		Nothing
  2017 ;; This function is called by:
  2018 ;;		_SYSTEM_Initialize
  2019 ;; This function uses a non-reentrant model
  2020 ;;
  2021                           
  2022     0763                     _CLOCK_Initialize:	
  2023                           ;psect for function _CLOCK_Initialize
  2024                           
  2025     0763                     l895:	
  2026                           ;incstack = 0
  2027                           ; Regs used in _CLOCK_Initialize: [status,2]
  2028                           
  2029                           
  2030                           ;mcc_generated_files/system/src/clock.c: 41:     OSCCON = (13 << 0x3)
  2031     0763  306A               	movlw	106
  2032     0764  0021               	movlb	1	; select bank1
  2033     0765  0099               	movwf	25	;volatile
  2034     0766                     l897:
  2035                           
  2036                           ;mcc_generated_files/system/src/clock.c: 44:     BORCON = (0 << 0x7);
  2037     0766  0022               	movlb	2	; select bank2
  2038     0767  0196               	clrf	22	;volatile
  2039                           
  2040                           ;mcc_generated_files/system/src/clock.c: 45:     OSCTUNE = (0 << 0x0);
  2041     0768  0021               	movlb	1	; select bank1
  2042     0769  0198               	clrf	24	;volatile
  2043     076A                     l105:
  2044     076A  0008               	return
  2045     076B                     __end_of_CLOCK_Initialize:
  2046                           
  2047                           	psect	text9
  2048     076B                     __ptext9:	
  2049 ;; *************** function _PIN_MANAGER_IOC *****************
  2050 ;; Defined at:
  2051 ;;		line 102 in file "mcc_generated_files/system/src/pins.c"
  2052 ;; Parameters:    Size  Location     Type
  2053 ;;		None
  2054 ;; Auto vars:     Size  Location     Type
  2055 ;;		None
  2056 ;; Return value:  Size  Location     Type
  2057 ;;                  1    wreg      void 
  2058 ;; Registers used:
  2059 ;;		wreg, status,2, status,0, pclath, cstack
  2060 ;; Tracked objects:
  2061 ;;		On entry : 0/0
  2062 ;;		On exit  : 0/0
  2063 ;;		Unchanged: 0/0
  2064 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
  2065 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2066 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2067 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2068 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2069 ;;Total ram usage:        0 bytes
  2070 ;; Hardware stack levels used: 1
  2071 ;; Hardware stack levels required when called: 2
  2072 ;; This function calls:
  2073 ;;		_SW1_ISR
  2074 ;; This function is called by:
  2075 ;;		_main
  2076 ;; This function uses a non-reentrant model
  2077 ;;
  2078                           
  2079     076B                     _PIN_MANAGER_IOC:	
  2080                           ;psect for function _PIN_MANAGER_IOC
  2081                           
  2082     076B                     l905:	
  2083                           ;incstack = 0
  2084                           ; Regs used in _PIN_MANAGER_IOC: [wreg+status,2+status,0+pclath+cstack]
  2085                           
  2086                           
  2087                           ;mcc_generated_files/system/src/pins.c: 105:     if(IOCAFbits.IOCAF1 == 1)
  2088     076B  0027               	movlb	7	; select bank7
  2089     076C  1C93               	btfss	19,1	;volatile
  2090     076D  2F6F               	goto	u51
  2091     076E  2F70               	goto	u50
  2092     076F                     u51:
  2093     076F  2F73               	goto	l83
  2094     0770                     u50:
  2095     0770                     l907:
  2096                           
  2097                           ;mcc_generated_files/system/src/pins.c: 106:     {;mcc_generated_files/system/src/pins.c
      +                          : 107:         SW1_ISR();
  2098     0770  3187  2789  3187   	fcall	_SW1_ISR
  2099     0773                     l83:
  2100     0773  0008               	return
  2101     0774                     __end_of_PIN_MANAGER_IOC:
  2102                           
  2103                           	psect	text10
  2104     0789                     __ptext10:	
  2105 ;; *************** function _SW1_ISR *****************
  2106 ;; Defined at:
  2107 ;;		line 114 in file "mcc_generated_files/system/src/pins.c"
  2108 ;; Parameters:    Size  Location     Type
  2109 ;;		None
  2110 ;; Auto vars:     Size  Location     Type
  2111 ;;		None
  2112 ;; Return value:  Size  Location     Type
  2113 ;;                  1    wreg      void 
  2114 ;; Registers used:
  2115 ;;		wreg, status,2, status,0, pclath, cstack
  2116 ;; Tracked objects:
  2117 ;;		On entry : 0/0
  2118 ;;		On exit  : 0/0
  2119 ;;		Unchanged: 0/0
  2120 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
  2121 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2122 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2123 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2124 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2125 ;;Total ram usage:        0 bytes
  2126 ;; Hardware stack levels used: 1
  2127 ;; Hardware stack levels required when called: 1
  2128 ;; This function calls:
  2129 ;;		NULL
  2130 ;;		_SW1_DefaultInterruptHandler
  2131 ;; This function is called by:
  2132 ;;		_PIN_MANAGER_IOC
  2133 ;; This function uses a non-reentrant model
  2134 ;;
  2135                           
  2136     0789                     _SW1_ISR:	
  2137                           ;psect for function _SW1_ISR
  2138                           
  2139     0789                     l889:	
  2140                           ;incstack = 0
  2141                           ; Regs used in _SW1_ISR: [wreg+status,2+status,0+pclath+cstack]
  2142                           
  2143                           
  2144                           ;mcc_generated_files/system/src/pins.c: 119:     if(SW1_InterruptHandler)
  2145     0789  0870               	movf	_SW1_InterruptHandler,w
  2146     078A  0471               	iorwf	_SW1_InterruptHandler+1,w
  2147     078B  1903               	btfsc	3,2
  2148     078C  2F8E               	goto	u41
  2149     078D  2F8F               	goto	u40
  2150     078E                     u41:
  2151     078E  2F94               	goto	l893
  2152     078F                     u40:
  2153     078F                     l891:
  2154                           
  2155                           ;mcc_generated_files/system/src/pins.c: 120:     {;mcc_generated_files/system/src/pins.c
      +                          : 121:         SW1_InterruptHandler();
  2156     078F  0871               	movf	_SW1_InterruptHandler+1,w
  2157     0790  008A               	movwf	10
  2158     0791  0870               	movf	_SW1_InterruptHandler,w
  2159     0792  000A               	callw
  2160     0793  3187               	pagesel	$
  2161     0794                     l893:
  2162                           
  2163                           ;mcc_generated_files/system/src/pins.c: 123:     IOCAFbits.IOCAF1 = 0;
  2164     0794  0027               	movlb	7	; select bank7
  2165     0795  1093               	bcf	19,1	;volatile
  2166     0796                     l87:
  2167     0796  0008               	return
  2168     0797                     __end_of_SW1_ISR:
  2169                           
  2170                           	psect	text11
  2171     07BE                     __ptext11:	
  2172 ;; *************** function _SW1_DefaultInterruptHandler *****************
  2173 ;; Defined at:
  2174 ;;		line 136 in file "mcc_generated_files/system/src/pins.c"
  2175 ;; Parameters:    Size  Location     Type
  2176 ;;		None
  2177 ;; Auto vars:     Size  Location     Type
  2178 ;;		None
  2179 ;; Return value:  Size  Location     Type
  2180 ;;                  1    wreg      void 
  2181 ;; Registers used:
  2182 ;;		wreg, status,0
  2183 ;; Tracked objects:
  2184 ;;		On entry : 0/0
  2185 ;;		On exit  : 0/0
  2186 ;;		Unchanged: 0/0
  2187 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
  2188 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2189 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2190 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2191 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
  2192 ;;Total ram usage:        1 bytes
  2193 ;; Hardware stack levels used: 1
  2194 ;; This function calls:
  2195 ;;		Nothing
  2196 ;; This function is called by:
  2197 ;;		_PIN_MANAGER_Initialize
  2198 ;;		_SW1_ISR
  2199 ;; This function uses a non-reentrant model
  2200 ;;
  2201                           
  2202     07BE                     _SW1_DefaultInterruptHandler:	
  2203                           ;psect for function _SW1_DefaultInterruptHandler
  2204                           
  2205     07BE                     l861:	
  2206                           ;incstack = 0
  2207                           ; Regs used in _SW1_DefaultInterruptHandler: [wreg+status,0]
  2208                           
  2209                           
  2210                           ;mcc_generated_files/system/src/pins.c: 139:     _delay((unsigned long)((60)*(4000000/40
      +                          00.0)));
  2211     07BE  304E               	movlw	78
  2212     07BF  00F4               	movwf	??_SW1_DefaultInterruptHandler
  2213     07C0  30EB               	movlw	235
  2214     07C1                     u227:
  2215     07C1  0B89               	decfsz	9,f
  2216     07C2  2FC1               	goto	u227
  2217     07C3  0BF4               	decfsz	??_SW1_DefaultInterruptHandler,f
  2218     07C4  2FC1               	goto	u227
  2219     07C5  0000               	nop
  2220     07C6                     l863:
  2221                           
  2222                           ;mcc_generated_files/system/src/pins.c: 140:     if (PORTAbits.RA1 == 0) {
  2223     07C6  0020               	movlb	0	; select bank0
  2224     07C7  188C               	btfsc	12,1	;volatile
  2225     07C8  2FCA               	goto	u11
  2226     07C9  2FCB               	goto	u10
  2227     07CA                     u11:
  2228     07CA  2FD7               	goto	l96
  2229     07CB                     u10:
  2230     07CB                     l865:
  2231     07CB  1003               	clrc
  2232     07CC  0022               	movlb	2	; select bank2
  2233     07CD  1E0C               	btfss	12,4	;volatile
  2234     07CE  1403               	setc
  2235     07CF  1803               	btfsc	3,0
  2236     07D0  2FD2               	goto	u21
  2237     07D1  2FD5               	goto	u20
  2238     07D2                     u21:
  2239     07D2  0022               	movlb	2	; select bank2
  2240     07D3  160C               	bsf	12,4	;volatile
  2241     07D4  2FD7               	goto	u34
  2242     07D5                     u20:
  2243     07D5  0022               	movlb	2	; select bank2
  2244     07D6  120C               	bcf	12,4	;volatile
  2245     07D7                     u34:
  2246     07D7                     l96:
  2247     07D7  0008               	return
  2248     07D8                     __end_of_SW1_DefaultInterruptHandler:
  2249     0002                     ___latbits      equ	2
  2250     007E                     btemp           set	126	;btemp
  2251     007E                     wtemp0          set	126
  2252                           
  2253                           	psect	config
  2254                           
  2255                           ;Config register CONFIG1 @ 0x8007
  2256                           ;	Oscillator Selection
  2257                           ;	FOSC = INTOSC, INTOSC oscillator: I/O function on CLKIN pin
  2258                           ;	Watchdog Timer Enable
  2259                           ;	WDTE = SWDTEN, WDT controlled by the SWDTEN bit in the WDTCON register
  2260                           ;	Power-up Timer Enable
  2261                           ;	PWRTE = ON, PWRT enabled
  2262                           ;	MCLR Pin Function Select
  2263                           ;	MCLRE = ON, MCLR/VPP pin function is MCLR
  2264                           ;	Flash Program Memory Code Protection
  2265                           ;	CP = OFF, Program memory code protection is disabled
  2266                           ;	Data Memory Code Protection
  2267                           ;	CPD = OFF, Data memory code protection is disabled
  2268                           ;	Brown-out Reset Enable
  2269                           ;	BOREN = ON, Brown-out Reset enabled
  2270                           ;	Clock Out Enable
  2271                           ;	CLKOUTEN = OFF, CLKOUT function is disabled. I/O or oscillator function on the CLKOUT 
      +                          pin
  2272                           ;	Internal/External Switchover
  2273                           ;	IESO = ON, Internal/External Switchover mode is enabled
  2274                           ;	Fail-Safe Clock Monitor Enable
  2275                           ;	FCMEN = ON, Fail-Safe Clock Monitor is enabled
  2276     8007                     	org	32775
  2277     8007  3FCC               	dw	16332
  2278                           
  2279                           ;Config register CONFIG2 @ 0x8008
  2280                           ;	Flash Memory Self-Write Protection
  2281                           ;	WRT = OFF, Write protection off
  2282                           ;	PLL Enable
  2283                           ;	PLLEN = OFF, 4x PLL disabled
  2284                           ;	Stack Overflow/Underflow Reset Enable
  2285                           ;	STVREN = ON, Stack Overflow or Underflow will cause a Reset
  2286                           ;	Brown-out Reset Voltage Selection
  2287                           ;	BORV = LO, Brown-out Reset Voltage (Vbor), low trip point selected.
  2288                           ;	In-Circuit Debugger Mode
  2289                           ;	DEBUG = 0x1, unprogrammed default
  2290                           ;	Low-Voltage Programming Enable
  2291                           ;	LVP = ON, Low-voltage programming enabled
  2292     8008                     	org	32776
  2293     8008  3EFF               	dw	16127

Data Sizes:
    Strings     0
    Constant    38
    Data        0
    BSS         0
    Persistent  36
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      2       6
    BANK0            80      0       0
    BANK1            80      0       0
    BANK2            80      0       0
    BANK3            80      0       0
    BANK4            80      0       0
    BANK5            80      0       0
    BANK6            80      0       0
    BANK7            80      0       0
    BANK8            80      0       0
    BANK9            80      0       0
    BANK10           80      0       0
    BANK11           80      0       0
    BANK12           48      0       0

Pointer List with Targets:

    INT_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT_DefaultInterruptHandler(), NULL(), 

    INT_SetInterruptHandler@InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT_DefaultInterruptHandler(), 

    S348$4$0	PTR void  size(2) Largest target is 0

    S348$5$0	PTR void  size(2) Largest target is 0

    S348$6$0	PTR void  size(2) Largest target is 0

    S348SPI_INTERFACE$BufferExchange	PTR FTN(PTR void ,unsigned int ,)void  size(2) Largest target is 1
		 -> SPI1_BufferExchange(), 

    S348SPI_INTERFACE$BufferRead	PTR FTN(PTR void ,unsigned int ,)void  size(2) Largest target is 1
		 -> SPI1_BufferRead(), 

    S348SPI_INTERFACE$BufferWrite	PTR FTN(PTR void ,unsigned int ,)void  size(2) Largest target is 1
		 -> SPI1_BufferWrite(), 

    S348SPI_INTERFACE$ByteExchange	PTR FTN(unsigned char ,)unsigned char  size(2) Largest target is 1
		 -> SPI1_ByteExchange(), 

    S348SPI_INTERFACE$ByteRead	PTR FTN()unsigned char  size(2) Largest target is 1
		 -> SPI1_ByteRead(), 

    S348SPI_INTERFACE$ByteWrite	PTR FTN(unsigned char ,)void  size(2) Largest target is 1
		 -> SPI1_ByteWrite(), 

    S348SPI_INTERFACE$Close	PTR FTN()void  size(2) Largest target is 1
		 -> SPI1_Close(), 

    S348SPI_INTERFACE$Deinitialize	PTR FTN()void  size(2) Largest target is 1
		 -> SPI1_Deinitialize(), 

    S348SPI_INTERFACE$Initialize	PTR FTN()void  size(2) Largest target is 1
		 -> SPI1_Initialize(), 

    S348SPI_INTERFACE$IsRxReady	PTR FTN()_Bool  size(2) Largest target is 1
		 -> SPI1_IsRxReady(), 

    S348SPI_INTERFACE$IsTxReady	PTR FTN()_Bool  size(2) Largest target is 1
		 -> SPI1_IsTxReady(), 

    S348SPI_INTERFACE$Open	PTR FTN(unsigned char ,)_Bool  size(2) Largest target is 1
		 -> SPI1_Open(), 

    S348SPI_INTERFACE$RxCompleteCallbackRegister	PTR FTN(PTR FTN()void ,)void  size(2) Largest target is 1
		 -> NULL(), 

    S348SPI_INTERFACE$TxCompleteCallbackRegister	PTR FTN(PTR FTN()void ,)void  size(2) Largest target is 1
		 -> NULL(), 

    SPI1_Host$BufferExchange	PTR FTN(PTR void ,unsigned int ,)void  size(2) Largest target is 1
		 -> SPI1_BufferExchange(), 

    SPI1_Host$BufferRead	PTR FTN(PTR void ,unsigned int ,)void  size(2) Largest target is 1
		 -> SPI1_BufferRead(), 

    SPI1_Host$BufferWrite	PTR FTN(PTR void ,unsigned int ,)void  size(2) Largest target is 1
		 -> SPI1_BufferWrite(), 

    SPI1_Host$ByteExchange	PTR FTN(unsigned char ,)unsigned char  size(2) Largest target is 1
		 -> SPI1_ByteExchange(), 

    SPI1_Host$ByteRead	PTR FTN()unsigned char  size(2) Largest target is 1
		 -> SPI1_ByteRead(), 

    SPI1_Host$ByteWrite	PTR FTN(unsigned char ,)void  size(2) Largest target is 1
		 -> SPI1_ByteWrite(), 

    SPI1_Host$Close	PTR FTN()void  size(2) Largest target is 1
		 -> SPI1_Close(), 

    SPI1_Host$Deinitialize	PTR FTN()void  size(2) Largest target is 1
		 -> SPI1_Deinitialize(), 

    SPI1_Host$Initialize	PTR FTN()void  size(2) Largest target is 1
		 -> SPI1_Initialize(), 

    SPI1_Host$IsRxReady	PTR FTN()_Bool  size(2) Largest target is 1
		 -> SPI1_IsRxReady(), 

    SPI1_Host$IsTxReady	PTR FTN()_Bool  size(2) Largest target is 1
		 -> SPI1_IsTxReady(), 

    SPI1_Host$Open	PTR FTN(unsigned char ,)_Bool  size(2) Largest target is 1
		 -> SPI1_Open(), 

    SPI1_Host$RxCompleteCallbackRegister	PTR FTN(PTR FTN()void ,)void  size(2) Largest target is 1
		 -> NULL(), 

    SPI1_Host$TxCompleteCallbackRegister	PTR FTN(PTR FTN()void ,)void  size(2) Largest target is 1
		 -> NULL(), 

    SW1_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> SW1_DefaultInterruptHandler(), NULL(), 

    SW1_SetInterruptHandler@InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> SW1_DefaultInterruptHandler(), 


Critical Paths under _main in COMMON

    _PIN_MANAGER_Initialize->_SW1_SetInterruptHandler
    _INTERRUPT_Initialize->_INT_SetInterruptHandler
    _SW1_ISR->_SW1_DefaultInterruptHandler

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      46
                    _PIN_MANAGER_IOC
                  _SYSTEM_Initialize
 ---------------------------------------------------------------------------------
 (1) _SYSTEM_Initialize                                    0     0      0      46
                   _CLOCK_Initialize
               _INTERRUPT_Initialize
             _PIN_MANAGER_Initialize
                    _SPI1_Initialize
                     _WDT_Initialize
 ---------------------------------------------------------------------------------
 (2) _WDT_Initialize                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _SPI1_Initialize                                      0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _PIN_MANAGER_Initialize                               0     0      0      23
            _SW1_SetInterruptHandler
 ---------------------------------------------------------------------------------
 (3) _SW1_SetInterruptHandler                              2     0      2      23
                                              0 COMMON     2     0      2
 ---------------------------------------------------------------------------------
 (2) _INTERRUPT_Initialize                                 0     0      0      23
            _INT_SetInterruptHandler
 ---------------------------------------------------------------------------------
 (3) _INT_SetInterruptHandler                              2     0      2      23
                                              0 COMMON     2     0      2
 ---------------------------------------------------------------------------------
 (2) _CLOCK_Initialize                                     0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _PIN_MANAGER_IOC                                      0     0      0       0
                            _SW1_ISR
 ---------------------------------------------------------------------------------
 (2) _SW1_ISR                                              0     0      0       0
                                NULL *
        _SW1_DefaultInterruptHandler *
 ---------------------------------------------------------------------------------
 (3) _SW1_DefaultInterruptHandler                          1     1      0       0
                                              0 COMMON     1     1      0
 ---------------------------------------------------------------------------------
 (3) NULL(Fake)                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _PIN_MANAGER_IOC
     _SW1_ISR
       NULL(Fake) *
       _SW1_DefaultInterruptHandler *
   _SYSTEM_Initialize
     _CLOCK_Initialize
     _INTERRUPT_Initialize
       _INT_SetInterruptHandler
     _PIN_MANAGER_Initialize
       _SW1_SetInterruptHandler
     _SPI1_Initialize
     _WDT_Initialize

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK2            80      0       0      0.0%
BITBANK3            80      0       0      0.0%
BITBANK4            80      0       0      0.0%
BITBANK5            80      0       0      0.0%
BITBANK6            80      0       0      0.0%
BITBANK7            80      0       0      0.0%
BITBANK8            80      0       0      0.0%
BITBANK9            80      0       0      0.0%
BITBANK10           80      0       0      0.0%
BITBANK11           80      0       0      0.0%
BITBANK12           48      0       0      0.0%
BIGRAM            1008      0       0      0.0%
COMMON              14      2       6     42.9%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK2               80      0       0      0.0%
BANK3               80      0       0      0.0%
BANK4               80      0       0      0.0%
BANK5               80      0       0      0.0%
BANK6               80      0       0      0.0%
BANK7               80      0       0      0.0%
BANK8               80      0       0      0.0%
BANK9               80      0       0      0.0%
BANK10              80      0       0      0.0%
BANK11              80      0       0      0.0%
BANK12              48      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       6      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Tue Jan 28 15:19:20 2025

                      _SPI1_ByteExchange 0000                                       l15 0788  
                                     l25 075D                                       l90 0762  
                                     l83 0773                                       l87 0796  
                                     l79 07FC                                       l96 07D7  
                                     u10 07CB                                       u11 07CA  
                                     u20 07D5                                       u21 07D2  
                                     u40 078F                                       u41 078E  
                                     u34 07D7                                       u50 0770  
                                     u51 076F                                      l105 076A  
                                    l141 0758                                      l118 07A6  
                                    l188 077D                                      l901 0778  
                                    l903 0755                                      l905 076B  
                                    l907 0770                                      l861 07BE  
                                    l863 07C6                                      l865 07CB  
                                    l891 078F                                      l893 0794  
                                    l895 0763                                      l889 0789  
                                    l897 0766                                      l899 0774  
                                    u200 07B4                                      u201 07B1  
                                    u214 07B6                                      u227 07C1  
                                    wreg 0009                                     l1021 0759  
                                   l1023 075E                                     l1031 07DA  
                                   l1025 077E                                     l1041 07F1  
                                   l1033 07DC                                     l1027 0781  
                                   l1043 07F4                                     l1035 07DF  
                                   l1051 079D                                     l1045 07FB  
                                   l1037 07E4                                     l1029 07D8  
                                   l1053 07A0                                     l1061 07B6  
                                   l1039 07E8                                     l1055 07A3  
                                   l1047 0797                                     l1063 07B9  
                                   l1049 079A                                     l1057 07A7  
                                   l1059 07AA                                     _LATA 010C  
                                   _LATC 010E                                     _WPUA 020C  
                                   _WPUC 020E                          __end_of_SW1_ISR 0797  
                                   _main 07A7                                     btemp 007E  
            _INT_DefaultInterruptHandler 0000                                     start 0002  
        __end_of_INT_SetInterruptHandler 075E                                    ?_main 0074  
                                  _IOCAF 0393                                    _IOCAN 0392  
                                  _IOCAP 0391                                    _TRISA 008C  
                                  _TRISC 008E                  __end_of_PIN_MANAGER_IOC 0774  
                         _WDT_Initialize 0755                  _SW1_SetInterruptHandler 075E  
                                  pclath 000A                                    status 0003  
                                  wtemp0 007E                          __initialization 07FD  
                           __end_of_main 07BE                                   ??_main 0076  
                 __end_of_WDT_Initialize 0759                                ??_SW1_ISR 0075  
                                 _ANSELA 018C                                   _ANSELC 018E  
                                 _BORCON 0116                                   _INLVLA 038C  
                                 _INLVLC 038E                                   _OSCCON 0099  
                                 _WDTCON 0097                        __end_of_SPI1_Host 081C  
                      ?_CLOCK_Initialize 0074                       ??_CLOCK_Initialize 0074  
                        ?_WDT_Initialize 0074                ??_SW1_SetInterruptHandler 0076  
SW1_SetInterruptHandler@InterruptHandler 0074  INT_SetInterruptHandler@InterruptHandler 0074  
                       ?_PIN_MANAGER_IOC 0074                           _SPI1_IsRxReady 0000  
                         _SPI1_IsTxReady 0000                        _SYSTEM_Initialize 0797  
                __end_of__initialization 07FD                           _SPI1_ByteWrite 0000  
                     ?_SYSTEM_Initialize 0074                           __pcstackCOMMON 0074  
                    ??_SYSTEM_Initialize 0076                        ??_SPI1_Initialize 0074  
                     _spi1_configuration 081C                           _OPTION_REGbits 0095  
              __end_of_SYSTEM_Initialize 07A7                               __pnvCOMMON 0070  
                             __pmaintext 07A7                                  _APFCON0 011D  
                                _OSCTUNE 0098                                  _SSP1ADD 0212  
                                _SSP1BUF 0211                                  _SW1_ISR 0789  
                                __ptext1 0797                                  __ptext2 0755  
                                __ptext3 0774                                  __ptext4 07D8  
                                __ptext5 075E                                  __ptext6 077E  
                                __ptext7 0759                                  __ptext8 0763  
                                __ptext9 076B                 ??_PIN_MANAGER_Initialize 0076  
                              _IOCAFbits 0393                  _INT_SetInterruptHandler 0759  
                   end_of_initialization 07FD             ?_SW1_DefaultInterruptHandler 0074  
                        _SPI1_BufferRead 0000                                _SPI1_Host 0800  
                              _SPI1_Open 0000                         ??_WDT_Initialize 0074  
                              _PORTAbits 000C                      _SPI1_BufferExchange 0000  
          ??_SW1_DefaultInterruptHandler 0074                          _SPI1_Initialize 0774  
           __end_of_INTERRUPT_Initialize 0789                ??_INT_SetInterruptHandler 0076  
                    start_initialization 07FD                 ?_SW1_SetInterruptHandler 0074  
                          _SPI1_ByteRead 0000                                ___latbits 0002  
                               ?_SW1_ISR 0074                  __end_of_SPI1_Initialize 077E  
                 _PIN_MANAGER_Initialize 07D8                     _INTERRUPT_Initialize 077E  
                       _CLOCK_Initialize 0763                                 _LATAbits 010C  
                               _PIE1bits 0091                                 _PIR1bits 0011  
                   _SW1_InterruptHandler 0070                                 _SSP1CON1 0215  
                               _SSP1CON3 0217          __end_of_SW1_SetInterruptHandler 0763  
                               _SSP1STAT 0214                        ??_PIN_MANAGER_IOC 0075  
                      _SPI1_Deinitialize 0000                         ?_SPI1_Initialize 0074  
                  ?_INTERRUPT_Initialize 0074                                 __ptext10 0789  
                               __ptext11 07BE                             _SSP1CON1bits 0215  
                             _INTCONbits 000B                     _INT_InterruptHandler 0072  
                 ??_INTERRUPT_Initialize 0076      __end_of_SW1_DefaultInterruptHandler 07D8  
            _SW1_DefaultInterruptHandler 07BE                  ?_PIN_MANAGER_Initialize 0074  
                       _SPI1_BufferWrite 0000                 ?_INT_SetInterruptHandler 0074  
               __end_of_CLOCK_Initialize 076B                            __pstringtext1 0800  
                          __pstringtext2 081C                               _SPI1_Close 0000  
         __end_of_PIN_MANAGER_Initialize 07FD                          _PIN_MANAGER_IOC 076B  
             __end_of_spi1_configuration 0826  
