#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 10 20:45:42 2021
# Process ID: 14828
# Current directory: D:/FPGA_DMA_CONTROLLER/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3340 D:\FPGA_DMA_CONTROLLER\proj\DMA_CTRL.xpr
# Log file: D:/FPGA_DMA_CONTROLLER/proj/vivado.log
# Journal file: D:/FPGA_DMA_CONTROLLER/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.xpr
update_compile_order -fileset sources_1
add_files -norecurse {D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_READ_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/MM2S_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/DMA_READ_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_WRITE_CTRL.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/DMA_READ_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/LITE_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/MM2S_CTRL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/S2MM_CTRL.v] -no_script -reset -force -quiet
remove_files  {D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/DMA_READ_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/LITE_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/READ_CTRL/MM2S_CTRL.v D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/imports/source_code/WRITE_CTRL/S2MM_CTRL.v}
add_files -norecurse {D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_READ_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/DMA_WRITE_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/S2MM_CTRL.v D:/FPGA_DMA_CONTROLLER/source_code/WRITE_CTRL/LITE_WRITE_CTRL.v}
update_compile_order -fileset sources_1
update_module_reference design_1_DMA_READ_CTRL_0_0
update_module_reference design_1_DMA_WRITE_CTRL_0_0
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_READ_CTRL_0_0_synth_1 design_1_DMA_WRITE_CTRL_0_0_synth_1 -jobs 8
wait_on_run design_1_DMA_READ_CTRL_0_0_synth_1
wait_on_run design_1_DMA_WRITE_CTRL_0_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_simulation
update_module_reference design_1_DMA_READ_CTRL_0_0
update_module_reference design_1_DMA_WRITE_CTRL_0_0
export_ip_user_files -of_objects  [get_files D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_READ_CTRL.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_DMA_CONTROLLER/source_code/READ_CTRL/LITE_READ_CTRL.v
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_READ_CTRL_0_0_synth_1 design_1_DMA_WRITE_CTRL_0_0_synth_1 -jobs 8
wait_on_run design_1_DMA_READ_CTRL_0_0_synth_1
wait_on_run design_1_DMA_WRITE_CTRL_0_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
update_module_reference design_1_DMA_READ_CTRL_0_0
update_module_reference design_1_DMA_WRITE_CTRL_0_0
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_READ_CTRL_0_0_synth_1 design_1_DMA_WRITE_CTRL_0_0_synth_1 -jobs 8
wait_on_run design_1_DMA_READ_CTRL_0_0_synth_1
wait_on_run design_1_DMA_WRITE_CTRL_0_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_simulation
update_module_reference design_1_DMA_READ_CTRL_0_0
update_module_reference design_1_DMA_WRITE_CTRL_0_0
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_READ_CTRL_0_0_synth_1 design_1_DMA_WRITE_CTRL_0_0_synth_1 -jobs 8
wait_on_run design_1_DMA_READ_CTRL_0_0_synth_1
wait_on_run design_1_DMA_WRITE_CTRL_0_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_simulation
update_module_reference design_1_DMA_WRITE_CTRL_0_0
update_module_reference design_1_DMA_WRITE_CTRL_0_0
update_module_reference design_1_DMA_READ_CTRL_0_0
set_property target_simulator XSim [current_project]
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_READ_CTRL_0_0_synth_1 design_1_DMA_WRITE_CTRL_0_0_synth_1 -jobs 8
wait_on_run design_1_DMA_READ_CTRL_0_0_synth_1
wait_on_run design_1_DMA_WRITE_CTRL_0_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_simulation
launch_simulation
open_wave_config D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg
source tb_dma_rw.tcl
restart
run 10 us
open_bd_design {D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
set_property location {5.5 1621 222} [get_bd_cells blk_mem_gen_0]
set_property location {6 1654 216} [get_bd_cells blk_mem_gen_0]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
save_bd_design
generate_target all [get_files  D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_1] }
export_ip_user_files -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files -ipstatic_source_dir D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/modelsim} {questa=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/questa} {riviera=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/riviera} {activehdl=D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd] -top
close_sim
launch_simulation
open_wave_config D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg
source tb_dma_rw.tcl
run 10 us
close_sim
create_run synth_2 -flow {Vivado Synthesis 2020}
launch_runs synth_2 -jobs 4
wait_on_run synth_2
reset_run synth_2
delete_runs "synth_2"
open_bd_design {D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
open_wave_config D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg
source tb_dma_rw.tcl
run 10 us
current_wave_config {tb_dma_rw_behav.wcfg}
add_wave {{/tb_dma_rw/u_design_1_wrapper/design_1_i/axi_dma_0}} 
save_wave_config {D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg}
current_wave_config {tb_dma_rw_behav.wcfg}
add_wave {{/tb_dma_rw/u_design_1_wrapper/design_1_i/axi_dma_1}} 
save_wave_config {D:/FPGA_DMA_CONTROLLER/proj/tb_dma_rw_behav.wcfg}
restart
run 10 us
restart
run 10 us
open_bd_design {D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
