     8.716.738.659      Number of clock cycless                   
    12.990.543.283      Number of instruction              #    1,49  insns per Number of clock cycles        
                 0      cpu-migrations                                              
       2,388187115 seconds time elapsed
            24.710      Number of X87 uops executed                                                      [57,22%]
            70.878      Number of SSE or AVX-128 double precision FP scalar uops executed                                                      [57,22%]
                 0      Number of SSE or AVX-128 single precision FP scalar uops executed                                                      [57,22%]
                 0      Number of SSE or AVX-128 single precision FP packed uops executed                                                      [57,22%]
                 0      Counts 256-bit packed floating point                                                      [57,04%]
                 0      Counts 256-bit packed single-precision                                                      [57,24%]
     6.400.322.066      Counts 256-bit packed double-precision                                                      [57,14%]
       2,244090725 seconds time elapsed
            25.860      Cache misses              #   32,967 % of all cache refs     [50,06%]
            78.441      Cache references                                             [75,03%]
        62.034.651      mem-loads:p                                                  [75,03%]
     1.051.988.409      mem-stores:p                                                 [24,97%]
       2,259087142 seconds time elapsed
     6.023.152.944      L1-dcache-loads                                              [79,91%]
           119.461      L1-dcache-load-misses     #    0,00% of all L1-dcache hits   [80,02%]
     1.050.520.980      L1-dcache-stores                                             [80,08%]
            51.962      L1-dcache-store-misses                                       [80,08%]
                 0      L1-dcache-prefetches                                        
            10.885      L1-dcache-prefetch-misses                                    [79,91%]
       2,269709964 seconds time elapsed
                 0      L1-icache-loads                                             
           113.998      L1-icache-load-misses                                       
                 0      L1-icache-prefetches                                        
                 0      L1-icache-prefetch-misses                                   
       2,275004136 seconds time elapsed
            14.576      LLC-loads                                                    [66,73%]
            17.083      LLC-load-misses           #  117,20% of all LL-cache hits    [66,77%]
            17.223      LLC-stores                                                   [66,77%]
            19.691      LLC-store-misses                                             [66,77%]
             9.766      LLC-prefetches                                               [66,60%]
             4.779      LLC-prefetch-misses                                          [66,46%]
       2,287323336 seconds time elapsed
     6.021.647.530      dTLB-loads                                                  
             4.106      dTLB-load-misses          #    0,00% of all dTLB cache hits 
     1.050.535.042      dTLB-stores                                                 
               955      dTLB-store-misses                                           
                 0      dTLB-prefetches                                             
                 0      dTLB-prefetch-misses                                        
       2,360586234 seconds time elapsed
             3.573      iTLB-loads                                                  
             2.010      iTLB-load-misses          #   56,26% of all iTLB cache hits 
       388.959.348      branch-loads                                                
            20.919      branch-load-misses                                          
       2,269535380 seconds time elapsed
    16.768.908.345      Stalled cycles                                                      [50,08%]
         1.212.205      CYCLES_L2_PENDING                                                     [50,17%]
     8.407.888.149      CYCLES_LDM_PENDING                                                     [50,26%]
         1.861.759      CYCLES_L1D_PENDING                                                     [50,28%]
     1.066.813.280      CYCLES_NO_EXECUTE                                                     [50,11%]
           639.752      STALLS_L2_PENDING                                                      [49,94%]
           356.472      STALLS_L1D_PENDING                                                     [37,28%]
       965.413.995      STALLS_LDM_PENDING                                                     [50,00%]
       2,349482907 seconds time elapsed
       160.867.521      Counts arithmetic multiply operations                                                      
     2.606.316.356      Cycles that the divider is active, includes integer and floating point                                                     
                 0      Number of cycles the divider is activated, includes integer and floating point                                                     
       2,449157903 seconds time elapsed
    18.087.533.126      Uops executed                                                      [50,00%]
    18.121.954.903      Counts total number of uops executed from any thread per cycle                                                      [50,08%]
    18.157.908.210      Counts total number of uops executed per thread each cycle                                                      [50,17%]
    26.254.461.550      Number of cycles with no uops executed                                                      [50,19%]
                 0      Cycles where at least 1 uop was executed per thread:p                                                    [50,20%]
                 0      Cycles where at least 2 uops were executed per thread:p                                                    [50,03%]
                 0      Cycles where at least 3 uops were executed per thread:p                                                    [49,85%]
                 0      Cycles where at least 4 uops were executed per thread:p                                                    [49,81%]
       2,289244329 seconds time elapsed
     5.707.710.161      Uops dispatch to specific ports                                                      [57,00%]
     4.365.896.363      Cycles in which a uop is dispatched on port 0                                                      [57,00%]
     3.266.656.731      Cycles in which a uop is dispatched on port 1                                                      [57,16%]
     3.452.744.229      Cycles in which a uop is dispatched on port 2                                                      [57,45%]
     3.609.709.320      Cycles in which a uop is dispatched on port 3                                                      [57,34%]
     1.050.073.496      Cycles in which a uop is dispatched on port 4                                                      [57,18%]
     2.603.467.789      Cycles in which a uop is dispatched on port 5                                                      [57,00%]
       2,260721362 seconds time elapsed
    13.417.962.058      Uops issued                                                      [57,22%]
    13.439.832.066      Number of uops issued by the RAT to the Reservation Station (RS)                                                      [57,30%]
     6.093.540.678      Alias to ANY:c=1:i=1:t=1                                                     [57,35%]
     8.735.110.860      Alias to ANY:c=1:i=1                                                     [57,35%]
            17.406      Number of flags-merge uops allocated. Such uops adds delay                                                      [57,17%]
            10.745      Number of slow LEA or similar uops allocated                                                      [56,99%]
                 0      Number of multiply packed scalar single precision uops allocated                                                      [56,87%]
       2,250923667 seconds time elapsed
                 0      Ilnstruction Cache accesses                                                     
           114.988      Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accesses                                                     
         1.546.629      Number of cycles wher a code-fetch stalled due to L1 instruction cache miss or iTLB miss                                                     
        10.100.060      Number of Instruction Cache,Buffer                                                     
       2,327681982 seconds time elapsed
        22.277.475      Instruction Length Decoder stalls                                                     
             1.736      Stall caused by changing prefix length of the instruction                                                     
        22.275.761      Stall cycles due to IQ full                                                     
       2,412998271 seconds time elapsed
       986.267.007      Resource related stall cycles                                                      [79,91%]
     5.353.567.716      Cycles stalled due to Resource Related reason                                                      [80,01%]
     2.783.585.792      Cycles stalled due to no eligible RS entry available                                                      [80,08%]
       138.658.514      Cycles stalled due to no store buffers available                                                      [80,08%]
           115.410      Cycles stalled due to re-order buffer full                                                      [79,91%]
       2,329964746 seconds time elapsed
