#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55feff47a700 .scope module, "micro_tb" "micro_tb" 2 3;
 .timescale -9 -11;
v0x55feff4cbcb0_0 .var "ALUOp_test", 2 0;
v0x55feff4cbde0_0 .net "Opcode_test", 5 0, L_0x55feff4dcd70;  1 drivers
v0x55feff4cbea0_0 .net "carry_test", 0 0, v0x55feff4c62c0_0;  1 drivers
v0x55feff4cbfc0_0 .var "clk_test", 0 0;
v0x55feff4cc060_0 .var "reset_test", 0 0;
v0x55feff4cc150_0 .var "s_inc_test", 0 0;
v0x55feff4cc240_0 .var "s_inm_test", 0 0;
v0x55feff4cc330_0 .var "s_skip_test", 0 0;
v0x55feff4cc420_0 .var "we_test", 0 0;
v0x55feff4cc4c0_0 .net "zero_test", 0 0, v0x55feff4c63d0_0;  1 drivers
S_0x55feff47cbf0 .scope module, "micro_test" "microc" 2 15, 3 1 0, S_0x55feff47a700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "s_skip"
    .port_info 6 /INPUT 1 "s_inc"
    .port_info 7 /INPUT 1 "s_inm"
    .port_info 8 /INPUT 1 "we"
    .port_info 9 /INPUT 3 "ALUOp"
v0x55feff4ca850_0 .net "ALUOp", 2 0, v0x55feff4cbcb0_0;  1 drivers
v0x55feff4ca940_0 .net "CurrentPC", 9 0, v0x55feff4c86d0_0;  1 drivers
v0x55feff4ca9e0_0 .net "Inm", 7 0, L_0x55feff4dce30;  1 drivers
v0x55feff4caae0_0 .net "Instruction", 15 0, L_0x55feff4cc7d0;  1 drivers
v0x55feff4cabb0_0 .net "NewPC", 9 0, L_0x55feff4dcbd0;  1 drivers
v0x55feff4cacf0_0 .net "Offset", 9 0, L_0x55feff4dd1e0;  1 drivers
v0x55feff4cadb0_0 .net "Opcode", 5 0, L_0x55feff4dcd70;  alias, 1 drivers
v0x55feff4cae70_0 .net "Output_ALU", 7 0, v0x55feff4c61e0_0;  1 drivers
v0x55feff4caf80_0 .net "RA1", 3 0, L_0x55feff4dd0f0;  1 drivers
v0x55feff4cb040_0 .net "RA2", 3 0, L_0x55feff4dd000;  1 drivers
v0x55feff4cb0e0_0 .net "RD1", 7 0, L_0x55feff4dd8c0;  1 drivers
v0x55feff4cb180_0 .net "RD2", 7 0, L_0x55feff4ddf70;  1 drivers
v0x55feff4cb290_0 .net "WA3", 3 0, L_0x55feff4dcf60;  1 drivers
v0x55feff4cb350_0 .net "WD3", 7 0, L_0x55feff4dd3d0;  1 drivers
v0x55feff4cb440_0 .net "carry", 0 0, v0x55feff4c62c0_0;  alias, 1 drivers
v0x55feff4cb4e0_0 .net "clk", 0 0, v0x55feff4cbfc0_0;  1 drivers
v0x55feff4cb580_0 .net "inc_out", 9 0, L_0x55feff4dca50;  1 drivers
v0x55feff4cb670_0 .net "reset", 0 0, v0x55feff4cc060_0;  1 drivers
v0x55feff4cb710_0 .net "s_inc", 0 0, v0x55feff4cc150_0;  1 drivers
v0x55feff4cb7b0_0 .net "s_inm", 0 0, v0x55feff4cc240_0;  1 drivers
v0x55feff4cb880_0 .net "s_skip", 0 0, v0x55feff4cc330_0;  1 drivers
v0x55feff4cb950_0 .net "skip_out", 9 0, L_0x55feff4cc8e0;  1 drivers
v0x55feff4cba40_0 .net "we", 0 0, v0x55feff4cc420_0;  1 drivers
v0x55feff4cbae0_0 .net "zero", 0 0, v0x55feff4c63d0_0;  alias, 1 drivers
L_0x55feff4dcd70 .part L_0x55feff4cc7d0, 10, 6;
L_0x55feff4dce30 .part L_0x55feff4cc7d0, 4, 8;
L_0x55feff4dcf60 .part L_0x55feff4cc7d0, 0, 4;
L_0x55feff4dd000 .part L_0x55feff4cc7d0, 4, 4;
L_0x55feff4dd0f0 .part L_0x55feff4cc7d0, 8, 4;
L_0x55feff4dd1e0 .part L_0x55feff4cc7d0, 0, 10;
S_0x55feff49f230 .scope module, "alu1" "alu" 3 23, 4 1 0, S_0x55feff47cbf0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /INPUT 8 "A"
    .port_info 4 /INPUT 8 "B"
    .port_info 5 /INPUT 3 "Op"
v0x55feff49f4a0_0 .net "A", 7 0, L_0x55feff4dd8c0;  alias, 1 drivers
v0x55feff4c6040_0 .net "B", 7 0, L_0x55feff4ddf70;  alias, 1 drivers
v0x55feff4c6120_0 .net "Op", 2 0, v0x55feff4cbcb0_0;  alias, 1 drivers
v0x55feff4c61e0_0 .var "S", 7 0;
v0x55feff4c62c0_0 .var "carry", 0 0;
v0x55feff4c63d0_0 .var "zero", 0 0;
E_0x55feff493e60 .event edge, v0x55feff4c6120_0, v0x55feff4c6040_0, v0x55feff49f4a0_0;
S_0x55feff4c6550 .scope module, "memoria_instrucciones" "memprog" 3 7, 5 3 0, S_0x55feff47cbf0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Datum"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 10 "Address"
L_0x55feff4cc7d0 .functor BUFZ 16, L_0x55feff4cc5b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55feff4c6790_0 .net "Address", 9 0, v0x55feff4c86d0_0;  alias, 1 drivers
v0x55feff4c6890_0 .net "Datum", 15 0, L_0x55feff4cc7d0;  alias, 1 drivers
v0x55feff4c6970 .array "Mem", 1023 0, 15 0;
v0x55feff4c6a10_0 .net *"_s0", 15 0, L_0x55feff4cc5b0;  1 drivers
v0x55feff4c6af0_0 .net *"_s2", 11 0, L_0x55feff4cc650;  1 drivers
L_0x7f6eec4df018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55feff4c6c20_0 .net *"_s5", 1 0, L_0x7f6eec4df018;  1 drivers
v0x55feff4c6d00_0 .net "clk", 0 0, v0x55feff4cbfc0_0;  alias, 1 drivers
L_0x55feff4cc5b0 .array/port v0x55feff4c6970, L_0x55feff4cc650;
L_0x55feff4cc650 .concat [ 10 2 0 0], v0x55feff4c86d0_0, L_0x7f6eec4df018;
S_0x55feff4c6e40 .scope module, "mux_inc" "mux2" 3 9, 6 46 0, S_0x55feff47cbf0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "D0"
    .port_info 2 /INPUT 10 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x55feff4c7010 .param/l "WIDTH" 0 6 46, +C4<00000000000000000000000000001010>;
v0x55feff4c70b0_0 .net "D0", 9 0, L_0x55feff4dd1e0;  alias, 1 drivers
v0x55feff4c7170_0 .net "D1", 9 0, L_0x55feff4cc8e0;  alias, 1 drivers
v0x55feff4c7250_0 .net "Y", 9 0, L_0x55feff4dca50;  alias, 1 drivers
v0x55feff4c7310_0 .net "s", 0 0, v0x55feff4cc150_0;  alias, 1 drivers
L_0x55feff4dca50 .functor MUXZ 10, L_0x55feff4dd1e0, L_0x55feff4cc8e0, v0x55feff4cc150_0, C4<>;
S_0x55feff4c7450 .scope module, "mux_inm" "mux2" 3 22, 6 46 0, S_0x55feff47cbf0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 8 "D0"
    .port_info 2 /INPUT 8 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x55feff4c7620 .param/l "WIDTH" 0 6 46, +C4<00000000000000000000000000001000>;
v0x55feff4c76f0_0 .net "D0", 7 0, v0x55feff4c61e0_0;  alias, 1 drivers
v0x55feff4c7800_0 .net "D1", 7 0, L_0x55feff4dce30;  alias, 1 drivers
v0x55feff4c78c0_0 .net "Y", 7 0, L_0x55feff4dd3d0;  alias, 1 drivers
v0x55feff4c79b0_0 .net "s", 0 0, v0x55feff4cc240_0;  alias, 1 drivers
L_0x55feff4dd3d0 .functor MUXZ 8, v0x55feff4c61e0_0, L_0x55feff4dce30, v0x55feff4cc240_0, C4<>;
S_0x55feff4c7b20 .scope module, "mux_skip" "mux2" 3 8, 6 46 0, S_0x55feff47cbf0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "D0"
    .port_info 2 /INPUT 10 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x55feff4c7d40 .param/l "WIDTH" 0 6 46, +C4<00000000000000000000000000001010>;
L_0x7f6eec4df060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55feff4c7e50_0 .net "D0", 9 0, L_0x7f6eec4df060;  1 drivers
L_0x7f6eec4df0a8 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0x55feff4c7f50_0 .net "D1", 9 0, L_0x7f6eec4df0a8;  1 drivers
v0x55feff4c8030_0 .net "Y", 9 0, L_0x55feff4cc8e0;  alias, 1 drivers
v0x55feff4c8130_0 .net "s", 0 0, v0x55feff4cc330_0;  alias, 1 drivers
L_0x55feff4cc8e0 .functor MUXZ 10, L_0x7f6eec4df060, L_0x7f6eec4df0a8, v0x55feff4cc330_0, C4<>;
S_0x55feff4c8280 .scope module, "program_counter" "registro" 3 6, 6 35 0, S_0x55feff47cbf0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 10 "D"
P_0x55feff4c8450 .param/l "WIDTH" 0 6 35, +C4<00000000000000000000000000001010>;
v0x55feff4c85d0_0 .net "D", 9 0, L_0x55feff4dcbd0;  alias, 1 drivers
v0x55feff4c86d0_0 .var "Q", 9 0;
v0x55feff4c87c0_0 .net "clk", 0 0, v0x55feff4cbfc0_0;  alias, 1 drivers
v0x55feff4c88c0_0 .net "reset", 0 0, v0x55feff4cc060_0;  alias, 1 drivers
E_0x55feff494dc0 .event posedge, v0x55feff4c88c0_0, v0x55feff4c6d00_0;
S_0x55feff4c89d0 .scope module, "regfile1" "regfile" 3 24, 6 4 0, S_0x55feff47cbf0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1"
    .port_info 1 /OUTPUT 8 "RD2"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 4 "RA1"
    .port_info 5 /INPUT 4 "RA2"
    .port_info 6 /INPUT 4 "WA3"
    .port_info 7 /INPUT 8 "WD3"
v0x55feff4c8d00_0 .net "RA1", 3 0, L_0x55feff4dd0f0;  alias, 1 drivers
v0x55feff4c8e00_0 .net "RA2", 3 0, L_0x55feff4dd000;  alias, 1 drivers
v0x55feff4c8ee0_0 .net "RD1", 7 0, L_0x55feff4dd8c0;  alias, 1 drivers
v0x55feff4c8fb0_0 .net "RD2", 7 0, L_0x55feff4ddf70;  alias, 1 drivers
v0x55feff4c9080 .array "RegBank", 15 0, 7 0;
v0x55feff4c9170_0 .net "WA3", 3 0, L_0x55feff4dcf60;  alias, 1 drivers
v0x55feff4c9250_0 .net "WD3", 7 0, L_0x55feff4dd3d0;  alias, 1 drivers
v0x55feff4c9310_0 .net *"_s0", 31 0, L_0x55feff4dd490;  1 drivers
v0x55feff4c93d0_0 .net *"_s10", 5 0, L_0x55feff4dd7d0;  1 drivers
L_0x7f6eec4df180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55feff4c94b0_0 .net *"_s13", 1 0, L_0x7f6eec4df180;  1 drivers
L_0x7f6eec4df1c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55feff4c9590_0 .net/2u *"_s14", 7 0, L_0x7f6eec4df1c8;  1 drivers
v0x55feff4c9670_0 .net *"_s18", 31 0, L_0x55feff4dda50;  1 drivers
L_0x7f6eec4df210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55feff4c9750_0 .net *"_s21", 27 0, L_0x7f6eec4df210;  1 drivers
L_0x7f6eec4df258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55feff4c9830_0 .net/2u *"_s22", 31 0, L_0x7f6eec4df258;  1 drivers
v0x55feff4c9910_0 .net *"_s24", 0 0, L_0x55feff4ddc10;  1 drivers
v0x55feff4c99d0_0 .net *"_s26", 7 0, L_0x55feff4ddd00;  1 drivers
v0x55feff4c9ab0_0 .net *"_s28", 5 0, L_0x55feff4dddf0;  1 drivers
L_0x7f6eec4df0f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55feff4c9b90_0 .net *"_s3", 27 0, L_0x7f6eec4df0f0;  1 drivers
L_0x7f6eec4df2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55feff4c9c70_0 .net *"_s31", 1 0, L_0x7f6eec4df2a0;  1 drivers
L_0x7f6eec4df2e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55feff4c9d50_0 .net/2u *"_s32", 7 0, L_0x7f6eec4df2e8;  1 drivers
L_0x7f6eec4df138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55feff4c9e30_0 .net/2u *"_s4", 31 0, L_0x7f6eec4df138;  1 drivers
v0x55feff4c9f10_0 .net *"_s6", 0 0, L_0x55feff4dd5f0;  1 drivers
v0x55feff4c9fd0_0 .net *"_s8", 7 0, L_0x55feff4dd730;  1 drivers
v0x55feff4ca0b0_0 .net "clk", 0 0, v0x55feff4cbfc0_0;  alias, 1 drivers
v0x55feff4ca150_0 .net "we3", 0 0, v0x55feff4cc420_0;  alias, 1 drivers
E_0x55feff494100 .event posedge, v0x55feff4c6d00_0;
L_0x55feff4dd490 .concat [ 4 28 0 0], L_0x55feff4dd0f0, L_0x7f6eec4df0f0;
L_0x55feff4dd5f0 .cmp/ne 32, L_0x55feff4dd490, L_0x7f6eec4df138;
L_0x55feff4dd730 .array/port v0x55feff4c9080, L_0x55feff4dd7d0;
L_0x55feff4dd7d0 .concat [ 4 2 0 0], L_0x55feff4dd0f0, L_0x7f6eec4df180;
L_0x55feff4dd8c0 .functor MUXZ 8, L_0x7f6eec4df1c8, L_0x55feff4dd730, L_0x55feff4dd5f0, C4<>;
L_0x55feff4dda50 .concat [ 4 28 0 0], L_0x55feff4dd000, L_0x7f6eec4df210;
L_0x55feff4ddc10 .cmp/ne 32, L_0x55feff4dda50, L_0x7f6eec4df258;
L_0x55feff4ddd00 .array/port v0x55feff4c9080, L_0x55feff4dddf0;
L_0x55feff4dddf0 .concat [ 4 2 0 0], L_0x55feff4dd000, L_0x7f6eec4df2a0;
L_0x55feff4ddf70 .functor MUXZ 8, L_0x7f6eec4df2e8, L_0x55feff4ddd00, L_0x55feff4ddc10, C4<>;
S_0x55feff4ca360 .scope module, "sumador_program_counter" "sum" 3 10, 6 28 0, S_0x55feff47cbf0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "A"
    .port_info 2 /INPUT 10 "B"
v0x55feff4ca550_0 .net "A", 9 0, L_0x55feff4dca50;  alias, 1 drivers
v0x55feff4ca630_0 .net "B", 9 0, v0x55feff4c86d0_0;  alias, 1 drivers
v0x55feff4ca720_0 .net "Y", 9 0, L_0x55feff4dcbd0;  alias, 1 drivers
L_0x55feff4dcbd0 .arith/sum 10, L_0x55feff4dca50, v0x55feff4c86d0_0;
    .scope S_0x55feff4c8280;
T_0 ;
    %wait E_0x55feff494dc0;
    %load/vec4 v0x55feff4c88c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55feff4c86d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55feff4c85d0_0;
    %assign/vec4 v0x55feff4c86d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55feff4c6550;
T_1 ;
    %vpi_call 5 11 "$readmemb", "progfile.dat", v0x55feff4c6970 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55feff49f230;
T_2 ;
    %wait E_0x55feff493e60;
    %load/vec4 v0x55feff4c6120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55feff4c61e0_0, 0, 8;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x55feff49f4a0_0;
    %store/vec4 v0x55feff4c61e0_0, 0, 8;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x55feff49f4a0_0;
    %inv;
    %store/vec4 v0x55feff4c61e0_0, 0, 8;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x55feff49f4a0_0;
    %pad/u 9;
    %load/vec4 v0x55feff4c6040_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x55feff4c61e0_0, 0, 8;
    %store/vec4 v0x55feff4c62c0_0, 0, 1;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x55feff49f4a0_0;
    %pad/u 9;
    %load/vec4 v0x55feff4c6040_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0x55feff4c61e0_0, 0, 8;
    %store/vec4 v0x55feff4c62c0_0, 0, 1;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x55feff49f4a0_0;
    %load/vec4 v0x55feff4c6040_0;
    %and;
    %store/vec4 v0x55feff4c61e0_0, 0, 8;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x55feff49f4a0_0;
    %load/vec4 v0x55feff4c6040_0;
    %or;
    %store/vec4 v0x55feff4c61e0_0, 0, 8;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x55feff49f4a0_0;
    %load/vec4 v0x55feff4c6040_0;
    %xor;
    %store/vec4 v0x55feff4c61e0_0, 0, 8;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x55feff49f4a0_0;
    %pad/u 9;
    %inv;
    %pushi/vec4 1, 0, 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x55feff4c61e0_0, 0, 8;
    %store/vec4 v0x55feff4c62c0_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55feff4c61e0_0;
    %or/r;
    %inv;
    %store/vec4 v0x55feff4c63d0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55feff4c89d0;
T_3 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x55feff4c9080 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55feff4c89d0;
T_4 ;
    %wait E_0x55feff494100;
    %load/vec4 v0x55feff4ca150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55feff4c9250_0;
    %load/vec4 v0x55feff4c9170_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55feff4c9080, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55feff47a700;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55feff4cbfc0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55feff4cbfc0_0, 0;
    %delay 2000, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55feff47a700;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55feff4cc060_0, 0;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55feff4cc060_0, 0;
    %delay 200, 0;
    %end;
    .thread T_6;
    .scope S_0x55feff47a700;
T_7 ;
    %vpi_call 2 54 "$monitor", "ALU(%b) we(%b) skip(%b) inc(%b) inm(%b)", v0x55feff4cbcb0_0, v0x55feff4cc420_0, v0x55feff4cc330_0, v0x55feff4cc150_0, v0x55feff4cc240_0 {0 0 0};
    %vpi_call 2 55 "$dumpfile", "micro_tb.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars" {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55feff4cbcb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55feff4cc240_0, 0, 1;
    %delay 4000, 0;
    %vpi_call 2 208 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "memprog.v";
    "componentes.v";
