{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 21:56:43 2011 " "Info: Processing started: Wed Apr 06 21:56:43 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ripple_8 -c ripple_8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ripple_8 -c ripple_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bruno documentos/documents/unicamp/7 semestre/mc613/lib_mc613_grupo1.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /bruno documentos/documents/unicamp/7 semestre/mc613/lib_mc613_grupo1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lib_mc613_grupo1 " "Info: Found design unit 1: lib_mc613_grupo1" {  } { { "../../lib_mc613_grupo1.vhd" "" { Text "C:/Bruno Documentos/Documents/UNICAMP/7 Semestre/MC613/lib_mc613_grupo1.vhd" 3 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ripple_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_8-ripple " "Info: Found design unit 1: ripple_8-ripple" {  } { { "ripple_8.vhd" "" { Text "C:/Bruno Documentos/Documents/UNICAMP/7 Semestre/MC613/Lab4/Q01e/ripple_8.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ripple_8 " "Info: Found entity 1: ripple_8" {  } { { "ripple_8.vhd" "" { Text "C:/Bruno Documentos/Documents/UNICAMP/7 Semestre/MC613/Lab4/Q01e/ripple_8.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ripple_8 " "Info: Elaborating entity \"ripple_8\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/bruno documentos/documents/unicamp/7 semestre/mc613/ripple_carry_4.vhd 2 1 " "Warning: Using design file /bruno documentos/documents/unicamp/7 semestre/mc613/ripple_carry_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_4-ripple " "Info: Found design unit 1: ripple_carry_4-ripple" {  } { { "ripple_carry_4.vhd" "" { Text "C:/Bruno Documentos/Documents/UNICAMP/7 Semestre/MC613/ripple_carry_4.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_4 " "Info: Found entity 1: ripple_carry_4" {  } { { "ripple_carry_4.vhd" "" { Text "C:/Bruno Documentos/Documents/UNICAMP/7 Semestre/MC613/ripple_carry_4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_4 ripple_carry_4:ripple8 " "Info: Elaborating entity \"ripple_carry_4\" for hierarchy \"ripple_carry_4:ripple8\"" {  } { { "ripple_8.vhd" "ripple8" { Text "C:/Bruno Documentos/Documents/UNICAMP/7 Semestre/MC613/Lab4/Q01e/ripple_8.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/bruno documentos/documents/unicamp/7 semestre/mc613/full_adder.vhd 2 1 " "Warning: Using design file /bruno documentos/documents/unicamp/7 semestre/mc613/full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-adder " "Info: Found design unit 1: full_adder-adder" {  } { { "full_adder.vhd" "" { Text "C:/Bruno Documentos/Documents/UNICAMP/7 Semestre/MC613/full_adder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Info: Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Bruno Documentos/Documents/UNICAMP/7 Semestre/MC613/full_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ripple_carry_4:ripple8\|full_adder:\\adders:0:fulladders " "Info: Elaborating entity \"full_adder\" for hierarchy \"ripple_carry_4:ripple8\|full_adder:\\adders:0:fulladders\"" {  } { { "ripple_carry_4.vhd" "\\adders:0:fulladders" { Text "C:/Bruno Documentos/Documents/UNICAMP/7 Semestre/MC613/ripple_carry_4.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Info: Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Info: Implemented 19 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 21:56:54 2011 " "Info: Processing ended: Wed Apr 06 21:56:54 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
