--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_50
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DQ<0>       |    4.250(R)|      SLOW  |   -2.332(R)|      FAST  |clk_100ld         |   0.000|
DQ<1>       |    4.757(R)|      SLOW  |   -2.624(R)|      FAST  |clk_100ld         |   0.000|
DQ<2>       |    4.624(R)|      SLOW  |   -2.549(R)|      FAST  |clk_100ld         |   0.000|
DQ<3>       |    4.231(R)|      SLOW  |   -2.230(R)|      FAST  |clk_100ld         |   0.000|
DQ<4>       |    4.262(R)|      SLOW  |   -2.269(R)|      FAST  |clk_100ld         |   0.000|
DQ<5>       |    4.079(R)|      SLOW  |   -2.140(R)|      FAST  |clk_100ld         |   0.000|
DQ<6>       |    4.255(R)|      SLOW  |   -2.229(R)|      FAST  |clk_100ld         |   0.000|
DQ<7>       |    3.872(R)|      SLOW  |   -1.928(R)|      FAST  |clk_100ld         |   0.000|
DQ<8>       |    3.425(R)|      SLOW  |   -1.824(R)|      FAST  |clk_100ld         |   0.000|
DQ<9>       |    3.485(R)|      SLOW  |   -1.884(R)|      FAST  |clk_100ld         |   0.000|
DQ<10>      |    3.664(R)|      SLOW  |   -2.014(R)|      FAST  |clk_100ld         |   0.000|
DQ<11>      |    4.017(R)|      SLOW  |   -2.184(R)|      FAST  |clk_100ld         |   0.000|
DQ<12>      |    4.222(R)|      SLOW  |   -2.293(R)|      FAST  |clk_100ld         |   0.000|
DQ<13>      |    4.566(R)|      SLOW  |   -2.547(R)|      FAST  |clk_100ld         |   0.000|
DQ<14>      |    3.344(R)|      SLOW  |   -1.771(R)|      FAST  |clk_100ld         |   0.000|
DQ<15>      |    3.619(R)|      SLOW  |   -1.937(R)|      FAST  |clk_100ld         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_50 to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
CAS_N           |         7.935(R)|      SLOW  |         5.097(R)|      FAST  |clk_100ld         |   0.000|
DQ<0>           |         8.878(R)|      SLOW  |         4.196(R)|      FAST  |clk_100ld         |   0.000|
DQ<1>           |         9.332(R)|      SLOW  |         4.413(R)|      FAST  |clk_100ld         |   0.000|
DQ<2>           |         9.437(R)|      SLOW  |         4.413(R)|      FAST  |clk_100ld         |   0.000|
DQ<3>           |         9.284(R)|      SLOW  |         5.641(R)|      FAST  |clk_100ld         |   0.000|
DQ<4>           |         9.396(R)|      SLOW  |         5.641(R)|      FAST  |clk_100ld         |   0.000|
DQ<5>           |         9.790(R)|      SLOW  |         6.293(R)|      FAST  |clk_100ld         |   0.000|
DQ<6>           |         9.526(R)|      SLOW  |         6.035(R)|      FAST  |clk_100ld         |   0.000|
DQ<7>           |        10.395(R)|      SLOW  |         5.363(R)|      FAST  |clk_100ld         |   0.000|
DQ<8>           |         9.598(R)|      SLOW  |         4.323(R)|      FAST  |clk_100ld         |   0.000|
DQ<9>           |         9.760(R)|      SLOW  |         4.445(R)|      FAST  |clk_100ld         |   0.000|
DQ<10>          |         9.742(R)|      SLOW  |         4.445(R)|      FAST  |clk_100ld         |   0.000|
DQ<11>          |        10.610(R)|      SLOW  |         5.179(R)|      FAST  |clk_100ld         |   0.000|
DQ<12>          |        10.610(R)|      SLOW  |         5.296(R)|      FAST  |clk_100ld         |   0.000|
DQ<13>          |        10.818(R)|      SLOW  |         5.296(R)|      FAST  |clk_100ld         |   0.000|
DQ<14>          |         9.780(R)|      SLOW  |         4.556(R)|      FAST  |clk_100ld         |   0.000|
DQ<15>          |         9.969(R)|      SLOW  |         4.556(R)|      FAST  |clk_100ld         |   0.000|
DRAM_CLK        |         4.698(R)|      SLOW  |         2.940(R)|      FAST  |clk_sdram         |   0.000|
                |         4.678(F)|      SLOW  |         2.946(F)|      FAST  |clk_sdram         |   0.000|
LDQM            |         7.669(R)|      SLOW  |         4.878(R)|      FAST  |clk_100ld         |   0.000|
LED<0>          |         7.116(R)|      SLOW  |         4.473(R)|      FAST  |clock_50M         |   0.000|
LED<1>          |         7.651(R)|      SLOW  |         4.723(R)|      FAST  |clock_50M         |   0.000|
LED<2>          |         6.130(R)|      SLOW  |         3.873(R)|      FAST  |clock_50M         |   0.000|
LED<6>          |         6.666(R)|      SLOW  |         4.150(R)|      FAST  |clock_50M         |   0.000|
LED<7>          |         6.359(R)|      SLOW  |         4.046(R)|      FAST  |clock_50M         |   0.000|
RAS_N           |         7.478(R)|      SLOW  |         4.809(R)|      FAST  |clk_100ld         |   0.000|
SA<0>           |         7.344(R)|      SLOW  |         4.739(R)|      FAST  |clk_100ld         |   0.000|
SA<1>           |         7.403(R)|      SLOW  |         4.803(R)|      FAST  |clk_100ld         |   0.000|
SA<2>           |         7.042(R)|      SLOW  |         4.577(R)|      FAST  |clk_100ld         |   0.000|
SA<3>           |         7.053(R)|      SLOW  |         4.570(R)|      FAST  |clk_100ld         |   0.000|
SA<4>           |         6.723(R)|      SLOW  |         4.341(R)|      FAST  |clk_100ld         |   0.000|
SA<5>           |         6.974(R)|      SLOW  |         4.524(R)|      FAST  |clk_100ld         |   0.000|
SA<6>           |         6.974(R)|      SLOW  |         4.524(R)|      FAST  |clk_100ld         |   0.000|
SA<7>           |         6.865(R)|      SLOW  |         4.453(R)|      FAST  |clk_100ld         |   0.000|
SA<8>           |         6.545(R)|      SLOW  |         4.255(R)|      FAST  |clk_100ld         |   0.000|
SA<9>           |         6.505(R)|      SLOW  |         4.221(R)|      FAST  |clk_100ld         |   0.000|
SA<10>          |         7.527(R)|      SLOW  |         4.861(R)|      FAST  |clk_100ld         |   0.000|
SA<11>          |         6.665(R)|      SLOW  |         4.317(R)|      FAST  |clk_100ld         |   0.000|
SCK             |         7.632(R)|      SLOW  |         4.623(R)|      FAST  |clock_45M         |   0.000|
TMDS_CLOCK_N    |         6.051(R)|      SLOW  |         3.586(R)|      FAST  |clock_50M         |   0.000|
TMDS_CLOCK_P    |         6.009(R)|      SLOW  |         3.570(R)|      FAST  |clock_50M         |   0.000|
TMDS_NEGTIVE<0> |         6.332(R)|      SLOW  |         3.788(R)|      FAST  |clock_250M        |   0.000|
TMDS_NEGTIVE<1> |         6.585(R)|      SLOW  |         3.913(R)|      FAST  |clock_250M        |   0.000|
TMDS_NEGTIVE<2> |         5.954(R)|      SLOW  |         3.540(R)|      FAST  |clock_250M        |   0.000|
TMDS_POSITIVE<0>|         6.290(R)|      SLOW  |         3.772(R)|      FAST  |clock_250M        |   0.000|
TMDS_POSITIVE<1>|         6.543(R)|      SLOW  |         3.897(R)|      FAST  |clock_250M        |   0.000|
TMDS_POSITIVE<2>|         5.912(R)|      SLOW  |         3.524(R)|      FAST  |clock_250M        |   0.000|
UDQM            |         7.348(R)|      SLOW  |         4.787(R)|      FAST  |clk_100ld         |   0.000|
WE_N            |         7.746(R)|      SLOW  |         4.961(R)|      FAST  |clk_100ld         |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50       |    4.687|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 04 16:52:06 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 268 MB



