
DMA_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a04c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e8  0800a1f0  0800a1f0  0001a1f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a9d8  0800a9d8  0002024c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a9d8  0800a9d8  0001a9d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a9e0  0800a9e0  0002024c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a9e0  0800a9e0  0001a9e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a9e4  0800a9e4  0001a9e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  0800a9e8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  2000024c  0800ac34  0002024c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  0800ac34  00020504  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002024c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001371b  00000000  00000000  0002027c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002941  00000000  00000000  00033997  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f00  00000000  00000000  000362d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000df8  00000000  00000000  000371d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019470  00000000  00000000  00037fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001309c  00000000  00000000  00051440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c816  00000000  00000000  000644dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00100cf2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054fc  00000000  00000000  00100d48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000024c 	.word	0x2000024c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a1d4 	.word	0x0800a1d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000250 	.word	0x20000250
 80001dc:	0800a1d4 	.word	0x0800a1d4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2iz>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b64:	d215      	bcs.n	8000b92 <__aeabi_d2iz+0x36>
 8000b66:	d511      	bpl.n	8000b8c <__aeabi_d2iz+0x30>
 8000b68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d912      	bls.n	8000b98 <__aeabi_d2iz+0x3c>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	4770      	bx	lr
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b96:	d105      	bne.n	8000ba4 <__aeabi_d2iz+0x48>
 8000b98:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	bf08      	it	eq
 8000b9e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_d2uiz>:
 8000bac:	004a      	lsls	r2, r1, #1
 8000bae:	d211      	bcs.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb4:	d211      	bcs.n	8000bda <__aeabi_d2uiz+0x2e>
 8000bb6:	d50d      	bpl.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bbc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc0:	d40e      	bmi.n	8000be0 <__aeabi_d2uiz+0x34>
 8000bc2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bde:	d102      	bne.n	8000be6 <__aeabi_d2uiz+0x3a>
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be4:	4770      	bx	lr
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	4770      	bx	lr

08000bec <__aeabi_d2f>:
 8000bec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf4:	bf24      	itt	cs
 8000bf6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bfa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfe:	d90d      	bls.n	8000c1c <__aeabi_d2f+0x30>
 8000c00:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c04:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c08:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c0c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c10:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c14:	bf08      	it	eq
 8000c16:	f020 0001 	biceq.w	r0, r0, #1
 8000c1a:	4770      	bx	lr
 8000c1c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c20:	d121      	bne.n	8000c66 <__aeabi_d2f+0x7a>
 8000c22:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c26:	bfbc      	itt	lt
 8000c28:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	4770      	bxlt	lr
 8000c2e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c32:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c36:	f1c2 0218 	rsb	r2, r2, #24
 8000c3a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c42:	fa20 f002 	lsr.w	r0, r0, r2
 8000c46:	bf18      	it	ne
 8000c48:	f040 0001 	orrne.w	r0, r0, #1
 8000c4c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c54:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c58:	ea40 000c 	orr.w	r0, r0, ip
 8000c5c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c64:	e7cc      	b.n	8000c00 <__aeabi_d2f+0x14>
 8000c66:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6a:	d107      	bne.n	8000c7c <__aeabi_d2f+0x90>
 8000c6c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c70:	bf1e      	ittt	ne
 8000c72:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c76:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c7a:	4770      	bxne	lr
 8000c7c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c80:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop

08000c8c <__aeabi_ldivmod>:
 8000c8c:	b97b      	cbnz	r3, 8000cae <__aeabi_ldivmod+0x22>
 8000c8e:	b972      	cbnz	r2, 8000cae <__aeabi_ldivmod+0x22>
 8000c90:	2900      	cmp	r1, #0
 8000c92:	bfbe      	ittt	lt
 8000c94:	2000      	movlt	r0, #0
 8000c96:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c9a:	e006      	blt.n	8000caa <__aeabi_ldivmod+0x1e>
 8000c9c:	bf08      	it	eq
 8000c9e:	2800      	cmpeq	r0, #0
 8000ca0:	bf1c      	itt	ne
 8000ca2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ca6:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000caa:	f000 b9b9 	b.w	8001020 <__aeabi_idiv0>
 8000cae:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb6:	2900      	cmp	r1, #0
 8000cb8:	db09      	blt.n	8000cce <__aeabi_ldivmod+0x42>
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	db1a      	blt.n	8000cf4 <__aeabi_ldivmod+0x68>
 8000cbe:	f000 f84d 	bl	8000d5c <__udivmoddi4>
 8000cc2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cca:	b004      	add	sp, #16
 8000ccc:	4770      	bx	lr
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	db1b      	blt.n	8000d10 <__aeabi_ldivmod+0x84>
 8000cd8:	f000 f840 	bl	8000d5c <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4240      	negs	r0, r0
 8000ce8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cec:	4252      	negs	r2, r2
 8000cee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf2:	4770      	bx	lr
 8000cf4:	4252      	negs	r2, r2
 8000cf6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cfa:	f000 f82f 	bl	8000d5c <__udivmoddi4>
 8000cfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d06:	b004      	add	sp, #16
 8000d08:	4240      	negs	r0, r0
 8000d0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0e:	4770      	bx	lr
 8000d10:	4252      	negs	r2, r2
 8000d12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d16:	f000 f821 	bl	8000d5c <__udivmoddi4>
 8000d1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d22:	b004      	add	sp, #16
 8000d24:	4252      	negs	r2, r2
 8000d26:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2a:	4770      	bx	lr

08000d2c <__aeabi_uldivmod>:
 8000d2c:	b953      	cbnz	r3, 8000d44 <__aeabi_uldivmod+0x18>
 8000d2e:	b94a      	cbnz	r2, 8000d44 <__aeabi_uldivmod+0x18>
 8000d30:	2900      	cmp	r1, #0
 8000d32:	bf08      	it	eq
 8000d34:	2800      	cmpeq	r0, #0
 8000d36:	bf1c      	itt	ne
 8000d38:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d3c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d40:	f000 b96e 	b.w	8001020 <__aeabi_idiv0>
 8000d44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d4c:	f000 f806 	bl	8000d5c <__udivmoddi4>
 8000d50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d58:	b004      	add	sp, #16
 8000d5a:	4770      	bx	lr

08000d5c <__udivmoddi4>:
 8000d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d60:	9d08      	ldr	r5, [sp, #32]
 8000d62:	4604      	mov	r4, r0
 8000d64:	468c      	mov	ip, r1
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	f040 8083 	bne.w	8000e72 <__udivmoddi4+0x116>
 8000d6c:	428a      	cmp	r2, r1
 8000d6e:	4617      	mov	r7, r2
 8000d70:	d947      	bls.n	8000e02 <__udivmoddi4+0xa6>
 8000d72:	fab2 f282 	clz	r2, r2
 8000d76:	b142      	cbz	r2, 8000d8a <__udivmoddi4+0x2e>
 8000d78:	f1c2 0020 	rsb	r0, r2, #32
 8000d7c:	fa24 f000 	lsr.w	r0, r4, r0
 8000d80:	4091      	lsls	r1, r2
 8000d82:	4097      	lsls	r7, r2
 8000d84:	ea40 0c01 	orr.w	ip, r0, r1
 8000d88:	4094      	lsls	r4, r2
 8000d8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d8e:	0c23      	lsrs	r3, r4, #16
 8000d90:	fbbc f6f8 	udiv	r6, ip, r8
 8000d94:	fa1f fe87 	uxth.w	lr, r7
 8000d98:	fb08 c116 	mls	r1, r8, r6, ip
 8000d9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da0:	fb06 f10e 	mul.w	r1, r6, lr
 8000da4:	4299      	cmp	r1, r3
 8000da6:	d909      	bls.n	8000dbc <__udivmoddi4+0x60>
 8000da8:	18fb      	adds	r3, r7, r3
 8000daa:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000dae:	f080 8119 	bcs.w	8000fe4 <__udivmoddi4+0x288>
 8000db2:	4299      	cmp	r1, r3
 8000db4:	f240 8116 	bls.w	8000fe4 <__udivmoddi4+0x288>
 8000db8:	3e02      	subs	r6, #2
 8000dba:	443b      	add	r3, r7
 8000dbc:	1a5b      	subs	r3, r3, r1
 8000dbe:	b2a4      	uxth	r4, r4
 8000dc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dcc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd0:	45a6      	cmp	lr, r4
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x8c>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dda:	f080 8105 	bcs.w	8000fe8 <__udivmoddi4+0x28c>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f240 8102 	bls.w	8000fe8 <__udivmoddi4+0x28c>
 8000de4:	3802      	subs	r0, #2
 8000de6:	443c      	add	r4, r7
 8000de8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dec:	eba4 040e 	sub.w	r4, r4, lr
 8000df0:	2600      	movs	r6, #0
 8000df2:	b11d      	cbz	r5, 8000dfc <__udivmoddi4+0xa0>
 8000df4:	40d4      	lsrs	r4, r2
 8000df6:	2300      	movs	r3, #0
 8000df8:	e9c5 4300 	strd	r4, r3, [r5]
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	b902      	cbnz	r2, 8000e06 <__udivmoddi4+0xaa>
 8000e04:	deff      	udf	#255	; 0xff
 8000e06:	fab2 f282 	clz	r2, r2
 8000e0a:	2a00      	cmp	r2, #0
 8000e0c:	d150      	bne.n	8000eb0 <__udivmoddi4+0x154>
 8000e0e:	1bcb      	subs	r3, r1, r7
 8000e10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e14:	fa1f f887 	uxth.w	r8, r7
 8000e18:	2601      	movs	r6, #1
 8000e1a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e1e:	0c21      	lsrs	r1, r4, #16
 8000e20:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e28:	fb08 f30c 	mul.w	r3, r8, ip
 8000e2c:	428b      	cmp	r3, r1
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0xe4>
 8000e30:	1879      	adds	r1, r7, r1
 8000e32:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0xe2>
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	f200 80e9 	bhi.w	8001010 <__udivmoddi4+0x2b4>
 8000e3e:	4684      	mov	ip, r0
 8000e40:	1ac9      	subs	r1, r1, r3
 8000e42:	b2a3      	uxth	r3, r4
 8000e44:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e48:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e4c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e50:	fb08 f800 	mul.w	r8, r8, r0
 8000e54:	45a0      	cmp	r8, r4
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x10c>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x10a>
 8000e60:	45a0      	cmp	r8, r4
 8000e62:	f200 80d9 	bhi.w	8001018 <__udivmoddi4+0x2bc>
 8000e66:	4618      	mov	r0, r3
 8000e68:	eba4 0408 	sub.w	r4, r4, r8
 8000e6c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e70:	e7bf      	b.n	8000df2 <__udivmoddi4+0x96>
 8000e72:	428b      	cmp	r3, r1
 8000e74:	d909      	bls.n	8000e8a <__udivmoddi4+0x12e>
 8000e76:	2d00      	cmp	r5, #0
 8000e78:	f000 80b1 	beq.w	8000fde <__udivmoddi4+0x282>
 8000e7c:	2600      	movs	r6, #0
 8000e7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000e82:	4630      	mov	r0, r6
 8000e84:	4631      	mov	r1, r6
 8000e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8a:	fab3 f683 	clz	r6, r3
 8000e8e:	2e00      	cmp	r6, #0
 8000e90:	d14a      	bne.n	8000f28 <__udivmoddi4+0x1cc>
 8000e92:	428b      	cmp	r3, r1
 8000e94:	d302      	bcc.n	8000e9c <__udivmoddi4+0x140>
 8000e96:	4282      	cmp	r2, r0
 8000e98:	f200 80b8 	bhi.w	800100c <__udivmoddi4+0x2b0>
 8000e9c:	1a84      	subs	r4, r0, r2
 8000e9e:	eb61 0103 	sbc.w	r1, r1, r3
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	468c      	mov	ip, r1
 8000ea6:	2d00      	cmp	r5, #0
 8000ea8:	d0a8      	beq.n	8000dfc <__udivmoddi4+0xa0>
 8000eaa:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0xa0>
 8000eb0:	f1c2 0320 	rsb	r3, r2, #32
 8000eb4:	fa20 f603 	lsr.w	r6, r0, r3
 8000eb8:	4097      	lsls	r7, r2
 8000eba:	fa01 f002 	lsl.w	r0, r1, r2
 8000ebe:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec2:	40d9      	lsrs	r1, r3
 8000ec4:	4330      	orrs	r0, r6
 8000ec6:	0c03      	lsrs	r3, r0, #16
 8000ec8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ecc:	fa1f f887 	uxth.w	r8, r7
 8000ed0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ed4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ed8:	fb06 f108 	mul.w	r1, r6, r8
 8000edc:	4299      	cmp	r1, r3
 8000ede:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee2:	d909      	bls.n	8000ef8 <__udivmoddi4+0x19c>
 8000ee4:	18fb      	adds	r3, r7, r3
 8000ee6:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000eea:	f080 808d 	bcs.w	8001008 <__udivmoddi4+0x2ac>
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	f240 808a 	bls.w	8001008 <__udivmoddi4+0x2ac>
 8000ef4:	3e02      	subs	r6, #2
 8000ef6:	443b      	add	r3, r7
 8000ef8:	1a5b      	subs	r3, r3, r1
 8000efa:	b281      	uxth	r1, r0
 8000efc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f00:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f08:	fb00 f308 	mul.w	r3, r0, r8
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	d907      	bls.n	8000f20 <__udivmoddi4+0x1c4>
 8000f10:	1879      	adds	r1, r7, r1
 8000f12:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f16:	d273      	bcs.n	8001000 <__udivmoddi4+0x2a4>
 8000f18:	428b      	cmp	r3, r1
 8000f1a:	d971      	bls.n	8001000 <__udivmoddi4+0x2a4>
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	4439      	add	r1, r7
 8000f20:	1acb      	subs	r3, r1, r3
 8000f22:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f26:	e778      	b.n	8000e1a <__udivmoddi4+0xbe>
 8000f28:	f1c6 0c20 	rsb	ip, r6, #32
 8000f2c:	fa03 f406 	lsl.w	r4, r3, r6
 8000f30:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f34:	431c      	orrs	r4, r3
 8000f36:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000f3e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f42:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f46:	431f      	orrs	r7, r3
 8000f48:	0c3b      	lsrs	r3, r7, #16
 8000f4a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4e:	fa1f f884 	uxth.w	r8, r4
 8000f52:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f56:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f5a:	fb09 fa08 	mul.w	sl, r9, r8
 8000f5e:	458a      	cmp	sl, r1
 8000f60:	fa02 f206 	lsl.w	r2, r2, r6
 8000f64:	fa00 f306 	lsl.w	r3, r0, r6
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x220>
 8000f6a:	1861      	adds	r1, r4, r1
 8000f6c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f70:	d248      	bcs.n	8001004 <__udivmoddi4+0x2a8>
 8000f72:	458a      	cmp	sl, r1
 8000f74:	d946      	bls.n	8001004 <__udivmoddi4+0x2a8>
 8000f76:	f1a9 0902 	sub.w	r9, r9, #2
 8000f7a:	4421      	add	r1, r4
 8000f7c:	eba1 010a 	sub.w	r1, r1, sl
 8000f80:	b2bf      	uxth	r7, r7
 8000f82:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f86:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f8a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f8e:	fb00 f808 	mul.w	r8, r0, r8
 8000f92:	45b8      	cmp	r8, r7
 8000f94:	d907      	bls.n	8000fa6 <__udivmoddi4+0x24a>
 8000f96:	19e7      	adds	r7, r4, r7
 8000f98:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f9c:	d22e      	bcs.n	8000ffc <__udivmoddi4+0x2a0>
 8000f9e:	45b8      	cmp	r8, r7
 8000fa0:	d92c      	bls.n	8000ffc <__udivmoddi4+0x2a0>
 8000fa2:	3802      	subs	r0, #2
 8000fa4:	4427      	add	r7, r4
 8000fa6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000faa:	eba7 0708 	sub.w	r7, r7, r8
 8000fae:	fba0 8902 	umull	r8, r9, r0, r2
 8000fb2:	454f      	cmp	r7, r9
 8000fb4:	46c6      	mov	lr, r8
 8000fb6:	4649      	mov	r1, r9
 8000fb8:	d31a      	bcc.n	8000ff0 <__udivmoddi4+0x294>
 8000fba:	d017      	beq.n	8000fec <__udivmoddi4+0x290>
 8000fbc:	b15d      	cbz	r5, 8000fd6 <__udivmoddi4+0x27a>
 8000fbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000fc2:	eb67 0701 	sbc.w	r7, r7, r1
 8000fc6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fca:	40f2      	lsrs	r2, r6
 8000fcc:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd0:	40f7      	lsrs	r7, r6
 8000fd2:	e9c5 2700 	strd	r2, r7, [r5]
 8000fd6:	2600      	movs	r6, #0
 8000fd8:	4631      	mov	r1, r6
 8000fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fde:	462e      	mov	r6, r5
 8000fe0:	4628      	mov	r0, r5
 8000fe2:	e70b      	b.n	8000dfc <__udivmoddi4+0xa0>
 8000fe4:	4606      	mov	r6, r0
 8000fe6:	e6e9      	b.n	8000dbc <__udivmoddi4+0x60>
 8000fe8:	4618      	mov	r0, r3
 8000fea:	e6fd      	b.n	8000de8 <__udivmoddi4+0x8c>
 8000fec:	4543      	cmp	r3, r8
 8000fee:	d2e5      	bcs.n	8000fbc <__udivmoddi4+0x260>
 8000ff0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ff4:	eb69 0104 	sbc.w	r1, r9, r4
 8000ff8:	3801      	subs	r0, #1
 8000ffa:	e7df      	b.n	8000fbc <__udivmoddi4+0x260>
 8000ffc:	4608      	mov	r0, r1
 8000ffe:	e7d2      	b.n	8000fa6 <__udivmoddi4+0x24a>
 8001000:	4660      	mov	r0, ip
 8001002:	e78d      	b.n	8000f20 <__udivmoddi4+0x1c4>
 8001004:	4681      	mov	r9, r0
 8001006:	e7b9      	b.n	8000f7c <__udivmoddi4+0x220>
 8001008:	4666      	mov	r6, ip
 800100a:	e775      	b.n	8000ef8 <__udivmoddi4+0x19c>
 800100c:	4630      	mov	r0, r6
 800100e:	e74a      	b.n	8000ea6 <__udivmoddi4+0x14a>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	4439      	add	r1, r7
 8001016:	e713      	b.n	8000e40 <__udivmoddi4+0xe4>
 8001018:	3802      	subs	r0, #2
 800101a:	443c      	add	r4, r7
 800101c:	e724      	b.n	8000e68 <__udivmoddi4+0x10c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <_WAsys_default_stdout_logging_cb_func>:
 * @param arg_buff the message need to be printed
 * @param arg_len size of message(arg_buff) length
 * @see WAsys_logging_init_default
 */
static void _WAsys_default_stdout_logging_cb_func(char *arg_buff,
		size_t arg_len) {
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	6039      	str	r1, [r7, #0]
	size_t _a;
	for (_a = 0; _a < arg_len; _a++) {
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	e00f      	b.n	8001054 <_WAsys_default_stdout_logging_cb_func+0x30>
		putchar(arg_buff[_a]);
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	4413      	add	r3, r2
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	4618      	mov	r0, r3
 800103e:	f005 fb07 	bl	8006650 <putchar>
		fflush(stdout);
 8001042:	4b09      	ldr	r3, [pc, #36]	; (8001068 <_WAsys_default_stdout_logging_cb_func+0x44>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	4618      	mov	r0, r3
 800104a:	f004 fff9 	bl	8006040 <fflush>
	for (_a = 0; _a < arg_len; _a++) {
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	3301      	adds	r3, #1
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fa      	ldr	r2, [r7, #12]
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	429a      	cmp	r2, r3
 800105a:	d3eb      	bcc.n	8001034 <_WAsys_default_stdout_logging_cb_func+0x10>
	}
}
 800105c:	bf00      	nop
 800105e:	bf00      	nop
 8001060:	3710      	adds	r7, #16
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	2000001c 	.word	0x2000001c

0800106c <_WAsys_default_system_timestamp_func>:

/**
 * @brief Default system timestamp func. Calls time() funcs(if lib thinks it might be available) or zero
 * @see WAsys_logging_init_default
 */
static time_t _WAsys_default_system_timestamp_func(void) {
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0

	/*when time() func is possibly available*/
#ifdef _WAsys_TIME_FUNC_MAYBE_DEFINED
	time(&_ts);
#else
	_ts = 0;
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	e9c7 2300 	strd	r2, r3, [r7]
#endif
	return (time_t) _ts;
 800107e:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8001082:	4610      	mov	r0, r2
 8001084:	4619      	mov	r1, r3
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <_WAsys_print_timestamp>:
/**
 * @brief Format and prints out the current timestamp on associated lib's conf out cb
 * @param timestamp need to be formatted and printed
 * @see WAsys_logging_init_default
 */
static void _WAsys_print_timestamp(time_t arg_ts) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b08a      	sub	sp, #40	; 0x28
 8001094:	af00      	add	r7, sp, #0
 8001096:	e9c7 0100 	strd	r0, r1, [r7]

	/*to hold a datetime not scalar*/
	struct tm *_tst;

	/*filling the datetime struct*/
	_tst = localtime(&arg_ts);
 800109a:	463b      	mov	r3, r7
 800109c:	4618      	mov	r0, r3
 800109e:	f005 f8fb 	bl	8006298 <localtime>
 80010a2:	6278      	str	r0, [r7, #36]	; 0x24

	/*A local var, to hold the printed datetime*/
	char _msg[WAsys_TIMESTAMP_DATE_FORMAT_LEN];

	/*print the result on msg*/
	strftime(_msg, WAsys_TIMESTAMP_DATE_FORMAT_LEN, WAsys_TIMESTAMP_DATE_FORMAT,
 80010a4:	f107 000c 	add.w	r0, r7, #12
 80010a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010aa:	4a07      	ldr	r2, [pc, #28]	; (80010c8 <_WAsys_print_timestamp+0x38>)
 80010ac:	2115      	movs	r1, #21
 80010ae:	f006 f88d 	bl	80071cc <strftime>
			_tst);

	/*calling the associated callback func to printout the timestamp*/
	_logging.callback_func(_msg,
 80010b2:	4b06      	ldr	r3, [pc, #24]	; (80010cc <_WAsys_print_timestamp+0x3c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f107 020c 	add.w	r2, r7, #12
 80010ba:	2114      	movs	r1, #20
 80010bc:	4610      	mov	r0, r2
 80010be:	4798      	blx	r3
	WAsys_TIMESTAMP_DATE_FORMAT_LEN - 1 /*-1 for avoiding sending NIL*/);

}
 80010c0:	bf00      	nop
 80010c2:	3728      	adds	r7, #40	; 0x28
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	0800a1f0 	.word	0x0800a1f0
 80010cc:	20000328 	.word	0x20000328

080010d0 <_WAsys_log_br>:
 * @see WAsys_NULL_ARGUMENT_LOGGING
 * @see WAsys_log_bytea_hex
 * @see log_bytea
 */
static void _WAsys_log_br(char *arg_msg, uint8_t arg_br,
		uint8_t arg_can_include_ts) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	460b      	mov	r3, r1
 80010da:	70fb      	strb	r3, [r7, #3]
 80010dc:	4613      	mov	r3, r2
 80010de:	70bb      	strb	r3, [r7, #2]

	/*when lib has not initialized yet, then do nothing*/
	if (_WAsys_logging_lib_initialized == 0) {
 80010e0:	4b16      	ldr	r3, [pc, #88]	; (800113c <_WAsys_log_br+0x6c>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d024      	beq.n	8001132 <_WAsys_log_br+0x62>
		return;
	}

	if (_logging.including_timestamp && arg_can_include_ts) {
 80010e8:	4b15      	ldr	r3, [pc, #84]	; (8001140 <_WAsys_log_br+0x70>)
 80010ea:	7a1b      	ldrb	r3, [r3, #8]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d004      	beq.n	80010fa <_WAsys_log_br+0x2a>
 80010f0:	78bb      	ldrb	r3, [r7, #2]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <_WAsys_log_br+0x2a>
		WAsys_log_ts();
 80010f6:	f000 f885 	bl	8001204 <WAsys_log_ts>
	}

	char *_log_msg;
	/*using WAsys_NULL_ARGUMENT_LOGGING when given arg is a NULL ptr*/
	if (arg_msg != NULL) {
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d002      	beq.n	8001106 <_WAsys_log_br+0x36>
		_log_msg = arg_msg;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	e001      	b.n	800110a <_WAsys_log_br+0x3a>
	} else {
		_log_msg = WAsys_NULL_ARGUMENT_LOGGING;
 8001106:	4b0f      	ldr	r3, [pc, #60]	; (8001144 <_WAsys_log_br+0x74>)
 8001108:	60fb      	str	r3, [r7, #12]
	}

	/*calculating the size of given log msg*/
	size_t _log_msg_len = strlen(_log_msg);
 800110a:	68f8      	ldr	r0, [r7, #12]
 800110c:	f7ff f868 	bl	80001e0 <strlen>
 8001110:	60b8      	str	r0, [r7, #8]

	/*calling for calling cb func for logging*/
	_logging.callback_func(_log_msg, _log_msg_len);
 8001112:	4b0b      	ldr	r3, [pc, #44]	; (8001140 <_WAsys_log_br+0x70>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	68b9      	ldr	r1, [r7, #8]
 8001118:	68f8      	ldr	r0, [r7, #12]
 800111a:	4798      	blx	r3
	if (arg_br) {
 800111c:	78fb      	ldrb	r3, [r7, #3]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d008      	beq.n	8001134 <_WAsys_log_br+0x64>
		static char _lf[1] = { '\n' };
		static size_t _lf_len = sizeof(_lf);
		_logging.callback_func(_lf, _lf_len);
 8001122:	4b07      	ldr	r3, [pc, #28]	; (8001140 <_WAsys_log_br+0x70>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4a08      	ldr	r2, [pc, #32]	; (8001148 <_WAsys_log_br+0x78>)
 8001128:	6812      	ldr	r2, [r2, #0]
 800112a:	4611      	mov	r1, r2
 800112c:	4807      	ldr	r0, [pc, #28]	; (800114c <_WAsys_log_br+0x7c>)
 800112e:	4798      	blx	r3
 8001130:	e000      	b.n	8001134 <_WAsys_log_br+0x64>
		return;
 8001132:	bf00      	nop
	}
}
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	20000268 	.word	0x20000268
 8001140:	20000328 	.word	0x20000328
 8001144:	0800a204 	.word	0x0800a204
 8001148:	20000000 	.word	0x20000000
 800114c:	20000004 	.word	0x20000004

08001150 <WAsys_logging_init>:
/* - - - - - - - static func - - end - - - - - - - */
/***************************************************/

/*************************************************/
/* - - - - - - - Functions - begin - - - - - - - */
void WAsys_logging_init(WAsys_LOGGING_CONF_T arg_logging_conf) {
 8001150:	b490      	push	{r4, r7}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	/*copy the given arg into local conf var*/
	_logging = arg_logging_conf;
 800115c:	4b10      	ldr	r3, [pc, #64]	; (80011a0 <WAsys_logging_init+0x50>)
 800115e:	461c      	mov	r4, r3
 8001160:	1d3b      	adds	r3, r7, #4
 8001162:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001166:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	/*setting default out cb when associated func is NULL*/
	if (_logging.callback_func == NULL) {
 800116a:	4b0d      	ldr	r3, [pc, #52]	; (80011a0 <WAsys_logging_init+0x50>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d102      	bne.n	8001178 <WAsys_logging_init+0x28>
		_logging.callback_func = _WAsys_default_stdout_logging_cb_func;
 8001172:	4b0b      	ldr	r3, [pc, #44]	; (80011a0 <WAsys_logging_init+0x50>)
 8001174:	4a0b      	ldr	r2, [pc, #44]	; (80011a4 <WAsys_logging_init+0x54>)
 8001176:	601a      	str	r2, [r3, #0]
	}

	/*Using default timestamp func, when timestamp is needed using the default date/time func*/
	if (_logging.including_timestamp) {
 8001178:	4b09      	ldr	r3, [pc, #36]	; (80011a0 <WAsys_logging_init+0x50>)
 800117a:	7a1b      	ldrb	r3, [r3, #8]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d006      	beq.n	800118e <WAsys_logging_init+0x3e>
		if (_logging.system_ts_func == NULL) {
 8001180:	4b07      	ldr	r3, [pc, #28]	; (80011a0 <WAsys_logging_init+0x50>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d102      	bne.n	800118e <WAsys_logging_init+0x3e>
			_logging.system_ts_func = _WAsys_default_system_timestamp_func;
 8001188:	4b05      	ldr	r3, [pc, #20]	; (80011a0 <WAsys_logging_init+0x50>)
 800118a:	4a07      	ldr	r2, [pc, #28]	; (80011a8 <WAsys_logging_init+0x58>)
 800118c:	605a      	str	r2, [r3, #4]
		}
	}

	/*marking the lib initialized*/
	_WAsys_logging_lib_initialized = 1;
 800118e:	4b07      	ldr	r3, [pc, #28]	; (80011ac <WAsys_logging_init+0x5c>)
 8001190:	2201      	movs	r2, #1
 8001192:	701a      	strb	r2, [r3, #0]
}
 8001194:	bf00      	nop
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bc90      	pop	{r4, r7}
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	20000328 	.word	0x20000328
 80011a4:	08001025 	.word	0x08001025
 80011a8:	0800106d 	.word	0x0800106d
 80011ac:	20000268 	.word	0x20000268

080011b0 <WAsys_logf>:

void WAsys_zeromsg(void){
	memset(WAsys_logging_msg, 0, _MSG_LEN);
}

void WAsys_logf(char *fmt, ...) {
 80011b0:	b40f      	push	{r0, r1, r2, r3}
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	af00      	add	r7, sp, #0
	va_list _args;
	va_start(_args, fmt);
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	607b      	str	r3, [r7, #4]
#if __cplusplus > 199711L
	vsnprintf(WAsys_logging_msg, sizeof(WAsys_logging_msg), fmt, _args);
#else
	vsprintf(WAsys_logging_msg, fmt, _args);
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	6939      	ldr	r1, [r7, #16]
 80011c2:	4807      	ldr	r0, [pc, #28]	; (80011e0 <WAsys_logf+0x30>)
 80011c4:	f006 fae0 	bl	8007788 <vsiprintf>
#endif
	va_end(_args);
	WAsys_log_br(WAsys_logging_msg, 0);
 80011c8:	2100      	movs	r1, #0
 80011ca:	4805      	ldr	r0, [pc, #20]	; (80011e0 <WAsys_logf+0x30>)
 80011cc:	f000 f80a 	bl	80011e4 <WAsys_log_br>
}
 80011d0:	bf00      	nop
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011da:	b004      	add	sp, #16
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	20000334 	.word	0x20000334

080011e4 <WAsys_log_br>:

#endif

void WAsys_log_br(char *arg_msg, uint8_t arg_br) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	70fb      	strb	r3, [r7, #3]

	_WAsys_log_br(arg_msg, arg_br, 1);
 80011f0:	78fb      	ldrb	r3, [r7, #3]
 80011f2:	2201      	movs	r2, #1
 80011f4:	4619      	mov	r1, r3
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff ff6a 	bl	80010d0 <_WAsys_log_br>

}
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <WAsys_log_ts>:

void WAsys_log_ts(void) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
	/*if it's possible to */
	if (_WAsys_logging_lib_initialized == 0 || _logging.system_ts_func == NULL) {
 800120a:	4b0b      	ldr	r3, [pc, #44]	; (8001238 <WAsys_log_ts+0x34>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d00d      	beq.n	800122e <WAsys_log_ts+0x2a>
 8001212:	4b0a      	ldr	r3, [pc, #40]	; (800123c <WAsys_log_ts+0x38>)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d009      	beq.n	800122e <WAsys_log_ts+0x2a>
		return;
	}
	/*get current timestmap*/
	time_t _ts = _logging.system_ts_func();
 800121a:	4b08      	ldr	r3, [pc, #32]	; (800123c <WAsys_log_ts+0x38>)
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	4798      	blx	r3
 8001220:	e9c7 0100 	strd	r0, r1, [r7]

	/*format and print it out*/
	_WAsys_print_timestamp(_ts);
 8001224:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001228:	f7ff ff32 	bl	8001090 <_WAsys_print_timestamp>
 800122c:	e000      	b.n	8001230 <WAsys_log_ts+0x2c>
		return;
 800122e:	bf00      	nop
}
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20000268 	.word	0x20000268
 800123c:	20000328 	.word	0x20000328

08001240 <hsl_to_rgb>:
#include "color_utils.h"

uint32_t hsl_to_rgb(uint8_t h, uint8_t s, uint8_t l) {
 8001240:	b480      	push	{r7}
 8001242:	b087      	sub	sp, #28
 8001244:	af00      	add	r7, sp, #0
 8001246:	4603      	mov	r3, r0
 8001248:	71fb      	strb	r3, [r7, #7]
 800124a:	460b      	mov	r3, r1
 800124c:	71bb      	strb	r3, [r7, #6]
 800124e:	4613      	mov	r3, r2
 8001250:	717b      	strb	r3, [r7, #5]
	if(l == 0) return 0;
 8001252:	797b      	ldrb	r3, [r7, #5]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d101      	bne.n	800125c <hsl_to_rgb+0x1c>
 8001258:	2300      	movs	r3, #0
 800125a:	e0b1      	b.n	80013c0 <hsl_to_rgb+0x180>

	volatile uint8_t  r, g, b, lo, c, x, m;
	volatile uint16_t h1, l1, H;
	l1 = l + 1;
 800125c:	797b      	ldrb	r3, [r7, #5]
 800125e:	b29b      	uxth	r3, r3
 8001260:	3301      	adds	r3, #1
 8001262:	b29b      	uxth	r3, r3
 8001264:	81bb      	strh	r3, [r7, #12]
	if (l < 128)    c = ((l1 << 1) * s) >> 8;
 8001266:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800126a:	2b00      	cmp	r3, #0
 800126c:	db09      	blt.n	8001282 <hsl_to_rgb+0x42>
 800126e:	89bb      	ldrh	r3, [r7, #12]
 8001270:	b29b      	uxth	r3, r3
 8001272:	005b      	lsls	r3, r3, #1
 8001274:	79ba      	ldrb	r2, [r7, #6]
 8001276:	fb02 f303 	mul.w	r3, r2, r3
 800127a:	121b      	asrs	r3, r3, #8
 800127c:	b2db      	uxtb	r3, r3
 800127e:	74fb      	strb	r3, [r7, #19]
 8001280:	e00a      	b.n	8001298 <hsl_to_rgb+0x58>
	else            c = (512 - (l1 << 1)) * s >> 8;
 8001282:	89bb      	ldrh	r3, [r7, #12]
 8001284:	b29b      	uxth	r3, r3
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800128c:	79ba      	ldrb	r2, [r7, #6]
 800128e:	fb02 f303 	mul.w	r3, r2, r3
 8001292:	121b      	asrs	r3, r3, #8
 8001294:	b2db      	uxtb	r3, r3
 8001296:	74fb      	strb	r3, [r7, #19]

	H = h * 6;              // 0 to 1535 (actually 1530)
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	b29b      	uxth	r3, r3
 800129c:	461a      	mov	r2, r3
 800129e:	0052      	lsls	r2, r2, #1
 80012a0:	4413      	add	r3, r2
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	817b      	strh	r3, [r7, #10]
	lo = H & 255;           // Low byte  = primary/secondary color mix
 80012a8:	897b      	ldrh	r3, [r7, #10]
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	753b      	strb	r3, [r7, #20]
	h1 = lo + 1;
 80012b0:	7d3b      	ldrb	r3, [r7, #20]
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	3301      	adds	r3, #1
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	81fb      	strh	r3, [r7, #14]

	if ((H & 256) == 0)   x = h1 * c >> 8;          // even sextant, like red to yellow
 80012bc:	897b      	ldrh	r3, [r7, #10]
 80012be:	b29b      	uxth	r3, r3
 80012c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d109      	bne.n	80012dc <hsl_to_rgb+0x9c>
 80012c8:	89fb      	ldrh	r3, [r7, #14]
 80012ca:	b29b      	uxth	r3, r3
 80012cc:	7cfa      	ldrb	r2, [r7, #19]
 80012ce:	b2d2      	uxtb	r2, r2
 80012d0:	fb02 f303 	mul.w	r3, r2, r3
 80012d4:	121b      	asrs	r3, r3, #8
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	74bb      	strb	r3, [r7, #18]
 80012da:	e00a      	b.n	80012f2 <hsl_to_rgb+0xb2>
	else                  x = (256 - h1) * c >> 8;  // odd sextant, like yellow to green
 80012dc:	89fb      	ldrh	r3, [r7, #14]
 80012de:	b29b      	uxth	r3, r3
 80012e0:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80012e4:	7cfa      	ldrb	r2, [r7, #19]
 80012e6:	b2d2      	uxtb	r2, r2
 80012e8:	fb02 f303 	mul.w	r3, r2, r3
 80012ec:	121b      	asrs	r3, r3, #8
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	74bb      	strb	r3, [r7, #18]

	m = l - (c >> 1);
 80012f2:	7cfb      	ldrb	r3, [r7, #19]
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	085b      	lsrs	r3, r3, #1
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	797a      	ldrb	r2, [r7, #5]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	747b      	strb	r3, [r7, #17]
	switch(H >> 8) {       // High byte = sextant of colorwheel
 8001302:	897b      	ldrh	r3, [r7, #10]
 8001304:	b29b      	uxth	r3, r3
 8001306:	0a1b      	lsrs	r3, r3, #8
 8001308:	b29b      	uxth	r3, r3
 800130a:	2b04      	cmp	r3, #4
 800130c:	d839      	bhi.n	8001382 <hsl_to_rgb+0x142>
 800130e:	a201      	add	r2, pc, #4	; (adr r2, 8001314 <hsl_to_rgb+0xd4>)
 8001310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001314:	08001329 	.word	0x08001329
 8001318:	0800133b 	.word	0x0800133b
 800131c:	0800134d 	.word	0x0800134d
 8001320:	0800135f 	.word	0x0800135f
 8001324:	08001371 	.word	0x08001371
	 case 0 : r = c; g = x; b = 0; break; // R to Y
 8001328:	7cfb      	ldrb	r3, [r7, #19]
 800132a:	b2db      	uxtb	r3, r3
 800132c:	75fb      	strb	r3, [r7, #23]
 800132e:	7cbb      	ldrb	r3, [r7, #18]
 8001330:	b2db      	uxtb	r3, r3
 8001332:	75bb      	strb	r3, [r7, #22]
 8001334:	2300      	movs	r3, #0
 8001336:	757b      	strb	r3, [r7, #21]
 8001338:	e02c      	b.n	8001394 <hsl_to_rgb+0x154>
	 case 1 : r = x; g = c; b = 0; break; // Y to G
 800133a:	7cbb      	ldrb	r3, [r7, #18]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	75fb      	strb	r3, [r7, #23]
 8001340:	7cfb      	ldrb	r3, [r7, #19]
 8001342:	b2db      	uxtb	r3, r3
 8001344:	75bb      	strb	r3, [r7, #22]
 8001346:	2300      	movs	r3, #0
 8001348:	757b      	strb	r3, [r7, #21]
 800134a:	e023      	b.n	8001394 <hsl_to_rgb+0x154>
	 case 2 : r = 0; g = c; b = x; break; // G to C
 800134c:	2300      	movs	r3, #0
 800134e:	75fb      	strb	r3, [r7, #23]
 8001350:	7cfb      	ldrb	r3, [r7, #19]
 8001352:	b2db      	uxtb	r3, r3
 8001354:	75bb      	strb	r3, [r7, #22]
 8001356:	7cbb      	ldrb	r3, [r7, #18]
 8001358:	b2db      	uxtb	r3, r3
 800135a:	757b      	strb	r3, [r7, #21]
 800135c:	e01a      	b.n	8001394 <hsl_to_rgb+0x154>
	 case 3 : r = 0; g = x; b = c; break; // C to B
 800135e:	2300      	movs	r3, #0
 8001360:	75fb      	strb	r3, [r7, #23]
 8001362:	7cbb      	ldrb	r3, [r7, #18]
 8001364:	b2db      	uxtb	r3, r3
 8001366:	75bb      	strb	r3, [r7, #22]
 8001368:	7cfb      	ldrb	r3, [r7, #19]
 800136a:	b2db      	uxtb	r3, r3
 800136c:	757b      	strb	r3, [r7, #21]
 800136e:	e011      	b.n	8001394 <hsl_to_rgb+0x154>
	 case 4 : r = x; g = 0; b = c; break; // B to M
 8001370:	7cbb      	ldrb	r3, [r7, #18]
 8001372:	b2db      	uxtb	r3, r3
 8001374:	75fb      	strb	r3, [r7, #23]
 8001376:	2300      	movs	r3, #0
 8001378:	75bb      	strb	r3, [r7, #22]
 800137a:	7cfb      	ldrb	r3, [r7, #19]
 800137c:	b2db      	uxtb	r3, r3
 800137e:	757b      	strb	r3, [r7, #21]
 8001380:	e008      	b.n	8001394 <hsl_to_rgb+0x154>
	 default: r = c; g = 0; b = x; break; // M to R
 8001382:	7cfb      	ldrb	r3, [r7, #19]
 8001384:	b2db      	uxtb	r3, r3
 8001386:	75fb      	strb	r3, [r7, #23]
 8001388:	2300      	movs	r3, #0
 800138a:	75bb      	strb	r3, [r7, #22]
 800138c:	7cbb      	ldrb	r3, [r7, #18]
 800138e:	b2db      	uxtb	r3, r3
 8001390:	757b      	strb	r3, [r7, #21]
 8001392:	bf00      	nop
	}

	return (((uint32_t)r + m) << 16) | (((uint32_t)g + m) << 8) | ((uint32_t)b + m);
 8001394:	7dfb      	ldrb	r3, [r7, #23]
 8001396:	b2db      	uxtb	r3, r3
 8001398:	461a      	mov	r2, r3
 800139a:	7c7b      	ldrb	r3, [r7, #17]
 800139c:	b2db      	uxtb	r3, r3
 800139e:	4413      	add	r3, r2
 80013a0:	041a      	lsls	r2, r3, #16
 80013a2:	7dbb      	ldrb	r3, [r7, #22]
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	4619      	mov	r1, r3
 80013a8:	7c7b      	ldrb	r3, [r7, #17]
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	440b      	add	r3, r1
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	431a      	orrs	r2, r3
 80013b2:	7d7b      	ldrb	r3, [r7, #21]
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	4619      	mov	r1, r3
 80013b8:	7c7b      	ldrb	r3, [r7, #17]
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	440b      	add	r3, r1
 80013be:	4313      	orrs	r3, r2
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	371c      	adds	r7, #28
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <set_brightness>:

static inline uint8_t scale8(uint8_t x, uint8_t scale) {
  return ((uint16_t)x * scale) >> 8;
}

void set_brightness(int bright) {
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
	if (bright == brightness) {
 80013d4:	4b07      	ldr	r3, [pc, #28]	; (80013f4 <set_brightness+0x28>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	429a      	cmp	r2, r3
 80013dc:	d003      	beq.n	80013e6 <set_brightness+0x1a>
		return;
	}

	newBrightness = bright;
 80013de:	4a06      	ldr	r2, [pc, #24]	; (80013f8 <set_brightness+0x2c>)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6013      	str	r3, [r2, #0]
 80013e4:	e000      	b.n	80013e8 <set_brightness+0x1c>
		return;
 80013e6:	bf00      	nop
}
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	200002e8 	.word	0x200002e8
 80013f8:	200002ec 	.word	0x200002ec

080013fc <get_brightness>:

int get_brightness() {
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
	return brightness;
 8001400:	4b03      	ldr	r3, [pc, #12]	; (8001410 <get_brightness+0x14>)
 8001402:	681b      	ldr	r3, [r3, #0]
}
 8001404:	4618      	mov	r0, r3
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	200002e8 	.word	0x200002e8
 8001414:	00000000 	.word	0x00000000

08001418 <led_set_RGB>:

void led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b) {
 8001418:	b5b0      	push	{r4, r5, r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	4604      	mov	r4, r0
 8001420:	4608      	mov	r0, r1
 8001422:	4611      	mov	r1, r2
 8001424:	461a      	mov	r2, r3
 8001426:	4623      	mov	r3, r4
 8001428:	71fb      	strb	r3, [r7, #7]
 800142a:	4603      	mov	r3, r0
 800142c:	71bb      	strb	r3, [r7, #6]
 800142e:	460b      	mov	r3, r1
 8001430:	717b      	strb	r3, [r7, #5]
 8001432:	4613      	mov	r3, r2
 8001434:	713b      	strb	r3, [r7, #4]
  float angle = 90-brightness;  // in degrees
 8001436:	4b4c      	ldr	r3, [pc, #304]	; (8001568 <led_set_RGB+0x150>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 800143e:	ee07 3a90 	vmov	s15, r3
 8001442:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001446:	edc7 7a03 	vstr	s15, [r7, #12]
  angle = angle*PI / 180;  // in rad
 800144a:	68f8      	ldr	r0, [r7, #12]
 800144c:	f7ff f894 	bl	8000578 <__aeabi_f2d>
 8001450:	a343      	add	r3, pc, #268	; (adr r3, 8001560 <led_set_RGB+0x148>)
 8001452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001456:	f7ff f8e7 	bl	8000628 <__aeabi_dmul>
 800145a:	4602      	mov	r2, r0
 800145c:	460b      	mov	r3, r1
 800145e:	4610      	mov	r0, r2
 8001460:	4619      	mov	r1, r3
 8001462:	f04f 0200 	mov.w	r2, #0
 8001466:	4b41      	ldr	r3, [pc, #260]	; (800156c <led_set_RGB+0x154>)
 8001468:	f7ff fa08 	bl	800087c <__aeabi_ddiv>
 800146c:	4602      	mov	r2, r0
 800146e:	460b      	mov	r3, r1
 8001470:	4610      	mov	r0, r2
 8001472:	4619      	mov	r1, r3
 8001474:	f7ff fbba 	bl	8000bec <__aeabi_d2f>
 8001478:	4603      	mov	r3, r0
 800147a:	60fb      	str	r3, [r7, #12]
  rgb_arr[3 * index]= (g)/(tan(angle)); // g;
 800147c:	797b      	ldrb	r3, [r7, #5]
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff f868 	bl	8000554 <__aeabi_i2d>
 8001484:	4604      	mov	r4, r0
 8001486:	460d      	mov	r5, r1
 8001488:	68f8      	ldr	r0, [r7, #12]
 800148a:	f7ff f875 	bl	8000578 <__aeabi_f2d>
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	ec43 2b10 	vmov	d0, r2, r3
 8001496:	f007 fe3b 	bl	8009110 <tan>
 800149a:	ec53 2b10 	vmov	r2, r3, d0
 800149e:	4620      	mov	r0, r4
 80014a0:	4629      	mov	r1, r5
 80014a2:	f7ff f9eb 	bl	800087c <__aeabi_ddiv>
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	4610      	mov	r0, r2
 80014ac:	4619      	mov	r1, r3
 80014ae:	79fa      	ldrb	r2, [r7, #7]
 80014b0:	4613      	mov	r3, r2
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	189c      	adds	r4, r3, r2
 80014b6:	f7ff fb79 	bl	8000bac <__aeabi_d2uiz>
 80014ba:	4603      	mov	r3, r0
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	4b2c      	ldr	r3, [pc, #176]	; (8001570 <led_set_RGB+0x158>)
 80014c0:	551a      	strb	r2, [r3, r4]
  rgb_arr[3 * index + 1] = (r)/(tan(angle));
 80014c2:	79bb      	ldrb	r3, [r7, #6]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff f845 	bl	8000554 <__aeabi_i2d>
 80014ca:	4604      	mov	r4, r0
 80014cc:	460d      	mov	r5, r1
 80014ce:	68f8      	ldr	r0, [r7, #12]
 80014d0:	f7ff f852 	bl	8000578 <__aeabi_f2d>
 80014d4:	4602      	mov	r2, r0
 80014d6:	460b      	mov	r3, r1
 80014d8:	ec43 2b10 	vmov	d0, r2, r3
 80014dc:	f007 fe18 	bl	8009110 <tan>
 80014e0:	ec53 2b10 	vmov	r2, r3, d0
 80014e4:	4620      	mov	r0, r4
 80014e6:	4629      	mov	r1, r5
 80014e8:	f7ff f9c8 	bl	800087c <__aeabi_ddiv>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
 80014f0:	4610      	mov	r0, r2
 80014f2:	4619      	mov	r1, r3
 80014f4:	79fa      	ldrb	r2, [r7, #7]
 80014f6:	4613      	mov	r3, r2
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	4413      	add	r3, r2
 80014fc:	1c5c      	adds	r4, r3, #1
 80014fe:	f7ff fb55 	bl	8000bac <__aeabi_d2uiz>
 8001502:	4603      	mov	r3, r0
 8001504:	b2da      	uxtb	r2, r3
 8001506:	4b1a      	ldr	r3, [pc, #104]	; (8001570 <led_set_RGB+0x158>)
 8001508:	551a      	strb	r2, [r3, r4]
  rgb_arr[3 * index + 2] = (b)/(tan(angle));
 800150a:	793b      	ldrb	r3, [r7, #4]
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff f821 	bl	8000554 <__aeabi_i2d>
 8001512:	4604      	mov	r4, r0
 8001514:	460d      	mov	r5, r1
 8001516:	68f8      	ldr	r0, [r7, #12]
 8001518:	f7ff f82e 	bl	8000578 <__aeabi_f2d>
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
 8001520:	ec43 2b10 	vmov	d0, r2, r3
 8001524:	f007 fdf4 	bl	8009110 <tan>
 8001528:	ec53 2b10 	vmov	r2, r3, d0
 800152c:	4620      	mov	r0, r4
 800152e:	4629      	mov	r1, r5
 8001530:	f7ff f9a4 	bl	800087c <__aeabi_ddiv>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4610      	mov	r0, r2
 800153a:	4619      	mov	r1, r3
 800153c:	79fa      	ldrb	r2, [r7, #7]
 800153e:	4613      	mov	r3, r2
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	4413      	add	r3, r2
 8001544:	1c9c      	adds	r4, r3, #2
 8001546:	f7ff fb31 	bl	8000bac <__aeabi_d2uiz>
 800154a:	4603      	mov	r3, r0
 800154c:	b2da      	uxtb	r2, r3
 800154e:	4b08      	ldr	r3, [pc, #32]	; (8001570 <led_set_RGB+0x158>)
 8001550:	551a      	strb	r2, [r3, r4]

}
 8001552:	bf00      	nop
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bdb0      	pop	{r4, r5, r7, pc}
 800155a:	bf00      	nop
 800155c:	f3af 8000 	nop.w
 8001560:	53c8d4f1 	.word	0x53c8d4f1
 8001564:	400921fb 	.word	0x400921fb
 8001568:	200002e8 	.word	0x200002e8
 800156c:	40668000 	.word	0x40668000
 8001570:	2000026c 	.word	0x2000026c

08001574 <led_render>:

void led_render() {
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
  //for(uint8_t i = 0; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
  if (brightness != newBrightness) {
 800157a:	4b55      	ldr	r3, [pc, #340]	; (80016d0 <led_render+0x15c>)
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	4b55      	ldr	r3, [pc, #340]	; (80016d4 <led_render+0x160>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	429a      	cmp	r2, r3
 8001584:	d003      	beq.n	800158e <led_render+0x1a>
	  brightness = newBrightness;
 8001586:	4b53      	ldr	r3, [pc, #332]	; (80016d4 <led_render+0x160>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a51      	ldr	r2, [pc, #324]	; (80016d0 <led_render+0x15c>)
 800158c:	6013      	str	r3, [r2, #0]
  }
  if(wr_buf_p != 0 || hdma_tim1_ch1.State != HAL_DMA_STATE_READY) {
 800158e:	4b52      	ldr	r3, [pc, #328]	; (80016d8 <led_render+0x164>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d105      	bne.n	80015a2 <led_render+0x2e>
 8001596:	4b51      	ldr	r3, [pc, #324]	; (80016dc <led_render+0x168>)
 8001598:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d015      	beq.n	80015ce <led_render+0x5a>
	// Ongoing transfer, cancel!
	for(uint8_t i = 0; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	71fb      	strb	r3, [r7, #7]
 80015a6:	e007      	b.n	80015b8 <led_render+0x44>
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	4a4d      	ldr	r2, [pc, #308]	; (80016e0 <led_render+0x16c>)
 80015ac:	2100      	movs	r1, #0
 80015ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80015b2:	79fb      	ldrb	r3, [r7, #7]
 80015b4:	3301      	adds	r3, #1
 80015b6:	71fb      	strb	r3, [r7, #7]
 80015b8:	79fb      	ldrb	r3, [r7, #7]
 80015ba:	2b2f      	cmp	r3, #47	; 0x2f
 80015bc:	d9f4      	bls.n	80015a8 <led_render+0x34>
	wr_buf_p = 0;
 80015be:	4b46      	ldr	r3, [pc, #280]	; (80016d8 <led_render+0x164>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 80015c4:	2100      	movs	r1, #0
 80015c6:	4847      	ldr	r0, [pc, #284]	; (80016e4 <led_render+0x170>)
 80015c8:	f003 f962 	bl	8004890 <HAL_TIM_PWM_Stop_DMA>
	return;
 80015cc:	e07c      	b.n	80016c8 <led_render+0x154>
  }

  for(uint_fast8_t i = 0; i < 8; ++i) {
 80015ce:	2300      	movs	r3, #0
 80015d0:	603b      	str	r3, [r7, #0]
 80015d2:	e06d      	b.n	80016b0 <led_render+0x13c>
    wr_buf[i     ] = PWM_LO << (((rgb_arr[0] << i) & 0x80) > 0);
 80015d4:	4b44      	ldr	r3, [pc, #272]	; (80016e8 <led_render+0x174>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	461a      	mov	r2, r3
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	dd01      	ble.n	80015ec <led_render+0x78>
 80015e8:	213a      	movs	r1, #58	; 0x3a
 80015ea:	e000      	b.n	80015ee <led_render+0x7a>
 80015ec:	211d      	movs	r1, #29
 80015ee:	4a3c      	ldr	r2, [pc, #240]	; (80016e0 <led_render+0x16c>)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i +  8] = PWM_LO << (((rgb_arr[1] << i) & 0x80) > 0);
 80015f6:	4b3c      	ldr	r3, [pc, #240]	; (80016e8 <led_render+0x174>)
 80015f8:	785b      	ldrb	r3, [r3, #1]
 80015fa:	461a      	mov	r2, r3
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001606:	2b00      	cmp	r3, #0
 8001608:	dd01      	ble.n	800160e <led_render+0x9a>
 800160a:	213a      	movs	r1, #58	; 0x3a
 800160c:	e000      	b.n	8001610 <led_render+0x9c>
 800160e:	211d      	movs	r1, #29
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	3308      	adds	r3, #8
 8001614:	4a32      	ldr	r2, [pc, #200]	; (80016e0 <led_render+0x16c>)
 8001616:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i + 16] = PWM_LO << (((rgb_arr[2] << i) & 0x80) > 0);
 800161a:	4b33      	ldr	r3, [pc, #204]	; (80016e8 <led_render+0x174>)
 800161c:	789b      	ldrb	r3, [r3, #2]
 800161e:	461a      	mov	r2, r3
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	fa02 f303 	lsl.w	r3, r2, r3
 8001626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800162a:	2b00      	cmp	r3, #0
 800162c:	dd01      	ble.n	8001632 <led_render+0xbe>
 800162e:	213a      	movs	r1, #58	; 0x3a
 8001630:	e000      	b.n	8001634 <led_render+0xc0>
 8001632:	211d      	movs	r1, #29
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	3310      	adds	r3, #16
 8001638:	4a29      	ldr	r2, [pc, #164]	; (80016e0 <led_render+0x16c>)
 800163a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i + 24] = PWM_LO << (((rgb_arr[3] << i) & 0x80) > 0);
 800163e:	4b2a      	ldr	r3, [pc, #168]	; (80016e8 <led_render+0x174>)
 8001640:	78db      	ldrb	r3, [r3, #3]
 8001642:	461a      	mov	r2, r3
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	fa02 f303 	lsl.w	r3, r2, r3
 800164a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800164e:	2b00      	cmp	r3, #0
 8001650:	dd01      	ble.n	8001656 <led_render+0xe2>
 8001652:	213a      	movs	r1, #58	; 0x3a
 8001654:	e000      	b.n	8001658 <led_render+0xe4>
 8001656:	211d      	movs	r1, #29
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	3318      	adds	r3, #24
 800165c:	4a20      	ldr	r2, [pc, #128]	; (80016e0 <led_render+0x16c>)
 800165e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i + 32] = PWM_LO << (((rgb_arr[4] << i) & 0x80) > 0);
 8001662:	4b21      	ldr	r3, [pc, #132]	; (80016e8 <led_render+0x174>)
 8001664:	791b      	ldrb	r3, [r3, #4]
 8001666:	461a      	mov	r2, r3
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001672:	2b00      	cmp	r3, #0
 8001674:	dd01      	ble.n	800167a <led_render+0x106>
 8001676:	213a      	movs	r1, #58	; 0x3a
 8001678:	e000      	b.n	800167c <led_render+0x108>
 800167a:	211d      	movs	r1, #29
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	3320      	adds	r3, #32
 8001680:	4a17      	ldr	r2, [pc, #92]	; (80016e0 <led_render+0x16c>)
 8001682:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    wr_buf[i + 40] = PWM_LO << (((rgb_arr[5] << i) & 0x80) > 0);
 8001686:	4b18      	ldr	r3, [pc, #96]	; (80016e8 <led_render+0x174>)
 8001688:	795b      	ldrb	r3, [r3, #5]
 800168a:	461a      	mov	r2, r3
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	fa02 f303 	lsl.w	r3, r2, r3
 8001692:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001696:	2b00      	cmp	r3, #0
 8001698:	dd01      	ble.n	800169e <led_render+0x12a>
 800169a:	213a      	movs	r1, #58	; 0x3a
 800169c:	e000      	b.n	80016a0 <led_render+0x12c>
 800169e:	211d      	movs	r1, #29
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	3328      	adds	r3, #40	; 0x28
 80016a4:	4a0e      	ldr	r2, [pc, #56]	; (80016e0 <led_render+0x16c>)
 80016a6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(uint_fast8_t i = 0; i < 8; ++i) {
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	3301      	adds	r3, #1
 80016ae:	603b      	str	r3, [r7, #0]
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	2b07      	cmp	r3, #7
 80016b4:	d98e      	bls.n	80015d4 <led_render+0x60>
  }

  HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)wr_buf, WR_BUF_LEN);
 80016b6:	2330      	movs	r3, #48	; 0x30
 80016b8:	4a09      	ldr	r2, [pc, #36]	; (80016e0 <led_render+0x16c>)
 80016ba:	2100      	movs	r1, #0
 80016bc:	4809      	ldr	r0, [pc, #36]	; (80016e4 <led_render+0x170>)
 80016be:	f002 ff37 	bl	8004530 <HAL_TIM_PWM_Start_DMA>
  wr_buf_p = 2;
 80016c2:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <led_render+0x164>)
 80016c4:	2202      	movs	r2, #2
 80016c6:	601a      	str	r2, [r3, #0]
}
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	200002e8 	.word	0x200002e8
 80016d4:	200002ec 	.word	0x200002ec
 80016d8:	200002e4 	.word	0x200002e4
 80016dc:	20000374 	.word	0x20000374
 80016e0:	20000284 	.word	0x20000284
 80016e4:	20000464 	.word	0x20000464
 80016e8:	2000026c 	.word	0x2000026c

080016ec <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 80016ec:	b480      	push	{r7}
 80016ee:	b085      	sub	sp, #20
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(wr_buf_p < NUM_PIXELS) {
 80016f4:	4b3a      	ldr	r3, [pc, #232]	; (80017e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2b07      	cmp	r3, #7
 80016fa:	d854      	bhi.n	80017a6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xba>
    // We're in. Fill the even buffer
    for(uint_fast8_t i = 0; i < 8; ++i) {
 80016fc:	2300      	movs	r3, #0
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	e048      	b.n	8001794 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xa8>
      wr_buf[i     ] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 8001702:	4b37      	ldr	r3, [pc, #220]	; (80017e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	4613      	mov	r3, r2
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	4413      	add	r3, r2
 800170c:	4a35      	ldr	r2, [pc, #212]	; (80017e4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf8>)
 800170e:	5cd3      	ldrb	r3, [r2, r3]
 8001710:	461a      	mov	r2, r3
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	fa02 f303 	lsl.w	r3, r2, r3
 8001718:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800171c:	2b00      	cmp	r3, #0
 800171e:	dd01      	ble.n	8001724 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x38>
 8001720:	213a      	movs	r1, #58	; 0x3a
 8001722:	e000      	b.n	8001726 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x3a>
 8001724:	211d      	movs	r1, #29
 8001726:	4a30      	ldr	r2, [pc, #192]	; (80017e8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      wr_buf[i +  8] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 800172e:	4b2c      	ldr	r3, [pc, #176]	; (80017e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	4613      	mov	r3, r2
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	4413      	add	r3, r2
 8001738:	3301      	adds	r3, #1
 800173a:	4a2a      	ldr	r2, [pc, #168]	; (80017e4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf8>)
 800173c:	5cd3      	ldrb	r3, [r2, r3]
 800173e:	461a      	mov	r2, r3
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	fa02 f303 	lsl.w	r3, r2, r3
 8001746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800174a:	2b00      	cmp	r3, #0
 800174c:	dd01      	ble.n	8001752 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x66>
 800174e:	213a      	movs	r1, #58	; 0x3a
 8001750:	e000      	b.n	8001754 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x68>
 8001752:	211d      	movs	r1, #29
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	3308      	adds	r3, #8
 8001758:	4a23      	ldr	r2, [pc, #140]	; (80017e8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 800175a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      wr_buf[i + 16] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 800175e:	4b20      	ldr	r3, [pc, #128]	; (80017e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	4613      	mov	r3, r2
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	4413      	add	r3, r2
 8001768:	3302      	adds	r3, #2
 800176a:	4a1e      	ldr	r2, [pc, #120]	; (80017e4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf8>)
 800176c:	5cd3      	ldrb	r3, [r2, r3]
 800176e:	461a      	mov	r2, r3
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800177a:	2b00      	cmp	r3, #0
 800177c:	dd01      	ble.n	8001782 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x96>
 800177e:	213a      	movs	r1, #58	; 0x3a
 8001780:	e000      	b.n	8001784 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x98>
 8001782:	211d      	movs	r1, #29
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	3310      	adds	r3, #16
 8001788:	4a17      	ldr	r2, [pc, #92]	; (80017e8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 800178a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint_fast8_t i = 0; i < 8; ++i) {
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	3301      	adds	r3, #1
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2b07      	cmp	r3, #7
 8001798:	d9b3      	bls.n	8001702 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x16>
    }
    wr_buf_p++;
 800179a:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	3301      	adds	r3, #1
 80017a0:	4a0f      	ldr	r2, [pc, #60]	; (80017e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 80017a2:	6013      	str	r3, [r2, #0]
  	//                               WS2812B: 48 * 1.25 us = 60 us == good enough reset
    // First half reset zero fill
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
    wr_buf_p++;
  }
}
 80017a4:	e016      	b.n	80017d4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe8>
  } else if (wr_buf_p < NUM_PIXELS + 2) {
 80017a6:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2b09      	cmp	r3, #9
 80017ac:	d812      	bhi.n	80017d4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe8>
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
 80017ae:	2300      	movs	r3, #0
 80017b0:	72fb      	strb	r3, [r7, #11]
 80017b2:	e007      	b.n	80017c4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd8>
 80017b4:	7afb      	ldrb	r3, [r7, #11]
 80017b6:	4a0c      	ldr	r2, [pc, #48]	; (80017e8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 80017b8:	2100      	movs	r1, #0
 80017ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80017be:	7afb      	ldrb	r3, [r7, #11]
 80017c0:	3301      	adds	r3, #1
 80017c2:	72fb      	strb	r3, [r7, #11]
 80017c4:	7afb      	ldrb	r3, [r7, #11]
 80017c6:	2b17      	cmp	r3, #23
 80017c8:	d9f4      	bls.n	80017b4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc8>
    wr_buf_p++;
 80017ca:	4b05      	ldr	r3, [pc, #20]	; (80017e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	3301      	adds	r3, #1
 80017d0:	4a03      	ldr	r2, [pc, #12]	; (80017e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>)
 80017d2:	6013      	str	r3, [r2, #0]
}
 80017d4:	bf00      	nop
 80017d6:	3714      	adds	r7, #20
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	200002e4 	.word	0x200002e4
 80017e4:	2000026c 	.word	0x2000026c
 80017e8:	20000284 	.word	0x20000284

080017ec <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
	  if(wr_buf_p < NUM_PIXELS) {
 80017f4:	4b3e      	ldr	r3, [pc, #248]	; (80018f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2b07      	cmp	r3, #7
 80017fa:	d855      	bhi.n	80018a8 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>
	    // We're in. Fill the odd buffer
	    for(uint_fast8_t i = 0; i < 8; ++i) {
 80017fc:	2300      	movs	r3, #0
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	e049      	b.n	8001896 <HAL_TIM_PWM_PulseFinishedCallback+0xaa>
	      wr_buf[i + 24] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 8001802:	4b3b      	ldr	r3, [pc, #236]	; (80018f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	4613      	mov	r3, r2
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	4413      	add	r3, r2
 800180c:	4a39      	ldr	r2, [pc, #228]	; (80018f4 <HAL_TIM_PWM_PulseFinishedCallback+0x108>)
 800180e:	5cd3      	ldrb	r3, [r2, r3]
 8001810:	461a      	mov	r2, r3
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800181c:	2b00      	cmp	r3, #0
 800181e:	dd01      	ble.n	8001824 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
 8001820:	213a      	movs	r1, #58	; 0x3a
 8001822:	e000      	b.n	8001826 <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
 8001824:	211d      	movs	r1, #29
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	3318      	adds	r3, #24
 800182a:	4a33      	ldr	r2, [pc, #204]	; (80018f8 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 800182c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	      wr_buf[i + 32] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 8001830:	4b2f      	ldr	r3, [pc, #188]	; (80018f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	4613      	mov	r3, r2
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	4413      	add	r3, r2
 800183a:	3301      	adds	r3, #1
 800183c:	4a2d      	ldr	r2, [pc, #180]	; (80018f4 <HAL_TIM_PWM_PulseFinishedCallback+0x108>)
 800183e:	5cd3      	ldrb	r3, [r2, r3]
 8001840:	461a      	mov	r2, r3
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	fa02 f303 	lsl.w	r3, r2, r3
 8001848:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800184c:	2b00      	cmp	r3, #0
 800184e:	dd01      	ble.n	8001854 <HAL_TIM_PWM_PulseFinishedCallback+0x68>
 8001850:	213a      	movs	r1, #58	; 0x3a
 8001852:	e000      	b.n	8001856 <HAL_TIM_PWM_PulseFinishedCallback+0x6a>
 8001854:	211d      	movs	r1, #29
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	3320      	adds	r3, #32
 800185a:	4a27      	ldr	r2, [pc, #156]	; (80018f8 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 800185c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	      wr_buf[i + 40] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 8001860:	4b23      	ldr	r3, [pc, #140]	; (80018f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	4613      	mov	r3, r2
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	4413      	add	r3, r2
 800186a:	3302      	adds	r3, #2
 800186c:	4a21      	ldr	r2, [pc, #132]	; (80018f4 <HAL_TIM_PWM_PulseFinishedCallback+0x108>)
 800186e:	5cd3      	ldrb	r3, [r2, r3]
 8001870:	461a      	mov	r2, r3
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800187c:	2b00      	cmp	r3, #0
 800187e:	dd01      	ble.n	8001884 <HAL_TIM_PWM_PulseFinishedCallback+0x98>
 8001880:	213a      	movs	r1, #58	; 0x3a
 8001882:	e000      	b.n	8001886 <HAL_TIM_PWM_PulseFinishedCallback+0x9a>
 8001884:	211d      	movs	r1, #29
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	3328      	adds	r3, #40	; 0x28
 800188a:	4a1b      	ldr	r2, [pc, #108]	; (80018f8 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 800188c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    for(uint_fast8_t i = 0; i < 8; ++i) {
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	3301      	adds	r3, #1
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2b07      	cmp	r3, #7
 800189a:	d9b2      	bls.n	8001802 <HAL_TIM_PWM_PulseFinishedCallback+0x16>
	    }
	    wr_buf_p++;
 800189c:	4b14      	ldr	r3, [pc, #80]	; (80018f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	3301      	adds	r3, #1
 80018a2:	4a13      	ldr	r2, [pc, #76]	; (80018f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80018a4:	6013      	str	r3, [r2, #0]
	  } else {
	    // We're done. Lean back and until next time!
	    wr_buf_p = 0;
	    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
	  }
}
 80018a6:	e01e      	b.n	80018e6 <HAL_TIM_PWM_PulseFinishedCallback+0xfa>
	  } else if (wr_buf_p < NUM_PIXELS + 2) {
 80018a8:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b09      	cmp	r3, #9
 80018ae:	d813      	bhi.n	80018d8 <HAL_TIM_PWM_PulseFinishedCallback+0xec>
	    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 80018b0:	2318      	movs	r3, #24
 80018b2:	72fb      	strb	r3, [r7, #11]
 80018b4:	e007      	b.n	80018c6 <HAL_TIM_PWM_PulseFinishedCallback+0xda>
 80018b6:	7afb      	ldrb	r3, [r7, #11]
 80018b8:	4a0f      	ldr	r2, [pc, #60]	; (80018f8 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 80018ba:	2100      	movs	r1, #0
 80018bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80018c0:	7afb      	ldrb	r3, [r7, #11]
 80018c2:	3301      	adds	r3, #1
 80018c4:	72fb      	strb	r3, [r7, #11]
 80018c6:	7afb      	ldrb	r3, [r7, #11]
 80018c8:	2b2f      	cmp	r3, #47	; 0x2f
 80018ca:	d9f4      	bls.n	80018b6 <HAL_TIM_PWM_PulseFinishedCallback+0xca>
	    ++wr_buf_p;
 80018cc:	4b08      	ldr	r3, [pc, #32]	; (80018f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	3301      	adds	r3, #1
 80018d2:	4a07      	ldr	r2, [pc, #28]	; (80018f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80018d4:	6013      	str	r3, [r2, #0]
}
 80018d6:	e006      	b.n	80018e6 <HAL_TIM_PWM_PulseFinishedCallback+0xfa>
	    wr_buf_p = 0;
 80018d8:	4b05      	ldr	r3, [pc, #20]	; (80018f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80018da:	2200      	movs	r2, #0
 80018dc:	601a      	str	r2, [r3, #0]
	    HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 80018de:	2100      	movs	r1, #0
 80018e0:	4806      	ldr	r0, [pc, #24]	; (80018fc <HAL_TIM_PWM_PulseFinishedCallback+0x110>)
 80018e2:	f002 ffd5 	bl	8004890 <HAL_TIM_PWM_Stop_DMA>
}
 80018e6:	bf00      	nop
 80018e8:	3710      	adds	r7, #16
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	200002e4 	.word	0x200002e4
 80018f4:	2000026c 	.word	0x2000026c
 80018f8:	20000284 	.word	0x20000284
 80018fc:	20000464 	.word	0x20000464

08001900 <serial_log>:
static void MX_ADC1_Init(void);
/* USER CODE BEGIN PFP */

#define _WAsys_DEF_UART_TIMEOUT_MS 512
/*function must follow WAsys_LOGGING_NATIVE_IO_CALLBACK_FUNC_T type*/
static void serial_log(char *arg_buff, size_t arg_len){
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	6039      	str	r1, [r7, #0]
 /*Sending the given log value to UART3 interface*/
 HAL_UART_Transmit(&huart2,(uint8_t*)arg_buff,arg_len,_WAsys_DEF_UART_TIMEOUT_MS);
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	b29a      	uxth	r2, r3
 800190e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001912:	6879      	ldr	r1, [r7, #4]
 8001914:	4803      	ldr	r0, [pc, #12]	; (8001924 <serial_log+0x24>)
 8001916:	f004 f802 	bl	800591e <HAL_UART_Transmit>
}
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	200004ac 	.word	0x200004ac

08001928 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b088      	sub	sp, #32
 800192c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800192e:	f000 fdd1 	bl	80024d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001932:	f000 f849 	bl	80019c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001936:	f000 fa39 	bl	8001dac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800193a:	f000 f9ed 	bl	8001d18 <MX_USART2_UART_Init>
  MX_DMA_Init();
 800193e:	f000 fa15 	bl	8001d6c <MX_DMA_Init>
  MX_TIM1_Init();
 8001942:	f000 f8fb 	bl	8001b3c <MX_TIM1_Init>
  MX_TIM3_Init();
 8001946:	f000 f999 	bl	8001c7c <MX_TIM3_Init>
  MX_ADC1_Init();
 800194a:	f000 f8a5 	bl	8001a98 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  WAsys_LOGGING_CONF_T _WAsys_log_conf_ins;
  _WAsys_log_conf_ins.callback_func=serial_log;
 800194e:	4b1a      	ldr	r3, [pc, #104]	; (80019b8 <main+0x90>)
 8001950:	607b      	str	r3, [r7, #4]
  _WAsys_log_conf_ins.including_timestamp = 0;
 8001952:	2300      	movs	r3, #0
 8001954:	733b      	strb	r3, [r7, #12]
  WAsys_logging_init(_WAsys_log_conf_ins);
 8001956:	1d3b      	adds	r3, r7, #4
 8001958:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800195c:	f7ff fbf8 	bl	8001150 <WAsys_logging_init>

  HAL_TIM_Base_Start_IT(&htim3);
 8001960:	4816      	ldr	r0, [pc, #88]	; (80019bc <main+0x94>)
 8001962:	f002 fd29 	bl	80043b8 <HAL_TIM_Base_Start_IT>

  set_brightness(5);
 8001966:	2005      	movs	r0, #5
 8001968:	f7ff fd30 	bl	80013cc <set_brightness>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  rainbow_effect_fade();
 800196c:	f000 fd54 	bl	8002418 <rainbow_effect_fade>
	  HAL_Delay(10);
 8001970:	200a      	movs	r0, #10
 8001972:	f000 fe21 	bl	80025b8 <HAL_Delay>

	  if (needsResync == 1) {
 8001976:	4b12      	ldr	r3, [pc, #72]	; (80019c0 <main+0x98>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2b01      	cmp	r3, #1
 800197c:	d1f6      	bne.n	800196c <main+0x44>
		  HAL_ADC_Start(&hadc1);
 800197e:	4811      	ldr	r0, [pc, #68]	; (80019c4 <main+0x9c>)
 8001980:	f000 fe82 	bl	8002688 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 300);
 8001984:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001988:	480e      	ldr	r0, [pc, #56]	; (80019c4 <main+0x9c>)
 800198a:	f000 ff31 	bl	80027f0 <HAL_ADC_PollForConversion>
		  uint32_t raw =  HAL_ADC_GetValue(&hadc1);
 800198e:	480d      	ldr	r0, [pc, #52]	; (80019c4 <main+0x9c>)
 8001990:	f000 ffb9 	bl	8002906 <HAL_ADC_GetValue>
 8001994:	6178      	str	r0, [r7, #20]
		  int outB = MAP(raw, 4095, 1, 5, 25);
 8001996:	2319      	movs	r3, #25
 8001998:	9300      	str	r3, [sp, #0]
 800199a:	2305      	movs	r3, #5
 800199c:	2201      	movs	r2, #1
 800199e:	f640 71ff 	movw	r1, #4095	; 0xfff
 80019a2:	6978      	ldr	r0, [r7, #20]
 80019a4:	f000 fbfa 	bl	800219c <MAP>
 80019a8:	6138      	str	r0, [r7, #16]
		  set_brightness(outB);
 80019aa:	6938      	ldr	r0, [r7, #16]
 80019ac:	f7ff fd0e 	bl	80013cc <set_brightness>

		  needsResync = 0;
 80019b0:	4b03      	ldr	r3, [pc, #12]	; (80019c0 <main+0x98>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
	  rainbow_effect_fade();
 80019b6:	e7d9      	b.n	800196c <main+0x44>
 80019b8:	08001901 	.word	0x08001901
 80019bc:	200003d4 	.word	0x200003d4
 80019c0:	20000008 	.word	0x20000008
 80019c4:	2000041c 	.word	0x2000041c

080019c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b094      	sub	sp, #80	; 0x50
 80019cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ce:	f107 0320 	add.w	r3, r7, #32
 80019d2:	2230      	movs	r2, #48	; 0x30
 80019d4:	2100      	movs	r1, #0
 80019d6:	4618      	mov	r0, r3
 80019d8:	f004 fd88 	bl	80064ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019dc:	f107 030c 	add.w	r3, r7, #12
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ec:	2300      	movs	r3, #0
 80019ee:	60bb      	str	r3, [r7, #8]
 80019f0:	4b27      	ldr	r3, [pc, #156]	; (8001a90 <SystemClock_Config+0xc8>)
 80019f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f4:	4a26      	ldr	r2, [pc, #152]	; (8001a90 <SystemClock_Config+0xc8>)
 80019f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019fa:	6413      	str	r3, [r2, #64]	; 0x40
 80019fc:	4b24      	ldr	r3, [pc, #144]	; (8001a90 <SystemClock_Config+0xc8>)
 80019fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a04:	60bb      	str	r3, [r7, #8]
 8001a06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a08:	2300      	movs	r3, #0
 8001a0a:	607b      	str	r3, [r7, #4]
 8001a0c:	4b21      	ldr	r3, [pc, #132]	; (8001a94 <SystemClock_Config+0xcc>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a20      	ldr	r2, [pc, #128]	; (8001a94 <SystemClock_Config+0xcc>)
 8001a12:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a16:	6013      	str	r3, [r2, #0]
 8001a18:	4b1e      	ldr	r3, [pc, #120]	; (8001a94 <SystemClock_Config+0xcc>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a20:	607b      	str	r3, [r7, #4]
 8001a22:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a24:	2301      	movs	r3, #1
 8001a26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001a28:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001a2c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a2e:	2302      	movs	r3, #2
 8001a30:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a32:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a38:	2304      	movs	r3, #4
 8001a3a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001a3c:	2348      	movs	r3, #72	; 0x48
 8001a3e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a40:	2302      	movs	r3, #2
 8001a42:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a44:	2304      	movs	r3, #4
 8001a46:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a48:	f107 0320 	add.w	r3, r7, #32
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f001 ffef 	bl	8003a30 <HAL_RCC_OscConfig>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a58:	f000 fa3a 	bl	8001ed0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a5c:	230f      	movs	r3, #15
 8001a5e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a60:	2302      	movs	r3, #2
 8001a62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a64:	2300      	movs	r3, #0
 8001a66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a6c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a72:	f107 030c 	add.w	r3, r7, #12
 8001a76:	2102      	movs	r1, #2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f002 fa51 	bl	8003f20 <HAL_RCC_ClockConfig>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001a84:	f000 fa24 	bl	8001ed0 <Error_Handler>
  }
}
 8001a88:	bf00      	nop
 8001a8a:	3750      	adds	r7, #80	; 0x50
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40023800 	.word	0x40023800
 8001a94:	40007000 	.word	0x40007000

08001a98 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a9e:	463b      	mov	r3, r7
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001aaa:	4b21      	ldr	r3, [pc, #132]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001aac:	4a21      	ldr	r2, [pc, #132]	; (8001b34 <MX_ADC1_Init+0x9c>)
 8001aae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ab0:	4b1f      	ldr	r3, [pc, #124]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ab6:	4b1e      	ldr	r3, [pc, #120]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001abc:	4b1c      	ldr	r3, [pc, #112]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ac2:	4b1b      	ldr	r3, [pc, #108]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ac8:	4b19      	ldr	r3, [pc, #100]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ad0:	4b17      	ldr	r3, [pc, #92]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ad6:	4b16      	ldr	r3, [pc, #88]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001ad8:	4a17      	ldr	r2, [pc, #92]	; (8001b38 <MX_ADC1_Init+0xa0>)
 8001ada:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001adc:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001ae2:	4b13      	ldr	r3, [pc, #76]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ae8:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001af0:	4b0f      	ldr	r3, [pc, #60]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001af2:	2201      	movs	r2, #1
 8001af4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001af6:	480e      	ldr	r0, [pc, #56]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001af8:	f000 fd82 	bl	8002600 <HAL_ADC_Init>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001b02:	f000 f9e5 	bl	8001ed0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001b06:	2300      	movs	r3, #0
 8001b08:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b12:	463b      	mov	r3, r7
 8001b14:	4619      	mov	r1, r3
 8001b16:	4806      	ldr	r0, [pc, #24]	; (8001b30 <MX_ADC1_Init+0x98>)
 8001b18:	f000 ff02 	bl	8002920 <HAL_ADC_ConfigChannel>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001b22:	f000 f9d5 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b26:	bf00      	nop
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	2000041c 	.word	0x2000041c
 8001b34:	40012000 	.word	0x40012000
 8001b38:	0f000001 	.word	0x0f000001

08001b3c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b096      	sub	sp, #88	; 0x58
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b42:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	609a      	str	r2, [r3, #8]
 8001b4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b50:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	60da      	str	r2, [r3, #12]
 8001b68:	611a      	str	r2, [r3, #16]
 8001b6a:	615a      	str	r2, [r3, #20]
 8001b6c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	2220      	movs	r2, #32
 8001b72:	2100      	movs	r1, #0
 8001b74:	4618      	mov	r0, r3
 8001b76:	f004 fcb9 	bl	80064ec <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b7a:	4b3e      	ldr	r3, [pc, #248]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001b7c:	4a3e      	ldr	r2, [pc, #248]	; (8001c78 <MX_TIM1_Init+0x13c>)
 8001b7e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001b80:	4b3c      	ldr	r3, [pc, #240]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b86:	4b3b      	ldr	r3, [pc, #236]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 90-1;
 8001b8c:	4b39      	ldr	r3, [pc, #228]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001b8e:	2259      	movs	r2, #89	; 0x59
 8001b90:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b92:	4b38      	ldr	r3, [pc, #224]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b98:	4b36      	ldr	r3, [pc, #216]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b9e:	4b35      	ldr	r3, [pc, #212]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ba4:	4833      	ldr	r0, [pc, #204]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001ba6:	f002 fbb7 	bl	8004318 <HAL_TIM_Base_Init>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001bb0:	f000 f98e 	bl	8001ed0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bb8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001bba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	482c      	ldr	r0, [pc, #176]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001bc2:	f003 f8f5 	bl	8004db0 <HAL_TIM_ConfigClockSource>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001bcc:	f000 f980 	bl	8001ed0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001bd0:	4828      	ldr	r0, [pc, #160]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001bd2:	f002 fc53 	bl	800447c <HAL_TIM_PWM_Init>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001bdc:	f000 f978 	bl	8001ed0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be0:	2300      	movs	r3, #0
 8001be2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be4:	2300      	movs	r3, #0
 8001be6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001be8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bec:	4619      	mov	r1, r3
 8001bee:	4821      	ldr	r0, [pc, #132]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001bf0:	f003 fd74 	bl	80056dc <HAL_TIMEx_MasterConfigSynchronization>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001bfa:	f000 f969 	bl	8001ed0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bfe:	2360      	movs	r3, #96	; 0x60
 8001c00:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 40;
 8001c02:	2328      	movs	r3, #40	; 0x28
 8001c04:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c06:	2300      	movs	r3, #0
 8001c08:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c12:	2300      	movs	r3, #0
 8001c14:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c16:	2300      	movs	r3, #0
 8001c18:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c1e:	2200      	movs	r2, #0
 8001c20:	4619      	mov	r1, r3
 8001c22:	4814      	ldr	r0, [pc, #80]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001c24:	f003 f802 	bl	8004c2c <HAL_TIM_PWM_ConfigChannel>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001c2e:	f000 f94f 	bl	8001ed0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c32:	2300      	movs	r3, #0
 8001c34:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c36:	2300      	movs	r3, #0
 8001c38:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c42:	2300      	movs	r3, #0
 8001c44:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c4a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	4619      	mov	r1, r3
 8001c54:	4807      	ldr	r0, [pc, #28]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001c56:	f003 fdaf 	bl	80057b8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001c60:	f000 f936 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c64:	4803      	ldr	r0, [pc, #12]	; (8001c74 <MX_TIM1_Init+0x138>)
 8001c66:	f000 fa17 	bl	8002098 <HAL_TIM_MspPostInit>

}
 8001c6a:	bf00      	nop
 8001c6c:	3758      	adds	r7, #88	; 0x58
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20000464 	.word	0x20000464
 8001c78:	40010000 	.word	0x40010000

08001c7c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c82:	f107 0308 	add.w	r3, r7, #8
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	605a      	str	r2, [r3, #4]
 8001c8c:	609a      	str	r2, [r3, #8]
 8001c8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c90:	463b      	mov	r3, r7
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c98:	4b1d      	ldr	r3, [pc, #116]	; (8001d10 <MX_TIM3_Init+0x94>)
 8001c9a:	4a1e      	ldr	r2, [pc, #120]	; (8001d14 <MX_TIM3_Init+0x98>)
 8001c9c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1125-1;
 8001c9e:	4b1c      	ldr	r3, [pc, #112]	; (8001d10 <MX_TIM3_Init+0x94>)
 8001ca0:	f240 4264 	movw	r2, #1124	; 0x464
 8001ca4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca6:	4b1a      	ldr	r3, [pc, #104]	; (8001d10 <MX_TIM3_Init+0x94>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 64000-1;
 8001cac:	4b18      	ldr	r3, [pc, #96]	; (8001d10 <MX_TIM3_Init+0x94>)
 8001cae:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001cb2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb4:	4b16      	ldr	r3, [pc, #88]	; (8001d10 <MX_TIM3_Init+0x94>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cba:	4b15      	ldr	r3, [pc, #84]	; (8001d10 <MX_TIM3_Init+0x94>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cc0:	4813      	ldr	r0, [pc, #76]	; (8001d10 <MX_TIM3_Init+0x94>)
 8001cc2:	f002 fb29 	bl	8004318 <HAL_TIM_Base_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001ccc:	f000 f900 	bl	8001ed0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cd4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cd6:	f107 0308 	add.w	r3, r7, #8
 8001cda:	4619      	mov	r1, r3
 8001cdc:	480c      	ldr	r0, [pc, #48]	; (8001d10 <MX_TIM3_Init+0x94>)
 8001cde:	f003 f867 	bl	8004db0 <HAL_TIM_ConfigClockSource>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001ce8:	f000 f8f2 	bl	8001ed0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cec:	2300      	movs	r3, #0
 8001cee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cf4:	463b      	mov	r3, r7
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4805      	ldr	r0, [pc, #20]	; (8001d10 <MX_TIM3_Init+0x94>)
 8001cfa:	f003 fcef 	bl	80056dc <HAL_TIMEx_MasterConfigSynchronization>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001d04:	f000 f8e4 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d08:	bf00      	nop
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	200003d4 	.word	0x200003d4
 8001d14:	40000400 	.word	0x40000400

08001d18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d1c:	4b11      	ldr	r3, [pc, #68]	; (8001d64 <MX_USART2_UART_Init+0x4c>)
 8001d1e:	4a12      	ldr	r2, [pc, #72]	; (8001d68 <MX_USART2_UART_Init+0x50>)
 8001d20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d22:	4b10      	ldr	r3, [pc, #64]	; (8001d64 <MX_USART2_UART_Init+0x4c>)
 8001d24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d2a:	4b0e      	ldr	r3, [pc, #56]	; (8001d64 <MX_USART2_UART_Init+0x4c>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d30:	4b0c      	ldr	r3, [pc, #48]	; (8001d64 <MX_USART2_UART_Init+0x4c>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d36:	4b0b      	ldr	r3, [pc, #44]	; (8001d64 <MX_USART2_UART_Init+0x4c>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d3c:	4b09      	ldr	r3, [pc, #36]	; (8001d64 <MX_USART2_UART_Init+0x4c>)
 8001d3e:	220c      	movs	r2, #12
 8001d40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d42:	4b08      	ldr	r3, [pc, #32]	; (8001d64 <MX_USART2_UART_Init+0x4c>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d48:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <MX_USART2_UART_Init+0x4c>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d4e:	4805      	ldr	r0, [pc, #20]	; (8001d64 <MX_USART2_UART_Init+0x4c>)
 8001d50:	f003 fd98 	bl	8005884 <HAL_UART_Init>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d5a:	f000 f8b9 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	200004ac 	.word	0x200004ac
 8001d68:	40004400 	.word	0x40004400

08001d6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	607b      	str	r3, [r7, #4]
 8001d76:	4b0c      	ldr	r3, [pc, #48]	; (8001da8 <MX_DMA_Init+0x3c>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	4a0b      	ldr	r2, [pc, #44]	; (8001da8 <MX_DMA_Init+0x3c>)
 8001d7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d80:	6313      	str	r3, [r2, #48]	; 0x30
 8001d82:	4b09      	ldr	r3, [pc, #36]	; (8001da8 <MX_DMA_Init+0x3c>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d8a:	607b      	str	r3, [r7, #4]
 8001d8c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001d8e:	2200      	movs	r2, #0
 8001d90:	2100      	movs	r1, #0
 8001d92:	2039      	movs	r0, #57	; 0x39
 8001d94:	f001 f8cd 	bl	8002f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001d98:	2039      	movs	r0, #57	; 0x39
 8001d9a:	f001 f8e6 	bl	8002f6a <HAL_NVIC_EnableIRQ>

}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40023800 	.word	0x40023800

08001dac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08a      	sub	sp, #40	; 0x28
 8001db0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db2:	f107 0314 	add.w	r3, r7, #20
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	605a      	str	r2, [r3, #4]
 8001dbc:	609a      	str	r2, [r3, #8]
 8001dbe:	60da      	str	r2, [r3, #12]
 8001dc0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	613b      	str	r3, [r7, #16]
 8001dc6:	4b31      	ldr	r3, [pc, #196]	; (8001e8c <MX_GPIO_Init+0xe0>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	4a30      	ldr	r2, [pc, #192]	; (8001e8c <MX_GPIO_Init+0xe0>)
 8001dcc:	f043 0304 	orr.w	r3, r3, #4
 8001dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd2:	4b2e      	ldr	r3, [pc, #184]	; (8001e8c <MX_GPIO_Init+0xe0>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd6:	f003 0304 	and.w	r3, r3, #4
 8001dda:	613b      	str	r3, [r7, #16]
 8001ddc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	4b2a      	ldr	r3, [pc, #168]	; (8001e8c <MX_GPIO_Init+0xe0>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de6:	4a29      	ldr	r2, [pc, #164]	; (8001e8c <MX_GPIO_Init+0xe0>)
 8001de8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dec:	6313      	str	r3, [r2, #48]	; 0x30
 8001dee:	4b27      	ldr	r3, [pc, #156]	; (8001e8c <MX_GPIO_Init+0xe0>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001df6:	60fb      	str	r3, [r7, #12]
 8001df8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	4b23      	ldr	r3, [pc, #140]	; (8001e8c <MX_GPIO_Init+0xe0>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	4a22      	ldr	r2, [pc, #136]	; (8001e8c <MX_GPIO_Init+0xe0>)
 8001e04:	f043 0301 	orr.w	r3, r3, #1
 8001e08:	6313      	str	r3, [r2, #48]	; 0x30
 8001e0a:	4b20      	ldr	r3, [pc, #128]	; (8001e8c <MX_GPIO_Init+0xe0>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	60bb      	str	r3, [r7, #8]
 8001e14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e16:	2300      	movs	r3, #0
 8001e18:	607b      	str	r3, [r7, #4]
 8001e1a:	4b1c      	ldr	r3, [pc, #112]	; (8001e8c <MX_GPIO_Init+0xe0>)
 8001e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1e:	4a1b      	ldr	r2, [pc, #108]	; (8001e8c <MX_GPIO_Init+0xe0>)
 8001e20:	f043 0302 	orr.w	r3, r3, #2
 8001e24:	6313      	str	r3, [r2, #48]	; 0x30
 8001e26:	4b19      	ldr	r3, [pc, #100]	; (8001e8c <MX_GPIO_Init+0xe0>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2a:	f003 0302 	and.w	r3, r3, #2
 8001e2e:	607b      	str	r3, [r7, #4]
 8001e30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001e32:	2200      	movs	r2, #0
 8001e34:	2120      	movs	r1, #32
 8001e36:	4816      	ldr	r0, [pc, #88]	; (8001e90 <MX_GPIO_Init+0xe4>)
 8001e38:	f001 fdc8 	bl	80039cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e42:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001e46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e4c:	f107 0314 	add.w	r3, r7, #20
 8001e50:	4619      	mov	r1, r3
 8001e52:	4810      	ldr	r0, [pc, #64]	; (8001e94 <MX_GPIO_Init+0xe8>)
 8001e54:	f001 fc36 	bl	80036c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001e58:	2320      	movs	r3, #32
 8001e5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e64:	2300      	movs	r3, #0
 8001e66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001e68:	f107 0314 	add.w	r3, r7, #20
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4808      	ldr	r0, [pc, #32]	; (8001e90 <MX_GPIO_Init+0xe4>)
 8001e70:	f001 fc28 	bl	80036c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001e74:	2200      	movs	r2, #0
 8001e76:	2100      	movs	r1, #0
 8001e78:	2028      	movs	r0, #40	; 0x28
 8001e7a:	f001 f85a 	bl	8002f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e7e:	2028      	movs	r0, #40	; 0x28
 8001e80:	f001 f873 	bl	8002f6a <HAL_NVIC_EnableIRQ>

}
 8001e84:	bf00      	nop
 8001e86:	3728      	adds	r7, #40	; 0x28
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	40020000 	.word	0x40020000
 8001e94:	40020800 	.word	0x40020800

08001e98 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	80fb      	strh	r3, [r7, #6]
	int newBri = get_brightness() + 5;
 8001ea2:	f7ff faab 	bl	80013fc <get_brightness>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	3305      	adds	r3, #5
 8001eaa:	60fb      	str	r3, [r7, #12]
	if (newBri > 45) {
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2b2d      	cmp	r3, #45	; 0x2d
 8001eb0:	dd01      	ble.n	8001eb6 <HAL_GPIO_EXTI_Callback+0x1e>
		newBri = 0;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
	}

	set_brightness(newBri);
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	f7ff fa88 	bl	80013cc <set_brightness>
	logf("set_brightness: %d\n",newBri);
 8001ebc:	68f9      	ldr	r1, [r7, #12]
 8001ebe:	4803      	ldr	r0, [pc, #12]	; (8001ecc <HAL_GPIO_EXTI_Callback+0x34>)
 8001ec0:	f7ff f976 	bl	80011b0 <WAsys_logf>
}
 8001ec4:	bf00      	nop
 8001ec6:	3710      	adds	r7, #16
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	0800a22c 	.word	0x0800a22c

08001ed0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ed4:	b672      	cpsid	i
}
 8001ed6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ed8:	e7fe      	b.n	8001ed8 <Error_Handler+0x8>
	...

08001edc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	607b      	str	r3, [r7, #4]
 8001ee6:	4b10      	ldr	r3, [pc, #64]	; (8001f28 <HAL_MspInit+0x4c>)
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eea:	4a0f      	ldr	r2, [pc, #60]	; (8001f28 <HAL_MspInit+0x4c>)
 8001eec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ef0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ef2:	4b0d      	ldr	r3, [pc, #52]	; (8001f28 <HAL_MspInit+0x4c>)
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001efa:	607b      	str	r3, [r7, #4]
 8001efc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	603b      	str	r3, [r7, #0]
 8001f02:	4b09      	ldr	r3, [pc, #36]	; (8001f28 <HAL_MspInit+0x4c>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f06:	4a08      	ldr	r2, [pc, #32]	; (8001f28 <HAL_MspInit+0x4c>)
 8001f08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f0e:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <HAL_MspInit+0x4c>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f16:	603b      	str	r3, [r7, #0]
 8001f18:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f1a:	2007      	movs	r0, #7
 8001f1c:	f000 fffe 	bl	8002f1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f20:	bf00      	nop
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40023800 	.word	0x40023800

08001f2c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b08a      	sub	sp, #40	; 0x28
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f34:	f107 0314 	add.w	r3, r7, #20
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]
 8001f42:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a17      	ldr	r2, [pc, #92]	; (8001fa8 <HAL_ADC_MspInit+0x7c>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d127      	bne.n	8001f9e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	4b16      	ldr	r3, [pc, #88]	; (8001fac <HAL_ADC_MspInit+0x80>)
 8001f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f56:	4a15      	ldr	r2, [pc, #84]	; (8001fac <HAL_ADC_MspInit+0x80>)
 8001f58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f5c:	6453      	str	r3, [r2, #68]	; 0x44
 8001f5e:	4b13      	ldr	r3, [pc, #76]	; (8001fac <HAL_ADC_MspInit+0x80>)
 8001f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f66:	613b      	str	r3, [r7, #16]
 8001f68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	60fb      	str	r3, [r7, #12]
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	; (8001fac <HAL_ADC_MspInit+0x80>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f72:	4a0e      	ldr	r2, [pc, #56]	; (8001fac <HAL_ADC_MspInit+0x80>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7a:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <HAL_ADC_MspInit+0x80>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f86:	2301      	movs	r3, #1
 8001f88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f92:	f107 0314 	add.w	r3, r7, #20
 8001f96:	4619      	mov	r1, r3
 8001f98:	4805      	ldr	r0, [pc, #20]	; (8001fb0 <HAL_ADC_MspInit+0x84>)
 8001f9a:	f001 fb93 	bl	80036c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f9e:	bf00      	nop
 8001fa0:	3728      	adds	r7, #40	; 0x28
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40012000 	.word	0x40012000
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40020000 	.word	0x40020000

08001fb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a30      	ldr	r2, [pc, #192]	; (8002084 <HAL_TIM_Base_MspInit+0xd0>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d13f      	bne.n	8002046 <HAL_TIM_Base_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	4b2f      	ldr	r3, [pc, #188]	; (8002088 <HAL_TIM_Base_MspInit+0xd4>)
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fce:	4a2e      	ldr	r2, [pc, #184]	; (8002088 <HAL_TIM_Base_MspInit+0xd4>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	6453      	str	r3, [r2, #68]	; 0x44
 8001fd6:	4b2c      	ldr	r3, [pc, #176]	; (8002088 <HAL_TIM_Base_MspInit+0xd4>)
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 8001fe2:	4b2a      	ldr	r3, [pc, #168]	; (800208c <HAL_TIM_Base_MspInit+0xd8>)
 8001fe4:	4a2a      	ldr	r2, [pc, #168]	; (8002090 <HAL_TIM_Base_MspInit+0xdc>)
 8001fe6:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8001fe8:	4b28      	ldr	r3, [pc, #160]	; (800208c <HAL_TIM_Base_MspInit+0xd8>)
 8001fea:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8001fee:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ff0:	4b26      	ldr	r3, [pc, #152]	; (800208c <HAL_TIM_Base_MspInit+0xd8>)
 8001ff2:	2240      	movs	r2, #64	; 0x40
 8001ff4:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ff6:	4b25      	ldr	r3, [pc, #148]	; (800208c <HAL_TIM_Base_MspInit+0xd8>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001ffc:	4b23      	ldr	r3, [pc, #140]	; (800208c <HAL_TIM_Base_MspInit+0xd8>)
 8001ffe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002002:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002004:	4b21      	ldr	r3, [pc, #132]	; (800208c <HAL_TIM_Base_MspInit+0xd8>)
 8002006:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800200a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800200c:	4b1f      	ldr	r3, [pc, #124]	; (800208c <HAL_TIM_Base_MspInit+0xd8>)
 800200e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002012:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8002014:	4b1d      	ldr	r3, [pc, #116]	; (800208c <HAL_TIM_Base_MspInit+0xd8>)
 8002016:	f44f 7280 	mov.w	r2, #256	; 0x100
 800201a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800201c:	4b1b      	ldr	r3, [pc, #108]	; (800208c <HAL_TIM_Base_MspInit+0xd8>)
 800201e:	2200      	movs	r2, #0
 8002020:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002022:	4b1a      	ldr	r3, [pc, #104]	; (800208c <HAL_TIM_Base_MspInit+0xd8>)
 8002024:	2200      	movs	r2, #0
 8002026:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8002028:	4818      	ldr	r0, [pc, #96]	; (800208c <HAL_TIM_Base_MspInit+0xd8>)
 800202a:	f000 ffb9 	bl	8002fa0 <HAL_DMA_Init>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8002034:	f7ff ff4c 	bl	8001ed0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a14      	ldr	r2, [pc, #80]	; (800208c <HAL_TIM_Base_MspInit+0xd8>)
 800203c:	625a      	str	r2, [r3, #36]	; 0x24
 800203e:	4a13      	ldr	r2, [pc, #76]	; (800208c <HAL_TIM_Base_MspInit+0xd8>)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002044:	e01a      	b.n	800207c <HAL_TIM_Base_MspInit+0xc8>
  else if(htim_base->Instance==TIM3)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a12      	ldr	r2, [pc, #72]	; (8002094 <HAL_TIM_Base_MspInit+0xe0>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d115      	bne.n	800207c <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002050:	2300      	movs	r3, #0
 8002052:	60bb      	str	r3, [r7, #8]
 8002054:	4b0c      	ldr	r3, [pc, #48]	; (8002088 <HAL_TIM_Base_MspInit+0xd4>)
 8002056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002058:	4a0b      	ldr	r2, [pc, #44]	; (8002088 <HAL_TIM_Base_MspInit+0xd4>)
 800205a:	f043 0302 	orr.w	r3, r3, #2
 800205e:	6413      	str	r3, [r2, #64]	; 0x40
 8002060:	4b09      	ldr	r3, [pc, #36]	; (8002088 <HAL_TIM_Base_MspInit+0xd4>)
 8002062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002064:	f003 0302 	and.w	r3, r3, #2
 8002068:	60bb      	str	r3, [r7, #8]
 800206a:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800206c:	2200      	movs	r2, #0
 800206e:	2100      	movs	r1, #0
 8002070:	201d      	movs	r0, #29
 8002072:	f000 ff5e 	bl	8002f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002076:	201d      	movs	r0, #29
 8002078:	f000 ff77 	bl	8002f6a <HAL_NVIC_EnableIRQ>
}
 800207c:	bf00      	nop
 800207e:	3710      	adds	r7, #16
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	40010000 	.word	0x40010000
 8002088:	40023800 	.word	0x40023800
 800208c:	20000374 	.word	0x20000374
 8002090:	40026428 	.word	0x40026428
 8002094:	40000400 	.word	0x40000400

08002098 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b088      	sub	sp, #32
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a0:	f107 030c 	add.w	r3, r7, #12
 80020a4:	2200      	movs	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	609a      	str	r2, [r3, #8]
 80020ac:	60da      	str	r2, [r3, #12]
 80020ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a12      	ldr	r2, [pc, #72]	; (8002100 <HAL_TIM_MspPostInit+0x68>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d11e      	bne.n	80020f8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	4b11      	ldr	r3, [pc, #68]	; (8002104 <HAL_TIM_MspPostInit+0x6c>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	4a10      	ldr	r2, [pc, #64]	; (8002104 <HAL_TIM_MspPostInit+0x6c>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ca:	4b0e      	ldr	r3, [pc, #56]	; (8002104 <HAL_TIM_MspPostInit+0x6c>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	60bb      	str	r3, [r7, #8]
 80020d4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80020d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020dc:	2302      	movs	r3, #2
 80020de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e4:	2300      	movs	r3, #0
 80020e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020e8:	2301      	movs	r3, #1
 80020ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ec:	f107 030c 	add.w	r3, r7, #12
 80020f0:	4619      	mov	r1, r3
 80020f2:	4805      	ldr	r0, [pc, #20]	; (8002108 <HAL_TIM_MspPostInit+0x70>)
 80020f4:	f001 fae6 	bl	80036c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80020f8:	bf00      	nop
 80020fa:	3720      	adds	r7, #32
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40010000 	.word	0x40010000
 8002104:	40023800 	.word	0x40023800
 8002108:	40020000 	.word	0x40020000

0800210c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b08a      	sub	sp, #40	; 0x28
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002114:	f107 0314 	add.w	r3, r7, #20
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a19      	ldr	r2, [pc, #100]	; (8002190 <HAL_UART_MspInit+0x84>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d12b      	bne.n	8002186 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	613b      	str	r3, [r7, #16]
 8002132:	4b18      	ldr	r3, [pc, #96]	; (8002194 <HAL_UART_MspInit+0x88>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	4a17      	ldr	r2, [pc, #92]	; (8002194 <HAL_UART_MspInit+0x88>)
 8002138:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800213c:	6413      	str	r3, [r2, #64]	; 0x40
 800213e:	4b15      	ldr	r3, [pc, #84]	; (8002194 <HAL_UART_MspInit+0x88>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002146:	613b      	str	r3, [r7, #16]
 8002148:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	4b11      	ldr	r3, [pc, #68]	; (8002194 <HAL_UART_MspInit+0x88>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	4a10      	ldr	r2, [pc, #64]	; (8002194 <HAL_UART_MspInit+0x88>)
 8002154:	f043 0301 	orr.w	r3, r3, #1
 8002158:	6313      	str	r3, [r2, #48]	; 0x30
 800215a:	4b0e      	ldr	r3, [pc, #56]	; (8002194 <HAL_UART_MspInit+0x88>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	f003 0301 	and.w	r3, r3, #1
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002166:	230c      	movs	r3, #12
 8002168:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216a:	2302      	movs	r3, #2
 800216c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216e:	2300      	movs	r3, #0
 8002170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002172:	2303      	movs	r3, #3
 8002174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002176:	2307      	movs	r3, #7
 8002178:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217a:	f107 0314 	add.w	r3, r7, #20
 800217e:	4619      	mov	r1, r3
 8002180:	4805      	ldr	r0, [pc, #20]	; (8002198 <HAL_UART_MspInit+0x8c>)
 8002182:	f001 fa9f 	bl	80036c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002186:	bf00      	nop
 8002188:	3728      	adds	r7, #40	; 0x28
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40004400 	.word	0x40004400
 8002194:	40023800 	.word	0x40023800
 8002198:	40020000 	.word	0x40020000

0800219c <MAP>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t MAP(int x, int in_min, int in_max, int out_min, int out_max)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
 80021a8:	603b      	str	r3, [r7, #0]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	69b9      	ldr	r1, [r7, #24]
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	1a8a      	subs	r2, r1, r2
 80021b6:	fb02 f203 	mul.w	r2, r2, r3
 80021ba:	6879      	ldr	r1, [r7, #4]
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	1acb      	subs	r3, r1, r3
 80021c0:	fb92 f2f3 	sdiv	r2, r2, r3
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	4413      	add	r3, r2
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3714      	adds	r7, #20
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021d8:	e7fe      	b.n	80021d8 <NMI_Handler+0x4>

080021da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021da:	b480      	push	{r7}
 80021dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021de:	e7fe      	b.n	80021de <HardFault_Handler+0x4>

080021e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021e4:	e7fe      	b.n	80021e4 <MemManage_Handler+0x4>

080021e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021e6:	b480      	push	{r7}
 80021e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021ea:	e7fe      	b.n	80021ea <BusFault_Handler+0x4>

080021ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021f0:	e7fe      	b.n	80021f0 <UsageFault_Handler+0x4>

080021f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021f2:	b480      	push	{r7}
 80021f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021f6:	bf00      	nop
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002204:	bf00      	nop
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800220e:	b480      	push	{r7}
 8002210:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002212:	bf00      	nop
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002220:	f000 f9aa 	bl	8002578 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002224:	bf00      	nop
 8002226:	bd80      	pop	{r7, pc}

08002228 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  needsResync = 1;
 800222c:	4b03      	ldr	r3, [pc, #12]	; (800223c <TIM3_IRQHandler+0x14>)
 800222e:	2201      	movs	r2, #1
 8002230:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002232:	4803      	ldr	r0, [pc, #12]	; (8002240 <TIM3_IRQHandler+0x18>)
 8002234:	f002 fbf2 	bl	8004a1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  //logf("Br: %d - raw: %d\r\n", outB, raw);
  /* USER CODE END TIM3_IRQn 1 */
}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}
 800223c:	20000008 	.word	0x20000008
 8002240:	200003d4 	.word	0x200003d4

08002244 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002248:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800224c:	f001 fbd8 	bl	8003a00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002250:	bf00      	nop
 8002252:	bd80      	pop	{r7, pc}

08002254 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8002258:	4802      	ldr	r0, [pc, #8]	; (8002264 <DMA2_Stream1_IRQHandler+0x10>)
 800225a:	f000 ffc9 	bl	80031f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20000374 	.word	0x20000374

08002268 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
	return 1;
 800226c:	2301      	movs	r3, #1
}
 800226e:	4618      	mov	r0, r3
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <_kill>:

int _kill(int pid, int sig)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002282:	f003 fe15 	bl	8005eb0 <__errno>
 8002286:	4603      	mov	r3, r0
 8002288:	2216      	movs	r2, #22
 800228a:	601a      	str	r2, [r3, #0]
	return -1;
 800228c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002290:	4618      	mov	r0, r3
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <_exit>:

void _exit (int status)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80022a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f7ff ffe7 	bl	8002278 <_kill>
	while (1) {}		/* Make sure we hang here */
 80022aa:	e7fe      	b.n	80022aa <_exit+0x12>

080022ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b8:	2300      	movs	r3, #0
 80022ba:	617b      	str	r3, [r7, #20]
 80022bc:	e00a      	b.n	80022d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80022be:	f3af 8000 	nop.w
 80022c2:	4601      	mov	r1, r0
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	1c5a      	adds	r2, r3, #1
 80022c8:	60ba      	str	r2, [r7, #8]
 80022ca:	b2ca      	uxtb	r2, r1
 80022cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	3301      	adds	r3, #1
 80022d2:	617b      	str	r3, [r7, #20]
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	429a      	cmp	r2, r3
 80022da:	dbf0      	blt.n	80022be <_read+0x12>
	}

return len;
 80022dc:	687b      	ldr	r3, [r7, #4]
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3718      	adds	r7, #24
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b086      	sub	sp, #24
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	60f8      	str	r0, [r7, #12]
 80022ee:	60b9      	str	r1, [r7, #8]
 80022f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]
 80022f6:	e009      	b.n	800230c <_write+0x26>
	{
		__io_putchar(*ptr++);
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	1c5a      	adds	r2, r3, #1
 80022fc:	60ba      	str	r2, [r7, #8]
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	4618      	mov	r0, r3
 8002302:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	3301      	adds	r3, #1
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	697a      	ldr	r2, [r7, #20]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	429a      	cmp	r2, r3
 8002312:	dbf1      	blt.n	80022f8 <_write+0x12>
	}
	return len;
 8002314:	687b      	ldr	r3, [r7, #4]
}
 8002316:	4618      	mov	r0, r3
 8002318:	3718      	adds	r7, #24
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <_close>:

int _close(int file)
{
 800231e:	b480      	push	{r7}
 8002320:	b083      	sub	sp, #12
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
	return -1;
 8002326:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800232a:	4618      	mov	r0, r3
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr

08002336 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002336:	b480      	push	{r7}
 8002338:	b083      	sub	sp, #12
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
 800233e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002346:	605a      	str	r2, [r3, #4]
	return 0;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr

08002356 <_isatty>:

int _isatty(int file)
{
 8002356:	b480      	push	{r7}
 8002358:	b083      	sub	sp, #12
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
	return 1;
 800235e:	2301      	movs	r3, #1
}
 8002360:	4618      	mov	r0, r3
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
	return 0;
 8002378:	2300      	movs	r3, #0
}
 800237a:	4618      	mov	r0, r3
 800237c:	3714      	adds	r7, #20
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
	...

08002388 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002390:	4a14      	ldr	r2, [pc, #80]	; (80023e4 <_sbrk+0x5c>)
 8002392:	4b15      	ldr	r3, [pc, #84]	; (80023e8 <_sbrk+0x60>)
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800239c:	4b13      	ldr	r3, [pc, #76]	; (80023ec <_sbrk+0x64>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d102      	bne.n	80023aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023a4:	4b11      	ldr	r3, [pc, #68]	; (80023ec <_sbrk+0x64>)
 80023a6:	4a12      	ldr	r2, [pc, #72]	; (80023f0 <_sbrk+0x68>)
 80023a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023aa:	4b10      	ldr	r3, [pc, #64]	; (80023ec <_sbrk+0x64>)
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4413      	add	r3, r2
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d207      	bcs.n	80023c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023b8:	f003 fd7a 	bl	8005eb0 <__errno>
 80023bc:	4603      	mov	r3, r0
 80023be:	220c      	movs	r2, #12
 80023c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023c6:	e009      	b.n	80023dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023c8:	4b08      	ldr	r3, [pc, #32]	; (80023ec <_sbrk+0x64>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ce:	4b07      	ldr	r3, [pc, #28]	; (80023ec <_sbrk+0x64>)
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4413      	add	r3, r2
 80023d6:	4a05      	ldr	r2, [pc, #20]	; (80023ec <_sbrk+0x64>)
 80023d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023da:	68fb      	ldr	r3, [r7, #12]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3718      	adds	r7, #24
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	20020000 	.word	0x20020000
 80023e8:	00000400 	.word	0x00000400
 80023ec:	200002f4 	.word	0x200002f4
 80023f0:	20000508 	.word	0x20000508

080023f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023f8:	4b06      	ldr	r3, [pc, #24]	; (8002414 <SystemInit+0x20>)
 80023fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023fe:	4a05      	ldr	r2, [pc, #20]	; (8002414 <SystemInit+0x20>)
 8002400:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002404:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	e000ed00 	.word	0xe000ed00

08002418 <rainbow_effect_fade>:
#include "color_utils.h"

uint8_t ang = 0;
const uint8_t angle_difference = 11;

void rainbow_effect_fade() {
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < NUM_PIXELS; i++) {
 800241e:	2300      	movs	r3, #0
 8002420:	71fb      	strb	r3, [r7, #7]
 8002422:	e01c      	b.n	800245e <rainbow_effect_fade+0x46>
		uint32_t rgb_color = hsl_to_rgb(ang + (i * angle_difference), 255, 127);
 8002424:	220b      	movs	r2, #11
 8002426:	79fb      	ldrb	r3, [r7, #7]
 8002428:	fb13 f302 	smulbb	r3, r3, r2
 800242c:	b2da      	uxtb	r2, r3
 800242e:	4b13      	ldr	r3, [pc, #76]	; (800247c <rainbow_effect_fade+0x64>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	4413      	add	r3, r2
 8002434:	b2db      	uxtb	r3, r3
 8002436:	227f      	movs	r2, #127	; 0x7f
 8002438:	21ff      	movs	r1, #255	; 0xff
 800243a:	4618      	mov	r0, r3
 800243c:	f7fe ff00 	bl	8001240 <hsl_to_rgb>
 8002440:	6038      	str	r0, [r7, #0]
		led_set_RGB(i, (rgb_color >> 16) & 0xFF, (rgb_color >> 8) & 0xFF, rgb_color & 0xFF);
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	0c1b      	lsrs	r3, r3, #16
 8002446:	b2d9      	uxtb	r1, r3
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	0a1b      	lsrs	r3, r3, #8
 800244c:	b2da      	uxtb	r2, r3
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	b2db      	uxtb	r3, r3
 8002452:	79f8      	ldrb	r0, [r7, #7]
 8002454:	f7fe ffe0 	bl	8001418 <led_set_RGB>
	for(uint8_t i = 0; i < NUM_PIXELS; i++) {
 8002458:	79fb      	ldrb	r3, [r7, #7]
 800245a:	3301      	adds	r3, #1
 800245c:	71fb      	strb	r3, [r7, #7]
 800245e:	79fb      	ldrb	r3, [r7, #7]
 8002460:	2b07      	cmp	r3, #7
 8002462:	d9df      	bls.n	8002424 <rainbow_effect_fade+0xc>
	}
  	++ang;
 8002464:	4b05      	ldr	r3, [pc, #20]	; (800247c <rainbow_effect_fade+0x64>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	3301      	adds	r3, #1
 800246a:	b2da      	uxtb	r2, r3
 800246c:	4b03      	ldr	r3, [pc, #12]	; (800247c <rainbow_effect_fade+0x64>)
 800246e:	701a      	strb	r2, [r3, #0]
  	led_render();
 8002470:	f7ff f880 	bl	8001574 <led_render>
}
 8002474:	bf00      	nop
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	200002f8 	.word	0x200002f8

08002480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002480:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002484:	480d      	ldr	r0, [pc, #52]	; (80024bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002486:	490e      	ldr	r1, [pc, #56]	; (80024c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002488:	4a0e      	ldr	r2, [pc, #56]	; (80024c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800248a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800248c:	e002      	b.n	8002494 <LoopCopyDataInit>

0800248e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800248e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002492:	3304      	adds	r3, #4

08002494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002498:	d3f9      	bcc.n	800248e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800249a:	4a0b      	ldr	r2, [pc, #44]	; (80024c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800249c:	4c0b      	ldr	r4, [pc, #44]	; (80024cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800249e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a0:	e001      	b.n	80024a6 <LoopFillZerobss>

080024a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024a4:	3204      	adds	r2, #4

080024a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024a8:	d3fb      	bcc.n	80024a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80024aa:	f7ff ffa3 	bl	80023f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024ae:	f003 fecf 	bl	8006250 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024b2:	f7ff fa39 	bl	8001928 <main>
  bx  lr    
 80024b6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80024b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024c0:	2000024c 	.word	0x2000024c
  ldr r2, =_sidata
 80024c4:	0800a9e8 	.word	0x0800a9e8
  ldr r2, =_sbss
 80024c8:	2000024c 	.word	0x2000024c
  ldr r4, =_ebss
 80024cc:	20000504 	.word	0x20000504

080024d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024d0:	e7fe      	b.n	80024d0 <ADC_IRQHandler>
	...

080024d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024d8:	4b0e      	ldr	r3, [pc, #56]	; (8002514 <HAL_Init+0x40>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a0d      	ldr	r2, [pc, #52]	; (8002514 <HAL_Init+0x40>)
 80024de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024e4:	4b0b      	ldr	r3, [pc, #44]	; (8002514 <HAL_Init+0x40>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a0a      	ldr	r2, [pc, #40]	; (8002514 <HAL_Init+0x40>)
 80024ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024f0:	4b08      	ldr	r3, [pc, #32]	; (8002514 <HAL_Init+0x40>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a07      	ldr	r2, [pc, #28]	; (8002514 <HAL_Init+0x40>)
 80024f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024fc:	2003      	movs	r0, #3
 80024fe:	f000 fd0d 	bl	8002f1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002502:	2000      	movs	r0, #0
 8002504:	f000 f808 	bl	8002518 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002508:	f7ff fce8 	bl	8001edc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40023c00 	.word	0x40023c00

08002518 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002520:	4b12      	ldr	r3, [pc, #72]	; (800256c <HAL_InitTick+0x54>)
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	4b12      	ldr	r3, [pc, #72]	; (8002570 <HAL_InitTick+0x58>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	4619      	mov	r1, r3
 800252a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800252e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002532:	fbb2 f3f3 	udiv	r3, r2, r3
 8002536:	4618      	mov	r0, r3
 8002538:	f000 fd25 	bl	8002f86 <HAL_SYSTICK_Config>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e00e      	b.n	8002564 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2b0f      	cmp	r3, #15
 800254a:	d80a      	bhi.n	8002562 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800254c:	2200      	movs	r2, #0
 800254e:	6879      	ldr	r1, [r7, #4]
 8002550:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002554:	f000 fced 	bl	8002f32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002558:	4a06      	ldr	r2, [pc, #24]	; (8002574 <HAL_InitTick+0x5c>)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800255e:	2300      	movs	r3, #0
 8002560:	e000      	b.n	8002564 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
}
 8002564:	4618      	mov	r0, r3
 8002566:	3708      	adds	r7, #8
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20000010 	.word	0x20000010
 8002570:	20000018 	.word	0x20000018
 8002574:	20000014 	.word	0x20000014

08002578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800257c:	4b06      	ldr	r3, [pc, #24]	; (8002598 <HAL_IncTick+0x20>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	461a      	mov	r2, r3
 8002582:	4b06      	ldr	r3, [pc, #24]	; (800259c <HAL_IncTick+0x24>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4413      	add	r3, r2
 8002588:	4a04      	ldr	r2, [pc, #16]	; (800259c <HAL_IncTick+0x24>)
 800258a:	6013      	str	r3, [r2, #0]
}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	20000018 	.word	0x20000018
 800259c:	200004f0 	.word	0x200004f0

080025a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  return uwTick;
 80025a4:	4b03      	ldr	r3, [pc, #12]	; (80025b4 <HAL_GetTick+0x14>)
 80025a6:	681b      	ldr	r3, [r3, #0]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	200004f0 	.word	0x200004f0

080025b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025c0:	f7ff ffee 	bl	80025a0 <HAL_GetTick>
 80025c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025d0:	d005      	beq.n	80025de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025d2:	4b0a      	ldr	r3, [pc, #40]	; (80025fc <HAL_Delay+0x44>)
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	461a      	mov	r2, r3
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	4413      	add	r3, r2
 80025dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025de:	bf00      	nop
 80025e0:	f7ff ffde 	bl	80025a0 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	68fa      	ldr	r2, [r7, #12]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d8f7      	bhi.n	80025e0 <HAL_Delay+0x28>
  {
  }
}
 80025f0:	bf00      	nop
 80025f2:	bf00      	nop
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20000018 	.word	0x20000018

08002600 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002608:	2300      	movs	r3, #0
 800260a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e033      	b.n	800267e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261a:	2b00      	cmp	r3, #0
 800261c:	d109      	bne.n	8002632 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f7ff fc84 	bl	8001f2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	f003 0310 	and.w	r3, r3, #16
 800263a:	2b00      	cmp	r3, #0
 800263c:	d118      	bne.n	8002670 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002642:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002646:	f023 0302 	bic.w	r3, r3, #2
 800264a:	f043 0202 	orr.w	r2, r3, #2
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f000 fa96 	bl	8002b84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002662:	f023 0303 	bic.w	r3, r3, #3
 8002666:	f043 0201 	orr.w	r2, r3, #1
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	641a      	str	r2, [r3, #64]	; 0x40
 800266e:	e001      	b.n	8002674 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800267c:	7bfb      	ldrb	r3, [r7, #15]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
	...

08002688 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002690:	2300      	movs	r3, #0
 8002692:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800269a:	2b01      	cmp	r3, #1
 800269c:	d101      	bne.n	80026a2 <HAL_ADC_Start+0x1a>
 800269e:	2302      	movs	r3, #2
 80026a0:	e097      	b.n	80027d2 <HAL_ADC_Start+0x14a>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2201      	movs	r2, #1
 80026a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d018      	beq.n	80026ea <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	689a      	ldr	r2, [r3, #8]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 0201 	orr.w	r2, r2, #1
 80026c6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026c8:	4b45      	ldr	r3, [pc, #276]	; (80027e0 <HAL_ADC_Start+0x158>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a45      	ldr	r2, [pc, #276]	; (80027e4 <HAL_ADC_Start+0x15c>)
 80026ce:	fba2 2303 	umull	r2, r3, r2, r3
 80026d2:	0c9a      	lsrs	r2, r3, #18
 80026d4:	4613      	mov	r3, r2
 80026d6:	005b      	lsls	r3, r3, #1
 80026d8:	4413      	add	r3, r2
 80026da:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80026dc:	e002      	b.n	80026e4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	3b01      	subs	r3, #1
 80026e2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d1f9      	bne.n	80026de <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d15f      	bne.n	80027b8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002700:	f023 0301 	bic.w	r3, r3, #1
 8002704:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002716:	2b00      	cmp	r3, #0
 8002718:	d007      	beq.n	800272a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002722:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002732:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002736:	d106      	bne.n	8002746 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273c:	f023 0206 	bic.w	r2, r3, #6
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	645a      	str	r2, [r3, #68]	; 0x44
 8002744:	e002      	b.n	800274c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002754:	4b24      	ldr	r3, [pc, #144]	; (80027e8 <HAL_ADC_Start+0x160>)
 8002756:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002760:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f003 031f 	and.w	r3, r3, #31
 800276a:	2b00      	cmp	r3, #0
 800276c:	d10f      	bne.n	800278e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d129      	bne.n	80027d0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	689a      	ldr	r2, [r3, #8]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800278a:	609a      	str	r2, [r3, #8]
 800278c:	e020      	b.n	80027d0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a16      	ldr	r2, [pc, #88]	; (80027ec <HAL_ADC_Start+0x164>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d11b      	bne.n	80027d0 <HAL_ADC_Start+0x148>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d114      	bne.n	80027d0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689a      	ldr	r2, [r3, #8]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027b4:	609a      	str	r2, [r3, #8]
 80027b6:	e00b      	b.n	80027d0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027bc:	f043 0210 	orr.w	r2, r3, #16
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c8:	f043 0201 	orr.w	r2, r3, #1
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	20000010 	.word	0x20000010
 80027e4:	431bde83 	.word	0x431bde83
 80027e8:	40012300 	.word	0x40012300
 80027ec:	40012000 	.word	0x40012000

080027f0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80027fa:	2300      	movs	r3, #0
 80027fc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002808:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800280c:	d113      	bne.n	8002836 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002818:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800281c:	d10b      	bne.n	8002836 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002822:	f043 0220 	orr.w	r2, r3, #32
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e063      	b.n	80028fe <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002836:	f7ff feb3 	bl	80025a0 <HAL_GetTick>
 800283a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800283c:	e021      	b.n	8002882 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002844:	d01d      	beq.n	8002882 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d007      	beq.n	800285c <HAL_ADC_PollForConversion+0x6c>
 800284c:	f7ff fea8 	bl	80025a0 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	429a      	cmp	r2, r3
 800285a:	d212      	bcs.n	8002882 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b02      	cmp	r3, #2
 8002868:	d00b      	beq.n	8002882 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286e:	f043 0204 	orr.w	r2, r3, #4
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e03d      	b.n	80028fe <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b02      	cmp	r3, #2
 800288e:	d1d6      	bne.n	800283e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f06f 0212 	mvn.w	r2, #18
 8002898:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d123      	bne.n	80028fc <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d11f      	bne.n	80028fc <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d006      	beq.n	80028d8 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d111      	bne.n	80028fc <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d105      	bne.n	80028fc <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f4:	f043 0201 	orr.w	r2, r3, #1
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3710      	adds	r7, #16
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002906:	b480      	push	{r7}
 8002908:	b083      	sub	sp, #12
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002914:	4618      	mov	r0, r3
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800292a:	2300      	movs	r3, #0
 800292c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002934:	2b01      	cmp	r3, #1
 8002936:	d101      	bne.n	800293c <HAL_ADC_ConfigChannel+0x1c>
 8002938:	2302      	movs	r3, #2
 800293a:	e113      	b.n	8002b64 <HAL_ADC_ConfigChannel+0x244>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2b09      	cmp	r3, #9
 800294a:	d925      	bls.n	8002998 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	68d9      	ldr	r1, [r3, #12]
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	b29b      	uxth	r3, r3
 8002958:	461a      	mov	r2, r3
 800295a:	4613      	mov	r3, r2
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	4413      	add	r3, r2
 8002960:	3b1e      	subs	r3, #30
 8002962:	2207      	movs	r2, #7
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	43da      	mvns	r2, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	400a      	ands	r2, r1
 8002970:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68d9      	ldr	r1, [r3, #12]
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	689a      	ldr	r2, [r3, #8]
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	b29b      	uxth	r3, r3
 8002982:	4618      	mov	r0, r3
 8002984:	4603      	mov	r3, r0
 8002986:	005b      	lsls	r3, r3, #1
 8002988:	4403      	add	r3, r0
 800298a:	3b1e      	subs	r3, #30
 800298c:	409a      	lsls	r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	430a      	orrs	r2, r1
 8002994:	60da      	str	r2, [r3, #12]
 8002996:	e022      	b.n	80029de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	6919      	ldr	r1, [r3, #16]
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	461a      	mov	r2, r3
 80029a6:	4613      	mov	r3, r2
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	4413      	add	r3, r2
 80029ac:	2207      	movs	r2, #7
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	43da      	mvns	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	400a      	ands	r2, r1
 80029ba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	6919      	ldr	r1, [r3, #16]
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	689a      	ldr	r2, [r3, #8]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	4618      	mov	r0, r3
 80029ce:	4603      	mov	r3, r0
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4403      	add	r3, r0
 80029d4:	409a      	lsls	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	430a      	orrs	r2, r1
 80029dc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	2b06      	cmp	r3, #6
 80029e4:	d824      	bhi.n	8002a30 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685a      	ldr	r2, [r3, #4]
 80029f0:	4613      	mov	r3, r2
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	4413      	add	r3, r2
 80029f6:	3b05      	subs	r3, #5
 80029f8:	221f      	movs	r2, #31
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	43da      	mvns	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	400a      	ands	r2, r1
 8002a06:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	4618      	mov	r0, r3
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685a      	ldr	r2, [r3, #4]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	4413      	add	r3, r2
 8002a20:	3b05      	subs	r3, #5
 8002a22:	fa00 f203 	lsl.w	r2, r0, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	635a      	str	r2, [r3, #52]	; 0x34
 8002a2e:	e04c      	b.n	8002aca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2b0c      	cmp	r3, #12
 8002a36:	d824      	bhi.n	8002a82 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	4613      	mov	r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	3b23      	subs	r3, #35	; 0x23
 8002a4a:	221f      	movs	r2, #31
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	43da      	mvns	r2, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	400a      	ands	r2, r1
 8002a58:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	4618      	mov	r0, r3
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685a      	ldr	r2, [r3, #4]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	4413      	add	r3, r2
 8002a72:	3b23      	subs	r3, #35	; 0x23
 8002a74:	fa00 f203 	lsl.w	r2, r0, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	631a      	str	r2, [r3, #48]	; 0x30
 8002a80:	e023      	b.n	8002aca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685a      	ldr	r2, [r3, #4]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4413      	add	r3, r2
 8002a92:	3b41      	subs	r3, #65	; 0x41
 8002a94:	221f      	movs	r2, #31
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43da      	mvns	r2, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	400a      	ands	r2, r1
 8002aa2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685a      	ldr	r2, [r3, #4]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	4413      	add	r3, r2
 8002abc:	3b41      	subs	r3, #65	; 0x41
 8002abe:	fa00 f203 	lsl.w	r2, r0, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002aca:	4b29      	ldr	r3, [pc, #164]	; (8002b70 <HAL_ADC_ConfigChannel+0x250>)
 8002acc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a28      	ldr	r2, [pc, #160]	; (8002b74 <HAL_ADC_ConfigChannel+0x254>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d10f      	bne.n	8002af8 <HAL_ADC_ConfigChannel+0x1d8>
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2b12      	cmp	r3, #18
 8002ade:	d10b      	bne.n	8002af8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a1d      	ldr	r2, [pc, #116]	; (8002b74 <HAL_ADC_ConfigChannel+0x254>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d12b      	bne.n	8002b5a <HAL_ADC_ConfigChannel+0x23a>
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a1c      	ldr	r2, [pc, #112]	; (8002b78 <HAL_ADC_ConfigChannel+0x258>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d003      	beq.n	8002b14 <HAL_ADC_ConfigChannel+0x1f4>
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2b11      	cmp	r3, #17
 8002b12:	d122      	bne.n	8002b5a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a11      	ldr	r2, [pc, #68]	; (8002b78 <HAL_ADC_ConfigChannel+0x258>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d111      	bne.n	8002b5a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b36:	4b11      	ldr	r3, [pc, #68]	; (8002b7c <HAL_ADC_ConfigChannel+0x25c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a11      	ldr	r2, [pc, #68]	; (8002b80 <HAL_ADC_ConfigChannel+0x260>)
 8002b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b40:	0c9a      	lsrs	r2, r3, #18
 8002b42:	4613      	mov	r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	4413      	add	r3, r2
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b4c:	e002      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	3b01      	subs	r3, #1
 8002b52:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1f9      	bne.n	8002b4e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3714      	adds	r7, #20
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr
 8002b70:	40012300 	.word	0x40012300
 8002b74:	40012000 	.word	0x40012000
 8002b78:	10000012 	.word	0x10000012
 8002b7c:	20000010 	.word	0x20000010
 8002b80:	431bde83 	.word	0x431bde83

08002b84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b8c:	4b79      	ldr	r3, [pc, #484]	; (8002d74 <ADC_Init+0x1f0>)
 8002b8e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	431a      	orrs	r2, r3
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	685a      	ldr	r2, [r3, #4]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	6859      	ldr	r1, [r3, #4]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	691b      	ldr	r3, [r3, #16]
 8002bc4:	021a      	lsls	r2, r3, #8
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002bdc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	6859      	ldr	r1, [r3, #4]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689a      	ldr	r2, [r3, #8]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bfe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6899      	ldr	r1, [r3, #8]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	68da      	ldr	r2, [r3, #12]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c16:	4a58      	ldr	r2, [pc, #352]	; (8002d78 <ADC_Init+0x1f4>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d022      	beq.n	8002c62 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	689a      	ldr	r2, [r3, #8]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6899      	ldr	r1, [r3, #8]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	430a      	orrs	r2, r1
 8002c3c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	689a      	ldr	r2, [r3, #8]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	6899      	ldr	r1, [r3, #8]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	609a      	str	r2, [r3, #8]
 8002c60:	e00f      	b.n	8002c82 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689a      	ldr	r2, [r3, #8]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	689a      	ldr	r2, [r3, #8]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c80:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	689a      	ldr	r2, [r3, #8]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f022 0202 	bic.w	r2, r2, #2
 8002c90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	6899      	ldr	r1, [r3, #8]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	7e1b      	ldrb	r3, [r3, #24]
 8002c9c:	005a      	lsls	r2, r3, #1
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d01b      	beq.n	8002ce8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cbe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	685a      	ldr	r2, [r3, #4]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002cce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6859      	ldr	r1, [r3, #4]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	035a      	lsls	r2, r3, #13
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	605a      	str	r2, [r3, #4]
 8002ce6:	e007      	b.n	8002cf8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	685a      	ldr	r2, [r3, #4]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cf6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002d06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	3b01      	subs	r3, #1
 8002d14:	051a      	lsls	r2, r3, #20
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002d2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	6899      	ldr	r1, [r3, #8]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d3a:	025a      	lsls	r2, r3, #9
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	430a      	orrs	r2, r1
 8002d42:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	689a      	ldr	r2, [r3, #8]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	6899      	ldr	r1, [r3, #8]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	695b      	ldr	r3, [r3, #20]
 8002d5e:	029a      	lsls	r2, r3, #10
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	430a      	orrs	r2, r1
 8002d66:	609a      	str	r2, [r3, #8]
}
 8002d68:	bf00      	nop
 8002d6a:	3714      	adds	r7, #20
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr
 8002d74:	40012300 	.word	0x40012300
 8002d78:	0f000001 	.word	0x0f000001

08002d7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d8c:	4b0c      	ldr	r3, [pc, #48]	; (8002dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d92:	68ba      	ldr	r2, [r7, #8]
 8002d94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d98:	4013      	ands	r3, r2
 8002d9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002da4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002da8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dae:	4a04      	ldr	r2, [pc, #16]	; (8002dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	60d3      	str	r3, [r2, #12]
}
 8002db4:	bf00      	nop
 8002db6:	3714      	adds	r7, #20
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr
 8002dc0:	e000ed00 	.word	0xe000ed00

08002dc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dc8:	4b04      	ldr	r3, [pc, #16]	; (8002ddc <__NVIC_GetPriorityGrouping+0x18>)
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	0a1b      	lsrs	r3, r3, #8
 8002dce:	f003 0307 	and.w	r3, r3, #7
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr
 8002ddc:	e000ed00 	.word	0xe000ed00

08002de0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	4603      	mov	r3, r0
 8002de8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	db0b      	blt.n	8002e0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002df2:	79fb      	ldrb	r3, [r7, #7]
 8002df4:	f003 021f 	and.w	r2, r3, #31
 8002df8:	4907      	ldr	r1, [pc, #28]	; (8002e18 <__NVIC_EnableIRQ+0x38>)
 8002dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfe:	095b      	lsrs	r3, r3, #5
 8002e00:	2001      	movs	r0, #1
 8002e02:	fa00 f202 	lsl.w	r2, r0, r2
 8002e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	e000e100 	.word	0xe000e100

08002e1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	6039      	str	r1, [r7, #0]
 8002e26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	db0a      	blt.n	8002e46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	490c      	ldr	r1, [pc, #48]	; (8002e68 <__NVIC_SetPriority+0x4c>)
 8002e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3a:	0112      	lsls	r2, r2, #4
 8002e3c:	b2d2      	uxtb	r2, r2
 8002e3e:	440b      	add	r3, r1
 8002e40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e44:	e00a      	b.n	8002e5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	4908      	ldr	r1, [pc, #32]	; (8002e6c <__NVIC_SetPriority+0x50>)
 8002e4c:	79fb      	ldrb	r3, [r7, #7]
 8002e4e:	f003 030f 	and.w	r3, r3, #15
 8002e52:	3b04      	subs	r3, #4
 8002e54:	0112      	lsls	r2, r2, #4
 8002e56:	b2d2      	uxtb	r2, r2
 8002e58:	440b      	add	r3, r1
 8002e5a:	761a      	strb	r2, [r3, #24]
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	e000e100 	.word	0xe000e100
 8002e6c:	e000ed00 	.word	0xe000ed00

08002e70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b089      	sub	sp, #36	; 0x24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f003 0307 	and.w	r3, r3, #7
 8002e82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	f1c3 0307 	rsb	r3, r3, #7
 8002e8a:	2b04      	cmp	r3, #4
 8002e8c:	bf28      	it	cs
 8002e8e:	2304      	movcs	r3, #4
 8002e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	3304      	adds	r3, #4
 8002e96:	2b06      	cmp	r3, #6
 8002e98:	d902      	bls.n	8002ea0 <NVIC_EncodePriority+0x30>
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	3b03      	subs	r3, #3
 8002e9e:	e000      	b.n	8002ea2 <NVIC_EncodePriority+0x32>
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002eae:	43da      	mvns	r2, r3
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	401a      	ands	r2, r3
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002eb8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec2:	43d9      	mvns	r1, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec8:	4313      	orrs	r3, r2
         );
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3724      	adds	r7, #36	; 0x24
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
	...

08002ed8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ee8:	d301      	bcc.n	8002eee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eea:	2301      	movs	r3, #1
 8002eec:	e00f      	b.n	8002f0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eee:	4a0a      	ldr	r2, [pc, #40]	; (8002f18 <SysTick_Config+0x40>)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ef6:	210f      	movs	r1, #15
 8002ef8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002efc:	f7ff ff8e 	bl	8002e1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f00:	4b05      	ldr	r3, [pc, #20]	; (8002f18 <SysTick_Config+0x40>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f06:	4b04      	ldr	r3, [pc, #16]	; (8002f18 <SysTick_Config+0x40>)
 8002f08:	2207      	movs	r2, #7
 8002f0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	e000e010 	.word	0xe000e010

08002f1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f7ff ff29 	bl	8002d7c <__NVIC_SetPriorityGrouping>
}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b086      	sub	sp, #24
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	4603      	mov	r3, r0
 8002f3a:	60b9      	str	r1, [r7, #8]
 8002f3c:	607a      	str	r2, [r7, #4]
 8002f3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f40:	2300      	movs	r3, #0
 8002f42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f44:	f7ff ff3e 	bl	8002dc4 <__NVIC_GetPriorityGrouping>
 8002f48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	68b9      	ldr	r1, [r7, #8]
 8002f4e:	6978      	ldr	r0, [r7, #20]
 8002f50:	f7ff ff8e 	bl	8002e70 <NVIC_EncodePriority>
 8002f54:	4602      	mov	r2, r0
 8002f56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f5a:	4611      	mov	r1, r2
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff ff5d 	bl	8002e1c <__NVIC_SetPriority>
}
 8002f62:	bf00      	nop
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b082      	sub	sp, #8
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	4603      	mov	r3, r0
 8002f72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7ff ff31 	bl	8002de0 <__NVIC_EnableIRQ>
}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	b082      	sub	sp, #8
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f7ff ffa2 	bl	8002ed8 <SysTick_Config>
 8002f94:	4603      	mov	r3, r0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
	...

08002fa0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002fac:	f7ff faf8 	bl	80025a0 <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e099      	b.n	80030f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2202      	movs	r2, #2
 8002fc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0201 	bic.w	r2, r2, #1
 8002fda:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fdc:	e00f      	b.n	8002ffe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fde:	f7ff fadf 	bl	80025a0 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b05      	cmp	r3, #5
 8002fea:	d908      	bls.n	8002ffe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2220      	movs	r2, #32
 8002ff0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2203      	movs	r2, #3
 8002ff6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e078      	b.n	80030f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0301 	and.w	r3, r3, #1
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1e8      	bne.n	8002fde <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003014:	697a      	ldr	r2, [r7, #20]
 8003016:	4b38      	ldr	r3, [pc, #224]	; (80030f8 <HAL_DMA_Init+0x158>)
 8003018:	4013      	ands	r3, r2
 800301a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685a      	ldr	r2, [r3, #4]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800302a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003036:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003042:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a1b      	ldr	r3, [r3, #32]
 8003048:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800304a:	697a      	ldr	r2, [r7, #20]
 800304c:	4313      	orrs	r3, r2
 800304e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003054:	2b04      	cmp	r3, #4
 8003056:	d107      	bne.n	8003068 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003060:	4313      	orrs	r3, r2
 8003062:	697a      	ldr	r2, [r7, #20]
 8003064:	4313      	orrs	r3, r2
 8003066:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	697a      	ldr	r2, [r7, #20]
 800306e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	f023 0307 	bic.w	r3, r3, #7
 800307e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	4313      	orrs	r3, r2
 8003088:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308e:	2b04      	cmp	r3, #4
 8003090:	d117      	bne.n	80030c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	4313      	orrs	r3, r2
 800309a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00e      	beq.n	80030c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f000 fa91 	bl	80035cc <DMA_CheckFifoParam>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d008      	beq.n	80030c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2240      	movs	r2, #64	; 0x40
 80030b4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2201      	movs	r2, #1
 80030ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80030be:	2301      	movs	r3, #1
 80030c0:	e016      	b.n	80030f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	697a      	ldr	r2, [r7, #20]
 80030c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 fa48 	bl	8003560 <DMA_CalcBaseAndBitshift>
 80030d0:	4603      	mov	r3, r0
 80030d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030d8:	223f      	movs	r2, #63	; 0x3f
 80030da:	409a      	lsls	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3718      	adds	r7, #24
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	f010803f 	.word	0xf010803f

080030fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
 8003108:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800310a:	2300      	movs	r3, #0
 800310c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003112:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800311a:	2b01      	cmp	r3, #1
 800311c:	d101      	bne.n	8003122 <HAL_DMA_Start_IT+0x26>
 800311e:	2302      	movs	r3, #2
 8003120:	e040      	b.n	80031a4 <HAL_DMA_Start_IT+0xa8>
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2201      	movs	r2, #1
 8003126:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b01      	cmp	r3, #1
 8003134:	d12f      	bne.n	8003196 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2202      	movs	r2, #2
 800313a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2200      	movs	r2, #0
 8003142:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	68b9      	ldr	r1, [r7, #8]
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f000 f9da 	bl	8003504 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003154:	223f      	movs	r2, #63	; 0x3f
 8003156:	409a      	lsls	r2, r3
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f042 0216 	orr.w	r2, r2, #22
 800316a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003170:	2b00      	cmp	r3, #0
 8003172:	d007      	beq.n	8003184 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f042 0208 	orr.w	r2, r2, #8
 8003182:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 0201 	orr.w	r2, r2, #1
 8003192:	601a      	str	r2, [r3, #0]
 8003194:	e005      	b.n	80031a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800319e:	2302      	movs	r3, #2
 80031a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80031a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3718      	adds	r7, #24
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d004      	beq.n	80031ca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2280      	movs	r2, #128	; 0x80
 80031c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e00c      	b.n	80031e4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2205      	movs	r2, #5
 80031ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f022 0201 	bic.w	r2, r2, #1
 80031e0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b086      	sub	sp, #24
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80031f8:	2300      	movs	r3, #0
 80031fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80031fc:	4b92      	ldr	r3, [pc, #584]	; (8003448 <HAL_DMA_IRQHandler+0x258>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a92      	ldr	r2, [pc, #584]	; (800344c <HAL_DMA_IRQHandler+0x25c>)
 8003202:	fba2 2303 	umull	r2, r3, r2, r3
 8003206:	0a9b      	lsrs	r3, r3, #10
 8003208:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800320e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800321a:	2208      	movs	r2, #8
 800321c:	409a      	lsls	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	4013      	ands	r3, r2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d01a      	beq.n	800325c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	2b00      	cmp	r3, #0
 8003232:	d013      	beq.n	800325c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f022 0204 	bic.w	r2, r2, #4
 8003242:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003248:	2208      	movs	r2, #8
 800324a:	409a      	lsls	r2, r3
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003254:	f043 0201 	orr.w	r2, r3, #1
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003260:	2201      	movs	r2, #1
 8003262:	409a      	lsls	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	4013      	ands	r3, r2
 8003268:	2b00      	cmp	r3, #0
 800326a:	d012      	beq.n	8003292 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00b      	beq.n	8003292 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800327e:	2201      	movs	r2, #1
 8003280:	409a      	lsls	r2, r3
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800328a:	f043 0202 	orr.w	r2, r3, #2
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003296:	2204      	movs	r2, #4
 8003298:	409a      	lsls	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	4013      	ands	r3, r2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d012      	beq.n	80032c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0302 	and.w	r3, r3, #2
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00b      	beq.n	80032c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032b4:	2204      	movs	r2, #4
 80032b6:	409a      	lsls	r2, r3
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c0:	f043 0204 	orr.w	r2, r3, #4
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032cc:	2210      	movs	r2, #16
 80032ce:	409a      	lsls	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	4013      	ands	r3, r2
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d043      	beq.n	8003360 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0308 	and.w	r3, r3, #8
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d03c      	beq.n	8003360 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ea:	2210      	movs	r2, #16
 80032ec:	409a      	lsls	r2, r3
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d018      	beq.n	8003332 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d108      	bne.n	8003320 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003312:	2b00      	cmp	r3, #0
 8003314:	d024      	beq.n	8003360 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	4798      	blx	r3
 800331e:	e01f      	b.n	8003360 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003324:	2b00      	cmp	r3, #0
 8003326:	d01b      	beq.n	8003360 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	4798      	blx	r3
 8003330:	e016      	b.n	8003360 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800333c:	2b00      	cmp	r3, #0
 800333e:	d107      	bne.n	8003350 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 0208 	bic.w	r2, r2, #8
 800334e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003354:	2b00      	cmp	r3, #0
 8003356:	d003      	beq.n	8003360 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335c:	6878      	ldr	r0, [r7, #4]
 800335e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003364:	2220      	movs	r2, #32
 8003366:	409a      	lsls	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	4013      	ands	r3, r2
 800336c:	2b00      	cmp	r3, #0
 800336e:	f000 808e 	beq.w	800348e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0310 	and.w	r3, r3, #16
 800337c:	2b00      	cmp	r3, #0
 800337e:	f000 8086 	beq.w	800348e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003386:	2220      	movs	r2, #32
 8003388:	409a      	lsls	r2, r3
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b05      	cmp	r3, #5
 8003398:	d136      	bne.n	8003408 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f022 0216 	bic.w	r2, r2, #22
 80033a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	695a      	ldr	r2, [r3, #20]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d103      	bne.n	80033ca <HAL_DMA_IRQHandler+0x1da>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d007      	beq.n	80033da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f022 0208 	bic.w	r2, r2, #8
 80033d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033de:	223f      	movs	r2, #63	; 0x3f
 80033e0:	409a      	lsls	r2, r3
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d07d      	beq.n	80034fa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	4798      	blx	r3
        }
        return;
 8003406:	e078      	b.n	80034fa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d01c      	beq.n	8003450 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d108      	bne.n	8003436 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003428:	2b00      	cmp	r3, #0
 800342a:	d030      	beq.n	800348e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	4798      	blx	r3
 8003434:	e02b      	b.n	800348e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800343a:	2b00      	cmp	r3, #0
 800343c:	d027      	beq.n	800348e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	4798      	blx	r3
 8003446:	e022      	b.n	800348e <HAL_DMA_IRQHandler+0x29e>
 8003448:	20000010 	.word	0x20000010
 800344c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800345a:	2b00      	cmp	r3, #0
 800345c:	d10f      	bne.n	800347e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f022 0210 	bic.w	r2, r2, #16
 800346c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2201      	movs	r2, #1
 8003472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003482:	2b00      	cmp	r3, #0
 8003484:	d003      	beq.n	800348e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003492:	2b00      	cmp	r3, #0
 8003494:	d032      	beq.n	80034fc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d022      	beq.n	80034e8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2205      	movs	r2, #5
 80034a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f022 0201 	bic.w	r2, r2, #1
 80034b8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	3301      	adds	r3, #1
 80034be:	60bb      	str	r3, [r7, #8]
 80034c0:	697a      	ldr	r2, [r7, #20]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d307      	bcc.n	80034d6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0301 	and.w	r3, r3, #1
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1f2      	bne.n	80034ba <HAL_DMA_IRQHandler+0x2ca>
 80034d4:	e000      	b.n	80034d8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80034d6:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d005      	beq.n	80034fc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	4798      	blx	r3
 80034f8:	e000      	b.n	80034fc <HAL_DMA_IRQHandler+0x30c>
        return;
 80034fa:	bf00      	nop
    }
  }
}
 80034fc:	3718      	adds	r7, #24
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop

08003504 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003504:	b480      	push	{r7}
 8003506:	b085      	sub	sp, #20
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
 8003510:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003520:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	2b40      	cmp	r3, #64	; 0x40
 8003530:	d108      	bne.n	8003544 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003542:	e007      	b.n	8003554 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68ba      	ldr	r2, [r7, #8]
 800354a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	60da      	str	r2, [r3, #12]
}
 8003554:	bf00      	nop
 8003556:	3714      	adds	r7, #20
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003560:	b480      	push	{r7}
 8003562:	b085      	sub	sp, #20
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	b2db      	uxtb	r3, r3
 800356e:	3b10      	subs	r3, #16
 8003570:	4a14      	ldr	r2, [pc, #80]	; (80035c4 <DMA_CalcBaseAndBitshift+0x64>)
 8003572:	fba2 2303 	umull	r2, r3, r2, r3
 8003576:	091b      	lsrs	r3, r3, #4
 8003578:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800357a:	4a13      	ldr	r2, [pc, #76]	; (80035c8 <DMA_CalcBaseAndBitshift+0x68>)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	4413      	add	r3, r2
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	461a      	mov	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2b03      	cmp	r3, #3
 800358c:	d909      	bls.n	80035a2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003596:	f023 0303 	bic.w	r3, r3, #3
 800359a:	1d1a      	adds	r2, r3, #4
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	659a      	str	r2, [r3, #88]	; 0x58
 80035a0:	e007      	b.n	80035b2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035aa:	f023 0303 	bic.w	r3, r3, #3
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3714      	adds	r7, #20
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	aaaaaaab 	.word	0xaaaaaaab
 80035c8:	0800a264 	.word	0x0800a264

080035cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035d4:	2300      	movs	r3, #0
 80035d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d11f      	bne.n	8003626 <DMA_CheckFifoParam+0x5a>
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	2b03      	cmp	r3, #3
 80035ea:	d856      	bhi.n	800369a <DMA_CheckFifoParam+0xce>
 80035ec:	a201      	add	r2, pc, #4	; (adr r2, 80035f4 <DMA_CheckFifoParam+0x28>)
 80035ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035f2:	bf00      	nop
 80035f4:	08003605 	.word	0x08003605
 80035f8:	08003617 	.word	0x08003617
 80035fc:	08003605 	.word	0x08003605
 8003600:	0800369b 	.word	0x0800369b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003608:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d046      	beq.n	800369e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003614:	e043      	b.n	800369e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800361e:	d140      	bne.n	80036a2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003624:	e03d      	b.n	80036a2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800362e:	d121      	bne.n	8003674 <DMA_CheckFifoParam+0xa8>
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	2b03      	cmp	r3, #3
 8003634:	d837      	bhi.n	80036a6 <DMA_CheckFifoParam+0xda>
 8003636:	a201      	add	r2, pc, #4	; (adr r2, 800363c <DMA_CheckFifoParam+0x70>)
 8003638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800363c:	0800364d 	.word	0x0800364d
 8003640:	08003653 	.word	0x08003653
 8003644:	0800364d 	.word	0x0800364d
 8003648:	08003665 	.word	0x08003665
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	73fb      	strb	r3, [r7, #15]
      break;
 8003650:	e030      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003656:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d025      	beq.n	80036aa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003662:	e022      	b.n	80036aa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003668:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800366c:	d11f      	bne.n	80036ae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003672:	e01c      	b.n	80036ae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	2b02      	cmp	r3, #2
 8003678:	d903      	bls.n	8003682 <DMA_CheckFifoParam+0xb6>
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	2b03      	cmp	r3, #3
 800367e:	d003      	beq.n	8003688 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003680:	e018      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	73fb      	strb	r3, [r7, #15]
      break;
 8003686:	e015      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800368c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d00e      	beq.n	80036b2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	73fb      	strb	r3, [r7, #15]
      break;
 8003698:	e00b      	b.n	80036b2 <DMA_CheckFifoParam+0xe6>
      break;
 800369a:	bf00      	nop
 800369c:	e00a      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      break;
 800369e:	bf00      	nop
 80036a0:	e008      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      break;
 80036a2:	bf00      	nop
 80036a4:	e006      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      break;
 80036a6:	bf00      	nop
 80036a8:	e004      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      break;
 80036aa:	bf00      	nop
 80036ac:	e002      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      break;   
 80036ae:	bf00      	nop
 80036b0:	e000      	b.n	80036b4 <DMA_CheckFifoParam+0xe8>
      break;
 80036b2:	bf00      	nop
    }
  } 
  
  return status; 
 80036b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3714      	adds	r7, #20
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop

080036c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b089      	sub	sp, #36	; 0x24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036ce:	2300      	movs	r3, #0
 80036d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036d2:	2300      	movs	r3, #0
 80036d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036d6:	2300      	movs	r3, #0
 80036d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036da:	2300      	movs	r3, #0
 80036dc:	61fb      	str	r3, [r7, #28]
 80036de:	e159      	b.n	8003994 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036e0:	2201      	movs	r2, #1
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	fa02 f303 	lsl.w	r3, r2, r3
 80036e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	4013      	ands	r3, r2
 80036f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	f040 8148 	bne.w	800398e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f003 0303 	and.w	r3, r3, #3
 8003706:	2b01      	cmp	r3, #1
 8003708:	d005      	beq.n	8003716 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003712:	2b02      	cmp	r3, #2
 8003714:	d130      	bne.n	8003778 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	005b      	lsls	r3, r3, #1
 8003720:	2203      	movs	r2, #3
 8003722:	fa02 f303 	lsl.w	r3, r2, r3
 8003726:	43db      	mvns	r3, r3
 8003728:	69ba      	ldr	r2, [r7, #24]
 800372a:	4013      	ands	r3, r2
 800372c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	68da      	ldr	r2, [r3, #12]
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	fa02 f303 	lsl.w	r3, r2, r3
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	4313      	orrs	r3, r2
 800373e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800374c:	2201      	movs	r2, #1
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	fa02 f303 	lsl.w	r3, r2, r3
 8003754:	43db      	mvns	r3, r3
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	4013      	ands	r3, r2
 800375a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	091b      	lsrs	r3, r3, #4
 8003762:	f003 0201 	and.w	r2, r3, #1
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	fa02 f303 	lsl.w	r3, r2, r3
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	4313      	orrs	r3, r2
 8003770:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f003 0303 	and.w	r3, r3, #3
 8003780:	2b03      	cmp	r3, #3
 8003782:	d017      	beq.n	80037b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	2203      	movs	r2, #3
 8003790:	fa02 f303 	lsl.w	r3, r2, r3
 8003794:	43db      	mvns	r3, r3
 8003796:	69ba      	ldr	r2, [r7, #24]
 8003798:	4013      	ands	r3, r2
 800379a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	005b      	lsls	r3, r3, #1
 80037a4:	fa02 f303 	lsl.w	r3, r2, r3
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f003 0303 	and.w	r3, r3, #3
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d123      	bne.n	8003808 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	08da      	lsrs	r2, r3, #3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	3208      	adds	r2, #8
 80037c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	f003 0307 	and.w	r3, r3, #7
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	220f      	movs	r2, #15
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	43db      	mvns	r3, r3
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	4013      	ands	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	691a      	ldr	r2, [r3, #16]
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	f003 0307 	and.w	r3, r3, #7
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	fa02 f303 	lsl.w	r3, r2, r3
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	08da      	lsrs	r2, r3, #3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	3208      	adds	r2, #8
 8003802:	69b9      	ldr	r1, [r7, #24]
 8003804:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	2203      	movs	r2, #3
 8003814:	fa02 f303 	lsl.w	r3, r2, r3
 8003818:	43db      	mvns	r3, r3
 800381a:	69ba      	ldr	r2, [r7, #24]
 800381c:	4013      	ands	r3, r2
 800381e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f003 0203 	and.w	r2, r3, #3
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	005b      	lsls	r3, r3, #1
 800382c:	fa02 f303 	lsl.w	r3, r2, r3
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	4313      	orrs	r3, r2
 8003834:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003844:	2b00      	cmp	r3, #0
 8003846:	f000 80a2 	beq.w	800398e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800384a:	2300      	movs	r3, #0
 800384c:	60fb      	str	r3, [r7, #12]
 800384e:	4b57      	ldr	r3, [pc, #348]	; (80039ac <HAL_GPIO_Init+0x2e8>)
 8003850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003852:	4a56      	ldr	r2, [pc, #344]	; (80039ac <HAL_GPIO_Init+0x2e8>)
 8003854:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003858:	6453      	str	r3, [r2, #68]	; 0x44
 800385a:	4b54      	ldr	r3, [pc, #336]	; (80039ac <HAL_GPIO_Init+0x2e8>)
 800385c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003862:	60fb      	str	r3, [r7, #12]
 8003864:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003866:	4a52      	ldr	r2, [pc, #328]	; (80039b0 <HAL_GPIO_Init+0x2ec>)
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	089b      	lsrs	r3, r3, #2
 800386c:	3302      	adds	r3, #2
 800386e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003872:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	f003 0303 	and.w	r3, r3, #3
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	220f      	movs	r2, #15
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	43db      	mvns	r3, r3
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	4013      	ands	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a49      	ldr	r2, [pc, #292]	; (80039b4 <HAL_GPIO_Init+0x2f0>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d019      	beq.n	80038c6 <HAL_GPIO_Init+0x202>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a48      	ldr	r2, [pc, #288]	; (80039b8 <HAL_GPIO_Init+0x2f4>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d013      	beq.n	80038c2 <HAL_GPIO_Init+0x1fe>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a47      	ldr	r2, [pc, #284]	; (80039bc <HAL_GPIO_Init+0x2f8>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d00d      	beq.n	80038be <HAL_GPIO_Init+0x1fa>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a46      	ldr	r2, [pc, #280]	; (80039c0 <HAL_GPIO_Init+0x2fc>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d007      	beq.n	80038ba <HAL_GPIO_Init+0x1f6>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a45      	ldr	r2, [pc, #276]	; (80039c4 <HAL_GPIO_Init+0x300>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d101      	bne.n	80038b6 <HAL_GPIO_Init+0x1f2>
 80038b2:	2304      	movs	r3, #4
 80038b4:	e008      	b.n	80038c8 <HAL_GPIO_Init+0x204>
 80038b6:	2307      	movs	r3, #7
 80038b8:	e006      	b.n	80038c8 <HAL_GPIO_Init+0x204>
 80038ba:	2303      	movs	r3, #3
 80038bc:	e004      	b.n	80038c8 <HAL_GPIO_Init+0x204>
 80038be:	2302      	movs	r3, #2
 80038c0:	e002      	b.n	80038c8 <HAL_GPIO_Init+0x204>
 80038c2:	2301      	movs	r3, #1
 80038c4:	e000      	b.n	80038c8 <HAL_GPIO_Init+0x204>
 80038c6:	2300      	movs	r3, #0
 80038c8:	69fa      	ldr	r2, [r7, #28]
 80038ca:	f002 0203 	and.w	r2, r2, #3
 80038ce:	0092      	lsls	r2, r2, #2
 80038d0:	4093      	lsls	r3, r2
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038d8:	4935      	ldr	r1, [pc, #212]	; (80039b0 <HAL_GPIO_Init+0x2ec>)
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	089b      	lsrs	r3, r3, #2
 80038de:	3302      	adds	r3, #2
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038e6:	4b38      	ldr	r3, [pc, #224]	; (80039c8 <HAL_GPIO_Init+0x304>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	43db      	mvns	r3, r3
 80038f0:	69ba      	ldr	r2, [r7, #24]
 80038f2:	4013      	ands	r3, r2
 80038f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d003      	beq.n	800390a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	4313      	orrs	r3, r2
 8003908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800390a:	4a2f      	ldr	r2, [pc, #188]	; (80039c8 <HAL_GPIO_Init+0x304>)
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003910:	4b2d      	ldr	r3, [pc, #180]	; (80039c8 <HAL_GPIO_Init+0x304>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	43db      	mvns	r3, r3
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	4013      	ands	r3, r2
 800391e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d003      	beq.n	8003934 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	4313      	orrs	r3, r2
 8003932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003934:	4a24      	ldr	r2, [pc, #144]	; (80039c8 <HAL_GPIO_Init+0x304>)
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800393a:	4b23      	ldr	r3, [pc, #140]	; (80039c8 <HAL_GPIO_Init+0x304>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	43db      	mvns	r3, r3
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	4013      	ands	r3, r2
 8003948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d003      	beq.n	800395e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003956:	69ba      	ldr	r2, [r7, #24]
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	4313      	orrs	r3, r2
 800395c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800395e:	4a1a      	ldr	r2, [pc, #104]	; (80039c8 <HAL_GPIO_Init+0x304>)
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003964:	4b18      	ldr	r3, [pc, #96]	; (80039c8 <HAL_GPIO_Init+0x304>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	43db      	mvns	r3, r3
 800396e:	69ba      	ldr	r2, [r7, #24]
 8003970:	4013      	ands	r3, r2
 8003972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	4313      	orrs	r3, r2
 8003986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003988:	4a0f      	ldr	r2, [pc, #60]	; (80039c8 <HAL_GPIO_Init+0x304>)
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	3301      	adds	r3, #1
 8003992:	61fb      	str	r3, [r7, #28]
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	2b0f      	cmp	r3, #15
 8003998:	f67f aea2 	bls.w	80036e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800399c:	bf00      	nop
 800399e:	bf00      	nop
 80039a0:	3724      	adds	r7, #36	; 0x24
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	40023800 	.word	0x40023800
 80039b0:	40013800 	.word	0x40013800
 80039b4:	40020000 	.word	0x40020000
 80039b8:	40020400 	.word	0x40020400
 80039bc:	40020800 	.word	0x40020800
 80039c0:	40020c00 	.word	0x40020c00
 80039c4:	40021000 	.word	0x40021000
 80039c8:	40013c00 	.word	0x40013c00

080039cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	460b      	mov	r3, r1
 80039d6:	807b      	strh	r3, [r7, #2]
 80039d8:	4613      	mov	r3, r2
 80039da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039dc:	787b      	ldrb	r3, [r7, #1]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d003      	beq.n	80039ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039e2:	887a      	ldrh	r2, [r7, #2]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039e8:	e003      	b.n	80039f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039ea:	887b      	ldrh	r3, [r7, #2]
 80039ec:	041a      	lsls	r2, r3, #16
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	619a      	str	r2, [r3, #24]
}
 80039f2:	bf00      	nop
 80039f4:	370c      	adds	r7, #12
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
	...

08003a00 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	4603      	mov	r3, r0
 8003a08:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a0a:	4b08      	ldr	r3, [pc, #32]	; (8003a2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a0c:	695a      	ldr	r2, [r3, #20]
 8003a0e:	88fb      	ldrh	r3, [r7, #6]
 8003a10:	4013      	ands	r3, r2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d006      	beq.n	8003a24 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a16:	4a05      	ldr	r2, [pc, #20]	; (8003a2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a18:	88fb      	ldrh	r3, [r7, #6]
 8003a1a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a1c:	88fb      	ldrh	r3, [r7, #6]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fe fa3a 	bl	8001e98 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a24:	bf00      	nop
 8003a26:	3708      	adds	r7, #8
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40013c00 	.word	0x40013c00

08003a30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d101      	bne.n	8003a42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e264      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d075      	beq.n	8003b3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a4e:	4ba3      	ldr	r3, [pc, #652]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f003 030c 	and.w	r3, r3, #12
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	d00c      	beq.n	8003a74 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a5a:	4ba0      	ldr	r3, [pc, #640]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a62:	2b08      	cmp	r3, #8
 8003a64:	d112      	bne.n	8003a8c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a66:	4b9d      	ldr	r3, [pc, #628]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a72:	d10b      	bne.n	8003a8c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a74:	4b99      	ldr	r3, [pc, #612]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d05b      	beq.n	8003b38 <HAL_RCC_OscConfig+0x108>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d157      	bne.n	8003b38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e23f      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a94:	d106      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x74>
 8003a96:	4b91      	ldr	r3, [pc, #580]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a90      	ldr	r2, [pc, #576]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003a9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aa0:	6013      	str	r3, [r2, #0]
 8003aa2:	e01d      	b.n	8003ae0 <HAL_RCC_OscConfig+0xb0>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003aac:	d10c      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x98>
 8003aae:	4b8b      	ldr	r3, [pc, #556]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a8a      	ldr	r2, [pc, #552]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003ab4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ab8:	6013      	str	r3, [r2, #0]
 8003aba:	4b88      	ldr	r3, [pc, #544]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a87      	ldr	r2, [pc, #540]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003ac0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ac4:	6013      	str	r3, [r2, #0]
 8003ac6:	e00b      	b.n	8003ae0 <HAL_RCC_OscConfig+0xb0>
 8003ac8:	4b84      	ldr	r3, [pc, #528]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a83      	ldr	r2, [pc, #524]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003ace:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ad2:	6013      	str	r3, [r2, #0]
 8003ad4:	4b81      	ldr	r3, [pc, #516]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a80      	ldr	r2, [pc, #512]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003ada:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ade:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d013      	beq.n	8003b10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae8:	f7fe fd5a 	bl	80025a0 <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aee:	e008      	b.n	8003b02 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003af0:	f7fe fd56 	bl	80025a0 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b64      	cmp	r3, #100	; 0x64
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e204      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b02:	4b76      	ldr	r3, [pc, #472]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d0f0      	beq.n	8003af0 <HAL_RCC_OscConfig+0xc0>
 8003b0e:	e014      	b.n	8003b3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b10:	f7fe fd46 	bl	80025a0 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b16:	e008      	b.n	8003b2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b18:	f7fe fd42 	bl	80025a0 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b64      	cmp	r3, #100	; 0x64
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e1f0      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b2a:	4b6c      	ldr	r3, [pc, #432]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1f0      	bne.n	8003b18 <HAL_RCC_OscConfig+0xe8>
 8003b36:	e000      	b.n	8003b3a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d063      	beq.n	8003c0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b46:	4b65      	ldr	r3, [pc, #404]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f003 030c 	and.w	r3, r3, #12
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00b      	beq.n	8003b6a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b52:	4b62      	ldr	r3, [pc, #392]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b5a:	2b08      	cmp	r3, #8
 8003b5c:	d11c      	bne.n	8003b98 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b5e:	4b5f      	ldr	r3, [pc, #380]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d116      	bne.n	8003b98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b6a:	4b5c      	ldr	r3, [pc, #368]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0302 	and.w	r3, r3, #2
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d005      	beq.n	8003b82 <HAL_RCC_OscConfig+0x152>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d001      	beq.n	8003b82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e1c4      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b82:	4b56      	ldr	r3, [pc, #344]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	00db      	lsls	r3, r3, #3
 8003b90:	4952      	ldr	r1, [pc, #328]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003b92:	4313      	orrs	r3, r2
 8003b94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b96:	e03a      	b.n	8003c0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d020      	beq.n	8003be2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ba0:	4b4f      	ldr	r3, [pc, #316]	; (8003ce0 <HAL_RCC_OscConfig+0x2b0>)
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba6:	f7fe fcfb 	bl	80025a0 <HAL_GetTick>
 8003baa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bac:	e008      	b.n	8003bc0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bae:	f7fe fcf7 	bl	80025a0 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d901      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e1a5      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bc0:	4b46      	ldr	r3, [pc, #280]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d0f0      	beq.n	8003bae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bcc:	4b43      	ldr	r3, [pc, #268]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	00db      	lsls	r3, r3, #3
 8003bda:	4940      	ldr	r1, [pc, #256]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	600b      	str	r3, [r1, #0]
 8003be0:	e015      	b.n	8003c0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003be2:	4b3f      	ldr	r3, [pc, #252]	; (8003ce0 <HAL_RCC_OscConfig+0x2b0>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be8:	f7fe fcda 	bl	80025a0 <HAL_GetTick>
 8003bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bee:	e008      	b.n	8003c02 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bf0:	f7fe fcd6 	bl	80025a0 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e184      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c02:	4b36      	ldr	r3, [pc, #216]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d1f0      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0308 	and.w	r3, r3, #8
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d030      	beq.n	8003c7c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d016      	beq.n	8003c50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c22:	4b30      	ldr	r3, [pc, #192]	; (8003ce4 <HAL_RCC_OscConfig+0x2b4>)
 8003c24:	2201      	movs	r2, #1
 8003c26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c28:	f7fe fcba 	bl	80025a0 <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c2e:	e008      	b.n	8003c42 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c30:	f7fe fcb6 	bl	80025a0 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e164      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c42:	4b26      	ldr	r3, [pc, #152]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003c44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d0f0      	beq.n	8003c30 <HAL_RCC_OscConfig+0x200>
 8003c4e:	e015      	b.n	8003c7c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c50:	4b24      	ldr	r3, [pc, #144]	; (8003ce4 <HAL_RCC_OscConfig+0x2b4>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c56:	f7fe fca3 	bl	80025a0 <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c5c:	e008      	b.n	8003c70 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c5e:	f7fe fc9f 	bl	80025a0 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e14d      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c70:	4b1a      	ldr	r3, [pc, #104]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003c72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c74:	f003 0302 	and.w	r3, r3, #2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d1f0      	bne.n	8003c5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 0304 	and.w	r3, r3, #4
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 80a0 	beq.w	8003dca <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c8e:	4b13      	ldr	r3, [pc, #76]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10f      	bne.n	8003cba <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	60bb      	str	r3, [r7, #8]
 8003c9e:	4b0f      	ldr	r3, [pc, #60]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	4a0e      	ldr	r2, [pc, #56]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003ca4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ca8:	6413      	str	r3, [r2, #64]	; 0x40
 8003caa:	4b0c      	ldr	r3, [pc, #48]	; (8003cdc <HAL_RCC_OscConfig+0x2ac>)
 8003cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cb2:	60bb      	str	r3, [r7, #8]
 8003cb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cba:	4b0b      	ldr	r3, [pc, #44]	; (8003ce8 <HAL_RCC_OscConfig+0x2b8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d121      	bne.n	8003d0a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cc6:	4b08      	ldr	r3, [pc, #32]	; (8003ce8 <HAL_RCC_OscConfig+0x2b8>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a07      	ldr	r2, [pc, #28]	; (8003ce8 <HAL_RCC_OscConfig+0x2b8>)
 8003ccc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cd2:	f7fe fc65 	bl	80025a0 <HAL_GetTick>
 8003cd6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd8:	e011      	b.n	8003cfe <HAL_RCC_OscConfig+0x2ce>
 8003cda:	bf00      	nop
 8003cdc:	40023800 	.word	0x40023800
 8003ce0:	42470000 	.word	0x42470000
 8003ce4:	42470e80 	.word	0x42470e80
 8003ce8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cec:	f7fe fc58 	bl	80025a0 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e106      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cfe:	4b85      	ldr	r3, [pc, #532]	; (8003f14 <HAL_RCC_OscConfig+0x4e4>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d0f0      	beq.n	8003cec <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d106      	bne.n	8003d20 <HAL_RCC_OscConfig+0x2f0>
 8003d12:	4b81      	ldr	r3, [pc, #516]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d16:	4a80      	ldr	r2, [pc, #512]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003d18:	f043 0301 	orr.w	r3, r3, #1
 8003d1c:	6713      	str	r3, [r2, #112]	; 0x70
 8003d1e:	e01c      	b.n	8003d5a <HAL_RCC_OscConfig+0x32a>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	2b05      	cmp	r3, #5
 8003d26:	d10c      	bne.n	8003d42 <HAL_RCC_OscConfig+0x312>
 8003d28:	4b7b      	ldr	r3, [pc, #492]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003d2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d2c:	4a7a      	ldr	r2, [pc, #488]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003d2e:	f043 0304 	orr.w	r3, r3, #4
 8003d32:	6713      	str	r3, [r2, #112]	; 0x70
 8003d34:	4b78      	ldr	r3, [pc, #480]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d38:	4a77      	ldr	r2, [pc, #476]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003d3a:	f043 0301 	orr.w	r3, r3, #1
 8003d3e:	6713      	str	r3, [r2, #112]	; 0x70
 8003d40:	e00b      	b.n	8003d5a <HAL_RCC_OscConfig+0x32a>
 8003d42:	4b75      	ldr	r3, [pc, #468]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d46:	4a74      	ldr	r2, [pc, #464]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003d48:	f023 0301 	bic.w	r3, r3, #1
 8003d4c:	6713      	str	r3, [r2, #112]	; 0x70
 8003d4e:	4b72      	ldr	r3, [pc, #456]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003d50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d52:	4a71      	ldr	r2, [pc, #452]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003d54:	f023 0304 	bic.w	r3, r3, #4
 8003d58:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d015      	beq.n	8003d8e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d62:	f7fe fc1d 	bl	80025a0 <HAL_GetTick>
 8003d66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d68:	e00a      	b.n	8003d80 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d6a:	f7fe fc19 	bl	80025a0 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d901      	bls.n	8003d80 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e0c5      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d80:	4b65      	ldr	r3, [pc, #404]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d84:	f003 0302 	and.w	r3, r3, #2
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0ee      	beq.n	8003d6a <HAL_RCC_OscConfig+0x33a>
 8003d8c:	e014      	b.n	8003db8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d8e:	f7fe fc07 	bl	80025a0 <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d94:	e00a      	b.n	8003dac <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d96:	f7fe fc03 	bl	80025a0 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d901      	bls.n	8003dac <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	e0af      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dac:	4b5a      	ldr	r3, [pc, #360]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d1ee      	bne.n	8003d96 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003db8:	7dfb      	ldrb	r3, [r7, #23]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d105      	bne.n	8003dca <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dbe:	4b56      	ldr	r3, [pc, #344]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	4a55      	ldr	r2, [pc, #340]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003dc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dc8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	f000 809b 	beq.w	8003f0a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dd4:	4b50      	ldr	r3, [pc, #320]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f003 030c 	and.w	r3, r3, #12
 8003ddc:	2b08      	cmp	r3, #8
 8003dde:	d05c      	beq.n	8003e9a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	699b      	ldr	r3, [r3, #24]
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d141      	bne.n	8003e6c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003de8:	4b4c      	ldr	r3, [pc, #304]	; (8003f1c <HAL_RCC_OscConfig+0x4ec>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dee:	f7fe fbd7 	bl	80025a0 <HAL_GetTick>
 8003df2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003df4:	e008      	b.n	8003e08 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003df6:	f7fe fbd3 	bl	80025a0 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d901      	bls.n	8003e08 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003e04:	2303      	movs	r3, #3
 8003e06:	e081      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e08:	4b43      	ldr	r3, [pc, #268]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1f0      	bne.n	8003df6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	69da      	ldr	r2, [r3, #28]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a1b      	ldr	r3, [r3, #32]
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e22:	019b      	lsls	r3, r3, #6
 8003e24:	431a      	orrs	r2, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e2a:	085b      	lsrs	r3, r3, #1
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	041b      	lsls	r3, r3, #16
 8003e30:	431a      	orrs	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e36:	061b      	lsls	r3, r3, #24
 8003e38:	4937      	ldr	r1, [pc, #220]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e3e:	4b37      	ldr	r3, [pc, #220]	; (8003f1c <HAL_RCC_OscConfig+0x4ec>)
 8003e40:	2201      	movs	r2, #1
 8003e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e44:	f7fe fbac 	bl	80025a0 <HAL_GetTick>
 8003e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e4a:	e008      	b.n	8003e5e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e4c:	f7fe fba8 	bl	80025a0 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d901      	bls.n	8003e5e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e056      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e5e:	4b2e      	ldr	r3, [pc, #184]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d0f0      	beq.n	8003e4c <HAL_RCC_OscConfig+0x41c>
 8003e6a:	e04e      	b.n	8003f0a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e6c:	4b2b      	ldr	r3, [pc, #172]	; (8003f1c <HAL_RCC_OscConfig+0x4ec>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e72:	f7fe fb95 	bl	80025a0 <HAL_GetTick>
 8003e76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e78:	e008      	b.n	8003e8c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e7a:	f7fe fb91 	bl	80025a0 <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d901      	bls.n	8003e8c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e03f      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e8c:	4b22      	ldr	r3, [pc, #136]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d1f0      	bne.n	8003e7a <HAL_RCC_OscConfig+0x44a>
 8003e98:	e037      	b.n	8003f0a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d101      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e032      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ea6:	4b1c      	ldr	r3, [pc, #112]	; (8003f18 <HAL_RCC_OscConfig+0x4e8>)
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d028      	beq.n	8003f06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d121      	bne.n	8003f06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d11a      	bne.n	8003f06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	687a      	ldr	r2, [r7, #4]
 8003eda:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003edc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d111      	bne.n	8003f06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eec:	085b      	lsrs	r3, r3, #1
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d107      	bne.n	8003f06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f00:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d001      	beq.n	8003f0a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e000      	b.n	8003f0c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3718      	adds	r7, #24
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	40007000 	.word	0x40007000
 8003f18:	40023800 	.word	0x40023800
 8003f1c:	42470060 	.word	0x42470060

08003f20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d101      	bne.n	8003f34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e0cc      	b.n	80040ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f34:	4b68      	ldr	r3, [pc, #416]	; (80040d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0307 	and.w	r3, r3, #7
 8003f3c:	683a      	ldr	r2, [r7, #0]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d90c      	bls.n	8003f5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f42:	4b65      	ldr	r3, [pc, #404]	; (80040d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f44:	683a      	ldr	r2, [r7, #0]
 8003f46:	b2d2      	uxtb	r2, r2
 8003f48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f4a:	4b63      	ldr	r3, [pc, #396]	; (80040d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0307 	and.w	r3, r3, #7
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d001      	beq.n	8003f5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e0b8      	b.n	80040ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0302 	and.w	r3, r3, #2
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d020      	beq.n	8003faa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0304 	and.w	r3, r3, #4
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d005      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f74:	4b59      	ldr	r3, [pc, #356]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	4a58      	ldr	r2, [pc, #352]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8003f7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0308 	and.w	r3, r3, #8
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d005      	beq.n	8003f98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f8c:	4b53      	ldr	r3, [pc, #332]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	4a52      	ldr	r2, [pc, #328]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8003f92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f98:	4b50      	ldr	r3, [pc, #320]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	494d      	ldr	r1, [pc, #308]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d044      	beq.n	8004040 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d107      	bne.n	8003fce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fbe:	4b47      	ldr	r3, [pc, #284]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d119      	bne.n	8003ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e07f      	b.n	80040ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d003      	beq.n	8003fde <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fda:	2b03      	cmp	r3, #3
 8003fdc:	d107      	bne.n	8003fee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fde:	4b3f      	ldr	r3, [pc, #252]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d109      	bne.n	8003ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e06f      	b.n	80040ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fee:	4b3b      	ldr	r3, [pc, #236]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e067      	b.n	80040ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ffe:	4b37      	ldr	r3, [pc, #220]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	f023 0203 	bic.w	r2, r3, #3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	4934      	ldr	r1, [pc, #208]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 800400c:	4313      	orrs	r3, r2
 800400e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004010:	f7fe fac6 	bl	80025a0 <HAL_GetTick>
 8004014:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004016:	e00a      	b.n	800402e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004018:	f7fe fac2 	bl	80025a0 <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	f241 3288 	movw	r2, #5000	; 0x1388
 8004026:	4293      	cmp	r3, r2
 8004028:	d901      	bls.n	800402e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e04f      	b.n	80040ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800402e:	4b2b      	ldr	r3, [pc, #172]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f003 020c 	and.w	r2, r3, #12
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	429a      	cmp	r2, r3
 800403e:	d1eb      	bne.n	8004018 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004040:	4b25      	ldr	r3, [pc, #148]	; (80040d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0307 	and.w	r3, r3, #7
 8004048:	683a      	ldr	r2, [r7, #0]
 800404a:	429a      	cmp	r2, r3
 800404c:	d20c      	bcs.n	8004068 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800404e:	4b22      	ldr	r3, [pc, #136]	; (80040d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004050:	683a      	ldr	r2, [r7, #0]
 8004052:	b2d2      	uxtb	r2, r2
 8004054:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004056:	4b20      	ldr	r3, [pc, #128]	; (80040d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0307 	and.w	r3, r3, #7
 800405e:	683a      	ldr	r2, [r7, #0]
 8004060:	429a      	cmp	r2, r3
 8004062:	d001      	beq.n	8004068 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e032      	b.n	80040ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0304 	and.w	r3, r3, #4
 8004070:	2b00      	cmp	r3, #0
 8004072:	d008      	beq.n	8004086 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004074:	4b19      	ldr	r3, [pc, #100]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	4916      	ldr	r1, [pc, #88]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8004082:	4313      	orrs	r3, r2
 8004084:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0308 	and.w	r3, r3, #8
 800408e:	2b00      	cmp	r3, #0
 8004090:	d009      	beq.n	80040a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004092:	4b12      	ldr	r3, [pc, #72]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	691b      	ldr	r3, [r3, #16]
 800409e:	00db      	lsls	r3, r3, #3
 80040a0:	490e      	ldr	r1, [pc, #56]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 80040a2:	4313      	orrs	r3, r2
 80040a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80040a6:	f000 f821 	bl	80040ec <HAL_RCC_GetSysClockFreq>
 80040aa:	4602      	mov	r2, r0
 80040ac:	4b0b      	ldr	r3, [pc, #44]	; (80040dc <HAL_RCC_ClockConfig+0x1bc>)
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	091b      	lsrs	r3, r3, #4
 80040b2:	f003 030f 	and.w	r3, r3, #15
 80040b6:	490a      	ldr	r1, [pc, #40]	; (80040e0 <HAL_RCC_ClockConfig+0x1c0>)
 80040b8:	5ccb      	ldrb	r3, [r1, r3]
 80040ba:	fa22 f303 	lsr.w	r3, r2, r3
 80040be:	4a09      	ldr	r2, [pc, #36]	; (80040e4 <HAL_RCC_ClockConfig+0x1c4>)
 80040c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80040c2:	4b09      	ldr	r3, [pc, #36]	; (80040e8 <HAL_RCC_ClockConfig+0x1c8>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7fe fa26 	bl	8002518 <HAL_InitTick>

  return HAL_OK;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3710      	adds	r7, #16
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	40023c00 	.word	0x40023c00
 80040dc:	40023800 	.word	0x40023800
 80040e0:	0800a24c 	.word	0x0800a24c
 80040e4:	20000010 	.word	0x20000010
 80040e8:	20000014 	.word	0x20000014

080040ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80040f0:	b084      	sub	sp, #16
 80040f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040f4:	2300      	movs	r3, #0
 80040f6:	607b      	str	r3, [r7, #4]
 80040f8:	2300      	movs	r3, #0
 80040fa:	60fb      	str	r3, [r7, #12]
 80040fc:	2300      	movs	r3, #0
 80040fe:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004100:	2300      	movs	r3, #0
 8004102:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004104:	4b67      	ldr	r3, [pc, #412]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f003 030c 	and.w	r3, r3, #12
 800410c:	2b08      	cmp	r3, #8
 800410e:	d00d      	beq.n	800412c <HAL_RCC_GetSysClockFreq+0x40>
 8004110:	2b08      	cmp	r3, #8
 8004112:	f200 80bd 	bhi.w	8004290 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004116:	2b00      	cmp	r3, #0
 8004118:	d002      	beq.n	8004120 <HAL_RCC_GetSysClockFreq+0x34>
 800411a:	2b04      	cmp	r3, #4
 800411c:	d003      	beq.n	8004126 <HAL_RCC_GetSysClockFreq+0x3a>
 800411e:	e0b7      	b.n	8004290 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004120:	4b61      	ldr	r3, [pc, #388]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004122:	60bb      	str	r3, [r7, #8]
       break;
 8004124:	e0b7      	b.n	8004296 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004126:	4b61      	ldr	r3, [pc, #388]	; (80042ac <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004128:	60bb      	str	r3, [r7, #8]
      break;
 800412a:	e0b4      	b.n	8004296 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800412c:	4b5d      	ldr	r3, [pc, #372]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004134:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004136:	4b5b      	ldr	r3, [pc, #364]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d04d      	beq.n	80041de <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004142:	4b58      	ldr	r3, [pc, #352]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	099b      	lsrs	r3, r3, #6
 8004148:	461a      	mov	r2, r3
 800414a:	f04f 0300 	mov.w	r3, #0
 800414e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004152:	f04f 0100 	mov.w	r1, #0
 8004156:	ea02 0800 	and.w	r8, r2, r0
 800415a:	ea03 0901 	and.w	r9, r3, r1
 800415e:	4640      	mov	r0, r8
 8004160:	4649      	mov	r1, r9
 8004162:	f04f 0200 	mov.w	r2, #0
 8004166:	f04f 0300 	mov.w	r3, #0
 800416a:	014b      	lsls	r3, r1, #5
 800416c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004170:	0142      	lsls	r2, r0, #5
 8004172:	4610      	mov	r0, r2
 8004174:	4619      	mov	r1, r3
 8004176:	ebb0 0008 	subs.w	r0, r0, r8
 800417a:	eb61 0109 	sbc.w	r1, r1, r9
 800417e:	f04f 0200 	mov.w	r2, #0
 8004182:	f04f 0300 	mov.w	r3, #0
 8004186:	018b      	lsls	r3, r1, #6
 8004188:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800418c:	0182      	lsls	r2, r0, #6
 800418e:	1a12      	subs	r2, r2, r0
 8004190:	eb63 0301 	sbc.w	r3, r3, r1
 8004194:	f04f 0000 	mov.w	r0, #0
 8004198:	f04f 0100 	mov.w	r1, #0
 800419c:	00d9      	lsls	r1, r3, #3
 800419e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80041a2:	00d0      	lsls	r0, r2, #3
 80041a4:	4602      	mov	r2, r0
 80041a6:	460b      	mov	r3, r1
 80041a8:	eb12 0208 	adds.w	r2, r2, r8
 80041ac:	eb43 0309 	adc.w	r3, r3, r9
 80041b0:	f04f 0000 	mov.w	r0, #0
 80041b4:	f04f 0100 	mov.w	r1, #0
 80041b8:	0259      	lsls	r1, r3, #9
 80041ba:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80041be:	0250      	lsls	r0, r2, #9
 80041c0:	4602      	mov	r2, r0
 80041c2:	460b      	mov	r3, r1
 80041c4:	4610      	mov	r0, r2
 80041c6:	4619      	mov	r1, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	461a      	mov	r2, r3
 80041cc:	f04f 0300 	mov.w	r3, #0
 80041d0:	f7fc fdac 	bl	8000d2c <__aeabi_uldivmod>
 80041d4:	4602      	mov	r2, r0
 80041d6:	460b      	mov	r3, r1
 80041d8:	4613      	mov	r3, r2
 80041da:	60fb      	str	r3, [r7, #12]
 80041dc:	e04a      	b.n	8004274 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041de:	4b31      	ldr	r3, [pc, #196]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	099b      	lsrs	r3, r3, #6
 80041e4:	461a      	mov	r2, r3
 80041e6:	f04f 0300 	mov.w	r3, #0
 80041ea:	f240 10ff 	movw	r0, #511	; 0x1ff
 80041ee:	f04f 0100 	mov.w	r1, #0
 80041f2:	ea02 0400 	and.w	r4, r2, r0
 80041f6:	ea03 0501 	and.w	r5, r3, r1
 80041fa:	4620      	mov	r0, r4
 80041fc:	4629      	mov	r1, r5
 80041fe:	f04f 0200 	mov.w	r2, #0
 8004202:	f04f 0300 	mov.w	r3, #0
 8004206:	014b      	lsls	r3, r1, #5
 8004208:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800420c:	0142      	lsls	r2, r0, #5
 800420e:	4610      	mov	r0, r2
 8004210:	4619      	mov	r1, r3
 8004212:	1b00      	subs	r0, r0, r4
 8004214:	eb61 0105 	sbc.w	r1, r1, r5
 8004218:	f04f 0200 	mov.w	r2, #0
 800421c:	f04f 0300 	mov.w	r3, #0
 8004220:	018b      	lsls	r3, r1, #6
 8004222:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004226:	0182      	lsls	r2, r0, #6
 8004228:	1a12      	subs	r2, r2, r0
 800422a:	eb63 0301 	sbc.w	r3, r3, r1
 800422e:	f04f 0000 	mov.w	r0, #0
 8004232:	f04f 0100 	mov.w	r1, #0
 8004236:	00d9      	lsls	r1, r3, #3
 8004238:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800423c:	00d0      	lsls	r0, r2, #3
 800423e:	4602      	mov	r2, r0
 8004240:	460b      	mov	r3, r1
 8004242:	1912      	adds	r2, r2, r4
 8004244:	eb45 0303 	adc.w	r3, r5, r3
 8004248:	f04f 0000 	mov.w	r0, #0
 800424c:	f04f 0100 	mov.w	r1, #0
 8004250:	0299      	lsls	r1, r3, #10
 8004252:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004256:	0290      	lsls	r0, r2, #10
 8004258:	4602      	mov	r2, r0
 800425a:	460b      	mov	r3, r1
 800425c:	4610      	mov	r0, r2
 800425e:	4619      	mov	r1, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	461a      	mov	r2, r3
 8004264:	f04f 0300 	mov.w	r3, #0
 8004268:	f7fc fd60 	bl	8000d2c <__aeabi_uldivmod>
 800426c:	4602      	mov	r2, r0
 800426e:	460b      	mov	r3, r1
 8004270:	4613      	mov	r3, r2
 8004272:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004274:	4b0b      	ldr	r3, [pc, #44]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	0c1b      	lsrs	r3, r3, #16
 800427a:	f003 0303 	and.w	r3, r3, #3
 800427e:	3301      	adds	r3, #1
 8004280:	005b      	lsls	r3, r3, #1
 8004282:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	fbb2 f3f3 	udiv	r3, r2, r3
 800428c:	60bb      	str	r3, [r7, #8]
      break;
 800428e:	e002      	b.n	8004296 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004290:	4b05      	ldr	r3, [pc, #20]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004292:	60bb      	str	r3, [r7, #8]
      break;
 8004294:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004296:	68bb      	ldr	r3, [r7, #8]
}
 8004298:	4618      	mov	r0, r3
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80042a2:	bf00      	nop
 80042a4:	40023800 	.word	0x40023800
 80042a8:	00f42400 	.word	0x00f42400
 80042ac:	007a1200 	.word	0x007a1200

080042b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042b4:	4b03      	ldr	r3, [pc, #12]	; (80042c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80042b6:	681b      	ldr	r3, [r3, #0]
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	20000010 	.word	0x20000010

080042c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80042cc:	f7ff fff0 	bl	80042b0 <HAL_RCC_GetHCLKFreq>
 80042d0:	4602      	mov	r2, r0
 80042d2:	4b05      	ldr	r3, [pc, #20]	; (80042e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	0a9b      	lsrs	r3, r3, #10
 80042d8:	f003 0307 	and.w	r3, r3, #7
 80042dc:	4903      	ldr	r1, [pc, #12]	; (80042ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80042de:	5ccb      	ldrb	r3, [r1, r3]
 80042e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40023800 	.word	0x40023800
 80042ec:	0800a25c 	.word	0x0800a25c

080042f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80042f4:	f7ff ffdc 	bl	80042b0 <HAL_RCC_GetHCLKFreq>
 80042f8:	4602      	mov	r2, r0
 80042fa:	4b05      	ldr	r3, [pc, #20]	; (8004310 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	0b5b      	lsrs	r3, r3, #13
 8004300:	f003 0307 	and.w	r3, r3, #7
 8004304:	4903      	ldr	r1, [pc, #12]	; (8004314 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004306:	5ccb      	ldrb	r3, [r1, r3]
 8004308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800430c:	4618      	mov	r0, r3
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40023800 	.word	0x40023800
 8004314:	0800a25c 	.word	0x0800a25c

08004318 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e041      	b.n	80043ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2b00      	cmp	r3, #0
 8004334:	d106      	bne.n	8004344 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f7fd fe38 	bl	8001fb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2202      	movs	r2, #2
 8004348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	3304      	adds	r3, #4
 8004354:	4619      	mov	r1, r3
 8004356:	4610      	mov	r0, r2
 8004358:	f000 fef4 	bl	8005144 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043ac:	2300      	movs	r3, #0
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3708      	adds	r7, #8
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
	...

080043b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b085      	sub	sp, #20
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d001      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e044      	b.n	800445a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2202      	movs	r2, #2
 80043d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	68da      	ldr	r2, [r3, #12]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f042 0201 	orr.w	r2, r2, #1
 80043e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a1e      	ldr	r2, [pc, #120]	; (8004468 <HAL_TIM_Base_Start_IT+0xb0>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d018      	beq.n	8004424 <HAL_TIM_Base_Start_IT+0x6c>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043fa:	d013      	beq.n	8004424 <HAL_TIM_Base_Start_IT+0x6c>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a1a      	ldr	r2, [pc, #104]	; (800446c <HAL_TIM_Base_Start_IT+0xb4>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d00e      	beq.n	8004424 <HAL_TIM_Base_Start_IT+0x6c>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a19      	ldr	r2, [pc, #100]	; (8004470 <HAL_TIM_Base_Start_IT+0xb8>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d009      	beq.n	8004424 <HAL_TIM_Base_Start_IT+0x6c>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a17      	ldr	r2, [pc, #92]	; (8004474 <HAL_TIM_Base_Start_IT+0xbc>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d004      	beq.n	8004424 <HAL_TIM_Base_Start_IT+0x6c>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a16      	ldr	r2, [pc, #88]	; (8004478 <HAL_TIM_Base_Start_IT+0xc0>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d111      	bne.n	8004448 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	f003 0307 	and.w	r3, r3, #7
 800442e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2b06      	cmp	r3, #6
 8004434:	d010      	beq.n	8004458 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f042 0201 	orr.w	r2, r2, #1
 8004444:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004446:	e007      	b.n	8004458 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f042 0201 	orr.w	r2, r2, #1
 8004456:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004458:	2300      	movs	r3, #0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3714      	adds	r7, #20
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	40010000 	.word	0x40010000
 800446c:	40000400 	.word	0x40000400
 8004470:	40000800 	.word	0x40000800
 8004474:	40000c00 	.word	0x40000c00
 8004478:	40014000 	.word	0x40014000

0800447c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d101      	bne.n	800448e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e041      	b.n	8004512 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	d106      	bne.n	80044a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 f839 	bl	800451a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2202      	movs	r2, #2
 80044ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	3304      	adds	r3, #4
 80044b8:	4619      	mov	r1, r3
 80044ba:	4610      	mov	r0, r2
 80044bc:	f000 fe42 	bl	8005144 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004510:	2300      	movs	r3, #0
}
 8004512:	4618      	mov	r0, r3
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800451a:	b480      	push	{r7}
 800451c:	b083      	sub	sp, #12
 800451e:	af00      	add	r7, sp, #0
 8004520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004522:	bf00      	nop
 8004524:	370c      	adds	r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr
	...

08004530 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b086      	sub	sp, #24
 8004534:	af00      	add	r7, sp, #0
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	60b9      	str	r1, [r7, #8]
 800453a:	607a      	str	r2, [r7, #4]
 800453c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800453e:	2300      	movs	r3, #0
 8004540:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d109      	bne.n	800455c <HAL_TIM_PWM_Start_DMA+0x2c>
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800454e:	b2db      	uxtb	r3, r3
 8004550:	2b02      	cmp	r3, #2
 8004552:	bf0c      	ite	eq
 8004554:	2301      	moveq	r3, #1
 8004556:	2300      	movne	r3, #0
 8004558:	b2db      	uxtb	r3, r3
 800455a:	e022      	b.n	80045a2 <HAL_TIM_PWM_Start_DMA+0x72>
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	2b04      	cmp	r3, #4
 8004560:	d109      	bne.n	8004576 <HAL_TIM_PWM_Start_DMA+0x46>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004568:	b2db      	uxtb	r3, r3
 800456a:	2b02      	cmp	r3, #2
 800456c:	bf0c      	ite	eq
 800456e:	2301      	moveq	r3, #1
 8004570:	2300      	movne	r3, #0
 8004572:	b2db      	uxtb	r3, r3
 8004574:	e015      	b.n	80045a2 <HAL_TIM_PWM_Start_DMA+0x72>
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	2b08      	cmp	r3, #8
 800457a:	d109      	bne.n	8004590 <HAL_TIM_PWM_Start_DMA+0x60>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004582:	b2db      	uxtb	r3, r3
 8004584:	2b02      	cmp	r3, #2
 8004586:	bf0c      	ite	eq
 8004588:	2301      	moveq	r3, #1
 800458a:	2300      	movne	r3, #0
 800458c:	b2db      	uxtb	r3, r3
 800458e:	e008      	b.n	80045a2 <HAL_TIM_PWM_Start_DMA+0x72>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004596:	b2db      	uxtb	r3, r3
 8004598:	2b02      	cmp	r3, #2
 800459a:	bf0c      	ite	eq
 800459c:	2301      	moveq	r3, #1
 800459e:	2300      	movne	r3, #0
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d001      	beq.n	80045aa <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80045a6:	2302      	movs	r3, #2
 80045a8:	e15d      	b.n	8004866 <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d109      	bne.n	80045c4 <HAL_TIM_PWM_Start_DMA+0x94>
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	bf0c      	ite	eq
 80045bc:	2301      	moveq	r3, #1
 80045be:	2300      	movne	r3, #0
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	e022      	b.n	800460a <HAL_TIM_PWM_Start_DMA+0xda>
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	2b04      	cmp	r3, #4
 80045c8:	d109      	bne.n	80045de <HAL_TIM_PWM_Start_DMA+0xae>
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	bf0c      	ite	eq
 80045d6:	2301      	moveq	r3, #1
 80045d8:	2300      	movne	r3, #0
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	e015      	b.n	800460a <HAL_TIM_PWM_Start_DMA+0xda>
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	2b08      	cmp	r3, #8
 80045e2:	d109      	bne.n	80045f8 <HAL_TIM_PWM_Start_DMA+0xc8>
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	bf0c      	ite	eq
 80045f0:	2301      	moveq	r3, #1
 80045f2:	2300      	movne	r3, #0
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	e008      	b.n	800460a <HAL_TIM_PWM_Start_DMA+0xda>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	2b01      	cmp	r3, #1
 8004602:	bf0c      	ite	eq
 8004604:	2301      	moveq	r3, #1
 8004606:	2300      	movne	r3, #0
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d024      	beq.n	8004658 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d104      	bne.n	800461e <HAL_TIM_PWM_Start_DMA+0xee>
 8004614:	887b      	ldrh	r3, [r7, #2]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d001      	beq.n	800461e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e123      	b.n	8004866 <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d104      	bne.n	800462e <HAL_TIM_PWM_Start_DMA+0xfe>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2202      	movs	r2, #2
 8004628:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800462c:	e016      	b.n	800465c <HAL_TIM_PWM_Start_DMA+0x12c>
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	2b04      	cmp	r3, #4
 8004632:	d104      	bne.n	800463e <HAL_TIM_PWM_Start_DMA+0x10e>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2202      	movs	r2, #2
 8004638:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800463c:	e00e      	b.n	800465c <HAL_TIM_PWM_Start_DMA+0x12c>
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	2b08      	cmp	r3, #8
 8004642:	d104      	bne.n	800464e <HAL_TIM_PWM_Start_DMA+0x11e>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2202      	movs	r2, #2
 8004648:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800464c:	e006      	b.n	800465c <HAL_TIM_PWM_Start_DMA+0x12c>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2202      	movs	r2, #2
 8004652:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004656:	e001      	b.n	800465c <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e104      	b.n	8004866 <HAL_TIM_PWM_Start_DMA+0x336>
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	2b0c      	cmp	r3, #12
 8004660:	f200 80ae 	bhi.w	80047c0 <HAL_TIM_PWM_Start_DMA+0x290>
 8004664:	a201      	add	r2, pc, #4	; (adr r2, 800466c <HAL_TIM_PWM_Start_DMA+0x13c>)
 8004666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800466a:	bf00      	nop
 800466c:	080046a1 	.word	0x080046a1
 8004670:	080047c1 	.word	0x080047c1
 8004674:	080047c1 	.word	0x080047c1
 8004678:	080047c1 	.word	0x080047c1
 800467c:	080046e9 	.word	0x080046e9
 8004680:	080047c1 	.word	0x080047c1
 8004684:	080047c1 	.word	0x080047c1
 8004688:	080047c1 	.word	0x080047c1
 800468c:	08004731 	.word	0x08004731
 8004690:	080047c1 	.word	0x080047c1
 8004694:	080047c1 	.word	0x080047c1
 8004698:	080047c1 	.word	0x080047c1
 800469c:	08004779 	.word	0x08004779
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a4:	4a72      	ldr	r2, [pc, #456]	; (8004870 <HAL_TIM_PWM_Start_DMA+0x340>)
 80046a6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ac:	4a71      	ldr	r2, [pc, #452]	; (8004874 <HAL_TIM_PWM_Start_DMA+0x344>)
 80046ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b4:	4a70      	ldr	r2, [pc, #448]	; (8004878 <HAL_TIM_PWM_Start_DMA+0x348>)
 80046b6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80046bc:	6879      	ldr	r1, [r7, #4]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	3334      	adds	r3, #52	; 0x34
 80046c4:	461a      	mov	r2, r3
 80046c6:	887b      	ldrh	r3, [r7, #2]
 80046c8:	f7fe fd18 	bl	80030fc <HAL_DMA_Start_IT>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e0c7      	b.n	8004866 <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68da      	ldr	r2, [r3, #12]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046e4:	60da      	str	r2, [r3, #12]
      break;
 80046e6:	e06e      	b.n	80047c6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ec:	4a60      	ldr	r2, [pc, #384]	; (8004870 <HAL_TIM_PWM_Start_DMA+0x340>)
 80046ee:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f4:	4a5f      	ldr	r2, [pc, #380]	; (8004874 <HAL_TIM_PWM_Start_DMA+0x344>)
 80046f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046fc:	4a5e      	ldr	r2, [pc, #376]	; (8004878 <HAL_TIM_PWM_Start_DMA+0x348>)
 80046fe:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8004704:	6879      	ldr	r1, [r7, #4]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	3338      	adds	r3, #56	; 0x38
 800470c:	461a      	mov	r2, r3
 800470e:	887b      	ldrh	r3, [r7, #2]
 8004710:	f7fe fcf4 	bl	80030fc <HAL_DMA_Start_IT>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e0a3      	b.n	8004866 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	68da      	ldr	r2, [r3, #12]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800472c:	60da      	str	r2, [r3, #12]
      break;
 800472e:	e04a      	b.n	80047c6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004734:	4a4e      	ldr	r2, [pc, #312]	; (8004870 <HAL_TIM_PWM_Start_DMA+0x340>)
 8004736:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800473c:	4a4d      	ldr	r2, [pc, #308]	; (8004874 <HAL_TIM_PWM_Start_DMA+0x344>)
 800473e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004744:	4a4c      	ldr	r2, [pc, #304]	; (8004878 <HAL_TIM_PWM_Start_DMA+0x348>)
 8004746:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800474c:	6879      	ldr	r1, [r7, #4]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	333c      	adds	r3, #60	; 0x3c
 8004754:	461a      	mov	r2, r3
 8004756:	887b      	ldrh	r3, [r7, #2]
 8004758:	f7fe fcd0 	bl	80030fc <HAL_DMA_Start_IT>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d001      	beq.n	8004766 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e07f      	b.n	8004866 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68da      	ldr	r2, [r3, #12]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004774:	60da      	str	r2, [r3, #12]
      break;
 8004776:	e026      	b.n	80047c6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800477c:	4a3c      	ldr	r2, [pc, #240]	; (8004870 <HAL_TIM_PWM_Start_DMA+0x340>)
 800477e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004784:	4a3b      	ldr	r2, [pc, #236]	; (8004874 <HAL_TIM_PWM_Start_DMA+0x344>)
 8004786:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478c:	4a3a      	ldr	r2, [pc, #232]	; (8004878 <HAL_TIM_PWM_Start_DMA+0x348>)
 800478e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004794:	6879      	ldr	r1, [r7, #4]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	3340      	adds	r3, #64	; 0x40
 800479c:	461a      	mov	r2, r3
 800479e:	887b      	ldrh	r3, [r7, #2]
 80047a0:	f7fe fcac 	bl	80030fc <HAL_DMA_Start_IT>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d001      	beq.n	80047ae <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e05b      	b.n	8004866 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68da      	ldr	r2, [r3, #12]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80047bc:	60da      	str	r2, [r3, #12]
      break;
 80047be:	e002      	b.n	80047c6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	75fb      	strb	r3, [r7, #23]
      break;
 80047c4:	bf00      	nop
  }

  if (status == HAL_OK)
 80047c6:	7dfb      	ldrb	r3, [r7, #23]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d14b      	bne.n	8004864 <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2201      	movs	r2, #1
 80047d2:	68b9      	ldr	r1, [r7, #8]
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 ff5b 	bl	8005690 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a27      	ldr	r2, [pc, #156]	; (800487c <HAL_TIM_PWM_Start_DMA+0x34c>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d107      	bne.n	80047f4 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047f2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a20      	ldr	r2, [pc, #128]	; (800487c <HAL_TIM_PWM_Start_DMA+0x34c>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d018      	beq.n	8004830 <HAL_TIM_PWM_Start_DMA+0x300>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004806:	d013      	beq.n	8004830 <HAL_TIM_PWM_Start_DMA+0x300>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a1c      	ldr	r2, [pc, #112]	; (8004880 <HAL_TIM_PWM_Start_DMA+0x350>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d00e      	beq.n	8004830 <HAL_TIM_PWM_Start_DMA+0x300>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a1b      	ldr	r2, [pc, #108]	; (8004884 <HAL_TIM_PWM_Start_DMA+0x354>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d009      	beq.n	8004830 <HAL_TIM_PWM_Start_DMA+0x300>
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a19      	ldr	r2, [pc, #100]	; (8004888 <HAL_TIM_PWM_Start_DMA+0x358>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d004      	beq.n	8004830 <HAL_TIM_PWM_Start_DMA+0x300>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a18      	ldr	r2, [pc, #96]	; (800488c <HAL_TIM_PWM_Start_DMA+0x35c>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d111      	bne.n	8004854 <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 0307 	and.w	r3, r3, #7
 800483a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	2b06      	cmp	r3, #6
 8004840:	d010      	beq.n	8004864 <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f042 0201 	orr.w	r2, r2, #1
 8004850:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004852:	e007      	b.n	8004864 <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f042 0201 	orr.w	r2, r2, #1
 8004862:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004864:	7dfb      	ldrb	r3, [r7, #23]
}
 8004866:	4618      	mov	r0, r3
 8004868:	3718      	adds	r7, #24
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	08005035 	.word	0x08005035
 8004874:	080050dd 	.word	0x080050dd
 8004878:	08004fa3 	.word	0x08004fa3
 800487c:	40010000 	.word	0x40010000
 8004880:	40000400 	.word	0x40000400
 8004884:	40000800 	.word	0x40000800
 8004888:	40000c00 	.word	0x40000c00
 800488c:	40014000 	.word	0x40014000

08004890 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800489a:	2300      	movs	r3, #0
 800489c:	73fb      	strb	r3, [r7, #15]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	2b0c      	cmp	r3, #12
 80048a2:	d855      	bhi.n	8004950 <HAL_TIM_PWM_Stop_DMA+0xc0>
 80048a4:	a201      	add	r2, pc, #4	; (adr r2, 80048ac <HAL_TIM_PWM_Stop_DMA+0x1c>)
 80048a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048aa:	bf00      	nop
 80048ac:	080048e1 	.word	0x080048e1
 80048b0:	08004951 	.word	0x08004951
 80048b4:	08004951 	.word	0x08004951
 80048b8:	08004951 	.word	0x08004951
 80048bc:	080048fd 	.word	0x080048fd
 80048c0:	08004951 	.word	0x08004951
 80048c4:	08004951 	.word	0x08004951
 80048c8:	08004951 	.word	0x08004951
 80048cc:	08004919 	.word	0x08004919
 80048d0:	08004951 	.word	0x08004951
 80048d4:	08004951 	.word	0x08004951
 80048d8:	08004951 	.word	0x08004951
 80048dc:	08004935 	.word	0x08004935
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68da      	ldr	r2, [r3, #12]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80048ee:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f4:	4618      	mov	r0, r3
 80048f6:	f7fe fc59 	bl	80031ac <HAL_DMA_Abort_IT>
      break;
 80048fa:	e02c      	b.n	8004956 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68da      	ldr	r2, [r3, #12]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800490a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004910:	4618      	mov	r0, r3
 8004912:	f7fe fc4b 	bl	80031ac <HAL_DMA_Abort_IT>
      break;
 8004916:	e01e      	b.n	8004956 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68da      	ldr	r2, [r3, #12]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004926:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800492c:	4618      	mov	r0, r3
 800492e:	f7fe fc3d 	bl	80031ac <HAL_DMA_Abort_IT>
      break;
 8004932:	e010      	b.n	8004956 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68da      	ldr	r2, [r3, #12]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004942:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004948:	4618      	mov	r0, r3
 800494a:	f7fe fc2f 	bl	80031ac <HAL_DMA_Abort_IT>
      break;
 800494e:	e002      	b.n	8004956 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	73fb      	strb	r3, [r7, #15]
      break;
 8004954:	bf00      	nop
  }

  if (status == HAL_OK)
 8004956:	7bfb      	ldrb	r3, [r7, #15]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d157      	bne.n	8004a0c <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	2200      	movs	r2, #0
 8004962:	6839      	ldr	r1, [r7, #0]
 8004964:	4618      	mov	r0, r3
 8004966:	f000 fe93 	bl	8005690 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a2a      	ldr	r2, [pc, #168]	; (8004a18 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d117      	bne.n	80049a4 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	6a1a      	ldr	r2, [r3, #32]
 800497a:	f241 1311 	movw	r3, #4369	; 0x1111
 800497e:	4013      	ands	r3, r2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d10f      	bne.n	80049a4 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	6a1a      	ldr	r2, [r3, #32]
 800498a:	f240 4344 	movw	r3, #1092	; 0x444
 800498e:	4013      	ands	r3, r2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d107      	bne.n	80049a4 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80049a2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	6a1a      	ldr	r2, [r3, #32]
 80049aa:	f241 1311 	movw	r3, #4369	; 0x1111
 80049ae:	4013      	ands	r3, r2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d10f      	bne.n	80049d4 <HAL_TIM_PWM_Stop_DMA+0x144>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6a1a      	ldr	r2, [r3, #32]
 80049ba:	f240 4344 	movw	r3, #1092	; 0x444
 80049be:	4013      	ands	r3, r2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d107      	bne.n	80049d4 <HAL_TIM_PWM_Stop_DMA+0x144>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f022 0201 	bic.w	r2, r2, #1
 80049d2:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d104      	bne.n	80049e4 <HAL_TIM_PWM_Stop_DMA+0x154>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2201      	movs	r2, #1
 80049de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049e2:	e013      	b.n	8004a0c <HAL_TIM_PWM_Stop_DMA+0x17c>
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	d104      	bne.n	80049f4 <HAL_TIM_PWM_Stop_DMA+0x164>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049f2:	e00b      	b.n	8004a0c <HAL_TIM_PWM_Stop_DMA+0x17c>
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	2b08      	cmp	r3, #8
 80049f8:	d104      	bne.n	8004a04 <HAL_TIM_PWM_Stop_DMA+0x174>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a02:	e003      	b.n	8004a0c <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8004a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3710      	adds	r7, #16
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	40010000 	.word	0x40010000

08004a1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d122      	bne.n	8004a78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d11b      	bne.n	8004a78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f06f 0202 	mvn.w	r2, #2
 8004a48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	f003 0303 	and.w	r3, r3, #3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d003      	beq.n	8004a66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 fa81 	bl	8004f66 <HAL_TIM_IC_CaptureCallback>
 8004a64:	e005      	b.n	8004a72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 fa73 	bl	8004f52 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f7fc febd 	bl	80017ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	f003 0304 	and.w	r3, r3, #4
 8004a82:	2b04      	cmp	r3, #4
 8004a84:	d122      	bne.n	8004acc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	f003 0304 	and.w	r3, r3, #4
 8004a90:	2b04      	cmp	r3, #4
 8004a92:	d11b      	bne.n	8004acc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f06f 0204 	mvn.w	r2, #4
 8004a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2202      	movs	r2, #2
 8004aa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	699b      	ldr	r3, [r3, #24]
 8004aaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d003      	beq.n	8004aba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f000 fa57 	bl	8004f66 <HAL_TIM_IC_CaptureCallback>
 8004ab8:	e005      	b.n	8004ac6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f000 fa49 	bl	8004f52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f7fc fe93 	bl	80017ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	f003 0308 	and.w	r3, r3, #8
 8004ad6:	2b08      	cmp	r3, #8
 8004ad8:	d122      	bne.n	8004b20 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	f003 0308 	and.w	r3, r3, #8
 8004ae4:	2b08      	cmp	r3, #8
 8004ae6:	d11b      	bne.n	8004b20 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f06f 0208 	mvn.w	r2, #8
 8004af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2204      	movs	r2, #4
 8004af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	69db      	ldr	r3, [r3, #28]
 8004afe:	f003 0303 	and.w	r3, r3, #3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d003      	beq.n	8004b0e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 fa2d 	bl	8004f66 <HAL_TIM_IC_CaptureCallback>
 8004b0c:	e005      	b.n	8004b1a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 fa1f 	bl	8004f52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f7fc fe69 	bl	80017ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	f003 0310 	and.w	r3, r3, #16
 8004b2a:	2b10      	cmp	r3, #16
 8004b2c:	d122      	bne.n	8004b74 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	f003 0310 	and.w	r3, r3, #16
 8004b38:	2b10      	cmp	r3, #16
 8004b3a:	d11b      	bne.n	8004b74 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f06f 0210 	mvn.w	r2, #16
 8004b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2208      	movs	r2, #8
 8004b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d003      	beq.n	8004b62 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 fa03 	bl	8004f66 <HAL_TIM_IC_CaptureCallback>
 8004b60:	e005      	b.n	8004b6e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f9f5 	bl	8004f52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f7fc fe3f 	bl	80017ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d10e      	bne.n	8004ba0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d107      	bne.n	8004ba0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f06f 0201 	mvn.w	r2, #1
 8004b98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 f9cf 	bl	8004f3e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004baa:	2b80      	cmp	r3, #128	; 0x80
 8004bac:	d10e      	bne.n	8004bcc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb8:	2b80      	cmp	r3, #128	; 0x80
 8004bba:	d107      	bne.n	8004bcc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 fe52 	bl	8005870 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	691b      	ldr	r3, [r3, #16]
 8004bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bd6:	2b40      	cmp	r3, #64	; 0x40
 8004bd8:	d10e      	bne.n	8004bf8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be4:	2b40      	cmp	r3, #64	; 0x40
 8004be6:	d107      	bne.n	8004bf8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 f9c1 	bl	8004f7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	f003 0320 	and.w	r3, r3, #32
 8004c02:	2b20      	cmp	r3, #32
 8004c04:	d10e      	bne.n	8004c24 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	f003 0320 	and.w	r3, r3, #32
 8004c10:	2b20      	cmp	r3, #32
 8004c12:	d107      	bne.n	8004c24 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f06f 0220 	mvn.w	r2, #32
 8004c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 fe1c 	bl	800585c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c24:	bf00      	nop
 8004c26:	3708      	adds	r7, #8
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b086      	sub	sp, #24
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d101      	bne.n	8004c4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c46:	2302      	movs	r3, #2
 8004c48:	e0ae      	b.n	8004da8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b0c      	cmp	r3, #12
 8004c56:	f200 809f 	bhi.w	8004d98 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c5a:	a201      	add	r2, pc, #4	; (adr r2, 8004c60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c60:	08004c95 	.word	0x08004c95
 8004c64:	08004d99 	.word	0x08004d99
 8004c68:	08004d99 	.word	0x08004d99
 8004c6c:	08004d99 	.word	0x08004d99
 8004c70:	08004cd5 	.word	0x08004cd5
 8004c74:	08004d99 	.word	0x08004d99
 8004c78:	08004d99 	.word	0x08004d99
 8004c7c:	08004d99 	.word	0x08004d99
 8004c80:	08004d17 	.word	0x08004d17
 8004c84:	08004d99 	.word	0x08004d99
 8004c88:	08004d99 	.word	0x08004d99
 8004c8c:	08004d99 	.word	0x08004d99
 8004c90:	08004d57 	.word	0x08004d57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	68b9      	ldr	r1, [r7, #8]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 fad2 	bl	8005244 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	699a      	ldr	r2, [r3, #24]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0208 	orr.w	r2, r2, #8
 8004cae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	699a      	ldr	r2, [r3, #24]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f022 0204 	bic.w	r2, r2, #4
 8004cbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	6999      	ldr	r1, [r3, #24]
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	691a      	ldr	r2, [r3, #16]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	619a      	str	r2, [r3, #24]
      break;
 8004cd2:	e064      	b.n	8004d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68b9      	ldr	r1, [r7, #8]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 fb18 	bl	8005310 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	699a      	ldr	r2, [r3, #24]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	699a      	ldr	r2, [r3, #24]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	6999      	ldr	r1, [r3, #24]
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	691b      	ldr	r3, [r3, #16]
 8004d0a:	021a      	lsls	r2, r3, #8
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	430a      	orrs	r2, r1
 8004d12:	619a      	str	r2, [r3, #24]
      break;
 8004d14:	e043      	b.n	8004d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	68b9      	ldr	r1, [r7, #8]
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f000 fb63 	bl	80053e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	69da      	ldr	r2, [r3, #28]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f042 0208 	orr.w	r2, r2, #8
 8004d30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	69da      	ldr	r2, [r3, #28]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0204 	bic.w	r2, r2, #4
 8004d40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	69d9      	ldr	r1, [r3, #28]
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	691a      	ldr	r2, [r3, #16]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	430a      	orrs	r2, r1
 8004d52:	61da      	str	r2, [r3, #28]
      break;
 8004d54:	e023      	b.n	8004d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68b9      	ldr	r1, [r7, #8]
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f000 fbad 	bl	80054bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	69da      	ldr	r2, [r3, #28]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	69da      	ldr	r2, [r3, #28]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	69d9      	ldr	r1, [r3, #28]
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	021a      	lsls	r2, r3, #8
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	430a      	orrs	r2, r1
 8004d94:	61da      	str	r2, [r3, #28]
      break;
 8004d96:	e002      	b.n	8004d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	75fb      	strb	r3, [r7, #23]
      break;
 8004d9c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004da6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3718      	adds	r7, #24
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d101      	bne.n	8004dcc <HAL_TIM_ConfigClockSource+0x1c>
 8004dc8:	2302      	movs	r3, #2
 8004dca:	e0b4      	b.n	8004f36 <HAL_TIM_ConfigClockSource+0x186>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004dea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004df2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68ba      	ldr	r2, [r7, #8]
 8004dfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e04:	d03e      	beq.n	8004e84 <HAL_TIM_ConfigClockSource+0xd4>
 8004e06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e0a:	f200 8087 	bhi.w	8004f1c <HAL_TIM_ConfigClockSource+0x16c>
 8004e0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e12:	f000 8086 	beq.w	8004f22 <HAL_TIM_ConfigClockSource+0x172>
 8004e16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e1a:	d87f      	bhi.n	8004f1c <HAL_TIM_ConfigClockSource+0x16c>
 8004e1c:	2b70      	cmp	r3, #112	; 0x70
 8004e1e:	d01a      	beq.n	8004e56 <HAL_TIM_ConfigClockSource+0xa6>
 8004e20:	2b70      	cmp	r3, #112	; 0x70
 8004e22:	d87b      	bhi.n	8004f1c <HAL_TIM_ConfigClockSource+0x16c>
 8004e24:	2b60      	cmp	r3, #96	; 0x60
 8004e26:	d050      	beq.n	8004eca <HAL_TIM_ConfigClockSource+0x11a>
 8004e28:	2b60      	cmp	r3, #96	; 0x60
 8004e2a:	d877      	bhi.n	8004f1c <HAL_TIM_ConfigClockSource+0x16c>
 8004e2c:	2b50      	cmp	r3, #80	; 0x50
 8004e2e:	d03c      	beq.n	8004eaa <HAL_TIM_ConfigClockSource+0xfa>
 8004e30:	2b50      	cmp	r3, #80	; 0x50
 8004e32:	d873      	bhi.n	8004f1c <HAL_TIM_ConfigClockSource+0x16c>
 8004e34:	2b40      	cmp	r3, #64	; 0x40
 8004e36:	d058      	beq.n	8004eea <HAL_TIM_ConfigClockSource+0x13a>
 8004e38:	2b40      	cmp	r3, #64	; 0x40
 8004e3a:	d86f      	bhi.n	8004f1c <HAL_TIM_ConfigClockSource+0x16c>
 8004e3c:	2b30      	cmp	r3, #48	; 0x30
 8004e3e:	d064      	beq.n	8004f0a <HAL_TIM_ConfigClockSource+0x15a>
 8004e40:	2b30      	cmp	r3, #48	; 0x30
 8004e42:	d86b      	bhi.n	8004f1c <HAL_TIM_ConfigClockSource+0x16c>
 8004e44:	2b20      	cmp	r3, #32
 8004e46:	d060      	beq.n	8004f0a <HAL_TIM_ConfigClockSource+0x15a>
 8004e48:	2b20      	cmp	r3, #32
 8004e4a:	d867      	bhi.n	8004f1c <HAL_TIM_ConfigClockSource+0x16c>
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d05c      	beq.n	8004f0a <HAL_TIM_ConfigClockSource+0x15a>
 8004e50:	2b10      	cmp	r3, #16
 8004e52:	d05a      	beq.n	8004f0a <HAL_TIM_ConfigClockSource+0x15a>
 8004e54:	e062      	b.n	8004f1c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6818      	ldr	r0, [r3, #0]
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	6899      	ldr	r1, [r3, #8]
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685a      	ldr	r2, [r3, #4]
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	f000 fbf3 	bl	8005650 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004e78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68ba      	ldr	r2, [r7, #8]
 8004e80:	609a      	str	r2, [r3, #8]
      break;
 8004e82:	e04f      	b.n	8004f24 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6818      	ldr	r0, [r3, #0]
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	6899      	ldr	r1, [r3, #8]
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	685a      	ldr	r2, [r3, #4]
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	f000 fbdc 	bl	8005650 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	689a      	ldr	r2, [r3, #8]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ea6:	609a      	str	r2, [r3, #8]
      break;
 8004ea8:	e03c      	b.n	8004f24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6818      	ldr	r0, [r3, #0]
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	6859      	ldr	r1, [r3, #4]
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	f000 fb50 	bl	800555c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2150      	movs	r1, #80	; 0x50
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f000 fba9 	bl	800561a <TIM_ITRx_SetConfig>
      break;
 8004ec8:	e02c      	b.n	8004f24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6818      	ldr	r0, [r3, #0]
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	6859      	ldr	r1, [r3, #4]
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	f000 fb6f 	bl	80055ba <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2160      	movs	r1, #96	; 0x60
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f000 fb99 	bl	800561a <TIM_ITRx_SetConfig>
      break;
 8004ee8:	e01c      	b.n	8004f24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6818      	ldr	r0, [r3, #0]
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	6859      	ldr	r1, [r3, #4]
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	f000 fb30 	bl	800555c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2140      	movs	r1, #64	; 0x40
 8004f02:	4618      	mov	r0, r3
 8004f04:	f000 fb89 	bl	800561a <TIM_ITRx_SetConfig>
      break;
 8004f08:	e00c      	b.n	8004f24 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4619      	mov	r1, r3
 8004f14:	4610      	mov	r0, r2
 8004f16:	f000 fb80 	bl	800561a <TIM_ITRx_SetConfig>
      break;
 8004f1a:	e003      	b.n	8004f24 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f20:	e000      	b.n	8004f24 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3710      	adds	r7, #16
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}

08004f3e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f3e:	b480      	push	{r7}
 8004f40:	b083      	sub	sp, #12
 8004f42:	af00      	add	r7, sp, #0
 8004f44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004f46:	bf00      	nop
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr

08004f52 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f52:	b480      	push	{r7}
 8004f54:	b083      	sub	sp, #12
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f5a:	bf00      	nop
 8004f5c:	370c      	adds	r7, #12
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr

08004f66 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f66:	b480      	push	{r7}
 8004f68:	b083      	sub	sp, #12
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f6e:	bf00      	nop
 8004f70:	370c      	adds	r7, #12
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr

08004f7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b083      	sub	sp, #12
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f82:	bf00      	nop
 8004f84:	370c      	adds	r7, #12
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr

08004f8e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004f8e:	b480      	push	{r7}
 8004f90:	b083      	sub	sp, #12
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004f96:	bf00      	nop
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr

08004fa2 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b084      	sub	sp, #16
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fae:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d107      	bne.n	8004fca <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fc8:	e02a      	b.n	8005020 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d107      	bne.n	8004fe4 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2202      	movs	r2, #2
 8004fd8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fe2:	e01d      	b.n	8005020 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d107      	bne.n	8004ffe <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2204      	movs	r2, #4
 8004ff2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ffc:	e010      	b.n	8005020 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	429a      	cmp	r2, r3
 8005006:	d107      	bne.n	8005018 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2208      	movs	r2, #8
 800500c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005016:	e003      	b.n	8005020 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005020:	68f8      	ldr	r0, [r7, #12]
 8005022:	f7ff ffb4 	bl	8004f8e <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2200      	movs	r2, #0
 800502a:	771a      	strb	r2, [r3, #28]
}
 800502c:	bf00      	nop
 800502e:	3710      	adds	r7, #16
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005040:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	429a      	cmp	r2, r3
 800504a:	d10b      	bne.n	8005064 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2201      	movs	r2, #1
 8005050:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	69db      	ldr	r3, [r3, #28]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d136      	bne.n	80050c8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005062:	e031      	b.n	80050c8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	429a      	cmp	r2, r3
 800506c:	d10b      	bne.n	8005086 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2202      	movs	r2, #2
 8005072:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	69db      	ldr	r3, [r3, #28]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d125      	bne.n	80050c8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005084:	e020      	b.n	80050c8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	429a      	cmp	r2, r3
 800508e:	d10b      	bne.n	80050a8 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2204      	movs	r2, #4
 8005094:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	69db      	ldr	r3, [r3, #28]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d114      	bne.n	80050c8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2201      	movs	r2, #1
 80050a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050a6:	e00f      	b.n	80050c8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d10a      	bne.n	80050c8 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2208      	movs	r2, #8
 80050b6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	69db      	ldr	r3, [r3, #28]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d103      	bne.n	80050c8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	f7fc fb8f 	bl	80017ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2200      	movs	r2, #0
 80050d2:	771a      	strb	r2, [r3, #28]
}
 80050d4:	bf00      	nop
 80050d6:	3710      	adds	r7, #16
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d103      	bne.n	80050fc <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2201      	movs	r2, #1
 80050f8:	771a      	strb	r2, [r3, #28]
 80050fa:	e019      	b.n	8005130 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	429a      	cmp	r2, r3
 8005104:	d103      	bne.n	800510e <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2202      	movs	r2, #2
 800510a:	771a      	strb	r2, [r3, #28]
 800510c:	e010      	b.n	8005130 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	429a      	cmp	r2, r3
 8005116:	d103      	bne.n	8005120 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2204      	movs	r2, #4
 800511c:	771a      	strb	r2, [r3, #28]
 800511e:	e007      	b.n	8005130 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	429a      	cmp	r2, r3
 8005128:	d102      	bne.n	8005130 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2208      	movs	r2, #8
 800512e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f7fc fadb 	bl	80016ec <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	771a      	strb	r2, [r3, #28]
}
 800513c:	bf00      	nop
 800513e:	3710      	adds	r7, #16
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005144:	b480      	push	{r7}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a34      	ldr	r2, [pc, #208]	; (8005228 <TIM_Base_SetConfig+0xe4>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d00f      	beq.n	800517c <TIM_Base_SetConfig+0x38>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005162:	d00b      	beq.n	800517c <TIM_Base_SetConfig+0x38>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a31      	ldr	r2, [pc, #196]	; (800522c <TIM_Base_SetConfig+0xe8>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d007      	beq.n	800517c <TIM_Base_SetConfig+0x38>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a30      	ldr	r2, [pc, #192]	; (8005230 <TIM_Base_SetConfig+0xec>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d003      	beq.n	800517c <TIM_Base_SetConfig+0x38>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a2f      	ldr	r2, [pc, #188]	; (8005234 <TIM_Base_SetConfig+0xf0>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d108      	bne.n	800518e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005182:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	4313      	orrs	r3, r2
 800518c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a25      	ldr	r2, [pc, #148]	; (8005228 <TIM_Base_SetConfig+0xe4>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d01b      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800519c:	d017      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a22      	ldr	r2, [pc, #136]	; (800522c <TIM_Base_SetConfig+0xe8>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d013      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a21      	ldr	r2, [pc, #132]	; (8005230 <TIM_Base_SetConfig+0xec>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d00f      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a20      	ldr	r2, [pc, #128]	; (8005234 <TIM_Base_SetConfig+0xf0>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d00b      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a1f      	ldr	r2, [pc, #124]	; (8005238 <TIM_Base_SetConfig+0xf4>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d007      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a1e      	ldr	r2, [pc, #120]	; (800523c <TIM_Base_SetConfig+0xf8>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d003      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a1d      	ldr	r2, [pc, #116]	; (8005240 <TIM_Base_SetConfig+0xfc>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d108      	bne.n	80051e0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	4313      	orrs	r3, r2
 80051de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	695b      	ldr	r3, [r3, #20]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	68fa      	ldr	r2, [r7, #12]
 80051f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	689a      	ldr	r2, [r3, #8]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	4a08      	ldr	r2, [pc, #32]	; (8005228 <TIM_Base_SetConfig+0xe4>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d103      	bne.n	8005214 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	691a      	ldr	r2, [r3, #16]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	615a      	str	r2, [r3, #20]
}
 800521a:	bf00      	nop
 800521c:	3714      	adds	r7, #20
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr
 8005226:	bf00      	nop
 8005228:	40010000 	.word	0x40010000
 800522c:	40000400 	.word	0x40000400
 8005230:	40000800 	.word	0x40000800
 8005234:	40000c00 	.word	0x40000c00
 8005238:	40014000 	.word	0x40014000
 800523c:	40014400 	.word	0x40014400
 8005240:	40014800 	.word	0x40014800

08005244 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005244:	b480      	push	{r7}
 8005246:	b087      	sub	sp, #28
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a1b      	ldr	r3, [r3, #32]
 8005252:	f023 0201 	bic.w	r2, r3, #1
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6a1b      	ldr	r3, [r3, #32]
 800525e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	699b      	ldr	r3, [r3, #24]
 800526a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005272:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f023 0303 	bic.w	r3, r3, #3
 800527a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	4313      	orrs	r3, r2
 8005284:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f023 0302 	bic.w	r3, r3, #2
 800528c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	4313      	orrs	r3, r2
 8005296:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a1c      	ldr	r2, [pc, #112]	; (800530c <TIM_OC1_SetConfig+0xc8>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d10c      	bne.n	80052ba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	f023 0308 	bic.w	r3, r3, #8
 80052a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	f023 0304 	bic.w	r3, r3, #4
 80052b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a13      	ldr	r2, [pc, #76]	; (800530c <TIM_OC1_SetConfig+0xc8>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d111      	bne.n	80052e6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	4313      	orrs	r3, r2
 80052da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	68fa      	ldr	r2, [r7, #12]
 80052f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	685a      	ldr	r2, [r3, #4]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	697a      	ldr	r2, [r7, #20]
 80052fe:	621a      	str	r2, [r3, #32]
}
 8005300:	bf00      	nop
 8005302:	371c      	adds	r7, #28
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr
 800530c:	40010000 	.word	0x40010000

08005310 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005310:	b480      	push	{r7}
 8005312:	b087      	sub	sp, #28
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	f023 0210 	bic.w	r2, r3, #16
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800533e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005346:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	021b      	lsls	r3, r3, #8
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	4313      	orrs	r3, r2
 8005352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	f023 0320 	bic.w	r3, r3, #32
 800535a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	011b      	lsls	r3, r3, #4
 8005362:	697a      	ldr	r2, [r7, #20]
 8005364:	4313      	orrs	r3, r2
 8005366:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a1e      	ldr	r2, [pc, #120]	; (80053e4 <TIM_OC2_SetConfig+0xd4>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d10d      	bne.n	800538c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005376:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	011b      	lsls	r3, r3, #4
 800537e:	697a      	ldr	r2, [r7, #20]
 8005380:	4313      	orrs	r3, r2
 8005382:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800538a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	4a15      	ldr	r2, [pc, #84]	; (80053e4 <TIM_OC2_SetConfig+0xd4>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d113      	bne.n	80053bc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800539a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	695b      	ldr	r3, [r3, #20]
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	693a      	ldr	r2, [r7, #16]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	699b      	ldr	r3, [r3, #24]
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	685a      	ldr	r2, [r3, #4]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	697a      	ldr	r2, [r7, #20]
 80053d4:	621a      	str	r2, [r3, #32]
}
 80053d6:	bf00      	nop
 80053d8:	371c      	adds	r7, #28
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	40010000 	.word	0x40010000

080053e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b087      	sub	sp, #28
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a1b      	ldr	r3, [r3, #32]
 80053f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	69db      	ldr	r3, [r3, #28]
 800540e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005416:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f023 0303 	bic.w	r3, r3, #3
 800541e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68fa      	ldr	r2, [r7, #12]
 8005426:	4313      	orrs	r3, r2
 8005428:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005430:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	021b      	lsls	r3, r3, #8
 8005438:	697a      	ldr	r2, [r7, #20]
 800543a:	4313      	orrs	r3, r2
 800543c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a1d      	ldr	r2, [pc, #116]	; (80054b8 <TIM_OC3_SetConfig+0xd0>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d10d      	bne.n	8005462 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800544c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	021b      	lsls	r3, r3, #8
 8005454:	697a      	ldr	r2, [r7, #20]
 8005456:	4313      	orrs	r3, r2
 8005458:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005460:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4a14      	ldr	r2, [pc, #80]	; (80054b8 <TIM_OC3_SetConfig+0xd0>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d113      	bne.n	8005492 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005470:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005478:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	011b      	lsls	r3, r3, #4
 8005480:	693a      	ldr	r2, [r7, #16]
 8005482:	4313      	orrs	r3, r2
 8005484:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	011b      	lsls	r3, r3, #4
 800548c:	693a      	ldr	r2, [r7, #16]
 800548e:	4313      	orrs	r3, r2
 8005490:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	693a      	ldr	r2, [r7, #16]
 8005496:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	68fa      	ldr	r2, [r7, #12]
 800549c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	685a      	ldr	r2, [r3, #4]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	621a      	str	r2, [r3, #32]
}
 80054ac:	bf00      	nop
 80054ae:	371c      	adds	r7, #28
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr
 80054b8:	40010000 	.word	0x40010000

080054bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054bc:	b480      	push	{r7}
 80054be:	b087      	sub	sp, #28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a1b      	ldr	r3, [r3, #32]
 80054ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	69db      	ldr	r3, [r3, #28]
 80054e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	021b      	lsls	r3, r3, #8
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005506:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	031b      	lsls	r3, r3, #12
 800550e:	693a      	ldr	r2, [r7, #16]
 8005510:	4313      	orrs	r3, r2
 8005512:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a10      	ldr	r2, [pc, #64]	; (8005558 <TIM_OC4_SetConfig+0x9c>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d109      	bne.n	8005530 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005522:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	695b      	ldr	r3, [r3, #20]
 8005528:	019b      	lsls	r3, r3, #6
 800552a:	697a      	ldr	r2, [r7, #20]
 800552c:	4313      	orrs	r3, r2
 800552e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	68fa      	ldr	r2, [r7, #12]
 800553a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685a      	ldr	r2, [r3, #4]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	693a      	ldr	r2, [r7, #16]
 8005548:	621a      	str	r2, [r3, #32]
}
 800554a:	bf00      	nop
 800554c:	371c      	adds	r7, #28
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	40010000 	.word	0x40010000

0800555c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800555c:	b480      	push	{r7}
 800555e:	b087      	sub	sp, #28
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6a1b      	ldr	r3, [r3, #32]
 8005572:	f023 0201 	bic.w	r2, r3, #1
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	699b      	ldr	r3, [r3, #24]
 800557e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005586:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	011b      	lsls	r3, r3, #4
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	4313      	orrs	r3, r2
 8005590:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	f023 030a 	bic.w	r3, r3, #10
 8005598:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800559a:	697a      	ldr	r2, [r7, #20]
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	4313      	orrs	r3, r2
 80055a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	697a      	ldr	r2, [r7, #20]
 80055ac:	621a      	str	r2, [r3, #32]
}
 80055ae:	bf00      	nop
 80055b0:	371c      	adds	r7, #28
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055ba:	b480      	push	{r7}
 80055bc:	b087      	sub	sp, #28
 80055be:	af00      	add	r7, sp, #0
 80055c0:	60f8      	str	r0, [r7, #12]
 80055c2:	60b9      	str	r1, [r7, #8]
 80055c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6a1b      	ldr	r3, [r3, #32]
 80055ca:	f023 0210 	bic.w	r2, r3, #16
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	699b      	ldr	r3, [r3, #24]
 80055d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6a1b      	ldr	r3, [r3, #32]
 80055dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	031b      	lsls	r3, r3, #12
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	011b      	lsls	r3, r3, #4
 80055fc:	693a      	ldr	r2, [r7, #16]
 80055fe:	4313      	orrs	r3, r2
 8005600:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	697a      	ldr	r2, [r7, #20]
 8005606:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	693a      	ldr	r2, [r7, #16]
 800560c:	621a      	str	r2, [r3, #32]
}
 800560e:	bf00      	nop
 8005610:	371c      	adds	r7, #28
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr

0800561a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800561a:	b480      	push	{r7}
 800561c:	b085      	sub	sp, #20
 800561e:	af00      	add	r7, sp, #0
 8005620:	6078      	str	r0, [r7, #4]
 8005622:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005630:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005632:	683a      	ldr	r2, [r7, #0]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	4313      	orrs	r3, r2
 8005638:	f043 0307 	orr.w	r3, r3, #7
 800563c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68fa      	ldr	r2, [r7, #12]
 8005642:	609a      	str	r2, [r3, #8]
}
 8005644:	bf00      	nop
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005650:	b480      	push	{r7}
 8005652:	b087      	sub	sp, #28
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
 800565c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800566a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	021a      	lsls	r2, r3, #8
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	431a      	orrs	r2, r3
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	4313      	orrs	r3, r2
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	4313      	orrs	r3, r2
 800567c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	609a      	str	r2, [r3, #8]
}
 8005684:	bf00      	nop
 8005686:	371c      	adds	r7, #28
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005690:	b480      	push	{r7}
 8005692:	b087      	sub	sp, #28
 8005694:	af00      	add	r7, sp, #0
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	60b9      	str	r1, [r7, #8]
 800569a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	f003 031f 	and.w	r3, r3, #31
 80056a2:	2201      	movs	r2, #1
 80056a4:	fa02 f303 	lsl.w	r3, r2, r3
 80056a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6a1a      	ldr	r2, [r3, #32]
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	43db      	mvns	r3, r3
 80056b2:	401a      	ands	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6a1a      	ldr	r2, [r3, #32]
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	f003 031f 	and.w	r3, r3, #31
 80056c2:	6879      	ldr	r1, [r7, #4]
 80056c4:	fa01 f303 	lsl.w	r3, r1, r3
 80056c8:	431a      	orrs	r2, r3
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	621a      	str	r2, [r3, #32]
}
 80056ce:	bf00      	nop
 80056d0:	371c      	adds	r7, #28
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
	...

080056dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056dc:	b480      	push	{r7}
 80056de:	b085      	sub	sp, #20
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d101      	bne.n	80056f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056f0:	2302      	movs	r3, #2
 80056f2:	e050      	b.n	8005796 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2202      	movs	r2, #2
 8005700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800571a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	4313      	orrs	r3, r2
 8005724:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a1c      	ldr	r2, [pc, #112]	; (80057a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d018      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005740:	d013      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a18      	ldr	r2, [pc, #96]	; (80057a8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d00e      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a16      	ldr	r2, [pc, #88]	; (80057ac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d009      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a15      	ldr	r2, [pc, #84]	; (80057b0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d004      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a13      	ldr	r2, [pc, #76]	; (80057b4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d10c      	bne.n	8005784 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005770:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	68ba      	ldr	r2, [r7, #8]
 8005778:	4313      	orrs	r3, r2
 800577a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3714      	adds	r7, #20
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	40010000 	.word	0x40010000
 80057a8:	40000400 	.word	0x40000400
 80057ac:	40000800 	.word	0x40000800
 80057b0:	40000c00 	.word	0x40000c00
 80057b4:	40014000 	.word	0x40014000

080057b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b085      	sub	sp, #20
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80057c2:	2300      	movs	r3, #0
 80057c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d101      	bne.n	80057d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80057d0:	2302      	movs	r3, #2
 80057d2:	e03d      	b.n	8005850 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	4313      	orrs	r3, r2
 8005804:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4313      	orrs	r3, r2
 8005812:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	4313      	orrs	r3, r2
 8005820:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	695b      	ldr	r3, [r3, #20]
 800582c:	4313      	orrs	r3, r2
 800582e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	69db      	ldr	r3, [r3, #28]
 800583a:	4313      	orrs	r3, r2
 800583c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800584e:	2300      	movs	r3, #0
}
 8005850:	4618      	mov	r0, r3
 8005852:	3714      	adds	r7, #20
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005864:	bf00      	nop
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e03f      	b.n	8005916 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d106      	bne.n	80058b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f7fc fc2e 	bl	800210c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2224      	movs	r2, #36	; 0x24
 80058b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68da      	ldr	r2, [r3, #12]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80058c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f000 f929 	bl	8005b20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	695a      	ldr	r2, [r3, #20]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68da      	ldr	r2, [r3, #12]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2220      	movs	r2, #32
 8005908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2220      	movs	r2, #32
 8005910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	3708      	adds	r7, #8
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}

0800591e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800591e:	b580      	push	{r7, lr}
 8005920:	b08a      	sub	sp, #40	; 0x28
 8005922:	af02      	add	r7, sp, #8
 8005924:	60f8      	str	r0, [r7, #12]
 8005926:	60b9      	str	r1, [r7, #8]
 8005928:	603b      	str	r3, [r7, #0]
 800592a:	4613      	mov	r3, r2
 800592c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800592e:	2300      	movs	r3, #0
 8005930:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b20      	cmp	r3, #32
 800593c:	d17c      	bne.n	8005a38 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d002      	beq.n	800594a <HAL_UART_Transmit+0x2c>
 8005944:	88fb      	ldrh	r3, [r7, #6]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d101      	bne.n	800594e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e075      	b.n	8005a3a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005954:	2b01      	cmp	r3, #1
 8005956:	d101      	bne.n	800595c <HAL_UART_Transmit+0x3e>
 8005958:	2302      	movs	r3, #2
 800595a:	e06e      	b.n	8005a3a <HAL_UART_Transmit+0x11c>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2221      	movs	r2, #33	; 0x21
 800596e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005972:	f7fc fe15 	bl	80025a0 <HAL_GetTick>
 8005976:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	88fa      	ldrh	r2, [r7, #6]
 800597c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	88fa      	ldrh	r2, [r7, #6]
 8005982:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800598c:	d108      	bne.n	80059a0 <HAL_UART_Transmit+0x82>
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	691b      	ldr	r3, [r3, #16]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d104      	bne.n	80059a0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005996:	2300      	movs	r3, #0
 8005998:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	61bb      	str	r3, [r7, #24]
 800599e:	e003      	b.n	80059a8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059a4:	2300      	movs	r3, #0
 80059a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80059b0:	e02a      	b.n	8005a08 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	9300      	str	r3, [sp, #0]
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	2200      	movs	r2, #0
 80059ba:	2180      	movs	r1, #128	; 0x80
 80059bc:	68f8      	ldr	r0, [r7, #12]
 80059be:	f000 f840 	bl	8005a42 <UART_WaitOnFlagUntilTimeout>
 80059c2:	4603      	mov	r3, r0
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d001      	beq.n	80059cc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80059c8:	2303      	movs	r3, #3
 80059ca:	e036      	b.n	8005a3a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d10b      	bne.n	80059ea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	881b      	ldrh	r3, [r3, #0]
 80059d6:	461a      	mov	r2, r3
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80059e2:	69bb      	ldr	r3, [r7, #24]
 80059e4:	3302      	adds	r3, #2
 80059e6:	61bb      	str	r3, [r7, #24]
 80059e8:	e007      	b.n	80059fa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	781a      	ldrb	r2, [r3, #0]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	3301      	adds	r3, #1
 80059f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	3b01      	subs	r3, #1
 8005a02:	b29a      	uxth	r2, r3
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1cf      	bne.n	80059b2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	9300      	str	r3, [sp, #0]
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	2140      	movs	r1, #64	; 0x40
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f000 f810 	bl	8005a42 <UART_WaitOnFlagUntilTimeout>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d001      	beq.n	8005a2c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	e006      	b.n	8005a3a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005a34:	2300      	movs	r3, #0
 8005a36:	e000      	b.n	8005a3a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005a38:	2302      	movs	r3, #2
  }
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3720      	adds	r7, #32
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b090      	sub	sp, #64	; 0x40
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	60f8      	str	r0, [r7, #12]
 8005a4a:	60b9      	str	r1, [r7, #8]
 8005a4c:	603b      	str	r3, [r7, #0]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a52:	e050      	b.n	8005af6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a5a:	d04c      	beq.n	8005af6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005a5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d007      	beq.n	8005a72 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a62:	f7fc fd9d 	bl	80025a0 <HAL_GetTick>
 8005a66:	4602      	mov	r2, r0
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d241      	bcs.n	8005af6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	330c      	adds	r3, #12
 8005a78:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a7c:	e853 3f00 	ldrex	r3, [r3]
 8005a80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005a88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	330c      	adds	r3, #12
 8005a90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a92:	637a      	str	r2, [r7, #52]	; 0x34
 8005a94:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a9a:	e841 2300 	strex	r3, r2, [r1]
 8005a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d1e5      	bne.n	8005a72 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	3314      	adds	r3, #20
 8005aac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	e853 3f00 	ldrex	r3, [r3]
 8005ab4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	f023 0301 	bic.w	r3, r3, #1
 8005abc:	63bb      	str	r3, [r7, #56]	; 0x38
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	3314      	adds	r3, #20
 8005ac4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ac6:	623a      	str	r2, [r7, #32]
 8005ac8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aca:	69f9      	ldr	r1, [r7, #28]
 8005acc:	6a3a      	ldr	r2, [r7, #32]
 8005ace:	e841 2300 	strex	r3, r2, [r1]
 8005ad2:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1e5      	bne.n	8005aa6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2220      	movs	r2, #32
 8005ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e00f      	b.n	8005b16 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	4013      	ands	r3, r2
 8005b00:	68ba      	ldr	r2, [r7, #8]
 8005b02:	429a      	cmp	r2, r3
 8005b04:	bf0c      	ite	eq
 8005b06:	2301      	moveq	r3, #1
 8005b08:	2300      	movne	r3, #0
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	79fb      	ldrb	r3, [r7, #7]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d09f      	beq.n	8005a54 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b14:	2300      	movs	r3, #0
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3740      	adds	r7, #64	; 0x40
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
	...

08005b20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b24:	b09f      	sub	sp, #124	; 0x7c
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	691b      	ldr	r3, [r3, #16]
 8005b30:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005b34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b36:	68d9      	ldr	r1, [r3, #12]
 8005b38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	ea40 0301 	orr.w	r3, r0, r1
 8005b40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b44:	689a      	ldr	r2, [r3, #8]
 8005b46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	431a      	orrs	r2, r3
 8005b4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b4e:	695b      	ldr	r3, [r3, #20]
 8005b50:	431a      	orrs	r2, r3
 8005b52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b54:	69db      	ldr	r3, [r3, #28]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005b5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005b64:	f021 010c 	bic.w	r1, r1, #12
 8005b68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005b6e:	430b      	orrs	r3, r1
 8005b70:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	695b      	ldr	r3, [r3, #20]
 8005b78:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005b7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b7e:	6999      	ldr	r1, [r3, #24]
 8005b80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	ea40 0301 	orr.w	r3, r0, r1
 8005b88:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	4bc5      	ldr	r3, [pc, #788]	; (8005ea4 <UART_SetConfig+0x384>)
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d004      	beq.n	8005b9e <UART_SetConfig+0x7e>
 8005b94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	4bc3      	ldr	r3, [pc, #780]	; (8005ea8 <UART_SetConfig+0x388>)
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d103      	bne.n	8005ba6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b9e:	f7fe fba7 	bl	80042f0 <HAL_RCC_GetPCLK2Freq>
 8005ba2:	6778      	str	r0, [r7, #116]	; 0x74
 8005ba4:	e002      	b.n	8005bac <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ba6:	f7fe fb8f 	bl	80042c8 <HAL_RCC_GetPCLK1Freq>
 8005baa:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bae:	69db      	ldr	r3, [r3, #28]
 8005bb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bb4:	f040 80b6 	bne.w	8005d24 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005bb8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bba:	461c      	mov	r4, r3
 8005bbc:	f04f 0500 	mov.w	r5, #0
 8005bc0:	4622      	mov	r2, r4
 8005bc2:	462b      	mov	r3, r5
 8005bc4:	1891      	adds	r1, r2, r2
 8005bc6:	6439      	str	r1, [r7, #64]	; 0x40
 8005bc8:	415b      	adcs	r3, r3
 8005bca:	647b      	str	r3, [r7, #68]	; 0x44
 8005bcc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005bd0:	1912      	adds	r2, r2, r4
 8005bd2:	eb45 0303 	adc.w	r3, r5, r3
 8005bd6:	f04f 0000 	mov.w	r0, #0
 8005bda:	f04f 0100 	mov.w	r1, #0
 8005bde:	00d9      	lsls	r1, r3, #3
 8005be0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005be4:	00d0      	lsls	r0, r2, #3
 8005be6:	4602      	mov	r2, r0
 8005be8:	460b      	mov	r3, r1
 8005bea:	1911      	adds	r1, r2, r4
 8005bec:	6639      	str	r1, [r7, #96]	; 0x60
 8005bee:	416b      	adcs	r3, r5
 8005bf0:	667b      	str	r3, [r7, #100]	; 0x64
 8005bf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	f04f 0300 	mov.w	r3, #0
 8005bfc:	1891      	adds	r1, r2, r2
 8005bfe:	63b9      	str	r1, [r7, #56]	; 0x38
 8005c00:	415b      	adcs	r3, r3
 8005c02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c08:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005c0c:	f7fb f88e 	bl	8000d2c <__aeabi_uldivmod>
 8005c10:	4602      	mov	r2, r0
 8005c12:	460b      	mov	r3, r1
 8005c14:	4ba5      	ldr	r3, [pc, #660]	; (8005eac <UART_SetConfig+0x38c>)
 8005c16:	fba3 2302 	umull	r2, r3, r3, r2
 8005c1a:	095b      	lsrs	r3, r3, #5
 8005c1c:	011e      	lsls	r6, r3, #4
 8005c1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c20:	461c      	mov	r4, r3
 8005c22:	f04f 0500 	mov.w	r5, #0
 8005c26:	4622      	mov	r2, r4
 8005c28:	462b      	mov	r3, r5
 8005c2a:	1891      	adds	r1, r2, r2
 8005c2c:	6339      	str	r1, [r7, #48]	; 0x30
 8005c2e:	415b      	adcs	r3, r3
 8005c30:	637b      	str	r3, [r7, #52]	; 0x34
 8005c32:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005c36:	1912      	adds	r2, r2, r4
 8005c38:	eb45 0303 	adc.w	r3, r5, r3
 8005c3c:	f04f 0000 	mov.w	r0, #0
 8005c40:	f04f 0100 	mov.w	r1, #0
 8005c44:	00d9      	lsls	r1, r3, #3
 8005c46:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005c4a:	00d0      	lsls	r0, r2, #3
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	460b      	mov	r3, r1
 8005c50:	1911      	adds	r1, r2, r4
 8005c52:	65b9      	str	r1, [r7, #88]	; 0x58
 8005c54:	416b      	adcs	r3, r5
 8005c56:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	f04f 0300 	mov.w	r3, #0
 8005c62:	1891      	adds	r1, r2, r2
 8005c64:	62b9      	str	r1, [r7, #40]	; 0x28
 8005c66:	415b      	adcs	r3, r3
 8005c68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c6e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005c72:	f7fb f85b 	bl	8000d2c <__aeabi_uldivmod>
 8005c76:	4602      	mov	r2, r0
 8005c78:	460b      	mov	r3, r1
 8005c7a:	4b8c      	ldr	r3, [pc, #560]	; (8005eac <UART_SetConfig+0x38c>)
 8005c7c:	fba3 1302 	umull	r1, r3, r3, r2
 8005c80:	095b      	lsrs	r3, r3, #5
 8005c82:	2164      	movs	r1, #100	; 0x64
 8005c84:	fb01 f303 	mul.w	r3, r1, r3
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	00db      	lsls	r3, r3, #3
 8005c8c:	3332      	adds	r3, #50	; 0x32
 8005c8e:	4a87      	ldr	r2, [pc, #540]	; (8005eac <UART_SetConfig+0x38c>)
 8005c90:	fba2 2303 	umull	r2, r3, r2, r3
 8005c94:	095b      	lsrs	r3, r3, #5
 8005c96:	005b      	lsls	r3, r3, #1
 8005c98:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c9c:	441e      	add	r6, r3
 8005c9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f04f 0100 	mov.w	r1, #0
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	460b      	mov	r3, r1
 8005caa:	1894      	adds	r4, r2, r2
 8005cac:	623c      	str	r4, [r7, #32]
 8005cae:	415b      	adcs	r3, r3
 8005cb0:	627b      	str	r3, [r7, #36]	; 0x24
 8005cb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005cb6:	1812      	adds	r2, r2, r0
 8005cb8:	eb41 0303 	adc.w	r3, r1, r3
 8005cbc:	f04f 0400 	mov.w	r4, #0
 8005cc0:	f04f 0500 	mov.w	r5, #0
 8005cc4:	00dd      	lsls	r5, r3, #3
 8005cc6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005cca:	00d4      	lsls	r4, r2, #3
 8005ccc:	4622      	mov	r2, r4
 8005cce:	462b      	mov	r3, r5
 8005cd0:	1814      	adds	r4, r2, r0
 8005cd2:	653c      	str	r4, [r7, #80]	; 0x50
 8005cd4:	414b      	adcs	r3, r1
 8005cd6:	657b      	str	r3, [r7, #84]	; 0x54
 8005cd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	461a      	mov	r2, r3
 8005cde:	f04f 0300 	mov.w	r3, #0
 8005ce2:	1891      	adds	r1, r2, r2
 8005ce4:	61b9      	str	r1, [r7, #24]
 8005ce6:	415b      	adcs	r3, r3
 8005ce8:	61fb      	str	r3, [r7, #28]
 8005cea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005cee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005cf2:	f7fb f81b 	bl	8000d2c <__aeabi_uldivmod>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	4b6c      	ldr	r3, [pc, #432]	; (8005eac <UART_SetConfig+0x38c>)
 8005cfc:	fba3 1302 	umull	r1, r3, r3, r2
 8005d00:	095b      	lsrs	r3, r3, #5
 8005d02:	2164      	movs	r1, #100	; 0x64
 8005d04:	fb01 f303 	mul.w	r3, r1, r3
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	00db      	lsls	r3, r3, #3
 8005d0c:	3332      	adds	r3, #50	; 0x32
 8005d0e:	4a67      	ldr	r2, [pc, #412]	; (8005eac <UART_SetConfig+0x38c>)
 8005d10:	fba2 2303 	umull	r2, r3, r2, r3
 8005d14:	095b      	lsrs	r3, r3, #5
 8005d16:	f003 0207 	and.w	r2, r3, #7
 8005d1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4432      	add	r2, r6
 8005d20:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d22:	e0b9      	b.n	8005e98 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d26:	461c      	mov	r4, r3
 8005d28:	f04f 0500 	mov.w	r5, #0
 8005d2c:	4622      	mov	r2, r4
 8005d2e:	462b      	mov	r3, r5
 8005d30:	1891      	adds	r1, r2, r2
 8005d32:	6139      	str	r1, [r7, #16]
 8005d34:	415b      	adcs	r3, r3
 8005d36:	617b      	str	r3, [r7, #20]
 8005d38:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005d3c:	1912      	adds	r2, r2, r4
 8005d3e:	eb45 0303 	adc.w	r3, r5, r3
 8005d42:	f04f 0000 	mov.w	r0, #0
 8005d46:	f04f 0100 	mov.w	r1, #0
 8005d4a:	00d9      	lsls	r1, r3, #3
 8005d4c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d50:	00d0      	lsls	r0, r2, #3
 8005d52:	4602      	mov	r2, r0
 8005d54:	460b      	mov	r3, r1
 8005d56:	eb12 0804 	adds.w	r8, r2, r4
 8005d5a:	eb43 0905 	adc.w	r9, r3, r5
 8005d5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	4618      	mov	r0, r3
 8005d64:	f04f 0100 	mov.w	r1, #0
 8005d68:	f04f 0200 	mov.w	r2, #0
 8005d6c:	f04f 0300 	mov.w	r3, #0
 8005d70:	008b      	lsls	r3, r1, #2
 8005d72:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005d76:	0082      	lsls	r2, r0, #2
 8005d78:	4640      	mov	r0, r8
 8005d7a:	4649      	mov	r1, r9
 8005d7c:	f7fa ffd6 	bl	8000d2c <__aeabi_uldivmod>
 8005d80:	4602      	mov	r2, r0
 8005d82:	460b      	mov	r3, r1
 8005d84:	4b49      	ldr	r3, [pc, #292]	; (8005eac <UART_SetConfig+0x38c>)
 8005d86:	fba3 2302 	umull	r2, r3, r3, r2
 8005d8a:	095b      	lsrs	r3, r3, #5
 8005d8c:	011e      	lsls	r6, r3, #4
 8005d8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d90:	4618      	mov	r0, r3
 8005d92:	f04f 0100 	mov.w	r1, #0
 8005d96:	4602      	mov	r2, r0
 8005d98:	460b      	mov	r3, r1
 8005d9a:	1894      	adds	r4, r2, r2
 8005d9c:	60bc      	str	r4, [r7, #8]
 8005d9e:	415b      	adcs	r3, r3
 8005da0:	60fb      	str	r3, [r7, #12]
 8005da2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005da6:	1812      	adds	r2, r2, r0
 8005da8:	eb41 0303 	adc.w	r3, r1, r3
 8005dac:	f04f 0400 	mov.w	r4, #0
 8005db0:	f04f 0500 	mov.w	r5, #0
 8005db4:	00dd      	lsls	r5, r3, #3
 8005db6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005dba:	00d4      	lsls	r4, r2, #3
 8005dbc:	4622      	mov	r2, r4
 8005dbe:	462b      	mov	r3, r5
 8005dc0:	1814      	adds	r4, r2, r0
 8005dc2:	64bc      	str	r4, [r7, #72]	; 0x48
 8005dc4:	414b      	adcs	r3, r1
 8005dc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005dc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f04f 0100 	mov.w	r1, #0
 8005dd2:	f04f 0200 	mov.w	r2, #0
 8005dd6:	f04f 0300 	mov.w	r3, #0
 8005dda:	008b      	lsls	r3, r1, #2
 8005ddc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005de0:	0082      	lsls	r2, r0, #2
 8005de2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005de6:	f7fa ffa1 	bl	8000d2c <__aeabi_uldivmod>
 8005dea:	4602      	mov	r2, r0
 8005dec:	460b      	mov	r3, r1
 8005dee:	4b2f      	ldr	r3, [pc, #188]	; (8005eac <UART_SetConfig+0x38c>)
 8005df0:	fba3 1302 	umull	r1, r3, r3, r2
 8005df4:	095b      	lsrs	r3, r3, #5
 8005df6:	2164      	movs	r1, #100	; 0x64
 8005df8:	fb01 f303 	mul.w	r3, r1, r3
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	011b      	lsls	r3, r3, #4
 8005e00:	3332      	adds	r3, #50	; 0x32
 8005e02:	4a2a      	ldr	r2, [pc, #168]	; (8005eac <UART_SetConfig+0x38c>)
 8005e04:	fba2 2303 	umull	r2, r3, r2, r3
 8005e08:	095b      	lsrs	r3, r3, #5
 8005e0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e0e:	441e      	add	r6, r3
 8005e10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e12:	4618      	mov	r0, r3
 8005e14:	f04f 0100 	mov.w	r1, #0
 8005e18:	4602      	mov	r2, r0
 8005e1a:	460b      	mov	r3, r1
 8005e1c:	1894      	adds	r4, r2, r2
 8005e1e:	603c      	str	r4, [r7, #0]
 8005e20:	415b      	adcs	r3, r3
 8005e22:	607b      	str	r3, [r7, #4]
 8005e24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e28:	1812      	adds	r2, r2, r0
 8005e2a:	eb41 0303 	adc.w	r3, r1, r3
 8005e2e:	f04f 0400 	mov.w	r4, #0
 8005e32:	f04f 0500 	mov.w	r5, #0
 8005e36:	00dd      	lsls	r5, r3, #3
 8005e38:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005e3c:	00d4      	lsls	r4, r2, #3
 8005e3e:	4622      	mov	r2, r4
 8005e40:	462b      	mov	r3, r5
 8005e42:	eb12 0a00 	adds.w	sl, r2, r0
 8005e46:	eb43 0b01 	adc.w	fp, r3, r1
 8005e4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f04f 0100 	mov.w	r1, #0
 8005e54:	f04f 0200 	mov.w	r2, #0
 8005e58:	f04f 0300 	mov.w	r3, #0
 8005e5c:	008b      	lsls	r3, r1, #2
 8005e5e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005e62:	0082      	lsls	r2, r0, #2
 8005e64:	4650      	mov	r0, sl
 8005e66:	4659      	mov	r1, fp
 8005e68:	f7fa ff60 	bl	8000d2c <__aeabi_uldivmod>
 8005e6c:	4602      	mov	r2, r0
 8005e6e:	460b      	mov	r3, r1
 8005e70:	4b0e      	ldr	r3, [pc, #56]	; (8005eac <UART_SetConfig+0x38c>)
 8005e72:	fba3 1302 	umull	r1, r3, r3, r2
 8005e76:	095b      	lsrs	r3, r3, #5
 8005e78:	2164      	movs	r1, #100	; 0x64
 8005e7a:	fb01 f303 	mul.w	r3, r1, r3
 8005e7e:	1ad3      	subs	r3, r2, r3
 8005e80:	011b      	lsls	r3, r3, #4
 8005e82:	3332      	adds	r3, #50	; 0x32
 8005e84:	4a09      	ldr	r2, [pc, #36]	; (8005eac <UART_SetConfig+0x38c>)
 8005e86:	fba2 2303 	umull	r2, r3, r2, r3
 8005e8a:	095b      	lsrs	r3, r3, #5
 8005e8c:	f003 020f 	and.w	r2, r3, #15
 8005e90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4432      	add	r2, r6
 8005e96:	609a      	str	r2, [r3, #8]
}
 8005e98:	bf00      	nop
 8005e9a:	377c      	adds	r7, #124	; 0x7c
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ea2:	bf00      	nop
 8005ea4:	40011000 	.word	0x40011000
 8005ea8:	40011400 	.word	0x40011400
 8005eac:	51eb851f 	.word	0x51eb851f

08005eb0 <__errno>:
 8005eb0:	4b01      	ldr	r3, [pc, #4]	; (8005eb8 <__errno+0x8>)
 8005eb2:	6818      	ldr	r0, [r3, #0]
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	2000001c 	.word	0x2000001c

08005ebc <__sflush_r>:
 8005ebc:	898a      	ldrh	r2, [r1, #12]
 8005ebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ec2:	4605      	mov	r5, r0
 8005ec4:	0710      	lsls	r0, r2, #28
 8005ec6:	460c      	mov	r4, r1
 8005ec8:	d458      	bmi.n	8005f7c <__sflush_r+0xc0>
 8005eca:	684b      	ldr	r3, [r1, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	dc05      	bgt.n	8005edc <__sflush_r+0x20>
 8005ed0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	dc02      	bgt.n	8005edc <__sflush_r+0x20>
 8005ed6:	2000      	movs	r0, #0
 8005ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005edc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005ede:	2e00      	cmp	r6, #0
 8005ee0:	d0f9      	beq.n	8005ed6 <__sflush_r+0x1a>
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005ee8:	682f      	ldr	r7, [r5, #0]
 8005eea:	602b      	str	r3, [r5, #0]
 8005eec:	d032      	beq.n	8005f54 <__sflush_r+0x98>
 8005eee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005ef0:	89a3      	ldrh	r3, [r4, #12]
 8005ef2:	075a      	lsls	r2, r3, #29
 8005ef4:	d505      	bpl.n	8005f02 <__sflush_r+0x46>
 8005ef6:	6863      	ldr	r3, [r4, #4]
 8005ef8:	1ac0      	subs	r0, r0, r3
 8005efa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005efc:	b10b      	cbz	r3, 8005f02 <__sflush_r+0x46>
 8005efe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f00:	1ac0      	subs	r0, r0, r3
 8005f02:	2300      	movs	r3, #0
 8005f04:	4602      	mov	r2, r0
 8005f06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f08:	6a21      	ldr	r1, [r4, #32]
 8005f0a:	4628      	mov	r0, r5
 8005f0c:	47b0      	blx	r6
 8005f0e:	1c43      	adds	r3, r0, #1
 8005f10:	89a3      	ldrh	r3, [r4, #12]
 8005f12:	d106      	bne.n	8005f22 <__sflush_r+0x66>
 8005f14:	6829      	ldr	r1, [r5, #0]
 8005f16:	291d      	cmp	r1, #29
 8005f18:	d82c      	bhi.n	8005f74 <__sflush_r+0xb8>
 8005f1a:	4a2a      	ldr	r2, [pc, #168]	; (8005fc4 <__sflush_r+0x108>)
 8005f1c:	40ca      	lsrs	r2, r1
 8005f1e:	07d6      	lsls	r6, r2, #31
 8005f20:	d528      	bpl.n	8005f74 <__sflush_r+0xb8>
 8005f22:	2200      	movs	r2, #0
 8005f24:	6062      	str	r2, [r4, #4]
 8005f26:	04d9      	lsls	r1, r3, #19
 8005f28:	6922      	ldr	r2, [r4, #16]
 8005f2a:	6022      	str	r2, [r4, #0]
 8005f2c:	d504      	bpl.n	8005f38 <__sflush_r+0x7c>
 8005f2e:	1c42      	adds	r2, r0, #1
 8005f30:	d101      	bne.n	8005f36 <__sflush_r+0x7a>
 8005f32:	682b      	ldr	r3, [r5, #0]
 8005f34:	b903      	cbnz	r3, 8005f38 <__sflush_r+0x7c>
 8005f36:	6560      	str	r0, [r4, #84]	; 0x54
 8005f38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f3a:	602f      	str	r7, [r5, #0]
 8005f3c:	2900      	cmp	r1, #0
 8005f3e:	d0ca      	beq.n	8005ed6 <__sflush_r+0x1a>
 8005f40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f44:	4299      	cmp	r1, r3
 8005f46:	d002      	beq.n	8005f4e <__sflush_r+0x92>
 8005f48:	4628      	mov	r0, r5
 8005f4a:	f000 fad7 	bl	80064fc <_free_r>
 8005f4e:	2000      	movs	r0, #0
 8005f50:	6360      	str	r0, [r4, #52]	; 0x34
 8005f52:	e7c1      	b.n	8005ed8 <__sflush_r+0x1c>
 8005f54:	6a21      	ldr	r1, [r4, #32]
 8005f56:	2301      	movs	r3, #1
 8005f58:	4628      	mov	r0, r5
 8005f5a:	47b0      	blx	r6
 8005f5c:	1c41      	adds	r1, r0, #1
 8005f5e:	d1c7      	bne.n	8005ef0 <__sflush_r+0x34>
 8005f60:	682b      	ldr	r3, [r5, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d0c4      	beq.n	8005ef0 <__sflush_r+0x34>
 8005f66:	2b1d      	cmp	r3, #29
 8005f68:	d001      	beq.n	8005f6e <__sflush_r+0xb2>
 8005f6a:	2b16      	cmp	r3, #22
 8005f6c:	d101      	bne.n	8005f72 <__sflush_r+0xb6>
 8005f6e:	602f      	str	r7, [r5, #0]
 8005f70:	e7b1      	b.n	8005ed6 <__sflush_r+0x1a>
 8005f72:	89a3      	ldrh	r3, [r4, #12]
 8005f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f78:	81a3      	strh	r3, [r4, #12]
 8005f7a:	e7ad      	b.n	8005ed8 <__sflush_r+0x1c>
 8005f7c:	690f      	ldr	r7, [r1, #16]
 8005f7e:	2f00      	cmp	r7, #0
 8005f80:	d0a9      	beq.n	8005ed6 <__sflush_r+0x1a>
 8005f82:	0793      	lsls	r3, r2, #30
 8005f84:	680e      	ldr	r6, [r1, #0]
 8005f86:	bf08      	it	eq
 8005f88:	694b      	ldreq	r3, [r1, #20]
 8005f8a:	600f      	str	r7, [r1, #0]
 8005f8c:	bf18      	it	ne
 8005f8e:	2300      	movne	r3, #0
 8005f90:	eba6 0807 	sub.w	r8, r6, r7
 8005f94:	608b      	str	r3, [r1, #8]
 8005f96:	f1b8 0f00 	cmp.w	r8, #0
 8005f9a:	dd9c      	ble.n	8005ed6 <__sflush_r+0x1a>
 8005f9c:	6a21      	ldr	r1, [r4, #32]
 8005f9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005fa0:	4643      	mov	r3, r8
 8005fa2:	463a      	mov	r2, r7
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	47b0      	blx	r6
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	dc06      	bgt.n	8005fba <__sflush_r+0xfe>
 8005fac:	89a3      	ldrh	r3, [r4, #12]
 8005fae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fb2:	81a3      	strh	r3, [r4, #12]
 8005fb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005fb8:	e78e      	b.n	8005ed8 <__sflush_r+0x1c>
 8005fba:	4407      	add	r7, r0
 8005fbc:	eba8 0800 	sub.w	r8, r8, r0
 8005fc0:	e7e9      	b.n	8005f96 <__sflush_r+0xda>
 8005fc2:	bf00      	nop
 8005fc4:	20400001 	.word	0x20400001

08005fc8 <_fflush_r>:
 8005fc8:	b538      	push	{r3, r4, r5, lr}
 8005fca:	690b      	ldr	r3, [r1, #16]
 8005fcc:	4605      	mov	r5, r0
 8005fce:	460c      	mov	r4, r1
 8005fd0:	b913      	cbnz	r3, 8005fd8 <_fflush_r+0x10>
 8005fd2:	2500      	movs	r5, #0
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	bd38      	pop	{r3, r4, r5, pc}
 8005fd8:	b118      	cbz	r0, 8005fe2 <_fflush_r+0x1a>
 8005fda:	6983      	ldr	r3, [r0, #24]
 8005fdc:	b90b      	cbnz	r3, 8005fe2 <_fflush_r+0x1a>
 8005fde:	f000 f899 	bl	8006114 <__sinit>
 8005fe2:	4b14      	ldr	r3, [pc, #80]	; (8006034 <_fflush_r+0x6c>)
 8005fe4:	429c      	cmp	r4, r3
 8005fe6:	d11b      	bne.n	8006020 <_fflush_r+0x58>
 8005fe8:	686c      	ldr	r4, [r5, #4]
 8005fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d0ef      	beq.n	8005fd2 <_fflush_r+0xa>
 8005ff2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005ff4:	07d0      	lsls	r0, r2, #31
 8005ff6:	d404      	bmi.n	8006002 <_fflush_r+0x3a>
 8005ff8:	0599      	lsls	r1, r3, #22
 8005ffa:	d402      	bmi.n	8006002 <_fflush_r+0x3a>
 8005ffc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ffe:	f000 fa61 	bl	80064c4 <__retarget_lock_acquire_recursive>
 8006002:	4628      	mov	r0, r5
 8006004:	4621      	mov	r1, r4
 8006006:	f7ff ff59 	bl	8005ebc <__sflush_r>
 800600a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800600c:	07da      	lsls	r2, r3, #31
 800600e:	4605      	mov	r5, r0
 8006010:	d4e0      	bmi.n	8005fd4 <_fflush_r+0xc>
 8006012:	89a3      	ldrh	r3, [r4, #12]
 8006014:	059b      	lsls	r3, r3, #22
 8006016:	d4dd      	bmi.n	8005fd4 <_fflush_r+0xc>
 8006018:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800601a:	f000 fa55 	bl	80064c8 <__retarget_lock_release_recursive>
 800601e:	e7d9      	b.n	8005fd4 <_fflush_r+0xc>
 8006020:	4b05      	ldr	r3, [pc, #20]	; (8006038 <_fflush_r+0x70>)
 8006022:	429c      	cmp	r4, r3
 8006024:	d101      	bne.n	800602a <_fflush_r+0x62>
 8006026:	68ac      	ldr	r4, [r5, #8]
 8006028:	e7df      	b.n	8005fea <_fflush_r+0x22>
 800602a:	4b04      	ldr	r3, [pc, #16]	; (800603c <_fflush_r+0x74>)
 800602c:	429c      	cmp	r4, r3
 800602e:	bf08      	it	eq
 8006030:	68ec      	ldreq	r4, [r5, #12]
 8006032:	e7da      	b.n	8005fea <_fflush_r+0x22>
 8006034:	0800a28c 	.word	0x0800a28c
 8006038:	0800a2ac 	.word	0x0800a2ac
 800603c:	0800a26c 	.word	0x0800a26c

08006040 <fflush>:
 8006040:	4601      	mov	r1, r0
 8006042:	b920      	cbnz	r0, 800604e <fflush+0xe>
 8006044:	4b04      	ldr	r3, [pc, #16]	; (8006058 <fflush+0x18>)
 8006046:	4905      	ldr	r1, [pc, #20]	; (800605c <fflush+0x1c>)
 8006048:	6818      	ldr	r0, [r3, #0]
 800604a:	f000 b8e1 	b.w	8006210 <_fwalk_reent>
 800604e:	4b04      	ldr	r3, [pc, #16]	; (8006060 <fflush+0x20>)
 8006050:	6818      	ldr	r0, [r3, #0]
 8006052:	f7ff bfb9 	b.w	8005fc8 <_fflush_r>
 8006056:	bf00      	nop
 8006058:	0800a2cc 	.word	0x0800a2cc
 800605c:	08005fc9 	.word	0x08005fc9
 8006060:	2000001c 	.word	0x2000001c

08006064 <std>:
 8006064:	2300      	movs	r3, #0
 8006066:	b510      	push	{r4, lr}
 8006068:	4604      	mov	r4, r0
 800606a:	e9c0 3300 	strd	r3, r3, [r0]
 800606e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006072:	6083      	str	r3, [r0, #8]
 8006074:	8181      	strh	r1, [r0, #12]
 8006076:	6643      	str	r3, [r0, #100]	; 0x64
 8006078:	81c2      	strh	r2, [r0, #14]
 800607a:	6183      	str	r3, [r0, #24]
 800607c:	4619      	mov	r1, r3
 800607e:	2208      	movs	r2, #8
 8006080:	305c      	adds	r0, #92	; 0x5c
 8006082:	f000 fa33 	bl	80064ec <memset>
 8006086:	4b05      	ldr	r3, [pc, #20]	; (800609c <std+0x38>)
 8006088:	6263      	str	r3, [r4, #36]	; 0x24
 800608a:	4b05      	ldr	r3, [pc, #20]	; (80060a0 <std+0x3c>)
 800608c:	62a3      	str	r3, [r4, #40]	; 0x28
 800608e:	4b05      	ldr	r3, [pc, #20]	; (80060a4 <std+0x40>)
 8006090:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006092:	4b05      	ldr	r3, [pc, #20]	; (80060a8 <std+0x44>)
 8006094:	6224      	str	r4, [r4, #32]
 8006096:	6323      	str	r3, [r4, #48]	; 0x30
 8006098:	bd10      	pop	{r4, pc}
 800609a:	bf00      	nop
 800609c:	0800669d 	.word	0x0800669d
 80060a0:	080066c3 	.word	0x080066c3
 80060a4:	080066fb 	.word	0x080066fb
 80060a8:	0800671f 	.word	0x0800671f

080060ac <_cleanup_r>:
 80060ac:	4901      	ldr	r1, [pc, #4]	; (80060b4 <_cleanup_r+0x8>)
 80060ae:	f000 b8af 	b.w	8006210 <_fwalk_reent>
 80060b2:	bf00      	nop
 80060b4:	08005fc9 	.word	0x08005fc9

080060b8 <__sfmoreglue>:
 80060b8:	b570      	push	{r4, r5, r6, lr}
 80060ba:	1e4a      	subs	r2, r1, #1
 80060bc:	2568      	movs	r5, #104	; 0x68
 80060be:	4355      	muls	r5, r2
 80060c0:	460e      	mov	r6, r1
 80060c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80060c6:	f000 fa69 	bl	800659c <_malloc_r>
 80060ca:	4604      	mov	r4, r0
 80060cc:	b140      	cbz	r0, 80060e0 <__sfmoreglue+0x28>
 80060ce:	2100      	movs	r1, #0
 80060d0:	e9c0 1600 	strd	r1, r6, [r0]
 80060d4:	300c      	adds	r0, #12
 80060d6:	60a0      	str	r0, [r4, #8]
 80060d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80060dc:	f000 fa06 	bl	80064ec <memset>
 80060e0:	4620      	mov	r0, r4
 80060e2:	bd70      	pop	{r4, r5, r6, pc}

080060e4 <__sfp_lock_acquire>:
 80060e4:	4801      	ldr	r0, [pc, #4]	; (80060ec <__sfp_lock_acquire+0x8>)
 80060e6:	f000 b9ed 	b.w	80064c4 <__retarget_lock_acquire_recursive>
 80060ea:	bf00      	nop
 80060ec:	200004fc 	.word	0x200004fc

080060f0 <__sfp_lock_release>:
 80060f0:	4801      	ldr	r0, [pc, #4]	; (80060f8 <__sfp_lock_release+0x8>)
 80060f2:	f000 b9e9 	b.w	80064c8 <__retarget_lock_release_recursive>
 80060f6:	bf00      	nop
 80060f8:	200004fc 	.word	0x200004fc

080060fc <__sinit_lock_acquire>:
 80060fc:	4801      	ldr	r0, [pc, #4]	; (8006104 <__sinit_lock_acquire+0x8>)
 80060fe:	f000 b9e1 	b.w	80064c4 <__retarget_lock_acquire_recursive>
 8006102:	bf00      	nop
 8006104:	200004f7 	.word	0x200004f7

08006108 <__sinit_lock_release>:
 8006108:	4801      	ldr	r0, [pc, #4]	; (8006110 <__sinit_lock_release+0x8>)
 800610a:	f000 b9dd 	b.w	80064c8 <__retarget_lock_release_recursive>
 800610e:	bf00      	nop
 8006110:	200004f7 	.word	0x200004f7

08006114 <__sinit>:
 8006114:	b510      	push	{r4, lr}
 8006116:	4604      	mov	r4, r0
 8006118:	f7ff fff0 	bl	80060fc <__sinit_lock_acquire>
 800611c:	69a3      	ldr	r3, [r4, #24]
 800611e:	b11b      	cbz	r3, 8006128 <__sinit+0x14>
 8006120:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006124:	f7ff bff0 	b.w	8006108 <__sinit_lock_release>
 8006128:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800612c:	6523      	str	r3, [r4, #80]	; 0x50
 800612e:	4b13      	ldr	r3, [pc, #76]	; (800617c <__sinit+0x68>)
 8006130:	4a13      	ldr	r2, [pc, #76]	; (8006180 <__sinit+0x6c>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	62a2      	str	r2, [r4, #40]	; 0x28
 8006136:	42a3      	cmp	r3, r4
 8006138:	bf04      	itt	eq
 800613a:	2301      	moveq	r3, #1
 800613c:	61a3      	streq	r3, [r4, #24]
 800613e:	4620      	mov	r0, r4
 8006140:	f000 f820 	bl	8006184 <__sfp>
 8006144:	6060      	str	r0, [r4, #4]
 8006146:	4620      	mov	r0, r4
 8006148:	f000 f81c 	bl	8006184 <__sfp>
 800614c:	60a0      	str	r0, [r4, #8]
 800614e:	4620      	mov	r0, r4
 8006150:	f000 f818 	bl	8006184 <__sfp>
 8006154:	2200      	movs	r2, #0
 8006156:	60e0      	str	r0, [r4, #12]
 8006158:	2104      	movs	r1, #4
 800615a:	6860      	ldr	r0, [r4, #4]
 800615c:	f7ff ff82 	bl	8006064 <std>
 8006160:	68a0      	ldr	r0, [r4, #8]
 8006162:	2201      	movs	r2, #1
 8006164:	2109      	movs	r1, #9
 8006166:	f7ff ff7d 	bl	8006064 <std>
 800616a:	68e0      	ldr	r0, [r4, #12]
 800616c:	2202      	movs	r2, #2
 800616e:	2112      	movs	r1, #18
 8006170:	f7ff ff78 	bl	8006064 <std>
 8006174:	2301      	movs	r3, #1
 8006176:	61a3      	str	r3, [r4, #24]
 8006178:	e7d2      	b.n	8006120 <__sinit+0xc>
 800617a:	bf00      	nop
 800617c:	0800a2cc 	.word	0x0800a2cc
 8006180:	080060ad 	.word	0x080060ad

08006184 <__sfp>:
 8006184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006186:	4607      	mov	r7, r0
 8006188:	f7ff ffac 	bl	80060e4 <__sfp_lock_acquire>
 800618c:	4b1e      	ldr	r3, [pc, #120]	; (8006208 <__sfp+0x84>)
 800618e:	681e      	ldr	r6, [r3, #0]
 8006190:	69b3      	ldr	r3, [r6, #24]
 8006192:	b913      	cbnz	r3, 800619a <__sfp+0x16>
 8006194:	4630      	mov	r0, r6
 8006196:	f7ff ffbd 	bl	8006114 <__sinit>
 800619a:	3648      	adds	r6, #72	; 0x48
 800619c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80061a0:	3b01      	subs	r3, #1
 80061a2:	d503      	bpl.n	80061ac <__sfp+0x28>
 80061a4:	6833      	ldr	r3, [r6, #0]
 80061a6:	b30b      	cbz	r3, 80061ec <__sfp+0x68>
 80061a8:	6836      	ldr	r6, [r6, #0]
 80061aa:	e7f7      	b.n	800619c <__sfp+0x18>
 80061ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80061b0:	b9d5      	cbnz	r5, 80061e8 <__sfp+0x64>
 80061b2:	4b16      	ldr	r3, [pc, #88]	; (800620c <__sfp+0x88>)
 80061b4:	60e3      	str	r3, [r4, #12]
 80061b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80061ba:	6665      	str	r5, [r4, #100]	; 0x64
 80061bc:	f000 f980 	bl	80064c0 <__retarget_lock_init_recursive>
 80061c0:	f7ff ff96 	bl	80060f0 <__sfp_lock_release>
 80061c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80061c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80061cc:	6025      	str	r5, [r4, #0]
 80061ce:	61a5      	str	r5, [r4, #24]
 80061d0:	2208      	movs	r2, #8
 80061d2:	4629      	mov	r1, r5
 80061d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80061d8:	f000 f988 	bl	80064ec <memset>
 80061dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80061e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80061e4:	4620      	mov	r0, r4
 80061e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061e8:	3468      	adds	r4, #104	; 0x68
 80061ea:	e7d9      	b.n	80061a0 <__sfp+0x1c>
 80061ec:	2104      	movs	r1, #4
 80061ee:	4638      	mov	r0, r7
 80061f0:	f7ff ff62 	bl	80060b8 <__sfmoreglue>
 80061f4:	4604      	mov	r4, r0
 80061f6:	6030      	str	r0, [r6, #0]
 80061f8:	2800      	cmp	r0, #0
 80061fa:	d1d5      	bne.n	80061a8 <__sfp+0x24>
 80061fc:	f7ff ff78 	bl	80060f0 <__sfp_lock_release>
 8006200:	230c      	movs	r3, #12
 8006202:	603b      	str	r3, [r7, #0]
 8006204:	e7ee      	b.n	80061e4 <__sfp+0x60>
 8006206:	bf00      	nop
 8006208:	0800a2cc 	.word	0x0800a2cc
 800620c:	ffff0001 	.word	0xffff0001

08006210 <_fwalk_reent>:
 8006210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006214:	4606      	mov	r6, r0
 8006216:	4688      	mov	r8, r1
 8006218:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800621c:	2700      	movs	r7, #0
 800621e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006222:	f1b9 0901 	subs.w	r9, r9, #1
 8006226:	d505      	bpl.n	8006234 <_fwalk_reent+0x24>
 8006228:	6824      	ldr	r4, [r4, #0]
 800622a:	2c00      	cmp	r4, #0
 800622c:	d1f7      	bne.n	800621e <_fwalk_reent+0xe>
 800622e:	4638      	mov	r0, r7
 8006230:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006234:	89ab      	ldrh	r3, [r5, #12]
 8006236:	2b01      	cmp	r3, #1
 8006238:	d907      	bls.n	800624a <_fwalk_reent+0x3a>
 800623a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800623e:	3301      	adds	r3, #1
 8006240:	d003      	beq.n	800624a <_fwalk_reent+0x3a>
 8006242:	4629      	mov	r1, r5
 8006244:	4630      	mov	r0, r6
 8006246:	47c0      	blx	r8
 8006248:	4307      	orrs	r7, r0
 800624a:	3568      	adds	r5, #104	; 0x68
 800624c:	e7e9      	b.n	8006222 <_fwalk_reent+0x12>
	...

08006250 <__libc_init_array>:
 8006250:	b570      	push	{r4, r5, r6, lr}
 8006252:	4d0d      	ldr	r5, [pc, #52]	; (8006288 <__libc_init_array+0x38>)
 8006254:	4c0d      	ldr	r4, [pc, #52]	; (800628c <__libc_init_array+0x3c>)
 8006256:	1b64      	subs	r4, r4, r5
 8006258:	10a4      	asrs	r4, r4, #2
 800625a:	2600      	movs	r6, #0
 800625c:	42a6      	cmp	r6, r4
 800625e:	d109      	bne.n	8006274 <__libc_init_array+0x24>
 8006260:	4d0b      	ldr	r5, [pc, #44]	; (8006290 <__libc_init_array+0x40>)
 8006262:	4c0c      	ldr	r4, [pc, #48]	; (8006294 <__libc_init_array+0x44>)
 8006264:	f003 ffb6 	bl	800a1d4 <_init>
 8006268:	1b64      	subs	r4, r4, r5
 800626a:	10a4      	asrs	r4, r4, #2
 800626c:	2600      	movs	r6, #0
 800626e:	42a6      	cmp	r6, r4
 8006270:	d105      	bne.n	800627e <__libc_init_array+0x2e>
 8006272:	bd70      	pop	{r4, r5, r6, pc}
 8006274:	f855 3b04 	ldr.w	r3, [r5], #4
 8006278:	4798      	blx	r3
 800627a:	3601      	adds	r6, #1
 800627c:	e7ee      	b.n	800625c <__libc_init_array+0xc>
 800627e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006282:	4798      	blx	r3
 8006284:	3601      	adds	r6, #1
 8006286:	e7f2      	b.n	800626e <__libc_init_array+0x1e>
 8006288:	0800a9e0 	.word	0x0800a9e0
 800628c:	0800a9e0 	.word	0x0800a9e0
 8006290:	0800a9e0 	.word	0x0800a9e0
 8006294:	0800a9e4 	.word	0x0800a9e4

08006298 <localtime>:
 8006298:	b538      	push	{r3, r4, r5, lr}
 800629a:	4b0b      	ldr	r3, [pc, #44]	; (80062c8 <localtime+0x30>)
 800629c:	681d      	ldr	r5, [r3, #0]
 800629e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80062a0:	4604      	mov	r4, r0
 80062a2:	b953      	cbnz	r3, 80062ba <localtime+0x22>
 80062a4:	2024      	movs	r0, #36	; 0x24
 80062a6:	f000 f911 	bl	80064cc <malloc>
 80062aa:	4602      	mov	r2, r0
 80062ac:	63e8      	str	r0, [r5, #60]	; 0x3c
 80062ae:	b920      	cbnz	r0, 80062ba <localtime+0x22>
 80062b0:	4b06      	ldr	r3, [pc, #24]	; (80062cc <localtime+0x34>)
 80062b2:	4807      	ldr	r0, [pc, #28]	; (80062d0 <localtime+0x38>)
 80062b4:	2132      	movs	r1, #50	; 0x32
 80062b6:	f001 fa87 	bl	80077c8 <__assert_func>
 80062ba:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 80062bc:	4620      	mov	r0, r4
 80062be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062c2:	f000 b807 	b.w	80062d4 <localtime_r>
 80062c6:	bf00      	nop
 80062c8:	2000001c 	.word	0x2000001c
 80062cc:	0800a2d0 	.word	0x0800a2d0
 80062d0:	0800a2e7 	.word	0x0800a2e7

080062d4 <localtime_r>:
 80062d4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80062d8:	4607      	mov	r7, r0
 80062da:	9101      	str	r1, [sp, #4]
 80062dc:	f001 faf6 	bl	80078cc <__gettzinfo>
 80062e0:	9901      	ldr	r1, [sp, #4]
 80062e2:	4680      	mov	r8, r0
 80062e4:	4638      	mov	r0, r7
 80062e6:	f001 faf5 	bl	80078d4 <gmtime_r>
 80062ea:	6943      	ldr	r3, [r0, #20]
 80062ec:	079a      	lsls	r2, r3, #30
 80062ee:	4604      	mov	r4, r0
 80062f0:	f203 766c 	addw	r6, r3, #1900	; 0x76c
 80062f4:	d105      	bne.n	8006302 <localtime_r+0x2e>
 80062f6:	2264      	movs	r2, #100	; 0x64
 80062f8:	fb96 f3f2 	sdiv	r3, r6, r2
 80062fc:	fb02 6313 	mls	r3, r2, r3, r6
 8006300:	bb7b      	cbnz	r3, 8006362 <localtime_r+0x8e>
 8006302:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8006306:	fb96 f5f3 	sdiv	r5, r6, r3
 800630a:	fb03 6515 	mls	r5, r3, r5, r6
 800630e:	fab5 f585 	clz	r5, r5
 8006312:	096d      	lsrs	r5, r5, #5
 8006314:	4b68      	ldr	r3, [pc, #416]	; (80064b8 <localtime_r+0x1e4>)
 8006316:	2230      	movs	r2, #48	; 0x30
 8006318:	fb02 3505 	mla	r5, r2, r5, r3
 800631c:	f001 f890 	bl	8007440 <__tz_lock>
 8006320:	f001 f89a 	bl	8007458 <_tzset_unlocked>
 8006324:	4b65      	ldr	r3, [pc, #404]	; (80064bc <localtime_r+0x1e8>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	b353      	cbz	r3, 8006380 <localtime_r+0xac>
 800632a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800632e:	42b3      	cmp	r3, r6
 8006330:	d119      	bne.n	8006366 <localtime_r+0x92>
 8006332:	f8d8 1000 	ldr.w	r1, [r8]
 8006336:	e9d7 6700 	ldrd	r6, r7, [r7]
 800633a:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 800633e:	b9d1      	cbnz	r1, 8006376 <localtime_r+0xa2>
 8006340:	4296      	cmp	r6, r2
 8006342:	eb77 0303 	sbcs.w	r3, r7, r3
 8006346:	da23      	bge.n	8006390 <localtime_r+0xbc>
 8006348:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 800634c:	4296      	cmp	r6, r2
 800634e:	eb77 0303 	sbcs.w	r3, r7, r3
 8006352:	bfb4      	ite	lt
 8006354:	2301      	movlt	r3, #1
 8006356:	2300      	movge	r3, #0
 8006358:	6223      	str	r3, [r4, #32]
 800635a:	db1b      	blt.n	8006394 <localtime_r+0xc0>
 800635c:	f8d8 1028 	ldr.w	r1, [r8, #40]	; 0x28
 8006360:	e01a      	b.n	8006398 <localtime_r+0xc4>
 8006362:	2501      	movs	r5, #1
 8006364:	e7d6      	b.n	8006314 <localtime_r+0x40>
 8006366:	4630      	mov	r0, r6
 8006368:	f000 ffc2 	bl	80072f0 <__tzcalc_limits>
 800636c:	2800      	cmp	r0, #0
 800636e:	d1e0      	bne.n	8006332 <localtime_r+0x5e>
 8006370:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006374:	e004      	b.n	8006380 <localtime_r+0xac>
 8006376:	4296      	cmp	r6, r2
 8006378:	eb77 0303 	sbcs.w	r3, r7, r3
 800637c:	da02      	bge.n	8006384 <localtime_r+0xb0>
 800637e:	2300      	movs	r3, #0
 8006380:	6223      	str	r3, [r4, #32]
 8006382:	e7eb      	b.n	800635c <localtime_r+0x88>
 8006384:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 8006388:	4296      	cmp	r6, r2
 800638a:	eb77 0303 	sbcs.w	r3, r7, r3
 800638e:	daf6      	bge.n	800637e <localtime_r+0xaa>
 8006390:	2301      	movs	r3, #1
 8006392:	6223      	str	r3, [r4, #32]
 8006394:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 8006398:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800639c:	203c      	movs	r0, #60	; 0x3c
 800639e:	fb91 f6f3 	sdiv	r6, r1, r3
 80063a2:	fb03 1316 	mls	r3, r3, r6, r1
 80063a6:	6861      	ldr	r1, [r4, #4]
 80063a8:	fb93 f2f0 	sdiv	r2, r3, r0
 80063ac:	fb00 3012 	mls	r0, r0, r2, r3
 80063b0:	6823      	ldr	r3, [r4, #0]
 80063b2:	1a89      	subs	r1, r1, r2
 80063b4:	68a2      	ldr	r2, [r4, #8]
 80063b6:	6061      	str	r1, [r4, #4]
 80063b8:	1a1b      	subs	r3, r3, r0
 80063ba:	1b92      	subs	r2, r2, r6
 80063bc:	2b3b      	cmp	r3, #59	; 0x3b
 80063be:	6023      	str	r3, [r4, #0]
 80063c0:	60a2      	str	r2, [r4, #8]
 80063c2:	dd35      	ble.n	8006430 <localtime_r+0x15c>
 80063c4:	3101      	adds	r1, #1
 80063c6:	6061      	str	r1, [r4, #4]
 80063c8:	3b3c      	subs	r3, #60	; 0x3c
 80063ca:	6023      	str	r3, [r4, #0]
 80063cc:	6863      	ldr	r3, [r4, #4]
 80063ce:	2b3b      	cmp	r3, #59	; 0x3b
 80063d0:	dd34      	ble.n	800643c <localtime_r+0x168>
 80063d2:	3201      	adds	r2, #1
 80063d4:	60a2      	str	r2, [r4, #8]
 80063d6:	3b3c      	subs	r3, #60	; 0x3c
 80063d8:	6063      	str	r3, [r4, #4]
 80063da:	68a3      	ldr	r3, [r4, #8]
 80063dc:	2b17      	cmp	r3, #23
 80063de:	dd33      	ble.n	8006448 <localtime_r+0x174>
 80063e0:	69e2      	ldr	r2, [r4, #28]
 80063e2:	3201      	adds	r2, #1
 80063e4:	61e2      	str	r2, [r4, #28]
 80063e6:	69a2      	ldr	r2, [r4, #24]
 80063e8:	3201      	adds	r2, #1
 80063ea:	2a06      	cmp	r2, #6
 80063ec:	bfc8      	it	gt
 80063ee:	2200      	movgt	r2, #0
 80063f0:	61a2      	str	r2, [r4, #24]
 80063f2:	68e2      	ldr	r2, [r4, #12]
 80063f4:	3b18      	subs	r3, #24
 80063f6:	3201      	adds	r2, #1
 80063f8:	60a3      	str	r3, [r4, #8]
 80063fa:	6923      	ldr	r3, [r4, #16]
 80063fc:	60e2      	str	r2, [r4, #12]
 80063fe:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8006402:	428a      	cmp	r2, r1
 8006404:	dd0e      	ble.n	8006424 <localtime_r+0x150>
 8006406:	2b0b      	cmp	r3, #11
 8006408:	eba2 0201 	sub.w	r2, r2, r1
 800640c:	60e2      	str	r2, [r4, #12]
 800640e:	f103 0201 	add.w	r2, r3, #1
 8006412:	bf09      	itett	eq
 8006414:	6963      	ldreq	r3, [r4, #20]
 8006416:	6122      	strne	r2, [r4, #16]
 8006418:	2200      	moveq	r2, #0
 800641a:	3301      	addeq	r3, #1
 800641c:	bf02      	ittt	eq
 800641e:	6122      	streq	r2, [r4, #16]
 8006420:	6163      	streq	r3, [r4, #20]
 8006422:	61e2      	streq	r2, [r4, #28]
 8006424:	f001 f812 	bl	800744c <__tz_unlock>
 8006428:	4620      	mov	r0, r4
 800642a:	b002      	add	sp, #8
 800642c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006430:	2b00      	cmp	r3, #0
 8006432:	dacb      	bge.n	80063cc <localtime_r+0xf8>
 8006434:	3901      	subs	r1, #1
 8006436:	6061      	str	r1, [r4, #4]
 8006438:	333c      	adds	r3, #60	; 0x3c
 800643a:	e7c6      	b.n	80063ca <localtime_r+0xf6>
 800643c:	2b00      	cmp	r3, #0
 800643e:	dacc      	bge.n	80063da <localtime_r+0x106>
 8006440:	3a01      	subs	r2, #1
 8006442:	60a2      	str	r2, [r4, #8]
 8006444:	333c      	adds	r3, #60	; 0x3c
 8006446:	e7c7      	b.n	80063d8 <localtime_r+0x104>
 8006448:	2b00      	cmp	r3, #0
 800644a:	daeb      	bge.n	8006424 <localtime_r+0x150>
 800644c:	69e2      	ldr	r2, [r4, #28]
 800644e:	3a01      	subs	r2, #1
 8006450:	61e2      	str	r2, [r4, #28]
 8006452:	69a2      	ldr	r2, [r4, #24]
 8006454:	3a01      	subs	r2, #1
 8006456:	bf48      	it	mi
 8006458:	2206      	movmi	r2, #6
 800645a:	61a2      	str	r2, [r4, #24]
 800645c:	68e2      	ldr	r2, [r4, #12]
 800645e:	3318      	adds	r3, #24
 8006460:	3a01      	subs	r2, #1
 8006462:	60e2      	str	r2, [r4, #12]
 8006464:	60a3      	str	r3, [r4, #8]
 8006466:	2a00      	cmp	r2, #0
 8006468:	d1dc      	bne.n	8006424 <localtime_r+0x150>
 800646a:	6923      	ldr	r3, [r4, #16]
 800646c:	3b01      	subs	r3, #1
 800646e:	d405      	bmi.n	800647c <localtime_r+0x1a8>
 8006470:	6123      	str	r3, [r4, #16]
 8006472:	6923      	ldr	r3, [r4, #16]
 8006474:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8006478:	60e3      	str	r3, [r4, #12]
 800647a:	e7d3      	b.n	8006424 <localtime_r+0x150>
 800647c:	230b      	movs	r3, #11
 800647e:	6123      	str	r3, [r4, #16]
 8006480:	6963      	ldr	r3, [r4, #20]
 8006482:	1e5a      	subs	r2, r3, #1
 8006484:	6162      	str	r2, [r4, #20]
 8006486:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 800648a:	0793      	lsls	r3, r2, #30
 800648c:	d105      	bne.n	800649a <localtime_r+0x1c6>
 800648e:	2164      	movs	r1, #100	; 0x64
 8006490:	fb92 f3f1 	sdiv	r3, r2, r1
 8006494:	fb01 2313 	mls	r3, r1, r3, r2
 8006498:	b963      	cbnz	r3, 80064b4 <localtime_r+0x1e0>
 800649a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800649e:	fb92 f3f1 	sdiv	r3, r2, r1
 80064a2:	fb01 2313 	mls	r3, r1, r3, r2
 80064a6:	fab3 f383 	clz	r3, r3
 80064aa:	095b      	lsrs	r3, r3, #5
 80064ac:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80064b0:	61e3      	str	r3, [r4, #28]
 80064b2:	e7de      	b.n	8006472 <localtime_r+0x19e>
 80064b4:	2301      	movs	r3, #1
 80064b6:	e7f9      	b.n	80064ac <localtime_r+0x1d8>
 80064b8:	0800a348 	.word	0x0800a348
 80064bc:	20000320 	.word	0x20000320

080064c0 <__retarget_lock_init_recursive>:
 80064c0:	4770      	bx	lr

080064c2 <__retarget_lock_acquire>:
 80064c2:	4770      	bx	lr

080064c4 <__retarget_lock_acquire_recursive>:
 80064c4:	4770      	bx	lr

080064c6 <__retarget_lock_release>:
 80064c6:	4770      	bx	lr

080064c8 <__retarget_lock_release_recursive>:
 80064c8:	4770      	bx	lr
	...

080064cc <malloc>:
 80064cc:	4b02      	ldr	r3, [pc, #8]	; (80064d8 <malloc+0xc>)
 80064ce:	4601      	mov	r1, r0
 80064d0:	6818      	ldr	r0, [r3, #0]
 80064d2:	f000 b863 	b.w	800659c <_malloc_r>
 80064d6:	bf00      	nop
 80064d8:	2000001c 	.word	0x2000001c

080064dc <free>:
 80064dc:	4b02      	ldr	r3, [pc, #8]	; (80064e8 <free+0xc>)
 80064de:	4601      	mov	r1, r0
 80064e0:	6818      	ldr	r0, [r3, #0]
 80064e2:	f000 b80b 	b.w	80064fc <_free_r>
 80064e6:	bf00      	nop
 80064e8:	2000001c 	.word	0x2000001c

080064ec <memset>:
 80064ec:	4402      	add	r2, r0
 80064ee:	4603      	mov	r3, r0
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d100      	bne.n	80064f6 <memset+0xa>
 80064f4:	4770      	bx	lr
 80064f6:	f803 1b01 	strb.w	r1, [r3], #1
 80064fa:	e7f9      	b.n	80064f0 <memset+0x4>

080064fc <_free_r>:
 80064fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80064fe:	2900      	cmp	r1, #0
 8006500:	d048      	beq.n	8006594 <_free_r+0x98>
 8006502:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006506:	9001      	str	r0, [sp, #4]
 8006508:	2b00      	cmp	r3, #0
 800650a:	f1a1 0404 	sub.w	r4, r1, #4
 800650e:	bfb8      	it	lt
 8006510:	18e4      	addlt	r4, r4, r3
 8006512:	f001 fab7 	bl	8007a84 <__malloc_lock>
 8006516:	4a20      	ldr	r2, [pc, #128]	; (8006598 <_free_r+0x9c>)
 8006518:	9801      	ldr	r0, [sp, #4]
 800651a:	6813      	ldr	r3, [r2, #0]
 800651c:	4615      	mov	r5, r2
 800651e:	b933      	cbnz	r3, 800652e <_free_r+0x32>
 8006520:	6063      	str	r3, [r4, #4]
 8006522:	6014      	str	r4, [r2, #0]
 8006524:	b003      	add	sp, #12
 8006526:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800652a:	f001 bab1 	b.w	8007a90 <__malloc_unlock>
 800652e:	42a3      	cmp	r3, r4
 8006530:	d90b      	bls.n	800654a <_free_r+0x4e>
 8006532:	6821      	ldr	r1, [r4, #0]
 8006534:	1862      	adds	r2, r4, r1
 8006536:	4293      	cmp	r3, r2
 8006538:	bf04      	itt	eq
 800653a:	681a      	ldreq	r2, [r3, #0]
 800653c:	685b      	ldreq	r3, [r3, #4]
 800653e:	6063      	str	r3, [r4, #4]
 8006540:	bf04      	itt	eq
 8006542:	1852      	addeq	r2, r2, r1
 8006544:	6022      	streq	r2, [r4, #0]
 8006546:	602c      	str	r4, [r5, #0]
 8006548:	e7ec      	b.n	8006524 <_free_r+0x28>
 800654a:	461a      	mov	r2, r3
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	b10b      	cbz	r3, 8006554 <_free_r+0x58>
 8006550:	42a3      	cmp	r3, r4
 8006552:	d9fa      	bls.n	800654a <_free_r+0x4e>
 8006554:	6811      	ldr	r1, [r2, #0]
 8006556:	1855      	adds	r5, r2, r1
 8006558:	42a5      	cmp	r5, r4
 800655a:	d10b      	bne.n	8006574 <_free_r+0x78>
 800655c:	6824      	ldr	r4, [r4, #0]
 800655e:	4421      	add	r1, r4
 8006560:	1854      	adds	r4, r2, r1
 8006562:	42a3      	cmp	r3, r4
 8006564:	6011      	str	r1, [r2, #0]
 8006566:	d1dd      	bne.n	8006524 <_free_r+0x28>
 8006568:	681c      	ldr	r4, [r3, #0]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	6053      	str	r3, [r2, #4]
 800656e:	4421      	add	r1, r4
 8006570:	6011      	str	r1, [r2, #0]
 8006572:	e7d7      	b.n	8006524 <_free_r+0x28>
 8006574:	d902      	bls.n	800657c <_free_r+0x80>
 8006576:	230c      	movs	r3, #12
 8006578:	6003      	str	r3, [r0, #0]
 800657a:	e7d3      	b.n	8006524 <_free_r+0x28>
 800657c:	6825      	ldr	r5, [r4, #0]
 800657e:	1961      	adds	r1, r4, r5
 8006580:	428b      	cmp	r3, r1
 8006582:	bf04      	itt	eq
 8006584:	6819      	ldreq	r1, [r3, #0]
 8006586:	685b      	ldreq	r3, [r3, #4]
 8006588:	6063      	str	r3, [r4, #4]
 800658a:	bf04      	itt	eq
 800658c:	1949      	addeq	r1, r1, r5
 800658e:	6021      	streq	r1, [r4, #0]
 8006590:	6054      	str	r4, [r2, #4]
 8006592:	e7c7      	b.n	8006524 <_free_r+0x28>
 8006594:	b003      	add	sp, #12
 8006596:	bd30      	pop	{r4, r5, pc}
 8006598:	200002fc 	.word	0x200002fc

0800659c <_malloc_r>:
 800659c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800659e:	1ccd      	adds	r5, r1, #3
 80065a0:	f025 0503 	bic.w	r5, r5, #3
 80065a4:	3508      	adds	r5, #8
 80065a6:	2d0c      	cmp	r5, #12
 80065a8:	bf38      	it	cc
 80065aa:	250c      	movcc	r5, #12
 80065ac:	2d00      	cmp	r5, #0
 80065ae:	4606      	mov	r6, r0
 80065b0:	db01      	blt.n	80065b6 <_malloc_r+0x1a>
 80065b2:	42a9      	cmp	r1, r5
 80065b4:	d903      	bls.n	80065be <_malloc_r+0x22>
 80065b6:	230c      	movs	r3, #12
 80065b8:	6033      	str	r3, [r6, #0]
 80065ba:	2000      	movs	r0, #0
 80065bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065be:	f001 fa61 	bl	8007a84 <__malloc_lock>
 80065c2:	4921      	ldr	r1, [pc, #132]	; (8006648 <_malloc_r+0xac>)
 80065c4:	680a      	ldr	r2, [r1, #0]
 80065c6:	4614      	mov	r4, r2
 80065c8:	b99c      	cbnz	r4, 80065f2 <_malloc_r+0x56>
 80065ca:	4f20      	ldr	r7, [pc, #128]	; (800664c <_malloc_r+0xb0>)
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	b923      	cbnz	r3, 80065da <_malloc_r+0x3e>
 80065d0:	4621      	mov	r1, r4
 80065d2:	4630      	mov	r0, r6
 80065d4:	f000 f852 	bl	800667c <_sbrk_r>
 80065d8:	6038      	str	r0, [r7, #0]
 80065da:	4629      	mov	r1, r5
 80065dc:	4630      	mov	r0, r6
 80065de:	f000 f84d 	bl	800667c <_sbrk_r>
 80065e2:	1c43      	adds	r3, r0, #1
 80065e4:	d123      	bne.n	800662e <_malloc_r+0x92>
 80065e6:	230c      	movs	r3, #12
 80065e8:	6033      	str	r3, [r6, #0]
 80065ea:	4630      	mov	r0, r6
 80065ec:	f001 fa50 	bl	8007a90 <__malloc_unlock>
 80065f0:	e7e3      	b.n	80065ba <_malloc_r+0x1e>
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	1b5b      	subs	r3, r3, r5
 80065f6:	d417      	bmi.n	8006628 <_malloc_r+0x8c>
 80065f8:	2b0b      	cmp	r3, #11
 80065fa:	d903      	bls.n	8006604 <_malloc_r+0x68>
 80065fc:	6023      	str	r3, [r4, #0]
 80065fe:	441c      	add	r4, r3
 8006600:	6025      	str	r5, [r4, #0]
 8006602:	e004      	b.n	800660e <_malloc_r+0x72>
 8006604:	6863      	ldr	r3, [r4, #4]
 8006606:	42a2      	cmp	r2, r4
 8006608:	bf0c      	ite	eq
 800660a:	600b      	streq	r3, [r1, #0]
 800660c:	6053      	strne	r3, [r2, #4]
 800660e:	4630      	mov	r0, r6
 8006610:	f001 fa3e 	bl	8007a90 <__malloc_unlock>
 8006614:	f104 000b 	add.w	r0, r4, #11
 8006618:	1d23      	adds	r3, r4, #4
 800661a:	f020 0007 	bic.w	r0, r0, #7
 800661e:	1ac2      	subs	r2, r0, r3
 8006620:	d0cc      	beq.n	80065bc <_malloc_r+0x20>
 8006622:	1a1b      	subs	r3, r3, r0
 8006624:	50a3      	str	r3, [r4, r2]
 8006626:	e7c9      	b.n	80065bc <_malloc_r+0x20>
 8006628:	4622      	mov	r2, r4
 800662a:	6864      	ldr	r4, [r4, #4]
 800662c:	e7cc      	b.n	80065c8 <_malloc_r+0x2c>
 800662e:	1cc4      	adds	r4, r0, #3
 8006630:	f024 0403 	bic.w	r4, r4, #3
 8006634:	42a0      	cmp	r0, r4
 8006636:	d0e3      	beq.n	8006600 <_malloc_r+0x64>
 8006638:	1a21      	subs	r1, r4, r0
 800663a:	4630      	mov	r0, r6
 800663c:	f000 f81e 	bl	800667c <_sbrk_r>
 8006640:	3001      	adds	r0, #1
 8006642:	d1dd      	bne.n	8006600 <_malloc_r+0x64>
 8006644:	e7cf      	b.n	80065e6 <_malloc_r+0x4a>
 8006646:	bf00      	nop
 8006648:	200002fc 	.word	0x200002fc
 800664c:	20000300 	.word	0x20000300

08006650 <putchar>:
 8006650:	4b09      	ldr	r3, [pc, #36]	; (8006678 <putchar+0x28>)
 8006652:	b513      	push	{r0, r1, r4, lr}
 8006654:	681c      	ldr	r4, [r3, #0]
 8006656:	4601      	mov	r1, r0
 8006658:	b134      	cbz	r4, 8006668 <putchar+0x18>
 800665a:	69a3      	ldr	r3, [r4, #24]
 800665c:	b923      	cbnz	r3, 8006668 <putchar+0x18>
 800665e:	9001      	str	r0, [sp, #4]
 8006660:	4620      	mov	r0, r4
 8006662:	f7ff fd57 	bl	8006114 <__sinit>
 8006666:	9901      	ldr	r1, [sp, #4]
 8006668:	68a2      	ldr	r2, [r4, #8]
 800666a:	4620      	mov	r0, r4
 800666c:	b002      	add	sp, #8
 800666e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006672:	f001 be5d 	b.w	8008330 <_putc_r>
 8006676:	bf00      	nop
 8006678:	2000001c 	.word	0x2000001c

0800667c <_sbrk_r>:
 800667c:	b538      	push	{r3, r4, r5, lr}
 800667e:	4d06      	ldr	r5, [pc, #24]	; (8006698 <_sbrk_r+0x1c>)
 8006680:	2300      	movs	r3, #0
 8006682:	4604      	mov	r4, r0
 8006684:	4608      	mov	r0, r1
 8006686:	602b      	str	r3, [r5, #0]
 8006688:	f7fb fe7e 	bl	8002388 <_sbrk>
 800668c:	1c43      	adds	r3, r0, #1
 800668e:	d102      	bne.n	8006696 <_sbrk_r+0x1a>
 8006690:	682b      	ldr	r3, [r5, #0]
 8006692:	b103      	cbz	r3, 8006696 <_sbrk_r+0x1a>
 8006694:	6023      	str	r3, [r4, #0]
 8006696:	bd38      	pop	{r3, r4, r5, pc}
 8006698:	20000500 	.word	0x20000500

0800669c <__sread>:
 800669c:	b510      	push	{r4, lr}
 800669e:	460c      	mov	r4, r1
 80066a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066a4:	f001 fe8c 	bl	80083c0 <_read_r>
 80066a8:	2800      	cmp	r0, #0
 80066aa:	bfab      	itete	ge
 80066ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80066ae:	89a3      	ldrhlt	r3, [r4, #12]
 80066b0:	181b      	addge	r3, r3, r0
 80066b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80066b6:	bfac      	ite	ge
 80066b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80066ba:	81a3      	strhlt	r3, [r4, #12]
 80066bc:	bd10      	pop	{r4, pc}

080066be <__seofread>:
 80066be:	2000      	movs	r0, #0
 80066c0:	4770      	bx	lr

080066c2 <__swrite>:
 80066c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066c6:	461f      	mov	r7, r3
 80066c8:	898b      	ldrh	r3, [r1, #12]
 80066ca:	05db      	lsls	r3, r3, #23
 80066cc:	4605      	mov	r5, r0
 80066ce:	460c      	mov	r4, r1
 80066d0:	4616      	mov	r6, r2
 80066d2:	d505      	bpl.n	80066e0 <__swrite+0x1e>
 80066d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066d8:	2302      	movs	r3, #2
 80066da:	2200      	movs	r2, #0
 80066dc:	f001 f9ae 	bl	8007a3c <_lseek_r>
 80066e0:	89a3      	ldrh	r3, [r4, #12]
 80066e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066ea:	81a3      	strh	r3, [r4, #12]
 80066ec:	4632      	mov	r2, r6
 80066ee:	463b      	mov	r3, r7
 80066f0:	4628      	mov	r0, r5
 80066f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066f6:	f001 b851 	b.w	800779c <_write_r>

080066fa <__sseek>:
 80066fa:	b510      	push	{r4, lr}
 80066fc:	460c      	mov	r4, r1
 80066fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006702:	f001 f99b 	bl	8007a3c <_lseek_r>
 8006706:	1c43      	adds	r3, r0, #1
 8006708:	89a3      	ldrh	r3, [r4, #12]
 800670a:	bf15      	itete	ne
 800670c:	6560      	strne	r0, [r4, #84]	; 0x54
 800670e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006712:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006716:	81a3      	strheq	r3, [r4, #12]
 8006718:	bf18      	it	ne
 800671a:	81a3      	strhne	r3, [r4, #12]
 800671c:	bd10      	pop	{r4, pc}

0800671e <__sclose>:
 800671e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006722:	f001 b86f 	b.w	8007804 <_close_r>
	...

08006728 <iso_year_adjust>:
 8006728:	6941      	ldr	r1, [r0, #20]
 800672a:	2900      	cmp	r1, #0
 800672c:	f240 736c 	movw	r3, #1900	; 0x76c
 8006730:	bfa8      	it	ge
 8006732:	f06f 0363 	mvnge.w	r3, #99	; 0x63
 8006736:	18ca      	adds	r2, r1, r3
 8006738:	078b      	lsls	r3, r1, #30
 800673a:	d105      	bne.n	8006748 <iso_year_adjust+0x20>
 800673c:	2164      	movs	r1, #100	; 0x64
 800673e:	fb92 f3f1 	sdiv	r3, r2, r1
 8006742:	fb01 2313 	mls	r3, r1, r3, r2
 8006746:	b9db      	cbnz	r3, 8006780 <iso_year_adjust+0x58>
 8006748:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800674c:	fb92 f3f1 	sdiv	r3, r2, r1
 8006750:	fb01 2313 	mls	r3, r1, r3, r2
 8006754:	fab3 f383 	clz	r3, r3
 8006758:	095b      	lsrs	r3, r3, #5
 800675a:	e9d0 0206 	ldrd	r0, r2, [r0, #24]
 800675e:	0040      	lsls	r0, r0, #1
 8006760:	eb00 1002 	add.w	r0, r0, r2, lsl #4
 8006764:	4418      	add	r0, r3
 8006766:	f241 63a2 	movw	r3, #5794	; 0x16a2
 800676a:	4298      	cmp	r0, r3
 800676c:	d03a      	beq.n	80067e4 <iso_year_adjust+0xbc>
 800676e:	dc21      	bgt.n	80067b4 <iso_year_adjust+0x8c>
 8006770:	2801      	cmp	r0, #1
 8006772:	dc1a      	bgt.n	80067aa <iso_year_adjust+0x82>
 8006774:	2800      	cmp	r0, #0
 8006776:	bfb4      	ite	lt
 8006778:	2000      	movlt	r0, #0
 800677a:	f04f 30ff 	movge.w	r0, #4294967295	; 0xffffffff
 800677e:	4770      	bx	lr
 8006780:	2301      	movs	r3, #1
 8006782:	e7ea      	b.n	800675a <iso_year_adjust+0x32>
 8006784:	2817      	cmp	r0, #23
 8006786:	d813      	bhi.n	80067b0 <iso_year_adjust+0x88>
 8006788:	e8df f000 	tbb	[pc, r0]
 800678c:	0c0c0c0c 	.word	0x0c0c0c0c
 8006790:	0c0c1212 	.word	0x0c0c1212
 8006794:	12121212 	.word	0x12121212
 8006798:	12121212 	.word	0x12121212
 800679c:	0c0c1212 	.word	0x0c0c1212
 80067a0:	0c0c1212 	.word	0x0c0c1212
 80067a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80067a8:	4770      	bx	lr
 80067aa:	380a      	subs	r0, #10
 80067ac:	2817      	cmp	r0, #23
 80067ae:	d9e9      	bls.n	8006784 <iso_year_adjust+0x5c>
 80067b0:	2000      	movs	r0, #0
 80067b2:	4770      	bx	lr
 80067b4:	f241 63b4 	movw	r3, #5812	; 0x16b4
 80067b8:	4298      	cmp	r0, r3
 80067ba:	dc06      	bgt.n	80067ca <iso_year_adjust+0xa2>
 80067bc:	f241 63b1 	movw	r3, #5809	; 0x16b1
 80067c0:	4298      	cmp	r0, r3
 80067c2:	bfd4      	ite	le
 80067c4:	2000      	movle	r0, #0
 80067c6:	2001      	movgt	r0, #1
 80067c8:	4770      	bx	lr
 80067ca:	f5a0 50b6 	sub.w	r0, r0, #5824	; 0x16c0
 80067ce:	3802      	subs	r0, #2
 80067d0:	2815      	cmp	r0, #21
 80067d2:	d8ed      	bhi.n	80067b0 <iso_year_adjust+0x88>
 80067d4:	2301      	movs	r3, #1
 80067d6:	4083      	lsls	r3, r0
 80067d8:	4803      	ldr	r0, [pc, #12]	; (80067e8 <iso_year_adjust+0xc0>)
 80067da:	4018      	ands	r0, r3
 80067dc:	3800      	subs	r0, #0
 80067de:	bf18      	it	ne
 80067e0:	2001      	movne	r0, #1
 80067e2:	4770      	bx	lr
 80067e4:	2001      	movs	r0, #1
 80067e6:	4770      	bx	lr
 80067e8:	002a001f 	.word	0x002a001f

080067ec <__strftime>:
 80067ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067f0:	b091      	sub	sp, #68	; 0x44
 80067f2:	461d      	mov	r5, r3
 80067f4:	2300      	movs	r3, #0
 80067f6:	4681      	mov	r9, r0
 80067f8:	4688      	mov	r8, r1
 80067fa:	9304      	str	r3, [sp, #16]
 80067fc:	461c      	mov	r4, r3
 80067fe:	7813      	ldrb	r3, [r2, #0]
 8006800:	2b00      	cmp	r3, #0
 8006802:	f000 84d1 	beq.w	80071a8 <__strftime+0x9bc>
 8006806:	2b25      	cmp	r3, #37	; 0x25
 8006808:	d11b      	bne.n	8006842 <__strftime+0x56>
 800680a:	7857      	ldrb	r7, [r2, #1]
 800680c:	2f30      	cmp	r7, #48	; 0x30
 800680e:	d024      	beq.n	800685a <__strftime+0x6e>
 8006810:	2f2b      	cmp	r7, #43	; 0x2b
 8006812:	d022      	beq.n	800685a <__strftime+0x6e>
 8006814:	f102 0b01 	add.w	fp, r2, #1
 8006818:	2700      	movs	r7, #0
 800681a:	f89b 3000 	ldrb.w	r3, [fp]
 800681e:	3b31      	subs	r3, #49	; 0x31
 8006820:	2b08      	cmp	r3, #8
 8006822:	d81d      	bhi.n	8006860 <__strftime+0x74>
 8006824:	4658      	mov	r0, fp
 8006826:	220a      	movs	r2, #10
 8006828:	a908      	add	r1, sp, #32
 800682a:	f000 fd57 	bl	80072dc <strtoul>
 800682e:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006832:	4606      	mov	r6, r0
 8006834:	f89b 3000 	ldrb.w	r3, [fp]
 8006838:	2b45      	cmp	r3, #69	; 0x45
 800683a:	d113      	bne.n	8006864 <__strftime+0x78>
 800683c:	f10b 0b01 	add.w	fp, fp, #1
 8006840:	e012      	b.n	8006868 <__strftime+0x7c>
 8006842:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 8006846:	42a1      	cmp	r1, r4
 8006848:	d802      	bhi.n	8006850 <__strftime+0x64>
 800684a:	2400      	movs	r4, #0
 800684c:	f000 bcb2 	b.w	80071b4 <__strftime+0x9c8>
 8006850:	f809 3004 	strb.w	r3, [r9, r4]
 8006854:	3201      	adds	r2, #1
 8006856:	3401      	adds	r4, #1
 8006858:	e7d1      	b.n	80067fe <__strftime+0x12>
 800685a:	f102 0b02 	add.w	fp, r2, #2
 800685e:	e7dc      	b.n	800681a <__strftime+0x2e>
 8006860:	2600      	movs	r6, #0
 8006862:	e7e7      	b.n	8006834 <__strftime+0x48>
 8006864:	2b4f      	cmp	r3, #79	; 0x4f
 8006866:	d0e9      	beq.n	800683c <__strftime+0x50>
 8006868:	f89b 0000 	ldrb.w	r0, [fp]
 800686c:	f1a0 0325 	sub.w	r3, r0, #37	; 0x25
 8006870:	2b55      	cmp	r3, #85	; 0x55
 8006872:	d8ea      	bhi.n	800684a <__strftime+0x5e>
 8006874:	a201      	add	r2, pc, #4	; (adr r2, 800687c <__strftime+0x90>)
 8006876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800687a:	bf00      	nop
 800687c:	0800719b 	.word	0x0800719b
 8006880:	0800684b 	.word	0x0800684b
 8006884:	0800684b 	.word	0x0800684b
 8006888:	0800684b 	.word	0x0800684b
 800688c:	0800684b 	.word	0x0800684b
 8006890:	0800684b 	.word	0x0800684b
 8006894:	0800684b 	.word	0x0800684b
 8006898:	0800684b 	.word	0x0800684b
 800689c:	0800684b 	.word	0x0800684b
 80068a0:	0800684b 	.word	0x0800684b
 80068a4:	0800684b 	.word	0x0800684b
 80068a8:	0800684b 	.word	0x0800684b
 80068ac:	0800684b 	.word	0x0800684b
 80068b0:	0800684b 	.word	0x0800684b
 80068b4:	0800684b 	.word	0x0800684b
 80068b8:	0800684b 	.word	0x0800684b
 80068bc:	0800684b 	.word	0x0800684b
 80068c0:	0800684b 	.word	0x0800684b
 80068c4:	0800684b 	.word	0x0800684b
 80068c8:	0800684b 	.word	0x0800684b
 80068cc:	0800684b 	.word	0x0800684b
 80068d0:	0800684b 	.word	0x0800684b
 80068d4:	0800684b 	.word	0x0800684b
 80068d8:	0800684b 	.word	0x0800684b
 80068dc:	0800684b 	.word	0x0800684b
 80068e0:	0800684b 	.word	0x0800684b
 80068e4:	0800684b 	.word	0x0800684b
 80068e8:	0800684b 	.word	0x0800684b
 80068ec:	08006a13 	.word	0x08006a13
 80068f0:	08006a6d 	.word	0x08006a6d
 80068f4:	08006ae3 	.word	0x08006ae3
 80068f8:	08006b7d 	.word	0x08006b7d
 80068fc:	0800684b 	.word	0x0800684b
 8006900:	08006bc9 	.word	0x08006bc9
 8006904:	08006ca9 	.word	0x08006ca9
 8006908:	08006dab 	.word	0x08006dab
 800690c:	08006db9 	.word	0x08006db9
 8006910:	0800684b 	.word	0x0800684b
 8006914:	0800684b 	.word	0x0800684b
 8006918:	0800684b 	.word	0x0800684b
 800691c:	08006de9 	.word	0x08006de9
 8006920:	0800684b 	.word	0x0800684b
 8006924:	0800684b 	.word	0x0800684b
 8006928:	08006e01 	.word	0x08006e01
 800692c:	0800684b 	.word	0x0800684b
 8006930:	08006e4f 	.word	0x08006e4f
 8006934:	08006f65 	.word	0x08006f65
 8006938:	08006f77 	.word	0x08006f77
 800693c:	08006fcf 	.word	0x08006fcf
 8006940:	08006fdf 	.word	0x08006fdf
 8006944:	08007055 	.word	0x08007055
 8006948:	08006adb 	.word	0x08006adb
 800694c:	08007089 	.word	0x08007089
 8006950:	08007147 	.word	0x08007147
 8006954:	0800684b 	.word	0x0800684b
 8006958:	0800684b 	.word	0x0800684b
 800695c:	0800684b 	.word	0x0800684b
 8006960:	0800684b 	.word	0x0800684b
 8006964:	0800684b 	.word	0x0800684b
 8006968:	0800684b 	.word	0x0800684b
 800696c:	080069d5 	.word	0x080069d5
 8006970:	08006a41 	.word	0x08006a41
 8006974:	08006a9b 	.word	0x08006a9b
 8006978:	08006b55 	.word	0x08006b55
 800697c:	08006b55 	.word	0x08006b55
 8006980:	0800684b 	.word	0x0800684b
 8006984:	08006c11 	.word	0x08006c11
 8006988:	08006a41 	.word	0x08006a41
 800698c:	0800684b 	.word	0x0800684b
 8006990:	08006ddb 	.word	0x08006ddb
 8006994:	08006dab 	.word	0x08006dab
 8006998:	08006db9 	.word	0x08006db9
 800699c:	08006de3 	.word	0x08006de3
 80069a0:	08006ded 	.word	0x08006ded
 80069a4:	0800684b 	.word	0x0800684b
 80069a8:	08006e01 	.word	0x08006e01
 80069ac:	0800684b 	.word	0x0800684b
 80069b0:	08006acb 	.word	0x08006acb
 80069b4:	08006e65 	.word	0x08006e65
 80069b8:	08006f69 	.word	0x08006f69
 80069bc:	08006fb1 	.word	0x08006fb1
 80069c0:	0800684b 	.word	0x0800684b
 80069c4:	08007045 	.word	0x08007045
 80069c8:	08006ad3 	.word	0x08006ad3
 80069cc:	0800706d 	.word	0x0800706d
 80069d0:	080070d9 	.word	0x080070d9
 80069d4:	69ab      	ldr	r3, [r5, #24]
 80069d6:	4aa7      	ldr	r2, [pc, #668]	; (8006c74 <__strftime+0x488>)
 80069d8:	3318      	adds	r3, #24
 80069da:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 80069de:	4630      	mov	r0, r6
 80069e0:	f7f9 fbfe 	bl	80001e0 <strlen>
 80069e4:	3e01      	subs	r6, #1
 80069e6:	4420      	add	r0, r4
 80069e8:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 80069ec:	42a0      	cmp	r0, r4
 80069ee:	d107      	bne.n	8006a00 <__strftime+0x214>
 80069f0:	f89b 3000 	ldrb.w	r3, [fp]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	f000 83d7 	beq.w	80071a8 <__strftime+0x9bc>
 80069fa:	f10b 0201 	add.w	r2, fp, #1
 80069fe:	e6fe      	b.n	80067fe <__strftime+0x12>
 8006a00:	42a3      	cmp	r3, r4
 8006a02:	f67f af22 	bls.w	800684a <__strftime+0x5e>
 8006a06:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8006a0a:	f809 2004 	strb.w	r2, [r9, r4]
 8006a0e:	3401      	adds	r4, #1
 8006a10:	e7ec      	b.n	80069ec <__strftime+0x200>
 8006a12:	69aa      	ldr	r2, [r5, #24]
 8006a14:	4b97      	ldr	r3, [pc, #604]	; (8006c74 <__strftime+0x488>)
 8006a16:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8006a1a:	6fde      	ldr	r6, [r3, #124]	; 0x7c
 8006a1c:	4630      	mov	r0, r6
 8006a1e:	f7f9 fbdf 	bl	80001e0 <strlen>
 8006a22:	3e01      	subs	r6, #1
 8006a24:	4420      	add	r0, r4
 8006a26:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8006a2a:	42a0      	cmp	r0, r4
 8006a2c:	d0e0      	beq.n	80069f0 <__strftime+0x204>
 8006a2e:	42a3      	cmp	r3, r4
 8006a30:	f67f af0b 	bls.w	800684a <__strftime+0x5e>
 8006a34:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8006a38:	f809 2004 	strb.w	r2, [r9, r4]
 8006a3c:	3401      	adds	r4, #1
 8006a3e:	e7f4      	b.n	8006a2a <__strftime+0x23e>
 8006a40:	4b8c      	ldr	r3, [pc, #560]	; (8006c74 <__strftime+0x488>)
 8006a42:	692a      	ldr	r2, [r5, #16]
 8006a44:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 8006a48:	4630      	mov	r0, r6
 8006a4a:	f7f9 fbc9 	bl	80001e0 <strlen>
 8006a4e:	3e01      	subs	r6, #1
 8006a50:	4420      	add	r0, r4
 8006a52:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8006a56:	42a0      	cmp	r0, r4
 8006a58:	d0ca      	beq.n	80069f0 <__strftime+0x204>
 8006a5a:	42a3      	cmp	r3, r4
 8006a5c:	f67f aef5 	bls.w	800684a <__strftime+0x5e>
 8006a60:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8006a64:	f809 2004 	strb.w	r2, [r9, r4]
 8006a68:	3401      	adds	r4, #1
 8006a6a:	e7f4      	b.n	8006a56 <__strftime+0x26a>
 8006a6c:	692b      	ldr	r3, [r5, #16]
 8006a6e:	4a81      	ldr	r2, [pc, #516]	; (8006c74 <__strftime+0x488>)
 8006a70:	330c      	adds	r3, #12
 8006a72:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 8006a76:	4630      	mov	r0, r6
 8006a78:	f7f9 fbb2 	bl	80001e0 <strlen>
 8006a7c:	3e01      	subs	r6, #1
 8006a7e:	4420      	add	r0, r4
 8006a80:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8006a84:	42a0      	cmp	r0, r4
 8006a86:	d0b3      	beq.n	80069f0 <__strftime+0x204>
 8006a88:	42a3      	cmp	r3, r4
 8006a8a:	f67f aede 	bls.w	800684a <__strftime+0x5e>
 8006a8e:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8006a92:	f809 2004 	strb.w	r2, [r9, r4]
 8006a96:	3401      	adds	r4, #1
 8006a98:	e7f4      	b.n	8006a84 <__strftime+0x298>
 8006a9a:	4b76      	ldr	r3, [pc, #472]	; (8006c74 <__strftime+0x488>)
 8006a9c:	f8d3 60a0 	ldr.w	r6, [r3, #160]	; 0xa0
 8006aa0:	4630      	mov	r0, r6
 8006aa2:	f7f9 fb9d 	bl	80001e0 <strlen>
 8006aa6:	7833      	ldrb	r3, [r6, #0]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d0a1      	beq.n	80069f0 <__strftime+0x204>
 8006aac:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006aae:	9300      	str	r3, [sp, #0]
 8006ab0:	4632      	mov	r2, r6
 8006ab2:	462b      	mov	r3, r5
 8006ab4:	eba8 0104 	sub.w	r1, r8, r4
 8006ab8:	eb09 0004 	add.w	r0, r9, r4
 8006abc:	f7ff fe96 	bl	80067ec <__strftime>
 8006ac0:	2800      	cmp	r0, #0
 8006ac2:	f77f aec2 	ble.w	800684a <__strftime+0x5e>
 8006ac6:	4404      	add	r4, r0
 8006ac8:	e792      	b.n	80069f0 <__strftime+0x204>
 8006aca:	4b6a      	ldr	r3, [pc, #424]	; (8006c74 <__strftime+0x488>)
 8006acc:	f8d3 60e4 	ldr.w	r6, [r3, #228]	; 0xe4
 8006ad0:	e7e6      	b.n	8006aa0 <__strftime+0x2b4>
 8006ad2:	4b68      	ldr	r3, [pc, #416]	; (8006c74 <__strftime+0x488>)
 8006ad4:	f8d3 609c 	ldr.w	r6, [r3, #156]	; 0x9c
 8006ad8:	e7e2      	b.n	8006aa0 <__strftime+0x2b4>
 8006ada:	4b66      	ldr	r3, [pc, #408]	; (8006c74 <__strftime+0x488>)
 8006adc:	f8d3 6098 	ldr.w	r6, [r3, #152]	; 0x98
 8006ae0:	e7de      	b.n	8006aa0 <__strftime+0x2b4>
 8006ae2:	4965      	ldr	r1, [pc, #404]	; (8006c78 <__strftime+0x48c>)
 8006ae4:	f8d5 a014 	ldr.w	sl, [r5, #20]
 8006ae8:	458a      	cmp	sl, r1
 8006aea:	bfac      	ite	ge
 8006aec:	2100      	movge	r1, #0
 8006aee:	2101      	movlt	r1, #1
 8006af0:	f1ba 0f00 	cmp.w	sl, #0
 8006af4:	db0e      	blt.n	8006b14 <__strftime+0x328>
 8006af6:	2064      	movs	r0, #100	; 0x64
 8006af8:	fb9a f0f0 	sdiv	r0, sl, r0
 8006afc:	3013      	adds	r0, #19
 8006afe:	b19f      	cbz	r7, 8006b28 <__strftime+0x33c>
 8006b00:	2863      	cmp	r0, #99	; 0x63
 8006b02:	dd25      	ble.n	8006b50 <__strftime+0x364>
 8006b04:	4a5d      	ldr	r2, [pc, #372]	; (8006c7c <__strftime+0x490>)
 8006b06:	4b5e      	ldr	r3, [pc, #376]	; (8006c80 <__strftime+0x494>)
 8006b08:	2f2b      	cmp	r7, #43	; 0x2b
 8006b0a:	bf14      	ite	ne
 8006b0c:	4617      	movne	r7, r2
 8006b0e:	461f      	moveq	r7, r3
 8006b10:	4a5c      	ldr	r2, [pc, #368]	; (8006c84 <__strftime+0x498>)
 8006b12:	e00b      	b.n	8006b2c <__strftime+0x340>
 8006b14:	f20a 706c 	addw	r0, sl, #1900	; 0x76c
 8006b18:	9105      	str	r1, [sp, #20]
 8006b1a:	f000 fe51 	bl	80077c0 <abs>
 8006b1e:	2364      	movs	r3, #100	; 0x64
 8006b20:	9905      	ldr	r1, [sp, #20]
 8006b22:	fb90 f0f3 	sdiv	r0, r0, r3
 8006b26:	e7ea      	b.n	8006afe <__strftime+0x312>
 8006b28:	4f54      	ldr	r7, [pc, #336]	; (8006c7c <__strftime+0x490>)
 8006b2a:	4a57      	ldr	r2, [pc, #348]	; (8006c88 <__strftime+0x49c>)
 8006b2c:	4b57      	ldr	r3, [pc, #348]	; (8006c8c <__strftime+0x4a0>)
 8006b2e:	9001      	str	r0, [sp, #4]
 8006b30:	2e02      	cmp	r6, #2
 8006b32:	bf2c      	ite	cs
 8006b34:	ebc1 0606 	rsbcs	r6, r1, r6
 8006b38:	f1c1 0602 	rsbcc	r6, r1, #2
 8006b3c:	494e      	ldr	r1, [pc, #312]	; (8006c78 <__strftime+0x48c>)
 8006b3e:	9600      	str	r6, [sp, #0]
 8006b40:	458a      	cmp	sl, r1
 8006b42:	bfa8      	it	ge
 8006b44:	463b      	movge	r3, r7
 8006b46:	eba8 0104 	sub.w	r1, r8, r4
 8006b4a:	eb09 0004 	add.w	r0, r9, r4
 8006b4e:	e02a      	b.n	8006ba6 <__strftime+0x3ba>
 8006b50:	4f4a      	ldr	r7, [pc, #296]	; (8006c7c <__strftime+0x490>)
 8006b52:	e7dd      	b.n	8006b10 <__strftime+0x324>
 8006b54:	494e      	ldr	r1, [pc, #312]	; (8006c90 <__strftime+0x4a4>)
 8006b56:	4a4f      	ldr	r2, [pc, #316]	; (8006c94 <__strftime+0x4a8>)
 8006b58:	68eb      	ldr	r3, [r5, #12]
 8006b5a:	2864      	cmp	r0, #100	; 0x64
 8006b5c:	bf08      	it	eq
 8006b5e:	460a      	moveq	r2, r1
 8006b60:	eba8 0104 	sub.w	r1, r8, r4
 8006b64:	eb09 0004 	add.w	r0, r9, r4
 8006b68:	f001 fc3c 	bl	80083e4 <sniprintf>
 8006b6c:	2800      	cmp	r0, #0
 8006b6e:	f6ff ae6c 	blt.w	800684a <__strftime+0x5e>
 8006b72:	4404      	add	r4, r0
 8006b74:	45a0      	cmp	r8, r4
 8006b76:	f63f af3b 	bhi.w	80069f0 <__strftime+0x204>
 8006b7a:	e666      	b.n	800684a <__strftime+0x5e>
 8006b7c:	6968      	ldr	r0, [r5, #20]
 8006b7e:	692b      	ldr	r3, [r5, #16]
 8006b80:	68ef      	ldr	r7, [r5, #12]
 8006b82:	2800      	cmp	r0, #0
 8006b84:	eb09 0604 	add.w	r6, r9, r4
 8006b88:	eba8 0104 	sub.w	r1, r8, r4
 8006b8c:	f103 0301 	add.w	r3, r3, #1
 8006b90:	db0c      	blt.n	8006bac <__strftime+0x3c0>
 8006b92:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8006b96:	fb90 f2fc 	sdiv	r2, r0, ip
 8006b9a:	fb0c 0212 	mls	r2, ip, r2, r0
 8006b9e:	e9cd 7200 	strd	r7, r2, [sp]
 8006ba2:	4a3d      	ldr	r2, [pc, #244]	; (8006c98 <__strftime+0x4ac>)
 8006ba4:	4630      	mov	r0, r6
 8006ba6:	f001 fc1d 	bl	80083e4 <sniprintf>
 8006baa:	e7df      	b.n	8006b6c <__strftime+0x380>
 8006bac:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8006bb0:	e9cd 1305 	strd	r1, r3, [sp, #20]
 8006bb4:	f000 fe04 	bl	80077c0 <abs>
 8006bb8:	2264      	movs	r2, #100	; 0x64
 8006bba:	e9dd 1305 	ldrd	r1, r3, [sp, #20]
 8006bbe:	fb90 fcf2 	sdiv	ip, r0, r2
 8006bc2:	fb0c 0212 	mls	r2, ip, r2, r0
 8006bc6:	e7ea      	b.n	8006b9e <__strftime+0x3b2>
 8006bc8:	2325      	movs	r3, #37	; 0x25
 8006bca:	f88d 3020 	strb.w	r3, [sp, #32]
 8006bce:	b187      	cbz	r7, 8006bf2 <__strftime+0x406>
 8006bd0:	2e06      	cmp	r6, #6
 8006bd2:	bf38      	it	cc
 8006bd4:	2606      	movcc	r6, #6
 8006bd6:	1fb3      	subs	r3, r6, #6
 8006bd8:	f88d 7021 	strb.w	r7, [sp, #33]	; 0x21
 8006bdc:	d10c      	bne.n	8006bf8 <__strftime+0x40c>
 8006bde:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 8006be2:	492e      	ldr	r1, [pc, #184]	; (8006c9c <__strftime+0x4b0>)
 8006be4:	f001 fc5e 	bl	80084a4 <strcpy>
 8006be8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006bea:	9300      	str	r3, [sp, #0]
 8006bec:	aa08      	add	r2, sp, #32
 8006bee:	462b      	mov	r3, r5
 8006bf0:	e760      	b.n	8006ab4 <__strftime+0x2c8>
 8006bf2:	272b      	movs	r7, #43	; 0x2b
 8006bf4:	260a      	movs	r6, #10
 8006bf6:	e7ee      	b.n	8006bd6 <__strftime+0x3ea>
 8006bf8:	4a29      	ldr	r2, [pc, #164]	; (8006ca0 <__strftime+0x4b4>)
 8006bfa:	211e      	movs	r1, #30
 8006bfc:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 8006c00:	f001 fbf0 	bl	80083e4 <sniprintf>
 8006c04:	2800      	cmp	r0, #0
 8006c06:	ddea      	ble.n	8006bde <__strftime+0x3f2>
 8006c08:	f10d 0322 	add.w	r3, sp, #34	; 0x22
 8006c0c:	4418      	add	r0, r3
 8006c0e:	e7e8      	b.n	8006be2 <__strftime+0x3f6>
 8006c10:	4628      	mov	r0, r5
 8006c12:	f7ff fd89 	bl	8006728 <iso_year_adjust>
 8006c16:	4606      	mov	r6, r0
 8006c18:	6968      	ldr	r0, [r5, #20]
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	db11      	blt.n	8006c42 <__strftime+0x456>
 8006c1e:	2264      	movs	r2, #100	; 0x64
 8006c20:	fb90 f3f2 	sdiv	r3, r0, r2
 8006c24:	fb02 0313 	mls	r3, r2, r3, r0
 8006c28:	441e      	add	r6, r3
 8006c2a:	2364      	movs	r3, #100	; 0x64
 8006c2c:	fb96 f0f3 	sdiv	r0, r6, r3
 8006c30:	fb03 6610 	mls	r6, r3, r0, r6
 8006c34:	441e      	add	r6, r3
 8006c36:	fbb6 f2f3 	udiv	r2, r6, r3
 8006c3a:	fb03 6312 	mls	r3, r3, r2, r6
 8006c3e:	4a14      	ldr	r2, [pc, #80]	; (8006c90 <__strftime+0x4a4>)
 8006c40:	e78e      	b.n	8006b60 <__strftime+0x374>
 8006c42:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8006c46:	f000 fdbb 	bl	80077c0 <abs>
 8006c4a:	2364      	movs	r3, #100	; 0x64
 8006c4c:	2e00      	cmp	r6, #0
 8006c4e:	fb90 f2f3 	sdiv	r2, r0, r3
 8006c52:	fb02 0313 	mls	r3, r2, r3, r0
 8006c56:	da05      	bge.n	8006c64 <__strftime+0x478>
 8006c58:	6969      	ldr	r1, [r5, #20]
 8006c5a:	4a12      	ldr	r2, [pc, #72]	; (8006ca4 <__strftime+0x4b8>)
 8006c5c:	4291      	cmp	r1, r2
 8006c5e:	bfb8      	it	lt
 8006c60:	2601      	movlt	r6, #1
 8006c62:	e7e1      	b.n	8006c28 <__strftime+0x43c>
 8006c64:	d0e0      	beq.n	8006c28 <__strftime+0x43c>
 8006c66:	6969      	ldr	r1, [r5, #20]
 8006c68:	4a03      	ldr	r2, [pc, #12]	; (8006c78 <__strftime+0x48c>)
 8006c6a:	4291      	cmp	r1, r2
 8006c6c:	bfb8      	it	lt
 8006c6e:	f04f 36ff 	movlt.w	r6, #4294967295	; 0xffffffff
 8006c72:	e7d9      	b.n	8006c28 <__strftime+0x43c>
 8006c74:	0800a52c 	.word	0x0800a52c
 8006c78:	fffff894 	.word	0xfffff894
 8006c7c:	0800a69f 	.word	0x0800a69f
 8006c80:	0800a3b7 	.word	0x0800a3b7
 8006c84:	0800a3af 	.word	0x0800a3af
 8006c88:	0800a3a8 	.word	0x0800a3a8
 8006c8c:	0800a7df 	.word	0x0800a7df
 8006c90:	0800a3c7 	.word	0x0800a3c7
 8006c94:	0800a3b9 	.word	0x0800a3b9
 8006c98:	0800a3bd 	.word	0x0800a3bd
 8006c9c:	0800a3d0 	.word	0x0800a3d0
 8006ca0:	0800a3cc 	.word	0x0800a3cc
 8006ca4:	fffff895 	.word	0xfffff895
 8006ca8:	4bb6      	ldr	r3, [pc, #728]	; (8006f84 <__strftime+0x798>)
 8006caa:	6969      	ldr	r1, [r5, #20]
 8006cac:	4299      	cmp	r1, r3
 8006cae:	bfac      	ite	ge
 8006cb0:	2300      	movge	r3, #0
 8006cb2:	2301      	movlt	r3, #1
 8006cb4:	4628      	mov	r0, r5
 8006cb6:	e9cd 3105 	strd	r3, r1, [sp, #20]
 8006cba:	f7ff fd35 	bl	8006728 <iso_year_adjust>
 8006cbe:	9906      	ldr	r1, [sp, #24]
 8006cc0:	2900      	cmp	r1, #0
 8006cc2:	4682      	mov	sl, r0
 8006cc4:	db27      	blt.n	8006d16 <__strftime+0x52a>
 8006cc6:	2264      	movs	r2, #100	; 0x64
 8006cc8:	fb91 f2f2 	sdiv	r2, r1, r2
 8006ccc:	3213      	adds	r2, #19
 8006cce:	6968      	ldr	r0, [r5, #20]
 8006cd0:	2800      	cmp	r0, #0
 8006cd2:	db2b      	blt.n	8006d2c <__strftime+0x540>
 8006cd4:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8006cd8:	fb90 fefc 	sdiv	lr, r0, ip
 8006cdc:	fb0c 001e 	mls	r0, ip, lr, r0
 8006ce0:	f1ba 0f00 	cmp.w	sl, #0
 8006ce4:	da31      	bge.n	8006d4a <__strftime+0x55e>
 8006ce6:	6969      	ldr	r1, [r5, #20]
 8006ce8:	4ba7      	ldr	r3, [pc, #668]	; (8006f88 <__strftime+0x79c>)
 8006cea:	4299      	cmp	r1, r3
 8006cec:	db38      	blt.n	8006d60 <__strftime+0x574>
 8006cee:	eb0a 0300 	add.w	r3, sl, r0
 8006cf2:	1c59      	adds	r1, r3, #1
 8006cf4:	d139      	bne.n	8006d6a <__strftime+0x57e>
 8006cf6:	3a01      	subs	r2, #1
 8006cf8:	2363      	movs	r3, #99	; 0x63
 8006cfa:	2064      	movs	r0, #100	; 0x64
 8006cfc:	fb00 3202 	mla	r2, r0, r2, r3
 8006d00:	9b05      	ldr	r3, [sp, #20]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d036      	beq.n	8006d74 <__strftime+0x588>
 8006d06:	232d      	movs	r3, #45	; 0x2d
 8006d08:	f88d 3020 	strb.w	r3, [sp, #32]
 8006d0c:	b106      	cbz	r6, 8006d10 <__strftime+0x524>
 8006d0e:	3e01      	subs	r6, #1
 8006d10:	f10d 0321 	add.w	r3, sp, #33	; 0x21
 8006d14:	e038      	b.n	8006d88 <__strftime+0x59c>
 8006d16:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 8006d1a:	9106      	str	r1, [sp, #24]
 8006d1c:	f000 fd50 	bl	80077c0 <abs>
 8006d20:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8006d24:	9906      	ldr	r1, [sp, #24]
 8006d26:	fb90 f2fc 	sdiv	r2, r0, ip
 8006d2a:	e7d0      	b.n	8006cce <__strftime+0x4e2>
 8006d2c:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8006d30:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8006d34:	f000 fd44 	bl	80077c0 <abs>
 8006d38:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8006d3c:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8006d40:	fb90 fefc 	sdiv	lr, r0, ip
 8006d44:	fb0e 001c 	mls	r0, lr, ip, r0
 8006d48:	e7ca      	b.n	8006ce0 <__strftime+0x4f4>
 8006d4a:	d0d0      	beq.n	8006cee <__strftime+0x502>
 8006d4c:	4b8d      	ldr	r3, [pc, #564]	; (8006f84 <__strftime+0x798>)
 8006d4e:	4299      	cmp	r1, r3
 8006d50:	bfb4      	ite	lt
 8006d52:	2301      	movlt	r3, #1
 8006d54:	2300      	movge	r3, #0
 8006d56:	9305      	str	r3, [sp, #20]
 8006d58:	bfb8      	it	lt
 8006d5a:	f04f 3aff 	movlt.w	sl, #4294967295	; 0xffffffff
 8006d5e:	e7c6      	b.n	8006cee <__strftime+0x502>
 8006d60:	f04f 0a01 	mov.w	sl, #1
 8006d64:	f8cd a014 	str.w	sl, [sp, #20]
 8006d68:	e7c1      	b.n	8006cee <__strftime+0x502>
 8006d6a:	2b64      	cmp	r3, #100	; 0x64
 8006d6c:	bf04      	itt	eq
 8006d6e:	3201      	addeq	r2, #1
 8006d70:	2300      	moveq	r3, #0
 8006d72:	e7c2      	b.n	8006cfa <__strftime+0x50e>
 8006d74:	2f2b      	cmp	r7, #43	; 0x2b
 8006d76:	d106      	bne.n	8006d86 <__strftime+0x59a>
 8006d78:	f242 730f 	movw	r3, #9999	; 0x270f
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d902      	bls.n	8006d86 <__strftime+0x59a>
 8006d80:	f88d 7020 	strb.w	r7, [sp, #32]
 8006d84:	e7c2      	b.n	8006d0c <__strftime+0x520>
 8006d86:	ab08      	add	r3, sp, #32
 8006d88:	2125      	movs	r1, #37	; 0x25
 8006d8a:	7019      	strb	r1, [r3, #0]
 8006d8c:	b94f      	cbnz	r7, 8006da2 <__strftime+0x5b6>
 8006d8e:	1c58      	adds	r0, r3, #1
 8006d90:	497e      	ldr	r1, [pc, #504]	; (8006f8c <__strftime+0x7a0>)
 8006d92:	9205      	str	r2, [sp, #20]
 8006d94:	f001 fb86 	bl	80084a4 <strcpy>
 8006d98:	9a05      	ldr	r2, [sp, #20]
 8006d9a:	9200      	str	r2, [sp, #0]
 8006d9c:	4633      	mov	r3, r6
 8006d9e:	aa08      	add	r2, sp, #32
 8006da0:	e059      	b.n	8006e56 <__strftime+0x66a>
 8006da2:	2130      	movs	r1, #48	; 0x30
 8006da4:	1c98      	adds	r0, r3, #2
 8006da6:	7059      	strb	r1, [r3, #1]
 8006da8:	e7f2      	b.n	8006d90 <__strftime+0x5a4>
 8006daa:	4979      	ldr	r1, [pc, #484]	; (8006f90 <__strftime+0x7a4>)
 8006dac:	4a79      	ldr	r2, [pc, #484]	; (8006f94 <__strftime+0x7a8>)
 8006dae:	68ab      	ldr	r3, [r5, #8]
 8006db0:	286b      	cmp	r0, #107	; 0x6b
 8006db2:	bf08      	it	eq
 8006db4:	460a      	moveq	r2, r1
 8006db6:	e6d3      	b.n	8006b60 <__strftime+0x374>
 8006db8:	68ab      	ldr	r3, [r5, #8]
 8006dba:	b163      	cbz	r3, 8006dd6 <__strftime+0x5ea>
 8006dbc:	2b0c      	cmp	r3, #12
 8006dbe:	d004      	beq.n	8006dca <__strftime+0x5de>
 8006dc0:	210c      	movs	r1, #12
 8006dc2:	fb93 f2f1 	sdiv	r2, r3, r1
 8006dc6:	fb01 3312 	mls	r3, r1, r2, r3
 8006dca:	4972      	ldr	r1, [pc, #456]	; (8006f94 <__strftime+0x7a8>)
 8006dcc:	4a70      	ldr	r2, [pc, #448]	; (8006f90 <__strftime+0x7a4>)
 8006dce:	2849      	cmp	r0, #73	; 0x49
 8006dd0:	bf08      	it	eq
 8006dd2:	460a      	moveq	r2, r1
 8006dd4:	e6c4      	b.n	8006b60 <__strftime+0x374>
 8006dd6:	230c      	movs	r3, #12
 8006dd8:	e7f7      	b.n	8006dca <__strftime+0x5de>
 8006dda:	69eb      	ldr	r3, [r5, #28]
 8006ddc:	4a6e      	ldr	r2, [pc, #440]	; (8006f98 <__strftime+0x7ac>)
 8006dde:	3301      	adds	r3, #1
 8006de0:	e6be      	b.n	8006b60 <__strftime+0x374>
 8006de2:	692b      	ldr	r3, [r5, #16]
 8006de4:	3301      	adds	r3, #1
 8006de6:	e72a      	b.n	8006c3e <__strftime+0x452>
 8006de8:	686b      	ldr	r3, [r5, #4]
 8006dea:	e728      	b.n	8006c3e <__strftime+0x452>
 8006dec:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8006df0:	42a3      	cmp	r3, r4
 8006df2:	f67f ad2a 	bls.w	800684a <__strftime+0x5e>
 8006df6:	230a      	movs	r3, #10
 8006df8:	f809 3004 	strb.w	r3, [r9, r4]
 8006dfc:	3401      	adds	r4, #1
 8006dfe:	e5f7      	b.n	80069f0 <__strftime+0x204>
 8006e00:	68ab      	ldr	r3, [r5, #8]
 8006e02:	2b0b      	cmp	r3, #11
 8006e04:	bfcc      	ite	gt
 8006e06:	22a4      	movgt	r2, #164	; 0xa4
 8006e08:	22a0      	movle	r2, #160	; 0xa0
 8006e0a:	4b64      	ldr	r3, [pc, #400]	; (8006f9c <__strftime+0x7b0>)
 8006e0c:	4413      	add	r3, r2
 8006e0e:	685e      	ldr	r6, [r3, #4]
 8006e10:	4630      	mov	r0, r6
 8006e12:	f7f9 f9e5 	bl	80001e0 <strlen>
 8006e16:	1e72      	subs	r2, r6, #1
 8006e18:	4420      	add	r0, r4
 8006e1a:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8006e1e:	42a0      	cmp	r0, r4
 8006e20:	f43f ade6 	beq.w	80069f0 <__strftime+0x204>
 8006e24:	42a6      	cmp	r6, r4
 8006e26:	f67f ad10 	bls.w	800684a <__strftime+0x5e>
 8006e2a:	f89b 1000 	ldrb.w	r1, [fp]
 8006e2e:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8006e32:	2950      	cmp	r1, #80	; 0x50
 8006e34:	d107      	bne.n	8006e46 <__strftime+0x65a>
 8006e36:	495a      	ldr	r1, [pc, #360]	; (8006fa0 <__strftime+0x7b4>)
 8006e38:	5cc9      	ldrb	r1, [r1, r3]
 8006e3a:	f001 0103 	and.w	r1, r1, #3
 8006e3e:	2901      	cmp	r1, #1
 8006e40:	bf08      	it	eq
 8006e42:	3320      	addeq	r3, #32
 8006e44:	b2db      	uxtb	r3, r3
 8006e46:	f809 3004 	strb.w	r3, [r9, r4]
 8006e4a:	3401      	adds	r4, #1
 8006e4c:	e7e7      	b.n	8006e1e <__strftime+0x632>
 8006e4e:	686b      	ldr	r3, [r5, #4]
 8006e50:	9300      	str	r3, [sp, #0]
 8006e52:	4a54      	ldr	r2, [pc, #336]	; (8006fa4 <__strftime+0x7b8>)
 8006e54:	68ab      	ldr	r3, [r5, #8]
 8006e56:	eba8 0104 	sub.w	r1, r8, r4
 8006e5a:	eb09 0004 	add.w	r0, r9, r4
 8006e5e:	f001 fac1 	bl	80083e4 <sniprintf>
 8006e62:	e683      	b.n	8006b6c <__strftime+0x380>
 8006e64:	6a2b      	ldr	r3, [r5, #32]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	db79      	blt.n	8006f5e <__strftime+0x772>
 8006e6a:	f000 fae9 	bl	8007440 <__tz_lock>
 8006e6e:	9b04      	ldr	r3, [sp, #16]
 8006e70:	b90b      	cbnz	r3, 8006e76 <__strftime+0x68a>
 8006e72:	f000 faf1 	bl	8007458 <_tzset_unlocked>
 8006e76:	f000 fd29 	bl	80078cc <__gettzinfo>
 8006e7a:	6a2b      	ldr	r3, [r5, #32]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	bfcc      	ite	gt
 8006e80:	2350      	movgt	r3, #80	; 0x50
 8006e82:	2328      	movle	r3, #40	; 0x28
 8006e84:	58c3      	ldr	r3, [r0, r3]
 8006e86:	f1c3 0a00 	rsb	sl, r3, #0
 8006e8a:	f000 fadf 	bl	800744c <__tz_unlock>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	9304      	str	r3, [sp, #16]
 8006e92:	f8d5 c014 	ldr.w	ip, [r5, #20]
 8006e96:	4662      	mov	r2, ip
 8006e98:	f1bc 0645 	subs.w	r6, ip, #69	; 0x45
 8006e9c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8006ea0:	9602      	str	r6, [sp, #8]
 8006ea2:	f143 36ff 	adc.w	r6, r3, #4294967295	; 0xffffffff
 8006ea6:	9603      	str	r6, [sp, #12]
 8006ea8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006eac:	2e00      	cmp	r6, #0
 8006eae:	f177 0600 	sbcs.w	r6, r7, #0
 8006eb2:	eba8 0104 	sub.w	r1, r8, r4
 8006eb6:	eb09 0004 	add.w	r0, r9, r4
 8006eba:	da05      	bge.n	8006ec8 <__strftime+0x6dc>
 8006ebc:	f1bc 0642 	subs.w	r6, ip, #66	; 0x42
 8006ec0:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 8006ec4:	9602      	str	r6, [sp, #8]
 8006ec6:	9303      	str	r3, [sp, #12]
 8006ec8:	9b02      	ldr	r3, [sp, #8]
 8006eca:	089e      	lsrs	r6, r3, #2
 8006ecc:	9b03      	ldr	r3, [sp, #12]
 8006ece:	ea46 7683 	orr.w	r6, r6, r3, lsl #30
 8006ed2:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8006ed6:	109f      	asrs	r7, r3, #2
 8006ed8:	2364      	movs	r3, #100	; 0x64
 8006eda:	fb92 f3f3 	sdiv	r3, r2, r3
 8006ede:	1af6      	subs	r6, r6, r3
 8006ee0:	eb67 77e3 	sbc.w	r7, r7, r3, asr #31
 8006ee4:	f20c 122b 	addw	r2, ip, #299	; 0x12b
 8006ee8:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8006eec:	fb92 f3f3 	sdiv	r3, r2, r3
 8006ef0:	18f6      	adds	r6, r6, r3
 8006ef2:	eb47 77e3 	adc.w	r7, r7, r3, asr #31
 8006ef6:	f1ac 0c46 	sub.w	ip, ip, #70	; 0x46
 8006efa:	f240 136d 	movw	r3, #365	; 0x16d
 8006efe:	fb03 fc0c 	mul.w	ip, r3, ip
 8006f02:	69eb      	ldr	r3, [r5, #28]
 8006f04:	eb16 060c 	adds.w	r6, r6, ip
 8006f08:	eb47 77ec 	adc.w	r7, r7, ip, asr #31
 8006f0c:	18f6      	adds	r6, r6, r3
 8006f0e:	f04f 0c18 	mov.w	ip, #24
 8006f12:	eb47 77e3 	adc.w	r7, r7, r3, asr #31
 8006f16:	fba6 230c 	umull	r2, r3, r6, ip
 8006f1a:	68ae      	ldr	r6, [r5, #8]
 8006f1c:	fb0c 3307 	mla	r3, ip, r7, r3
 8006f20:	1992      	adds	r2, r2, r6
 8006f22:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 8006f26:	eb43 73e6 	adc.w	r3, r3, r6, asr #31
 8006f2a:	fba2 670c 	umull	r6, r7, r2, ip
 8006f2e:	fb0c 7703 	mla	r7, ip, r3, r7
 8006f32:	686b      	ldr	r3, [r5, #4]
 8006f34:	18f6      	adds	r6, r6, r3
 8006f36:	eb47 77e3 	adc.w	r7, r7, r3, asr #31
 8006f3a:	fba6 230c 	umull	r2, r3, r6, ip
 8006f3e:	682e      	ldr	r6, [r5, #0]
 8006f40:	fb0c 3307 	mla	r3, ip, r7, r3
 8006f44:	1992      	adds	r2, r2, r6
 8006f46:	eb43 73e6 	adc.w	r3, r3, r6, asr #31
 8006f4a:	ebb2 020a 	subs.w	r2, r2, sl
 8006f4e:	eb63 73ea 	sbc.w	r3, r3, sl, asr #31
 8006f52:	e9cd 2300 	strd	r2, r3, [sp]
 8006f56:	4a14      	ldr	r2, [pc, #80]	; (8006fa8 <__strftime+0x7bc>)
 8006f58:	f001 fa44 	bl	80083e4 <sniprintf>
 8006f5c:	e606      	b.n	8006b6c <__strftime+0x380>
 8006f5e:	f04f 0a00 	mov.w	sl, #0
 8006f62:	e796      	b.n	8006e92 <__strftime+0x6a6>
 8006f64:	682b      	ldr	r3, [r5, #0]
 8006f66:	e66a      	b.n	8006c3e <__strftime+0x452>
 8006f68:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8006f6c:	42a3      	cmp	r3, r4
 8006f6e:	f67f ac6c 	bls.w	800684a <__strftime+0x5e>
 8006f72:	2309      	movs	r3, #9
 8006f74:	e740      	b.n	8006df8 <__strftime+0x60c>
 8006f76:	682b      	ldr	r3, [r5, #0]
 8006f78:	9301      	str	r3, [sp, #4]
 8006f7a:	686b      	ldr	r3, [r5, #4]
 8006f7c:	9300      	str	r3, [sp, #0]
 8006f7e:	4a0b      	ldr	r2, [pc, #44]	; (8006fac <__strftime+0x7c0>)
 8006f80:	68ab      	ldr	r3, [r5, #8]
 8006f82:	e5e0      	b.n	8006b46 <__strftime+0x35a>
 8006f84:	fffff894 	.word	0xfffff894
 8006f88:	fffff895 	.word	0xfffff895
 8006f8c:	0800a3d8 	.word	0x0800a3d8
 8006f90:	0800a3b9 	.word	0x0800a3b9
 8006f94:	0800a3c7 	.word	0x0800a3c7
 8006f98:	0800a3dc 	.word	0x0800a3dc
 8006f9c:	0800a52c 	.word	0x0800a52c
 8006fa0:	0800a6a1 	.word	0x0800a6a1
 8006fa4:	0800a3eb 	.word	0x0800a3eb
 8006fa8:	0800a3e1 	.word	0x0800a3e1
 8006fac:	0800a3e6 	.word	0x0800a3e6
 8006fb0:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8006fb4:	42a3      	cmp	r3, r4
 8006fb6:	f67f ac48 	bls.w	800684a <__strftime+0x5e>
 8006fba:	69ab      	ldr	r3, [r5, #24]
 8006fbc:	eb09 0204 	add.w	r2, r9, r4
 8006fc0:	3401      	adds	r4, #1
 8006fc2:	b913      	cbnz	r3, 8006fca <__strftime+0x7de>
 8006fc4:	2337      	movs	r3, #55	; 0x37
 8006fc6:	7013      	strb	r3, [r2, #0]
 8006fc8:	e512      	b.n	80069f0 <__strftime+0x204>
 8006fca:	3330      	adds	r3, #48	; 0x30
 8006fcc:	e7fb      	b.n	8006fc6 <__strftime+0x7da>
 8006fce:	69eb      	ldr	r3, [r5, #28]
 8006fd0:	69aa      	ldr	r2, [r5, #24]
 8006fd2:	3307      	adds	r3, #7
 8006fd4:	1a9b      	subs	r3, r3, r2
 8006fd6:	2207      	movs	r2, #7
 8006fd8:	fb93 f3f2 	sdiv	r3, r3, r2
 8006fdc:	e62f      	b.n	8006c3e <__strftime+0x452>
 8006fde:	4628      	mov	r0, r5
 8006fe0:	f7ff fba2 	bl	8006728 <iso_year_adjust>
 8006fe4:	69aa      	ldr	r2, [r5, #24]
 8006fe6:	b132      	cbz	r2, 8006ff6 <__strftime+0x80a>
 8006fe8:	3a01      	subs	r2, #1
 8006fea:	2800      	cmp	r0, #0
 8006fec:	dc28      	bgt.n	8007040 <__strftime+0x854>
 8006fee:	69eb      	ldr	r3, [r5, #28]
 8006ff0:	d103      	bne.n	8006ffa <__strftime+0x80e>
 8006ff2:	330a      	adds	r3, #10
 8006ff4:	e7ee      	b.n	8006fd4 <__strftime+0x7e8>
 8006ff6:	2206      	movs	r2, #6
 8006ff8:	e7f7      	b.n	8006fea <__strftime+0x7fe>
 8006ffa:	6968      	ldr	r0, [r5, #20]
 8006ffc:	2800      	cmp	r0, #0
 8006ffe:	eba2 0303 	sub.w	r3, r2, r3
 8007002:	f240 726b 	movw	r2, #1899	; 0x76b
 8007006:	bfa8      	it	ge
 8007008:	f06f 0264 	mvnge.w	r2, #100	; 0x64
 800700c:	4410      	add	r0, r2
 800700e:	0782      	lsls	r2, r0, #30
 8007010:	d105      	bne.n	800701e <__strftime+0x832>
 8007012:	2264      	movs	r2, #100	; 0x64
 8007014:	fb90 f1f2 	sdiv	r1, r0, r2
 8007018:	fb02 0111 	mls	r1, r2, r1, r0
 800701c:	b971      	cbnz	r1, 800703c <__strftime+0x850>
 800701e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007022:	fb90 f2f1 	sdiv	r2, r0, r1
 8007026:	fb01 0212 	mls	r2, r1, r2, r0
 800702a:	fab2 f282 	clz	r2, r2
 800702e:	0952      	lsrs	r2, r2, #5
 8007030:	1a9a      	subs	r2, r3, r2
 8007032:	2a05      	cmp	r2, #5
 8007034:	bfb4      	ite	lt
 8007036:	2335      	movlt	r3, #53	; 0x35
 8007038:	2334      	movge	r3, #52	; 0x34
 800703a:	e600      	b.n	8006c3e <__strftime+0x452>
 800703c:	2201      	movs	r2, #1
 800703e:	e7f7      	b.n	8007030 <__strftime+0x844>
 8007040:	2301      	movs	r3, #1
 8007042:	e5fc      	b.n	8006c3e <__strftime+0x452>
 8007044:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8007048:	42a3      	cmp	r3, r4
 800704a:	f67f abfe 	bls.w	800684a <__strftime+0x5e>
 800704e:	69ab      	ldr	r3, [r5, #24]
 8007050:	3330      	adds	r3, #48	; 0x30
 8007052:	e6d1      	b.n	8006df8 <__strftime+0x60c>
 8007054:	69ab      	ldr	r3, [r5, #24]
 8007056:	b13b      	cbz	r3, 8007068 <__strftime+0x87c>
 8007058:	3b01      	subs	r3, #1
 800705a:	69ea      	ldr	r2, [r5, #28]
 800705c:	3207      	adds	r2, #7
 800705e:	1ad2      	subs	r2, r2, r3
 8007060:	2307      	movs	r3, #7
 8007062:	fb92 f3f3 	sdiv	r3, r2, r3
 8007066:	e5ea      	b.n	8006c3e <__strftime+0x452>
 8007068:	2306      	movs	r3, #6
 800706a:	e7f6      	b.n	800705a <__strftime+0x86e>
 800706c:	6968      	ldr	r0, [r5, #20]
 800706e:	2800      	cmp	r0, #0
 8007070:	db05      	blt.n	800707e <__strftime+0x892>
 8007072:	2264      	movs	r2, #100	; 0x64
 8007074:	fb90 f3f2 	sdiv	r3, r0, r2
 8007078:	fb03 0312 	mls	r3, r3, r2, r0
 800707c:	e5df      	b.n	8006c3e <__strftime+0x452>
 800707e:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8007082:	f000 fb9d 	bl	80077c0 <abs>
 8007086:	e7f4      	b.n	8007072 <__strftime+0x886>
 8007088:	696b      	ldr	r3, [r5, #20]
 800708a:	4a4c      	ldr	r2, [pc, #304]	; (80071bc <__strftime+0x9d0>)
 800708c:	4293      	cmp	r3, r2
 800708e:	da09      	bge.n	80070a4 <__strftime+0x8b8>
 8007090:	212d      	movs	r1, #45	; 0x2d
 8007092:	f88d 1020 	strb.w	r1, [sp, #32]
 8007096:	eba2 0a03 	sub.w	sl, r2, r3
 800709a:	b106      	cbz	r6, 800709e <__strftime+0x8b2>
 800709c:	3e01      	subs	r6, #1
 800709e:	f10d 0321 	add.w	r3, sp, #33	; 0x21
 80070a2:	e00b      	b.n	80070bc <__strftime+0x8d0>
 80070a4:	2f2b      	cmp	r7, #43	; 0x2b
 80070a6:	f203 7a6c 	addw	sl, r3, #1900	; 0x76c
 80070aa:	d106      	bne.n	80070ba <__strftime+0x8ce>
 80070ac:	f242 730f 	movw	r3, #9999	; 0x270f
 80070b0:	459a      	cmp	sl, r3
 80070b2:	d902      	bls.n	80070ba <__strftime+0x8ce>
 80070b4:	f88d 7020 	strb.w	r7, [sp, #32]
 80070b8:	e7ef      	b.n	800709a <__strftime+0x8ae>
 80070ba:	ab08      	add	r3, sp, #32
 80070bc:	2225      	movs	r2, #37	; 0x25
 80070be:	701a      	strb	r2, [r3, #0]
 80070c0:	b937      	cbnz	r7, 80070d0 <__strftime+0x8e4>
 80070c2:	1c58      	adds	r0, r3, #1
 80070c4:	493e      	ldr	r1, [pc, #248]	; (80071c0 <__strftime+0x9d4>)
 80070c6:	f001 f9ed 	bl	80084a4 <strcpy>
 80070ca:	f8cd a000 	str.w	sl, [sp]
 80070ce:	e665      	b.n	8006d9c <__strftime+0x5b0>
 80070d0:	2230      	movs	r2, #48	; 0x30
 80070d2:	1c98      	adds	r0, r3, #2
 80070d4:	705a      	strb	r2, [r3, #1]
 80070d6:	e7f5      	b.n	80070c4 <__strftime+0x8d8>
 80070d8:	6a2b      	ldr	r3, [r5, #32]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f6ff ac88 	blt.w	80069f0 <__strftime+0x204>
 80070e0:	f000 f9ae 	bl	8007440 <__tz_lock>
 80070e4:	9b04      	ldr	r3, [sp, #16]
 80070e6:	b90b      	cbnz	r3, 80070ec <__strftime+0x900>
 80070e8:	f000 f9b6 	bl	8007458 <_tzset_unlocked>
 80070ec:	f000 fbee 	bl	80078cc <__gettzinfo>
 80070f0:	6a2b      	ldr	r3, [r5, #32]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	bfcc      	ite	gt
 80070f6:	2350      	movgt	r3, #80	; 0x50
 80070f8:	2328      	movle	r3, #40	; 0x28
 80070fa:	eb09 0704 	add.w	r7, r9, r4
 80070fe:	58c6      	ldr	r6, [r0, r3]
 8007100:	f000 f9a4 	bl	800744c <__tz_unlock>
 8007104:	4276      	negs	r6, r6
 8007106:	233c      	movs	r3, #60	; 0x3c
 8007108:	fb96 f0f3 	sdiv	r0, r6, r3
 800710c:	f000 fc92 	bl	8007a34 <labs>
 8007110:	233c      	movs	r3, #60	; 0x3c
 8007112:	eba8 0a04 	sub.w	sl, r8, r4
 8007116:	fb90 f2f3 	sdiv	r2, r0, r3
 800711a:	fb02 0013 	mls	r0, r2, r3, r0
 800711e:	9000      	str	r0, [sp, #0]
 8007120:	4a28      	ldr	r2, [pc, #160]	; (80071c4 <__strftime+0x9d8>)
 8007122:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8007126:	4651      	mov	r1, sl
 8007128:	4638      	mov	r0, r7
 800712a:	fb96 f3f3 	sdiv	r3, r6, r3
 800712e:	f001 f959 	bl	80083e4 <sniprintf>
 8007132:	2800      	cmp	r0, #0
 8007134:	f6ff ab89 	blt.w	800684a <__strftime+0x5e>
 8007138:	4404      	add	r4, r0
 800713a:	45a0      	cmp	r8, r4
 800713c:	f67f ab85 	bls.w	800684a <__strftime+0x5e>
 8007140:	2301      	movs	r3, #1
 8007142:	9304      	str	r3, [sp, #16]
 8007144:	e454      	b.n	80069f0 <__strftime+0x204>
 8007146:	6a2b      	ldr	r3, [r5, #32]
 8007148:	2b00      	cmp	r3, #0
 800714a:	f6ff ac51 	blt.w	80069f0 <__strftime+0x204>
 800714e:	f000 f977 	bl	8007440 <__tz_lock>
 8007152:	9b04      	ldr	r3, [sp, #16]
 8007154:	b90b      	cbnz	r3, 800715a <__strftime+0x96e>
 8007156:	f000 f97f 	bl	8007458 <_tzset_unlocked>
 800715a:	6a2b      	ldr	r3, [r5, #32]
 800715c:	4a1a      	ldr	r2, [pc, #104]	; (80071c8 <__strftime+0x9dc>)
 800715e:	2b00      	cmp	r3, #0
 8007160:	bfd4      	ite	le
 8007162:	2300      	movle	r3, #0
 8007164:	2301      	movgt	r3, #1
 8007166:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 800716a:	4630      	mov	r0, r6
 800716c:	f7f9 f838 	bl	80001e0 <strlen>
 8007170:	3e01      	subs	r6, #1
 8007172:	4420      	add	r0, r4
 8007174:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8007178:	42a0      	cmp	r0, r4
 800717a:	d102      	bne.n	8007182 <__strftime+0x996>
 800717c:	f000 f966 	bl	800744c <__tz_unlock>
 8007180:	e7de      	b.n	8007140 <__strftime+0x954>
 8007182:	42a3      	cmp	r3, r4
 8007184:	d905      	bls.n	8007192 <__strftime+0x9a6>
 8007186:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 800718a:	f809 2004 	strb.w	r2, [r9, r4]
 800718e:	3401      	adds	r4, #1
 8007190:	e7f2      	b.n	8007178 <__strftime+0x98c>
 8007192:	f000 f95b 	bl	800744c <__tz_unlock>
 8007196:	f7ff bb58 	b.w	800684a <__strftime+0x5e>
 800719a:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800719e:	42a3      	cmp	r3, r4
 80071a0:	f67f ab53 	bls.w	800684a <__strftime+0x5e>
 80071a4:	2325      	movs	r3, #37	; 0x25
 80071a6:	e627      	b.n	8006df8 <__strftime+0x60c>
 80071a8:	f1b8 0f00 	cmp.w	r8, #0
 80071ac:	d002      	beq.n	80071b4 <__strftime+0x9c8>
 80071ae:	2300      	movs	r3, #0
 80071b0:	f809 3004 	strb.w	r3, [r9, r4]
 80071b4:	4620      	mov	r0, r4
 80071b6:	b011      	add	sp, #68	; 0x44
 80071b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071bc:	fffff894 	.word	0xfffff894
 80071c0:	0800a3d8 	.word	0x0800a3d8
 80071c4:	0800a3f5 	.word	0x0800a3f5
 80071c8:	20000080 	.word	0x20000080

080071cc <strftime>:
 80071cc:	b513      	push	{r0, r1, r4, lr}
 80071ce:	4c03      	ldr	r4, [pc, #12]	; (80071dc <strftime+0x10>)
 80071d0:	9400      	str	r4, [sp, #0]
 80071d2:	f7ff fb0b 	bl	80067ec <__strftime>
 80071d6:	b002      	add	sp, #8
 80071d8:	bd10      	pop	{r4, pc}
 80071da:	bf00      	nop
 80071dc:	200000e0 	.word	0x200000e0

080071e0 <_strtoul_l.isra.0>:
 80071e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80071e4:	4e3b      	ldr	r6, [pc, #236]	; (80072d4 <_strtoul_l.isra.0+0xf4>)
 80071e6:	4686      	mov	lr, r0
 80071e8:	468c      	mov	ip, r1
 80071ea:	4660      	mov	r0, ip
 80071ec:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80071f0:	5da5      	ldrb	r5, [r4, r6]
 80071f2:	f015 0508 	ands.w	r5, r5, #8
 80071f6:	d1f8      	bne.n	80071ea <_strtoul_l.isra.0+0xa>
 80071f8:	2c2d      	cmp	r4, #45	; 0x2d
 80071fa:	d134      	bne.n	8007266 <_strtoul_l.isra.0+0x86>
 80071fc:	f89c 4000 	ldrb.w	r4, [ip]
 8007200:	f04f 0801 	mov.w	r8, #1
 8007204:	f100 0c02 	add.w	ip, r0, #2
 8007208:	2b00      	cmp	r3, #0
 800720a:	d05e      	beq.n	80072ca <_strtoul_l.isra.0+0xea>
 800720c:	2b10      	cmp	r3, #16
 800720e:	d10c      	bne.n	800722a <_strtoul_l.isra.0+0x4a>
 8007210:	2c30      	cmp	r4, #48	; 0x30
 8007212:	d10a      	bne.n	800722a <_strtoul_l.isra.0+0x4a>
 8007214:	f89c 0000 	ldrb.w	r0, [ip]
 8007218:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800721c:	2858      	cmp	r0, #88	; 0x58
 800721e:	d14f      	bne.n	80072c0 <_strtoul_l.isra.0+0xe0>
 8007220:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8007224:	2310      	movs	r3, #16
 8007226:	f10c 0c02 	add.w	ip, ip, #2
 800722a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800722e:	2500      	movs	r5, #0
 8007230:	fbb7 f7f3 	udiv	r7, r7, r3
 8007234:	fb03 f907 	mul.w	r9, r3, r7
 8007238:	ea6f 0909 	mvn.w	r9, r9
 800723c:	4628      	mov	r0, r5
 800723e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8007242:	2e09      	cmp	r6, #9
 8007244:	d818      	bhi.n	8007278 <_strtoul_l.isra.0+0x98>
 8007246:	4634      	mov	r4, r6
 8007248:	42a3      	cmp	r3, r4
 800724a:	dd24      	ble.n	8007296 <_strtoul_l.isra.0+0xb6>
 800724c:	2d00      	cmp	r5, #0
 800724e:	db1f      	blt.n	8007290 <_strtoul_l.isra.0+0xb0>
 8007250:	4287      	cmp	r7, r0
 8007252:	d31d      	bcc.n	8007290 <_strtoul_l.isra.0+0xb0>
 8007254:	d101      	bne.n	800725a <_strtoul_l.isra.0+0x7a>
 8007256:	45a1      	cmp	r9, r4
 8007258:	db1a      	blt.n	8007290 <_strtoul_l.isra.0+0xb0>
 800725a:	fb00 4003 	mla	r0, r0, r3, r4
 800725e:	2501      	movs	r5, #1
 8007260:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8007264:	e7eb      	b.n	800723e <_strtoul_l.isra.0+0x5e>
 8007266:	2c2b      	cmp	r4, #43	; 0x2b
 8007268:	bf08      	it	eq
 800726a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800726e:	46a8      	mov	r8, r5
 8007270:	bf08      	it	eq
 8007272:	f100 0c02 	addeq.w	ip, r0, #2
 8007276:	e7c7      	b.n	8007208 <_strtoul_l.isra.0+0x28>
 8007278:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800727c:	2e19      	cmp	r6, #25
 800727e:	d801      	bhi.n	8007284 <_strtoul_l.isra.0+0xa4>
 8007280:	3c37      	subs	r4, #55	; 0x37
 8007282:	e7e1      	b.n	8007248 <_strtoul_l.isra.0+0x68>
 8007284:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8007288:	2e19      	cmp	r6, #25
 800728a:	d804      	bhi.n	8007296 <_strtoul_l.isra.0+0xb6>
 800728c:	3c57      	subs	r4, #87	; 0x57
 800728e:	e7db      	b.n	8007248 <_strtoul_l.isra.0+0x68>
 8007290:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007294:	e7e4      	b.n	8007260 <_strtoul_l.isra.0+0x80>
 8007296:	2d00      	cmp	r5, #0
 8007298:	da07      	bge.n	80072aa <_strtoul_l.isra.0+0xca>
 800729a:	2322      	movs	r3, #34	; 0x22
 800729c:	f8ce 3000 	str.w	r3, [lr]
 80072a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072a4:	b942      	cbnz	r2, 80072b8 <_strtoul_l.isra.0+0xd8>
 80072a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80072aa:	f1b8 0f00 	cmp.w	r8, #0
 80072ae:	d000      	beq.n	80072b2 <_strtoul_l.isra.0+0xd2>
 80072b0:	4240      	negs	r0, r0
 80072b2:	2a00      	cmp	r2, #0
 80072b4:	d0f7      	beq.n	80072a6 <_strtoul_l.isra.0+0xc6>
 80072b6:	b10d      	cbz	r5, 80072bc <_strtoul_l.isra.0+0xdc>
 80072b8:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 80072bc:	6011      	str	r1, [r2, #0]
 80072be:	e7f2      	b.n	80072a6 <_strtoul_l.isra.0+0xc6>
 80072c0:	2430      	movs	r4, #48	; 0x30
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d1b1      	bne.n	800722a <_strtoul_l.isra.0+0x4a>
 80072c6:	2308      	movs	r3, #8
 80072c8:	e7af      	b.n	800722a <_strtoul_l.isra.0+0x4a>
 80072ca:	2c30      	cmp	r4, #48	; 0x30
 80072cc:	d0a2      	beq.n	8007214 <_strtoul_l.isra.0+0x34>
 80072ce:	230a      	movs	r3, #10
 80072d0:	e7ab      	b.n	800722a <_strtoul_l.isra.0+0x4a>
 80072d2:	bf00      	nop
 80072d4:	0800a6a1 	.word	0x0800a6a1

080072d8 <_strtoul_r>:
 80072d8:	f7ff bf82 	b.w	80071e0 <_strtoul_l.isra.0>

080072dc <strtoul>:
 80072dc:	4613      	mov	r3, r2
 80072de:	460a      	mov	r2, r1
 80072e0:	4601      	mov	r1, r0
 80072e2:	4802      	ldr	r0, [pc, #8]	; (80072ec <strtoul+0x10>)
 80072e4:	6800      	ldr	r0, [r0, #0]
 80072e6:	f7ff bf7b 	b.w	80071e0 <_strtoul_l.isra.0>
 80072ea:	bf00      	nop
 80072ec:	2000001c 	.word	0x2000001c

080072f0 <__tzcalc_limits>:
 80072f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f4:	4680      	mov	r8, r0
 80072f6:	f000 fae9 	bl	80078cc <__gettzinfo>
 80072fa:	f240 73b1 	movw	r3, #1969	; 0x7b1
 80072fe:	4598      	cmp	r8, r3
 8007300:	f340 8098 	ble.w	8007434 <__tzcalc_limits+0x144>
 8007304:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8007308:	4443      	add	r3, r8
 800730a:	109b      	asrs	r3, r3, #2
 800730c:	f240 126d 	movw	r2, #365	; 0x16d
 8007310:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 8007314:	fb02 3505 	mla	r5, r2, r5, r3
 8007318:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800731c:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 8007320:	fb93 f3f2 	sdiv	r3, r3, r2
 8007324:	441d      	add	r5, r3
 8007326:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800732a:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 800732e:	fb98 f7f3 	sdiv	r7, r8, r3
 8007332:	fb03 8717 	mls	r7, r3, r7, r8
 8007336:	4442      	add	r2, r8
 8007338:	fab7 fc87 	clz	ip, r7
 800733c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007340:	f008 0303 	and.w	r3, r8, #3
 8007344:	4415      	add	r5, r2
 8007346:	2264      	movs	r2, #100	; 0x64
 8007348:	f8c0 8004 	str.w	r8, [r0, #4]
 800734c:	fb98 f6f2 	sdiv	r6, r8, r2
 8007350:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8007354:	fb02 8616 	mls	r6, r2, r6, r8
 8007358:	4604      	mov	r4, r0
 800735a:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 800735e:	9300      	str	r3, [sp, #0]
 8007360:	f04f 0e07 	mov.w	lr, #7
 8007364:	7a22      	ldrb	r2, [r4, #8]
 8007366:	6963      	ldr	r3, [r4, #20]
 8007368:	2a4a      	cmp	r2, #74	; 0x4a
 800736a:	d128      	bne.n	80073be <__tzcalc_limits+0xce>
 800736c:	9900      	ldr	r1, [sp, #0]
 800736e:	18ea      	adds	r2, r5, r3
 8007370:	b901      	cbnz	r1, 8007374 <__tzcalc_limits+0x84>
 8007372:	b906      	cbnz	r6, 8007376 <__tzcalc_limits+0x86>
 8007374:	bb0f      	cbnz	r7, 80073ba <__tzcalc_limits+0xca>
 8007376:	2b3b      	cmp	r3, #59	; 0x3b
 8007378:	bfd4      	ite	le
 800737a:	2300      	movle	r3, #0
 800737c:	2301      	movgt	r3, #1
 800737e:	4413      	add	r3, r2
 8007380:	1e5a      	subs	r2, r3, #1
 8007382:	69a3      	ldr	r3, [r4, #24]
 8007384:	492c      	ldr	r1, [pc, #176]	; (8007438 <__tzcalc_limits+0x148>)
 8007386:	fb01 3202 	mla	r2, r1, r2, r3
 800738a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800738c:	4413      	add	r3, r2
 800738e:	461a      	mov	r2, r3
 8007390:	17db      	asrs	r3, r3, #31
 8007392:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8007396:	3428      	adds	r4, #40	; 0x28
 8007398:	45a3      	cmp	fp, r4
 800739a:	d1e3      	bne.n	8007364 <__tzcalc_limits+0x74>
 800739c:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 80073a0:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 80073a4:	4294      	cmp	r4, r2
 80073a6:	eb75 0303 	sbcs.w	r3, r5, r3
 80073aa:	bfb4      	ite	lt
 80073ac:	2301      	movlt	r3, #1
 80073ae:	2300      	movge	r3, #0
 80073b0:	6003      	str	r3, [r0, #0]
 80073b2:	2001      	movs	r0, #1
 80073b4:	b003      	add	sp, #12
 80073b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ba:	2300      	movs	r3, #0
 80073bc:	e7df      	b.n	800737e <__tzcalc_limits+0x8e>
 80073be:	2a44      	cmp	r2, #68	; 0x44
 80073c0:	d101      	bne.n	80073c6 <__tzcalc_limits+0xd6>
 80073c2:	18ea      	adds	r2, r5, r3
 80073c4:	e7dd      	b.n	8007382 <__tzcalc_limits+0x92>
 80073c6:	9a00      	ldr	r2, [sp, #0]
 80073c8:	bb72      	cbnz	r2, 8007428 <__tzcalc_limits+0x138>
 80073ca:	2e00      	cmp	r6, #0
 80073cc:	bf0c      	ite	eq
 80073ce:	46e0      	moveq	r8, ip
 80073d0:	f04f 0801 	movne.w	r8, #1
 80073d4:	4919      	ldr	r1, [pc, #100]	; (800743c <__tzcalc_limits+0x14c>)
 80073d6:	68e2      	ldr	r2, [r4, #12]
 80073d8:	9201      	str	r2, [sp, #4]
 80073da:	f04f 0a30 	mov.w	sl, #48	; 0x30
 80073de:	fb0a 1808 	mla	r8, sl, r8, r1
 80073e2:	462a      	mov	r2, r5
 80073e4:	f04f 0900 	mov.w	r9, #0
 80073e8:	f1a8 0804 	sub.w	r8, r8, #4
 80073ec:	9901      	ldr	r1, [sp, #4]
 80073ee:	f109 0901 	add.w	r9, r9, #1
 80073f2:	4549      	cmp	r1, r9
 80073f4:	f858 a029 	ldr.w	sl, [r8, r9, lsl #2]
 80073f8:	dc18      	bgt.n	800742c <__tzcalc_limits+0x13c>
 80073fa:	f102 0804 	add.w	r8, r2, #4
 80073fe:	fb98 f9fe 	sdiv	r9, r8, lr
 8007402:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 8007406:	eba8 0909 	sub.w	r9, r8, r9
 800740a:	ebb3 0909 	subs.w	r9, r3, r9
 800740e:	6923      	ldr	r3, [r4, #16]
 8007410:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8007414:	bf48      	it	mi
 8007416:	f109 0907 	addmi.w	r9, r9, #7
 800741a:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800741e:	444b      	add	r3, r9
 8007420:	4553      	cmp	r3, sl
 8007422:	da05      	bge.n	8007430 <__tzcalc_limits+0x140>
 8007424:	441a      	add	r2, r3
 8007426:	e7ac      	b.n	8007382 <__tzcalc_limits+0x92>
 8007428:	46e0      	mov	r8, ip
 800742a:	e7d3      	b.n	80073d4 <__tzcalc_limits+0xe4>
 800742c:	4452      	add	r2, sl
 800742e:	e7dd      	b.n	80073ec <__tzcalc_limits+0xfc>
 8007430:	3b07      	subs	r3, #7
 8007432:	e7f5      	b.n	8007420 <__tzcalc_limits+0x130>
 8007434:	2000      	movs	r0, #0
 8007436:	e7bd      	b.n	80073b4 <__tzcalc_limits+0xc4>
 8007438:	00015180 	.word	0x00015180
 800743c:	0800a348 	.word	0x0800a348

08007440 <__tz_lock>:
 8007440:	4801      	ldr	r0, [pc, #4]	; (8007448 <__tz_lock+0x8>)
 8007442:	f7ff b83e 	b.w	80064c2 <__retarget_lock_acquire>
 8007446:	bf00      	nop
 8007448:	200004fb 	.word	0x200004fb

0800744c <__tz_unlock>:
 800744c:	4801      	ldr	r0, [pc, #4]	; (8007454 <__tz_unlock+0x8>)
 800744e:	f7ff b83a 	b.w	80064c6 <__retarget_lock_release>
 8007452:	bf00      	nop
 8007454:	200004fb 	.word	0x200004fb

08007458 <_tzset_unlocked>:
 8007458:	4b01      	ldr	r3, [pc, #4]	; (8007460 <_tzset_unlocked+0x8>)
 800745a:	6818      	ldr	r0, [r3, #0]
 800745c:	f000 b802 	b.w	8007464 <_tzset_unlocked_r>
 8007460:	2000001c 	.word	0x2000001c

08007464 <_tzset_unlocked_r>:
 8007464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007468:	b08d      	sub	sp, #52	; 0x34
 800746a:	4607      	mov	r7, r0
 800746c:	f000 fa2e 	bl	80078cc <__gettzinfo>
 8007470:	49ae      	ldr	r1, [pc, #696]	; (800772c <_tzset_unlocked_r+0x2c8>)
 8007472:	4eaf      	ldr	r6, [pc, #700]	; (8007730 <_tzset_unlocked_r+0x2cc>)
 8007474:	4605      	mov	r5, r0
 8007476:	4638      	mov	r0, r7
 8007478:	f000 fa20 	bl	80078bc <_getenv_r>
 800747c:	4604      	mov	r4, r0
 800747e:	b970      	cbnz	r0, 800749e <_tzset_unlocked_r+0x3a>
 8007480:	4bac      	ldr	r3, [pc, #688]	; (8007734 <_tzset_unlocked_r+0x2d0>)
 8007482:	4aad      	ldr	r2, [pc, #692]	; (8007738 <_tzset_unlocked_r+0x2d4>)
 8007484:	6018      	str	r0, [r3, #0]
 8007486:	4bad      	ldr	r3, [pc, #692]	; (800773c <_tzset_unlocked_r+0x2d8>)
 8007488:	6018      	str	r0, [r3, #0]
 800748a:	4bad      	ldr	r3, [pc, #692]	; (8007740 <_tzset_unlocked_r+0x2dc>)
 800748c:	6830      	ldr	r0, [r6, #0]
 800748e:	e9c3 2200 	strd	r2, r2, [r3]
 8007492:	f7ff f823 	bl	80064dc <free>
 8007496:	6034      	str	r4, [r6, #0]
 8007498:	b00d      	add	sp, #52	; 0x34
 800749a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800749e:	6831      	ldr	r1, [r6, #0]
 80074a0:	2900      	cmp	r1, #0
 80074a2:	d15f      	bne.n	8007564 <_tzset_unlocked_r+0x100>
 80074a4:	6830      	ldr	r0, [r6, #0]
 80074a6:	f7ff f819 	bl	80064dc <free>
 80074aa:	4620      	mov	r0, r4
 80074ac:	f7f8 fe98 	bl	80001e0 <strlen>
 80074b0:	1c41      	adds	r1, r0, #1
 80074b2:	4638      	mov	r0, r7
 80074b4:	f7ff f872 	bl	800659c <_malloc_r>
 80074b8:	6030      	str	r0, [r6, #0]
 80074ba:	2800      	cmp	r0, #0
 80074bc:	d157      	bne.n	800756e <_tzset_unlocked_r+0x10a>
 80074be:	7823      	ldrb	r3, [r4, #0]
 80074c0:	4aa0      	ldr	r2, [pc, #640]	; (8007744 <_tzset_unlocked_r+0x2e0>)
 80074c2:	49a1      	ldr	r1, [pc, #644]	; (8007748 <_tzset_unlocked_r+0x2e4>)
 80074c4:	2b3a      	cmp	r3, #58	; 0x3a
 80074c6:	bf08      	it	eq
 80074c8:	3401      	addeq	r4, #1
 80074ca:	ae0a      	add	r6, sp, #40	; 0x28
 80074cc:	4633      	mov	r3, r6
 80074ce:	4620      	mov	r0, r4
 80074d0:	f000 ffbc 	bl	800844c <siscanf>
 80074d4:	2800      	cmp	r0, #0
 80074d6:	dddf      	ble.n	8007498 <_tzset_unlocked_r+0x34>
 80074d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074da:	18e7      	adds	r7, r4, r3
 80074dc:	5ce3      	ldrb	r3, [r4, r3]
 80074de:	2b2d      	cmp	r3, #45	; 0x2d
 80074e0:	d149      	bne.n	8007576 <_tzset_unlocked_r+0x112>
 80074e2:	3701      	adds	r7, #1
 80074e4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80074e8:	f10d 0a20 	add.w	sl, sp, #32
 80074ec:	f10d 0b1e 	add.w	fp, sp, #30
 80074f0:	f04f 0800 	mov.w	r8, #0
 80074f4:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 80074f8:	4994      	ldr	r1, [pc, #592]	; (800774c <_tzset_unlocked_r+0x2e8>)
 80074fa:	9603      	str	r6, [sp, #12]
 80074fc:	f8cd b000 	str.w	fp, [sp]
 8007500:	4633      	mov	r3, r6
 8007502:	aa07      	add	r2, sp, #28
 8007504:	4638      	mov	r0, r7
 8007506:	f8ad 801e 	strh.w	r8, [sp, #30]
 800750a:	f8ad 8020 	strh.w	r8, [sp, #32]
 800750e:	f000 ff9d 	bl	800844c <siscanf>
 8007512:	4540      	cmp	r0, r8
 8007514:	ddc0      	ble.n	8007498 <_tzset_unlocked_r+0x34>
 8007516:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800751a:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800751e:	f8df 9238 	ldr.w	r9, [pc, #568]	; 8007758 <_tzset_unlocked_r+0x2f4>
 8007522:	213c      	movs	r1, #60	; 0x3c
 8007524:	fb01 2203 	mla	r2, r1, r3, r2
 8007528:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800752c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8007530:	fb01 2303 	mla	r3, r1, r3, r2
 8007534:	435c      	muls	r4, r3
 8007536:	62ac      	str	r4, [r5, #40]	; 0x28
 8007538:	4c81      	ldr	r4, [pc, #516]	; (8007740 <_tzset_unlocked_r+0x2dc>)
 800753a:	4b82      	ldr	r3, [pc, #520]	; (8007744 <_tzset_unlocked_r+0x2e0>)
 800753c:	6023      	str	r3, [r4, #0]
 800753e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007540:	4981      	ldr	r1, [pc, #516]	; (8007748 <_tzset_unlocked_r+0x2e4>)
 8007542:	441f      	add	r7, r3
 8007544:	464a      	mov	r2, r9
 8007546:	4633      	mov	r3, r6
 8007548:	4638      	mov	r0, r7
 800754a:	f000 ff7f 	bl	800844c <siscanf>
 800754e:	4540      	cmp	r0, r8
 8007550:	dc16      	bgt.n	8007580 <_tzset_unlocked_r+0x11c>
 8007552:	6823      	ldr	r3, [r4, #0]
 8007554:	6063      	str	r3, [r4, #4]
 8007556:	4b77      	ldr	r3, [pc, #476]	; (8007734 <_tzset_unlocked_r+0x2d0>)
 8007558:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800755a:	601a      	str	r2, [r3, #0]
 800755c:	4b77      	ldr	r3, [pc, #476]	; (800773c <_tzset_unlocked_r+0x2d8>)
 800755e:	f8c3 8000 	str.w	r8, [r3]
 8007562:	e799      	b.n	8007498 <_tzset_unlocked_r+0x34>
 8007564:	f7f8 fe44 	bl	80001f0 <strcmp>
 8007568:	2800      	cmp	r0, #0
 800756a:	d19b      	bne.n	80074a4 <_tzset_unlocked_r+0x40>
 800756c:	e794      	b.n	8007498 <_tzset_unlocked_r+0x34>
 800756e:	4621      	mov	r1, r4
 8007570:	f000 ff98 	bl	80084a4 <strcpy>
 8007574:	e7a3      	b.n	80074be <_tzset_unlocked_r+0x5a>
 8007576:	2b2b      	cmp	r3, #43	; 0x2b
 8007578:	bf08      	it	eq
 800757a:	3701      	addeq	r7, #1
 800757c:	2401      	movs	r4, #1
 800757e:	e7b3      	b.n	80074e8 <_tzset_unlocked_r+0x84>
 8007580:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007582:	f8c4 9004 	str.w	r9, [r4, #4]
 8007586:	18fc      	adds	r4, r7, r3
 8007588:	5cfb      	ldrb	r3, [r7, r3]
 800758a:	2b2d      	cmp	r3, #45	; 0x2d
 800758c:	f040 808b 	bne.w	80076a6 <_tzset_unlocked_r+0x242>
 8007590:	3401      	adds	r4, #1
 8007592:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007596:	2300      	movs	r3, #0
 8007598:	f8ad 301c 	strh.w	r3, [sp, #28]
 800759c:	f8ad 301e 	strh.w	r3, [sp, #30]
 80075a0:	f8ad 3020 	strh.w	r3, [sp, #32]
 80075a4:	930a      	str	r3, [sp, #40]	; 0x28
 80075a6:	e9cd a602 	strd	sl, r6, [sp, #8]
 80075aa:	e9cd b600 	strd	fp, r6, [sp]
 80075ae:	4967      	ldr	r1, [pc, #412]	; (800774c <_tzset_unlocked_r+0x2e8>)
 80075b0:	4633      	mov	r3, r6
 80075b2:	aa07      	add	r2, sp, #28
 80075b4:	4620      	mov	r0, r4
 80075b6:	f000 ff49 	bl	800844c <siscanf>
 80075ba:	2800      	cmp	r0, #0
 80075bc:	dc78      	bgt.n	80076b0 <_tzset_unlocked_r+0x24c>
 80075be:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 80075c0:	f5a7 6761 	sub.w	r7, r7, #3600	; 0xe10
 80075c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075c6:	652f      	str	r7, [r5, #80]	; 0x50
 80075c8:	441c      	add	r4, r3
 80075ca:	462f      	mov	r7, r5
 80075cc:	f04f 0900 	mov.w	r9, #0
 80075d0:	7823      	ldrb	r3, [r4, #0]
 80075d2:	2b2c      	cmp	r3, #44	; 0x2c
 80075d4:	bf08      	it	eq
 80075d6:	3401      	addeq	r4, #1
 80075d8:	f894 8000 	ldrb.w	r8, [r4]
 80075dc:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 80075e0:	d178      	bne.n	80076d4 <_tzset_unlocked_r+0x270>
 80075e2:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 80075e6:	e9cd 6301 	strd	r6, r3, [sp, #4]
 80075ea:	ab09      	add	r3, sp, #36	; 0x24
 80075ec:	9300      	str	r3, [sp, #0]
 80075ee:	4958      	ldr	r1, [pc, #352]	; (8007750 <_tzset_unlocked_r+0x2ec>)
 80075f0:	9603      	str	r6, [sp, #12]
 80075f2:	4633      	mov	r3, r6
 80075f4:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 80075f8:	4620      	mov	r0, r4
 80075fa:	f000 ff27 	bl	800844c <siscanf>
 80075fe:	2803      	cmp	r0, #3
 8007600:	f47f af4a 	bne.w	8007498 <_tzset_unlocked_r+0x34>
 8007604:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8007608:	1e4b      	subs	r3, r1, #1
 800760a:	2b0b      	cmp	r3, #11
 800760c:	f63f af44 	bhi.w	8007498 <_tzset_unlocked_r+0x34>
 8007610:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8007614:	1e53      	subs	r3, r2, #1
 8007616:	2b04      	cmp	r3, #4
 8007618:	f63f af3e 	bhi.w	8007498 <_tzset_unlocked_r+0x34>
 800761c:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8007620:	2b06      	cmp	r3, #6
 8007622:	f63f af39 	bhi.w	8007498 <_tzset_unlocked_r+0x34>
 8007626:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800762a:	f887 8008 	strb.w	r8, [r7, #8]
 800762e:	617b      	str	r3, [r7, #20]
 8007630:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007632:	eb04 0803 	add.w	r8, r4, r3
 8007636:	2302      	movs	r3, #2
 8007638:	f8ad 301c 	strh.w	r3, [sp, #28]
 800763c:	2300      	movs	r3, #0
 800763e:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007642:	f8ad 3020 	strh.w	r3, [sp, #32]
 8007646:	930a      	str	r3, [sp, #40]	; 0x28
 8007648:	f898 3000 	ldrb.w	r3, [r8]
 800764c:	2b2f      	cmp	r3, #47	; 0x2f
 800764e:	d109      	bne.n	8007664 <_tzset_unlocked_r+0x200>
 8007650:	e9cd a602 	strd	sl, r6, [sp, #8]
 8007654:	e9cd b600 	strd	fp, r6, [sp]
 8007658:	493e      	ldr	r1, [pc, #248]	; (8007754 <_tzset_unlocked_r+0x2f0>)
 800765a:	4633      	mov	r3, r6
 800765c:	aa07      	add	r2, sp, #28
 800765e:	4640      	mov	r0, r8
 8007660:	f000 fef4 	bl	800844c <siscanf>
 8007664:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8007668:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800766c:	213c      	movs	r1, #60	; 0x3c
 800766e:	fb01 2203 	mla	r2, r1, r3, r2
 8007672:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8007676:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800767a:	fb01 2303 	mla	r3, r1, r3, r2
 800767e:	61bb      	str	r3, [r7, #24]
 8007680:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007682:	3728      	adds	r7, #40	; 0x28
 8007684:	4444      	add	r4, r8
 8007686:	f1b9 0f00 	cmp.w	r9, #0
 800768a:	d020      	beq.n	80076ce <_tzset_unlocked_r+0x26a>
 800768c:	6868      	ldr	r0, [r5, #4]
 800768e:	f7ff fe2f 	bl	80072f0 <__tzcalc_limits>
 8007692:	4b28      	ldr	r3, [pc, #160]	; (8007734 <_tzset_unlocked_r+0x2d0>)
 8007694:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8007696:	601a      	str	r2, [r3, #0]
 8007698:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800769a:	1a9b      	subs	r3, r3, r2
 800769c:	4a27      	ldr	r2, [pc, #156]	; (800773c <_tzset_unlocked_r+0x2d8>)
 800769e:	bf18      	it	ne
 80076a0:	2301      	movne	r3, #1
 80076a2:	6013      	str	r3, [r2, #0]
 80076a4:	e6f8      	b.n	8007498 <_tzset_unlocked_r+0x34>
 80076a6:	2b2b      	cmp	r3, #43	; 0x2b
 80076a8:	bf08      	it	eq
 80076aa:	3401      	addeq	r4, #1
 80076ac:	2701      	movs	r7, #1
 80076ae:	e772      	b.n	8007596 <_tzset_unlocked_r+0x132>
 80076b0:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80076b4:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80076b8:	213c      	movs	r1, #60	; 0x3c
 80076ba:	fb01 2203 	mla	r2, r1, r3, r2
 80076be:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80076c2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80076c6:	fb01 2303 	mla	r3, r1, r3, r2
 80076ca:	435f      	muls	r7, r3
 80076cc:	e77a      	b.n	80075c4 <_tzset_unlocked_r+0x160>
 80076ce:	f04f 0901 	mov.w	r9, #1
 80076d2:	e77d      	b.n	80075d0 <_tzset_unlocked_r+0x16c>
 80076d4:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 80076d8:	bf06      	itte	eq
 80076da:	3401      	addeq	r4, #1
 80076dc:	4643      	moveq	r3, r8
 80076de:	2344      	movne	r3, #68	; 0x44
 80076e0:	220a      	movs	r2, #10
 80076e2:	a90b      	add	r1, sp, #44	; 0x2c
 80076e4:	4620      	mov	r0, r4
 80076e6:	9305      	str	r3, [sp, #20]
 80076e8:	f7ff fdf8 	bl	80072dc <strtoul>
 80076ec:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80076f0:	9b05      	ldr	r3, [sp, #20]
 80076f2:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 80076f6:	45a0      	cmp	r8, r4
 80076f8:	d114      	bne.n	8007724 <_tzset_unlocked_r+0x2c0>
 80076fa:	234d      	movs	r3, #77	; 0x4d
 80076fc:	f1b9 0f00 	cmp.w	r9, #0
 8007700:	d107      	bne.n	8007712 <_tzset_unlocked_r+0x2ae>
 8007702:	722b      	strb	r3, [r5, #8]
 8007704:	2103      	movs	r1, #3
 8007706:	2302      	movs	r3, #2
 8007708:	e9c5 1303 	strd	r1, r3, [r5, #12]
 800770c:	f8c5 9014 	str.w	r9, [r5, #20]
 8007710:	e791      	b.n	8007636 <_tzset_unlocked_r+0x1d2>
 8007712:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 8007716:	220b      	movs	r2, #11
 8007718:	2301      	movs	r3, #1
 800771a:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 800771e:	2300      	movs	r3, #0
 8007720:	63eb      	str	r3, [r5, #60]	; 0x3c
 8007722:	e788      	b.n	8007636 <_tzset_unlocked_r+0x1d2>
 8007724:	b280      	uxth	r0, r0
 8007726:	723b      	strb	r3, [r7, #8]
 8007728:	6178      	str	r0, [r7, #20]
 800772a:	e784      	b.n	8007636 <_tzset_unlocked_r+0x1d2>
 800772c:	0800a628 	.word	0x0800a628
 8007730:	2000031c 	.word	0x2000031c
 8007734:	20000324 	.word	0x20000324
 8007738:	0800a62b 	.word	0x0800a62b
 800773c:	20000320 	.word	0x20000320
 8007740:	20000080 	.word	0x20000080
 8007744:	2000030f 	.word	0x2000030f
 8007748:	0800a62f 	.word	0x0800a62f
 800774c:	0800a652 	.word	0x0800a652
 8007750:	0800a63e 	.word	0x0800a63e
 8007754:	0800a651 	.word	0x0800a651
 8007758:	20000304 	.word	0x20000304

0800775c <_vsiprintf_r>:
 800775c:	b500      	push	{lr}
 800775e:	b09b      	sub	sp, #108	; 0x6c
 8007760:	9100      	str	r1, [sp, #0]
 8007762:	9104      	str	r1, [sp, #16]
 8007764:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007768:	9105      	str	r1, [sp, #20]
 800776a:	9102      	str	r1, [sp, #8]
 800776c:	4905      	ldr	r1, [pc, #20]	; (8007784 <_vsiprintf_r+0x28>)
 800776e:	9103      	str	r1, [sp, #12]
 8007770:	4669      	mov	r1, sp
 8007772:	f000 f9ef 	bl	8007b54 <_svfiprintf_r>
 8007776:	9b00      	ldr	r3, [sp, #0]
 8007778:	2200      	movs	r2, #0
 800777a:	701a      	strb	r2, [r3, #0]
 800777c:	b01b      	add	sp, #108	; 0x6c
 800777e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007782:	bf00      	nop
 8007784:	ffff0208 	.word	0xffff0208

08007788 <vsiprintf>:
 8007788:	4613      	mov	r3, r2
 800778a:	460a      	mov	r2, r1
 800778c:	4601      	mov	r1, r0
 800778e:	4802      	ldr	r0, [pc, #8]	; (8007798 <vsiprintf+0x10>)
 8007790:	6800      	ldr	r0, [r0, #0]
 8007792:	f7ff bfe3 	b.w	800775c <_vsiprintf_r>
 8007796:	bf00      	nop
 8007798:	2000001c 	.word	0x2000001c

0800779c <_write_r>:
 800779c:	b538      	push	{r3, r4, r5, lr}
 800779e:	4d07      	ldr	r5, [pc, #28]	; (80077bc <_write_r+0x20>)
 80077a0:	4604      	mov	r4, r0
 80077a2:	4608      	mov	r0, r1
 80077a4:	4611      	mov	r1, r2
 80077a6:	2200      	movs	r2, #0
 80077a8:	602a      	str	r2, [r5, #0]
 80077aa:	461a      	mov	r2, r3
 80077ac:	f7fa fd9b 	bl	80022e6 <_write>
 80077b0:	1c43      	adds	r3, r0, #1
 80077b2:	d102      	bne.n	80077ba <_write_r+0x1e>
 80077b4:	682b      	ldr	r3, [r5, #0]
 80077b6:	b103      	cbz	r3, 80077ba <_write_r+0x1e>
 80077b8:	6023      	str	r3, [r4, #0]
 80077ba:	bd38      	pop	{r3, r4, r5, pc}
 80077bc:	20000500 	.word	0x20000500

080077c0 <abs>:
 80077c0:	2800      	cmp	r0, #0
 80077c2:	bfb8      	it	lt
 80077c4:	4240      	neglt	r0, r0
 80077c6:	4770      	bx	lr

080077c8 <__assert_func>:
 80077c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80077ca:	4614      	mov	r4, r2
 80077cc:	461a      	mov	r2, r3
 80077ce:	4b09      	ldr	r3, [pc, #36]	; (80077f4 <__assert_func+0x2c>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4605      	mov	r5, r0
 80077d4:	68d8      	ldr	r0, [r3, #12]
 80077d6:	b14c      	cbz	r4, 80077ec <__assert_func+0x24>
 80077d8:	4b07      	ldr	r3, [pc, #28]	; (80077f8 <__assert_func+0x30>)
 80077da:	9100      	str	r1, [sp, #0]
 80077dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80077e0:	4906      	ldr	r1, [pc, #24]	; (80077fc <__assert_func+0x34>)
 80077e2:	462b      	mov	r3, r5
 80077e4:	f000 f81e 	bl	8007824 <fiprintf>
 80077e8:	f000 ff44 	bl	8008674 <abort>
 80077ec:	4b04      	ldr	r3, [pc, #16]	; (8007800 <__assert_func+0x38>)
 80077ee:	461c      	mov	r4, r3
 80077f0:	e7f3      	b.n	80077da <__assert_func+0x12>
 80077f2:	bf00      	nop
 80077f4:	2000001c 	.word	0x2000001c
 80077f8:	0800a664 	.word	0x0800a664
 80077fc:	0800a671 	.word	0x0800a671
 8007800:	0800a69f 	.word	0x0800a69f

08007804 <_close_r>:
 8007804:	b538      	push	{r3, r4, r5, lr}
 8007806:	4d06      	ldr	r5, [pc, #24]	; (8007820 <_close_r+0x1c>)
 8007808:	2300      	movs	r3, #0
 800780a:	4604      	mov	r4, r0
 800780c:	4608      	mov	r0, r1
 800780e:	602b      	str	r3, [r5, #0]
 8007810:	f7fa fd85 	bl	800231e <_close>
 8007814:	1c43      	adds	r3, r0, #1
 8007816:	d102      	bne.n	800781e <_close_r+0x1a>
 8007818:	682b      	ldr	r3, [r5, #0]
 800781a:	b103      	cbz	r3, 800781e <_close_r+0x1a>
 800781c:	6023      	str	r3, [r4, #0]
 800781e:	bd38      	pop	{r3, r4, r5, pc}
 8007820:	20000500 	.word	0x20000500

08007824 <fiprintf>:
 8007824:	b40e      	push	{r1, r2, r3}
 8007826:	b503      	push	{r0, r1, lr}
 8007828:	4601      	mov	r1, r0
 800782a:	ab03      	add	r3, sp, #12
 800782c:	4805      	ldr	r0, [pc, #20]	; (8007844 <fiprintf+0x20>)
 800782e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007832:	6800      	ldr	r0, [r0, #0]
 8007834:	9301      	str	r3, [sp, #4]
 8007836:	f000 fab7 	bl	8007da8 <_vfiprintf_r>
 800783a:	b002      	add	sp, #8
 800783c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007840:	b003      	add	sp, #12
 8007842:	4770      	bx	lr
 8007844:	2000001c 	.word	0x2000001c

08007848 <_findenv_r>:
 8007848:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800784c:	4607      	mov	r7, r0
 800784e:	4689      	mov	r9, r1
 8007850:	4616      	mov	r6, r2
 8007852:	f000 ff17 	bl	8008684 <__env_lock>
 8007856:	4b18      	ldr	r3, [pc, #96]	; (80078b8 <_findenv_r+0x70>)
 8007858:	681c      	ldr	r4, [r3, #0]
 800785a:	469a      	mov	sl, r3
 800785c:	b134      	cbz	r4, 800786c <_findenv_r+0x24>
 800785e:	464b      	mov	r3, r9
 8007860:	4698      	mov	r8, r3
 8007862:	f813 1b01 	ldrb.w	r1, [r3], #1
 8007866:	b139      	cbz	r1, 8007878 <_findenv_r+0x30>
 8007868:	293d      	cmp	r1, #61	; 0x3d
 800786a:	d1f9      	bne.n	8007860 <_findenv_r+0x18>
 800786c:	4638      	mov	r0, r7
 800786e:	f000 ff0f 	bl	8008690 <__env_unlock>
 8007872:	2000      	movs	r0, #0
 8007874:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007878:	eba8 0809 	sub.w	r8, r8, r9
 800787c:	46a3      	mov	fp, r4
 800787e:	f854 0b04 	ldr.w	r0, [r4], #4
 8007882:	2800      	cmp	r0, #0
 8007884:	d0f2      	beq.n	800786c <_findenv_r+0x24>
 8007886:	4642      	mov	r2, r8
 8007888:	4649      	mov	r1, r9
 800788a:	f000 fe13 	bl	80084b4 <strncmp>
 800788e:	2800      	cmp	r0, #0
 8007890:	d1f4      	bne.n	800787c <_findenv_r+0x34>
 8007892:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007896:	eb03 0508 	add.w	r5, r3, r8
 800789a:	f813 3008 	ldrb.w	r3, [r3, r8]
 800789e:	2b3d      	cmp	r3, #61	; 0x3d
 80078a0:	d1ec      	bne.n	800787c <_findenv_r+0x34>
 80078a2:	f8da 3000 	ldr.w	r3, [sl]
 80078a6:	ebab 0303 	sub.w	r3, fp, r3
 80078aa:	109b      	asrs	r3, r3, #2
 80078ac:	4638      	mov	r0, r7
 80078ae:	6033      	str	r3, [r6, #0]
 80078b0:	f000 feee 	bl	8008690 <__env_unlock>
 80078b4:	1c68      	adds	r0, r5, #1
 80078b6:	e7dd      	b.n	8007874 <_findenv_r+0x2c>
 80078b8:	2000000c 	.word	0x2000000c

080078bc <_getenv_r>:
 80078bc:	b507      	push	{r0, r1, r2, lr}
 80078be:	aa01      	add	r2, sp, #4
 80078c0:	f7ff ffc2 	bl	8007848 <_findenv_r>
 80078c4:	b003      	add	sp, #12
 80078c6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080078cc <__gettzinfo>:
 80078cc:	4800      	ldr	r0, [pc, #0]	; (80078d0 <__gettzinfo+0x4>)
 80078ce:	4770      	bx	lr
 80078d0:	20000088 	.word	0x20000088

080078d4 <gmtime_r>:
 80078d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078d8:	e9d0 6700 	ldrd	r6, r7, [r0]
 80078dc:	460c      	mov	r4, r1
 80078de:	4a51      	ldr	r2, [pc, #324]	; (8007a24 <gmtime_r+0x150>)
 80078e0:	2300      	movs	r3, #0
 80078e2:	4630      	mov	r0, r6
 80078e4:	4639      	mov	r1, r7
 80078e6:	f7f9 f9d1 	bl	8000c8c <__aeabi_ldivmod>
 80078ea:	4639      	mov	r1, r7
 80078ec:	4605      	mov	r5, r0
 80078ee:	4a4d      	ldr	r2, [pc, #308]	; (8007a24 <gmtime_r+0x150>)
 80078f0:	4630      	mov	r0, r6
 80078f2:	2300      	movs	r3, #0
 80078f4:	f7f9 f9ca 	bl	8000c8c <__aeabi_ldivmod>
 80078f8:	2a00      	cmp	r2, #0
 80078fa:	bfbc      	itt	lt
 80078fc:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8007900:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8007904:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8007908:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800790c:	fbb2 f3f1 	udiv	r3, r2, r1
 8007910:	fb01 2213 	mls	r2, r1, r3, r2
 8007914:	f04f 013c 	mov.w	r1, #60	; 0x3c
 8007918:	bfac      	ite	ge
 800791a:	f600 206c 	addwge	r0, r0, #2668	; 0xa6c
 800791e:	f600 206b 	addwlt	r0, r0, #2667	; 0xa6b
 8007922:	60a3      	str	r3, [r4, #8]
 8007924:	fbb2 f3f1 	udiv	r3, r2, r1
 8007928:	fb01 2213 	mls	r2, r1, r3, r2
 800792c:	6063      	str	r3, [r4, #4]
 800792e:	6022      	str	r2, [r4, #0]
 8007930:	1cc3      	adds	r3, r0, #3
 8007932:	2207      	movs	r2, #7
 8007934:	fb93 f2f2 	sdiv	r2, r3, r2
 8007938:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 800793c:	1a9b      	subs	r3, r3, r2
 800793e:	bf48      	it	mi
 8007940:	3307      	addmi	r3, #7
 8007942:	2800      	cmp	r0, #0
 8007944:	61a3      	str	r3, [r4, #24]
 8007946:	bfb8      	it	lt
 8007948:	f5a0 330e 	sublt.w	r3, r0, #145408	; 0x23800
 800794c:	4936      	ldr	r1, [pc, #216]	; (8007a28 <gmtime_r+0x154>)
 800794e:	bfae      	itee	ge
 8007950:	fb90 f1f1 	sdivge	r1, r0, r1
 8007954:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 8007958:	fb93 f1f1 	sdivlt	r1, r3, r1
 800795c:	4b33      	ldr	r3, [pc, #204]	; (8007a2c <gmtime_r+0x158>)
 800795e:	fb03 0001 	mla	r0, r3, r1, r0
 8007962:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8007966:	fbb0 f2f2 	udiv	r2, r0, r2
 800796a:	4402      	add	r2, r0
 800796c:	f240 5cb4 	movw	ip, #1460	; 0x5b4
 8007970:	fbb0 f3fc 	udiv	r3, r0, ip
 8007974:	1ad2      	subs	r2, r2, r3
 8007976:	f240 176d 	movw	r7, #365	; 0x16d
 800797a:	4b2d      	ldr	r3, [pc, #180]	; (8007a30 <gmtime_r+0x15c>)
 800797c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007980:	2664      	movs	r6, #100	; 0x64
 8007982:	1ad3      	subs	r3, r2, r3
 8007984:	fbb3 f5f7 	udiv	r5, r3, r7
 8007988:	fbb3 f3fc 	udiv	r3, r3, ip
 800798c:	fbb5 f2f6 	udiv	r2, r5, r6
 8007990:	1ad3      	subs	r3, r2, r3
 8007992:	4403      	add	r3, r0
 8007994:	fb07 3315 	mls	r3, r7, r5, r3
 8007998:	2099      	movs	r0, #153	; 0x99
 800799a:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 800799e:	f10c 0c02 	add.w	ip, ip, #2
 80079a2:	f103 0e01 	add.w	lr, r3, #1
 80079a6:	fbbc f7f0 	udiv	r7, ip, r0
 80079aa:	4378      	muls	r0, r7
 80079ac:	3002      	adds	r0, #2
 80079ae:	f04f 0805 	mov.w	r8, #5
 80079b2:	fbb0 f0f8 	udiv	r0, r0, r8
 80079b6:	ebae 0000 	sub.w	r0, lr, r0
 80079ba:	f240 5ef9 	movw	lr, #1529	; 0x5f9
 80079be:	45f4      	cmp	ip, lr
 80079c0:	bf94      	ite	ls
 80079c2:	f04f 0c02 	movls.w	ip, #2
 80079c6:	f06f 0c09 	mvnhi.w	ip, #9
 80079ca:	4467      	add	r7, ip
 80079cc:	f44f 7cc8 	mov.w	ip, #400	; 0x190
 80079d0:	fb0c 5101 	mla	r1, ip, r1, r5
 80079d4:	2f01      	cmp	r7, #1
 80079d6:	bf98      	it	ls
 80079d8:	3101      	addls	r1, #1
 80079da:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80079de:	d30c      	bcc.n	80079fa <gmtime_r+0x126>
 80079e0:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80079e4:	61e3      	str	r3, [r4, #28]
 80079e6:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
 80079ea:	2300      	movs	r3, #0
 80079ec:	60e0      	str	r0, [r4, #12]
 80079ee:	e9c4 7104 	strd	r7, r1, [r4, #16]
 80079f2:	6223      	str	r3, [r4, #32]
 80079f4:	4620      	mov	r0, r4
 80079f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079fa:	f015 0f03 	tst.w	r5, #3
 80079fe:	d102      	bne.n	8007a06 <gmtime_r+0x132>
 8007a00:	fb06 5212 	mls	r2, r6, r2, r5
 8007a04:	b95a      	cbnz	r2, 8007a1e <gmtime_r+0x14a>
 8007a06:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8007a0a:	fbb5 f2f6 	udiv	r2, r5, r6
 8007a0e:	fb06 5212 	mls	r2, r6, r2, r5
 8007a12:	fab2 f282 	clz	r2, r2
 8007a16:	0952      	lsrs	r2, r2, #5
 8007a18:	333b      	adds	r3, #59	; 0x3b
 8007a1a:	4413      	add	r3, r2
 8007a1c:	e7e2      	b.n	80079e4 <gmtime_r+0x110>
 8007a1e:	2201      	movs	r2, #1
 8007a20:	e7fa      	b.n	8007a18 <gmtime_r+0x144>
 8007a22:	bf00      	nop
 8007a24:	00015180 	.word	0x00015180
 8007a28:	00023ab1 	.word	0x00023ab1
 8007a2c:	fffdc54f 	.word	0xfffdc54f
 8007a30:	00023ab0 	.word	0x00023ab0

08007a34 <labs>:
 8007a34:	2800      	cmp	r0, #0
 8007a36:	bfb8      	it	lt
 8007a38:	4240      	neglt	r0, r0
 8007a3a:	4770      	bx	lr

08007a3c <_lseek_r>:
 8007a3c:	b538      	push	{r3, r4, r5, lr}
 8007a3e:	4d07      	ldr	r5, [pc, #28]	; (8007a5c <_lseek_r+0x20>)
 8007a40:	4604      	mov	r4, r0
 8007a42:	4608      	mov	r0, r1
 8007a44:	4611      	mov	r1, r2
 8007a46:	2200      	movs	r2, #0
 8007a48:	602a      	str	r2, [r5, #0]
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	f7fa fc8e 	bl	800236c <_lseek>
 8007a50:	1c43      	adds	r3, r0, #1
 8007a52:	d102      	bne.n	8007a5a <_lseek_r+0x1e>
 8007a54:	682b      	ldr	r3, [r5, #0]
 8007a56:	b103      	cbz	r3, 8007a5a <_lseek_r+0x1e>
 8007a58:	6023      	str	r3, [r4, #0]
 8007a5a:	bd38      	pop	{r3, r4, r5, pc}
 8007a5c:	20000500 	.word	0x20000500

08007a60 <__ascii_mbtowc>:
 8007a60:	b082      	sub	sp, #8
 8007a62:	b901      	cbnz	r1, 8007a66 <__ascii_mbtowc+0x6>
 8007a64:	a901      	add	r1, sp, #4
 8007a66:	b142      	cbz	r2, 8007a7a <__ascii_mbtowc+0x1a>
 8007a68:	b14b      	cbz	r3, 8007a7e <__ascii_mbtowc+0x1e>
 8007a6a:	7813      	ldrb	r3, [r2, #0]
 8007a6c:	600b      	str	r3, [r1, #0]
 8007a6e:	7812      	ldrb	r2, [r2, #0]
 8007a70:	1e10      	subs	r0, r2, #0
 8007a72:	bf18      	it	ne
 8007a74:	2001      	movne	r0, #1
 8007a76:	b002      	add	sp, #8
 8007a78:	4770      	bx	lr
 8007a7a:	4610      	mov	r0, r2
 8007a7c:	e7fb      	b.n	8007a76 <__ascii_mbtowc+0x16>
 8007a7e:	f06f 0001 	mvn.w	r0, #1
 8007a82:	e7f8      	b.n	8007a76 <__ascii_mbtowc+0x16>

08007a84 <__malloc_lock>:
 8007a84:	4801      	ldr	r0, [pc, #4]	; (8007a8c <__malloc_lock+0x8>)
 8007a86:	f7fe bd1d 	b.w	80064c4 <__retarget_lock_acquire_recursive>
 8007a8a:	bf00      	nop
 8007a8c:	200004f8 	.word	0x200004f8

08007a90 <__malloc_unlock>:
 8007a90:	4801      	ldr	r0, [pc, #4]	; (8007a98 <__malloc_unlock+0x8>)
 8007a92:	f7fe bd19 	b.w	80064c8 <__retarget_lock_release_recursive>
 8007a96:	bf00      	nop
 8007a98:	200004f8 	.word	0x200004f8

08007a9c <__ssputs_r>:
 8007a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007aa0:	688e      	ldr	r6, [r1, #8]
 8007aa2:	429e      	cmp	r6, r3
 8007aa4:	4682      	mov	sl, r0
 8007aa6:	460c      	mov	r4, r1
 8007aa8:	4690      	mov	r8, r2
 8007aaa:	461f      	mov	r7, r3
 8007aac:	d838      	bhi.n	8007b20 <__ssputs_r+0x84>
 8007aae:	898a      	ldrh	r2, [r1, #12]
 8007ab0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007ab4:	d032      	beq.n	8007b1c <__ssputs_r+0x80>
 8007ab6:	6825      	ldr	r5, [r4, #0]
 8007ab8:	6909      	ldr	r1, [r1, #16]
 8007aba:	eba5 0901 	sub.w	r9, r5, r1
 8007abe:	6965      	ldr	r5, [r4, #20]
 8007ac0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ac4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007ac8:	3301      	adds	r3, #1
 8007aca:	444b      	add	r3, r9
 8007acc:	106d      	asrs	r5, r5, #1
 8007ace:	429d      	cmp	r5, r3
 8007ad0:	bf38      	it	cc
 8007ad2:	461d      	movcc	r5, r3
 8007ad4:	0553      	lsls	r3, r2, #21
 8007ad6:	d531      	bpl.n	8007b3c <__ssputs_r+0xa0>
 8007ad8:	4629      	mov	r1, r5
 8007ada:	f7fe fd5f 	bl	800659c <_malloc_r>
 8007ade:	4606      	mov	r6, r0
 8007ae0:	b950      	cbnz	r0, 8007af8 <__ssputs_r+0x5c>
 8007ae2:	230c      	movs	r3, #12
 8007ae4:	f8ca 3000 	str.w	r3, [sl]
 8007ae8:	89a3      	ldrh	r3, [r4, #12]
 8007aea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007aee:	81a3      	strh	r3, [r4, #12]
 8007af0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007af8:	6921      	ldr	r1, [r4, #16]
 8007afa:	464a      	mov	r2, r9
 8007afc:	f000 fe32 	bl	8008764 <memcpy>
 8007b00:	89a3      	ldrh	r3, [r4, #12]
 8007b02:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007b06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b0a:	81a3      	strh	r3, [r4, #12]
 8007b0c:	6126      	str	r6, [r4, #16]
 8007b0e:	6165      	str	r5, [r4, #20]
 8007b10:	444e      	add	r6, r9
 8007b12:	eba5 0509 	sub.w	r5, r5, r9
 8007b16:	6026      	str	r6, [r4, #0]
 8007b18:	60a5      	str	r5, [r4, #8]
 8007b1a:	463e      	mov	r6, r7
 8007b1c:	42be      	cmp	r6, r7
 8007b1e:	d900      	bls.n	8007b22 <__ssputs_r+0x86>
 8007b20:	463e      	mov	r6, r7
 8007b22:	4632      	mov	r2, r6
 8007b24:	6820      	ldr	r0, [r4, #0]
 8007b26:	4641      	mov	r1, r8
 8007b28:	f000 fe2a 	bl	8008780 <memmove>
 8007b2c:	68a3      	ldr	r3, [r4, #8]
 8007b2e:	6822      	ldr	r2, [r4, #0]
 8007b30:	1b9b      	subs	r3, r3, r6
 8007b32:	4432      	add	r2, r6
 8007b34:	60a3      	str	r3, [r4, #8]
 8007b36:	6022      	str	r2, [r4, #0]
 8007b38:	2000      	movs	r0, #0
 8007b3a:	e7db      	b.n	8007af4 <__ssputs_r+0x58>
 8007b3c:	462a      	mov	r2, r5
 8007b3e:	f000 fe39 	bl	80087b4 <_realloc_r>
 8007b42:	4606      	mov	r6, r0
 8007b44:	2800      	cmp	r0, #0
 8007b46:	d1e1      	bne.n	8007b0c <__ssputs_r+0x70>
 8007b48:	6921      	ldr	r1, [r4, #16]
 8007b4a:	4650      	mov	r0, sl
 8007b4c:	f7fe fcd6 	bl	80064fc <_free_r>
 8007b50:	e7c7      	b.n	8007ae2 <__ssputs_r+0x46>
	...

08007b54 <_svfiprintf_r>:
 8007b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b58:	4698      	mov	r8, r3
 8007b5a:	898b      	ldrh	r3, [r1, #12]
 8007b5c:	061b      	lsls	r3, r3, #24
 8007b5e:	b09d      	sub	sp, #116	; 0x74
 8007b60:	4607      	mov	r7, r0
 8007b62:	460d      	mov	r5, r1
 8007b64:	4614      	mov	r4, r2
 8007b66:	d50e      	bpl.n	8007b86 <_svfiprintf_r+0x32>
 8007b68:	690b      	ldr	r3, [r1, #16]
 8007b6a:	b963      	cbnz	r3, 8007b86 <_svfiprintf_r+0x32>
 8007b6c:	2140      	movs	r1, #64	; 0x40
 8007b6e:	f7fe fd15 	bl	800659c <_malloc_r>
 8007b72:	6028      	str	r0, [r5, #0]
 8007b74:	6128      	str	r0, [r5, #16]
 8007b76:	b920      	cbnz	r0, 8007b82 <_svfiprintf_r+0x2e>
 8007b78:	230c      	movs	r3, #12
 8007b7a:	603b      	str	r3, [r7, #0]
 8007b7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b80:	e0d1      	b.n	8007d26 <_svfiprintf_r+0x1d2>
 8007b82:	2340      	movs	r3, #64	; 0x40
 8007b84:	616b      	str	r3, [r5, #20]
 8007b86:	2300      	movs	r3, #0
 8007b88:	9309      	str	r3, [sp, #36]	; 0x24
 8007b8a:	2320      	movs	r3, #32
 8007b8c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b90:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b94:	2330      	movs	r3, #48	; 0x30
 8007b96:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007d40 <_svfiprintf_r+0x1ec>
 8007b9a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b9e:	f04f 0901 	mov.w	r9, #1
 8007ba2:	4623      	mov	r3, r4
 8007ba4:	469a      	mov	sl, r3
 8007ba6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007baa:	b10a      	cbz	r2, 8007bb0 <_svfiprintf_r+0x5c>
 8007bac:	2a25      	cmp	r2, #37	; 0x25
 8007bae:	d1f9      	bne.n	8007ba4 <_svfiprintf_r+0x50>
 8007bb0:	ebba 0b04 	subs.w	fp, sl, r4
 8007bb4:	d00b      	beq.n	8007bce <_svfiprintf_r+0x7a>
 8007bb6:	465b      	mov	r3, fp
 8007bb8:	4622      	mov	r2, r4
 8007bba:	4629      	mov	r1, r5
 8007bbc:	4638      	mov	r0, r7
 8007bbe:	f7ff ff6d 	bl	8007a9c <__ssputs_r>
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	f000 80aa 	beq.w	8007d1c <_svfiprintf_r+0x1c8>
 8007bc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bca:	445a      	add	r2, fp
 8007bcc:	9209      	str	r2, [sp, #36]	; 0x24
 8007bce:	f89a 3000 	ldrb.w	r3, [sl]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	f000 80a2 	beq.w	8007d1c <_svfiprintf_r+0x1c8>
 8007bd8:	2300      	movs	r3, #0
 8007bda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007bde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007be2:	f10a 0a01 	add.w	sl, sl, #1
 8007be6:	9304      	str	r3, [sp, #16]
 8007be8:	9307      	str	r3, [sp, #28]
 8007bea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007bee:	931a      	str	r3, [sp, #104]	; 0x68
 8007bf0:	4654      	mov	r4, sl
 8007bf2:	2205      	movs	r2, #5
 8007bf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bf8:	4851      	ldr	r0, [pc, #324]	; (8007d40 <_svfiprintf_r+0x1ec>)
 8007bfa:	f7f8 fb09 	bl	8000210 <memchr>
 8007bfe:	9a04      	ldr	r2, [sp, #16]
 8007c00:	b9d8      	cbnz	r0, 8007c3a <_svfiprintf_r+0xe6>
 8007c02:	06d0      	lsls	r0, r2, #27
 8007c04:	bf44      	itt	mi
 8007c06:	2320      	movmi	r3, #32
 8007c08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c0c:	0711      	lsls	r1, r2, #28
 8007c0e:	bf44      	itt	mi
 8007c10:	232b      	movmi	r3, #43	; 0x2b
 8007c12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c16:	f89a 3000 	ldrb.w	r3, [sl]
 8007c1a:	2b2a      	cmp	r3, #42	; 0x2a
 8007c1c:	d015      	beq.n	8007c4a <_svfiprintf_r+0xf6>
 8007c1e:	9a07      	ldr	r2, [sp, #28]
 8007c20:	4654      	mov	r4, sl
 8007c22:	2000      	movs	r0, #0
 8007c24:	f04f 0c0a 	mov.w	ip, #10
 8007c28:	4621      	mov	r1, r4
 8007c2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c2e:	3b30      	subs	r3, #48	; 0x30
 8007c30:	2b09      	cmp	r3, #9
 8007c32:	d94e      	bls.n	8007cd2 <_svfiprintf_r+0x17e>
 8007c34:	b1b0      	cbz	r0, 8007c64 <_svfiprintf_r+0x110>
 8007c36:	9207      	str	r2, [sp, #28]
 8007c38:	e014      	b.n	8007c64 <_svfiprintf_r+0x110>
 8007c3a:	eba0 0308 	sub.w	r3, r0, r8
 8007c3e:	fa09 f303 	lsl.w	r3, r9, r3
 8007c42:	4313      	orrs	r3, r2
 8007c44:	9304      	str	r3, [sp, #16]
 8007c46:	46a2      	mov	sl, r4
 8007c48:	e7d2      	b.n	8007bf0 <_svfiprintf_r+0x9c>
 8007c4a:	9b03      	ldr	r3, [sp, #12]
 8007c4c:	1d19      	adds	r1, r3, #4
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	9103      	str	r1, [sp, #12]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	bfbb      	ittet	lt
 8007c56:	425b      	neglt	r3, r3
 8007c58:	f042 0202 	orrlt.w	r2, r2, #2
 8007c5c:	9307      	strge	r3, [sp, #28]
 8007c5e:	9307      	strlt	r3, [sp, #28]
 8007c60:	bfb8      	it	lt
 8007c62:	9204      	strlt	r2, [sp, #16]
 8007c64:	7823      	ldrb	r3, [r4, #0]
 8007c66:	2b2e      	cmp	r3, #46	; 0x2e
 8007c68:	d10c      	bne.n	8007c84 <_svfiprintf_r+0x130>
 8007c6a:	7863      	ldrb	r3, [r4, #1]
 8007c6c:	2b2a      	cmp	r3, #42	; 0x2a
 8007c6e:	d135      	bne.n	8007cdc <_svfiprintf_r+0x188>
 8007c70:	9b03      	ldr	r3, [sp, #12]
 8007c72:	1d1a      	adds	r2, r3, #4
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	9203      	str	r2, [sp, #12]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	bfb8      	it	lt
 8007c7c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007c80:	3402      	adds	r4, #2
 8007c82:	9305      	str	r3, [sp, #20]
 8007c84:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007d50 <_svfiprintf_r+0x1fc>
 8007c88:	7821      	ldrb	r1, [r4, #0]
 8007c8a:	2203      	movs	r2, #3
 8007c8c:	4650      	mov	r0, sl
 8007c8e:	f7f8 fabf 	bl	8000210 <memchr>
 8007c92:	b140      	cbz	r0, 8007ca6 <_svfiprintf_r+0x152>
 8007c94:	2340      	movs	r3, #64	; 0x40
 8007c96:	eba0 000a 	sub.w	r0, r0, sl
 8007c9a:	fa03 f000 	lsl.w	r0, r3, r0
 8007c9e:	9b04      	ldr	r3, [sp, #16]
 8007ca0:	4303      	orrs	r3, r0
 8007ca2:	3401      	adds	r4, #1
 8007ca4:	9304      	str	r3, [sp, #16]
 8007ca6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007caa:	4826      	ldr	r0, [pc, #152]	; (8007d44 <_svfiprintf_r+0x1f0>)
 8007cac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007cb0:	2206      	movs	r2, #6
 8007cb2:	f7f8 faad 	bl	8000210 <memchr>
 8007cb6:	2800      	cmp	r0, #0
 8007cb8:	d038      	beq.n	8007d2c <_svfiprintf_r+0x1d8>
 8007cba:	4b23      	ldr	r3, [pc, #140]	; (8007d48 <_svfiprintf_r+0x1f4>)
 8007cbc:	bb1b      	cbnz	r3, 8007d06 <_svfiprintf_r+0x1b2>
 8007cbe:	9b03      	ldr	r3, [sp, #12]
 8007cc0:	3307      	adds	r3, #7
 8007cc2:	f023 0307 	bic.w	r3, r3, #7
 8007cc6:	3308      	adds	r3, #8
 8007cc8:	9303      	str	r3, [sp, #12]
 8007cca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ccc:	4433      	add	r3, r6
 8007cce:	9309      	str	r3, [sp, #36]	; 0x24
 8007cd0:	e767      	b.n	8007ba2 <_svfiprintf_r+0x4e>
 8007cd2:	fb0c 3202 	mla	r2, ip, r2, r3
 8007cd6:	460c      	mov	r4, r1
 8007cd8:	2001      	movs	r0, #1
 8007cda:	e7a5      	b.n	8007c28 <_svfiprintf_r+0xd4>
 8007cdc:	2300      	movs	r3, #0
 8007cde:	3401      	adds	r4, #1
 8007ce0:	9305      	str	r3, [sp, #20]
 8007ce2:	4619      	mov	r1, r3
 8007ce4:	f04f 0c0a 	mov.w	ip, #10
 8007ce8:	4620      	mov	r0, r4
 8007cea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cee:	3a30      	subs	r2, #48	; 0x30
 8007cf0:	2a09      	cmp	r2, #9
 8007cf2:	d903      	bls.n	8007cfc <_svfiprintf_r+0x1a8>
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d0c5      	beq.n	8007c84 <_svfiprintf_r+0x130>
 8007cf8:	9105      	str	r1, [sp, #20]
 8007cfa:	e7c3      	b.n	8007c84 <_svfiprintf_r+0x130>
 8007cfc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d00:	4604      	mov	r4, r0
 8007d02:	2301      	movs	r3, #1
 8007d04:	e7f0      	b.n	8007ce8 <_svfiprintf_r+0x194>
 8007d06:	ab03      	add	r3, sp, #12
 8007d08:	9300      	str	r3, [sp, #0]
 8007d0a:	462a      	mov	r2, r5
 8007d0c:	4b0f      	ldr	r3, [pc, #60]	; (8007d4c <_svfiprintf_r+0x1f8>)
 8007d0e:	a904      	add	r1, sp, #16
 8007d10:	4638      	mov	r0, r7
 8007d12:	f3af 8000 	nop.w
 8007d16:	1c42      	adds	r2, r0, #1
 8007d18:	4606      	mov	r6, r0
 8007d1a:	d1d6      	bne.n	8007cca <_svfiprintf_r+0x176>
 8007d1c:	89ab      	ldrh	r3, [r5, #12]
 8007d1e:	065b      	lsls	r3, r3, #25
 8007d20:	f53f af2c 	bmi.w	8007b7c <_svfiprintf_r+0x28>
 8007d24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d26:	b01d      	add	sp, #116	; 0x74
 8007d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d2c:	ab03      	add	r3, sp, #12
 8007d2e:	9300      	str	r3, [sp, #0]
 8007d30:	462a      	mov	r2, r5
 8007d32:	4b06      	ldr	r3, [pc, #24]	; (8007d4c <_svfiprintf_r+0x1f8>)
 8007d34:	a904      	add	r1, sp, #16
 8007d36:	4638      	mov	r0, r7
 8007d38:	f000 f9d4 	bl	80080e4 <_printf_i>
 8007d3c:	e7eb      	b.n	8007d16 <_svfiprintf_r+0x1c2>
 8007d3e:	bf00      	nop
 8007d40:	0800a7ab 	.word	0x0800a7ab
 8007d44:	0800a7b5 	.word	0x0800a7b5
 8007d48:	00000000 	.word	0x00000000
 8007d4c:	08007a9d 	.word	0x08007a9d
 8007d50:	0800a7b1 	.word	0x0800a7b1

08007d54 <__sfputc_r>:
 8007d54:	6893      	ldr	r3, [r2, #8]
 8007d56:	3b01      	subs	r3, #1
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	b410      	push	{r4}
 8007d5c:	6093      	str	r3, [r2, #8]
 8007d5e:	da08      	bge.n	8007d72 <__sfputc_r+0x1e>
 8007d60:	6994      	ldr	r4, [r2, #24]
 8007d62:	42a3      	cmp	r3, r4
 8007d64:	db01      	blt.n	8007d6a <__sfputc_r+0x16>
 8007d66:	290a      	cmp	r1, #10
 8007d68:	d103      	bne.n	8007d72 <__sfputc_r+0x1e>
 8007d6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d6e:	f000 bbb3 	b.w	80084d8 <__swbuf_r>
 8007d72:	6813      	ldr	r3, [r2, #0]
 8007d74:	1c58      	adds	r0, r3, #1
 8007d76:	6010      	str	r0, [r2, #0]
 8007d78:	7019      	strb	r1, [r3, #0]
 8007d7a:	4608      	mov	r0, r1
 8007d7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d80:	4770      	bx	lr

08007d82 <__sfputs_r>:
 8007d82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d84:	4606      	mov	r6, r0
 8007d86:	460f      	mov	r7, r1
 8007d88:	4614      	mov	r4, r2
 8007d8a:	18d5      	adds	r5, r2, r3
 8007d8c:	42ac      	cmp	r4, r5
 8007d8e:	d101      	bne.n	8007d94 <__sfputs_r+0x12>
 8007d90:	2000      	movs	r0, #0
 8007d92:	e007      	b.n	8007da4 <__sfputs_r+0x22>
 8007d94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d98:	463a      	mov	r2, r7
 8007d9a:	4630      	mov	r0, r6
 8007d9c:	f7ff ffda 	bl	8007d54 <__sfputc_r>
 8007da0:	1c43      	adds	r3, r0, #1
 8007da2:	d1f3      	bne.n	8007d8c <__sfputs_r+0xa>
 8007da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007da8 <_vfiprintf_r>:
 8007da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dac:	460d      	mov	r5, r1
 8007dae:	b09d      	sub	sp, #116	; 0x74
 8007db0:	4614      	mov	r4, r2
 8007db2:	4698      	mov	r8, r3
 8007db4:	4606      	mov	r6, r0
 8007db6:	b118      	cbz	r0, 8007dc0 <_vfiprintf_r+0x18>
 8007db8:	6983      	ldr	r3, [r0, #24]
 8007dba:	b90b      	cbnz	r3, 8007dc0 <_vfiprintf_r+0x18>
 8007dbc:	f7fe f9aa 	bl	8006114 <__sinit>
 8007dc0:	4b89      	ldr	r3, [pc, #548]	; (8007fe8 <_vfiprintf_r+0x240>)
 8007dc2:	429d      	cmp	r5, r3
 8007dc4:	d11b      	bne.n	8007dfe <_vfiprintf_r+0x56>
 8007dc6:	6875      	ldr	r5, [r6, #4]
 8007dc8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007dca:	07d9      	lsls	r1, r3, #31
 8007dcc:	d405      	bmi.n	8007dda <_vfiprintf_r+0x32>
 8007dce:	89ab      	ldrh	r3, [r5, #12]
 8007dd0:	059a      	lsls	r2, r3, #22
 8007dd2:	d402      	bmi.n	8007dda <_vfiprintf_r+0x32>
 8007dd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007dd6:	f7fe fb75 	bl	80064c4 <__retarget_lock_acquire_recursive>
 8007dda:	89ab      	ldrh	r3, [r5, #12]
 8007ddc:	071b      	lsls	r3, r3, #28
 8007dde:	d501      	bpl.n	8007de4 <_vfiprintf_r+0x3c>
 8007de0:	692b      	ldr	r3, [r5, #16]
 8007de2:	b9eb      	cbnz	r3, 8007e20 <_vfiprintf_r+0x78>
 8007de4:	4629      	mov	r1, r5
 8007de6:	4630      	mov	r0, r6
 8007de8:	f000 fbd6 	bl	8008598 <__swsetup_r>
 8007dec:	b1c0      	cbz	r0, 8007e20 <_vfiprintf_r+0x78>
 8007dee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007df0:	07dc      	lsls	r4, r3, #31
 8007df2:	d50e      	bpl.n	8007e12 <_vfiprintf_r+0x6a>
 8007df4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007df8:	b01d      	add	sp, #116	; 0x74
 8007dfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dfe:	4b7b      	ldr	r3, [pc, #492]	; (8007fec <_vfiprintf_r+0x244>)
 8007e00:	429d      	cmp	r5, r3
 8007e02:	d101      	bne.n	8007e08 <_vfiprintf_r+0x60>
 8007e04:	68b5      	ldr	r5, [r6, #8]
 8007e06:	e7df      	b.n	8007dc8 <_vfiprintf_r+0x20>
 8007e08:	4b79      	ldr	r3, [pc, #484]	; (8007ff0 <_vfiprintf_r+0x248>)
 8007e0a:	429d      	cmp	r5, r3
 8007e0c:	bf08      	it	eq
 8007e0e:	68f5      	ldreq	r5, [r6, #12]
 8007e10:	e7da      	b.n	8007dc8 <_vfiprintf_r+0x20>
 8007e12:	89ab      	ldrh	r3, [r5, #12]
 8007e14:	0598      	lsls	r0, r3, #22
 8007e16:	d4ed      	bmi.n	8007df4 <_vfiprintf_r+0x4c>
 8007e18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e1a:	f7fe fb55 	bl	80064c8 <__retarget_lock_release_recursive>
 8007e1e:	e7e9      	b.n	8007df4 <_vfiprintf_r+0x4c>
 8007e20:	2300      	movs	r3, #0
 8007e22:	9309      	str	r3, [sp, #36]	; 0x24
 8007e24:	2320      	movs	r3, #32
 8007e26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e2e:	2330      	movs	r3, #48	; 0x30
 8007e30:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007ff4 <_vfiprintf_r+0x24c>
 8007e34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e38:	f04f 0901 	mov.w	r9, #1
 8007e3c:	4623      	mov	r3, r4
 8007e3e:	469a      	mov	sl, r3
 8007e40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e44:	b10a      	cbz	r2, 8007e4a <_vfiprintf_r+0xa2>
 8007e46:	2a25      	cmp	r2, #37	; 0x25
 8007e48:	d1f9      	bne.n	8007e3e <_vfiprintf_r+0x96>
 8007e4a:	ebba 0b04 	subs.w	fp, sl, r4
 8007e4e:	d00b      	beq.n	8007e68 <_vfiprintf_r+0xc0>
 8007e50:	465b      	mov	r3, fp
 8007e52:	4622      	mov	r2, r4
 8007e54:	4629      	mov	r1, r5
 8007e56:	4630      	mov	r0, r6
 8007e58:	f7ff ff93 	bl	8007d82 <__sfputs_r>
 8007e5c:	3001      	adds	r0, #1
 8007e5e:	f000 80aa 	beq.w	8007fb6 <_vfiprintf_r+0x20e>
 8007e62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e64:	445a      	add	r2, fp
 8007e66:	9209      	str	r2, [sp, #36]	; 0x24
 8007e68:	f89a 3000 	ldrb.w	r3, [sl]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	f000 80a2 	beq.w	8007fb6 <_vfiprintf_r+0x20e>
 8007e72:	2300      	movs	r3, #0
 8007e74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007e78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e7c:	f10a 0a01 	add.w	sl, sl, #1
 8007e80:	9304      	str	r3, [sp, #16]
 8007e82:	9307      	str	r3, [sp, #28]
 8007e84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e88:	931a      	str	r3, [sp, #104]	; 0x68
 8007e8a:	4654      	mov	r4, sl
 8007e8c:	2205      	movs	r2, #5
 8007e8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e92:	4858      	ldr	r0, [pc, #352]	; (8007ff4 <_vfiprintf_r+0x24c>)
 8007e94:	f7f8 f9bc 	bl	8000210 <memchr>
 8007e98:	9a04      	ldr	r2, [sp, #16]
 8007e9a:	b9d8      	cbnz	r0, 8007ed4 <_vfiprintf_r+0x12c>
 8007e9c:	06d1      	lsls	r1, r2, #27
 8007e9e:	bf44      	itt	mi
 8007ea0:	2320      	movmi	r3, #32
 8007ea2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ea6:	0713      	lsls	r3, r2, #28
 8007ea8:	bf44      	itt	mi
 8007eaa:	232b      	movmi	r3, #43	; 0x2b
 8007eac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007eb0:	f89a 3000 	ldrb.w	r3, [sl]
 8007eb4:	2b2a      	cmp	r3, #42	; 0x2a
 8007eb6:	d015      	beq.n	8007ee4 <_vfiprintf_r+0x13c>
 8007eb8:	9a07      	ldr	r2, [sp, #28]
 8007eba:	4654      	mov	r4, sl
 8007ebc:	2000      	movs	r0, #0
 8007ebe:	f04f 0c0a 	mov.w	ip, #10
 8007ec2:	4621      	mov	r1, r4
 8007ec4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ec8:	3b30      	subs	r3, #48	; 0x30
 8007eca:	2b09      	cmp	r3, #9
 8007ecc:	d94e      	bls.n	8007f6c <_vfiprintf_r+0x1c4>
 8007ece:	b1b0      	cbz	r0, 8007efe <_vfiprintf_r+0x156>
 8007ed0:	9207      	str	r2, [sp, #28]
 8007ed2:	e014      	b.n	8007efe <_vfiprintf_r+0x156>
 8007ed4:	eba0 0308 	sub.w	r3, r0, r8
 8007ed8:	fa09 f303 	lsl.w	r3, r9, r3
 8007edc:	4313      	orrs	r3, r2
 8007ede:	9304      	str	r3, [sp, #16]
 8007ee0:	46a2      	mov	sl, r4
 8007ee2:	e7d2      	b.n	8007e8a <_vfiprintf_r+0xe2>
 8007ee4:	9b03      	ldr	r3, [sp, #12]
 8007ee6:	1d19      	adds	r1, r3, #4
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	9103      	str	r1, [sp, #12]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	bfbb      	ittet	lt
 8007ef0:	425b      	neglt	r3, r3
 8007ef2:	f042 0202 	orrlt.w	r2, r2, #2
 8007ef6:	9307      	strge	r3, [sp, #28]
 8007ef8:	9307      	strlt	r3, [sp, #28]
 8007efa:	bfb8      	it	lt
 8007efc:	9204      	strlt	r2, [sp, #16]
 8007efe:	7823      	ldrb	r3, [r4, #0]
 8007f00:	2b2e      	cmp	r3, #46	; 0x2e
 8007f02:	d10c      	bne.n	8007f1e <_vfiprintf_r+0x176>
 8007f04:	7863      	ldrb	r3, [r4, #1]
 8007f06:	2b2a      	cmp	r3, #42	; 0x2a
 8007f08:	d135      	bne.n	8007f76 <_vfiprintf_r+0x1ce>
 8007f0a:	9b03      	ldr	r3, [sp, #12]
 8007f0c:	1d1a      	adds	r2, r3, #4
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	9203      	str	r2, [sp, #12]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	bfb8      	it	lt
 8007f16:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007f1a:	3402      	adds	r4, #2
 8007f1c:	9305      	str	r3, [sp, #20]
 8007f1e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008004 <_vfiprintf_r+0x25c>
 8007f22:	7821      	ldrb	r1, [r4, #0]
 8007f24:	2203      	movs	r2, #3
 8007f26:	4650      	mov	r0, sl
 8007f28:	f7f8 f972 	bl	8000210 <memchr>
 8007f2c:	b140      	cbz	r0, 8007f40 <_vfiprintf_r+0x198>
 8007f2e:	2340      	movs	r3, #64	; 0x40
 8007f30:	eba0 000a 	sub.w	r0, r0, sl
 8007f34:	fa03 f000 	lsl.w	r0, r3, r0
 8007f38:	9b04      	ldr	r3, [sp, #16]
 8007f3a:	4303      	orrs	r3, r0
 8007f3c:	3401      	adds	r4, #1
 8007f3e:	9304      	str	r3, [sp, #16]
 8007f40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f44:	482c      	ldr	r0, [pc, #176]	; (8007ff8 <_vfiprintf_r+0x250>)
 8007f46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f4a:	2206      	movs	r2, #6
 8007f4c:	f7f8 f960 	bl	8000210 <memchr>
 8007f50:	2800      	cmp	r0, #0
 8007f52:	d03f      	beq.n	8007fd4 <_vfiprintf_r+0x22c>
 8007f54:	4b29      	ldr	r3, [pc, #164]	; (8007ffc <_vfiprintf_r+0x254>)
 8007f56:	bb1b      	cbnz	r3, 8007fa0 <_vfiprintf_r+0x1f8>
 8007f58:	9b03      	ldr	r3, [sp, #12]
 8007f5a:	3307      	adds	r3, #7
 8007f5c:	f023 0307 	bic.w	r3, r3, #7
 8007f60:	3308      	adds	r3, #8
 8007f62:	9303      	str	r3, [sp, #12]
 8007f64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f66:	443b      	add	r3, r7
 8007f68:	9309      	str	r3, [sp, #36]	; 0x24
 8007f6a:	e767      	b.n	8007e3c <_vfiprintf_r+0x94>
 8007f6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f70:	460c      	mov	r4, r1
 8007f72:	2001      	movs	r0, #1
 8007f74:	e7a5      	b.n	8007ec2 <_vfiprintf_r+0x11a>
 8007f76:	2300      	movs	r3, #0
 8007f78:	3401      	adds	r4, #1
 8007f7a:	9305      	str	r3, [sp, #20]
 8007f7c:	4619      	mov	r1, r3
 8007f7e:	f04f 0c0a 	mov.w	ip, #10
 8007f82:	4620      	mov	r0, r4
 8007f84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f88:	3a30      	subs	r2, #48	; 0x30
 8007f8a:	2a09      	cmp	r2, #9
 8007f8c:	d903      	bls.n	8007f96 <_vfiprintf_r+0x1ee>
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d0c5      	beq.n	8007f1e <_vfiprintf_r+0x176>
 8007f92:	9105      	str	r1, [sp, #20]
 8007f94:	e7c3      	b.n	8007f1e <_vfiprintf_r+0x176>
 8007f96:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f9a:	4604      	mov	r4, r0
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	e7f0      	b.n	8007f82 <_vfiprintf_r+0x1da>
 8007fa0:	ab03      	add	r3, sp, #12
 8007fa2:	9300      	str	r3, [sp, #0]
 8007fa4:	462a      	mov	r2, r5
 8007fa6:	4b16      	ldr	r3, [pc, #88]	; (8008000 <_vfiprintf_r+0x258>)
 8007fa8:	a904      	add	r1, sp, #16
 8007faa:	4630      	mov	r0, r6
 8007fac:	f3af 8000 	nop.w
 8007fb0:	4607      	mov	r7, r0
 8007fb2:	1c78      	adds	r0, r7, #1
 8007fb4:	d1d6      	bne.n	8007f64 <_vfiprintf_r+0x1bc>
 8007fb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007fb8:	07d9      	lsls	r1, r3, #31
 8007fba:	d405      	bmi.n	8007fc8 <_vfiprintf_r+0x220>
 8007fbc:	89ab      	ldrh	r3, [r5, #12]
 8007fbe:	059a      	lsls	r2, r3, #22
 8007fc0:	d402      	bmi.n	8007fc8 <_vfiprintf_r+0x220>
 8007fc2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007fc4:	f7fe fa80 	bl	80064c8 <__retarget_lock_release_recursive>
 8007fc8:	89ab      	ldrh	r3, [r5, #12]
 8007fca:	065b      	lsls	r3, r3, #25
 8007fcc:	f53f af12 	bmi.w	8007df4 <_vfiprintf_r+0x4c>
 8007fd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007fd2:	e711      	b.n	8007df8 <_vfiprintf_r+0x50>
 8007fd4:	ab03      	add	r3, sp, #12
 8007fd6:	9300      	str	r3, [sp, #0]
 8007fd8:	462a      	mov	r2, r5
 8007fda:	4b09      	ldr	r3, [pc, #36]	; (8008000 <_vfiprintf_r+0x258>)
 8007fdc:	a904      	add	r1, sp, #16
 8007fde:	4630      	mov	r0, r6
 8007fe0:	f000 f880 	bl	80080e4 <_printf_i>
 8007fe4:	e7e4      	b.n	8007fb0 <_vfiprintf_r+0x208>
 8007fe6:	bf00      	nop
 8007fe8:	0800a28c 	.word	0x0800a28c
 8007fec:	0800a2ac 	.word	0x0800a2ac
 8007ff0:	0800a26c 	.word	0x0800a26c
 8007ff4:	0800a7ab 	.word	0x0800a7ab
 8007ff8:	0800a7b5 	.word	0x0800a7b5
 8007ffc:	00000000 	.word	0x00000000
 8008000:	08007d83 	.word	0x08007d83
 8008004:	0800a7b1 	.word	0x0800a7b1

08008008 <_printf_common>:
 8008008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800800c:	4616      	mov	r6, r2
 800800e:	4699      	mov	r9, r3
 8008010:	688a      	ldr	r2, [r1, #8]
 8008012:	690b      	ldr	r3, [r1, #16]
 8008014:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008018:	4293      	cmp	r3, r2
 800801a:	bfb8      	it	lt
 800801c:	4613      	movlt	r3, r2
 800801e:	6033      	str	r3, [r6, #0]
 8008020:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008024:	4607      	mov	r7, r0
 8008026:	460c      	mov	r4, r1
 8008028:	b10a      	cbz	r2, 800802e <_printf_common+0x26>
 800802a:	3301      	adds	r3, #1
 800802c:	6033      	str	r3, [r6, #0]
 800802e:	6823      	ldr	r3, [r4, #0]
 8008030:	0699      	lsls	r1, r3, #26
 8008032:	bf42      	ittt	mi
 8008034:	6833      	ldrmi	r3, [r6, #0]
 8008036:	3302      	addmi	r3, #2
 8008038:	6033      	strmi	r3, [r6, #0]
 800803a:	6825      	ldr	r5, [r4, #0]
 800803c:	f015 0506 	ands.w	r5, r5, #6
 8008040:	d106      	bne.n	8008050 <_printf_common+0x48>
 8008042:	f104 0a19 	add.w	sl, r4, #25
 8008046:	68e3      	ldr	r3, [r4, #12]
 8008048:	6832      	ldr	r2, [r6, #0]
 800804a:	1a9b      	subs	r3, r3, r2
 800804c:	42ab      	cmp	r3, r5
 800804e:	dc26      	bgt.n	800809e <_printf_common+0x96>
 8008050:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008054:	1e13      	subs	r3, r2, #0
 8008056:	6822      	ldr	r2, [r4, #0]
 8008058:	bf18      	it	ne
 800805a:	2301      	movne	r3, #1
 800805c:	0692      	lsls	r2, r2, #26
 800805e:	d42b      	bmi.n	80080b8 <_printf_common+0xb0>
 8008060:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008064:	4649      	mov	r1, r9
 8008066:	4638      	mov	r0, r7
 8008068:	47c0      	blx	r8
 800806a:	3001      	adds	r0, #1
 800806c:	d01e      	beq.n	80080ac <_printf_common+0xa4>
 800806e:	6823      	ldr	r3, [r4, #0]
 8008070:	68e5      	ldr	r5, [r4, #12]
 8008072:	6832      	ldr	r2, [r6, #0]
 8008074:	f003 0306 	and.w	r3, r3, #6
 8008078:	2b04      	cmp	r3, #4
 800807a:	bf08      	it	eq
 800807c:	1aad      	subeq	r5, r5, r2
 800807e:	68a3      	ldr	r3, [r4, #8]
 8008080:	6922      	ldr	r2, [r4, #16]
 8008082:	bf0c      	ite	eq
 8008084:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008088:	2500      	movne	r5, #0
 800808a:	4293      	cmp	r3, r2
 800808c:	bfc4      	itt	gt
 800808e:	1a9b      	subgt	r3, r3, r2
 8008090:	18ed      	addgt	r5, r5, r3
 8008092:	2600      	movs	r6, #0
 8008094:	341a      	adds	r4, #26
 8008096:	42b5      	cmp	r5, r6
 8008098:	d11a      	bne.n	80080d0 <_printf_common+0xc8>
 800809a:	2000      	movs	r0, #0
 800809c:	e008      	b.n	80080b0 <_printf_common+0xa8>
 800809e:	2301      	movs	r3, #1
 80080a0:	4652      	mov	r2, sl
 80080a2:	4649      	mov	r1, r9
 80080a4:	4638      	mov	r0, r7
 80080a6:	47c0      	blx	r8
 80080a8:	3001      	adds	r0, #1
 80080aa:	d103      	bne.n	80080b4 <_printf_common+0xac>
 80080ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80080b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080b4:	3501      	adds	r5, #1
 80080b6:	e7c6      	b.n	8008046 <_printf_common+0x3e>
 80080b8:	18e1      	adds	r1, r4, r3
 80080ba:	1c5a      	adds	r2, r3, #1
 80080bc:	2030      	movs	r0, #48	; 0x30
 80080be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80080c2:	4422      	add	r2, r4
 80080c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80080c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80080cc:	3302      	adds	r3, #2
 80080ce:	e7c7      	b.n	8008060 <_printf_common+0x58>
 80080d0:	2301      	movs	r3, #1
 80080d2:	4622      	mov	r2, r4
 80080d4:	4649      	mov	r1, r9
 80080d6:	4638      	mov	r0, r7
 80080d8:	47c0      	blx	r8
 80080da:	3001      	adds	r0, #1
 80080dc:	d0e6      	beq.n	80080ac <_printf_common+0xa4>
 80080de:	3601      	adds	r6, #1
 80080e0:	e7d9      	b.n	8008096 <_printf_common+0x8e>
	...

080080e4 <_printf_i>:
 80080e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080e8:	460c      	mov	r4, r1
 80080ea:	4691      	mov	r9, r2
 80080ec:	7e27      	ldrb	r7, [r4, #24]
 80080ee:	990c      	ldr	r1, [sp, #48]	; 0x30
 80080f0:	2f78      	cmp	r7, #120	; 0x78
 80080f2:	4680      	mov	r8, r0
 80080f4:	469a      	mov	sl, r3
 80080f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80080fa:	d807      	bhi.n	800810c <_printf_i+0x28>
 80080fc:	2f62      	cmp	r7, #98	; 0x62
 80080fe:	d80a      	bhi.n	8008116 <_printf_i+0x32>
 8008100:	2f00      	cmp	r7, #0
 8008102:	f000 80d8 	beq.w	80082b6 <_printf_i+0x1d2>
 8008106:	2f58      	cmp	r7, #88	; 0x58
 8008108:	f000 80a3 	beq.w	8008252 <_printf_i+0x16e>
 800810c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008110:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008114:	e03a      	b.n	800818c <_printf_i+0xa8>
 8008116:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800811a:	2b15      	cmp	r3, #21
 800811c:	d8f6      	bhi.n	800810c <_printf_i+0x28>
 800811e:	a001      	add	r0, pc, #4	; (adr r0, 8008124 <_printf_i+0x40>)
 8008120:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008124:	0800817d 	.word	0x0800817d
 8008128:	08008191 	.word	0x08008191
 800812c:	0800810d 	.word	0x0800810d
 8008130:	0800810d 	.word	0x0800810d
 8008134:	0800810d 	.word	0x0800810d
 8008138:	0800810d 	.word	0x0800810d
 800813c:	08008191 	.word	0x08008191
 8008140:	0800810d 	.word	0x0800810d
 8008144:	0800810d 	.word	0x0800810d
 8008148:	0800810d 	.word	0x0800810d
 800814c:	0800810d 	.word	0x0800810d
 8008150:	0800829d 	.word	0x0800829d
 8008154:	080081c1 	.word	0x080081c1
 8008158:	0800827f 	.word	0x0800827f
 800815c:	0800810d 	.word	0x0800810d
 8008160:	0800810d 	.word	0x0800810d
 8008164:	080082bf 	.word	0x080082bf
 8008168:	0800810d 	.word	0x0800810d
 800816c:	080081c1 	.word	0x080081c1
 8008170:	0800810d 	.word	0x0800810d
 8008174:	0800810d 	.word	0x0800810d
 8008178:	08008287 	.word	0x08008287
 800817c:	680b      	ldr	r3, [r1, #0]
 800817e:	1d1a      	adds	r2, r3, #4
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	600a      	str	r2, [r1, #0]
 8008184:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008188:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800818c:	2301      	movs	r3, #1
 800818e:	e0a3      	b.n	80082d8 <_printf_i+0x1f4>
 8008190:	6825      	ldr	r5, [r4, #0]
 8008192:	6808      	ldr	r0, [r1, #0]
 8008194:	062e      	lsls	r6, r5, #24
 8008196:	f100 0304 	add.w	r3, r0, #4
 800819a:	d50a      	bpl.n	80081b2 <_printf_i+0xce>
 800819c:	6805      	ldr	r5, [r0, #0]
 800819e:	600b      	str	r3, [r1, #0]
 80081a0:	2d00      	cmp	r5, #0
 80081a2:	da03      	bge.n	80081ac <_printf_i+0xc8>
 80081a4:	232d      	movs	r3, #45	; 0x2d
 80081a6:	426d      	negs	r5, r5
 80081a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081ac:	485e      	ldr	r0, [pc, #376]	; (8008328 <_printf_i+0x244>)
 80081ae:	230a      	movs	r3, #10
 80081b0:	e019      	b.n	80081e6 <_printf_i+0x102>
 80081b2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80081b6:	6805      	ldr	r5, [r0, #0]
 80081b8:	600b      	str	r3, [r1, #0]
 80081ba:	bf18      	it	ne
 80081bc:	b22d      	sxthne	r5, r5
 80081be:	e7ef      	b.n	80081a0 <_printf_i+0xbc>
 80081c0:	680b      	ldr	r3, [r1, #0]
 80081c2:	6825      	ldr	r5, [r4, #0]
 80081c4:	1d18      	adds	r0, r3, #4
 80081c6:	6008      	str	r0, [r1, #0]
 80081c8:	0628      	lsls	r0, r5, #24
 80081ca:	d501      	bpl.n	80081d0 <_printf_i+0xec>
 80081cc:	681d      	ldr	r5, [r3, #0]
 80081ce:	e002      	b.n	80081d6 <_printf_i+0xf2>
 80081d0:	0669      	lsls	r1, r5, #25
 80081d2:	d5fb      	bpl.n	80081cc <_printf_i+0xe8>
 80081d4:	881d      	ldrh	r5, [r3, #0]
 80081d6:	4854      	ldr	r0, [pc, #336]	; (8008328 <_printf_i+0x244>)
 80081d8:	2f6f      	cmp	r7, #111	; 0x6f
 80081da:	bf0c      	ite	eq
 80081dc:	2308      	moveq	r3, #8
 80081de:	230a      	movne	r3, #10
 80081e0:	2100      	movs	r1, #0
 80081e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80081e6:	6866      	ldr	r6, [r4, #4]
 80081e8:	60a6      	str	r6, [r4, #8]
 80081ea:	2e00      	cmp	r6, #0
 80081ec:	bfa2      	ittt	ge
 80081ee:	6821      	ldrge	r1, [r4, #0]
 80081f0:	f021 0104 	bicge.w	r1, r1, #4
 80081f4:	6021      	strge	r1, [r4, #0]
 80081f6:	b90d      	cbnz	r5, 80081fc <_printf_i+0x118>
 80081f8:	2e00      	cmp	r6, #0
 80081fa:	d04d      	beq.n	8008298 <_printf_i+0x1b4>
 80081fc:	4616      	mov	r6, r2
 80081fe:	fbb5 f1f3 	udiv	r1, r5, r3
 8008202:	fb03 5711 	mls	r7, r3, r1, r5
 8008206:	5dc7      	ldrb	r7, [r0, r7]
 8008208:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800820c:	462f      	mov	r7, r5
 800820e:	42bb      	cmp	r3, r7
 8008210:	460d      	mov	r5, r1
 8008212:	d9f4      	bls.n	80081fe <_printf_i+0x11a>
 8008214:	2b08      	cmp	r3, #8
 8008216:	d10b      	bne.n	8008230 <_printf_i+0x14c>
 8008218:	6823      	ldr	r3, [r4, #0]
 800821a:	07df      	lsls	r7, r3, #31
 800821c:	d508      	bpl.n	8008230 <_printf_i+0x14c>
 800821e:	6923      	ldr	r3, [r4, #16]
 8008220:	6861      	ldr	r1, [r4, #4]
 8008222:	4299      	cmp	r1, r3
 8008224:	bfde      	ittt	le
 8008226:	2330      	movle	r3, #48	; 0x30
 8008228:	f806 3c01 	strble.w	r3, [r6, #-1]
 800822c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8008230:	1b92      	subs	r2, r2, r6
 8008232:	6122      	str	r2, [r4, #16]
 8008234:	f8cd a000 	str.w	sl, [sp]
 8008238:	464b      	mov	r3, r9
 800823a:	aa03      	add	r2, sp, #12
 800823c:	4621      	mov	r1, r4
 800823e:	4640      	mov	r0, r8
 8008240:	f7ff fee2 	bl	8008008 <_printf_common>
 8008244:	3001      	adds	r0, #1
 8008246:	d14c      	bne.n	80082e2 <_printf_i+0x1fe>
 8008248:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800824c:	b004      	add	sp, #16
 800824e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008252:	4835      	ldr	r0, [pc, #212]	; (8008328 <_printf_i+0x244>)
 8008254:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008258:	6823      	ldr	r3, [r4, #0]
 800825a:	680e      	ldr	r6, [r1, #0]
 800825c:	061f      	lsls	r7, r3, #24
 800825e:	f856 5b04 	ldr.w	r5, [r6], #4
 8008262:	600e      	str	r6, [r1, #0]
 8008264:	d514      	bpl.n	8008290 <_printf_i+0x1ac>
 8008266:	07d9      	lsls	r1, r3, #31
 8008268:	bf44      	itt	mi
 800826a:	f043 0320 	orrmi.w	r3, r3, #32
 800826e:	6023      	strmi	r3, [r4, #0]
 8008270:	b91d      	cbnz	r5, 800827a <_printf_i+0x196>
 8008272:	6823      	ldr	r3, [r4, #0]
 8008274:	f023 0320 	bic.w	r3, r3, #32
 8008278:	6023      	str	r3, [r4, #0]
 800827a:	2310      	movs	r3, #16
 800827c:	e7b0      	b.n	80081e0 <_printf_i+0xfc>
 800827e:	6823      	ldr	r3, [r4, #0]
 8008280:	f043 0320 	orr.w	r3, r3, #32
 8008284:	6023      	str	r3, [r4, #0]
 8008286:	2378      	movs	r3, #120	; 0x78
 8008288:	4828      	ldr	r0, [pc, #160]	; (800832c <_printf_i+0x248>)
 800828a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800828e:	e7e3      	b.n	8008258 <_printf_i+0x174>
 8008290:	065e      	lsls	r6, r3, #25
 8008292:	bf48      	it	mi
 8008294:	b2ad      	uxthmi	r5, r5
 8008296:	e7e6      	b.n	8008266 <_printf_i+0x182>
 8008298:	4616      	mov	r6, r2
 800829a:	e7bb      	b.n	8008214 <_printf_i+0x130>
 800829c:	680b      	ldr	r3, [r1, #0]
 800829e:	6826      	ldr	r6, [r4, #0]
 80082a0:	6960      	ldr	r0, [r4, #20]
 80082a2:	1d1d      	adds	r5, r3, #4
 80082a4:	600d      	str	r5, [r1, #0]
 80082a6:	0635      	lsls	r5, r6, #24
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	d501      	bpl.n	80082b0 <_printf_i+0x1cc>
 80082ac:	6018      	str	r0, [r3, #0]
 80082ae:	e002      	b.n	80082b6 <_printf_i+0x1d2>
 80082b0:	0671      	lsls	r1, r6, #25
 80082b2:	d5fb      	bpl.n	80082ac <_printf_i+0x1c8>
 80082b4:	8018      	strh	r0, [r3, #0]
 80082b6:	2300      	movs	r3, #0
 80082b8:	6123      	str	r3, [r4, #16]
 80082ba:	4616      	mov	r6, r2
 80082bc:	e7ba      	b.n	8008234 <_printf_i+0x150>
 80082be:	680b      	ldr	r3, [r1, #0]
 80082c0:	1d1a      	adds	r2, r3, #4
 80082c2:	600a      	str	r2, [r1, #0]
 80082c4:	681e      	ldr	r6, [r3, #0]
 80082c6:	6862      	ldr	r2, [r4, #4]
 80082c8:	2100      	movs	r1, #0
 80082ca:	4630      	mov	r0, r6
 80082cc:	f7f7 ffa0 	bl	8000210 <memchr>
 80082d0:	b108      	cbz	r0, 80082d6 <_printf_i+0x1f2>
 80082d2:	1b80      	subs	r0, r0, r6
 80082d4:	6060      	str	r0, [r4, #4]
 80082d6:	6863      	ldr	r3, [r4, #4]
 80082d8:	6123      	str	r3, [r4, #16]
 80082da:	2300      	movs	r3, #0
 80082dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082e0:	e7a8      	b.n	8008234 <_printf_i+0x150>
 80082e2:	6923      	ldr	r3, [r4, #16]
 80082e4:	4632      	mov	r2, r6
 80082e6:	4649      	mov	r1, r9
 80082e8:	4640      	mov	r0, r8
 80082ea:	47d0      	blx	sl
 80082ec:	3001      	adds	r0, #1
 80082ee:	d0ab      	beq.n	8008248 <_printf_i+0x164>
 80082f0:	6823      	ldr	r3, [r4, #0]
 80082f2:	079b      	lsls	r3, r3, #30
 80082f4:	d413      	bmi.n	800831e <_printf_i+0x23a>
 80082f6:	68e0      	ldr	r0, [r4, #12]
 80082f8:	9b03      	ldr	r3, [sp, #12]
 80082fa:	4298      	cmp	r0, r3
 80082fc:	bfb8      	it	lt
 80082fe:	4618      	movlt	r0, r3
 8008300:	e7a4      	b.n	800824c <_printf_i+0x168>
 8008302:	2301      	movs	r3, #1
 8008304:	4632      	mov	r2, r6
 8008306:	4649      	mov	r1, r9
 8008308:	4640      	mov	r0, r8
 800830a:	47d0      	blx	sl
 800830c:	3001      	adds	r0, #1
 800830e:	d09b      	beq.n	8008248 <_printf_i+0x164>
 8008310:	3501      	adds	r5, #1
 8008312:	68e3      	ldr	r3, [r4, #12]
 8008314:	9903      	ldr	r1, [sp, #12]
 8008316:	1a5b      	subs	r3, r3, r1
 8008318:	42ab      	cmp	r3, r5
 800831a:	dcf2      	bgt.n	8008302 <_printf_i+0x21e>
 800831c:	e7eb      	b.n	80082f6 <_printf_i+0x212>
 800831e:	2500      	movs	r5, #0
 8008320:	f104 0619 	add.w	r6, r4, #25
 8008324:	e7f5      	b.n	8008312 <_printf_i+0x22e>
 8008326:	bf00      	nop
 8008328:	0800a7bc 	.word	0x0800a7bc
 800832c:	0800a7cd 	.word	0x0800a7cd

08008330 <_putc_r>:
 8008330:	b570      	push	{r4, r5, r6, lr}
 8008332:	460d      	mov	r5, r1
 8008334:	4614      	mov	r4, r2
 8008336:	4606      	mov	r6, r0
 8008338:	b118      	cbz	r0, 8008342 <_putc_r+0x12>
 800833a:	6983      	ldr	r3, [r0, #24]
 800833c:	b90b      	cbnz	r3, 8008342 <_putc_r+0x12>
 800833e:	f7fd fee9 	bl	8006114 <__sinit>
 8008342:	4b1c      	ldr	r3, [pc, #112]	; (80083b4 <_putc_r+0x84>)
 8008344:	429c      	cmp	r4, r3
 8008346:	d124      	bne.n	8008392 <_putc_r+0x62>
 8008348:	6874      	ldr	r4, [r6, #4]
 800834a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800834c:	07d8      	lsls	r0, r3, #31
 800834e:	d405      	bmi.n	800835c <_putc_r+0x2c>
 8008350:	89a3      	ldrh	r3, [r4, #12]
 8008352:	0599      	lsls	r1, r3, #22
 8008354:	d402      	bmi.n	800835c <_putc_r+0x2c>
 8008356:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008358:	f7fe f8b4 	bl	80064c4 <__retarget_lock_acquire_recursive>
 800835c:	68a3      	ldr	r3, [r4, #8]
 800835e:	3b01      	subs	r3, #1
 8008360:	2b00      	cmp	r3, #0
 8008362:	60a3      	str	r3, [r4, #8]
 8008364:	da05      	bge.n	8008372 <_putc_r+0x42>
 8008366:	69a2      	ldr	r2, [r4, #24]
 8008368:	4293      	cmp	r3, r2
 800836a:	db1c      	blt.n	80083a6 <_putc_r+0x76>
 800836c:	b2eb      	uxtb	r3, r5
 800836e:	2b0a      	cmp	r3, #10
 8008370:	d019      	beq.n	80083a6 <_putc_r+0x76>
 8008372:	6823      	ldr	r3, [r4, #0]
 8008374:	1c5a      	adds	r2, r3, #1
 8008376:	6022      	str	r2, [r4, #0]
 8008378:	701d      	strb	r5, [r3, #0]
 800837a:	b2ed      	uxtb	r5, r5
 800837c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800837e:	07da      	lsls	r2, r3, #31
 8008380:	d405      	bmi.n	800838e <_putc_r+0x5e>
 8008382:	89a3      	ldrh	r3, [r4, #12]
 8008384:	059b      	lsls	r3, r3, #22
 8008386:	d402      	bmi.n	800838e <_putc_r+0x5e>
 8008388:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800838a:	f7fe f89d 	bl	80064c8 <__retarget_lock_release_recursive>
 800838e:	4628      	mov	r0, r5
 8008390:	bd70      	pop	{r4, r5, r6, pc}
 8008392:	4b09      	ldr	r3, [pc, #36]	; (80083b8 <_putc_r+0x88>)
 8008394:	429c      	cmp	r4, r3
 8008396:	d101      	bne.n	800839c <_putc_r+0x6c>
 8008398:	68b4      	ldr	r4, [r6, #8]
 800839a:	e7d6      	b.n	800834a <_putc_r+0x1a>
 800839c:	4b07      	ldr	r3, [pc, #28]	; (80083bc <_putc_r+0x8c>)
 800839e:	429c      	cmp	r4, r3
 80083a0:	bf08      	it	eq
 80083a2:	68f4      	ldreq	r4, [r6, #12]
 80083a4:	e7d1      	b.n	800834a <_putc_r+0x1a>
 80083a6:	4629      	mov	r1, r5
 80083a8:	4622      	mov	r2, r4
 80083aa:	4630      	mov	r0, r6
 80083ac:	f000 f894 	bl	80084d8 <__swbuf_r>
 80083b0:	4605      	mov	r5, r0
 80083b2:	e7e3      	b.n	800837c <_putc_r+0x4c>
 80083b4:	0800a28c 	.word	0x0800a28c
 80083b8:	0800a2ac 	.word	0x0800a2ac
 80083bc:	0800a26c 	.word	0x0800a26c

080083c0 <_read_r>:
 80083c0:	b538      	push	{r3, r4, r5, lr}
 80083c2:	4d07      	ldr	r5, [pc, #28]	; (80083e0 <_read_r+0x20>)
 80083c4:	4604      	mov	r4, r0
 80083c6:	4608      	mov	r0, r1
 80083c8:	4611      	mov	r1, r2
 80083ca:	2200      	movs	r2, #0
 80083cc:	602a      	str	r2, [r5, #0]
 80083ce:	461a      	mov	r2, r3
 80083d0:	f7f9 ff6c 	bl	80022ac <_read>
 80083d4:	1c43      	adds	r3, r0, #1
 80083d6:	d102      	bne.n	80083de <_read_r+0x1e>
 80083d8:	682b      	ldr	r3, [r5, #0]
 80083da:	b103      	cbz	r3, 80083de <_read_r+0x1e>
 80083dc:	6023      	str	r3, [r4, #0]
 80083de:	bd38      	pop	{r3, r4, r5, pc}
 80083e0:	20000500 	.word	0x20000500

080083e4 <sniprintf>:
 80083e4:	b40c      	push	{r2, r3}
 80083e6:	b530      	push	{r4, r5, lr}
 80083e8:	4b17      	ldr	r3, [pc, #92]	; (8008448 <sniprintf+0x64>)
 80083ea:	1e0c      	subs	r4, r1, #0
 80083ec:	681d      	ldr	r5, [r3, #0]
 80083ee:	b09d      	sub	sp, #116	; 0x74
 80083f0:	da08      	bge.n	8008404 <sniprintf+0x20>
 80083f2:	238b      	movs	r3, #139	; 0x8b
 80083f4:	602b      	str	r3, [r5, #0]
 80083f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80083fa:	b01d      	add	sp, #116	; 0x74
 80083fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008400:	b002      	add	sp, #8
 8008402:	4770      	bx	lr
 8008404:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008408:	f8ad 3014 	strh.w	r3, [sp, #20]
 800840c:	bf14      	ite	ne
 800840e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8008412:	4623      	moveq	r3, r4
 8008414:	9304      	str	r3, [sp, #16]
 8008416:	9307      	str	r3, [sp, #28]
 8008418:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800841c:	9002      	str	r0, [sp, #8]
 800841e:	9006      	str	r0, [sp, #24]
 8008420:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008424:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008426:	ab21      	add	r3, sp, #132	; 0x84
 8008428:	a902      	add	r1, sp, #8
 800842a:	4628      	mov	r0, r5
 800842c:	9301      	str	r3, [sp, #4]
 800842e:	f7ff fb91 	bl	8007b54 <_svfiprintf_r>
 8008432:	1c43      	adds	r3, r0, #1
 8008434:	bfbc      	itt	lt
 8008436:	238b      	movlt	r3, #139	; 0x8b
 8008438:	602b      	strlt	r3, [r5, #0]
 800843a:	2c00      	cmp	r4, #0
 800843c:	d0dd      	beq.n	80083fa <sniprintf+0x16>
 800843e:	9b02      	ldr	r3, [sp, #8]
 8008440:	2200      	movs	r2, #0
 8008442:	701a      	strb	r2, [r3, #0]
 8008444:	e7d9      	b.n	80083fa <sniprintf+0x16>
 8008446:	bf00      	nop
 8008448:	2000001c 	.word	0x2000001c

0800844c <siscanf>:
 800844c:	b40e      	push	{r1, r2, r3}
 800844e:	b510      	push	{r4, lr}
 8008450:	b09f      	sub	sp, #124	; 0x7c
 8008452:	ac21      	add	r4, sp, #132	; 0x84
 8008454:	f44f 7101 	mov.w	r1, #516	; 0x204
 8008458:	f854 2b04 	ldr.w	r2, [r4], #4
 800845c:	9201      	str	r2, [sp, #4]
 800845e:	f8ad 101c 	strh.w	r1, [sp, #28]
 8008462:	9004      	str	r0, [sp, #16]
 8008464:	9008      	str	r0, [sp, #32]
 8008466:	f7f7 febb 	bl	80001e0 <strlen>
 800846a:	4b0c      	ldr	r3, [pc, #48]	; (800849c <siscanf+0x50>)
 800846c:	9005      	str	r0, [sp, #20]
 800846e:	9009      	str	r0, [sp, #36]	; 0x24
 8008470:	930d      	str	r3, [sp, #52]	; 0x34
 8008472:	480b      	ldr	r0, [pc, #44]	; (80084a0 <siscanf+0x54>)
 8008474:	9a01      	ldr	r2, [sp, #4]
 8008476:	6800      	ldr	r0, [r0, #0]
 8008478:	9403      	str	r4, [sp, #12]
 800847a:	2300      	movs	r3, #0
 800847c:	9311      	str	r3, [sp, #68]	; 0x44
 800847e:	9316      	str	r3, [sp, #88]	; 0x58
 8008480:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008484:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008488:	a904      	add	r1, sp, #16
 800848a:	4623      	mov	r3, r4
 800848c:	f000 fa12 	bl	80088b4 <__ssvfiscanf_r>
 8008490:	b01f      	add	sp, #124	; 0x7c
 8008492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008496:	b003      	add	sp, #12
 8008498:	4770      	bx	lr
 800849a:	bf00      	nop
 800849c:	080066bf 	.word	0x080066bf
 80084a0:	2000001c 	.word	0x2000001c

080084a4 <strcpy>:
 80084a4:	4603      	mov	r3, r0
 80084a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80084aa:	f803 2b01 	strb.w	r2, [r3], #1
 80084ae:	2a00      	cmp	r2, #0
 80084b0:	d1f9      	bne.n	80084a6 <strcpy+0x2>
 80084b2:	4770      	bx	lr

080084b4 <strncmp>:
 80084b4:	b510      	push	{r4, lr}
 80084b6:	b16a      	cbz	r2, 80084d4 <strncmp+0x20>
 80084b8:	3901      	subs	r1, #1
 80084ba:	1884      	adds	r4, r0, r2
 80084bc:	f810 3b01 	ldrb.w	r3, [r0], #1
 80084c0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d103      	bne.n	80084d0 <strncmp+0x1c>
 80084c8:	42a0      	cmp	r0, r4
 80084ca:	d001      	beq.n	80084d0 <strncmp+0x1c>
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d1f5      	bne.n	80084bc <strncmp+0x8>
 80084d0:	1a98      	subs	r0, r3, r2
 80084d2:	bd10      	pop	{r4, pc}
 80084d4:	4610      	mov	r0, r2
 80084d6:	e7fc      	b.n	80084d2 <strncmp+0x1e>

080084d8 <__swbuf_r>:
 80084d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084da:	460e      	mov	r6, r1
 80084dc:	4614      	mov	r4, r2
 80084de:	4605      	mov	r5, r0
 80084e0:	b118      	cbz	r0, 80084ea <__swbuf_r+0x12>
 80084e2:	6983      	ldr	r3, [r0, #24]
 80084e4:	b90b      	cbnz	r3, 80084ea <__swbuf_r+0x12>
 80084e6:	f7fd fe15 	bl	8006114 <__sinit>
 80084ea:	4b21      	ldr	r3, [pc, #132]	; (8008570 <__swbuf_r+0x98>)
 80084ec:	429c      	cmp	r4, r3
 80084ee:	d12b      	bne.n	8008548 <__swbuf_r+0x70>
 80084f0:	686c      	ldr	r4, [r5, #4]
 80084f2:	69a3      	ldr	r3, [r4, #24]
 80084f4:	60a3      	str	r3, [r4, #8]
 80084f6:	89a3      	ldrh	r3, [r4, #12]
 80084f8:	071a      	lsls	r2, r3, #28
 80084fa:	d52f      	bpl.n	800855c <__swbuf_r+0x84>
 80084fc:	6923      	ldr	r3, [r4, #16]
 80084fe:	b36b      	cbz	r3, 800855c <__swbuf_r+0x84>
 8008500:	6923      	ldr	r3, [r4, #16]
 8008502:	6820      	ldr	r0, [r4, #0]
 8008504:	1ac0      	subs	r0, r0, r3
 8008506:	6963      	ldr	r3, [r4, #20]
 8008508:	b2f6      	uxtb	r6, r6
 800850a:	4283      	cmp	r3, r0
 800850c:	4637      	mov	r7, r6
 800850e:	dc04      	bgt.n	800851a <__swbuf_r+0x42>
 8008510:	4621      	mov	r1, r4
 8008512:	4628      	mov	r0, r5
 8008514:	f7fd fd58 	bl	8005fc8 <_fflush_r>
 8008518:	bb30      	cbnz	r0, 8008568 <__swbuf_r+0x90>
 800851a:	68a3      	ldr	r3, [r4, #8]
 800851c:	3b01      	subs	r3, #1
 800851e:	60a3      	str	r3, [r4, #8]
 8008520:	6823      	ldr	r3, [r4, #0]
 8008522:	1c5a      	adds	r2, r3, #1
 8008524:	6022      	str	r2, [r4, #0]
 8008526:	701e      	strb	r6, [r3, #0]
 8008528:	6963      	ldr	r3, [r4, #20]
 800852a:	3001      	adds	r0, #1
 800852c:	4283      	cmp	r3, r0
 800852e:	d004      	beq.n	800853a <__swbuf_r+0x62>
 8008530:	89a3      	ldrh	r3, [r4, #12]
 8008532:	07db      	lsls	r3, r3, #31
 8008534:	d506      	bpl.n	8008544 <__swbuf_r+0x6c>
 8008536:	2e0a      	cmp	r6, #10
 8008538:	d104      	bne.n	8008544 <__swbuf_r+0x6c>
 800853a:	4621      	mov	r1, r4
 800853c:	4628      	mov	r0, r5
 800853e:	f7fd fd43 	bl	8005fc8 <_fflush_r>
 8008542:	b988      	cbnz	r0, 8008568 <__swbuf_r+0x90>
 8008544:	4638      	mov	r0, r7
 8008546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008548:	4b0a      	ldr	r3, [pc, #40]	; (8008574 <__swbuf_r+0x9c>)
 800854a:	429c      	cmp	r4, r3
 800854c:	d101      	bne.n	8008552 <__swbuf_r+0x7a>
 800854e:	68ac      	ldr	r4, [r5, #8]
 8008550:	e7cf      	b.n	80084f2 <__swbuf_r+0x1a>
 8008552:	4b09      	ldr	r3, [pc, #36]	; (8008578 <__swbuf_r+0xa0>)
 8008554:	429c      	cmp	r4, r3
 8008556:	bf08      	it	eq
 8008558:	68ec      	ldreq	r4, [r5, #12]
 800855a:	e7ca      	b.n	80084f2 <__swbuf_r+0x1a>
 800855c:	4621      	mov	r1, r4
 800855e:	4628      	mov	r0, r5
 8008560:	f000 f81a 	bl	8008598 <__swsetup_r>
 8008564:	2800      	cmp	r0, #0
 8008566:	d0cb      	beq.n	8008500 <__swbuf_r+0x28>
 8008568:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800856c:	e7ea      	b.n	8008544 <__swbuf_r+0x6c>
 800856e:	bf00      	nop
 8008570:	0800a28c 	.word	0x0800a28c
 8008574:	0800a2ac 	.word	0x0800a2ac
 8008578:	0800a26c 	.word	0x0800a26c

0800857c <__ascii_wctomb>:
 800857c:	b149      	cbz	r1, 8008592 <__ascii_wctomb+0x16>
 800857e:	2aff      	cmp	r2, #255	; 0xff
 8008580:	bf85      	ittet	hi
 8008582:	238a      	movhi	r3, #138	; 0x8a
 8008584:	6003      	strhi	r3, [r0, #0]
 8008586:	700a      	strbls	r2, [r1, #0]
 8008588:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800858c:	bf98      	it	ls
 800858e:	2001      	movls	r0, #1
 8008590:	4770      	bx	lr
 8008592:	4608      	mov	r0, r1
 8008594:	4770      	bx	lr
	...

08008598 <__swsetup_r>:
 8008598:	4b32      	ldr	r3, [pc, #200]	; (8008664 <__swsetup_r+0xcc>)
 800859a:	b570      	push	{r4, r5, r6, lr}
 800859c:	681d      	ldr	r5, [r3, #0]
 800859e:	4606      	mov	r6, r0
 80085a0:	460c      	mov	r4, r1
 80085a2:	b125      	cbz	r5, 80085ae <__swsetup_r+0x16>
 80085a4:	69ab      	ldr	r3, [r5, #24]
 80085a6:	b913      	cbnz	r3, 80085ae <__swsetup_r+0x16>
 80085a8:	4628      	mov	r0, r5
 80085aa:	f7fd fdb3 	bl	8006114 <__sinit>
 80085ae:	4b2e      	ldr	r3, [pc, #184]	; (8008668 <__swsetup_r+0xd0>)
 80085b0:	429c      	cmp	r4, r3
 80085b2:	d10f      	bne.n	80085d4 <__swsetup_r+0x3c>
 80085b4:	686c      	ldr	r4, [r5, #4]
 80085b6:	89a3      	ldrh	r3, [r4, #12]
 80085b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80085bc:	0719      	lsls	r1, r3, #28
 80085be:	d42c      	bmi.n	800861a <__swsetup_r+0x82>
 80085c0:	06dd      	lsls	r5, r3, #27
 80085c2:	d411      	bmi.n	80085e8 <__swsetup_r+0x50>
 80085c4:	2309      	movs	r3, #9
 80085c6:	6033      	str	r3, [r6, #0]
 80085c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80085cc:	81a3      	strh	r3, [r4, #12]
 80085ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80085d2:	e03e      	b.n	8008652 <__swsetup_r+0xba>
 80085d4:	4b25      	ldr	r3, [pc, #148]	; (800866c <__swsetup_r+0xd4>)
 80085d6:	429c      	cmp	r4, r3
 80085d8:	d101      	bne.n	80085de <__swsetup_r+0x46>
 80085da:	68ac      	ldr	r4, [r5, #8]
 80085dc:	e7eb      	b.n	80085b6 <__swsetup_r+0x1e>
 80085de:	4b24      	ldr	r3, [pc, #144]	; (8008670 <__swsetup_r+0xd8>)
 80085e0:	429c      	cmp	r4, r3
 80085e2:	bf08      	it	eq
 80085e4:	68ec      	ldreq	r4, [r5, #12]
 80085e6:	e7e6      	b.n	80085b6 <__swsetup_r+0x1e>
 80085e8:	0758      	lsls	r0, r3, #29
 80085ea:	d512      	bpl.n	8008612 <__swsetup_r+0x7a>
 80085ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085ee:	b141      	cbz	r1, 8008602 <__swsetup_r+0x6a>
 80085f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085f4:	4299      	cmp	r1, r3
 80085f6:	d002      	beq.n	80085fe <__swsetup_r+0x66>
 80085f8:	4630      	mov	r0, r6
 80085fa:	f7fd ff7f 	bl	80064fc <_free_r>
 80085fe:	2300      	movs	r3, #0
 8008600:	6363      	str	r3, [r4, #52]	; 0x34
 8008602:	89a3      	ldrh	r3, [r4, #12]
 8008604:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008608:	81a3      	strh	r3, [r4, #12]
 800860a:	2300      	movs	r3, #0
 800860c:	6063      	str	r3, [r4, #4]
 800860e:	6923      	ldr	r3, [r4, #16]
 8008610:	6023      	str	r3, [r4, #0]
 8008612:	89a3      	ldrh	r3, [r4, #12]
 8008614:	f043 0308 	orr.w	r3, r3, #8
 8008618:	81a3      	strh	r3, [r4, #12]
 800861a:	6923      	ldr	r3, [r4, #16]
 800861c:	b94b      	cbnz	r3, 8008632 <__swsetup_r+0x9a>
 800861e:	89a3      	ldrh	r3, [r4, #12]
 8008620:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008628:	d003      	beq.n	8008632 <__swsetup_r+0x9a>
 800862a:	4621      	mov	r1, r4
 800862c:	4630      	mov	r0, r6
 800862e:	f000 f859 	bl	80086e4 <__smakebuf_r>
 8008632:	89a0      	ldrh	r0, [r4, #12]
 8008634:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008638:	f010 0301 	ands.w	r3, r0, #1
 800863c:	d00a      	beq.n	8008654 <__swsetup_r+0xbc>
 800863e:	2300      	movs	r3, #0
 8008640:	60a3      	str	r3, [r4, #8]
 8008642:	6963      	ldr	r3, [r4, #20]
 8008644:	425b      	negs	r3, r3
 8008646:	61a3      	str	r3, [r4, #24]
 8008648:	6923      	ldr	r3, [r4, #16]
 800864a:	b943      	cbnz	r3, 800865e <__swsetup_r+0xc6>
 800864c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008650:	d1ba      	bne.n	80085c8 <__swsetup_r+0x30>
 8008652:	bd70      	pop	{r4, r5, r6, pc}
 8008654:	0781      	lsls	r1, r0, #30
 8008656:	bf58      	it	pl
 8008658:	6963      	ldrpl	r3, [r4, #20]
 800865a:	60a3      	str	r3, [r4, #8]
 800865c:	e7f4      	b.n	8008648 <__swsetup_r+0xb0>
 800865e:	2000      	movs	r0, #0
 8008660:	e7f7      	b.n	8008652 <__swsetup_r+0xba>
 8008662:	bf00      	nop
 8008664:	2000001c 	.word	0x2000001c
 8008668:	0800a28c 	.word	0x0800a28c
 800866c:	0800a2ac 	.word	0x0800a2ac
 8008670:	0800a26c 	.word	0x0800a26c

08008674 <abort>:
 8008674:	b508      	push	{r3, lr}
 8008676:	2006      	movs	r0, #6
 8008678:	f000 fc42 	bl	8008f00 <raise>
 800867c:	2001      	movs	r0, #1
 800867e:	f7f9 fe0b 	bl	8002298 <_exit>
	...

08008684 <__env_lock>:
 8008684:	4801      	ldr	r0, [pc, #4]	; (800868c <__env_lock+0x8>)
 8008686:	f7fd bf1d 	b.w	80064c4 <__retarget_lock_acquire_recursive>
 800868a:	bf00      	nop
 800868c:	200004f6 	.word	0x200004f6

08008690 <__env_unlock>:
 8008690:	4801      	ldr	r0, [pc, #4]	; (8008698 <__env_unlock+0x8>)
 8008692:	f7fd bf19 	b.w	80064c8 <__retarget_lock_release_recursive>
 8008696:	bf00      	nop
 8008698:	200004f6 	.word	0x200004f6

0800869c <__swhatbuf_r>:
 800869c:	b570      	push	{r4, r5, r6, lr}
 800869e:	460e      	mov	r6, r1
 80086a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086a4:	2900      	cmp	r1, #0
 80086a6:	b096      	sub	sp, #88	; 0x58
 80086a8:	4614      	mov	r4, r2
 80086aa:	461d      	mov	r5, r3
 80086ac:	da07      	bge.n	80086be <__swhatbuf_r+0x22>
 80086ae:	2300      	movs	r3, #0
 80086b0:	602b      	str	r3, [r5, #0]
 80086b2:	89b3      	ldrh	r3, [r6, #12]
 80086b4:	061a      	lsls	r2, r3, #24
 80086b6:	d410      	bmi.n	80086da <__swhatbuf_r+0x3e>
 80086b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086bc:	e00e      	b.n	80086dc <__swhatbuf_r+0x40>
 80086be:	466a      	mov	r2, sp
 80086c0:	f000 fcfa 	bl	80090b8 <_fstat_r>
 80086c4:	2800      	cmp	r0, #0
 80086c6:	dbf2      	blt.n	80086ae <__swhatbuf_r+0x12>
 80086c8:	9a01      	ldr	r2, [sp, #4]
 80086ca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80086ce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80086d2:	425a      	negs	r2, r3
 80086d4:	415a      	adcs	r2, r3
 80086d6:	602a      	str	r2, [r5, #0]
 80086d8:	e7ee      	b.n	80086b8 <__swhatbuf_r+0x1c>
 80086da:	2340      	movs	r3, #64	; 0x40
 80086dc:	2000      	movs	r0, #0
 80086de:	6023      	str	r3, [r4, #0]
 80086e0:	b016      	add	sp, #88	; 0x58
 80086e2:	bd70      	pop	{r4, r5, r6, pc}

080086e4 <__smakebuf_r>:
 80086e4:	898b      	ldrh	r3, [r1, #12]
 80086e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80086e8:	079d      	lsls	r5, r3, #30
 80086ea:	4606      	mov	r6, r0
 80086ec:	460c      	mov	r4, r1
 80086ee:	d507      	bpl.n	8008700 <__smakebuf_r+0x1c>
 80086f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80086f4:	6023      	str	r3, [r4, #0]
 80086f6:	6123      	str	r3, [r4, #16]
 80086f8:	2301      	movs	r3, #1
 80086fa:	6163      	str	r3, [r4, #20]
 80086fc:	b002      	add	sp, #8
 80086fe:	bd70      	pop	{r4, r5, r6, pc}
 8008700:	ab01      	add	r3, sp, #4
 8008702:	466a      	mov	r2, sp
 8008704:	f7ff ffca 	bl	800869c <__swhatbuf_r>
 8008708:	9900      	ldr	r1, [sp, #0]
 800870a:	4605      	mov	r5, r0
 800870c:	4630      	mov	r0, r6
 800870e:	f7fd ff45 	bl	800659c <_malloc_r>
 8008712:	b948      	cbnz	r0, 8008728 <__smakebuf_r+0x44>
 8008714:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008718:	059a      	lsls	r2, r3, #22
 800871a:	d4ef      	bmi.n	80086fc <__smakebuf_r+0x18>
 800871c:	f023 0303 	bic.w	r3, r3, #3
 8008720:	f043 0302 	orr.w	r3, r3, #2
 8008724:	81a3      	strh	r3, [r4, #12]
 8008726:	e7e3      	b.n	80086f0 <__smakebuf_r+0xc>
 8008728:	4b0d      	ldr	r3, [pc, #52]	; (8008760 <__smakebuf_r+0x7c>)
 800872a:	62b3      	str	r3, [r6, #40]	; 0x28
 800872c:	89a3      	ldrh	r3, [r4, #12]
 800872e:	6020      	str	r0, [r4, #0]
 8008730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008734:	81a3      	strh	r3, [r4, #12]
 8008736:	9b00      	ldr	r3, [sp, #0]
 8008738:	6163      	str	r3, [r4, #20]
 800873a:	9b01      	ldr	r3, [sp, #4]
 800873c:	6120      	str	r0, [r4, #16]
 800873e:	b15b      	cbz	r3, 8008758 <__smakebuf_r+0x74>
 8008740:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008744:	4630      	mov	r0, r6
 8008746:	f000 fcc9 	bl	80090dc <_isatty_r>
 800874a:	b128      	cbz	r0, 8008758 <__smakebuf_r+0x74>
 800874c:	89a3      	ldrh	r3, [r4, #12]
 800874e:	f023 0303 	bic.w	r3, r3, #3
 8008752:	f043 0301 	orr.w	r3, r3, #1
 8008756:	81a3      	strh	r3, [r4, #12]
 8008758:	89a0      	ldrh	r0, [r4, #12]
 800875a:	4305      	orrs	r5, r0
 800875c:	81a5      	strh	r5, [r4, #12]
 800875e:	e7cd      	b.n	80086fc <__smakebuf_r+0x18>
 8008760:	080060ad 	.word	0x080060ad

08008764 <memcpy>:
 8008764:	440a      	add	r2, r1
 8008766:	4291      	cmp	r1, r2
 8008768:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800876c:	d100      	bne.n	8008770 <memcpy+0xc>
 800876e:	4770      	bx	lr
 8008770:	b510      	push	{r4, lr}
 8008772:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008776:	f803 4f01 	strb.w	r4, [r3, #1]!
 800877a:	4291      	cmp	r1, r2
 800877c:	d1f9      	bne.n	8008772 <memcpy+0xe>
 800877e:	bd10      	pop	{r4, pc}

08008780 <memmove>:
 8008780:	4288      	cmp	r0, r1
 8008782:	b510      	push	{r4, lr}
 8008784:	eb01 0402 	add.w	r4, r1, r2
 8008788:	d902      	bls.n	8008790 <memmove+0x10>
 800878a:	4284      	cmp	r4, r0
 800878c:	4623      	mov	r3, r4
 800878e:	d807      	bhi.n	80087a0 <memmove+0x20>
 8008790:	1e43      	subs	r3, r0, #1
 8008792:	42a1      	cmp	r1, r4
 8008794:	d008      	beq.n	80087a8 <memmove+0x28>
 8008796:	f811 2b01 	ldrb.w	r2, [r1], #1
 800879a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800879e:	e7f8      	b.n	8008792 <memmove+0x12>
 80087a0:	4402      	add	r2, r0
 80087a2:	4601      	mov	r1, r0
 80087a4:	428a      	cmp	r2, r1
 80087a6:	d100      	bne.n	80087aa <memmove+0x2a>
 80087a8:	bd10      	pop	{r4, pc}
 80087aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80087ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80087b2:	e7f7      	b.n	80087a4 <memmove+0x24>

080087b4 <_realloc_r>:
 80087b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087b6:	4607      	mov	r7, r0
 80087b8:	4614      	mov	r4, r2
 80087ba:	460e      	mov	r6, r1
 80087bc:	b921      	cbnz	r1, 80087c8 <_realloc_r+0x14>
 80087be:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80087c2:	4611      	mov	r1, r2
 80087c4:	f7fd beea 	b.w	800659c <_malloc_r>
 80087c8:	b922      	cbnz	r2, 80087d4 <_realloc_r+0x20>
 80087ca:	f7fd fe97 	bl	80064fc <_free_r>
 80087ce:	4625      	mov	r5, r4
 80087d0:	4628      	mov	r0, r5
 80087d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087d4:	f000 fc92 	bl	80090fc <_malloc_usable_size_r>
 80087d8:	42a0      	cmp	r0, r4
 80087da:	d20f      	bcs.n	80087fc <_realloc_r+0x48>
 80087dc:	4621      	mov	r1, r4
 80087de:	4638      	mov	r0, r7
 80087e0:	f7fd fedc 	bl	800659c <_malloc_r>
 80087e4:	4605      	mov	r5, r0
 80087e6:	2800      	cmp	r0, #0
 80087e8:	d0f2      	beq.n	80087d0 <_realloc_r+0x1c>
 80087ea:	4631      	mov	r1, r6
 80087ec:	4622      	mov	r2, r4
 80087ee:	f7ff ffb9 	bl	8008764 <memcpy>
 80087f2:	4631      	mov	r1, r6
 80087f4:	4638      	mov	r0, r7
 80087f6:	f7fd fe81 	bl	80064fc <_free_r>
 80087fa:	e7e9      	b.n	80087d0 <_realloc_r+0x1c>
 80087fc:	4635      	mov	r5, r6
 80087fe:	e7e7      	b.n	80087d0 <_realloc_r+0x1c>

08008800 <_sungetc_r>:
 8008800:	b538      	push	{r3, r4, r5, lr}
 8008802:	1c4b      	adds	r3, r1, #1
 8008804:	4614      	mov	r4, r2
 8008806:	d103      	bne.n	8008810 <_sungetc_r+0x10>
 8008808:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800880c:	4628      	mov	r0, r5
 800880e:	bd38      	pop	{r3, r4, r5, pc}
 8008810:	8993      	ldrh	r3, [r2, #12]
 8008812:	f023 0320 	bic.w	r3, r3, #32
 8008816:	8193      	strh	r3, [r2, #12]
 8008818:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800881a:	6852      	ldr	r2, [r2, #4]
 800881c:	b2cd      	uxtb	r5, r1
 800881e:	b18b      	cbz	r3, 8008844 <_sungetc_r+0x44>
 8008820:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008822:	4293      	cmp	r3, r2
 8008824:	dd08      	ble.n	8008838 <_sungetc_r+0x38>
 8008826:	6823      	ldr	r3, [r4, #0]
 8008828:	1e5a      	subs	r2, r3, #1
 800882a:	6022      	str	r2, [r4, #0]
 800882c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008830:	6863      	ldr	r3, [r4, #4]
 8008832:	3301      	adds	r3, #1
 8008834:	6063      	str	r3, [r4, #4]
 8008836:	e7e9      	b.n	800880c <_sungetc_r+0xc>
 8008838:	4621      	mov	r1, r4
 800883a:	f000 fc03 	bl	8009044 <__submore>
 800883e:	2800      	cmp	r0, #0
 8008840:	d0f1      	beq.n	8008826 <_sungetc_r+0x26>
 8008842:	e7e1      	b.n	8008808 <_sungetc_r+0x8>
 8008844:	6921      	ldr	r1, [r4, #16]
 8008846:	6823      	ldr	r3, [r4, #0]
 8008848:	b151      	cbz	r1, 8008860 <_sungetc_r+0x60>
 800884a:	4299      	cmp	r1, r3
 800884c:	d208      	bcs.n	8008860 <_sungetc_r+0x60>
 800884e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008852:	42a9      	cmp	r1, r5
 8008854:	d104      	bne.n	8008860 <_sungetc_r+0x60>
 8008856:	3b01      	subs	r3, #1
 8008858:	3201      	adds	r2, #1
 800885a:	6023      	str	r3, [r4, #0]
 800885c:	6062      	str	r2, [r4, #4]
 800885e:	e7d5      	b.n	800880c <_sungetc_r+0xc>
 8008860:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8008864:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008868:	6363      	str	r3, [r4, #52]	; 0x34
 800886a:	2303      	movs	r3, #3
 800886c:	63a3      	str	r3, [r4, #56]	; 0x38
 800886e:	4623      	mov	r3, r4
 8008870:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008874:	6023      	str	r3, [r4, #0]
 8008876:	2301      	movs	r3, #1
 8008878:	e7dc      	b.n	8008834 <_sungetc_r+0x34>

0800887a <__ssrefill_r>:
 800887a:	b510      	push	{r4, lr}
 800887c:	460c      	mov	r4, r1
 800887e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008880:	b169      	cbz	r1, 800889e <__ssrefill_r+0x24>
 8008882:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008886:	4299      	cmp	r1, r3
 8008888:	d001      	beq.n	800888e <__ssrefill_r+0x14>
 800888a:	f7fd fe37 	bl	80064fc <_free_r>
 800888e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008890:	6063      	str	r3, [r4, #4]
 8008892:	2000      	movs	r0, #0
 8008894:	6360      	str	r0, [r4, #52]	; 0x34
 8008896:	b113      	cbz	r3, 800889e <__ssrefill_r+0x24>
 8008898:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800889a:	6023      	str	r3, [r4, #0]
 800889c:	bd10      	pop	{r4, pc}
 800889e:	6923      	ldr	r3, [r4, #16]
 80088a0:	6023      	str	r3, [r4, #0]
 80088a2:	2300      	movs	r3, #0
 80088a4:	6063      	str	r3, [r4, #4]
 80088a6:	89a3      	ldrh	r3, [r4, #12]
 80088a8:	f043 0320 	orr.w	r3, r3, #32
 80088ac:	81a3      	strh	r3, [r4, #12]
 80088ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80088b2:	e7f3      	b.n	800889c <__ssrefill_r+0x22>

080088b4 <__ssvfiscanf_r>:
 80088b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b8:	460c      	mov	r4, r1
 80088ba:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80088be:	2100      	movs	r1, #0
 80088c0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80088c4:	49b2      	ldr	r1, [pc, #712]	; (8008b90 <__ssvfiscanf_r+0x2dc>)
 80088c6:	91a0      	str	r1, [sp, #640]	; 0x280
 80088c8:	f10d 0804 	add.w	r8, sp, #4
 80088cc:	49b1      	ldr	r1, [pc, #708]	; (8008b94 <__ssvfiscanf_r+0x2e0>)
 80088ce:	4fb2      	ldr	r7, [pc, #712]	; (8008b98 <__ssvfiscanf_r+0x2e4>)
 80088d0:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8008b9c <__ssvfiscanf_r+0x2e8>
 80088d4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80088d8:	4606      	mov	r6, r0
 80088da:	91a1      	str	r1, [sp, #644]	; 0x284
 80088dc:	9300      	str	r3, [sp, #0]
 80088de:	f892 a000 	ldrb.w	sl, [r2]
 80088e2:	f1ba 0f00 	cmp.w	sl, #0
 80088e6:	f000 8151 	beq.w	8008b8c <__ssvfiscanf_r+0x2d8>
 80088ea:	f81a 3007 	ldrb.w	r3, [sl, r7]
 80088ee:	f013 0308 	ands.w	r3, r3, #8
 80088f2:	f102 0501 	add.w	r5, r2, #1
 80088f6:	d019      	beq.n	800892c <__ssvfiscanf_r+0x78>
 80088f8:	6863      	ldr	r3, [r4, #4]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	dd0f      	ble.n	800891e <__ssvfiscanf_r+0x6a>
 80088fe:	6823      	ldr	r3, [r4, #0]
 8008900:	781a      	ldrb	r2, [r3, #0]
 8008902:	5cba      	ldrb	r2, [r7, r2]
 8008904:	0712      	lsls	r2, r2, #28
 8008906:	d401      	bmi.n	800890c <__ssvfiscanf_r+0x58>
 8008908:	462a      	mov	r2, r5
 800890a:	e7e8      	b.n	80088de <__ssvfiscanf_r+0x2a>
 800890c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800890e:	3201      	adds	r2, #1
 8008910:	9245      	str	r2, [sp, #276]	; 0x114
 8008912:	6862      	ldr	r2, [r4, #4]
 8008914:	3301      	adds	r3, #1
 8008916:	3a01      	subs	r2, #1
 8008918:	6062      	str	r2, [r4, #4]
 800891a:	6023      	str	r3, [r4, #0]
 800891c:	e7ec      	b.n	80088f8 <__ssvfiscanf_r+0x44>
 800891e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008920:	4621      	mov	r1, r4
 8008922:	4630      	mov	r0, r6
 8008924:	4798      	blx	r3
 8008926:	2800      	cmp	r0, #0
 8008928:	d0e9      	beq.n	80088fe <__ssvfiscanf_r+0x4a>
 800892a:	e7ed      	b.n	8008908 <__ssvfiscanf_r+0x54>
 800892c:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8008930:	f040 8083 	bne.w	8008a3a <__ssvfiscanf_r+0x186>
 8008934:	9341      	str	r3, [sp, #260]	; 0x104
 8008936:	9343      	str	r3, [sp, #268]	; 0x10c
 8008938:	7853      	ldrb	r3, [r2, #1]
 800893a:	2b2a      	cmp	r3, #42	; 0x2a
 800893c:	bf02      	ittt	eq
 800893e:	2310      	moveq	r3, #16
 8008940:	1c95      	addeq	r5, r2, #2
 8008942:	9341      	streq	r3, [sp, #260]	; 0x104
 8008944:	220a      	movs	r2, #10
 8008946:	46ab      	mov	fp, r5
 8008948:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800894c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8008950:	2b09      	cmp	r3, #9
 8008952:	d91d      	bls.n	8008990 <__ssvfiscanf_r+0xdc>
 8008954:	4891      	ldr	r0, [pc, #580]	; (8008b9c <__ssvfiscanf_r+0x2e8>)
 8008956:	2203      	movs	r2, #3
 8008958:	f7f7 fc5a 	bl	8000210 <memchr>
 800895c:	b140      	cbz	r0, 8008970 <__ssvfiscanf_r+0xbc>
 800895e:	2301      	movs	r3, #1
 8008960:	eba0 0009 	sub.w	r0, r0, r9
 8008964:	fa03 f000 	lsl.w	r0, r3, r0
 8008968:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800896a:	4318      	orrs	r0, r3
 800896c:	9041      	str	r0, [sp, #260]	; 0x104
 800896e:	465d      	mov	r5, fp
 8008970:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008974:	2b78      	cmp	r3, #120	; 0x78
 8008976:	d806      	bhi.n	8008986 <__ssvfiscanf_r+0xd2>
 8008978:	2b57      	cmp	r3, #87	; 0x57
 800897a:	d810      	bhi.n	800899e <__ssvfiscanf_r+0xea>
 800897c:	2b25      	cmp	r3, #37	; 0x25
 800897e:	d05c      	beq.n	8008a3a <__ssvfiscanf_r+0x186>
 8008980:	d856      	bhi.n	8008a30 <__ssvfiscanf_r+0x17c>
 8008982:	2b00      	cmp	r3, #0
 8008984:	d074      	beq.n	8008a70 <__ssvfiscanf_r+0x1bc>
 8008986:	2303      	movs	r3, #3
 8008988:	9347      	str	r3, [sp, #284]	; 0x11c
 800898a:	230a      	movs	r3, #10
 800898c:	9342      	str	r3, [sp, #264]	; 0x108
 800898e:	e081      	b.n	8008a94 <__ssvfiscanf_r+0x1e0>
 8008990:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8008992:	fb02 1303 	mla	r3, r2, r3, r1
 8008996:	3b30      	subs	r3, #48	; 0x30
 8008998:	9343      	str	r3, [sp, #268]	; 0x10c
 800899a:	465d      	mov	r5, fp
 800899c:	e7d3      	b.n	8008946 <__ssvfiscanf_r+0x92>
 800899e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80089a2:	2a20      	cmp	r2, #32
 80089a4:	d8ef      	bhi.n	8008986 <__ssvfiscanf_r+0xd2>
 80089a6:	a101      	add	r1, pc, #4	; (adr r1, 80089ac <__ssvfiscanf_r+0xf8>)
 80089a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80089ac:	08008a7f 	.word	0x08008a7f
 80089b0:	08008987 	.word	0x08008987
 80089b4:	08008987 	.word	0x08008987
 80089b8:	08008add 	.word	0x08008add
 80089bc:	08008987 	.word	0x08008987
 80089c0:	08008987 	.word	0x08008987
 80089c4:	08008987 	.word	0x08008987
 80089c8:	08008987 	.word	0x08008987
 80089cc:	08008987 	.word	0x08008987
 80089d0:	08008987 	.word	0x08008987
 80089d4:	08008987 	.word	0x08008987
 80089d8:	08008af3 	.word	0x08008af3
 80089dc:	08008ac9 	.word	0x08008ac9
 80089e0:	08008a37 	.word	0x08008a37
 80089e4:	08008a37 	.word	0x08008a37
 80089e8:	08008a37 	.word	0x08008a37
 80089ec:	08008987 	.word	0x08008987
 80089f0:	08008acd 	.word	0x08008acd
 80089f4:	08008987 	.word	0x08008987
 80089f8:	08008987 	.word	0x08008987
 80089fc:	08008987 	.word	0x08008987
 8008a00:	08008987 	.word	0x08008987
 8008a04:	08008b03 	.word	0x08008b03
 8008a08:	08008ad5 	.word	0x08008ad5
 8008a0c:	08008a77 	.word	0x08008a77
 8008a10:	08008987 	.word	0x08008987
 8008a14:	08008987 	.word	0x08008987
 8008a18:	08008aff 	.word	0x08008aff
 8008a1c:	08008987 	.word	0x08008987
 8008a20:	08008ac9 	.word	0x08008ac9
 8008a24:	08008987 	.word	0x08008987
 8008a28:	08008987 	.word	0x08008987
 8008a2c:	08008a7f 	.word	0x08008a7f
 8008a30:	3b45      	subs	r3, #69	; 0x45
 8008a32:	2b02      	cmp	r3, #2
 8008a34:	d8a7      	bhi.n	8008986 <__ssvfiscanf_r+0xd2>
 8008a36:	2305      	movs	r3, #5
 8008a38:	e02b      	b.n	8008a92 <__ssvfiscanf_r+0x1de>
 8008a3a:	6863      	ldr	r3, [r4, #4]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	dd0d      	ble.n	8008a5c <__ssvfiscanf_r+0x1a8>
 8008a40:	6823      	ldr	r3, [r4, #0]
 8008a42:	781a      	ldrb	r2, [r3, #0]
 8008a44:	4552      	cmp	r2, sl
 8008a46:	f040 80a1 	bne.w	8008b8c <__ssvfiscanf_r+0x2d8>
 8008a4a:	3301      	adds	r3, #1
 8008a4c:	6862      	ldr	r2, [r4, #4]
 8008a4e:	6023      	str	r3, [r4, #0]
 8008a50:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8008a52:	3a01      	subs	r2, #1
 8008a54:	3301      	adds	r3, #1
 8008a56:	6062      	str	r2, [r4, #4]
 8008a58:	9345      	str	r3, [sp, #276]	; 0x114
 8008a5a:	e755      	b.n	8008908 <__ssvfiscanf_r+0x54>
 8008a5c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008a5e:	4621      	mov	r1, r4
 8008a60:	4630      	mov	r0, r6
 8008a62:	4798      	blx	r3
 8008a64:	2800      	cmp	r0, #0
 8008a66:	d0eb      	beq.n	8008a40 <__ssvfiscanf_r+0x18c>
 8008a68:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008a6a:	2800      	cmp	r0, #0
 8008a6c:	f040 8084 	bne.w	8008b78 <__ssvfiscanf_r+0x2c4>
 8008a70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a74:	e086      	b.n	8008b84 <__ssvfiscanf_r+0x2d0>
 8008a76:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008a78:	f042 0220 	orr.w	r2, r2, #32
 8008a7c:	9241      	str	r2, [sp, #260]	; 0x104
 8008a7e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008a80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a84:	9241      	str	r2, [sp, #260]	; 0x104
 8008a86:	2210      	movs	r2, #16
 8008a88:	2b6f      	cmp	r3, #111	; 0x6f
 8008a8a:	9242      	str	r2, [sp, #264]	; 0x108
 8008a8c:	bf34      	ite	cc
 8008a8e:	2303      	movcc	r3, #3
 8008a90:	2304      	movcs	r3, #4
 8008a92:	9347      	str	r3, [sp, #284]	; 0x11c
 8008a94:	6863      	ldr	r3, [r4, #4]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	dd41      	ble.n	8008b1e <__ssvfiscanf_r+0x26a>
 8008a9a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008a9c:	0659      	lsls	r1, r3, #25
 8008a9e:	d404      	bmi.n	8008aaa <__ssvfiscanf_r+0x1f6>
 8008aa0:	6823      	ldr	r3, [r4, #0]
 8008aa2:	781a      	ldrb	r2, [r3, #0]
 8008aa4:	5cba      	ldrb	r2, [r7, r2]
 8008aa6:	0712      	lsls	r2, r2, #28
 8008aa8:	d440      	bmi.n	8008b2c <__ssvfiscanf_r+0x278>
 8008aaa:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8008aac:	2b02      	cmp	r3, #2
 8008aae:	dc4f      	bgt.n	8008b50 <__ssvfiscanf_r+0x29c>
 8008ab0:	466b      	mov	r3, sp
 8008ab2:	4622      	mov	r2, r4
 8008ab4:	a941      	add	r1, sp, #260	; 0x104
 8008ab6:	4630      	mov	r0, r6
 8008ab8:	f000 f874 	bl	8008ba4 <_scanf_chars>
 8008abc:	2801      	cmp	r0, #1
 8008abe:	d065      	beq.n	8008b8c <__ssvfiscanf_r+0x2d8>
 8008ac0:	2802      	cmp	r0, #2
 8008ac2:	f47f af21 	bne.w	8008908 <__ssvfiscanf_r+0x54>
 8008ac6:	e7cf      	b.n	8008a68 <__ssvfiscanf_r+0x1b4>
 8008ac8:	220a      	movs	r2, #10
 8008aca:	e7dd      	b.n	8008a88 <__ssvfiscanf_r+0x1d4>
 8008acc:	2300      	movs	r3, #0
 8008ace:	9342      	str	r3, [sp, #264]	; 0x108
 8008ad0:	2303      	movs	r3, #3
 8008ad2:	e7de      	b.n	8008a92 <__ssvfiscanf_r+0x1de>
 8008ad4:	2308      	movs	r3, #8
 8008ad6:	9342      	str	r3, [sp, #264]	; 0x108
 8008ad8:	2304      	movs	r3, #4
 8008ada:	e7da      	b.n	8008a92 <__ssvfiscanf_r+0x1de>
 8008adc:	4629      	mov	r1, r5
 8008ade:	4640      	mov	r0, r8
 8008ae0:	f000 f9ac 	bl	8008e3c <__sccl>
 8008ae4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008ae6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008aea:	9341      	str	r3, [sp, #260]	; 0x104
 8008aec:	4605      	mov	r5, r0
 8008aee:	2301      	movs	r3, #1
 8008af0:	e7cf      	b.n	8008a92 <__ssvfiscanf_r+0x1de>
 8008af2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008af4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008af8:	9341      	str	r3, [sp, #260]	; 0x104
 8008afa:	2300      	movs	r3, #0
 8008afc:	e7c9      	b.n	8008a92 <__ssvfiscanf_r+0x1de>
 8008afe:	2302      	movs	r3, #2
 8008b00:	e7c7      	b.n	8008a92 <__ssvfiscanf_r+0x1de>
 8008b02:	9841      	ldr	r0, [sp, #260]	; 0x104
 8008b04:	06c3      	lsls	r3, r0, #27
 8008b06:	f53f aeff 	bmi.w	8008908 <__ssvfiscanf_r+0x54>
 8008b0a:	9b00      	ldr	r3, [sp, #0]
 8008b0c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008b0e:	1d19      	adds	r1, r3, #4
 8008b10:	9100      	str	r1, [sp, #0]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	07c0      	lsls	r0, r0, #31
 8008b16:	bf4c      	ite	mi
 8008b18:	801a      	strhmi	r2, [r3, #0]
 8008b1a:	601a      	strpl	r2, [r3, #0]
 8008b1c:	e6f4      	b.n	8008908 <__ssvfiscanf_r+0x54>
 8008b1e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008b20:	4621      	mov	r1, r4
 8008b22:	4630      	mov	r0, r6
 8008b24:	4798      	blx	r3
 8008b26:	2800      	cmp	r0, #0
 8008b28:	d0b7      	beq.n	8008a9a <__ssvfiscanf_r+0x1e6>
 8008b2a:	e79d      	b.n	8008a68 <__ssvfiscanf_r+0x1b4>
 8008b2c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008b2e:	3201      	adds	r2, #1
 8008b30:	9245      	str	r2, [sp, #276]	; 0x114
 8008b32:	6862      	ldr	r2, [r4, #4]
 8008b34:	3a01      	subs	r2, #1
 8008b36:	2a00      	cmp	r2, #0
 8008b38:	6062      	str	r2, [r4, #4]
 8008b3a:	dd02      	ble.n	8008b42 <__ssvfiscanf_r+0x28e>
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	6023      	str	r3, [r4, #0]
 8008b40:	e7ae      	b.n	8008aa0 <__ssvfiscanf_r+0x1ec>
 8008b42:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008b44:	4621      	mov	r1, r4
 8008b46:	4630      	mov	r0, r6
 8008b48:	4798      	blx	r3
 8008b4a:	2800      	cmp	r0, #0
 8008b4c:	d0a8      	beq.n	8008aa0 <__ssvfiscanf_r+0x1ec>
 8008b4e:	e78b      	b.n	8008a68 <__ssvfiscanf_r+0x1b4>
 8008b50:	2b04      	cmp	r3, #4
 8008b52:	dc06      	bgt.n	8008b62 <__ssvfiscanf_r+0x2ae>
 8008b54:	466b      	mov	r3, sp
 8008b56:	4622      	mov	r2, r4
 8008b58:	a941      	add	r1, sp, #260	; 0x104
 8008b5a:	4630      	mov	r0, r6
 8008b5c:	f000 f87a 	bl	8008c54 <_scanf_i>
 8008b60:	e7ac      	b.n	8008abc <__ssvfiscanf_r+0x208>
 8008b62:	4b0f      	ldr	r3, [pc, #60]	; (8008ba0 <__ssvfiscanf_r+0x2ec>)
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	f43f aecf 	beq.w	8008908 <__ssvfiscanf_r+0x54>
 8008b6a:	466b      	mov	r3, sp
 8008b6c:	4622      	mov	r2, r4
 8008b6e:	a941      	add	r1, sp, #260	; 0x104
 8008b70:	4630      	mov	r0, r6
 8008b72:	f3af 8000 	nop.w
 8008b76:	e7a1      	b.n	8008abc <__ssvfiscanf_r+0x208>
 8008b78:	89a3      	ldrh	r3, [r4, #12]
 8008b7a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008b7e:	bf18      	it	ne
 8008b80:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8008b84:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8008b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b8c:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008b8e:	e7f9      	b.n	8008b84 <__ssvfiscanf_r+0x2d0>
 8008b90:	08008801 	.word	0x08008801
 8008b94:	0800887b 	.word	0x0800887b
 8008b98:	0800a6a1 	.word	0x0800a6a1
 8008b9c:	0800a7b1 	.word	0x0800a7b1
 8008ba0:	00000000 	.word	0x00000000

08008ba4 <_scanf_chars>:
 8008ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ba8:	4615      	mov	r5, r2
 8008baa:	688a      	ldr	r2, [r1, #8]
 8008bac:	4680      	mov	r8, r0
 8008bae:	460c      	mov	r4, r1
 8008bb0:	b932      	cbnz	r2, 8008bc0 <_scanf_chars+0x1c>
 8008bb2:	698a      	ldr	r2, [r1, #24]
 8008bb4:	2a00      	cmp	r2, #0
 8008bb6:	bf0c      	ite	eq
 8008bb8:	2201      	moveq	r2, #1
 8008bba:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 8008bbe:	608a      	str	r2, [r1, #8]
 8008bc0:	6822      	ldr	r2, [r4, #0]
 8008bc2:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8008c50 <_scanf_chars+0xac>
 8008bc6:	06d1      	lsls	r1, r2, #27
 8008bc8:	bf5f      	itttt	pl
 8008bca:	681a      	ldrpl	r2, [r3, #0]
 8008bcc:	1d11      	addpl	r1, r2, #4
 8008bce:	6019      	strpl	r1, [r3, #0]
 8008bd0:	6816      	ldrpl	r6, [r2, #0]
 8008bd2:	2700      	movs	r7, #0
 8008bd4:	69a0      	ldr	r0, [r4, #24]
 8008bd6:	b188      	cbz	r0, 8008bfc <_scanf_chars+0x58>
 8008bd8:	2801      	cmp	r0, #1
 8008bda:	d107      	bne.n	8008bec <_scanf_chars+0x48>
 8008bdc:	682b      	ldr	r3, [r5, #0]
 8008bde:	781a      	ldrb	r2, [r3, #0]
 8008be0:	6963      	ldr	r3, [r4, #20]
 8008be2:	5c9b      	ldrb	r3, [r3, r2]
 8008be4:	b953      	cbnz	r3, 8008bfc <_scanf_chars+0x58>
 8008be6:	bb27      	cbnz	r7, 8008c32 <_scanf_chars+0x8e>
 8008be8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bec:	2802      	cmp	r0, #2
 8008bee:	d120      	bne.n	8008c32 <_scanf_chars+0x8e>
 8008bf0:	682b      	ldr	r3, [r5, #0]
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	f813 3009 	ldrb.w	r3, [r3, r9]
 8008bf8:	071b      	lsls	r3, r3, #28
 8008bfa:	d41a      	bmi.n	8008c32 <_scanf_chars+0x8e>
 8008bfc:	6823      	ldr	r3, [r4, #0]
 8008bfe:	06da      	lsls	r2, r3, #27
 8008c00:	bf5e      	ittt	pl
 8008c02:	682b      	ldrpl	r3, [r5, #0]
 8008c04:	781b      	ldrbpl	r3, [r3, #0]
 8008c06:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008c0a:	682a      	ldr	r2, [r5, #0]
 8008c0c:	686b      	ldr	r3, [r5, #4]
 8008c0e:	3201      	adds	r2, #1
 8008c10:	602a      	str	r2, [r5, #0]
 8008c12:	68a2      	ldr	r2, [r4, #8]
 8008c14:	3b01      	subs	r3, #1
 8008c16:	3a01      	subs	r2, #1
 8008c18:	606b      	str	r3, [r5, #4]
 8008c1a:	3701      	adds	r7, #1
 8008c1c:	60a2      	str	r2, [r4, #8]
 8008c1e:	b142      	cbz	r2, 8008c32 <_scanf_chars+0x8e>
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	dcd7      	bgt.n	8008bd4 <_scanf_chars+0x30>
 8008c24:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008c28:	4629      	mov	r1, r5
 8008c2a:	4640      	mov	r0, r8
 8008c2c:	4798      	blx	r3
 8008c2e:	2800      	cmp	r0, #0
 8008c30:	d0d0      	beq.n	8008bd4 <_scanf_chars+0x30>
 8008c32:	6823      	ldr	r3, [r4, #0]
 8008c34:	f013 0310 	ands.w	r3, r3, #16
 8008c38:	d105      	bne.n	8008c46 <_scanf_chars+0xa2>
 8008c3a:	68e2      	ldr	r2, [r4, #12]
 8008c3c:	3201      	adds	r2, #1
 8008c3e:	60e2      	str	r2, [r4, #12]
 8008c40:	69a2      	ldr	r2, [r4, #24]
 8008c42:	b102      	cbz	r2, 8008c46 <_scanf_chars+0xa2>
 8008c44:	7033      	strb	r3, [r6, #0]
 8008c46:	6923      	ldr	r3, [r4, #16]
 8008c48:	441f      	add	r7, r3
 8008c4a:	6127      	str	r7, [r4, #16]
 8008c4c:	2000      	movs	r0, #0
 8008c4e:	e7cb      	b.n	8008be8 <_scanf_chars+0x44>
 8008c50:	0800a6a1 	.word	0x0800a6a1

08008c54 <_scanf_i>:
 8008c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c58:	4698      	mov	r8, r3
 8008c5a:	4b74      	ldr	r3, [pc, #464]	; (8008e2c <_scanf_i+0x1d8>)
 8008c5c:	460c      	mov	r4, r1
 8008c5e:	4682      	mov	sl, r0
 8008c60:	4616      	mov	r6, r2
 8008c62:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008c66:	b087      	sub	sp, #28
 8008c68:	ab03      	add	r3, sp, #12
 8008c6a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008c6e:	4b70      	ldr	r3, [pc, #448]	; (8008e30 <_scanf_i+0x1dc>)
 8008c70:	69a1      	ldr	r1, [r4, #24]
 8008c72:	4a70      	ldr	r2, [pc, #448]	; (8008e34 <_scanf_i+0x1e0>)
 8008c74:	2903      	cmp	r1, #3
 8008c76:	bf18      	it	ne
 8008c78:	461a      	movne	r2, r3
 8008c7a:	68a3      	ldr	r3, [r4, #8]
 8008c7c:	9201      	str	r2, [sp, #4]
 8008c7e:	1e5a      	subs	r2, r3, #1
 8008c80:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008c84:	bf88      	it	hi
 8008c86:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008c8a:	4627      	mov	r7, r4
 8008c8c:	bf82      	ittt	hi
 8008c8e:	eb03 0905 	addhi.w	r9, r3, r5
 8008c92:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008c96:	60a3      	strhi	r3, [r4, #8]
 8008c98:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008c9c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8008ca0:	bf98      	it	ls
 8008ca2:	f04f 0900 	movls.w	r9, #0
 8008ca6:	6023      	str	r3, [r4, #0]
 8008ca8:	463d      	mov	r5, r7
 8008caa:	f04f 0b00 	mov.w	fp, #0
 8008cae:	6831      	ldr	r1, [r6, #0]
 8008cb0:	ab03      	add	r3, sp, #12
 8008cb2:	7809      	ldrb	r1, [r1, #0]
 8008cb4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008cb8:	2202      	movs	r2, #2
 8008cba:	f7f7 faa9 	bl	8000210 <memchr>
 8008cbe:	b328      	cbz	r0, 8008d0c <_scanf_i+0xb8>
 8008cc0:	f1bb 0f01 	cmp.w	fp, #1
 8008cc4:	d159      	bne.n	8008d7a <_scanf_i+0x126>
 8008cc6:	6862      	ldr	r2, [r4, #4]
 8008cc8:	b92a      	cbnz	r2, 8008cd6 <_scanf_i+0x82>
 8008cca:	6822      	ldr	r2, [r4, #0]
 8008ccc:	2308      	movs	r3, #8
 8008cce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008cd2:	6063      	str	r3, [r4, #4]
 8008cd4:	6022      	str	r2, [r4, #0]
 8008cd6:	6822      	ldr	r2, [r4, #0]
 8008cd8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8008cdc:	6022      	str	r2, [r4, #0]
 8008cde:	68a2      	ldr	r2, [r4, #8]
 8008ce0:	1e51      	subs	r1, r2, #1
 8008ce2:	60a1      	str	r1, [r4, #8]
 8008ce4:	b192      	cbz	r2, 8008d0c <_scanf_i+0xb8>
 8008ce6:	6832      	ldr	r2, [r6, #0]
 8008ce8:	1c51      	adds	r1, r2, #1
 8008cea:	6031      	str	r1, [r6, #0]
 8008cec:	7812      	ldrb	r2, [r2, #0]
 8008cee:	f805 2b01 	strb.w	r2, [r5], #1
 8008cf2:	6872      	ldr	r2, [r6, #4]
 8008cf4:	3a01      	subs	r2, #1
 8008cf6:	2a00      	cmp	r2, #0
 8008cf8:	6072      	str	r2, [r6, #4]
 8008cfa:	dc07      	bgt.n	8008d0c <_scanf_i+0xb8>
 8008cfc:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8008d00:	4631      	mov	r1, r6
 8008d02:	4650      	mov	r0, sl
 8008d04:	4790      	blx	r2
 8008d06:	2800      	cmp	r0, #0
 8008d08:	f040 8085 	bne.w	8008e16 <_scanf_i+0x1c2>
 8008d0c:	f10b 0b01 	add.w	fp, fp, #1
 8008d10:	f1bb 0f03 	cmp.w	fp, #3
 8008d14:	d1cb      	bne.n	8008cae <_scanf_i+0x5a>
 8008d16:	6863      	ldr	r3, [r4, #4]
 8008d18:	b90b      	cbnz	r3, 8008d1e <_scanf_i+0xca>
 8008d1a:	230a      	movs	r3, #10
 8008d1c:	6063      	str	r3, [r4, #4]
 8008d1e:	6863      	ldr	r3, [r4, #4]
 8008d20:	4945      	ldr	r1, [pc, #276]	; (8008e38 <_scanf_i+0x1e4>)
 8008d22:	6960      	ldr	r0, [r4, #20]
 8008d24:	1ac9      	subs	r1, r1, r3
 8008d26:	f000 f889 	bl	8008e3c <__sccl>
 8008d2a:	f04f 0b00 	mov.w	fp, #0
 8008d2e:	68a3      	ldr	r3, [r4, #8]
 8008d30:	6822      	ldr	r2, [r4, #0]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d03d      	beq.n	8008db2 <_scanf_i+0x15e>
 8008d36:	6831      	ldr	r1, [r6, #0]
 8008d38:	6960      	ldr	r0, [r4, #20]
 8008d3a:	f891 c000 	ldrb.w	ip, [r1]
 8008d3e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008d42:	2800      	cmp	r0, #0
 8008d44:	d035      	beq.n	8008db2 <_scanf_i+0x15e>
 8008d46:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8008d4a:	d124      	bne.n	8008d96 <_scanf_i+0x142>
 8008d4c:	0510      	lsls	r0, r2, #20
 8008d4e:	d522      	bpl.n	8008d96 <_scanf_i+0x142>
 8008d50:	f10b 0b01 	add.w	fp, fp, #1
 8008d54:	f1b9 0f00 	cmp.w	r9, #0
 8008d58:	d003      	beq.n	8008d62 <_scanf_i+0x10e>
 8008d5a:	3301      	adds	r3, #1
 8008d5c:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8008d60:	60a3      	str	r3, [r4, #8]
 8008d62:	6873      	ldr	r3, [r6, #4]
 8008d64:	3b01      	subs	r3, #1
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	6073      	str	r3, [r6, #4]
 8008d6a:	dd1b      	ble.n	8008da4 <_scanf_i+0x150>
 8008d6c:	6833      	ldr	r3, [r6, #0]
 8008d6e:	3301      	adds	r3, #1
 8008d70:	6033      	str	r3, [r6, #0]
 8008d72:	68a3      	ldr	r3, [r4, #8]
 8008d74:	3b01      	subs	r3, #1
 8008d76:	60a3      	str	r3, [r4, #8]
 8008d78:	e7d9      	b.n	8008d2e <_scanf_i+0xda>
 8008d7a:	f1bb 0f02 	cmp.w	fp, #2
 8008d7e:	d1ae      	bne.n	8008cde <_scanf_i+0x8a>
 8008d80:	6822      	ldr	r2, [r4, #0]
 8008d82:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8008d86:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008d8a:	d1bf      	bne.n	8008d0c <_scanf_i+0xb8>
 8008d8c:	2310      	movs	r3, #16
 8008d8e:	6063      	str	r3, [r4, #4]
 8008d90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d94:	e7a2      	b.n	8008cdc <_scanf_i+0x88>
 8008d96:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8008d9a:	6022      	str	r2, [r4, #0]
 8008d9c:	780b      	ldrb	r3, [r1, #0]
 8008d9e:	f805 3b01 	strb.w	r3, [r5], #1
 8008da2:	e7de      	b.n	8008d62 <_scanf_i+0x10e>
 8008da4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008da8:	4631      	mov	r1, r6
 8008daa:	4650      	mov	r0, sl
 8008dac:	4798      	blx	r3
 8008dae:	2800      	cmp	r0, #0
 8008db0:	d0df      	beq.n	8008d72 <_scanf_i+0x11e>
 8008db2:	6823      	ldr	r3, [r4, #0]
 8008db4:	05d9      	lsls	r1, r3, #23
 8008db6:	d50d      	bpl.n	8008dd4 <_scanf_i+0x180>
 8008db8:	42bd      	cmp	r5, r7
 8008dba:	d909      	bls.n	8008dd0 <_scanf_i+0x17c>
 8008dbc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008dc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008dc4:	4632      	mov	r2, r6
 8008dc6:	4650      	mov	r0, sl
 8008dc8:	4798      	blx	r3
 8008dca:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8008dce:	464d      	mov	r5, r9
 8008dd0:	42bd      	cmp	r5, r7
 8008dd2:	d028      	beq.n	8008e26 <_scanf_i+0x1d2>
 8008dd4:	6822      	ldr	r2, [r4, #0]
 8008dd6:	f012 0210 	ands.w	r2, r2, #16
 8008dda:	d113      	bne.n	8008e04 <_scanf_i+0x1b0>
 8008ddc:	702a      	strb	r2, [r5, #0]
 8008dde:	6863      	ldr	r3, [r4, #4]
 8008de0:	9e01      	ldr	r6, [sp, #4]
 8008de2:	4639      	mov	r1, r7
 8008de4:	4650      	mov	r0, sl
 8008de6:	47b0      	blx	r6
 8008de8:	f8d8 3000 	ldr.w	r3, [r8]
 8008dec:	6821      	ldr	r1, [r4, #0]
 8008dee:	1d1a      	adds	r2, r3, #4
 8008df0:	f8c8 2000 	str.w	r2, [r8]
 8008df4:	f011 0f20 	tst.w	r1, #32
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	d00f      	beq.n	8008e1c <_scanf_i+0x1c8>
 8008dfc:	6018      	str	r0, [r3, #0]
 8008dfe:	68e3      	ldr	r3, [r4, #12]
 8008e00:	3301      	adds	r3, #1
 8008e02:	60e3      	str	r3, [r4, #12]
 8008e04:	1bed      	subs	r5, r5, r7
 8008e06:	44ab      	add	fp, r5
 8008e08:	6925      	ldr	r5, [r4, #16]
 8008e0a:	445d      	add	r5, fp
 8008e0c:	6125      	str	r5, [r4, #16]
 8008e0e:	2000      	movs	r0, #0
 8008e10:	b007      	add	sp, #28
 8008e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e16:	f04f 0b00 	mov.w	fp, #0
 8008e1a:	e7ca      	b.n	8008db2 <_scanf_i+0x15e>
 8008e1c:	07ca      	lsls	r2, r1, #31
 8008e1e:	bf4c      	ite	mi
 8008e20:	8018      	strhmi	r0, [r3, #0]
 8008e22:	6018      	strpl	r0, [r3, #0]
 8008e24:	e7eb      	b.n	8008dfe <_scanf_i+0x1aa>
 8008e26:	2001      	movs	r0, #1
 8008e28:	e7f2      	b.n	8008e10 <_scanf_i+0x1bc>
 8008e2a:	bf00      	nop
 8008e2c:	0800a240 	.word	0x0800a240
 8008e30:	080072d9 	.word	0x080072d9
 8008e34:	08009041 	.word	0x08009041
 8008e38:	0800a7f7 	.word	0x0800a7f7

08008e3c <__sccl>:
 8008e3c:	b570      	push	{r4, r5, r6, lr}
 8008e3e:	780b      	ldrb	r3, [r1, #0]
 8008e40:	4604      	mov	r4, r0
 8008e42:	2b5e      	cmp	r3, #94	; 0x5e
 8008e44:	bf0b      	itete	eq
 8008e46:	784b      	ldrbeq	r3, [r1, #1]
 8008e48:	1c48      	addne	r0, r1, #1
 8008e4a:	1c88      	addeq	r0, r1, #2
 8008e4c:	2200      	movne	r2, #0
 8008e4e:	bf08      	it	eq
 8008e50:	2201      	moveq	r2, #1
 8008e52:	1e61      	subs	r1, r4, #1
 8008e54:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8008e58:	f801 2f01 	strb.w	r2, [r1, #1]!
 8008e5c:	42a9      	cmp	r1, r5
 8008e5e:	d1fb      	bne.n	8008e58 <__sccl+0x1c>
 8008e60:	b90b      	cbnz	r3, 8008e66 <__sccl+0x2a>
 8008e62:	3801      	subs	r0, #1
 8008e64:	bd70      	pop	{r4, r5, r6, pc}
 8008e66:	f082 0101 	eor.w	r1, r2, #1
 8008e6a:	54e1      	strb	r1, [r4, r3]
 8008e6c:	1c42      	adds	r2, r0, #1
 8008e6e:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8008e72:	2d2d      	cmp	r5, #45	; 0x2d
 8008e74:	f102 36ff 	add.w	r6, r2, #4294967295	; 0xffffffff
 8008e78:	4610      	mov	r0, r2
 8008e7a:	d006      	beq.n	8008e8a <__sccl+0x4e>
 8008e7c:	2d5d      	cmp	r5, #93	; 0x5d
 8008e7e:	d0f1      	beq.n	8008e64 <__sccl+0x28>
 8008e80:	b90d      	cbnz	r5, 8008e86 <__sccl+0x4a>
 8008e82:	4630      	mov	r0, r6
 8008e84:	e7ee      	b.n	8008e64 <__sccl+0x28>
 8008e86:	462b      	mov	r3, r5
 8008e88:	e7ef      	b.n	8008e6a <__sccl+0x2e>
 8008e8a:	7816      	ldrb	r6, [r2, #0]
 8008e8c:	2e5d      	cmp	r6, #93	; 0x5d
 8008e8e:	d0fa      	beq.n	8008e86 <__sccl+0x4a>
 8008e90:	42b3      	cmp	r3, r6
 8008e92:	dcf8      	bgt.n	8008e86 <__sccl+0x4a>
 8008e94:	4618      	mov	r0, r3
 8008e96:	3001      	adds	r0, #1
 8008e98:	4286      	cmp	r6, r0
 8008e9a:	5421      	strb	r1, [r4, r0]
 8008e9c:	dcfb      	bgt.n	8008e96 <__sccl+0x5a>
 8008e9e:	43d8      	mvns	r0, r3
 8008ea0:	4430      	add	r0, r6
 8008ea2:	1c5d      	adds	r5, r3, #1
 8008ea4:	42b3      	cmp	r3, r6
 8008ea6:	bfa8      	it	ge
 8008ea8:	2000      	movge	r0, #0
 8008eaa:	182b      	adds	r3, r5, r0
 8008eac:	3202      	adds	r2, #2
 8008eae:	e7de      	b.n	8008e6e <__sccl+0x32>

08008eb0 <_raise_r>:
 8008eb0:	291f      	cmp	r1, #31
 8008eb2:	b538      	push	{r3, r4, r5, lr}
 8008eb4:	4604      	mov	r4, r0
 8008eb6:	460d      	mov	r5, r1
 8008eb8:	d904      	bls.n	8008ec4 <_raise_r+0x14>
 8008eba:	2316      	movs	r3, #22
 8008ebc:	6003      	str	r3, [r0, #0]
 8008ebe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ec2:	bd38      	pop	{r3, r4, r5, pc}
 8008ec4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008ec6:	b112      	cbz	r2, 8008ece <_raise_r+0x1e>
 8008ec8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ecc:	b94b      	cbnz	r3, 8008ee2 <_raise_r+0x32>
 8008ece:	4620      	mov	r0, r4
 8008ed0:	f000 f830 	bl	8008f34 <_getpid_r>
 8008ed4:	462a      	mov	r2, r5
 8008ed6:	4601      	mov	r1, r0
 8008ed8:	4620      	mov	r0, r4
 8008eda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ede:	f000 b817 	b.w	8008f10 <_kill_r>
 8008ee2:	2b01      	cmp	r3, #1
 8008ee4:	d00a      	beq.n	8008efc <_raise_r+0x4c>
 8008ee6:	1c59      	adds	r1, r3, #1
 8008ee8:	d103      	bne.n	8008ef2 <_raise_r+0x42>
 8008eea:	2316      	movs	r3, #22
 8008eec:	6003      	str	r3, [r0, #0]
 8008eee:	2001      	movs	r0, #1
 8008ef0:	e7e7      	b.n	8008ec2 <_raise_r+0x12>
 8008ef2:	2400      	movs	r4, #0
 8008ef4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008ef8:	4628      	mov	r0, r5
 8008efa:	4798      	blx	r3
 8008efc:	2000      	movs	r0, #0
 8008efe:	e7e0      	b.n	8008ec2 <_raise_r+0x12>

08008f00 <raise>:
 8008f00:	4b02      	ldr	r3, [pc, #8]	; (8008f0c <raise+0xc>)
 8008f02:	4601      	mov	r1, r0
 8008f04:	6818      	ldr	r0, [r3, #0]
 8008f06:	f7ff bfd3 	b.w	8008eb0 <_raise_r>
 8008f0a:	bf00      	nop
 8008f0c:	2000001c 	.word	0x2000001c

08008f10 <_kill_r>:
 8008f10:	b538      	push	{r3, r4, r5, lr}
 8008f12:	4d07      	ldr	r5, [pc, #28]	; (8008f30 <_kill_r+0x20>)
 8008f14:	2300      	movs	r3, #0
 8008f16:	4604      	mov	r4, r0
 8008f18:	4608      	mov	r0, r1
 8008f1a:	4611      	mov	r1, r2
 8008f1c:	602b      	str	r3, [r5, #0]
 8008f1e:	f7f9 f9ab 	bl	8002278 <_kill>
 8008f22:	1c43      	adds	r3, r0, #1
 8008f24:	d102      	bne.n	8008f2c <_kill_r+0x1c>
 8008f26:	682b      	ldr	r3, [r5, #0]
 8008f28:	b103      	cbz	r3, 8008f2c <_kill_r+0x1c>
 8008f2a:	6023      	str	r3, [r4, #0]
 8008f2c:	bd38      	pop	{r3, r4, r5, pc}
 8008f2e:	bf00      	nop
 8008f30:	20000500 	.word	0x20000500

08008f34 <_getpid_r>:
 8008f34:	f7f9 b998 	b.w	8002268 <_getpid>

08008f38 <_strtol_l.isra.0>:
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f3e:	d001      	beq.n	8008f44 <_strtol_l.isra.0+0xc>
 8008f40:	2b24      	cmp	r3, #36	; 0x24
 8008f42:	d906      	bls.n	8008f52 <_strtol_l.isra.0+0x1a>
 8008f44:	f7fc ffb4 	bl	8005eb0 <__errno>
 8008f48:	2316      	movs	r3, #22
 8008f4a:	6003      	str	r3, [r0, #0]
 8008f4c:	2000      	movs	r0, #0
 8008f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f52:	4f3a      	ldr	r7, [pc, #232]	; (800903c <_strtol_l.isra.0+0x104>)
 8008f54:	468e      	mov	lr, r1
 8008f56:	4676      	mov	r6, lr
 8008f58:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008f5c:	5de5      	ldrb	r5, [r4, r7]
 8008f5e:	f015 0508 	ands.w	r5, r5, #8
 8008f62:	d1f8      	bne.n	8008f56 <_strtol_l.isra.0+0x1e>
 8008f64:	2c2d      	cmp	r4, #45	; 0x2d
 8008f66:	d134      	bne.n	8008fd2 <_strtol_l.isra.0+0x9a>
 8008f68:	f89e 4000 	ldrb.w	r4, [lr]
 8008f6c:	f04f 0801 	mov.w	r8, #1
 8008f70:	f106 0e02 	add.w	lr, r6, #2
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d05c      	beq.n	8009032 <_strtol_l.isra.0+0xfa>
 8008f78:	2b10      	cmp	r3, #16
 8008f7a:	d10c      	bne.n	8008f96 <_strtol_l.isra.0+0x5e>
 8008f7c:	2c30      	cmp	r4, #48	; 0x30
 8008f7e:	d10a      	bne.n	8008f96 <_strtol_l.isra.0+0x5e>
 8008f80:	f89e 4000 	ldrb.w	r4, [lr]
 8008f84:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008f88:	2c58      	cmp	r4, #88	; 0x58
 8008f8a:	d14d      	bne.n	8009028 <_strtol_l.isra.0+0xf0>
 8008f8c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8008f90:	2310      	movs	r3, #16
 8008f92:	f10e 0e02 	add.w	lr, lr, #2
 8008f96:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8008f9a:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8008f9e:	2600      	movs	r6, #0
 8008fa0:	fbbc f9f3 	udiv	r9, ip, r3
 8008fa4:	4635      	mov	r5, r6
 8008fa6:	fb03 ca19 	mls	sl, r3, r9, ip
 8008faa:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008fae:	2f09      	cmp	r7, #9
 8008fb0:	d818      	bhi.n	8008fe4 <_strtol_l.isra.0+0xac>
 8008fb2:	463c      	mov	r4, r7
 8008fb4:	42a3      	cmp	r3, r4
 8008fb6:	dd24      	ble.n	8009002 <_strtol_l.isra.0+0xca>
 8008fb8:	2e00      	cmp	r6, #0
 8008fba:	db1f      	blt.n	8008ffc <_strtol_l.isra.0+0xc4>
 8008fbc:	45a9      	cmp	r9, r5
 8008fbe:	d31d      	bcc.n	8008ffc <_strtol_l.isra.0+0xc4>
 8008fc0:	d101      	bne.n	8008fc6 <_strtol_l.isra.0+0x8e>
 8008fc2:	45a2      	cmp	sl, r4
 8008fc4:	db1a      	blt.n	8008ffc <_strtol_l.isra.0+0xc4>
 8008fc6:	fb05 4503 	mla	r5, r5, r3, r4
 8008fca:	2601      	movs	r6, #1
 8008fcc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008fd0:	e7eb      	b.n	8008faa <_strtol_l.isra.0+0x72>
 8008fd2:	2c2b      	cmp	r4, #43	; 0x2b
 8008fd4:	bf08      	it	eq
 8008fd6:	f89e 4000 	ldrbeq.w	r4, [lr]
 8008fda:	46a8      	mov	r8, r5
 8008fdc:	bf08      	it	eq
 8008fde:	f106 0e02 	addeq.w	lr, r6, #2
 8008fe2:	e7c7      	b.n	8008f74 <_strtol_l.isra.0+0x3c>
 8008fe4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008fe8:	2f19      	cmp	r7, #25
 8008fea:	d801      	bhi.n	8008ff0 <_strtol_l.isra.0+0xb8>
 8008fec:	3c37      	subs	r4, #55	; 0x37
 8008fee:	e7e1      	b.n	8008fb4 <_strtol_l.isra.0+0x7c>
 8008ff0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008ff4:	2f19      	cmp	r7, #25
 8008ff6:	d804      	bhi.n	8009002 <_strtol_l.isra.0+0xca>
 8008ff8:	3c57      	subs	r4, #87	; 0x57
 8008ffa:	e7db      	b.n	8008fb4 <_strtol_l.isra.0+0x7c>
 8008ffc:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8009000:	e7e4      	b.n	8008fcc <_strtol_l.isra.0+0x94>
 8009002:	2e00      	cmp	r6, #0
 8009004:	da05      	bge.n	8009012 <_strtol_l.isra.0+0xda>
 8009006:	2322      	movs	r3, #34	; 0x22
 8009008:	6003      	str	r3, [r0, #0]
 800900a:	4665      	mov	r5, ip
 800900c:	b942      	cbnz	r2, 8009020 <_strtol_l.isra.0+0xe8>
 800900e:	4628      	mov	r0, r5
 8009010:	e79d      	b.n	8008f4e <_strtol_l.isra.0+0x16>
 8009012:	f1b8 0f00 	cmp.w	r8, #0
 8009016:	d000      	beq.n	800901a <_strtol_l.isra.0+0xe2>
 8009018:	426d      	negs	r5, r5
 800901a:	2a00      	cmp	r2, #0
 800901c:	d0f7      	beq.n	800900e <_strtol_l.isra.0+0xd6>
 800901e:	b10e      	cbz	r6, 8009024 <_strtol_l.isra.0+0xec>
 8009020:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8009024:	6011      	str	r1, [r2, #0]
 8009026:	e7f2      	b.n	800900e <_strtol_l.isra.0+0xd6>
 8009028:	2430      	movs	r4, #48	; 0x30
 800902a:	2b00      	cmp	r3, #0
 800902c:	d1b3      	bne.n	8008f96 <_strtol_l.isra.0+0x5e>
 800902e:	2308      	movs	r3, #8
 8009030:	e7b1      	b.n	8008f96 <_strtol_l.isra.0+0x5e>
 8009032:	2c30      	cmp	r4, #48	; 0x30
 8009034:	d0a4      	beq.n	8008f80 <_strtol_l.isra.0+0x48>
 8009036:	230a      	movs	r3, #10
 8009038:	e7ad      	b.n	8008f96 <_strtol_l.isra.0+0x5e>
 800903a:	bf00      	nop
 800903c:	0800a6a1 	.word	0x0800a6a1

08009040 <_strtol_r>:
 8009040:	f7ff bf7a 	b.w	8008f38 <_strtol_l.isra.0>

08009044 <__submore>:
 8009044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009048:	460c      	mov	r4, r1
 800904a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800904c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009050:	4299      	cmp	r1, r3
 8009052:	d11d      	bne.n	8009090 <__submore+0x4c>
 8009054:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009058:	f7fd faa0 	bl	800659c <_malloc_r>
 800905c:	b918      	cbnz	r0, 8009066 <__submore+0x22>
 800905e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009062:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009066:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800906a:	63a3      	str	r3, [r4, #56]	; 0x38
 800906c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8009070:	6360      	str	r0, [r4, #52]	; 0x34
 8009072:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8009076:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800907a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800907e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009082:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8009086:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800908a:	6020      	str	r0, [r4, #0]
 800908c:	2000      	movs	r0, #0
 800908e:	e7e8      	b.n	8009062 <__submore+0x1e>
 8009090:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8009092:	0077      	lsls	r7, r6, #1
 8009094:	463a      	mov	r2, r7
 8009096:	f7ff fb8d 	bl	80087b4 <_realloc_r>
 800909a:	4605      	mov	r5, r0
 800909c:	2800      	cmp	r0, #0
 800909e:	d0de      	beq.n	800905e <__submore+0x1a>
 80090a0:	eb00 0806 	add.w	r8, r0, r6
 80090a4:	4601      	mov	r1, r0
 80090a6:	4632      	mov	r2, r6
 80090a8:	4640      	mov	r0, r8
 80090aa:	f7ff fb5b 	bl	8008764 <memcpy>
 80090ae:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80090b2:	f8c4 8000 	str.w	r8, [r4]
 80090b6:	e7e9      	b.n	800908c <__submore+0x48>

080090b8 <_fstat_r>:
 80090b8:	b538      	push	{r3, r4, r5, lr}
 80090ba:	4d07      	ldr	r5, [pc, #28]	; (80090d8 <_fstat_r+0x20>)
 80090bc:	2300      	movs	r3, #0
 80090be:	4604      	mov	r4, r0
 80090c0:	4608      	mov	r0, r1
 80090c2:	4611      	mov	r1, r2
 80090c4:	602b      	str	r3, [r5, #0]
 80090c6:	f7f9 f936 	bl	8002336 <_fstat>
 80090ca:	1c43      	adds	r3, r0, #1
 80090cc:	d102      	bne.n	80090d4 <_fstat_r+0x1c>
 80090ce:	682b      	ldr	r3, [r5, #0]
 80090d0:	b103      	cbz	r3, 80090d4 <_fstat_r+0x1c>
 80090d2:	6023      	str	r3, [r4, #0]
 80090d4:	bd38      	pop	{r3, r4, r5, pc}
 80090d6:	bf00      	nop
 80090d8:	20000500 	.word	0x20000500

080090dc <_isatty_r>:
 80090dc:	b538      	push	{r3, r4, r5, lr}
 80090de:	4d06      	ldr	r5, [pc, #24]	; (80090f8 <_isatty_r+0x1c>)
 80090e0:	2300      	movs	r3, #0
 80090e2:	4604      	mov	r4, r0
 80090e4:	4608      	mov	r0, r1
 80090e6:	602b      	str	r3, [r5, #0]
 80090e8:	f7f9 f935 	bl	8002356 <_isatty>
 80090ec:	1c43      	adds	r3, r0, #1
 80090ee:	d102      	bne.n	80090f6 <_isatty_r+0x1a>
 80090f0:	682b      	ldr	r3, [r5, #0]
 80090f2:	b103      	cbz	r3, 80090f6 <_isatty_r+0x1a>
 80090f4:	6023      	str	r3, [r4, #0]
 80090f6:	bd38      	pop	{r3, r4, r5, pc}
 80090f8:	20000500 	.word	0x20000500

080090fc <_malloc_usable_size_r>:
 80090fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009100:	1f18      	subs	r0, r3, #4
 8009102:	2b00      	cmp	r3, #0
 8009104:	bfbc      	itt	lt
 8009106:	580b      	ldrlt	r3, [r1, r0]
 8009108:	18c0      	addlt	r0, r0, r3
 800910a:	4770      	bx	lr
 800910c:	0000      	movs	r0, r0
	...

08009110 <tan>:
 8009110:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009112:	ec53 2b10 	vmov	r2, r3, d0
 8009116:	4814      	ldr	r0, [pc, #80]	; (8009168 <tan+0x58>)
 8009118:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800911c:	4281      	cmp	r1, r0
 800911e:	dc05      	bgt.n	800912c <tan+0x1c>
 8009120:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 8009160 <tan+0x50>
 8009124:	2001      	movs	r0, #1
 8009126:	f000 fd6f 	bl	8009c08 <__kernel_tan>
 800912a:	e009      	b.n	8009140 <tan+0x30>
 800912c:	480f      	ldr	r0, [pc, #60]	; (800916c <tan+0x5c>)
 800912e:	4281      	cmp	r1, r0
 8009130:	dd09      	ble.n	8009146 <tan+0x36>
 8009132:	ee10 0a10 	vmov	r0, s0
 8009136:	4619      	mov	r1, r3
 8009138:	f7f7 f8be 	bl	80002b8 <__aeabi_dsub>
 800913c:	ec41 0b10 	vmov	d0, r0, r1
 8009140:	b005      	add	sp, #20
 8009142:	f85d fb04 	ldr.w	pc, [sp], #4
 8009146:	4668      	mov	r0, sp
 8009148:	f000 f812 	bl	8009170 <__ieee754_rem_pio2>
 800914c:	0040      	lsls	r0, r0, #1
 800914e:	f000 0002 	and.w	r0, r0, #2
 8009152:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009156:	ed9d 0b00 	vldr	d0, [sp]
 800915a:	f1c0 0001 	rsb	r0, r0, #1
 800915e:	e7e2      	b.n	8009126 <tan+0x16>
	...
 8009168:	3fe921fb 	.word	0x3fe921fb
 800916c:	7fefffff 	.word	0x7fefffff

08009170 <__ieee754_rem_pio2>:
 8009170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009174:	ed2d 8b02 	vpush	{d8}
 8009178:	ec55 4b10 	vmov	r4, r5, d0
 800917c:	4bca      	ldr	r3, [pc, #808]	; (80094a8 <__ieee754_rem_pio2+0x338>)
 800917e:	b08b      	sub	sp, #44	; 0x2c
 8009180:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8009184:	4598      	cmp	r8, r3
 8009186:	4682      	mov	sl, r0
 8009188:	9502      	str	r5, [sp, #8]
 800918a:	dc08      	bgt.n	800919e <__ieee754_rem_pio2+0x2e>
 800918c:	2200      	movs	r2, #0
 800918e:	2300      	movs	r3, #0
 8009190:	ed80 0b00 	vstr	d0, [r0]
 8009194:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009198:	f04f 0b00 	mov.w	fp, #0
 800919c:	e028      	b.n	80091f0 <__ieee754_rem_pio2+0x80>
 800919e:	4bc3      	ldr	r3, [pc, #780]	; (80094ac <__ieee754_rem_pio2+0x33c>)
 80091a0:	4598      	cmp	r8, r3
 80091a2:	dc78      	bgt.n	8009296 <__ieee754_rem_pio2+0x126>
 80091a4:	9b02      	ldr	r3, [sp, #8]
 80091a6:	4ec2      	ldr	r6, [pc, #776]	; (80094b0 <__ieee754_rem_pio2+0x340>)
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	ee10 0a10 	vmov	r0, s0
 80091ae:	a3b0      	add	r3, pc, #704	; (adr r3, 8009470 <__ieee754_rem_pio2+0x300>)
 80091b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b4:	4629      	mov	r1, r5
 80091b6:	dd39      	ble.n	800922c <__ieee754_rem_pio2+0xbc>
 80091b8:	f7f7 f87e 	bl	80002b8 <__aeabi_dsub>
 80091bc:	45b0      	cmp	r8, r6
 80091be:	4604      	mov	r4, r0
 80091c0:	460d      	mov	r5, r1
 80091c2:	d01b      	beq.n	80091fc <__ieee754_rem_pio2+0x8c>
 80091c4:	a3ac      	add	r3, pc, #688	; (adr r3, 8009478 <__ieee754_rem_pio2+0x308>)
 80091c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ca:	f7f7 f875 	bl	80002b8 <__aeabi_dsub>
 80091ce:	4602      	mov	r2, r0
 80091d0:	460b      	mov	r3, r1
 80091d2:	e9ca 2300 	strd	r2, r3, [sl]
 80091d6:	4620      	mov	r0, r4
 80091d8:	4629      	mov	r1, r5
 80091da:	f7f7 f86d 	bl	80002b8 <__aeabi_dsub>
 80091de:	a3a6      	add	r3, pc, #664	; (adr r3, 8009478 <__ieee754_rem_pio2+0x308>)
 80091e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e4:	f7f7 f868 	bl	80002b8 <__aeabi_dsub>
 80091e8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80091ec:	f04f 0b01 	mov.w	fp, #1
 80091f0:	4658      	mov	r0, fp
 80091f2:	b00b      	add	sp, #44	; 0x2c
 80091f4:	ecbd 8b02 	vpop	{d8}
 80091f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091fc:	a3a0      	add	r3, pc, #640	; (adr r3, 8009480 <__ieee754_rem_pio2+0x310>)
 80091fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009202:	f7f7 f859 	bl	80002b8 <__aeabi_dsub>
 8009206:	a3a0      	add	r3, pc, #640	; (adr r3, 8009488 <__ieee754_rem_pio2+0x318>)
 8009208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800920c:	4604      	mov	r4, r0
 800920e:	460d      	mov	r5, r1
 8009210:	f7f7 f852 	bl	80002b8 <__aeabi_dsub>
 8009214:	4602      	mov	r2, r0
 8009216:	460b      	mov	r3, r1
 8009218:	e9ca 2300 	strd	r2, r3, [sl]
 800921c:	4620      	mov	r0, r4
 800921e:	4629      	mov	r1, r5
 8009220:	f7f7 f84a 	bl	80002b8 <__aeabi_dsub>
 8009224:	a398      	add	r3, pc, #608	; (adr r3, 8009488 <__ieee754_rem_pio2+0x318>)
 8009226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800922a:	e7db      	b.n	80091e4 <__ieee754_rem_pio2+0x74>
 800922c:	f7f7 f846 	bl	80002bc <__adddf3>
 8009230:	45b0      	cmp	r8, r6
 8009232:	4604      	mov	r4, r0
 8009234:	460d      	mov	r5, r1
 8009236:	d016      	beq.n	8009266 <__ieee754_rem_pio2+0xf6>
 8009238:	a38f      	add	r3, pc, #572	; (adr r3, 8009478 <__ieee754_rem_pio2+0x308>)
 800923a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800923e:	f7f7 f83d 	bl	80002bc <__adddf3>
 8009242:	4602      	mov	r2, r0
 8009244:	460b      	mov	r3, r1
 8009246:	e9ca 2300 	strd	r2, r3, [sl]
 800924a:	4620      	mov	r0, r4
 800924c:	4629      	mov	r1, r5
 800924e:	f7f7 f833 	bl	80002b8 <__aeabi_dsub>
 8009252:	a389      	add	r3, pc, #548	; (adr r3, 8009478 <__ieee754_rem_pio2+0x308>)
 8009254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009258:	f7f7 f830 	bl	80002bc <__adddf3>
 800925c:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8009260:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009264:	e7c4      	b.n	80091f0 <__ieee754_rem_pio2+0x80>
 8009266:	a386      	add	r3, pc, #536	; (adr r3, 8009480 <__ieee754_rem_pio2+0x310>)
 8009268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800926c:	f7f7 f826 	bl	80002bc <__adddf3>
 8009270:	a385      	add	r3, pc, #532	; (adr r3, 8009488 <__ieee754_rem_pio2+0x318>)
 8009272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009276:	4604      	mov	r4, r0
 8009278:	460d      	mov	r5, r1
 800927a:	f7f7 f81f 	bl	80002bc <__adddf3>
 800927e:	4602      	mov	r2, r0
 8009280:	460b      	mov	r3, r1
 8009282:	e9ca 2300 	strd	r2, r3, [sl]
 8009286:	4620      	mov	r0, r4
 8009288:	4629      	mov	r1, r5
 800928a:	f7f7 f815 	bl	80002b8 <__aeabi_dsub>
 800928e:	a37e      	add	r3, pc, #504	; (adr r3, 8009488 <__ieee754_rem_pio2+0x318>)
 8009290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009294:	e7e0      	b.n	8009258 <__ieee754_rem_pio2+0xe8>
 8009296:	4b87      	ldr	r3, [pc, #540]	; (80094b4 <__ieee754_rem_pio2+0x344>)
 8009298:	4598      	cmp	r8, r3
 800929a:	f300 80d9 	bgt.w	8009450 <__ieee754_rem_pio2+0x2e0>
 800929e:	f000 fe87 	bl	8009fb0 <fabs>
 80092a2:	ec55 4b10 	vmov	r4, r5, d0
 80092a6:	ee10 0a10 	vmov	r0, s0
 80092aa:	a379      	add	r3, pc, #484	; (adr r3, 8009490 <__ieee754_rem_pio2+0x320>)
 80092ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092b0:	4629      	mov	r1, r5
 80092b2:	f7f7 f9b9 	bl	8000628 <__aeabi_dmul>
 80092b6:	4b80      	ldr	r3, [pc, #512]	; (80094b8 <__ieee754_rem_pio2+0x348>)
 80092b8:	2200      	movs	r2, #0
 80092ba:	f7f6 ffff 	bl	80002bc <__adddf3>
 80092be:	f7f7 fc4d 	bl	8000b5c <__aeabi_d2iz>
 80092c2:	4683      	mov	fp, r0
 80092c4:	f7f7 f946 	bl	8000554 <__aeabi_i2d>
 80092c8:	4602      	mov	r2, r0
 80092ca:	460b      	mov	r3, r1
 80092cc:	ec43 2b18 	vmov	d8, r2, r3
 80092d0:	a367      	add	r3, pc, #412	; (adr r3, 8009470 <__ieee754_rem_pio2+0x300>)
 80092d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092d6:	f7f7 f9a7 	bl	8000628 <__aeabi_dmul>
 80092da:	4602      	mov	r2, r0
 80092dc:	460b      	mov	r3, r1
 80092de:	4620      	mov	r0, r4
 80092e0:	4629      	mov	r1, r5
 80092e2:	f7f6 ffe9 	bl	80002b8 <__aeabi_dsub>
 80092e6:	a364      	add	r3, pc, #400	; (adr r3, 8009478 <__ieee754_rem_pio2+0x308>)
 80092e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ec:	4606      	mov	r6, r0
 80092ee:	460f      	mov	r7, r1
 80092f0:	ec51 0b18 	vmov	r0, r1, d8
 80092f4:	f7f7 f998 	bl	8000628 <__aeabi_dmul>
 80092f8:	f1bb 0f1f 	cmp.w	fp, #31
 80092fc:	4604      	mov	r4, r0
 80092fe:	460d      	mov	r5, r1
 8009300:	dc0d      	bgt.n	800931e <__ieee754_rem_pio2+0x1ae>
 8009302:	4b6e      	ldr	r3, [pc, #440]	; (80094bc <__ieee754_rem_pio2+0x34c>)
 8009304:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8009308:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800930c:	4543      	cmp	r3, r8
 800930e:	d006      	beq.n	800931e <__ieee754_rem_pio2+0x1ae>
 8009310:	4622      	mov	r2, r4
 8009312:	462b      	mov	r3, r5
 8009314:	4630      	mov	r0, r6
 8009316:	4639      	mov	r1, r7
 8009318:	f7f6 ffce 	bl	80002b8 <__aeabi_dsub>
 800931c:	e00f      	b.n	800933e <__ieee754_rem_pio2+0x1ce>
 800931e:	462b      	mov	r3, r5
 8009320:	4622      	mov	r2, r4
 8009322:	4630      	mov	r0, r6
 8009324:	4639      	mov	r1, r7
 8009326:	f7f6 ffc7 	bl	80002b8 <__aeabi_dsub>
 800932a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800932e:	9303      	str	r3, [sp, #12]
 8009330:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009334:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8009338:	f1b8 0f10 	cmp.w	r8, #16
 800933c:	dc02      	bgt.n	8009344 <__ieee754_rem_pio2+0x1d4>
 800933e:	e9ca 0100 	strd	r0, r1, [sl]
 8009342:	e039      	b.n	80093b8 <__ieee754_rem_pio2+0x248>
 8009344:	a34e      	add	r3, pc, #312	; (adr r3, 8009480 <__ieee754_rem_pio2+0x310>)
 8009346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800934a:	ec51 0b18 	vmov	r0, r1, d8
 800934e:	f7f7 f96b 	bl	8000628 <__aeabi_dmul>
 8009352:	4604      	mov	r4, r0
 8009354:	460d      	mov	r5, r1
 8009356:	4602      	mov	r2, r0
 8009358:	460b      	mov	r3, r1
 800935a:	4630      	mov	r0, r6
 800935c:	4639      	mov	r1, r7
 800935e:	f7f6 ffab 	bl	80002b8 <__aeabi_dsub>
 8009362:	4602      	mov	r2, r0
 8009364:	460b      	mov	r3, r1
 8009366:	4680      	mov	r8, r0
 8009368:	4689      	mov	r9, r1
 800936a:	4630      	mov	r0, r6
 800936c:	4639      	mov	r1, r7
 800936e:	f7f6 ffa3 	bl	80002b8 <__aeabi_dsub>
 8009372:	4622      	mov	r2, r4
 8009374:	462b      	mov	r3, r5
 8009376:	f7f6 ff9f 	bl	80002b8 <__aeabi_dsub>
 800937a:	a343      	add	r3, pc, #268	; (adr r3, 8009488 <__ieee754_rem_pio2+0x318>)
 800937c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009380:	4604      	mov	r4, r0
 8009382:	460d      	mov	r5, r1
 8009384:	ec51 0b18 	vmov	r0, r1, d8
 8009388:	f7f7 f94e 	bl	8000628 <__aeabi_dmul>
 800938c:	4622      	mov	r2, r4
 800938e:	462b      	mov	r3, r5
 8009390:	f7f6 ff92 	bl	80002b8 <__aeabi_dsub>
 8009394:	4602      	mov	r2, r0
 8009396:	460b      	mov	r3, r1
 8009398:	4604      	mov	r4, r0
 800939a:	460d      	mov	r5, r1
 800939c:	4640      	mov	r0, r8
 800939e:	4649      	mov	r1, r9
 80093a0:	f7f6 ff8a 	bl	80002b8 <__aeabi_dsub>
 80093a4:	9a03      	ldr	r2, [sp, #12]
 80093a6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80093aa:	1ad3      	subs	r3, r2, r3
 80093ac:	2b31      	cmp	r3, #49	; 0x31
 80093ae:	dc24      	bgt.n	80093fa <__ieee754_rem_pio2+0x28a>
 80093b0:	e9ca 0100 	strd	r0, r1, [sl]
 80093b4:	4646      	mov	r6, r8
 80093b6:	464f      	mov	r7, r9
 80093b8:	e9da 8900 	ldrd	r8, r9, [sl]
 80093bc:	4630      	mov	r0, r6
 80093be:	4642      	mov	r2, r8
 80093c0:	464b      	mov	r3, r9
 80093c2:	4639      	mov	r1, r7
 80093c4:	f7f6 ff78 	bl	80002b8 <__aeabi_dsub>
 80093c8:	462b      	mov	r3, r5
 80093ca:	4622      	mov	r2, r4
 80093cc:	f7f6 ff74 	bl	80002b8 <__aeabi_dsub>
 80093d0:	9b02      	ldr	r3, [sp, #8]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80093d8:	f6bf af0a 	bge.w	80091f0 <__ieee754_rem_pio2+0x80>
 80093dc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80093e0:	f8ca 3004 	str.w	r3, [sl, #4]
 80093e4:	f8ca 8000 	str.w	r8, [sl]
 80093e8:	f8ca 0008 	str.w	r0, [sl, #8]
 80093ec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80093f0:	f8ca 300c 	str.w	r3, [sl, #12]
 80093f4:	f1cb 0b00 	rsb	fp, fp, #0
 80093f8:	e6fa      	b.n	80091f0 <__ieee754_rem_pio2+0x80>
 80093fa:	a327      	add	r3, pc, #156	; (adr r3, 8009498 <__ieee754_rem_pio2+0x328>)
 80093fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009400:	ec51 0b18 	vmov	r0, r1, d8
 8009404:	f7f7 f910 	bl	8000628 <__aeabi_dmul>
 8009408:	4604      	mov	r4, r0
 800940a:	460d      	mov	r5, r1
 800940c:	4602      	mov	r2, r0
 800940e:	460b      	mov	r3, r1
 8009410:	4640      	mov	r0, r8
 8009412:	4649      	mov	r1, r9
 8009414:	f7f6 ff50 	bl	80002b8 <__aeabi_dsub>
 8009418:	4602      	mov	r2, r0
 800941a:	460b      	mov	r3, r1
 800941c:	4606      	mov	r6, r0
 800941e:	460f      	mov	r7, r1
 8009420:	4640      	mov	r0, r8
 8009422:	4649      	mov	r1, r9
 8009424:	f7f6 ff48 	bl	80002b8 <__aeabi_dsub>
 8009428:	4622      	mov	r2, r4
 800942a:	462b      	mov	r3, r5
 800942c:	f7f6 ff44 	bl	80002b8 <__aeabi_dsub>
 8009430:	a31b      	add	r3, pc, #108	; (adr r3, 80094a0 <__ieee754_rem_pio2+0x330>)
 8009432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009436:	4604      	mov	r4, r0
 8009438:	460d      	mov	r5, r1
 800943a:	ec51 0b18 	vmov	r0, r1, d8
 800943e:	f7f7 f8f3 	bl	8000628 <__aeabi_dmul>
 8009442:	4622      	mov	r2, r4
 8009444:	462b      	mov	r3, r5
 8009446:	f7f6 ff37 	bl	80002b8 <__aeabi_dsub>
 800944a:	4604      	mov	r4, r0
 800944c:	460d      	mov	r5, r1
 800944e:	e75f      	b.n	8009310 <__ieee754_rem_pio2+0x1a0>
 8009450:	4b1b      	ldr	r3, [pc, #108]	; (80094c0 <__ieee754_rem_pio2+0x350>)
 8009452:	4598      	cmp	r8, r3
 8009454:	dd36      	ble.n	80094c4 <__ieee754_rem_pio2+0x354>
 8009456:	ee10 2a10 	vmov	r2, s0
 800945a:	462b      	mov	r3, r5
 800945c:	4620      	mov	r0, r4
 800945e:	4629      	mov	r1, r5
 8009460:	f7f6 ff2a 	bl	80002b8 <__aeabi_dsub>
 8009464:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009468:	e9ca 0100 	strd	r0, r1, [sl]
 800946c:	e694      	b.n	8009198 <__ieee754_rem_pio2+0x28>
 800946e:	bf00      	nop
 8009470:	54400000 	.word	0x54400000
 8009474:	3ff921fb 	.word	0x3ff921fb
 8009478:	1a626331 	.word	0x1a626331
 800947c:	3dd0b461 	.word	0x3dd0b461
 8009480:	1a600000 	.word	0x1a600000
 8009484:	3dd0b461 	.word	0x3dd0b461
 8009488:	2e037073 	.word	0x2e037073
 800948c:	3ba3198a 	.word	0x3ba3198a
 8009490:	6dc9c883 	.word	0x6dc9c883
 8009494:	3fe45f30 	.word	0x3fe45f30
 8009498:	2e000000 	.word	0x2e000000
 800949c:	3ba3198a 	.word	0x3ba3198a
 80094a0:	252049c1 	.word	0x252049c1
 80094a4:	397b839a 	.word	0x397b839a
 80094a8:	3fe921fb 	.word	0x3fe921fb
 80094ac:	4002d97b 	.word	0x4002d97b
 80094b0:	3ff921fb 	.word	0x3ff921fb
 80094b4:	413921fb 	.word	0x413921fb
 80094b8:	3fe00000 	.word	0x3fe00000
 80094bc:	0800a7fc 	.word	0x0800a7fc
 80094c0:	7fefffff 	.word	0x7fefffff
 80094c4:	ea4f 5428 	mov.w	r4, r8, asr #20
 80094c8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80094cc:	ee10 0a10 	vmov	r0, s0
 80094d0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80094d4:	ee10 6a10 	vmov	r6, s0
 80094d8:	460f      	mov	r7, r1
 80094da:	f7f7 fb3f 	bl	8000b5c <__aeabi_d2iz>
 80094de:	f7f7 f839 	bl	8000554 <__aeabi_i2d>
 80094e2:	4602      	mov	r2, r0
 80094e4:	460b      	mov	r3, r1
 80094e6:	4630      	mov	r0, r6
 80094e8:	4639      	mov	r1, r7
 80094ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80094ee:	f7f6 fee3 	bl	80002b8 <__aeabi_dsub>
 80094f2:	4b22      	ldr	r3, [pc, #136]	; (800957c <__ieee754_rem_pio2+0x40c>)
 80094f4:	2200      	movs	r2, #0
 80094f6:	f7f7 f897 	bl	8000628 <__aeabi_dmul>
 80094fa:	460f      	mov	r7, r1
 80094fc:	4606      	mov	r6, r0
 80094fe:	f7f7 fb2d 	bl	8000b5c <__aeabi_d2iz>
 8009502:	f7f7 f827 	bl	8000554 <__aeabi_i2d>
 8009506:	4602      	mov	r2, r0
 8009508:	460b      	mov	r3, r1
 800950a:	4630      	mov	r0, r6
 800950c:	4639      	mov	r1, r7
 800950e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009512:	f7f6 fed1 	bl	80002b8 <__aeabi_dsub>
 8009516:	4b19      	ldr	r3, [pc, #100]	; (800957c <__ieee754_rem_pio2+0x40c>)
 8009518:	2200      	movs	r2, #0
 800951a:	f7f7 f885 	bl	8000628 <__aeabi_dmul>
 800951e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009522:	ad04      	add	r5, sp, #16
 8009524:	f04f 0803 	mov.w	r8, #3
 8009528:	46a9      	mov	r9, r5
 800952a:	2600      	movs	r6, #0
 800952c:	2700      	movs	r7, #0
 800952e:	4632      	mov	r2, r6
 8009530:	463b      	mov	r3, r7
 8009532:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8009536:	46c3      	mov	fp, r8
 8009538:	3d08      	subs	r5, #8
 800953a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800953e:	f7f7 fadb 	bl	8000af8 <__aeabi_dcmpeq>
 8009542:	2800      	cmp	r0, #0
 8009544:	d1f3      	bne.n	800952e <__ieee754_rem_pio2+0x3be>
 8009546:	4b0e      	ldr	r3, [pc, #56]	; (8009580 <__ieee754_rem_pio2+0x410>)
 8009548:	9301      	str	r3, [sp, #4]
 800954a:	2302      	movs	r3, #2
 800954c:	9300      	str	r3, [sp, #0]
 800954e:	4622      	mov	r2, r4
 8009550:	465b      	mov	r3, fp
 8009552:	4651      	mov	r1, sl
 8009554:	4648      	mov	r0, r9
 8009556:	f000 f817 	bl	8009588 <__kernel_rem_pio2>
 800955a:	9b02      	ldr	r3, [sp, #8]
 800955c:	2b00      	cmp	r3, #0
 800955e:	4683      	mov	fp, r0
 8009560:	f6bf ae46 	bge.w	80091f0 <__ieee754_rem_pio2+0x80>
 8009564:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009568:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800956c:	f8ca 3004 	str.w	r3, [sl, #4]
 8009570:	f8da 300c 	ldr.w	r3, [sl, #12]
 8009574:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009578:	e73a      	b.n	80093f0 <__ieee754_rem_pio2+0x280>
 800957a:	bf00      	nop
 800957c:	41700000 	.word	0x41700000
 8009580:	0800a87c 	.word	0x0800a87c
 8009584:	00000000 	.word	0x00000000

08009588 <__kernel_rem_pio2>:
 8009588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800958c:	ed2d 8b02 	vpush	{d8}
 8009590:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8009594:	f112 0f14 	cmn.w	r2, #20
 8009598:	9308      	str	r3, [sp, #32]
 800959a:	9101      	str	r1, [sp, #4]
 800959c:	4bc6      	ldr	r3, [pc, #792]	; (80098b8 <__kernel_rem_pio2+0x330>)
 800959e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80095a0:	9009      	str	r0, [sp, #36]	; 0x24
 80095a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80095a6:	9304      	str	r3, [sp, #16]
 80095a8:	9b08      	ldr	r3, [sp, #32]
 80095aa:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80095ae:	bfa8      	it	ge
 80095b0:	1ed4      	subge	r4, r2, #3
 80095b2:	9306      	str	r3, [sp, #24]
 80095b4:	bfb2      	itee	lt
 80095b6:	2400      	movlt	r4, #0
 80095b8:	2318      	movge	r3, #24
 80095ba:	fb94 f4f3 	sdivge	r4, r4, r3
 80095be:	f06f 0317 	mvn.w	r3, #23
 80095c2:	fb04 3303 	mla	r3, r4, r3, r3
 80095c6:	eb03 0a02 	add.w	sl, r3, r2
 80095ca:	9b04      	ldr	r3, [sp, #16]
 80095cc:	9a06      	ldr	r2, [sp, #24]
 80095ce:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80098a8 <__kernel_rem_pio2+0x320>
 80095d2:	eb03 0802 	add.w	r8, r3, r2
 80095d6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80095d8:	1aa7      	subs	r7, r4, r2
 80095da:	ae20      	add	r6, sp, #128	; 0x80
 80095dc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80095e0:	2500      	movs	r5, #0
 80095e2:	4545      	cmp	r5, r8
 80095e4:	dd18      	ble.n	8009618 <__kernel_rem_pio2+0x90>
 80095e6:	9b08      	ldr	r3, [sp, #32]
 80095e8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80095ec:	aa20      	add	r2, sp, #128	; 0x80
 80095ee:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80098a8 <__kernel_rem_pio2+0x320>
 80095f2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80095f6:	f1c3 0301 	rsb	r3, r3, #1
 80095fa:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80095fe:	9307      	str	r3, [sp, #28]
 8009600:	9b07      	ldr	r3, [sp, #28]
 8009602:	9a04      	ldr	r2, [sp, #16]
 8009604:	4443      	add	r3, r8
 8009606:	429a      	cmp	r2, r3
 8009608:	db2f      	blt.n	800966a <__kernel_rem_pio2+0xe2>
 800960a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800960e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009612:	462f      	mov	r7, r5
 8009614:	2600      	movs	r6, #0
 8009616:	e01b      	b.n	8009650 <__kernel_rem_pio2+0xc8>
 8009618:	42ef      	cmn	r7, r5
 800961a:	d407      	bmi.n	800962c <__kernel_rem_pio2+0xa4>
 800961c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8009620:	f7f6 ff98 	bl	8000554 <__aeabi_i2d>
 8009624:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009628:	3501      	adds	r5, #1
 800962a:	e7da      	b.n	80095e2 <__kernel_rem_pio2+0x5a>
 800962c:	ec51 0b18 	vmov	r0, r1, d8
 8009630:	e7f8      	b.n	8009624 <__kernel_rem_pio2+0x9c>
 8009632:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009636:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800963a:	f7f6 fff5 	bl	8000628 <__aeabi_dmul>
 800963e:	4602      	mov	r2, r0
 8009640:	460b      	mov	r3, r1
 8009642:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009646:	f7f6 fe39 	bl	80002bc <__adddf3>
 800964a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800964e:	3601      	adds	r6, #1
 8009650:	9b06      	ldr	r3, [sp, #24]
 8009652:	429e      	cmp	r6, r3
 8009654:	f1a7 0708 	sub.w	r7, r7, #8
 8009658:	ddeb      	ble.n	8009632 <__kernel_rem_pio2+0xaa>
 800965a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800965e:	3508      	adds	r5, #8
 8009660:	ecab 7b02 	vstmia	fp!, {d7}
 8009664:	f108 0801 	add.w	r8, r8, #1
 8009668:	e7ca      	b.n	8009600 <__kernel_rem_pio2+0x78>
 800966a:	9b04      	ldr	r3, [sp, #16]
 800966c:	aa0c      	add	r2, sp, #48	; 0x30
 800966e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009672:	930b      	str	r3, [sp, #44]	; 0x2c
 8009674:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8009676:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800967a:	9c04      	ldr	r4, [sp, #16]
 800967c:	930a      	str	r3, [sp, #40]	; 0x28
 800967e:	ab98      	add	r3, sp, #608	; 0x260
 8009680:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009684:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8009688:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800968c:	f8cd b008 	str.w	fp, [sp, #8]
 8009690:	4625      	mov	r5, r4
 8009692:	2d00      	cmp	r5, #0
 8009694:	dc78      	bgt.n	8009788 <__kernel_rem_pio2+0x200>
 8009696:	ec47 6b10 	vmov	d0, r6, r7
 800969a:	4650      	mov	r0, sl
 800969c:	f000 fd14 	bl	800a0c8 <scalbn>
 80096a0:	ec57 6b10 	vmov	r6, r7, d0
 80096a4:	2200      	movs	r2, #0
 80096a6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80096aa:	ee10 0a10 	vmov	r0, s0
 80096ae:	4639      	mov	r1, r7
 80096b0:	f7f6 ffba 	bl	8000628 <__aeabi_dmul>
 80096b4:	ec41 0b10 	vmov	d0, r0, r1
 80096b8:	f000 fc86 	bl	8009fc8 <floor>
 80096bc:	4b7f      	ldr	r3, [pc, #508]	; (80098bc <__kernel_rem_pio2+0x334>)
 80096be:	ec51 0b10 	vmov	r0, r1, d0
 80096c2:	2200      	movs	r2, #0
 80096c4:	f7f6 ffb0 	bl	8000628 <__aeabi_dmul>
 80096c8:	4602      	mov	r2, r0
 80096ca:	460b      	mov	r3, r1
 80096cc:	4630      	mov	r0, r6
 80096ce:	4639      	mov	r1, r7
 80096d0:	f7f6 fdf2 	bl	80002b8 <__aeabi_dsub>
 80096d4:	460f      	mov	r7, r1
 80096d6:	4606      	mov	r6, r0
 80096d8:	f7f7 fa40 	bl	8000b5c <__aeabi_d2iz>
 80096dc:	9007      	str	r0, [sp, #28]
 80096de:	f7f6 ff39 	bl	8000554 <__aeabi_i2d>
 80096e2:	4602      	mov	r2, r0
 80096e4:	460b      	mov	r3, r1
 80096e6:	4630      	mov	r0, r6
 80096e8:	4639      	mov	r1, r7
 80096ea:	f7f6 fde5 	bl	80002b8 <__aeabi_dsub>
 80096ee:	f1ba 0f00 	cmp.w	sl, #0
 80096f2:	4606      	mov	r6, r0
 80096f4:	460f      	mov	r7, r1
 80096f6:	dd70      	ble.n	80097da <__kernel_rem_pio2+0x252>
 80096f8:	1e62      	subs	r2, r4, #1
 80096fa:	ab0c      	add	r3, sp, #48	; 0x30
 80096fc:	9d07      	ldr	r5, [sp, #28]
 80096fe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009702:	f1ca 0118 	rsb	r1, sl, #24
 8009706:	fa40 f301 	asr.w	r3, r0, r1
 800970a:	441d      	add	r5, r3
 800970c:	408b      	lsls	r3, r1
 800970e:	1ac0      	subs	r0, r0, r3
 8009710:	ab0c      	add	r3, sp, #48	; 0x30
 8009712:	9507      	str	r5, [sp, #28]
 8009714:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8009718:	f1ca 0317 	rsb	r3, sl, #23
 800971c:	fa40 f303 	asr.w	r3, r0, r3
 8009720:	9302      	str	r3, [sp, #8]
 8009722:	9b02      	ldr	r3, [sp, #8]
 8009724:	2b00      	cmp	r3, #0
 8009726:	dd66      	ble.n	80097f6 <__kernel_rem_pio2+0x26e>
 8009728:	9b07      	ldr	r3, [sp, #28]
 800972a:	2200      	movs	r2, #0
 800972c:	3301      	adds	r3, #1
 800972e:	9307      	str	r3, [sp, #28]
 8009730:	4615      	mov	r5, r2
 8009732:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8009736:	4294      	cmp	r4, r2
 8009738:	f300 8099 	bgt.w	800986e <__kernel_rem_pio2+0x2e6>
 800973c:	f1ba 0f00 	cmp.w	sl, #0
 8009740:	dd07      	ble.n	8009752 <__kernel_rem_pio2+0x1ca>
 8009742:	f1ba 0f01 	cmp.w	sl, #1
 8009746:	f000 80a5 	beq.w	8009894 <__kernel_rem_pio2+0x30c>
 800974a:	f1ba 0f02 	cmp.w	sl, #2
 800974e:	f000 80c1 	beq.w	80098d4 <__kernel_rem_pio2+0x34c>
 8009752:	9b02      	ldr	r3, [sp, #8]
 8009754:	2b02      	cmp	r3, #2
 8009756:	d14e      	bne.n	80097f6 <__kernel_rem_pio2+0x26e>
 8009758:	4632      	mov	r2, r6
 800975a:	463b      	mov	r3, r7
 800975c:	4958      	ldr	r1, [pc, #352]	; (80098c0 <__kernel_rem_pio2+0x338>)
 800975e:	2000      	movs	r0, #0
 8009760:	f7f6 fdaa 	bl	80002b8 <__aeabi_dsub>
 8009764:	4606      	mov	r6, r0
 8009766:	460f      	mov	r7, r1
 8009768:	2d00      	cmp	r5, #0
 800976a:	d044      	beq.n	80097f6 <__kernel_rem_pio2+0x26e>
 800976c:	4650      	mov	r0, sl
 800976e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80098b0 <__kernel_rem_pio2+0x328>
 8009772:	f000 fca9 	bl	800a0c8 <scalbn>
 8009776:	4630      	mov	r0, r6
 8009778:	4639      	mov	r1, r7
 800977a:	ec53 2b10 	vmov	r2, r3, d0
 800977e:	f7f6 fd9b 	bl	80002b8 <__aeabi_dsub>
 8009782:	4606      	mov	r6, r0
 8009784:	460f      	mov	r7, r1
 8009786:	e036      	b.n	80097f6 <__kernel_rem_pio2+0x26e>
 8009788:	4b4e      	ldr	r3, [pc, #312]	; (80098c4 <__kernel_rem_pio2+0x33c>)
 800978a:	2200      	movs	r2, #0
 800978c:	4630      	mov	r0, r6
 800978e:	4639      	mov	r1, r7
 8009790:	f7f6 ff4a 	bl	8000628 <__aeabi_dmul>
 8009794:	f7f7 f9e2 	bl	8000b5c <__aeabi_d2iz>
 8009798:	f7f6 fedc 	bl	8000554 <__aeabi_i2d>
 800979c:	4b4a      	ldr	r3, [pc, #296]	; (80098c8 <__kernel_rem_pio2+0x340>)
 800979e:	2200      	movs	r2, #0
 80097a0:	4680      	mov	r8, r0
 80097a2:	4689      	mov	r9, r1
 80097a4:	f7f6 ff40 	bl	8000628 <__aeabi_dmul>
 80097a8:	4602      	mov	r2, r0
 80097aa:	460b      	mov	r3, r1
 80097ac:	4630      	mov	r0, r6
 80097ae:	4639      	mov	r1, r7
 80097b0:	f7f6 fd82 	bl	80002b8 <__aeabi_dsub>
 80097b4:	f7f7 f9d2 	bl	8000b5c <__aeabi_d2iz>
 80097b8:	9b02      	ldr	r3, [sp, #8]
 80097ba:	f843 0b04 	str.w	r0, [r3], #4
 80097be:	3d01      	subs	r5, #1
 80097c0:	9302      	str	r3, [sp, #8]
 80097c2:	ab70      	add	r3, sp, #448	; 0x1c0
 80097c4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80097c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097cc:	4640      	mov	r0, r8
 80097ce:	4649      	mov	r1, r9
 80097d0:	f7f6 fd74 	bl	80002bc <__adddf3>
 80097d4:	4606      	mov	r6, r0
 80097d6:	460f      	mov	r7, r1
 80097d8:	e75b      	b.n	8009692 <__kernel_rem_pio2+0x10a>
 80097da:	d105      	bne.n	80097e8 <__kernel_rem_pio2+0x260>
 80097dc:	1e63      	subs	r3, r4, #1
 80097de:	aa0c      	add	r2, sp, #48	; 0x30
 80097e0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80097e4:	15c3      	asrs	r3, r0, #23
 80097e6:	e79b      	b.n	8009720 <__kernel_rem_pio2+0x198>
 80097e8:	4b38      	ldr	r3, [pc, #224]	; (80098cc <__kernel_rem_pio2+0x344>)
 80097ea:	2200      	movs	r2, #0
 80097ec:	f7f7 f9a2 	bl	8000b34 <__aeabi_dcmpge>
 80097f0:	2800      	cmp	r0, #0
 80097f2:	d139      	bne.n	8009868 <__kernel_rem_pio2+0x2e0>
 80097f4:	9002      	str	r0, [sp, #8]
 80097f6:	2200      	movs	r2, #0
 80097f8:	2300      	movs	r3, #0
 80097fa:	4630      	mov	r0, r6
 80097fc:	4639      	mov	r1, r7
 80097fe:	f7f7 f97b 	bl	8000af8 <__aeabi_dcmpeq>
 8009802:	2800      	cmp	r0, #0
 8009804:	f000 80b4 	beq.w	8009970 <__kernel_rem_pio2+0x3e8>
 8009808:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 800980c:	465b      	mov	r3, fp
 800980e:	2200      	movs	r2, #0
 8009810:	9904      	ldr	r1, [sp, #16]
 8009812:	428b      	cmp	r3, r1
 8009814:	da65      	bge.n	80098e2 <__kernel_rem_pio2+0x35a>
 8009816:	2a00      	cmp	r2, #0
 8009818:	d07b      	beq.n	8009912 <__kernel_rem_pio2+0x38a>
 800981a:	ab0c      	add	r3, sp, #48	; 0x30
 800981c:	f1aa 0a18 	sub.w	sl, sl, #24
 8009820:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8009824:	2b00      	cmp	r3, #0
 8009826:	f000 80a0 	beq.w	800996a <__kernel_rem_pio2+0x3e2>
 800982a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80098b0 <__kernel_rem_pio2+0x328>
 800982e:	4650      	mov	r0, sl
 8009830:	f000 fc4a 	bl	800a0c8 <scalbn>
 8009834:	4f23      	ldr	r7, [pc, #140]	; (80098c4 <__kernel_rem_pio2+0x33c>)
 8009836:	ec55 4b10 	vmov	r4, r5, d0
 800983a:	46d8      	mov	r8, fp
 800983c:	2600      	movs	r6, #0
 800983e:	f1b8 0f00 	cmp.w	r8, #0
 8009842:	f280 80cf 	bge.w	80099e4 <__kernel_rem_pio2+0x45c>
 8009846:	ed9f 8b18 	vldr	d8, [pc, #96]	; 80098a8 <__kernel_rem_pio2+0x320>
 800984a:	465f      	mov	r7, fp
 800984c:	f04f 0800 	mov.w	r8, #0
 8009850:	2f00      	cmp	r7, #0
 8009852:	f2c0 80fd 	blt.w	8009a50 <__kernel_rem_pio2+0x4c8>
 8009856:	ab70      	add	r3, sp, #448	; 0x1c0
 8009858:	f8df a074 	ldr.w	sl, [pc, #116]	; 80098d0 <__kernel_rem_pio2+0x348>
 800985c:	ec55 4b18 	vmov	r4, r5, d8
 8009860:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8009864:	2600      	movs	r6, #0
 8009866:	e0e5      	b.n	8009a34 <__kernel_rem_pio2+0x4ac>
 8009868:	2302      	movs	r3, #2
 800986a:	9302      	str	r3, [sp, #8]
 800986c:	e75c      	b.n	8009728 <__kernel_rem_pio2+0x1a0>
 800986e:	f8db 3000 	ldr.w	r3, [fp]
 8009872:	b955      	cbnz	r5, 800988a <__kernel_rem_pio2+0x302>
 8009874:	b123      	cbz	r3, 8009880 <__kernel_rem_pio2+0x2f8>
 8009876:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800987a:	f8cb 3000 	str.w	r3, [fp]
 800987e:	2301      	movs	r3, #1
 8009880:	3201      	adds	r2, #1
 8009882:	f10b 0b04 	add.w	fp, fp, #4
 8009886:	461d      	mov	r5, r3
 8009888:	e755      	b.n	8009736 <__kernel_rem_pio2+0x1ae>
 800988a:	1acb      	subs	r3, r1, r3
 800988c:	f8cb 3000 	str.w	r3, [fp]
 8009890:	462b      	mov	r3, r5
 8009892:	e7f5      	b.n	8009880 <__kernel_rem_pio2+0x2f8>
 8009894:	1e62      	subs	r2, r4, #1
 8009896:	ab0c      	add	r3, sp, #48	; 0x30
 8009898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800989c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80098a0:	a90c      	add	r1, sp, #48	; 0x30
 80098a2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80098a6:	e754      	b.n	8009752 <__kernel_rem_pio2+0x1ca>
	...
 80098b4:	3ff00000 	.word	0x3ff00000
 80098b8:	0800a9c8 	.word	0x0800a9c8
 80098bc:	40200000 	.word	0x40200000
 80098c0:	3ff00000 	.word	0x3ff00000
 80098c4:	3e700000 	.word	0x3e700000
 80098c8:	41700000 	.word	0x41700000
 80098cc:	3fe00000 	.word	0x3fe00000
 80098d0:	0800a988 	.word	0x0800a988
 80098d4:	1e62      	subs	r2, r4, #1
 80098d6:	ab0c      	add	r3, sp, #48	; 0x30
 80098d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098dc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80098e0:	e7de      	b.n	80098a0 <__kernel_rem_pio2+0x318>
 80098e2:	a90c      	add	r1, sp, #48	; 0x30
 80098e4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80098e8:	3b01      	subs	r3, #1
 80098ea:	430a      	orrs	r2, r1
 80098ec:	e790      	b.n	8009810 <__kernel_rem_pio2+0x288>
 80098ee:	3301      	adds	r3, #1
 80098f0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80098f4:	2900      	cmp	r1, #0
 80098f6:	d0fa      	beq.n	80098ee <__kernel_rem_pio2+0x366>
 80098f8:	9a08      	ldr	r2, [sp, #32]
 80098fa:	18e3      	adds	r3, r4, r3
 80098fc:	18a6      	adds	r6, r4, r2
 80098fe:	aa20      	add	r2, sp, #128	; 0x80
 8009900:	1c65      	adds	r5, r4, #1
 8009902:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8009906:	9302      	str	r3, [sp, #8]
 8009908:	9b02      	ldr	r3, [sp, #8]
 800990a:	42ab      	cmp	r3, r5
 800990c:	da04      	bge.n	8009918 <__kernel_rem_pio2+0x390>
 800990e:	461c      	mov	r4, r3
 8009910:	e6b5      	b.n	800967e <__kernel_rem_pio2+0xf6>
 8009912:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009914:	2301      	movs	r3, #1
 8009916:	e7eb      	b.n	80098f0 <__kernel_rem_pio2+0x368>
 8009918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800991a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800991e:	f7f6 fe19 	bl	8000554 <__aeabi_i2d>
 8009922:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009926:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009928:	46b3      	mov	fp, r6
 800992a:	461c      	mov	r4, r3
 800992c:	2700      	movs	r7, #0
 800992e:	f04f 0800 	mov.w	r8, #0
 8009932:	f04f 0900 	mov.w	r9, #0
 8009936:	9b06      	ldr	r3, [sp, #24]
 8009938:	429f      	cmp	r7, r3
 800993a:	dd06      	ble.n	800994a <__kernel_rem_pio2+0x3c2>
 800993c:	ab70      	add	r3, sp, #448	; 0x1c0
 800993e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009942:	e9c3 8900 	strd	r8, r9, [r3]
 8009946:	3501      	adds	r5, #1
 8009948:	e7de      	b.n	8009908 <__kernel_rem_pio2+0x380>
 800994a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800994e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8009952:	f7f6 fe69 	bl	8000628 <__aeabi_dmul>
 8009956:	4602      	mov	r2, r0
 8009958:	460b      	mov	r3, r1
 800995a:	4640      	mov	r0, r8
 800995c:	4649      	mov	r1, r9
 800995e:	f7f6 fcad 	bl	80002bc <__adddf3>
 8009962:	3701      	adds	r7, #1
 8009964:	4680      	mov	r8, r0
 8009966:	4689      	mov	r9, r1
 8009968:	e7e5      	b.n	8009936 <__kernel_rem_pio2+0x3ae>
 800996a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800996e:	e754      	b.n	800981a <__kernel_rem_pio2+0x292>
 8009970:	ec47 6b10 	vmov	d0, r6, r7
 8009974:	f1ca 0000 	rsb	r0, sl, #0
 8009978:	f000 fba6 	bl	800a0c8 <scalbn>
 800997c:	ec57 6b10 	vmov	r6, r7, d0
 8009980:	4b9f      	ldr	r3, [pc, #636]	; (8009c00 <__kernel_rem_pio2+0x678>)
 8009982:	ee10 0a10 	vmov	r0, s0
 8009986:	2200      	movs	r2, #0
 8009988:	4639      	mov	r1, r7
 800998a:	f7f7 f8d3 	bl	8000b34 <__aeabi_dcmpge>
 800998e:	b300      	cbz	r0, 80099d2 <__kernel_rem_pio2+0x44a>
 8009990:	4b9c      	ldr	r3, [pc, #624]	; (8009c04 <__kernel_rem_pio2+0x67c>)
 8009992:	2200      	movs	r2, #0
 8009994:	4630      	mov	r0, r6
 8009996:	4639      	mov	r1, r7
 8009998:	f7f6 fe46 	bl	8000628 <__aeabi_dmul>
 800999c:	f7f7 f8de 	bl	8000b5c <__aeabi_d2iz>
 80099a0:	4605      	mov	r5, r0
 80099a2:	f7f6 fdd7 	bl	8000554 <__aeabi_i2d>
 80099a6:	4b96      	ldr	r3, [pc, #600]	; (8009c00 <__kernel_rem_pio2+0x678>)
 80099a8:	2200      	movs	r2, #0
 80099aa:	f7f6 fe3d 	bl	8000628 <__aeabi_dmul>
 80099ae:	460b      	mov	r3, r1
 80099b0:	4602      	mov	r2, r0
 80099b2:	4639      	mov	r1, r7
 80099b4:	4630      	mov	r0, r6
 80099b6:	f7f6 fc7f 	bl	80002b8 <__aeabi_dsub>
 80099ba:	f7f7 f8cf 	bl	8000b5c <__aeabi_d2iz>
 80099be:	f104 0b01 	add.w	fp, r4, #1
 80099c2:	ab0c      	add	r3, sp, #48	; 0x30
 80099c4:	f10a 0a18 	add.w	sl, sl, #24
 80099c8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80099cc:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 80099d0:	e72b      	b.n	800982a <__kernel_rem_pio2+0x2a2>
 80099d2:	4630      	mov	r0, r6
 80099d4:	4639      	mov	r1, r7
 80099d6:	f7f7 f8c1 	bl	8000b5c <__aeabi_d2iz>
 80099da:	ab0c      	add	r3, sp, #48	; 0x30
 80099dc:	46a3      	mov	fp, r4
 80099de:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80099e2:	e722      	b.n	800982a <__kernel_rem_pio2+0x2a2>
 80099e4:	ab70      	add	r3, sp, #448	; 0x1c0
 80099e6:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 80099ea:	ab0c      	add	r3, sp, #48	; 0x30
 80099ec:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80099f0:	f7f6 fdb0 	bl	8000554 <__aeabi_i2d>
 80099f4:	4622      	mov	r2, r4
 80099f6:	462b      	mov	r3, r5
 80099f8:	f7f6 fe16 	bl	8000628 <__aeabi_dmul>
 80099fc:	4632      	mov	r2, r6
 80099fe:	e9c9 0100 	strd	r0, r1, [r9]
 8009a02:	463b      	mov	r3, r7
 8009a04:	4620      	mov	r0, r4
 8009a06:	4629      	mov	r1, r5
 8009a08:	f7f6 fe0e 	bl	8000628 <__aeabi_dmul>
 8009a0c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8009a10:	4604      	mov	r4, r0
 8009a12:	460d      	mov	r5, r1
 8009a14:	e713      	b.n	800983e <__kernel_rem_pio2+0x2b6>
 8009a16:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8009a1a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8009a1e:	f7f6 fe03 	bl	8000628 <__aeabi_dmul>
 8009a22:	4602      	mov	r2, r0
 8009a24:	460b      	mov	r3, r1
 8009a26:	4620      	mov	r0, r4
 8009a28:	4629      	mov	r1, r5
 8009a2a:	f7f6 fc47 	bl	80002bc <__adddf3>
 8009a2e:	3601      	adds	r6, #1
 8009a30:	4604      	mov	r4, r0
 8009a32:	460d      	mov	r5, r1
 8009a34:	9b04      	ldr	r3, [sp, #16]
 8009a36:	429e      	cmp	r6, r3
 8009a38:	dc01      	bgt.n	8009a3e <__kernel_rem_pio2+0x4b6>
 8009a3a:	45b0      	cmp	r8, r6
 8009a3c:	daeb      	bge.n	8009a16 <__kernel_rem_pio2+0x48e>
 8009a3e:	ab48      	add	r3, sp, #288	; 0x120
 8009a40:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009a44:	e9c3 4500 	strd	r4, r5, [r3]
 8009a48:	3f01      	subs	r7, #1
 8009a4a:	f108 0801 	add.w	r8, r8, #1
 8009a4e:	e6ff      	b.n	8009850 <__kernel_rem_pio2+0x2c8>
 8009a50:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8009a52:	2b02      	cmp	r3, #2
 8009a54:	dc0b      	bgt.n	8009a6e <__kernel_rem_pio2+0x4e6>
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	dc6e      	bgt.n	8009b38 <__kernel_rem_pio2+0x5b0>
 8009a5a:	d045      	beq.n	8009ae8 <__kernel_rem_pio2+0x560>
 8009a5c:	9b07      	ldr	r3, [sp, #28]
 8009a5e:	f003 0007 	and.w	r0, r3, #7
 8009a62:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8009a66:	ecbd 8b02 	vpop	{d8}
 8009a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a6e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8009a70:	2b03      	cmp	r3, #3
 8009a72:	d1f3      	bne.n	8009a5c <__kernel_rem_pio2+0x4d4>
 8009a74:	ab48      	add	r3, sp, #288	; 0x120
 8009a76:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 8009a7a:	46d0      	mov	r8, sl
 8009a7c:	46d9      	mov	r9, fp
 8009a7e:	f1b9 0f00 	cmp.w	r9, #0
 8009a82:	f1a8 0808 	sub.w	r8, r8, #8
 8009a86:	dc64      	bgt.n	8009b52 <__kernel_rem_pio2+0x5ca>
 8009a88:	465c      	mov	r4, fp
 8009a8a:	2c01      	cmp	r4, #1
 8009a8c:	f1aa 0a08 	sub.w	sl, sl, #8
 8009a90:	dc7e      	bgt.n	8009b90 <__kernel_rem_pio2+0x608>
 8009a92:	2000      	movs	r0, #0
 8009a94:	2100      	movs	r1, #0
 8009a96:	f1bb 0f01 	cmp.w	fp, #1
 8009a9a:	f300 8097 	bgt.w	8009bcc <__kernel_rem_pio2+0x644>
 8009a9e:	9b02      	ldr	r3, [sp, #8]
 8009aa0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8009aa4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	f040 8099 	bne.w	8009be0 <__kernel_rem_pio2+0x658>
 8009aae:	9b01      	ldr	r3, [sp, #4]
 8009ab0:	e9c3 5600 	strd	r5, r6, [r3]
 8009ab4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8009ab8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8009abc:	e7ce      	b.n	8009a5c <__kernel_rem_pio2+0x4d4>
 8009abe:	ab48      	add	r3, sp, #288	; 0x120
 8009ac0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac8:	f7f6 fbf8 	bl	80002bc <__adddf3>
 8009acc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009ad0:	f1bb 0f00 	cmp.w	fp, #0
 8009ad4:	daf3      	bge.n	8009abe <__kernel_rem_pio2+0x536>
 8009ad6:	9b02      	ldr	r3, [sp, #8]
 8009ad8:	b113      	cbz	r3, 8009ae0 <__kernel_rem_pio2+0x558>
 8009ada:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009ade:	4619      	mov	r1, r3
 8009ae0:	9b01      	ldr	r3, [sp, #4]
 8009ae2:	e9c3 0100 	strd	r0, r1, [r3]
 8009ae6:	e7b9      	b.n	8009a5c <__kernel_rem_pio2+0x4d4>
 8009ae8:	2000      	movs	r0, #0
 8009aea:	2100      	movs	r1, #0
 8009aec:	e7f0      	b.n	8009ad0 <__kernel_rem_pio2+0x548>
 8009aee:	ab48      	add	r3, sp, #288	; 0x120
 8009af0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af8:	f7f6 fbe0 	bl	80002bc <__adddf3>
 8009afc:	3c01      	subs	r4, #1
 8009afe:	2c00      	cmp	r4, #0
 8009b00:	daf5      	bge.n	8009aee <__kernel_rem_pio2+0x566>
 8009b02:	9b02      	ldr	r3, [sp, #8]
 8009b04:	b1e3      	cbz	r3, 8009b40 <__kernel_rem_pio2+0x5b8>
 8009b06:	4602      	mov	r2, r0
 8009b08:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009b0c:	9c01      	ldr	r4, [sp, #4]
 8009b0e:	e9c4 2300 	strd	r2, r3, [r4]
 8009b12:	4602      	mov	r2, r0
 8009b14:	460b      	mov	r3, r1
 8009b16:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8009b1a:	f7f6 fbcd 	bl	80002b8 <__aeabi_dsub>
 8009b1e:	ad4a      	add	r5, sp, #296	; 0x128
 8009b20:	2401      	movs	r4, #1
 8009b22:	45a3      	cmp	fp, r4
 8009b24:	da0f      	bge.n	8009b46 <__kernel_rem_pio2+0x5be>
 8009b26:	9b02      	ldr	r3, [sp, #8]
 8009b28:	b113      	cbz	r3, 8009b30 <__kernel_rem_pio2+0x5a8>
 8009b2a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009b2e:	4619      	mov	r1, r3
 8009b30:	9b01      	ldr	r3, [sp, #4]
 8009b32:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8009b36:	e791      	b.n	8009a5c <__kernel_rem_pio2+0x4d4>
 8009b38:	465c      	mov	r4, fp
 8009b3a:	2000      	movs	r0, #0
 8009b3c:	2100      	movs	r1, #0
 8009b3e:	e7de      	b.n	8009afe <__kernel_rem_pio2+0x576>
 8009b40:	4602      	mov	r2, r0
 8009b42:	460b      	mov	r3, r1
 8009b44:	e7e2      	b.n	8009b0c <__kernel_rem_pio2+0x584>
 8009b46:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8009b4a:	f7f6 fbb7 	bl	80002bc <__adddf3>
 8009b4e:	3401      	adds	r4, #1
 8009b50:	e7e7      	b.n	8009b22 <__kernel_rem_pio2+0x59a>
 8009b52:	e9d8 4500 	ldrd	r4, r5, [r8]
 8009b56:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8009b5a:	4620      	mov	r0, r4
 8009b5c:	4632      	mov	r2, r6
 8009b5e:	463b      	mov	r3, r7
 8009b60:	4629      	mov	r1, r5
 8009b62:	f7f6 fbab 	bl	80002bc <__adddf3>
 8009b66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b6a:	4602      	mov	r2, r0
 8009b6c:	460b      	mov	r3, r1
 8009b6e:	4620      	mov	r0, r4
 8009b70:	4629      	mov	r1, r5
 8009b72:	f7f6 fba1 	bl	80002b8 <__aeabi_dsub>
 8009b76:	4632      	mov	r2, r6
 8009b78:	463b      	mov	r3, r7
 8009b7a:	f7f6 fb9f 	bl	80002bc <__adddf3>
 8009b7e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009b82:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8009b86:	ed88 7b00 	vstr	d7, [r8]
 8009b8a:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8009b8e:	e776      	b.n	8009a7e <__kernel_rem_pio2+0x4f6>
 8009b90:	e9da 8900 	ldrd	r8, r9, [sl]
 8009b94:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8009b98:	4640      	mov	r0, r8
 8009b9a:	4632      	mov	r2, r6
 8009b9c:	463b      	mov	r3, r7
 8009b9e:	4649      	mov	r1, r9
 8009ba0:	f7f6 fb8c 	bl	80002bc <__adddf3>
 8009ba4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ba8:	4602      	mov	r2, r0
 8009baa:	460b      	mov	r3, r1
 8009bac:	4640      	mov	r0, r8
 8009bae:	4649      	mov	r1, r9
 8009bb0:	f7f6 fb82 	bl	80002b8 <__aeabi_dsub>
 8009bb4:	4632      	mov	r2, r6
 8009bb6:	463b      	mov	r3, r7
 8009bb8:	f7f6 fb80 	bl	80002bc <__adddf3>
 8009bbc:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009bc0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009bc4:	ed8a 7b00 	vstr	d7, [sl]
 8009bc8:	3c01      	subs	r4, #1
 8009bca:	e75e      	b.n	8009a8a <__kernel_rem_pio2+0x502>
 8009bcc:	ab48      	add	r3, sp, #288	; 0x120
 8009bce:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd6:	f7f6 fb71 	bl	80002bc <__adddf3>
 8009bda:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009bde:	e75a      	b.n	8009a96 <__kernel_rem_pio2+0x50e>
 8009be0:	9b01      	ldr	r3, [sp, #4]
 8009be2:	9a01      	ldr	r2, [sp, #4]
 8009be4:	601d      	str	r5, [r3, #0]
 8009be6:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8009bea:	605c      	str	r4, [r3, #4]
 8009bec:	609f      	str	r7, [r3, #8]
 8009bee:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8009bf2:	60d3      	str	r3, [r2, #12]
 8009bf4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009bf8:	6110      	str	r0, [r2, #16]
 8009bfa:	6153      	str	r3, [r2, #20]
 8009bfc:	e72e      	b.n	8009a5c <__kernel_rem_pio2+0x4d4>
 8009bfe:	bf00      	nop
 8009c00:	41700000 	.word	0x41700000
 8009c04:	3e700000 	.word	0x3e700000

08009c08 <__kernel_tan>:
 8009c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c0c:	ed2d 8b04 	vpush	{d8-d9}
 8009c10:	ec5b ab10 	vmov	sl, fp, d0
 8009c14:	4be2      	ldr	r3, [pc, #904]	; (8009fa0 <__kernel_tan+0x398>)
 8009c16:	b085      	sub	sp, #20
 8009c18:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8009c1c:	429f      	cmp	r7, r3
 8009c1e:	ed8d 1b00 	vstr	d1, [sp]
 8009c22:	4606      	mov	r6, r0
 8009c24:	f8cd b00c 	str.w	fp, [sp, #12]
 8009c28:	dc24      	bgt.n	8009c74 <__kernel_tan+0x6c>
 8009c2a:	ee10 0a10 	vmov	r0, s0
 8009c2e:	4659      	mov	r1, fp
 8009c30:	f7f6 ff94 	bl	8000b5c <__aeabi_d2iz>
 8009c34:	2800      	cmp	r0, #0
 8009c36:	d148      	bne.n	8009cca <__kernel_tan+0xc2>
 8009c38:	1c73      	adds	r3, r6, #1
 8009c3a:	4652      	mov	r2, sl
 8009c3c:	4313      	orrs	r3, r2
 8009c3e:	433b      	orrs	r3, r7
 8009c40:	d112      	bne.n	8009c68 <__kernel_tan+0x60>
 8009c42:	ec4b ab10 	vmov	d0, sl, fp
 8009c46:	f000 f9b3 	bl	8009fb0 <fabs>
 8009c4a:	49d6      	ldr	r1, [pc, #856]	; (8009fa4 <__kernel_tan+0x39c>)
 8009c4c:	ec53 2b10 	vmov	r2, r3, d0
 8009c50:	2000      	movs	r0, #0
 8009c52:	f7f6 fe13 	bl	800087c <__aeabi_ddiv>
 8009c56:	4682      	mov	sl, r0
 8009c58:	468b      	mov	fp, r1
 8009c5a:	ec4b ab10 	vmov	d0, sl, fp
 8009c5e:	b005      	add	sp, #20
 8009c60:	ecbd 8b04 	vpop	{d8-d9}
 8009c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c68:	2e01      	cmp	r6, #1
 8009c6a:	d0f6      	beq.n	8009c5a <__kernel_tan+0x52>
 8009c6c:	49ce      	ldr	r1, [pc, #824]	; (8009fa8 <__kernel_tan+0x3a0>)
 8009c6e:	465b      	mov	r3, fp
 8009c70:	2000      	movs	r0, #0
 8009c72:	e7ee      	b.n	8009c52 <__kernel_tan+0x4a>
 8009c74:	4bcd      	ldr	r3, [pc, #820]	; (8009fac <__kernel_tan+0x3a4>)
 8009c76:	429f      	cmp	r7, r3
 8009c78:	dd27      	ble.n	8009cca <__kernel_tan+0xc2>
 8009c7a:	9b03      	ldr	r3, [sp, #12]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	da0a      	bge.n	8009c96 <__kernel_tan+0x8e>
 8009c80:	e9dd 2100 	ldrd	r2, r1, [sp]
 8009c84:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009c88:	469b      	mov	fp, r3
 8009c8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009c8e:	e9cd 2300 	strd	r2, r3, [sp]
 8009c92:	ee10 aa10 	vmov	sl, s0
 8009c96:	4652      	mov	r2, sl
 8009c98:	465b      	mov	r3, fp
 8009c9a:	a1a1      	add	r1, pc, #644	; (adr r1, 8009f20 <__kernel_tan+0x318>)
 8009c9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ca0:	f7f6 fb0a 	bl	80002b8 <__aeabi_dsub>
 8009ca4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ca8:	4604      	mov	r4, r0
 8009caa:	460d      	mov	r5, r1
 8009cac:	a19e      	add	r1, pc, #632	; (adr r1, 8009f28 <__kernel_tan+0x320>)
 8009cae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cb2:	f7f6 fb01 	bl	80002b8 <__aeabi_dsub>
 8009cb6:	4622      	mov	r2, r4
 8009cb8:	462b      	mov	r3, r5
 8009cba:	f7f6 faff 	bl	80002bc <__adddf3>
 8009cbe:	ed9f 7b9c 	vldr	d7, [pc, #624]	; 8009f30 <__kernel_tan+0x328>
 8009cc2:	ed8d 7b00 	vstr	d7, [sp]
 8009cc6:	4682      	mov	sl, r0
 8009cc8:	468b      	mov	fp, r1
 8009cca:	4652      	mov	r2, sl
 8009ccc:	465b      	mov	r3, fp
 8009cce:	4650      	mov	r0, sl
 8009cd0:	4659      	mov	r1, fp
 8009cd2:	f7f6 fca9 	bl	8000628 <__aeabi_dmul>
 8009cd6:	4602      	mov	r2, r0
 8009cd8:	460b      	mov	r3, r1
 8009cda:	4680      	mov	r8, r0
 8009cdc:	4689      	mov	r9, r1
 8009cde:	f7f6 fca3 	bl	8000628 <__aeabi_dmul>
 8009ce2:	4642      	mov	r2, r8
 8009ce4:	4604      	mov	r4, r0
 8009ce6:	460d      	mov	r5, r1
 8009ce8:	464b      	mov	r3, r9
 8009cea:	4650      	mov	r0, sl
 8009cec:	4659      	mov	r1, fp
 8009cee:	f7f6 fc9b 	bl	8000628 <__aeabi_dmul>
 8009cf2:	a391      	add	r3, pc, #580	; (adr r3, 8009f38 <__kernel_tan+0x330>)
 8009cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf8:	ec41 0b18 	vmov	d8, r0, r1
 8009cfc:	4620      	mov	r0, r4
 8009cfe:	4629      	mov	r1, r5
 8009d00:	f7f6 fc92 	bl	8000628 <__aeabi_dmul>
 8009d04:	a38e      	add	r3, pc, #568	; (adr r3, 8009f40 <__kernel_tan+0x338>)
 8009d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0a:	f7f6 fad7 	bl	80002bc <__adddf3>
 8009d0e:	4622      	mov	r2, r4
 8009d10:	462b      	mov	r3, r5
 8009d12:	f7f6 fc89 	bl	8000628 <__aeabi_dmul>
 8009d16:	a38c      	add	r3, pc, #560	; (adr r3, 8009f48 <__kernel_tan+0x340>)
 8009d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d1c:	f7f6 face 	bl	80002bc <__adddf3>
 8009d20:	4622      	mov	r2, r4
 8009d22:	462b      	mov	r3, r5
 8009d24:	f7f6 fc80 	bl	8000628 <__aeabi_dmul>
 8009d28:	a389      	add	r3, pc, #548	; (adr r3, 8009f50 <__kernel_tan+0x348>)
 8009d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d2e:	f7f6 fac5 	bl	80002bc <__adddf3>
 8009d32:	4622      	mov	r2, r4
 8009d34:	462b      	mov	r3, r5
 8009d36:	f7f6 fc77 	bl	8000628 <__aeabi_dmul>
 8009d3a:	a387      	add	r3, pc, #540	; (adr r3, 8009f58 <__kernel_tan+0x350>)
 8009d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d40:	f7f6 fabc 	bl	80002bc <__adddf3>
 8009d44:	4622      	mov	r2, r4
 8009d46:	462b      	mov	r3, r5
 8009d48:	f7f6 fc6e 	bl	8000628 <__aeabi_dmul>
 8009d4c:	a384      	add	r3, pc, #528	; (adr r3, 8009f60 <__kernel_tan+0x358>)
 8009d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d52:	f7f6 fab3 	bl	80002bc <__adddf3>
 8009d56:	4642      	mov	r2, r8
 8009d58:	464b      	mov	r3, r9
 8009d5a:	f7f6 fc65 	bl	8000628 <__aeabi_dmul>
 8009d5e:	a382      	add	r3, pc, #520	; (adr r3, 8009f68 <__kernel_tan+0x360>)
 8009d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d64:	ec41 0b19 	vmov	d9, r0, r1
 8009d68:	4620      	mov	r0, r4
 8009d6a:	4629      	mov	r1, r5
 8009d6c:	f7f6 fc5c 	bl	8000628 <__aeabi_dmul>
 8009d70:	a37f      	add	r3, pc, #508	; (adr r3, 8009f70 <__kernel_tan+0x368>)
 8009d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d76:	f7f6 faa1 	bl	80002bc <__adddf3>
 8009d7a:	4622      	mov	r2, r4
 8009d7c:	462b      	mov	r3, r5
 8009d7e:	f7f6 fc53 	bl	8000628 <__aeabi_dmul>
 8009d82:	a37d      	add	r3, pc, #500	; (adr r3, 8009f78 <__kernel_tan+0x370>)
 8009d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d88:	f7f6 fa98 	bl	80002bc <__adddf3>
 8009d8c:	4622      	mov	r2, r4
 8009d8e:	462b      	mov	r3, r5
 8009d90:	f7f6 fc4a 	bl	8000628 <__aeabi_dmul>
 8009d94:	a37a      	add	r3, pc, #488	; (adr r3, 8009f80 <__kernel_tan+0x378>)
 8009d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d9a:	f7f6 fa8f 	bl	80002bc <__adddf3>
 8009d9e:	4622      	mov	r2, r4
 8009da0:	462b      	mov	r3, r5
 8009da2:	f7f6 fc41 	bl	8000628 <__aeabi_dmul>
 8009da6:	a378      	add	r3, pc, #480	; (adr r3, 8009f88 <__kernel_tan+0x380>)
 8009da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dac:	f7f6 fa86 	bl	80002bc <__adddf3>
 8009db0:	4622      	mov	r2, r4
 8009db2:	462b      	mov	r3, r5
 8009db4:	f7f6 fc38 	bl	8000628 <__aeabi_dmul>
 8009db8:	a375      	add	r3, pc, #468	; (adr r3, 8009f90 <__kernel_tan+0x388>)
 8009dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dbe:	f7f6 fa7d 	bl	80002bc <__adddf3>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	460b      	mov	r3, r1
 8009dc6:	ec51 0b19 	vmov	r0, r1, d9
 8009dca:	f7f6 fa77 	bl	80002bc <__adddf3>
 8009dce:	ec53 2b18 	vmov	r2, r3, d8
 8009dd2:	f7f6 fc29 	bl	8000628 <__aeabi_dmul>
 8009dd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009dda:	f7f6 fa6f 	bl	80002bc <__adddf3>
 8009dde:	4642      	mov	r2, r8
 8009de0:	464b      	mov	r3, r9
 8009de2:	f7f6 fc21 	bl	8000628 <__aeabi_dmul>
 8009de6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009dea:	f7f6 fa67 	bl	80002bc <__adddf3>
 8009dee:	a36a      	add	r3, pc, #424	; (adr r3, 8009f98 <__kernel_tan+0x390>)
 8009df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df4:	4604      	mov	r4, r0
 8009df6:	460d      	mov	r5, r1
 8009df8:	ec51 0b18 	vmov	r0, r1, d8
 8009dfc:	f7f6 fc14 	bl	8000628 <__aeabi_dmul>
 8009e00:	4622      	mov	r2, r4
 8009e02:	462b      	mov	r3, r5
 8009e04:	f7f6 fa5a 	bl	80002bc <__adddf3>
 8009e08:	460b      	mov	r3, r1
 8009e0a:	ec41 0b18 	vmov	d8, r0, r1
 8009e0e:	4602      	mov	r2, r0
 8009e10:	4659      	mov	r1, fp
 8009e12:	4650      	mov	r0, sl
 8009e14:	f7f6 fa52 	bl	80002bc <__adddf3>
 8009e18:	4b64      	ldr	r3, [pc, #400]	; (8009fac <__kernel_tan+0x3a4>)
 8009e1a:	429f      	cmp	r7, r3
 8009e1c:	4604      	mov	r4, r0
 8009e1e:	460d      	mov	r5, r1
 8009e20:	dd3e      	ble.n	8009ea0 <__kernel_tan+0x298>
 8009e22:	4630      	mov	r0, r6
 8009e24:	f7f6 fb96 	bl	8000554 <__aeabi_i2d>
 8009e28:	4622      	mov	r2, r4
 8009e2a:	4680      	mov	r8, r0
 8009e2c:	4689      	mov	r9, r1
 8009e2e:	462b      	mov	r3, r5
 8009e30:	4620      	mov	r0, r4
 8009e32:	4629      	mov	r1, r5
 8009e34:	f7f6 fbf8 	bl	8000628 <__aeabi_dmul>
 8009e38:	4642      	mov	r2, r8
 8009e3a:	4606      	mov	r6, r0
 8009e3c:	460f      	mov	r7, r1
 8009e3e:	464b      	mov	r3, r9
 8009e40:	4620      	mov	r0, r4
 8009e42:	4629      	mov	r1, r5
 8009e44:	f7f6 fa3a 	bl	80002bc <__adddf3>
 8009e48:	4602      	mov	r2, r0
 8009e4a:	460b      	mov	r3, r1
 8009e4c:	4630      	mov	r0, r6
 8009e4e:	4639      	mov	r1, r7
 8009e50:	f7f6 fd14 	bl	800087c <__aeabi_ddiv>
 8009e54:	ec53 2b18 	vmov	r2, r3, d8
 8009e58:	f7f6 fa2e 	bl	80002b8 <__aeabi_dsub>
 8009e5c:	4602      	mov	r2, r0
 8009e5e:	460b      	mov	r3, r1
 8009e60:	4650      	mov	r0, sl
 8009e62:	4659      	mov	r1, fp
 8009e64:	f7f6 fa28 	bl	80002b8 <__aeabi_dsub>
 8009e68:	4602      	mov	r2, r0
 8009e6a:	460b      	mov	r3, r1
 8009e6c:	f7f6 fa26 	bl	80002bc <__adddf3>
 8009e70:	4602      	mov	r2, r0
 8009e72:	460b      	mov	r3, r1
 8009e74:	4640      	mov	r0, r8
 8009e76:	4649      	mov	r1, r9
 8009e78:	f7f6 fa1e 	bl	80002b8 <__aeabi_dsub>
 8009e7c:	9b03      	ldr	r3, [sp, #12]
 8009e7e:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 8009e82:	f00a 0a02 	and.w	sl, sl, #2
 8009e86:	4604      	mov	r4, r0
 8009e88:	f1ca 0001 	rsb	r0, sl, #1
 8009e8c:	460d      	mov	r5, r1
 8009e8e:	f7f6 fb61 	bl	8000554 <__aeabi_i2d>
 8009e92:	4602      	mov	r2, r0
 8009e94:	460b      	mov	r3, r1
 8009e96:	4620      	mov	r0, r4
 8009e98:	4629      	mov	r1, r5
 8009e9a:	f7f6 fbc5 	bl	8000628 <__aeabi_dmul>
 8009e9e:	e6da      	b.n	8009c56 <__kernel_tan+0x4e>
 8009ea0:	2e01      	cmp	r6, #1
 8009ea2:	d038      	beq.n	8009f16 <__kernel_tan+0x30e>
 8009ea4:	460f      	mov	r7, r1
 8009ea6:	4689      	mov	r9, r1
 8009ea8:	4602      	mov	r2, r0
 8009eaa:	460b      	mov	r3, r1
 8009eac:	2000      	movs	r0, #0
 8009eae:	493e      	ldr	r1, [pc, #248]	; (8009fa8 <__kernel_tan+0x3a0>)
 8009eb0:	f7f6 fce4 	bl	800087c <__aeabi_ddiv>
 8009eb4:	2600      	movs	r6, #0
 8009eb6:	e9cd 0100 	strd	r0, r1, [sp]
 8009eba:	4652      	mov	r2, sl
 8009ebc:	465b      	mov	r3, fp
 8009ebe:	4630      	mov	r0, r6
 8009ec0:	4639      	mov	r1, r7
 8009ec2:	f7f6 f9f9 	bl	80002b8 <__aeabi_dsub>
 8009ec6:	e9dd 4500 	ldrd	r4, r5, [sp]
 8009eca:	4602      	mov	r2, r0
 8009ecc:	460b      	mov	r3, r1
 8009ece:	ec51 0b18 	vmov	r0, r1, d8
 8009ed2:	f7f6 f9f1 	bl	80002b8 <__aeabi_dsub>
 8009ed6:	4632      	mov	r2, r6
 8009ed8:	462b      	mov	r3, r5
 8009eda:	f7f6 fba5 	bl	8000628 <__aeabi_dmul>
 8009ede:	46b0      	mov	r8, r6
 8009ee0:	460f      	mov	r7, r1
 8009ee2:	4606      	mov	r6, r0
 8009ee4:	4642      	mov	r2, r8
 8009ee6:	462b      	mov	r3, r5
 8009ee8:	4640      	mov	r0, r8
 8009eea:	4649      	mov	r1, r9
 8009eec:	f7f6 fb9c 	bl	8000628 <__aeabi_dmul>
 8009ef0:	4b2c      	ldr	r3, [pc, #176]	; (8009fa4 <__kernel_tan+0x39c>)
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	f7f6 f9e2 	bl	80002bc <__adddf3>
 8009ef8:	4602      	mov	r2, r0
 8009efa:	460b      	mov	r3, r1
 8009efc:	4630      	mov	r0, r6
 8009efe:	4639      	mov	r1, r7
 8009f00:	f7f6 f9dc 	bl	80002bc <__adddf3>
 8009f04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f08:	f7f6 fb8e 	bl	8000628 <__aeabi_dmul>
 8009f0c:	4642      	mov	r2, r8
 8009f0e:	462b      	mov	r3, r5
 8009f10:	f7f6 f9d4 	bl	80002bc <__adddf3>
 8009f14:	e69f      	b.n	8009c56 <__kernel_tan+0x4e>
 8009f16:	4682      	mov	sl, r0
 8009f18:	468b      	mov	fp, r1
 8009f1a:	e69e      	b.n	8009c5a <__kernel_tan+0x52>
 8009f1c:	f3af 8000 	nop.w
 8009f20:	54442d18 	.word	0x54442d18
 8009f24:	3fe921fb 	.word	0x3fe921fb
 8009f28:	33145c07 	.word	0x33145c07
 8009f2c:	3c81a626 	.word	0x3c81a626
	...
 8009f38:	74bf7ad4 	.word	0x74bf7ad4
 8009f3c:	3efb2a70 	.word	0x3efb2a70
 8009f40:	32f0a7e9 	.word	0x32f0a7e9
 8009f44:	3f12b80f 	.word	0x3f12b80f
 8009f48:	1a8d1068 	.word	0x1a8d1068
 8009f4c:	3f3026f7 	.word	0x3f3026f7
 8009f50:	fee08315 	.word	0xfee08315
 8009f54:	3f57dbc8 	.word	0x3f57dbc8
 8009f58:	e96e8493 	.word	0xe96e8493
 8009f5c:	3f8226e3 	.word	0x3f8226e3
 8009f60:	1bb341fe 	.word	0x1bb341fe
 8009f64:	3faba1ba 	.word	0x3faba1ba
 8009f68:	db605373 	.word	0xdb605373
 8009f6c:	bef375cb 	.word	0xbef375cb
 8009f70:	a03792a6 	.word	0xa03792a6
 8009f74:	3f147e88 	.word	0x3f147e88
 8009f78:	f2f26501 	.word	0xf2f26501
 8009f7c:	3f4344d8 	.word	0x3f4344d8
 8009f80:	c9560328 	.word	0xc9560328
 8009f84:	3f6d6d22 	.word	0x3f6d6d22
 8009f88:	8406d637 	.word	0x8406d637
 8009f8c:	3f9664f4 	.word	0x3f9664f4
 8009f90:	1110fe7a 	.word	0x1110fe7a
 8009f94:	3fc11111 	.word	0x3fc11111
 8009f98:	55555563 	.word	0x55555563
 8009f9c:	3fd55555 	.word	0x3fd55555
 8009fa0:	3e2fffff 	.word	0x3e2fffff
 8009fa4:	3ff00000 	.word	0x3ff00000
 8009fa8:	bff00000 	.word	0xbff00000
 8009fac:	3fe59427 	.word	0x3fe59427

08009fb0 <fabs>:
 8009fb0:	ec51 0b10 	vmov	r0, r1, d0
 8009fb4:	ee10 2a10 	vmov	r2, s0
 8009fb8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009fbc:	ec43 2b10 	vmov	d0, r2, r3
 8009fc0:	4770      	bx	lr
 8009fc2:	0000      	movs	r0, r0
 8009fc4:	0000      	movs	r0, r0
	...

08009fc8 <floor>:
 8009fc8:	ec51 0b10 	vmov	r0, r1, d0
 8009fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fd0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009fd4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8009fd8:	2e13      	cmp	r6, #19
 8009fda:	ee10 5a10 	vmov	r5, s0
 8009fde:	ee10 8a10 	vmov	r8, s0
 8009fe2:	460c      	mov	r4, r1
 8009fe4:	dc32      	bgt.n	800a04c <floor+0x84>
 8009fe6:	2e00      	cmp	r6, #0
 8009fe8:	da14      	bge.n	800a014 <floor+0x4c>
 8009fea:	a333      	add	r3, pc, #204	; (adr r3, 800a0b8 <floor+0xf0>)
 8009fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff0:	f7f6 f964 	bl	80002bc <__adddf3>
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	f7f6 fda6 	bl	8000b48 <__aeabi_dcmpgt>
 8009ffc:	b138      	cbz	r0, 800a00e <floor+0x46>
 8009ffe:	2c00      	cmp	r4, #0
 800a000:	da57      	bge.n	800a0b2 <floor+0xea>
 800a002:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800a006:	431d      	orrs	r5, r3
 800a008:	d001      	beq.n	800a00e <floor+0x46>
 800a00a:	4c2d      	ldr	r4, [pc, #180]	; (800a0c0 <floor+0xf8>)
 800a00c:	2500      	movs	r5, #0
 800a00e:	4621      	mov	r1, r4
 800a010:	4628      	mov	r0, r5
 800a012:	e025      	b.n	800a060 <floor+0x98>
 800a014:	4f2b      	ldr	r7, [pc, #172]	; (800a0c4 <floor+0xfc>)
 800a016:	4137      	asrs	r7, r6
 800a018:	ea01 0307 	and.w	r3, r1, r7
 800a01c:	4303      	orrs	r3, r0
 800a01e:	d01f      	beq.n	800a060 <floor+0x98>
 800a020:	a325      	add	r3, pc, #148	; (adr r3, 800a0b8 <floor+0xf0>)
 800a022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a026:	f7f6 f949 	bl	80002bc <__adddf3>
 800a02a:	2200      	movs	r2, #0
 800a02c:	2300      	movs	r3, #0
 800a02e:	f7f6 fd8b 	bl	8000b48 <__aeabi_dcmpgt>
 800a032:	2800      	cmp	r0, #0
 800a034:	d0eb      	beq.n	800a00e <floor+0x46>
 800a036:	2c00      	cmp	r4, #0
 800a038:	bfbe      	ittt	lt
 800a03a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800a03e:	fa43 f606 	asrlt.w	r6, r3, r6
 800a042:	19a4      	addlt	r4, r4, r6
 800a044:	ea24 0407 	bic.w	r4, r4, r7
 800a048:	2500      	movs	r5, #0
 800a04a:	e7e0      	b.n	800a00e <floor+0x46>
 800a04c:	2e33      	cmp	r6, #51	; 0x33
 800a04e:	dd0b      	ble.n	800a068 <floor+0xa0>
 800a050:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a054:	d104      	bne.n	800a060 <floor+0x98>
 800a056:	ee10 2a10 	vmov	r2, s0
 800a05a:	460b      	mov	r3, r1
 800a05c:	f7f6 f92e 	bl	80002bc <__adddf3>
 800a060:	ec41 0b10 	vmov	d0, r0, r1
 800a064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a068:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800a06c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a070:	fa23 f707 	lsr.w	r7, r3, r7
 800a074:	4207      	tst	r7, r0
 800a076:	d0f3      	beq.n	800a060 <floor+0x98>
 800a078:	a30f      	add	r3, pc, #60	; (adr r3, 800a0b8 <floor+0xf0>)
 800a07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a07e:	f7f6 f91d 	bl	80002bc <__adddf3>
 800a082:	2200      	movs	r2, #0
 800a084:	2300      	movs	r3, #0
 800a086:	f7f6 fd5f 	bl	8000b48 <__aeabi_dcmpgt>
 800a08a:	2800      	cmp	r0, #0
 800a08c:	d0bf      	beq.n	800a00e <floor+0x46>
 800a08e:	2c00      	cmp	r4, #0
 800a090:	da02      	bge.n	800a098 <floor+0xd0>
 800a092:	2e14      	cmp	r6, #20
 800a094:	d103      	bne.n	800a09e <floor+0xd6>
 800a096:	3401      	adds	r4, #1
 800a098:	ea25 0507 	bic.w	r5, r5, r7
 800a09c:	e7b7      	b.n	800a00e <floor+0x46>
 800a09e:	2301      	movs	r3, #1
 800a0a0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800a0a4:	fa03 f606 	lsl.w	r6, r3, r6
 800a0a8:	4435      	add	r5, r6
 800a0aa:	4545      	cmp	r5, r8
 800a0ac:	bf38      	it	cc
 800a0ae:	18e4      	addcc	r4, r4, r3
 800a0b0:	e7f2      	b.n	800a098 <floor+0xd0>
 800a0b2:	2500      	movs	r5, #0
 800a0b4:	462c      	mov	r4, r5
 800a0b6:	e7aa      	b.n	800a00e <floor+0x46>
 800a0b8:	8800759c 	.word	0x8800759c
 800a0bc:	7e37e43c 	.word	0x7e37e43c
 800a0c0:	bff00000 	.word	0xbff00000
 800a0c4:	000fffff 	.word	0x000fffff

0800a0c8 <scalbn>:
 800a0c8:	b570      	push	{r4, r5, r6, lr}
 800a0ca:	ec55 4b10 	vmov	r4, r5, d0
 800a0ce:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a0d2:	4606      	mov	r6, r0
 800a0d4:	462b      	mov	r3, r5
 800a0d6:	b99a      	cbnz	r2, 800a100 <scalbn+0x38>
 800a0d8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a0dc:	4323      	orrs	r3, r4
 800a0de:	d036      	beq.n	800a14e <scalbn+0x86>
 800a0e0:	4b39      	ldr	r3, [pc, #228]	; (800a1c8 <scalbn+0x100>)
 800a0e2:	4629      	mov	r1, r5
 800a0e4:	ee10 0a10 	vmov	r0, s0
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	f7f6 fa9d 	bl	8000628 <__aeabi_dmul>
 800a0ee:	4b37      	ldr	r3, [pc, #220]	; (800a1cc <scalbn+0x104>)
 800a0f0:	429e      	cmp	r6, r3
 800a0f2:	4604      	mov	r4, r0
 800a0f4:	460d      	mov	r5, r1
 800a0f6:	da10      	bge.n	800a11a <scalbn+0x52>
 800a0f8:	a32b      	add	r3, pc, #172	; (adr r3, 800a1a8 <scalbn+0xe0>)
 800a0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0fe:	e03a      	b.n	800a176 <scalbn+0xae>
 800a100:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a104:	428a      	cmp	r2, r1
 800a106:	d10c      	bne.n	800a122 <scalbn+0x5a>
 800a108:	ee10 2a10 	vmov	r2, s0
 800a10c:	4620      	mov	r0, r4
 800a10e:	4629      	mov	r1, r5
 800a110:	f7f6 f8d4 	bl	80002bc <__adddf3>
 800a114:	4604      	mov	r4, r0
 800a116:	460d      	mov	r5, r1
 800a118:	e019      	b.n	800a14e <scalbn+0x86>
 800a11a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a11e:	460b      	mov	r3, r1
 800a120:	3a36      	subs	r2, #54	; 0x36
 800a122:	4432      	add	r2, r6
 800a124:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a128:	428a      	cmp	r2, r1
 800a12a:	dd08      	ble.n	800a13e <scalbn+0x76>
 800a12c:	2d00      	cmp	r5, #0
 800a12e:	a120      	add	r1, pc, #128	; (adr r1, 800a1b0 <scalbn+0xe8>)
 800a130:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a134:	da1c      	bge.n	800a170 <scalbn+0xa8>
 800a136:	a120      	add	r1, pc, #128	; (adr r1, 800a1b8 <scalbn+0xf0>)
 800a138:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a13c:	e018      	b.n	800a170 <scalbn+0xa8>
 800a13e:	2a00      	cmp	r2, #0
 800a140:	dd08      	ble.n	800a154 <scalbn+0x8c>
 800a142:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a146:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a14a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a14e:	ec45 4b10 	vmov	d0, r4, r5
 800a152:	bd70      	pop	{r4, r5, r6, pc}
 800a154:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a158:	da19      	bge.n	800a18e <scalbn+0xc6>
 800a15a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a15e:	429e      	cmp	r6, r3
 800a160:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a164:	dd0a      	ble.n	800a17c <scalbn+0xb4>
 800a166:	a112      	add	r1, pc, #72	; (adr r1, 800a1b0 <scalbn+0xe8>)
 800a168:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d1e2      	bne.n	800a136 <scalbn+0x6e>
 800a170:	a30f      	add	r3, pc, #60	; (adr r3, 800a1b0 <scalbn+0xe8>)
 800a172:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a176:	f7f6 fa57 	bl	8000628 <__aeabi_dmul>
 800a17a:	e7cb      	b.n	800a114 <scalbn+0x4c>
 800a17c:	a10a      	add	r1, pc, #40	; (adr r1, 800a1a8 <scalbn+0xe0>)
 800a17e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d0b8      	beq.n	800a0f8 <scalbn+0x30>
 800a186:	a10e      	add	r1, pc, #56	; (adr r1, 800a1c0 <scalbn+0xf8>)
 800a188:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a18c:	e7b4      	b.n	800a0f8 <scalbn+0x30>
 800a18e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a192:	3236      	adds	r2, #54	; 0x36
 800a194:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a198:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a19c:	4620      	mov	r0, r4
 800a19e:	4b0c      	ldr	r3, [pc, #48]	; (800a1d0 <scalbn+0x108>)
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	e7e8      	b.n	800a176 <scalbn+0xae>
 800a1a4:	f3af 8000 	nop.w
 800a1a8:	c2f8f359 	.word	0xc2f8f359
 800a1ac:	01a56e1f 	.word	0x01a56e1f
 800a1b0:	8800759c 	.word	0x8800759c
 800a1b4:	7e37e43c 	.word	0x7e37e43c
 800a1b8:	8800759c 	.word	0x8800759c
 800a1bc:	fe37e43c 	.word	0xfe37e43c
 800a1c0:	c2f8f359 	.word	0xc2f8f359
 800a1c4:	81a56e1f 	.word	0x81a56e1f
 800a1c8:	43500000 	.word	0x43500000
 800a1cc:	ffff3cb0 	.word	0xffff3cb0
 800a1d0:	3c900000 	.word	0x3c900000

0800a1d4 <_init>:
 800a1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1d6:	bf00      	nop
 800a1d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1da:	bc08      	pop	{r3}
 800a1dc:	469e      	mov	lr, r3
 800a1de:	4770      	bx	lr

0800a1e0 <_fini>:
 800a1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1e2:	bf00      	nop
 800a1e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1e6:	bc08      	pop	{r3}
 800a1e8:	469e      	mov	lr, r3
 800a1ea:	4770      	bx	lr
