
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//objdump_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402f38 <.init>:
  402f38:	stp	x29, x30, [sp, #-16]!
  402f3c:	mov	x29, sp
  402f40:	bl	403900 <ferror@plt+0x60>
  402f44:	ldp	x29, x30, [sp], #16
  402f48:	ret

Disassembly of section .plt:

0000000000402f50 <memcpy@plt-0x20>:
  402f50:	stp	x16, x30, [sp, #-16]!
  402f54:	adrp	x16, 466000 <warn@@Base+0x25e9c>
  402f58:	ldr	x17, [x16, #4088]
  402f5c:	add	x16, x16, #0xff8
  402f60:	br	x17
  402f64:	nop
  402f68:	nop
  402f6c:	nop

0000000000402f70 <memcpy@plt>:
  402f70:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  402f74:	ldr	x17, [x16]
  402f78:	add	x16, x16, #0x0
  402f7c:	br	x17

0000000000402f80 <memmove@plt>:
  402f80:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  402f84:	ldr	x17, [x16, #8]
  402f88:	add	x16, x16, #0x8
  402f8c:	br	x17

0000000000402f90 <cplus_demangle_print@plt>:
  402f90:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  402f94:	ldr	x17, [x16, #16]
  402f98:	add	x16, x16, #0x10
  402f9c:	br	x17

0000000000402fa0 <mkstemps@plt>:
  402fa0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  402fa4:	ldr	x17, [x16, #24]
  402fa8:	add	x16, x16, #0x18
  402fac:	br	x17

0000000000402fb0 <cplus_demangle_name_to_style@plt>:
  402fb0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  402fb4:	ldr	x17, [x16, #32]
  402fb8:	add	x16, x16, #0x20
  402fbc:	br	x17

0000000000402fc0 <strtoul@plt>:
  402fc0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  402fc4:	ldr	x17, [x16, #40]
  402fc8:	add	x16, x16, #0x28
  402fcc:	br	x17

0000000000402fd0 <strlen@plt>:
  402fd0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  402fd4:	ldr	x17, [x16, #48]
  402fd8:	add	x16, x16, #0x30
  402fdc:	br	x17

0000000000402fe0 <fputs@plt>:
  402fe0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  402fe4:	ldr	x17, [x16, #56]
  402fe8:	add	x16, x16, #0x38
  402fec:	br	x17

0000000000402ff0 <bfd_scan_vma@plt>:
  402ff0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  402ff4:	ldr	x17, [x16, #64]
  402ff8:	add	x16, x16, #0x40
  402ffc:	br	x17

0000000000403000 <exit@plt>:
  403000:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403004:	ldr	x17, [x16, #72]
  403008:	add	x16, x16, #0x48
  40300c:	br	x17

0000000000403010 <ctf_arc_open_by_name@plt>:
  403010:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403014:	ldr	x17, [x16, #80]
  403018:	add	x16, x16, #0x50
  40301c:	br	x17

0000000000403020 <strnlen@plt>:
  403020:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403024:	ldr	x17, [x16, #88]
  403028:	add	x16, x16, #0x58
  40302c:	br	x17

0000000000403030 <strtod@plt>:
  403030:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403034:	ldr	x17, [x16, #96]
  403038:	add	x16, x16, #0x60
  40303c:	br	x17

0000000000403040 <bfd_get_stab_name@plt>:
  403040:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403044:	ldr	x17, [x16, #104]
  403048:	add	x16, x16, #0x68
  40304c:	br	x17

0000000000403050 <ctf_archive_iter@plt>:
  403050:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403054:	ldr	x17, [x16, #112]
  403058:	add	x16, x16, #0x70
  40305c:	br	x17

0000000000403060 <bfd_arch_list@plt>:
  403060:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403064:	ldr	x17, [x16, #120]
  403068:	add	x16, x16, #0x78
  40306c:	br	x17

0000000000403070 <bfd_set_default_target@plt>:
  403070:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403074:	ldr	x17, [x16, #128]
  403078:	add	x16, x16, #0x80
  40307c:	br	x17

0000000000403080 <ctf_errno@plt>:
  403080:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403084:	ldr	x17, [x16, #136]
  403088:	add	x16, x16, #0x88
  40308c:	br	x17

0000000000403090 <ftell@plt>:
  403090:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403094:	ldr	x17, [x16, #144]
  403098:	add	x16, x16, #0x90
  40309c:	br	x17

00000000004030a0 <sprintf@plt>:
  4030a0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4030a4:	ldr	x17, [x16, #152]
  4030a8:	add	x16, x16, #0x98
  4030ac:	br	x17

00000000004030b0 <putc@plt>:
  4030b0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4030b4:	ldr	x17, [x16, #160]
  4030b8:	add	x16, x16, #0xa0
  4030bc:	br	x17

00000000004030c0 <fputc@plt>:
  4030c0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4030c4:	ldr	x17, [x16, #168]
  4030c8:	add	x16, x16, #0xa8
  4030cc:	br	x17

00000000004030d0 <filename_cmp@plt>:
  4030d0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4030d4:	ldr	x17, [x16, #176]
  4030d8:	add	x16, x16, #0xb0
  4030dc:	br	x17

00000000004030e0 <cplus_demangle_set_style@plt>:
  4030e0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4030e4:	ldr	x17, [x16, #184]
  4030e8:	add	x16, x16, #0xb8
  4030ec:	br	x17

00000000004030f0 <qsort@plt>:
  4030f0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4030f4:	ldr	x17, [x16, #192]
  4030f8:	add	x16, x16, #0xc0
  4030fc:	br	x17

0000000000403100 <ctime@plt>:
  403100:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403104:	ldr	x17, [x16, #200]
  403108:	add	x16, x16, #0xc8
  40310c:	br	x17

0000000000403110 <asprintf@plt>:
  403110:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403114:	ldr	x17, [x16, #208]
  403118:	add	x16, x16, #0xd0
  40311c:	br	x17

0000000000403120 <bfd_malloc_and_get_section@plt>:
  403120:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403124:	ldr	x17, [x16, #216]
  403128:	add	x16, x16, #0xd8
  40312c:	br	x17

0000000000403130 <bfd_openr@plt>:
  403130:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403134:	ldr	x17, [x16, #224]
  403138:	add	x16, x16, #0xe0
  40313c:	br	x17

0000000000403140 <lrealpath@plt>:
  403140:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403144:	ldr	x17, [x16, #232]
  403148:	add	x16, x16, #0xe8
  40314c:	br	x17

0000000000403150 <ctf_errmsg@plt>:
  403150:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403154:	ldr	x17, [x16, #240]
  403158:	add	x16, x16, #0xf0
  40315c:	br	x17

0000000000403160 <snprintf@plt>:
  403160:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403164:	ldr	x17, [x16, #248]
  403168:	add	x16, x16, #0xf8
  40316c:	br	x17

0000000000403170 <ctf_dump@plt>:
  403170:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403174:	ldr	x17, [x16, #256]
  403178:	add	x16, x16, #0x100
  40317c:	br	x17

0000000000403180 <bfd_get_section_contents@plt>:
  403180:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403184:	ldr	x17, [x16, #264]
  403188:	add	x16, x16, #0x108
  40318c:	br	x17

0000000000403190 <bfd_get_mtime@plt>:
  403190:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403194:	ldr	x17, [x16, #272]
  403198:	add	x16, x16, #0x110
  40319c:	br	x17

00000000004031a0 <fclose@plt>:
  4031a0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4031a4:	ldr	x17, [x16, #280]
  4031a8:	add	x16, x16, #0x118
  4031ac:	br	x17

00000000004031b0 <fopen@plt>:
  4031b0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4031b4:	ldr	x17, [x16, #288]
  4031b8:	add	x16, x16, #0x120
  4031bc:	br	x17

00000000004031c0 <malloc@plt>:
  4031c0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4031c4:	ldr	x17, [x16, #296]
  4031c8:	add	x16, x16, #0x128
  4031cc:	br	x17

00000000004031d0 <open@plt>:
  4031d0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4031d4:	ldr	x17, [x16, #304]
  4031d8:	add	x16, x16, #0x130
  4031dc:	br	x17

00000000004031e0 <xrealloc@plt>:
  4031e0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4031e4:	ldr	x17, [x16, #312]
  4031e8:	add	x16, x16, #0x138
  4031ec:	br	x17

00000000004031f0 <ctf_bfdopen_ctfsect@plt>:
  4031f0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4031f4:	ldr	x17, [x16, #320]
  4031f8:	add	x16, x16, #0x140
  4031fc:	br	x17

0000000000403200 <concat@plt>:
  403200:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403204:	ldr	x17, [x16, #328]
  403208:	add	x16, x16, #0x148
  40320c:	br	x17

0000000000403210 <strncmp@plt>:
  403210:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403214:	ldr	x17, [x16, #336]
  403218:	add	x16, x16, #0x150
  40321c:	br	x17

0000000000403220 <bindtextdomain@plt>:
  403220:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403224:	ldr	x17, [x16, #344]
  403228:	add	x16, x16, #0x158
  40322c:	br	x17

0000000000403230 <bfd_target_list@plt>:
  403230:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403234:	ldr	x17, [x16, #352]
  403238:	add	x16, x16, #0x160
  40323c:	br	x17

0000000000403240 <__libc_start_main@plt>:
  403240:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403244:	ldr	x17, [x16, #360]
  403248:	add	x16, x16, #0x168
  40324c:	br	x17

0000000000403250 <bfd_get_error@plt>:
  403250:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403254:	ldr	x17, [x16, #368]
  403258:	add	x16, x16, #0x170
  40325c:	br	x17

0000000000403260 <strcat@plt>:
  403260:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403264:	ldr	x17, [x16, #376]
  403268:	add	x16, x16, #0x178
  40326c:	br	x17

0000000000403270 <disassemble_init_for_target@plt>:
  403270:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403274:	ldr	x17, [x16, #384]
  403278:	add	x16, x16, #0x180
  40327c:	br	x17

0000000000403280 <memset@plt>:
  403280:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403284:	ldr	x17, [x16, #392]
  403288:	add	x16, x16, #0x188
  40328c:	br	x17

0000000000403290 <xmalloc@plt>:
  403290:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403294:	ldr	x17, [x16, #400]
  403298:	add	x16, x16, #0x190
  40329c:	br	x17

00000000004032a0 <bfd_set_error@plt>:
  4032a0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4032a4:	ldr	x17, [x16, #408]
  4032a8:	add	x16, x16, #0x198
  4032ac:	br	x17

00000000004032b0 <xmalloc_set_program_name@plt>:
  4032b0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4032b4:	ldr	x17, [x16, #416]
  4032b8:	add	x16, x16, #0x1a0
  4032bc:	br	x17

00000000004032c0 <xstrdup@plt>:
  4032c0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4032c4:	ldr	x17, [x16, #424]
  4032c8:	add	x16, x16, #0x1a8
  4032cc:	br	x17

00000000004032d0 <bfd_get_section_by_name@plt>:
  4032d0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4032d4:	ldr	x17, [x16, #432]
  4032d8:	add	x16, x16, #0x1b0
  4032dc:	br	x17

00000000004032e0 <calloc@plt>:
  4032e0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4032e4:	ldr	x17, [x16, #440]
  4032e8:	add	x16, x16, #0x1b8
  4032ec:	br	x17

00000000004032f0 <bfd_get_arch_size@plt>:
  4032f0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4032f4:	ldr	x17, [x16, #448]
  4032f8:	add	x16, x16, #0x1c0
  4032fc:	br	x17

0000000000403300 <bfd_init@plt>:
  403300:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403304:	ldr	x17, [x16, #456]
  403308:	add	x16, x16, #0x1c8
  40330c:	br	x17

0000000000403310 <bfd_get_full_section_contents@plt>:
  403310:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403314:	ldr	x17, [x16, #464]
  403318:	add	x16, x16, #0x1d0
  40331c:	br	x17

0000000000403320 <lbasename@plt>:
  403320:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403324:	ldr	x17, [x16, #472]
  403328:	add	x16, x16, #0x1d8
  40332c:	br	x17

0000000000403330 <getpagesize@plt>:
  403330:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403334:	ldr	x17, [x16, #480]
  403338:	add	x16, x16, #0x1e0
  40333c:	br	x17

0000000000403340 <disassembler_usage@plt>:
  403340:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403344:	ldr	x17, [x16, #488]
  403348:	add	x16, x16, #0x1e8
  40334c:	br	x17

0000000000403350 <getc@plt>:
  403350:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403354:	ldr	x17, [x16, #496]
  403358:	add	x16, x16, #0x1f0
  40335c:	br	x17

0000000000403360 <strdup@plt>:
  403360:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403364:	ldr	x17, [x16, #504]
  403368:	add	x16, x16, #0x1f8
  40336c:	br	x17

0000000000403370 <strerror@plt>:
  403370:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403374:	ldr	x17, [x16, #512]
  403378:	add	x16, x16, #0x200
  40337c:	br	x17

0000000000403380 <close@plt>:
  403380:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403384:	ldr	x17, [x16, #520]
  403388:	add	x16, x16, #0x208
  40338c:	br	x17

0000000000403390 <strrchr@plt>:
  403390:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403394:	ldr	x17, [x16, #528]
  403398:	add	x16, x16, #0x210
  40339c:	br	x17

00000000004033a0 <__gmon_start__@plt>:
  4033a0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4033a4:	ldr	x17, [x16, #536]
  4033a8:	add	x16, x16, #0x218
  4033ac:	br	x17

00000000004033b0 <bfd_set_format@plt>:
  4033b0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4033b4:	ldr	x17, [x16, #544]
  4033b8:	add	x16, x16, #0x220
  4033bc:	br	x17

00000000004033c0 <mkdtemp@plt>:
  4033c0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4033c4:	ldr	x17, [x16, #552]
  4033c8:	add	x16, x16, #0x228
  4033cc:	br	x17

00000000004033d0 <bfd_octets_per_byte@plt>:
  4033d0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4033d4:	ldr	x17, [x16, #560]
  4033d8:	add	x16, x16, #0x230
  4033dc:	br	x17

00000000004033e0 <fseek@plt>:
  4033e0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4033e4:	ldr	x17, [x16, #568]
  4033e8:	add	x16, x16, #0x238
  4033ec:	br	x17

00000000004033f0 <abort@plt>:
  4033f0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4033f4:	ldr	x17, [x16, #576]
  4033f8:	add	x16, x16, #0x240
  4033fc:	br	x17

0000000000403400 <cplus_demangle_init_info@plt>:
  403400:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403404:	ldr	x17, [x16, #584]
  403408:	add	x16, x16, #0x248
  40340c:	br	x17

0000000000403410 <access@plt>:
  403410:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403414:	ldr	x17, [x16, #592]
  403418:	add	x16, x16, #0x250
  40341c:	br	x17

0000000000403420 <bfd_close_all_done@plt>:
  403420:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403424:	ldr	x17, [x16, #600]
  403428:	add	x16, x16, #0x258
  40342c:	br	x17

0000000000403430 <bfd_get_file_size@plt>:
  403430:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403434:	ldr	x17, [x16, #608]
  403438:	add	x16, x16, #0x260
  40343c:	br	x17

0000000000403440 <puts@plt>:
  403440:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403444:	ldr	x17, [x16, #616]
  403448:	add	x16, x16, #0x268
  40344c:	br	x17

0000000000403450 <bfd_get_arch@plt>:
  403450:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403454:	ldr	x17, [x16, #624]
  403458:	add	x16, x16, #0x270
  40345c:	br	x17

0000000000403460 <fread_unlocked@plt>:
  403460:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403464:	ldr	x17, [x16, #632]
  403468:	add	x16, x16, #0x278
  40346c:	br	x17

0000000000403470 <textdomain@plt>:
  403470:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403474:	ldr	x17, [x16, #640]
  403478:	add	x16, x16, #0x280
  40347c:	br	x17

0000000000403480 <bfd_cache_section_contents@plt>:
  403480:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403484:	ldr	x17, [x16, #648]
  403488:	add	x16, x16, #0x288
  40348c:	br	x17

0000000000403490 <getopt_long@plt>:
  403490:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403494:	ldr	x17, [x16, #656]
  403498:	add	x16, x16, #0x290
  40349c:	br	x17

00000000004034a0 <strcmp@plt>:
  4034a0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4034a4:	ldr	x17, [x16, #664]
  4034a8:	add	x16, x16, #0x298
  4034ac:	br	x17

00000000004034b0 <bfd_printable_arch_mach@plt>:
  4034b0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4034b4:	ldr	x17, [x16, #672]
  4034b8:	add	x16, x16, #0x2a0
  4034bc:	br	x17

00000000004034c0 <bfd_coff_get_auxent@plt>:
  4034c0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4034c4:	ldr	x17, [x16, #680]
  4034c8:	add	x16, x16, #0x2a8
  4034cc:	br	x17

00000000004034d0 <mmap@plt>:
  4034d0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4034d4:	ldr	x17, [x16, #688]
  4034d8:	add	x16, x16, #0x2b0
  4034dc:	br	x17

00000000004034e0 <strtol@plt>:
  4034e0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4034e4:	ldr	x17, [x16, #696]
  4034e8:	add	x16, x16, #0x2b8
  4034ec:	br	x17

00000000004034f0 <fread@plt>:
  4034f0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4034f4:	ldr	x17, [x16, #704]
  4034f8:	add	x16, x16, #0x2c0
  4034fc:	br	x17

0000000000403500 <bfd_iterate_over_targets@plt>:
  403500:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403504:	ldr	x17, [x16, #712]
  403508:	add	x16, x16, #0x2c8
  40350c:	br	x17

0000000000403510 <free@plt>:
  403510:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403514:	ldr	x17, [x16, #720]
  403518:	add	x16, x16, #0x2d0
  40351c:	br	x17

0000000000403520 <disassembler@plt>:
  403520:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403524:	ldr	x17, [x16, #728]
  403528:	add	x16, x16, #0x2d8
  40352c:	br	x17

0000000000403530 <bfd_get_mach@plt>:
  403530:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403534:	ldr	x17, [x16, #736]
  403538:	add	x16, x16, #0x2e0
  40353c:	br	x17

0000000000403540 <ctf_file_close@plt>:
  403540:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403544:	ldr	x17, [x16, #744]
  403548:	add	x16, x16, #0x2e8
  40354c:	br	x17

0000000000403550 <strspn@plt>:
  403550:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403554:	ldr	x17, [x16, #752]
  403558:	add	x16, x16, #0x2f0
  40355c:	br	x17

0000000000403560 <strchr@plt>:
  403560:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403564:	ldr	x17, [x16, #760]
  403568:	add	x16, x16, #0x2f8
  40356c:	br	x17

0000000000403570 <bfd_openw@plt>:
  403570:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403574:	ldr	x17, [x16, #768]
  403578:	add	x16, x16, #0x300
  40357c:	br	x17

0000000000403580 <bfd_coff_get_syment@plt>:
  403580:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403584:	ldr	x17, [x16, #776]
  403588:	add	x16, x16, #0x308
  40358c:	br	x17

0000000000403590 <cplus_demangle@plt>:
  403590:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403594:	ldr	x17, [x16, #784]
  403598:	add	x16, x16, #0x310
  40359c:	br	x17

00000000004035a0 <cplus_demangle_type@plt>:
  4035a0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4035a4:	ldr	x17, [x16, #792]
  4035a8:	add	x16, x16, #0x318
  4035ac:	br	x17

00000000004035b0 <fwrite@plt>:
  4035b0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4035b4:	ldr	x17, [x16, #800]
  4035b8:	add	x16, x16, #0x320
  4035bc:	br	x17

00000000004035c0 <bfd_set_error_program_name@plt>:
  4035c0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4035c4:	ldr	x17, [x16, #808]
  4035c8:	add	x16, x16, #0x328
  4035cc:	br	x17

00000000004035d0 <dcngettext@plt>:
  4035d0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4035d4:	ldr	x17, [x16, #816]
  4035d8:	add	x16, x16, #0x330
  4035dc:	br	x17

00000000004035e0 <bfd_demangle@plt>:
  4035e0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4035e4:	ldr	x17, [x16, #824]
  4035e8:	add	x16, x16, #0x338
  4035ec:	br	x17

00000000004035f0 <fflush@plt>:
  4035f0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4035f4:	ldr	x17, [x16, #832]
  4035f8:	add	x16, x16, #0x340
  4035fc:	br	x17

0000000000403600 <cplus_demangle_mangled_name@plt>:
  403600:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403604:	ldr	x17, [x16, #840]
  403608:	add	x16, x16, #0x348
  40360c:	br	x17

0000000000403610 <bfd_scan_arch@plt>:
  403610:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403614:	ldr	x17, [x16, #848]
  403618:	add	x16, x16, #0x350
  40361c:	br	x17

0000000000403620 <strcpy@plt>:
  403620:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403624:	ldr	x17, [x16, #856]
  403628:	add	x16, x16, #0x358
  40362c:	br	x17

0000000000403630 <bfd_simple_get_relocated_section_contents@plt>:
  403630:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403634:	ldr	x17, [x16, #864]
  403638:	add	x16, x16, #0x360
  40363c:	br	x17

0000000000403640 <ctf_close@plt>:
  403640:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403644:	ldr	x17, [x16, #872]
  403648:	add	x16, x16, #0x368
  40364c:	br	x17

0000000000403650 <read@plt>:
  403650:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403654:	ldr	x17, [x16, #880]
  403658:	add	x16, x16, #0x370
  40365c:	br	x17

0000000000403660 <mkstemp@plt>:
  403660:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403664:	ldr	x17, [x16, #888]
  403668:	add	x16, x16, #0x378
  40366c:	br	x17

0000000000403670 <xexit@plt>:
  403670:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403674:	ldr	x17, [x16, #896]
  403678:	add	x16, x16, #0x380
  40367c:	br	x17

0000000000403680 <bfd_close@plt>:
  403680:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403684:	ldr	x17, [x16, #904]
  403688:	add	x16, x16, #0x388
  40368c:	br	x17

0000000000403690 <disassemble_free_target@plt>:
  403690:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403694:	ldr	x17, [x16, #912]
  403698:	add	x16, x16, #0x390
  40369c:	br	x17

00000000004036a0 <bfd_sprintf_vma@plt>:
  4036a0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4036a4:	ldr	x17, [x16, #920]
  4036a8:	add	x16, x16, #0x398
  4036ac:	br	x17

00000000004036b0 <bfd_check_format_matches@plt>:
  4036b0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4036b4:	ldr	x17, [x16, #928]
  4036b8:	add	x16, x16, #0x3a0
  4036bc:	br	x17

00000000004036c0 <__fxstat@plt>:
  4036c0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4036c4:	ldr	x17, [x16, #936]
  4036c8:	add	x16, x16, #0x3a8
  4036cc:	br	x17

00000000004036d0 <strstr@plt>:
  4036d0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4036d4:	ldr	x17, [x16, #944]
  4036d8:	add	x16, x16, #0x3b0
  4036dc:	br	x17

00000000004036e0 <bfd_errmsg@plt>:
  4036e0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4036e4:	ldr	x17, [x16, #952]
  4036e8:	add	x16, x16, #0x3b8
  4036ec:	br	x17

00000000004036f0 <bfd_canonicalize_reloc@plt>:
  4036f0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4036f4:	ldr	x17, [x16, #960]
  4036f8:	add	x16, x16, #0x3c0
  4036fc:	br	x17

0000000000403700 <dcgettext@plt>:
  403700:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403704:	ldr	x17, [x16, #968]
  403708:	add	x16, x16, #0x3c8
  40370c:	br	x17

0000000000403710 <vsnprintf@plt>:
  403710:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403714:	ldr	x17, [x16, #976]
  403718:	add	x16, x16, #0x3d0
  40371c:	br	x17

0000000000403720 <remove_whitespace_and_extra_commas@plt>:
  403720:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403724:	ldr	x17, [x16, #984]
  403728:	add	x16, x16, #0x3d8
  40372c:	br	x17

0000000000403730 <strncpy@plt>:
  403730:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403734:	ldr	x17, [x16, #992]
  403738:	add	x16, x16, #0x3e0
  40373c:	br	x17

0000000000403740 <bfd_check_format@plt>:
  403740:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403744:	ldr	x17, [x16, #1000]
  403748:	add	x16, x16, #0x3e8
  40374c:	br	x17

0000000000403750 <bfd_openr_next_archived_file@plt>:
  403750:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403754:	ldr	x17, [x16, #1008]
  403758:	add	x16, x16, #0x3f0
  40375c:	br	x17

0000000000403760 <bfd_fprintf_vma@plt>:
  403760:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403764:	ldr	x17, [x16, #1016]
  403768:	add	x16, x16, #0x3f8
  40376c:	br	x17

0000000000403770 <strcspn@plt>:
  403770:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403774:	ldr	x17, [x16, #1024]
  403778:	add	x16, x16, #0x400
  40377c:	br	x17

0000000000403780 <bfd_get_reloc_upper_bound@plt>:
  403780:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403784:	ldr	x17, [x16, #1032]
  403788:	add	x16, x16, #0x408
  40378c:	br	x17

0000000000403790 <vfprintf@plt>:
  403790:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403794:	ldr	x17, [x16, #1040]
  403798:	add	x16, x16, #0x410
  40379c:	br	x17

00000000004037a0 <printf@plt>:
  4037a0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4037a4:	ldr	x17, [x16, #1048]
  4037a8:	add	x16, x16, #0x418
  4037ac:	br	x17

00000000004037b0 <bfd_map_over_sections@plt>:
  4037b0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4037b4:	ldr	x17, [x16, #1056]
  4037b8:	add	x16, x16, #0x420
  4037bc:	br	x17

00000000004037c0 <__assert_fail@plt>:
  4037c0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4037c4:	ldr	x17, [x16, #1064]
  4037c8:	add	x16, x16, #0x428
  4037cc:	br	x17

00000000004037d0 <__errno_location@plt>:
  4037d0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4037d4:	ldr	x17, [x16, #1072]
  4037d8:	add	x16, x16, #0x430
  4037dc:	br	x17

00000000004037e0 <iterative_hash@plt>:
  4037e0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4037e4:	ldr	x17, [x16, #1080]
  4037e8:	add	x16, x16, #0x438
  4037ec:	br	x17

00000000004037f0 <getenv@plt>:
  4037f0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4037f4:	ldr	x17, [x16, #1088]
  4037f8:	add	x16, x16, #0x440
  4037fc:	br	x17

0000000000403800 <putchar@plt>:
  403800:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403804:	ldr	x17, [x16, #1096]
  403808:	add	x16, x16, #0x448
  40380c:	br	x17

0000000000403810 <__xstat@plt>:
  403810:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403814:	ldr	x17, [x16, #1104]
  403818:	add	x16, x16, #0x450
  40381c:	br	x17

0000000000403820 <bfd_is_local_label@plt>:
  403820:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403824:	ldr	x17, [x16, #1112]
  403828:	add	x16, x16, #0x458
  40382c:	br	x17

0000000000403830 <init_disassemble_info@plt>:
  403830:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403834:	ldr	x17, [x16, #1120]
  403838:	add	x16, x16, #0x460
  40383c:	br	x17

0000000000403840 <xcalloc@plt>:
  403840:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403844:	ldr	x17, [x16, #1128]
  403848:	add	x16, x16, #0x468
  40384c:	br	x17

0000000000403850 <unlink@plt>:
  403850:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403854:	ldr	x17, [x16, #1136]
  403858:	add	x16, x16, #0x470
  40385c:	br	x17

0000000000403860 <ctf_import@plt>:
  403860:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403864:	ldr	x17, [x16, #1144]
  403868:	add	x16, x16, #0x478
  40386c:	br	x17

0000000000403870 <bfd_arch_bits_per_address@plt>:
  403870:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403874:	ldr	x17, [x16, #1152]
  403878:	add	x16, x16, #0x480
  40387c:	br	x17

0000000000403880 <fprintf@plt>:
  403880:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403884:	ldr	x17, [x16, #1160]
  403888:	add	x16, x16, #0x488
  40388c:	br	x17

0000000000403890 <setlocale@plt>:
  403890:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  403894:	ldr	x17, [x16, #1168]
  403898:	add	x16, x16, #0x490
  40389c:	br	x17

00000000004038a0 <ferror@plt>:
  4038a0:	adrp	x16, 467000 <memcpy@GLIBC_2.17>
  4038a4:	ldr	x17, [x16, #1176]
  4038a8:	add	x16, x16, #0x498
  4038ac:	br	x17

Disassembly of section .text:

00000000004038b0 <error@@Base-0x3c7f0>:
  4038b0:	mov	x29, #0x0                   	// #0
  4038b4:	mov	x30, #0x0                   	// #0
  4038b8:	mov	x5, x0
  4038bc:	ldr	x1, [sp]
  4038c0:	add	x2, sp, #0x8
  4038c4:	mov	x6, sp
  4038c8:	movz	x0, #0x0, lsl #48
  4038cc:	movk	x0, #0x0, lsl #32
  4038d0:	movk	x0, #0x40, lsl #16
  4038d4:	movk	x0, #0x3df8
  4038d8:	movz	x3, #0x0, lsl #48
  4038dc:	movk	x3, #0x0, lsl #32
  4038e0:	movk	x3, #0x44, lsl #16
  4038e4:	movk	x3, #0x3598
  4038e8:	movz	x4, #0x0, lsl #48
  4038ec:	movk	x4, #0x0, lsl #32
  4038f0:	movk	x4, #0x44, lsl #16
  4038f4:	movk	x4, #0x3618
  4038f8:	bl	403240 <__libc_start_main@plt>
  4038fc:	bl	4033f0 <abort@plt>
  403900:	adrp	x0, 466000 <warn@@Base+0x25e9c>
  403904:	ldr	x0, [x0, #4048]
  403908:	cbz	x0, 403910 <ferror@plt+0x70>
  40390c:	b	4033a0 <__gmon_start__@plt>
  403910:	ret
  403914:	nop
  403918:	adrp	x0, 468000 <_sch_istable+0x1c50>
  40391c:	add	x0, x0, #0xec8
  403920:	adrp	x1, 468000 <_sch_istable+0x1c50>
  403924:	add	x1, x1, #0xec8
  403928:	cmp	x1, x0
  40392c:	b.eq	403944 <ferror@plt+0xa4>  // b.none
  403930:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  403934:	ldr	x1, [x1, #1592]
  403938:	cbz	x1, 403944 <ferror@plt+0xa4>
  40393c:	mov	x16, x1
  403940:	br	x16
  403944:	ret
  403948:	adrp	x0, 468000 <_sch_istable+0x1c50>
  40394c:	add	x0, x0, #0xec8
  403950:	adrp	x1, 468000 <_sch_istable+0x1c50>
  403954:	add	x1, x1, #0xec8
  403958:	sub	x1, x1, x0
  40395c:	lsr	x2, x1, #63
  403960:	add	x1, x2, x1, asr #3
  403964:	cmp	xzr, x1, asr #1
  403968:	asr	x1, x1, #1
  40396c:	b.eq	403984 <ferror@plt+0xe4>  // b.none
  403970:	adrp	x2, 443000 <warn@@Base+0x2e9c>
  403974:	ldr	x2, [x2, #1600]
  403978:	cbz	x2, 403984 <ferror@plt+0xe4>
  40397c:	mov	x16, x2
  403980:	br	x16
  403984:	ret
  403988:	stp	x29, x30, [sp, #-32]!
  40398c:	mov	x29, sp
  403990:	str	x19, [sp, #16]
  403994:	adrp	x19, 469000 <_bfd_std_section+0x118>
  403998:	ldrb	w0, [x19, #840]
  40399c:	cbnz	w0, 4039ac <ferror@plt+0x10c>
  4039a0:	bl	403918 <ferror@plt+0x78>
  4039a4:	mov	w0, #0x1                   	// #1
  4039a8:	strb	w0, [x19, #840]
  4039ac:	ldr	x19, [sp, #16]
  4039b0:	ldp	x29, x30, [sp], #32
  4039b4:	ret
  4039b8:	b	403948 <ferror@plt+0xa8>
  4039bc:	cbz	x0, 4039f4 <ferror@plt+0x154>
  4039c0:	ldr	x8, [x0, #64]
  4039c4:	cbz	x8, 4039e8 <ferror@plt+0x148>
  4039c8:	ldr	x9, [x8]
  4039cc:	cbz	x9, 4039e8 <ferror@plt+0x148>
  4039d0:	add	x8, x8, #0x8
  4039d4:	ldr	x9, [x9, #8]
  4039d8:	cmp	x9, x1
  4039dc:	b.eq	4039f0 <ferror@plt+0x150>  // b.none
  4039e0:	ldr	x9, [x8], #8
  4039e4:	cbnz	x9, 4039d4 <ferror@plt+0x134>
  4039e8:	mov	w0, wzr
  4039ec:	ret
  4039f0:	mov	w0, #0x1                   	// #1
  4039f4:	ret
  4039f8:	stp	x29, x30, [sp, #-64]!
  4039fc:	stp	x22, x21, [sp, #32]
  403a00:	adrp	x21, 467000 <memcpy@GLIBC_2.17>
  403a04:	add	x21, x21, #0xbf0
  403a08:	mov	w8, #0x70                  	// #112
  403a0c:	str	x23, [sp, #16]
  403a10:	stp	x20, x19, [sp, #48]
  403a14:	umaddl	x23, w0, w8, x21
  403a18:	ldr	x8, [x23, #32]
  403a1c:	mov	x19, x1
  403a20:	mov	w20, w0
  403a24:	mov	w22, w0
  403a28:	mov	x29, sp
  403a2c:	cbz	x8, 403a48 <ferror@plt+0x1a8>
  403a30:	mov	w8, #0x70                  	// #112
  403a34:	madd	x8, x22, x8, x21
  403a38:	ldr	x0, [x8, #24]
  403a3c:	ldr	x1, [x19]
  403a40:	bl	4034a0 <strcmp@plt>
  403a44:	cbz	w0, 403aa0 <ferror@plt+0x200>
  403a48:	ldr	x1, [x23]
  403a4c:	mov	x0, x19
  403a50:	bl	4032d0 <bfd_get_section_by_name@plt>
  403a54:	cbnz	x0, 403a70 <ferror@plt+0x1d0>
  403a58:	mov	w8, #0x70                  	// #112
  403a5c:	madd	x23, x22, x8, x21
  403a60:	ldr	x1, [x23, #8]!
  403a64:	mov	x0, x19
  403a68:	bl	4032d0 <bfd_get_section_by_name@plt>
  403a6c:	cbz	x0, 403aa4 <ferror@plt+0x204>
  403a70:	ldr	x8, [x23]
  403a74:	mov	w9, #0x70                  	// #112
  403a78:	madd	x9, x22, x9, x21
  403a7c:	mov	x1, x0
  403a80:	str	x8, [x9, #16]
  403a84:	mov	w0, w20
  403a88:	mov	x2, x19
  403a8c:	ldp	x20, x19, [sp, #48]
  403a90:	ldp	x22, x21, [sp, #32]
  403a94:	ldr	x23, [sp, #16]
  403a98:	ldp	x29, x30, [sp], #64
  403a9c:	b	403ab8 <ferror@plt+0x218>
  403aa0:	mov	w0, #0x1                   	// #1
  403aa4:	ldp	x20, x19, [sp, #48]
  403aa8:	ldp	x22, x21, [sp, #32]
  403aac:	ldr	x23, [sp, #16]
  403ab0:	ldp	x29, x30, [sp], #64
  403ab4:	ret
  403ab8:	stp	x29, x30, [sp, #-96]!
  403abc:	stp	x22, x21, [sp, #64]
  403ac0:	adrp	x22, 467000 <memcpy@GLIBC_2.17>
  403ac4:	add	x22, x22, #0xbf0
  403ac8:	mov	w8, #0x70                  	// #112
  403acc:	str	x27, [sp, #16]
  403ad0:	stp	x26, x25, [sp, #32]
  403ad4:	stp	x24, x23, [sp, #48]
  403ad8:	stp	x20, x19, [sp, #80]
  403adc:	umaddl	x24, w0, w8, x22
  403ae0:	ldr	x21, [x24, #32]!
  403ae4:	mov	x20, x2
  403ae8:	mov	x19, x1
  403aec:	mov	w23, w0
  403af0:	mov	x29, sp
  403af4:	cbz	x21, 403b18 <ferror@plt+0x278>
  403af8:	mov	w8, #0x70                  	// #112
  403afc:	madd	x8, x23, x8, x22
  403b00:	ldr	x0, [x8, #24]
  403b04:	ldr	x1, [x20]
  403b08:	bl	4034a0 <strcmp@plt>
  403b0c:	cbz	w0, 403bdc <ferror@plt+0x33c>
  403b10:	mov	x0, x21
  403b14:	bl	403510 <free@plt>
  403b18:	ldr	x8, [x20]
  403b1c:	mov	w9, #0x70                  	// #112
  403b20:	madd	x27, x23, x9, x22
  403b24:	mov	x25, x27
  403b28:	mov	x26, x27
  403b2c:	str	x8, [x27, #24]
  403b30:	str	xzr, [x25, #64]!
  403b34:	str	xzr, [x26, #72]!
  403b38:	ldr	x8, [x19, #40]
  403b3c:	mov	x21, x27
  403b40:	str	x8, [x27, #40]
  403b44:	str	x19, [x21, #80]!
  403b48:	ldr	x8, [x19, #56]
  403b4c:	adds	x0, x8, #0x1
  403b50:	str	x8, [x27, #48]!
  403b54:	b.cc	403b9c <ferror@plt+0x2fc>  // b.lo, b.ul, b.last
  403b58:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  403b5c:	add	x1, x1, #0xa3a
  403b60:	mov	w2, #0x5                   	// #5
  403b64:	mov	x0, xzr
  403b68:	str	xzr, [x24]
  403b6c:	bl	403700 <dcgettext@plt>
  403b70:	mov	w8, #0x70                  	// #112
  403b74:	madd	x8, x23, x8, x22
  403b78:	ldr	x8, [x8, #16]
  403b7c:	mov	x19, x0
  403b80:	mov	x0, x8
  403b84:	bl	4049dc <ferror@plt+0x113c>
  403b88:	ldr	x2, [x27]
  403b8c:	mov	x1, x0
  403b90:	mov	x0, x19
  403b94:	bl	4037a0 <printf@plt>
  403b98:	b	403c60 <ferror@plt+0x3c0>
  403b9c:	bl	4031c0 <malloc@plt>
  403ba0:	str	x0, [x29, #24]
  403ba4:	str	x0, [x24]
  403ba8:	cbz	x0, 403c28 <ferror@plt+0x388>
  403bac:	add	x2, x29, #0x18
  403bb0:	mov	x0, x20
  403bb4:	mov	x1, x19
  403bb8:	bl	403310 <bfd_get_full_section_contents@plt>
  403bbc:	ldr	x8, [x24]
  403bc0:	cbz	w0, 403be4 <ferror@plt+0x344>
  403bc4:	ldr	x9, [x27]
  403bc8:	strb	wzr, [x8, x9]
  403bcc:	ldrb	w8, [x20, #72]
  403bd0:	mov	w9, #0x42                  	// #66
  403bd4:	tst	w8, w9
  403bd8:	b.eq	403c80 <ferror@plt+0x3e0>  // b.none
  403bdc:	mov	w0, #0x1                   	// #1
  403be0:	b	403c64 <ferror@plt+0x3c4>
  403be4:	cbz	x8, 403c28 <ferror@plt+0x388>
  403be8:	ldr	x9, [x21]
  403bec:	cbz	x9, 403c18 <ferror@plt+0x378>
  403bf0:	ldr	x10, [x9, #176]
  403bf4:	cmp	x8, x10
  403bf8:	b.ne	403c18 <ferror@plt+0x378>  // b.any
  403bfc:	adrp	x8, 443000 <warn@@Base+0x2e9c>
  403c00:	ldr	d0, [x9, #32]
  403c04:	ldr	d1, [x8, #1608]
  403c08:	str	xzr, [x9, #176]
  403c0c:	and	v0.8b, v0.8b, v1.8b
  403c10:	str	d0, [x9, #32]
  403c14:	ldr	x8, [x24]
  403c18:	mov	x0, x8
  403c1c:	bl	403510 <free@plt>
  403c20:	stp	xzr, xzr, [x24]
  403c24:	str	xzr, [x24, #16]
  403c28:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  403c2c:	add	x1, x1, #0xa65
  403c30:	mov	w2, #0x5                   	// #5
  403c34:	mov	x0, xzr
  403c38:	bl	403700 <dcgettext@plt>
  403c3c:	mov	w8, #0x70                  	// #112
  403c40:	madd	x8, x23, x8, x22
  403c44:	ldr	x8, [x8, #16]
  403c48:	mov	x19, x0
  403c4c:	mov	x0, x8
  403c50:	bl	4049dc <ferror@plt+0x113c>
  403c54:	mov	x1, x0
  403c58:	mov	x0, x19
  403c5c:	bl	4037a0 <printf@plt>
  403c60:	mov	w0, wzr
  403c64:	ldp	x20, x19, [sp, #80]
  403c68:	ldp	x22, x21, [sp, #64]
  403c6c:	ldp	x24, x23, [sp, #48]
  403c70:	ldp	x26, x25, [sp, #32]
  403c74:	ldr	x27, [sp, #16]
  403c78:	ldp	x29, x30, [sp], #96
  403c7c:	ret
  403c80:	mov	w8, #0x70                  	// #112
  403c84:	madd	x8, x23, x8, x22
  403c88:	ldr	w8, [x8, #104]
  403c8c:	cbz	w8, 403bdc <ferror@plt+0x33c>
  403c90:	ldr	x1, [x24]
  403c94:	mov	x0, x19
  403c98:	bl	403480 <bfd_cache_section_contents@plt>
  403c9c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  403ca0:	ldr	x2, [x24]
  403ca4:	ldr	x3, [x8, #1088]
  403ca8:	mov	x0, x20
  403cac:	mov	x1, x19
  403cb0:	bl	403630 <bfd_simple_get_relocated_section_contents@plt>
  403cb4:	cbz	x0, 403cf8 <ferror@plt+0x458>
  403cb8:	mov	x0, x20
  403cbc:	mov	x1, x19
  403cc0:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  403cc4:	cmp	x0, #0x1
  403cc8:	b.lt	403bdc <ferror@plt+0x33c>  // b.tstop
  403ccc:	bl	403290 <xmalloc@plt>
  403cd0:	mov	x21, x0
  403cd4:	mov	x0, x20
  403cd8:	mov	x1, x19
  403cdc:	mov	x2, x21
  403ce0:	mov	x3, xzr
  403ce4:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  403ce8:	cbz	x0, 403d34 <ferror@plt+0x494>
  403cec:	str	x21, [x25]
  403cf0:	str	x0, [x26]
  403cf4:	b	403bdc <ferror@plt+0x33c>
  403cf8:	ldr	x0, [x24]
  403cfc:	cbz	x0, 403c28 <ferror@plt+0x388>
  403d00:	ldr	x8, [x21]
  403d04:	cbz	x8, 403c1c <ferror@plt+0x37c>
  403d08:	ldr	x9, [x8, #176]
  403d0c:	cmp	x0, x9
  403d10:	b.ne	403c1c <ferror@plt+0x37c>  // b.any
  403d14:	adrp	x9, 443000 <warn@@Base+0x2e9c>
  403d18:	ldr	d0, [x8, #32]
  403d1c:	ldr	d1, [x9, #1608]
  403d20:	str	xzr, [x8, #176]
  403d24:	and	v0.8b, v0.8b, v1.8b
  403d28:	str	d0, [x8, #32]
  403d2c:	ldr	x0, [x24]
  403d30:	b	403c1c <ferror@plt+0x37c>
  403d34:	mov	x0, x21
  403d38:	bl	403510 <free@plt>
  403d3c:	b	403bdc <ferror@plt+0x33c>
  403d40:	stp	x29, x30, [sp, #-32]!
  403d44:	adrp	x9, 467000 <memcpy@GLIBC_2.17>
  403d48:	add	x9, x9, #0xbf0
  403d4c:	mov	w10, #0x70                  	// #112
  403d50:	str	x19, [sp, #16]
  403d54:	umaddl	x19, w0, w10, x9
  403d58:	mov	w8, w0
  403d5c:	ldr	x0, [x19, #32]!
  403d60:	mov	x29, sp
  403d64:	cbz	x0, 403db0 <ferror@plt+0x510>
  403d68:	mov	w8, w8
  403d6c:	mov	w10, #0x70                  	// #112
  403d70:	madd	x8, x8, x10, x9
  403d74:	ldr	x8, [x8, #80]
  403d78:	cbz	x8, 403da4 <ferror@plt+0x504>
  403d7c:	ldr	x9, [x8, #176]
  403d80:	cmp	x0, x9
  403d84:	b.ne	403da4 <ferror@plt+0x504>  // b.any
  403d88:	adrp	x9, 443000 <warn@@Base+0x2e9c>
  403d8c:	ldr	d0, [x8, #32]
  403d90:	ldr	d1, [x9, #1608]
  403d94:	str	xzr, [x8, #176]
  403d98:	and	v0.8b, v0.8b, v1.8b
  403d9c:	str	d0, [x8, #32]
  403da0:	ldr	x0, [x19]
  403da4:	bl	403510 <free@plt>
  403da8:	stp	xzr, xzr, [x19]
  403dac:	str	xzr, [x19, #16]
  403db0:	ldr	x19, [sp, #16]
  403db4:	ldp	x29, x30, [sp], #32
  403db8:	ret
  403dbc:	b	403680 <bfd_close@plt>
  403dc0:	stp	x29, x30, [sp, #-32]!
  403dc4:	mov	x1, xzr
  403dc8:	str	x19, [sp, #16]
  403dcc:	mov	x29, sp
  403dd0:	bl	403130 <bfd_openr@plt>
  403dd4:	cbz	x0, 403dec <ferror@plt+0x54c>
  403dd8:	mov	w1, #0x1                   	// #1
  403ddc:	mov	x19, x0
  403de0:	bl	403740 <bfd_check_format@plt>
  403de4:	cmp	w0, #0x0
  403de8:	csel	x0, xzr, x19, eq  // eq = none
  403dec:	ldr	x19, [sp, #16]
  403df0:	ldp	x29, x30, [sp], #32
  403df4:	ret
  403df8:	sub	sp, sp, #0x70
  403dfc:	stp	x20, x19, [sp, #96]
  403e00:	adrp	x20, 445000 <warn@@Base+0x4e9c>
  403e04:	stp	x29, x30, [sp, #32]
  403e08:	add	x29, sp, #0x20
  403e0c:	add	x20, x20, #0x830
  403e10:	mov	x19, x1
  403e14:	stur	w0, [x29, #-4]
  403e18:	str	x1, [sp, #16]
  403e1c:	mov	w0, #0x5                   	// #5
  403e20:	mov	x1, x20
  403e24:	stp	x26, x25, [sp, #48]
  403e28:	stp	x24, x23, [sp, #64]
  403e2c:	stp	x22, x21, [sp, #80]
  403e30:	bl	403890 <setlocale@plt>
  403e34:	mov	w0, wzr
  403e38:	mov	x1, x20
  403e3c:	bl	403890 <setlocale@plt>
  403e40:	adrp	x20, 443000 <warn@@Base+0x2e9c>
  403e44:	add	x20, x20, #0x830
  403e48:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  403e4c:	add	x1, x1, #0x839
  403e50:	mov	x0, x20
  403e54:	bl	403220 <bindtextdomain@plt>
  403e58:	mov	x0, x20
  403e5c:	bl	403470 <textdomain@plt>
  403e60:	ldr	x0, [x19]
  403e64:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  403e68:	str	x0, [x19, #640]
  403e6c:	bl	4032b0 <xmalloc_set_program_name@plt>
  403e70:	ldr	x0, [x19, #640]
  403e74:	bl	4035c0 <bfd_set_error_program_name@plt>
  403e78:	sub	x0, x29, #0x4
  403e7c:	add	x1, sp, #0x10
  403e80:	bl	44164c <warn@@Base+0x14e8>
  403e84:	bl	403300 <bfd_init@plt>
  403e88:	cmp	w0, #0x118
  403e8c:	b.ne	404838 <ferror@plt+0xf98>  // b.any
  403e90:	bl	43f36c <ferror@plt+0x3bacc>
  403e94:	adrp	x20, 443000 <warn@@Base+0x2e9c>
  403e98:	adrp	x21, 467000 <memcpy@GLIBC_2.17>
  403e9c:	adrp	x24, 443000 <warn@@Base+0x2e9c>
  403ea0:	mov	w25, wzr
  403ea4:	mov	x19, xzr
  403ea8:	add	x20, x20, #0x86c
  403eac:	add	x21, x21, #0x4c8
  403eb0:	add	x24, x24, #0x658
  403eb4:	ldur	w0, [x29, #-4]
  403eb8:	ldr	x1, [sp, #16]
  403ebc:	mov	x2, x20
  403ec0:	mov	x3, x21
  403ec4:	mov	x4, xzr
  403ec8:	bl	403490 <getopt_long@plt>
  403ecc:	add	w8, w0, #0x1
  403ed0:	cmp	w8, #0xa8
  403ed4:	b.hi	4047dc <ferror@plt+0xf3c>  // b.pmore
  403ed8:	adr	x9, 403eb4 <ferror@plt+0x614>
  403edc:	ldrh	w10, [x24, x8, lsl #1]
  403ee0:	add	x9, x9, x10, lsl #2
  403ee4:	br	x9
  403ee8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  403eec:	mov	w25, #0x1                   	// #1
  403ef0:	strb	w25, [x8, #960]
  403ef4:	b	403eb4 <ferror@plt+0x614>
  403ef8:	adrp	x9, 468000 <_sch_istable+0x1c50>
  403efc:	ldr	x0, [x9, #3792]
  403f00:	adrp	x8, 469000 <_bfd_std_section+0x118>
  403f04:	add	x8, x8, #0x390
  403f08:	mov	w9, #0x1                   	// #1
  403f0c:	adrp	x22, 469000 <_bfd_std_section+0x118>
  403f10:	strb	w9, [x8]
  403f14:	strb	w9, [x8, #12]
  403f18:	cbz	x0, 404544 <ferror@plt+0xca4>
  403f1c:	bl	4049dc <ferror@plt+0x113c>
  403f20:	b	40454c <ferror@plt+0xcac>
  403f24:	adrp	x26, 468000 <_sch_istable+0x1c50>
  403f28:	ldr	x22, [x26, #3792]
  403f2c:	mov	x0, x22
  403f30:	bl	402fd0 <strlen@plt>
  403f34:	mov	x23, x0
  403f38:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  403f3c:	add	x1, x1, #0x9fe
  403f40:	mov	x0, x22
  403f44:	mov	x2, x23
  403f48:	bl	403210 <strncmp@plt>
  403f4c:	cbz	w0, 40452c <ferror@plt+0xc8c>
  403f50:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  403f54:	add	x1, x1, #0xa02
  403f58:	mov	x0, x22
  403f5c:	mov	x2, x23
  403f60:	bl	403210 <strncmp@plt>
  403f64:	cbz	w0, 4041d8 <ferror@plt+0x938>
  403f68:	b	40478c <ferror@plt+0xeec>
  403f6c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  403f70:	mov	w9, #0x1                   	// #1
  403f74:	strb	w9, [x8, #852]
  403f78:	b	403eb4 <ferror@plt+0x614>
  403f7c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  403f80:	ldr	x8, [x8, #3792]
  403f84:	adrp	x9, 469000 <_bfd_std_section+0x118>
  403f88:	str	x8, [x9, #1008]
  403f8c:	b	403eb4 <ferror@plt+0x614>
  403f90:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  403f94:	ldr	w9, [x8, #1200]
  403f98:	and	w9, w9, #0xfffbffff
  403f9c:	str	w9, [x8, #1200]
  403fa0:	b	403eb4 <ferror@plt+0x614>
  403fa4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  403fa8:	ldr	x0, [x8, #3792]
  403fac:	adrp	x22, 469000 <_bfd_std_section+0x118>
  403fb0:	add	x22, x22, #0x3b0
  403fb4:	mov	w25, #0x1                   	// #1
  403fb8:	strb	w25, [x22]
  403fbc:	bl	4032c0 <xstrdup@plt>
  403fc0:	str	x0, [x22, #128]
  403fc4:	b	403eb4 <ferror@plt+0x614>
  403fc8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  403fcc:	mov	w25, #0x1                   	// #1
  403fd0:	strb	w25, [x8, #928]
  403fd4:	b	403eb4 <ferror@plt+0x614>
  403fd8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  403fdc:	mov	w25, #0x1                   	// #1
  403fe0:	strb	w25, [x8, #904]
  403fe4:	b	403eb4 <ferror@plt+0x614>
  403fe8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  403fec:	add	x8, x8, #0x370
  403ff0:	mov	w25, #0x1                   	// #1
  403ff4:	strb	w25, [x8, #8]
  403ff8:	strb	w25, [x8, #12]
  403ffc:	strb	w25, [x8, #16]
  404000:	strb	w25, [x8]
  404004:	strb	w25, [x8, #20]
  404008:	strb	w25, [x8, #24]
  40400c:	b	403eb4 <ferror@plt+0x614>
  404010:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404014:	add	x8, x8, #0x358
  404018:	mov	w25, #0x1                   	// #1
  40401c:	strb	w25, [x8, #72]
  404020:	strb	w25, [x8, #76]
  404024:	strb	w25, [x8]
  404028:	b	403eb4 <ferror@plt+0x614>
  40402c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  404030:	ldr	x0, [x8, #3792]
  404034:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  404038:	add	x1, x1, #0x8b7
  40403c:	bl	43fb18 <ferror@plt+0x3c278>
  404040:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404044:	str	x0, [x8, #1024]
  404048:	b	403eb4 <ferror@plt+0x614>
  40404c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  404050:	ldr	x0, [x8, #3792]
  404054:	bl	4032c0 <xstrdup@plt>
  404058:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40405c:	str	x0, [x8, #1080]
  404060:	b	403eb4 <ferror@plt+0x614>
  404064:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404068:	mov	w9, #0x1                   	// #1
  40406c:	adrp	x10, 46c000 <_bfd_std_section+0x3118>
  404070:	strb	w9, [x8, #860]
  404074:	str	w9, [x10, #584]
  404078:	b	403eb4 <ferror@plt+0x614>
  40407c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404080:	mov	w9, #0x1                   	// #1
  404084:	strb	w9, [x8, #916]
  404088:	b	403eb4 <ferror@plt+0x614>
  40408c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  404090:	ldr	x0, [x8, #3792]
  404094:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404098:	mov	w9, #0x1                   	// #1
  40409c:	strb	w9, [x8, #936]
  4040a0:	cbz	x0, 404538 <ferror@plt+0xc98>
  4040a4:	bl	40f3fc <ferror@plt+0xbb5c>
  4040a8:	mov	w25, #0x1                   	// #1
  4040ac:	b	403eb4 <ferror@plt+0x614>
  4040b0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4040b4:	mov	w25, #0x1                   	// #1
  4040b8:	strb	w25, [x8, #884]
  4040bc:	b	403eb4 <ferror@plt+0x614>
  4040c0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4040c4:	ldr	x0, [x8, #3792]
  4040c8:	add	x1, sp, #0x8
  4040cc:	mov	w2, wzr
  4040d0:	bl	402fc0 <strtoul@plt>
  4040d4:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  4040d8:	str	w0, [x8, #3048]
  4040dc:	b	403eb4 <ferror@plt+0x614>
  4040e0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4040e4:	ldr	x19, [x8, #3792]
  4040e8:	b	403eb4 <ferror@plt+0x614>
  4040ec:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4040f0:	mov	w25, #0x1                   	// #1
  4040f4:	strb	w25, [x8, #880]
  4040f8:	b	403eb4 <ferror@plt+0x614>
  4040fc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404100:	mov	w25, #0x1                   	// #1
  404104:	strb	w25, [x8, #956]
  404108:	b	403eb4 <ferror@plt+0x614>
  40410c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404110:	mov	w9, #0x1                   	// #1
  404114:	strb	w9, [x8, #848]
  404118:	b	403eb4 <ferror@plt+0x614>
  40411c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  404120:	adrp	x23, 469000 <_bfd_std_section+0x118>
  404124:	ldr	x26, [x23, #1096]
  404128:	ldr	x22, [x8, #3792]
  40412c:	cbz	x26, 404148 <ferror@plt+0x8a8>
  404130:	ldr	x0, [x26]
  404134:	mov	x1, x22
  404138:	bl	4034a0 <strcmp@plt>
  40413c:	cbz	w0, 403eb4 <ferror@plt+0x614>
  404140:	ldr	x26, [x26, #16]
  404144:	cbnz	x26, 404130 <ferror@plt+0x890>
  404148:	mov	w0, #0x18                  	// #24
  40414c:	bl	403290 <xmalloc@plt>
  404150:	ldr	x8, [x23, #1096]
  404154:	str	x22, [x0]
  404158:	str	wzr, [x0, #8]
  40415c:	str	x0, [x23, #1096]
  404160:	str	x8, [x0, #16]
  404164:	b	403eb4 <ferror@plt+0x614>
  404168:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40416c:	mov	w25, #0x1                   	// #1
  404170:	strb	w25, [x8, #952]
  404174:	b	403eb4 <ferror@plt+0x614>
  404178:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40417c:	mov	w25, #0x1                   	// #1
  404180:	strb	w25, [x8, #892]
  404184:	b	403eb4 <ferror@plt+0x614>
  404188:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40418c:	mov	w25, #0x1                   	// #1
  404190:	strb	w25, [x8, #948]
  404194:	b	403eb4 <ferror@plt+0x614>
  404198:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40419c:	mov	w25, #0x1                   	// #1
  4041a0:	strb	w25, [x8, #908]
  4041a4:	b	403eb4 <ferror@plt+0x614>
  4041a8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4041ac:	ldr	x22, [x8, #3792]
  4041b0:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  4041b4:	add	x1, x1, #0x9e5
  4041b8:	mov	x0, x22
  4041bc:	bl	4034a0 <strcmp@plt>
  4041c0:	cbz	w0, 40452c <ferror@plt+0xc8c>
  4041c4:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  4041c8:	add	x1, x1, #0x2c9
  4041cc:	mov	x0, x22
  4041d0:	bl	4034a0 <strcmp@plt>
  4041d4:	cbnz	w0, 4047c4 <ferror@plt+0xf24>
  4041d8:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  4041dc:	mov	w9, #0x1                   	// #1
  4041e0:	str	w9, [x8, #1204]
  4041e4:	b	403eb4 <ferror@plt+0x614>
  4041e8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4041ec:	ldr	x8, [x8, #3792]
  4041f0:	adrp	x9, 469000 <_bfd_std_section+0x118>
  4041f4:	mov	w25, #0x1                   	// #1
  4041f8:	str	x8, [x9, #1048]
  4041fc:	b	403eb4 <ferror@plt+0x614>
  404200:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404204:	add	x8, x8, #0x390
  404208:	mov	w25, #0x1                   	// #1
  40420c:	strb	w25, [x8]
  404210:	strb	w25, [x8, #8]
  404214:	b	403eb4 <ferror@plt+0x614>
  404218:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  40421c:	ldr	w9, [x8, #1200]
  404220:	orr	w9, w9, #0x40000
  404224:	str	w9, [x8, #1200]
  404228:	b	403eb4 <ferror@plt+0x614>
  40422c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404230:	mov	w25, #0x1                   	// #1
  404234:	strb	w25, [x8, #888]
  404238:	b	403eb4 <ferror@plt+0x614>
  40423c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  404240:	ldr	x22, [x8, #3792]
  404244:	ldrb	w8, [x22]
  404248:	cbz	w8, 403eb4 <ferror@plt+0x614>
  40424c:	adrp	x23, 469000 <_bfd_std_section+0x118>
  404250:	add	x23, x23, #0x3e0
  404254:	ldrsw	x8, [x23]
  404258:	ldr	x0, [x23, #112]
  40425c:	add	x8, x8, #0x1
  404260:	lsl	x1, x8, #3
  404264:	str	w8, [x23]
  404268:	bl	4031e0 <xrealloc@plt>
  40426c:	ldrsw	x8, [x23]
  404270:	str	x0, [x23, #112]
  404274:	add	x8, x0, x8, lsl #3
  404278:	stur	x22, [x8, #-8]
  40427c:	b	403eb4 <ferror@plt+0x614>
  404280:	adrp	x22, 468000 <_sch_istable+0x1c50>
  404284:	ldr	x0, [x22, #3792]
  404288:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40428c:	mov	w9, #0x1                   	// #1
  404290:	strb	w9, [x8, #856]
  404294:	cbz	x0, 403eb4 <ferror@plt+0x614>
  404298:	bl	402fb0 <cplus_demangle_name_to_style@plt>
  40429c:	cbz	w0, 4047ec <ferror@plt+0xf4c>
  4042a0:	bl	4030e0 <cplus_demangle_set_style@plt>
  4042a4:	b	403eb4 <ferror@plt+0x614>
  4042a8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4042ac:	ldr	x0, [x8, #3792]
  4042b0:	mov	x1, xzr
  4042b4:	mov	w2, wzr
  4042b8:	bl	402fc0 <strtoul@plt>
  4042bc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4042c0:	cmp	w0, #0x0
  4042c4:	str	w0, [x8, #968]
  4042c8:	b.gt	403eb4 <ferror@plt+0x614>
  4042cc:	b	404808 <ferror@plt+0xf68>
  4042d0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4042d4:	mov	w9, #0x1                   	// #1
  4042d8:	str	w9, [x8, #1256]
  4042dc:	b	403eb4 <ferror@plt+0x614>
  4042e0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4042e4:	mov	w25, #0x1                   	// #1
  4042e8:	strb	w25, [x8, #900]
  4042ec:	b	403eb4 <ferror@plt+0x614>
  4042f0:	adrp	x22, 469000 <_bfd_std_section+0x118>
  4042f4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4042f8:	ldr	x0, [x22, #1016]
  4042fc:	ldr	x2, [x8, #3792]
  404300:	cbz	x0, 404318 <ferror@plt+0xa78>
  404304:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  404308:	add	x1, x1, #0x897
  40430c:	mov	x3, xzr
  404310:	bl	403200 <concat@plt>
  404314:	mov	x2, x0
  404318:	mov	x0, x2
  40431c:	bl	403720 <remove_whitespace_and_extra_commas@plt>
  404320:	str	x0, [x22, #1016]
  404324:	b	403eb4 <ferror@plt+0x614>
  404328:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40432c:	add	x8, x8, #0x390
  404330:	mov	w25, #0x1                   	// #1
  404334:	strb	w25, [x8]
  404338:	strb	w25, [x8, #12]
  40433c:	b	403eb4 <ferror@plt+0x614>
  404340:	adrp	x8, 468000 <_sch_istable+0x1c50>
  404344:	ldr	x0, [x8, #3792]
  404348:	mov	w2, #0xa                   	// #10
  40434c:	mov	x1, xzr
  404350:	bl	4034e0 <strtol@plt>
  404354:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404358:	str	w0, [x8, #964]
  40435c:	tbz	w0, #31, 403eb4 <ferror@plt+0x614>
  404360:	b	404814 <ferror@plt+0xf74>
  404364:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404368:	mov	w25, #0x1                   	// #1
  40436c:	strb	w25, [x8, #896]
  404370:	b	403eb4 <ferror@plt+0x614>
  404374:	adrp	x8, 468000 <_sch_istable+0x1c50>
  404378:	ldr	x8, [x8, #3792]
  40437c:	adrp	x9, 469000 <_bfd_std_section+0x118>
  404380:	add	x9, x9, #0x390
  404384:	mov	w25, #0x1                   	// #1
  404388:	strb	w25, [x9]
  40438c:	str	x8, [x9, #144]
  404390:	b	403eb4 <ferror@plt+0x614>
  404394:	adrp	x8, 468000 <_sch_istable+0x1c50>
  404398:	ldr	x0, [x8, #3792]
  40439c:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  4043a0:	add	x1, x1, #0x90e
  4043a4:	bl	43fb18 <ferror@plt+0x3c278>
  4043a8:	adrp	x9, 467000 <memcpy@GLIBC_2.17>
  4043ac:	add	x9, x9, #0x4b8
  4043b0:	ldr	x8, [x9]
  4043b4:	str	x0, [x9, #8]
  4043b8:	cmn	x8, #0x1
  4043bc:	b.eq	403eb4 <ferror@plt+0x614>  // b.none
  4043c0:	cmp	x0, x8
  4043c4:	b.hi	403eb4 <ferror@plt+0x614>  // b.pmore
  4043c8:	b	404820 <ferror@plt+0xf80>
  4043cc:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4043d0:	ldr	x0, [x8, #3792]
  4043d4:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  4043d8:	add	x1, x1, #0x8c4
  4043dc:	bl	43fb18 <ferror@plt+0x3c278>
  4043e0:	adrp	x9, 467000 <memcpy@GLIBC_2.17>
  4043e4:	add	x9, x9, #0x4b8
  4043e8:	ldr	x8, [x9, #8]
  4043ec:	str	x0, [x9]
  4043f0:	cmn	x8, #0x1
  4043f4:	b.eq	403eb4 <ferror@plt+0x614>  // b.none
  4043f8:	cmp	x8, x0
  4043fc:	b.hi	403eb4 <ferror@plt+0x614>  // b.pmore
  404400:	b	40482c <ferror@plt+0xf8c>
  404404:	adrp	x8, 468000 <_sch_istable+0x1c50>
  404408:	ldr	x0, [x8, #3792]
  40440c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404410:	mov	w9, #0x1                   	// #1
  404414:	strb	w9, [x8, #936]
  404418:	cbz	x0, 404538 <ferror@plt+0xc98>
  40441c:	bl	40ecc0 <ferror@plt+0xb420>
  404420:	mov	w25, #0x1                   	// #1
  404424:	b	403eb4 <ferror@plt+0x614>
  404428:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40442c:	ldr	x22, [x8, #3792]
  404430:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404434:	mov	x0, x22
  404438:	str	x22, [x8, #1032]
  40443c:	bl	402fd0 <strlen@plt>
  404440:	sub	x8, x22, #0x1
  404444:	ldrb	w10, [x8, x0]
  404448:	sub	x9, x0, #0x1
  40444c:	mov	x0, x9
  404450:	cmp	w10, #0x2f
  404454:	b.eq	404444 <ferror@plt+0xba4>  // b.none
  404458:	add	x8, x9, #0x1
  40445c:	adrp	x9, 469000 <_bfd_std_section+0x118>
  404460:	str	x8, [x9, #1040]
  404464:	b	403eb4 <ferror@plt+0x614>
  404468:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40446c:	mov	w9, #0x1                   	// #1
  404470:	strb	w9, [x8, #864]
  404474:	b	403eb4 <ferror@plt+0x614>
  404478:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40447c:	ldr	x0, [x8, #3792]
  404480:	add	x1, sp, #0x8
  404484:	mov	w2, wzr
  404488:	bl	402fc0 <strtoul@plt>
  40448c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  404490:	adrp	x9, 469000 <_bfd_std_section+0x118>
  404494:	mov	w10, #0x1                   	// #1
  404498:	str	x0, [x8, #632]
  40449c:	strb	w10, [x9, #940]
  4044a0:	b	403eb4 <ferror@plt+0x614>
  4044a4:	adrp	x9, 468000 <_sch_istable+0x1c50>
  4044a8:	ldr	x22, [x9, #3792]
  4044ac:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4044b0:	add	x8, x8, #0x364
  4044b4:	mov	w9, #0x1                   	// #1
  4044b8:	strb	w9, [x8]
  4044bc:	strb	wzr, [x8, #4]
  4044c0:	strb	wzr, [x8, #8]
  4044c4:	cbz	x22, 403eb4 <ferror@plt+0x614>
  4044c8:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  4044cc:	add	x1, x1, #0x9b3
  4044d0:	mov	x0, x22
  4044d4:	bl	4034a0 <strcmp@plt>
  4044d8:	cbz	w0, 40455c <ferror@plt+0xcbc>
  4044dc:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  4044e0:	add	x1, x1, #0x9aa
  4044e4:	mov	x0, x22
  4044e8:	bl	4034a0 <strcmp@plt>
  4044ec:	cbz	w0, 40456c <ferror@plt+0xccc>
  4044f0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4044f4:	add	x1, x1, #0xa1b
  4044f8:	mov	x0, x22
  4044fc:	bl	4034a0 <strcmp@plt>
  404500:	cbz	w0, 404584 <ferror@plt+0xce4>
  404504:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  404508:	add	x1, x1, #0x9b9
  40450c:	mov	w2, #0x5                   	// #5
  404510:	mov	x0, xzr
  404514:	bl	403700 <dcgettext@plt>
  404518:	bl	43eecc <ferror@plt+0x3b62c>
  40451c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404520:	mov	w9, #0x1                   	// #1
  404524:	str	w9, [x8, #972]
  404528:	b	403eb4 <ferror@plt+0x614>
  40452c:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  404530:	str	wzr, [x8, #1204]
  404534:	b	403eb4 <ferror@plt+0x614>
  404538:	bl	40f5a0 <ferror@plt+0xbd00>
  40453c:	mov	w25, #0x1                   	// #1
  404540:	b	403eb4 <ferror@plt+0x614>
  404544:	adrp	x0, 443000 <warn@@Base+0x2e9c>
  404548:	add	x0, x0, #0xa29
  40454c:	bl	4032c0 <xstrdup@plt>
  404550:	str	x0, [x22, #1064]
  404554:	mov	w25, #0x1                   	// #1
  404558:	b	403eb4 <ferror@plt+0x614>
  40455c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404560:	mov	w9, #0x1                   	// #1
  404564:	strb	w9, [x8, #872]
  404568:	b	403eb4 <ferror@plt+0x614>
  40456c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404570:	add	x8, x8, #0x368
  404574:	mov	w9, #0x1                   	// #1
  404578:	strb	w9, [x8]
  40457c:	strb	w9, [x8, #4]
  404580:	b	403eb4 <ferror@plt+0x614>
  404584:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404588:	strb	wzr, [x8, #868]
  40458c:	b	403eb4 <ferror@plt+0x614>
  404590:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404594:	ldrb	w8, [x8, #960]
  404598:	cmp	w8, #0x1
  40459c:	b.ne	4045ac <ferror@plt+0xd0c>  // b.any
  4045a0:	adrp	x0, 443000 <warn@@Base+0x2e9c>
  4045a4:	add	x0, x0, #0xa2c
  4045a8:	bl	43ff14 <ferror@plt+0x3c674>
  4045ac:	cbz	w25, 404850 <ferror@plt+0xfb0>
  4045b0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4045b4:	ldrb	w8, [x8, #884]
  4045b8:	cmp	w8, #0x1
  4045bc:	b.ne	4045d0 <ferror@plt+0xd30>  // b.any
  4045c0:	bl	43f5e0 <ferror@plt+0x3bd40>
  4045c4:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4045c8:	str	w0, [x8, #972]
  4045cc:	b	4046c4 <ferror@plt+0xe24>
  4045d0:	adrp	x22, 468000 <_sch_istable+0x1c50>
  4045d4:	ldr	w25, [x22, #3800]
  4045d8:	ldur	w26, [x29, #-4]
  4045dc:	cmp	w25, w26
  4045e0:	b.ne	404624 <ferror@plt+0xd84>  // b.any
  4045e4:	adrp	x0, 443000 <warn@@Base+0x2e9c>
  4045e8:	add	x0, x0, #0xa34
  4045ec:	bl	43fb78 <ferror@plt+0x3c2d8>
  4045f0:	cmp	x0, #0x0
  4045f4:	b.le	4046b8 <ferror@plt+0xe18>
  4045f8:	adrp	x0, 443000 <warn@@Base+0x2e9c>
  4045fc:	add	x0, x0, #0xa34
  404600:	mov	x1, x19
  404604:	bl	403130 <bfd_openr@plt>
  404608:	cbz	x0, 4046ac <ferror@plt+0xe0c>
  40460c:	mov	w1, wzr
  404610:	mov	x19, x0
  404614:	bl	404ae8 <ferror@plt+0x1248>
  404618:	mov	x0, x19
  40461c:	bl	403420 <bfd_close_all_done@plt>
  404620:	b	4046c4 <ferror@plt+0xe24>
  404624:	b.ge	4046c4 <ferror@plt+0xe24>  // b.tcont
  404628:	adrp	x23, 469000 <_bfd_std_section+0x118>
  40462c:	mov	w24, #0x1                   	// #1
  404630:	b	404658 <ferror@plt+0xdb8>
  404634:	mov	x0, x20
  404638:	bl	43eecc <ferror@plt+0x3b62c>
  40463c:	str	w24, [x23, #972]
  404640:	ldr	w8, [x22, #3800]
  404644:	ldur	w26, [x29, #-4]
  404648:	add	w25, w8, #0x1
  40464c:	cmp	w25, w26
  404650:	str	w25, [x22, #3800]
  404654:	b.ge	4046c4 <ferror@plt+0xe24>  // b.tcont
  404658:	ldr	x8, [sp, #16]
  40465c:	ldr	x20, [x8, w25, sxtw #3]
  404660:	mov	x0, x20
  404664:	bl	43fb78 <ferror@plt+0x3c2d8>
  404668:	cmp	x0, #0x0
  40466c:	b.le	40463c <ferror@plt+0xd9c>
  404670:	mov	x0, x20
  404674:	mov	x1, x19
  404678:	bl	403130 <bfd_openr@plt>
  40467c:	cbz	x0, 404634 <ferror@plt+0xd94>
  404680:	mov	w1, wzr
  404684:	mov	x21, x0
  404688:	sub	w20, w26, #0x1
  40468c:	bl	404ae8 <ferror@plt+0x1248>
  404690:	mov	x0, x21
  404694:	cmp	w25, w20
  404698:	b.ne	4046a4 <ferror@plt+0xe04>  // b.any
  40469c:	bl	403420 <bfd_close_all_done@plt>
  4046a0:	b	404640 <ferror@plt+0xda0>
  4046a4:	bl	403680 <bfd_close@plt>
  4046a8:	b	404640 <ferror@plt+0xda0>
  4046ac:	adrp	x0, 443000 <warn@@Base+0x2e9c>
  4046b0:	add	x0, x0, #0xa34
  4046b4:	bl	43eecc <ferror@plt+0x3b62c>
  4046b8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4046bc:	mov	w9, #0x1                   	// #1
  4046c0:	str	w9, [x8, #972]
  4046c4:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4046c8:	ldr	x19, [x8, #1096]
  4046cc:	cbz	x19, 40473c <ferror@plt+0xe9c>
  4046d0:	mov	x8, x19
  4046d4:	ldr	w9, [x8, #8]
  4046d8:	cbnz	w9, 404728 <ferror@plt+0xe88>
  4046dc:	ldr	x8, [x8, #16]
  4046e0:	cbnz	x8, 4046d4 <ferror@plt+0xe34>
  4046e4:	adrp	x20, 445000 <warn@@Base+0x4e9c>
  4046e8:	add	x20, x20, #0x88e
  4046ec:	adrp	x21, 469000 <_bfd_std_section+0x118>
  4046f0:	mov	w22, #0x1                   	// #1
  4046f4:	mov	w2, #0x5                   	// #5
  4046f8:	mov	x0, xzr
  4046fc:	mov	x1, x20
  404700:	bl	403700 <dcgettext@plt>
  404704:	ldr	x1, [x19]
  404708:	bl	43f2a8 <ferror@plt+0x3ba08>
  40470c:	str	w22, [x21, #972]
  404710:	ldr	x23, [x19, #16]
  404714:	mov	x0, x19
  404718:	bl	403510 <free@plt>
  40471c:	mov	x19, x23
  404720:	cbnz	x23, 4046f4 <ferror@plt+0xe54>
  404724:	b	40473c <ferror@plt+0xe9c>
  404728:	ldr	x20, [x19, #16]
  40472c:	mov	x0, x19
  404730:	bl	403510 <free@plt>
  404734:	mov	x19, x20
  404738:	cbnz	x20, 404728 <ferror@plt+0xe88>
  40473c:	adrp	x19, 469000 <_bfd_std_section+0x118>
  404740:	add	x19, x19, #0x3cc
  404744:	ldur	x0, [x19, #100]
  404748:	bl	403510 <free@plt>
  40474c:	ldur	x0, [x19, #108]
  404750:	bl	403510 <free@plt>
  404754:	ldur	x0, [x19, #92]
  404758:	bl	403510 <free@plt>
  40475c:	ldr	w0, [x19]
  404760:	ldp	x20, x19, [sp, #96]
  404764:	ldp	x22, x21, [sp, #80]
  404768:	ldp	x24, x23, [sp, #64]
  40476c:	ldp	x26, x25, [sp, #48]
  404770:	ldp	x29, x30, [sp, #32]
  404774:	add	sp, sp, #0x70
  404778:	ret
  40477c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  404780:	ldr	x0, [x8, #3808]
  404784:	mov	w1, wzr
  404788:	bl	404880 <ferror@plt+0xfe0>
  40478c:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  404790:	add	x1, x1, #0xa09
  404794:	mov	w2, #0x5                   	// #5
  404798:	mov	x0, xzr
  40479c:	bl	403700 <dcgettext@plt>
  4047a0:	ldr	x1, [x26, #3792]
  4047a4:	bl	43f2a8 <ferror@plt+0x3ba08>
  4047a8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4047ac:	ldr	x0, [x8, #3784]
  4047b0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4047b4:	mov	w9, #0x1                   	// #1
  4047b8:	mov	w1, #0x1                   	// #1
  4047bc:	str	w9, [x8, #972]
  4047c0:	bl	404880 <ferror@plt+0xfe0>
  4047c4:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  4047c8:	add	x1, x1, #0x9e7
  4047cc:	mov	w2, #0x5                   	// #5
  4047d0:	mov	x0, xzr
  4047d4:	bl	403700 <dcgettext@plt>
  4047d8:	bl	404860 <ferror@plt+0xfc0>
  4047dc:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4047e0:	ldr	x0, [x8, #3784]
  4047e4:	mov	w1, #0x1                   	// #1
  4047e8:	bl	404880 <ferror@plt+0xfe0>
  4047ec:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  4047f0:	add	x1, x1, #0x899
  4047f4:	mov	w2, #0x5                   	// #5
  4047f8:	mov	x0, xzr
  4047fc:	bl	403700 <dcgettext@plt>
  404800:	ldr	x1, [x22, #3792]
  404804:	bl	43f23c <ferror@plt+0x3b99c>
  404808:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  40480c:	add	x1, x1, #0x980
  404810:	b	404840 <ferror@plt+0xfa0>
  404814:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  404818:	add	x1, x1, #0x957
  40481c:	b	404840 <ferror@plt+0xfa0>
  404820:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  404824:	add	x1, x1, #0x91d
  404828:	b	404840 <ferror@plt+0xfa0>
  40482c:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  404830:	add	x1, x1, #0x8d4
  404834:	b	404840 <ferror@plt+0xfa0>
  404838:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  40483c:	add	x1, x1, #0x84b
  404840:	mov	w2, #0x5                   	// #5
  404844:	mov	x0, xzr
  404848:	bl	403700 <dcgettext@plt>
  40484c:	bl	43f23c <ferror@plt+0x3b99c>
  404850:	adrp	x8, 468000 <_sch_istable+0x1c50>
  404854:	ldr	x0, [x8, #3784]
  404858:	mov	w1, #0x2                   	// #2
  40485c:	bl	404880 <ferror@plt+0xfe0>
  404860:	stp	x29, x30, [sp, #-16]!
  404864:	mov	x29, sp
  404868:	bl	43eecc <ferror@plt+0x3b62c>
  40486c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404870:	mov	w9, #0x1                   	// #1
  404874:	str	w9, [x8, #972]
  404878:	ldp	x29, x30, [sp], #16
  40487c:	ret
  404880:	stp	x29, x30, [sp, #-48]!
  404884:	stp	x20, x19, [sp, #32]
  404888:	mov	w19, w1
  40488c:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  404890:	mov	x20, x0
  404894:	add	x1, x1, #0xc8d
  404898:	mov	w2, #0x5                   	// #5
  40489c:	mov	x0, xzr
  4048a0:	str	x21, [sp, #16]
  4048a4:	mov	x29, sp
  4048a8:	bl	403700 <dcgettext@plt>
  4048ac:	adrp	x21, 46c000 <_bfd_std_section+0x3118>
  4048b0:	ldr	x2, [x21, #640]
  4048b4:	mov	x1, x0
  4048b8:	mov	x0, x20
  4048bc:	bl	403880 <fprintf@plt>
  4048c0:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  4048c4:	add	x1, x1, #0xcae
  4048c8:	mov	w2, #0x5                   	// #5
  4048cc:	mov	x0, xzr
  4048d0:	bl	403700 <dcgettext@plt>
  4048d4:	mov	x1, x0
  4048d8:	mov	x0, x20
  4048dc:	bl	403880 <fprintf@plt>
  4048e0:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  4048e4:	add	x1, x1, #0xcdb
  4048e8:	mov	w2, #0x5                   	// #5
  4048ec:	mov	x0, xzr
  4048f0:	bl	403700 <dcgettext@plt>
  4048f4:	mov	x1, x0
  4048f8:	mov	x0, x20
  4048fc:	bl	403880 <fprintf@plt>
  404900:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  404904:	add	x1, x1, #0xd13
  404908:	mov	w2, #0x5                   	// #5
  40490c:	mov	x0, xzr
  404910:	bl	403700 <dcgettext@plt>
  404914:	mov	x1, x0
  404918:	mov	x0, x20
  40491c:	bl	403880 <fprintf@plt>
  404920:	cmp	w19, #0x2
  404924:	b.eq	4049d4 <ferror@plt+0x1134>  // b.none
  404928:	adrp	x1, 444000 <warn@@Base+0x3e9c>
  40492c:	add	x1, x1, #0x4d9
  404930:	mov	w2, #0x5                   	// #5
  404934:	mov	x0, xzr
  404938:	bl	403700 <dcgettext@plt>
  40493c:	mov	x1, x0
  404940:	mov	x0, x20
  404944:	bl	403880 <fprintf@plt>
  404948:	adrp	x1, 444000 <warn@@Base+0x3e9c>
  40494c:	add	x1, x1, #0x501
  404950:	mov	w2, #0x5                   	// #5
  404954:	mov	x0, xzr
  404958:	bl	403700 <dcgettext@plt>
  40495c:	mov	x1, x0
  404960:	mov	x0, x20
  404964:	bl	403880 <fprintf@plt>
  404968:	adrp	x1, 444000 <warn@@Base+0x3e9c>
  40496c:	add	x1, x1, #0xd46
  404970:	mov	w2, #0x5                   	// #5
  404974:	mov	x0, xzr
  404978:	bl	403700 <dcgettext@plt>
  40497c:	mov	x1, x0
  404980:	mov	x0, x20
  404984:	bl	403880 <fprintf@plt>
  404988:	ldr	x0, [x21, #640]
  40498c:	mov	x1, x20
  404990:	bl	43f460 <ferror@plt+0x3bbc0>
  404994:	ldr	x0, [x21, #640]
  404998:	mov	x1, x20
  40499c:	bl	43f520 <ferror@plt+0x3bc80>
  4049a0:	mov	x0, x20
  4049a4:	bl	403340 <disassembler_usage@plt>
  4049a8:	cbnz	w19, 4049d4 <ferror@plt+0x1134>
  4049ac:	adrp	x1, 444000 <warn@@Base+0x3e9c>
  4049b0:	add	x1, x1, #0xfa5
  4049b4:	mov	w2, #0x5                   	// #5
  4049b8:	mov	x0, xzr
  4049bc:	bl	403700 <dcgettext@plt>
  4049c0:	adrp	x2, 444000 <warn@@Base+0x3e9c>
  4049c4:	mov	x1, x0
  4049c8:	add	x2, x2, #0xfb9
  4049cc:	mov	x0, x20
  4049d0:	bl	403880 <fprintf@plt>
  4049d4:	mov	w0, w19
  4049d8:	bl	403000 <exit@plt>
  4049dc:	stp	x29, x30, [sp, #-48]!
  4049e0:	stp	x22, x21, [sp, #16]
  4049e4:	stp	x20, x19, [sp, #32]
  4049e8:	mov	x29, sp
  4049ec:	cbz	x0, 404ac4 <ferror@plt+0x1224>
  4049f0:	adrp	x20, 466000 <warn@@Base+0x25e9c>
  4049f4:	mov	x19, x0
  4049f8:	add	x20, x20, #0x3b0
  4049fc:	mov	x8, x0
  404a00:	ldrb	w9, [x8]
  404a04:	cbz	x9, 404ad0 <ferror@plt+0x1230>
  404a08:	ldrh	w9, [x20, x9, lsl #1]
  404a0c:	add	x8, x8, #0x1
  404a10:	tbz	w9, #1, 404a00 <ferror@plt+0x1160>
  404a14:	adrp	x21, 469000 <_bfd_std_section+0x118>
  404a18:	add	x21, x21, #0x458
  404a1c:	ldr	x22, [x21, #8]
  404a20:	mov	x0, x19
  404a24:	bl	402fd0 <strlen@plt>
  404a28:	ldr	x8, [x21]
  404a2c:	cmp	x22, x0, lsl #1
  404a30:	b.cs	404a64 <ferror@plt+0x11c4>  // b.hs, b.nlast
  404a34:	mov	x0, x8
  404a38:	bl	403510 <free@plt>
  404a3c:	mov	x0, x19
  404a40:	bl	402fd0 <strlen@plt>
  404a44:	mov	w8, #0x1                   	// #1
  404a48:	bfi	x8, x0, #1, #63
  404a4c:	lsl	x9, x0, #1
  404a50:	mov	x0, x8
  404a54:	str	x9, [x21, #8]
  404a58:	bl	403290 <xmalloc@plt>
  404a5c:	mov	x8, x0
  404a60:	str	x0, [x21]
  404a64:	ldrb	w12, [x19]
  404a68:	mov	x10, x8
  404a6c:	cbz	w12, 404abc <ferror@plt+0x121c>
  404a70:	add	x9, x19, #0x1
  404a74:	mov	w11, #0x5e                  	// #94
  404a78:	mov	x10, x8
  404a7c:	b	404a9c <ferror@plt+0x11fc>
  404a80:	add	w12, w12, #0x40
  404a84:	add	x13, x10, #0x2
  404a88:	strb	w11, [x10]
  404a8c:	strb	w12, [x10, #1]
  404a90:	ldrb	w12, [x9], #1
  404a94:	mov	x10, x13
  404a98:	cbz	w12, 404abc <ferror@plt+0x121c>
  404a9c:	and	x13, x12, #0xff
  404aa0:	ldrh	w13, [x20, x13, lsl #1]
  404aa4:	tbnz	w13, #1, 404a80 <ferror@plt+0x11e0>
  404aa8:	add	x13, x10, #0x1
  404aac:	strb	w12, [x10]
  404ab0:	ldrb	w12, [x9], #1
  404ab4:	mov	x10, x13
  404ab8:	cbnz	w12, 404a9c <ferror@plt+0x11fc>
  404abc:	strb	wzr, [x10]
  404ac0:	b	404ad4 <ferror@plt+0x1234>
  404ac4:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  404ac8:	add	x8, x8, #0x830
  404acc:	b	404ad4 <ferror@plt+0x1234>
  404ad0:	mov	x8, x19
  404ad4:	ldp	x20, x19, [sp, #32]
  404ad8:	ldp	x22, x21, [sp, #16]
  404adc:	mov	x0, x8
  404ae0:	ldp	x29, x30, [sp], #48
  404ae4:	ret
  404ae8:	sub	sp, sp, #0x40
  404aec:	stp	x29, x30, [sp, #16]
  404af0:	stp	x22, x21, [sp, #32]
  404af4:	stp	x20, x19, [sp, #48]
  404af8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404afc:	ldrb	w8, [x8, #952]
  404b00:	mov	w20, w1
  404b04:	mov	x19, x0
  404b08:	add	x29, sp, #0x10
  404b0c:	tbnz	w8, #0, 404b1c <ferror@plt+0x127c>
  404b10:	ldr	w8, [x19, #72]
  404b14:	orr	w8, w8, #0x8000
  404b18:	str	w8, [x19, #72]
  404b1c:	mov	w1, #0x2                   	// #2
  404b20:	mov	x0, x19
  404b24:	bl	403740 <bfd_check_format@plt>
  404b28:	cbz	w0, 404b44 <ferror@plt+0x12a4>
  404b2c:	cbz	w20, 404b68 <ferror@plt+0x12c8>
  404b30:	cmp	w20, #0x65
  404b34:	b.ge	404ce0 <ferror@plt+0x1440>  // b.tcont
  404b38:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  404b3c:	add	x1, x1, #0xb
  404b40:	b	404b70 <ferror@plt+0x12d0>
  404b44:	add	x2, sp, #0x8
  404b48:	mov	w1, #0x1                   	// #1
  404b4c:	mov	x0, x19
  404b50:	bl	4036b0 <bfd_check_format_matches@plt>
  404b54:	cbz	w0, 404c3c <ferror@plt+0x139c>
  404b58:	mov	w1, #0x1                   	// #1
  404b5c:	mov	x0, x19
  404b60:	bl	404cf8 <ferror@plt+0x1458>
  404b64:	b	404ccc <ferror@plt+0x142c>
  404b68:	adrp	x1, 444000 <warn@@Base+0x3e9c>
  404b6c:	add	x1, x1, #0xfdf
  404b70:	mov	w2, #0x5                   	// #5
  404b74:	mov	x0, xzr
  404b78:	bl	403700 <dcgettext@plt>
  404b7c:	ldr	x8, [x19]
  404b80:	mov	x21, x0
  404b84:	mov	x0, x8
  404b88:	bl	4049dc <ferror@plt+0x113c>
  404b8c:	mov	x1, x0
  404b90:	mov	x0, x21
  404b94:	bl	4037a0 <printf@plt>
  404b98:	mov	w0, wzr
  404b9c:	bl	4032a0 <bfd_set_error@plt>
  404ba0:	mov	x0, x19
  404ba4:	mov	x1, xzr
  404ba8:	bl	403750 <bfd_openr_next_archived_file@plt>
  404bac:	cbz	x0, 404bfc <ferror@plt+0x135c>
  404bb0:	mov	x22, xzr
  404bb4:	add	w21, w20, #0x1
  404bb8:	b	404bd8 <ferror@plt+0x1338>
  404bbc:	mov	w0, wzr
  404bc0:	bl	4032a0 <bfd_set_error@plt>
  404bc4:	mov	x0, x19
  404bc8:	mov	x1, x20
  404bcc:	bl	403750 <bfd_openr_next_archived_file@plt>
  404bd0:	mov	x22, x20
  404bd4:	cbz	x0, 404c00 <ferror@plt+0x1360>
  404bd8:	mov	w1, w21
  404bdc:	mov	x20, x0
  404be0:	bl	404ae8 <ferror@plt+0x1248>
  404be4:	cbz	x22, 404bbc <ferror@plt+0x131c>
  404be8:	mov	x0, x22
  404bec:	bl	403680 <bfd_close@plt>
  404bf0:	cmp	x20, x22
  404bf4:	b.ne	404bbc <ferror@plt+0x131c>  // b.any
  404bf8:	b	404ccc <ferror@plt+0x142c>
  404bfc:	mov	x20, xzr
  404c00:	bl	403250 <bfd_get_error@plt>
  404c04:	cmp	w0, #0x9
  404c08:	b.eq	404c20 <ferror@plt+0x1380>  // b.none
  404c0c:	ldr	x0, [x19]
  404c10:	bl	43eecc <ferror@plt+0x3b62c>
  404c14:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404c18:	mov	w9, #0x1                   	// #1
  404c1c:	str	w9, [x8, #972]
  404c20:	cbz	x20, 404ccc <ferror@plt+0x142c>
  404c24:	mov	x0, x20
  404c28:	ldp	x20, x19, [sp, #48]
  404c2c:	ldp	x22, x21, [sp, #32]
  404c30:	ldp	x29, x30, [sp, #16]
  404c34:	add	sp, sp, #0x40
  404c38:	b	403680 <bfd_close@plt>
  404c3c:	bl	403250 <bfd_get_error@plt>
  404c40:	cmp	w0, #0xd
  404c44:	b.ne	404c70 <ferror@plt+0x13d0>  // b.any
  404c48:	ldr	x0, [x19]
  404c4c:	bl	43eecc <ferror@plt+0x3b62c>
  404c50:	ldr	x0, [sp, #8]
  404c54:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404c58:	mov	w9, #0x1                   	// #1
  404c5c:	str	w9, [x8, #972]
  404c60:	bl	43f3c8 <ferror@plt+0x3bb28>
  404c64:	ldr	x0, [sp, #8]
  404c68:	bl	403510 <free@plt>
  404c6c:	b	404ccc <ferror@plt+0x142c>
  404c70:	bl	403250 <bfd_get_error@plt>
  404c74:	cmp	w0, #0xc
  404c78:	b.ne	404cb8 <ferror@plt+0x1418>  // b.any
  404c7c:	add	x2, sp, #0x8
  404c80:	mov	w1, #0x3                   	// #3
  404c84:	mov	x0, x19
  404c88:	bl	4036b0 <bfd_check_format_matches@plt>
  404c8c:	cbnz	w0, 404b58 <ferror@plt+0x12b8>
  404c90:	ldr	x0, [x19]
  404c94:	bl	43eecc <ferror@plt+0x3b62c>
  404c98:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404c9c:	mov	w9, #0x1                   	// #1
  404ca0:	str	w9, [x8, #972]
  404ca4:	bl	403250 <bfd_get_error@plt>
  404ca8:	cmp	w0, #0xd
  404cac:	b.ne	404ccc <ferror@plt+0x142c>  // b.any
  404cb0:	ldr	x0, [sp, #8]
  404cb4:	b	404c60 <ferror@plt+0x13c0>
  404cb8:	ldr	x0, [x19]
  404cbc:	bl	43eecc <ferror@plt+0x3b62c>
  404cc0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404cc4:	mov	w9, #0x1                   	// #1
  404cc8:	str	w9, [x8, #972]
  404ccc:	ldp	x20, x19, [sp, #48]
  404cd0:	ldp	x22, x21, [sp, #32]
  404cd4:	ldp	x29, x30, [sp, #16]
  404cd8:	add	sp, sp, #0x40
  404cdc:	ret
  404ce0:	adrp	x1, 444000 <warn@@Base+0x3e9c>
  404ce4:	add	x1, x1, #0xfef
  404ce8:	mov	w2, #0x5                   	// #5
  404cec:	mov	x0, xzr
  404cf0:	bl	403700 <dcgettext@plt>
  404cf4:	bl	43f23c <ferror@plt+0x3b99c>
  404cf8:	sub	sp, sp, #0x1b0
  404cfc:	stp	x29, x30, [sp, #336]
  404d00:	stp	x28, x27, [sp, #352]
  404d04:	stp	x26, x25, [sp, #368]
  404d08:	stp	x24, x23, [sp, #384]
  404d0c:	stp	x22, x21, [sp, #400]
  404d10:	stp	x20, x19, [sp, #416]
  404d14:	ldr	x8, [x0, #8]
  404d18:	adrp	x9, 440000 <ferror@plt+0x3c760>
  404d1c:	add	x9, x9, #0x34c
  404d20:	adrp	x10, 440000 <ferror@plt+0x3c760>
  404d24:	ldr	w8, [x8, #12]
  404d28:	add	x10, x10, #0x460
  404d2c:	mov	w26, w1
  404d30:	mov	x19, x0
  404d34:	cmp	w8, #0x1
  404d38:	csel	x9, x9, xzr, eq  // eq = none
  404d3c:	cmp	w8, #0x0
  404d40:	adrp	x11, 46c000 <_bfd_std_section+0x3118>
  404d44:	csel	x8, x10, x9, eq  // eq = none
  404d48:	adrp	x23, 46c000 <_bfd_std_section+0x3118>
  404d4c:	add	x29, sp, #0x150
  404d50:	str	x8, [x11, #648]
  404d54:	cbz	w1, 404d8c <ferror@plt+0x14ec>
  404d58:	ldr	x1, [x19]
  404d5c:	mov	x0, x19
  404d60:	bl	40c190 <ferror@plt+0x88f0>
  404d64:	ldr	w8, [x23, #572]
  404d68:	cbz	w8, 404d8c <ferror@plt+0x14ec>
  404d6c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404d70:	ldr	x20, [x8, #1248]
  404d74:	cbz	x20, 404d8c <ferror@plt+0x14ec>
  404d78:	ldr	x0, [x20]
  404d7c:	mov	w1, wzr
  404d80:	bl	404cf8 <ferror@plt+0x1458>
  404d84:	ldr	x20, [x20, #16]
  404d88:	cbnz	x20, 404d78 <ferror@plt+0x14d8>
  404d8c:	ldr	x8, [x19, #8]
  404d90:	ldr	w9, [x8, #8]
  404d94:	cmp	w9, #0x5
  404d98:	b.ne	404df0 <ferror@plt+0x1550>  // b.any
  404d9c:	ldr	x8, [x8, #880]
  404da0:	cbz	x8, 404df0 <ferror@plt+0x1550>
  404da4:	ldrb	w9, [x8, #929]
  404da8:	tbz	w9, #0, 404df0 <ferror@plt+0x1550>
  404dac:	ldr	x8, [x8, #784]
  404db0:	adrp	x9, 467000 <memcpy@GLIBC_2.17>
  404db4:	add	x9, x9, #0x4b8
  404db8:	mov	w10, #0x1                   	// #1
  404dbc:	ldrb	w8, [x8, #10]
  404dc0:	ldp	x11, x12, [x9]
  404dc4:	sub	w8, w8, #0x1
  404dc8:	lsl	x8, x10, x8
  404dcc:	lsl	x10, x8, #1
  404dd0:	sub	x10, x10, #0x1
  404dd4:	and	x11, x10, x11
  404dd8:	and	x10, x10, x12
  404ddc:	eor	x11, x11, x8
  404de0:	eor	x10, x10, x8
  404de4:	sub	x11, x11, x8
  404de8:	sub	x8, x10, x8
  404dec:	stp	x11, x8, [x9]
  404df0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404df4:	ldr	x8, [x8, #1024]
  404df8:	cbz	x8, 404e1c <ferror@plt+0x157c>
  404dfc:	ldr	w8, [x19, #72]
  404e00:	adrp	x1, 405000 <ferror@plt+0x1760>
  404e04:	add	x1, x1, #0xe40
  404e08:	add	x2, sp, #0x40
  404e0c:	and	w8, w8, #0x1
  404e10:	mov	x0, x19
  404e14:	str	w8, [sp, #64]
  404e18:	bl	4037b0 <bfd_map_over_sections@plt>
  404e1c:	adrp	x24, 469000 <_bfd_std_section+0x118>
  404e20:	add	x24, x24, #0x3a4
  404e24:	ldrb	w8, [x24]
  404e28:	tbnz	w8, #0, 404e6c <ferror@plt+0x15cc>
  404e2c:	ldrb	w8, [x24, #8]
  404e30:	tbnz	w8, #0, 404e6c <ferror@plt+0x15cc>
  404e34:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  404e38:	add	x1, x1, #0x22
  404e3c:	mov	w2, #0x5                   	// #5
  404e40:	mov	x0, xzr
  404e44:	bl	403700 <dcgettext@plt>
  404e48:	ldr	x8, [x19]
  404e4c:	mov	x21, x0
  404e50:	mov	x0, x8
  404e54:	bl	4049dc <ferror@plt+0x113c>
  404e58:	ldr	x8, [x19, #8]
  404e5c:	mov	x1, x0
  404e60:	mov	x0, x21
  404e64:	ldr	x2, [x8]
  404e68:	bl	4037a0 <printf@plt>
  404e6c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404e70:	ldrb	w8, [x8, #900]
  404e74:	cmp	w8, #0x1
  404e78:	b.eq	404ea0 <ferror@plt+0x1600>  // b.none
  404e7c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404e80:	ldrb	w8, [x8, #880]
  404e84:	cmp	w8, #0x1
  404e88:	b.eq	404ec8 <ferror@plt+0x1628>  // b.none
  404e8c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404e90:	ldrb	w8, [x8, #888]
  404e94:	cmp	w8, #0x1
  404e98:	b.eq	40500c <ferror@plt+0x176c>  // b.none
  404e9c:	b	405054 <ferror@plt+0x17b4>
  404ea0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  404ea4:	ldr	x0, [x8, #3808]
  404ea8:	mov	w2, #0x1                   	// #1
  404eac:	mov	x1, x19
  404eb0:	mov	w3, wzr
  404eb4:	bl	43f8cc <ferror@plt+0x3c02c>
  404eb8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  404ebc:	ldrb	w8, [x8, #880]
  404ec0:	cmp	w8, #0x1
  404ec4:	b.ne	404e8c <ferror@plt+0x15ec>  // b.any
  404ec8:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  404ecc:	add	x1, x1, #0x65
  404ed0:	mov	w2, #0x5                   	// #5
  404ed4:	mov	x0, xzr
  404ed8:	bl	403700 <dcgettext@plt>
  404edc:	mov	x21, x0
  404ee0:	mov	x0, x19
  404ee4:	bl	403450 <bfd_get_arch@plt>
  404ee8:	mov	w22, w0
  404eec:	mov	x0, x19
  404ef0:	bl	403530 <bfd_get_mach@plt>
  404ef4:	mov	x1, x0
  404ef8:	mov	w0, w22
  404efc:	bl	4034b0 <bfd_printable_arch_mach@plt>
  404f00:	mov	x1, x0
  404f04:	mov	x0, x21
  404f08:	bl	4037a0 <printf@plt>
  404f0c:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  404f10:	add	x1, x1, #0x78
  404f14:	mov	w2, #0x5                   	// #5
  404f18:	mov	x0, xzr
  404f1c:	bl	403700 <dcgettext@plt>
  404f20:	ldr	w8, [x19, #72]
  404f24:	and	w1, w8, #0xfff003ff
  404f28:	bl	4037a0 <printf@plt>
  404f2c:	ldr	w8, [x19, #72]
  404f30:	tbnz	w8, #0, 404f44 <ferror@plt+0x16a4>
  404f34:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  404f38:	add	x1, x1, #0x830
  404f3c:	tbnz	w8, #1, 404f70 <ferror@plt+0x16d0>
  404f40:	b	404f90 <ferror@plt+0x16f0>
  404f44:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  404f48:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  404f4c:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  404f50:	add	x0, x0, #0x94
  404f54:	add	x1, x1, #0x830
  404f58:	add	x2, x2, #0x87
  404f5c:	bl	4037a0 <printf@plt>
  404f60:	ldr	w8, [x19, #72]
  404f64:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  404f68:	add	x1, x1, #0x75
  404f6c:	tbz	w8, #1, 404f90 <ferror@plt+0x16f0>
  404f70:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  404f74:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  404f78:	add	x0, x0, #0x94
  404f7c:	add	x2, x2, #0x91
  404f80:	bl	4037a0 <printf@plt>
  404f84:	ldr	w8, [x19, #72]
  404f88:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  404f8c:	add	x1, x1, #0x75
  404f90:	tbnz	w8, #2, 4052b8 <ferror@plt+0x1a18>
  404f94:	tbnz	w8, #3, 4052dc <ferror@plt+0x1a3c>
  404f98:	tbnz	w8, #4, 405300 <ferror@plt+0x1a60>
  404f9c:	tbnz	w8, #5, 405324 <ferror@plt+0x1a84>
  404fa0:	tbnz	w8, #6, 405348 <ferror@plt+0x1aa8>
  404fa4:	tbnz	w8, #7, 40536c <ferror@plt+0x1acc>
  404fa8:	tbnz	w8, #8, 405390 <ferror@plt+0x1af0>
  404fac:	tbz	w8, #9, 404fc4 <ferror@plt+0x1724>
  404fb0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  404fb4:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  404fb8:	add	x0, x0, #0x94
  404fbc:	add	x2, x2, #0xd9
  404fc0:	bl	4037a0 <printf@plt>
  404fc4:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  404fc8:	add	x1, x1, #0xea
  404fcc:	mov	w2, #0x5                   	// #5
  404fd0:	mov	x0, xzr
  404fd4:	bl	403700 <dcgettext@plt>
  404fd8:	bl	4037a0 <printf@plt>
  404fdc:	adrp	x20, 468000 <_sch_istable+0x1c50>
  404fe0:	ldr	x1, [x20, #3808]
  404fe4:	ldr	x2, [x19, #168]
  404fe8:	mov	x0, x19
  404fec:	bl	403760 <bfd_fprintf_vma@plt>
  404ff0:	ldr	x1, [x20, #3808]
  404ff4:	mov	w0, #0xa                   	// #10
  404ff8:	bl	4030b0 <putc@plt>
  404ffc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405000:	ldrb	w8, [x8, #888]
  405004:	cmp	w8, #0x1
  405008:	b.ne	405054 <ferror@plt+0x17b4>  // b.any
  40500c:	ldr	x8, [x19, #8]
  405010:	adrp	x9, 468000 <_sch_istable+0x1c50>
  405014:	ldr	x1, [x9, #3808]
  405018:	mov	x0, x19
  40501c:	ldr	x8, [x8, #368]
  405020:	blr	x8
  405024:	cbnz	w0, 405054 <ferror@plt+0x17b4>
  405028:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40502c:	add	x1, x1, #0xfc
  405030:	mov	w2, #0x5                   	// #5
  405034:	mov	x0, xzr
  405038:	bl	403700 <dcgettext@plt>
  40503c:	mov	x21, x0
  405040:	bl	403250 <bfd_get_error@plt>
  405044:	bl	4036e0 <bfd_errmsg@plt>
  405048:	mov	x1, x0
  40504c:	mov	x0, x21
  405050:	bl	43f2a8 <ferror@plt+0x3ba08>
  405054:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405058:	ldr	x8, [x8, #1048]
  40505c:	cbz	x8, 405078 <ferror@plt+0x17d8>
  405060:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  405064:	add	x1, x1, #0x124
  405068:	mov	w2, #0x5                   	// #5
  40506c:	mov	x0, xzr
  405070:	bl	403700 <dcgettext@plt>
  405074:	bl	43f2a8 <ferror@plt+0x3ba08>
  405078:	ldrb	w8, [x24]
  40507c:	tbnz	w8, #0, 405098 <ferror@plt+0x17f8>
  405080:	ldrb	w8, [x24, #8]
  405084:	tbnz	w8, #0, 405098 <ferror@plt+0x17f8>
  405088:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40508c:	ldr	x1, [x8, #3808]
  405090:	mov	w0, #0xa                   	// #10
  405094:	bl	4030b0 <putc@plt>
  405098:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40509c:	add	x8, x8, #0x37c
  4050a0:	ldrb	w9, [x8]
  4050a4:	adrp	x25, 469000 <_bfd_std_section+0x118>
  4050a8:	tbnz	w9, #0, 405224 <ferror@plt+0x1984>
  4050ac:	ldrb	w9, [x8, #4]
  4050b0:	tbnz	w9, #0, 405224 <ferror@plt+0x1984>
  4050b4:	ldrb	w9, [x8, #20]
  4050b8:	tbnz	w9, #0, 405224 <ferror@plt+0x1984>
  4050bc:	ldrb	w9, [x8, #36]
  4050c0:	tbnz	w9, #0, 405224 <ferror@plt+0x1984>
  4050c4:	ldrb	w8, [x8, #44]
  4050c8:	cbnz	w8, 405224 <ferror@plt+0x1984>
  4050cc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4050d0:	ldrb	w8, [x8, #904]
  4050d4:	cmp	w8, #0x1
  4050d8:	b.ne	4051bc <ferror@plt+0x191c>  // b.any
  4050dc:	mov	w8, #0xd                   	// #13
  4050e0:	mov	x0, x19
  4050e4:	str	w8, [sp, #64]
  4050e8:	bl	4032f0 <bfd_get_arch_size@plt>
  4050ec:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  4050f0:	cmp	w0, #0x20
  4050f4:	mov	w8, #0x12                  	// #18
  4050f8:	mov	w9, #0xa                   	// #10
  4050fc:	add	x1, x1, #0x1c9
  405100:	mov	w2, #0x5                   	// #5
  405104:	mov	x0, xzr
  405108:	csel	w21, w9, w8, eq  // eq = none
  40510c:	bl	403700 <dcgettext@plt>
  405110:	bl	4037a0 <printf@plt>
  405114:	adrp	x20, 469000 <_bfd_std_section+0x118>
  405118:	ldrb	w8, [x20, #860]
  40511c:	cmp	w8, #0x1
  405120:	b.ne	405138 <ferror@plt+0x1898>  // b.any
  405124:	adrp	x1, 406000 <ferror@plt+0x2760>
  405128:	add	x1, x1, #0x284
  40512c:	add	x2, sp, #0x40
  405130:	mov	x0, x19
  405134:	bl	4037b0 <bfd_map_over_sections@plt>
  405138:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40513c:	add	x1, x1, #0x1d4
  405140:	mov	w2, #0x5                   	// #5
  405144:	mov	x0, xzr
  405148:	bl	403700 <dcgettext@plt>
  40514c:	ldr	w1, [sp, #64]
  405150:	adrp	x2, 44d000 <warn@@Base+0xce9c>
  405154:	adrp	x4, 445000 <warn@@Base+0x4e9c>
  405158:	adrp	x6, 445000 <warn@@Base+0x4e9c>
  40515c:	add	x2, x2, #0xaf4
  405160:	add	x4, x4, #0x1fe
  405164:	add	x6, x6, #0x202
  405168:	mov	w3, w21
  40516c:	mov	w5, w21
  405170:	bl	4037a0 <printf@plt>
  405174:	ldrb	w8, [x20, #860]
  405178:	cmp	w8, #0x1
  40517c:	b.ne	405198 <ferror@plt+0x18f8>  // b.any
  405180:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  405184:	add	x1, x1, #0x206
  405188:	mov	w2, #0x5                   	// #5
  40518c:	mov	x0, xzr
  405190:	bl	403700 <dcgettext@plt>
  405194:	bl	4037a0 <printf@plt>
  405198:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40519c:	ldr	x1, [x8, #3808]
  4051a0:	mov	w0, #0xa                   	// #10
  4051a4:	bl	4030b0 <putc@plt>
  4051a8:	adrp	x1, 406000 <ferror@plt+0x2760>
  4051ac:	add	x1, x1, #0x308
  4051b0:	add	x2, sp, #0x40
  4051b4:	mov	x0, x19
  4051b8:	bl	4037b0 <bfd_map_over_sections@plt>
  4051bc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4051c0:	add	x8, x8, #0x38c
  4051c4:	ldrb	w9, [x8]
  4051c8:	adrp	x23, 469000 <_bfd_std_section+0x118>
  4051cc:	adrp	x28, 469000 <_bfd_std_section+0x118>
  4051d0:	tbnz	w9, #0, 405200 <ferror@plt+0x1960>
  4051d4:	ldrb	w8, [x8, #48]
  4051d8:	tbnz	w8, #0, 405200 <ferror@plt+0x1960>
  4051dc:	ldrb	w8, [x23, #912]
  4051e0:	cmp	w8, #0x1
  4051e4:	b.ne	40545c <ferror@plt+0x1bbc>  // b.any
  4051e8:	ldr	x8, [x19, #8]
  4051ec:	mov	x0, x19
  4051f0:	ldr	x8, [x8, #832]
  4051f4:	blr	x8
  4051f8:	cmp	x0, #0x1
  4051fc:	b.lt	405420 <ferror@plt+0x1b80>  // b.tstop
  405200:	ldr	x8, [x19, #8]
  405204:	mov	x0, x19
  405208:	ldr	x8, [x8, #832]
  40520c:	blr	x8
  405210:	tbnz	x0, #63, 4053b8 <ferror@plt+0x1b18>
  405214:	cbz	x0, 4053f8 <ferror@plt+0x1b58>
  405218:	bl	403290 <xmalloc@plt>
  40521c:	mov	x21, x0
  405220:	b	4053fc <ferror@plt+0x1b5c>
  405224:	mov	x0, x19
  405228:	bl	405e74 <ferror@plt+0x25d4>
  40522c:	str	x0, [x25, #1088]
  405230:	cbz	w26, 4050cc <ferror@plt+0x182c>
  405234:	ldr	w8, [x23, #572]
  405238:	cbz	w8, 4050cc <ferror@plt+0x182c>
  40523c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405240:	ldr	x20, [x8, #1248]
  405244:	cbz	x20, 4050cc <ferror@plt+0x182c>
  405248:	adrp	x22, 469000 <_bfd_std_section+0x118>
  40524c:	ldr	x23, [x22, #1128]
  405250:	adrp	x24, 469000 <_bfd_std_section+0x118>
  405254:	add	x24, x24, #0x440
  405258:	b	40529c <ferror@plt+0x19fc>
  40525c:	ldr	x8, [x24, #40]
  405260:	ldr	x0, [x24]
  405264:	add	x8, x8, x23
  405268:	lsl	x1, x8, #3
  40526c:	bl	4031e0 <xrealloc@plt>
  405270:	ldr	x8, [x24, #40]
  405274:	str	x0, [x24]
  405278:	add	x0, x0, x23, lsl #3
  40527c:	mov	x1, x21
  405280:	lsl	x2, x8, #3
  405284:	bl	402f70 <memcpy@plt>
  405288:	ldr	x8, [x22, #1128]
  40528c:	add	x23, x8, x23
  405290:	str	x23, [x22, #1128]
  405294:	ldr	x20, [x20, #16]
  405298:	cbz	x20, 4050cc <ferror@plt+0x182c>
  40529c:	ldr	x0, [x20]
  4052a0:	bl	405e74 <ferror@plt+0x25d4>
  4052a4:	cbz	x0, 405288 <ferror@plt+0x19e8>
  4052a8:	mov	x21, x0
  4052ac:	cbnz	x23, 40525c <ferror@plt+0x19bc>
  4052b0:	str	x21, [x25, #1088]
  4052b4:	b	405288 <ferror@plt+0x19e8>
  4052b8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4052bc:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  4052c0:	add	x0, x0, #0x94
  4052c4:	add	x2, x2, #0x98
  4052c8:	bl	4037a0 <printf@plt>
  4052cc:	ldr	w8, [x19, #72]
  4052d0:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  4052d4:	add	x1, x1, #0x75
  4052d8:	tbz	w8, #3, 404f98 <ferror@plt+0x16f8>
  4052dc:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4052e0:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  4052e4:	add	x0, x0, #0x94
  4052e8:	add	x2, x2, #0xa3
  4052ec:	bl	4037a0 <printf@plt>
  4052f0:	ldr	w8, [x19, #72]
  4052f4:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  4052f8:	add	x1, x1, #0x75
  4052fc:	tbz	w8, #4, 404f9c <ferror@plt+0x16fc>
  405300:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  405304:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  405308:	add	x0, x0, #0x94
  40530c:	add	x2, x2, #0xad
  405310:	bl	4037a0 <printf@plt>
  405314:	ldr	w8, [x19, #72]
  405318:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40531c:	add	x1, x1, #0x75
  405320:	tbz	w8, #5, 404fa0 <ferror@plt+0x1700>
  405324:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  405328:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  40532c:	add	x0, x0, #0x94
  405330:	add	x2, x2, #0xb6
  405334:	bl	4037a0 <printf@plt>
  405338:	ldr	w8, [x19, #72]
  40533c:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  405340:	add	x1, x1, #0x75
  405344:	tbz	w8, #6, 404fa4 <ferror@plt+0x1704>
  405348:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  40534c:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  405350:	add	x0, x0, #0x94
  405354:	add	x2, x2, #0xc1
  405358:	bl	4037a0 <printf@plt>
  40535c:	ldr	w8, [x19, #72]
  405360:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  405364:	add	x1, x1, #0x75
  405368:	tbz	w8, #7, 404fa8 <ferror@plt+0x1708>
  40536c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  405370:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  405374:	add	x0, x0, #0x94
  405378:	add	x2, x2, #0xc9
  40537c:	bl	4037a0 <printf@plt>
  405380:	ldr	w8, [x19, #72]
  405384:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  405388:	add	x1, x1, #0x75
  40538c:	tbz	w8, #8, 404fac <ferror@plt+0x170c>
  405390:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  405394:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  405398:	add	x0, x0, #0x94
  40539c:	add	x2, x2, #0xd1
  4053a0:	bl	4037a0 <printf@plt>
  4053a4:	ldr	w8, [x19, #72]
  4053a8:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  4053ac:	add	x1, x1, #0x75
  4053b0:	tbnz	w8, #9, 404fb0 <ferror@plt+0x1710>
  4053b4:	b	404fc4 <ferror@plt+0x1724>
  4053b8:	ldrb	w8, [x19, #72]
  4053bc:	tbnz	w8, #6, 405de8 <ferror@plt+0x2548>
  4053c0:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  4053c4:	add	x1, x1, #0x338
  4053c8:	mov	w2, #0x5                   	// #5
  4053cc:	mov	x0, xzr
  4053d0:	bl	403700 <dcgettext@plt>
  4053d4:	ldr	x1, [x19]
  4053d8:	bl	43f2a8 <ferror@plt+0x3ba08>
  4053dc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4053e0:	add	x8, x8, #0x3cc
  4053e4:	mov	w9, #0x1                   	// #1
  4053e8:	mov	x21, xzr
  4053ec:	str	w9, [x8]
  4053f0:	stur	xzr, [x8, #172]
  4053f4:	b	40541c <ferror@plt+0x1b7c>
  4053f8:	mov	x21, xzr
  4053fc:	ldr	x8, [x19, #8]
  405400:	mov	x0, x19
  405404:	mov	x1, x21
  405408:	ldr	x8, [x8, #840]
  40540c:	blr	x8
  405410:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405414:	str	x0, [x8, #1144]
  405418:	tbnz	x0, #63, 405de8 <ferror@plt+0x2548>
  40541c:	str	x21, [x28, #1136]
  405420:	ldrb	w8, [x23, #912]
  405424:	cmp	w8, #0x1
  405428:	b.ne	40545c <ferror@plt+0x1bbc>  // b.any
  40542c:	ldr	x8, [x19, #8]
  405430:	adrp	x20, 469000 <_bfd_std_section+0x118>
  405434:	add	x20, x20, #0x440
  405438:	ldr	x2, [x20]
  40543c:	ldp	x4, x3, [x20, #48]
  405440:	ldr	x8, [x8, #848]
  405444:	ldr	x1, [x20, #40]
  405448:	add	x5, x20, #0x40
  40544c:	mov	x0, x19
  405450:	blr	x8
  405454:	bic	x8, x0, x0, asr #63
  405458:	str	x8, [x20, #72]
  40545c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405460:	ldrb	w8, [x8, #892]
  405464:	cmp	w8, #0x1
  405468:	b.eq	405684 <ferror@plt+0x1de4>  // b.none
  40546c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405470:	ldrb	w8, [x8, #908]
  405474:	cmp	w8, #0x1
  405478:	b.eq	40569c <ferror@plt+0x1dfc>  // b.none
  40547c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405480:	ldrb	w8, [x8, #936]
  405484:	cmp	w8, #0x1
  405488:	b.eq	4056b4 <ferror@plt+0x1e14>  // b.none
  40548c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405490:	ldrb	w8, [x8, #944]
  405494:	cmp	w8, #0x1
  405498:	b.eq	4056cc <ferror@plt+0x1e2c>  // b.none
  40549c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4054a0:	ldrb	w8, [x8, #948]
  4054a4:	cmp	w8, #0x1
  4054a8:	b.ne	4055bc <ferror@plt+0x1d1c>  // b.any
  4054ac:	adrp	x21, 406000 <ferror@plt+0x2760>
  4054b0:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  4054b4:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  4054b8:	add	x21, x21, #0xcb4
  4054bc:	add	x8, x8, #0x4f2
  4054c0:	add	x9, x9, #0x545
  4054c4:	add	x2, sp, #0x40
  4054c8:	mov	x0, x19
  4054cc:	mov	x1, x21
  4054d0:	stp	x8, x9, [sp, #64]
  4054d4:	str	wzr, [sp, #80]
  4054d8:	bl	4037b0 <bfd_map_over_sections@plt>
  4054dc:	adrp	x20, 469000 <_bfd_std_section+0x118>
  4054e0:	ldr	x0, [x20, #1168]
  4054e4:	bl	403510 <free@plt>
  4054e8:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  4054ec:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  4054f0:	add	x8, x8, #0x4f8
  4054f4:	add	x9, x9, #0x503
  4054f8:	add	x2, sp, #0x40
  4054fc:	mov	x0, x19
  405500:	mov	x1, x21
  405504:	str	xzr, [x20, #1168]
  405508:	stp	x8, x9, [sp, #64]
  40550c:	str	wzr, [sp, #80]
  405510:	bl	4037b0 <bfd_map_over_sections@plt>
  405514:	ldr	x0, [x20, #1168]
  405518:	bl	403510 <free@plt>
  40551c:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  405520:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  405524:	add	x8, x8, #0x511
  405528:	add	x9, x9, #0x51d
  40552c:	add	x2, sp, #0x40
  405530:	mov	x0, x19
  405534:	mov	x1, x21
  405538:	str	xzr, [x20, #1168]
  40553c:	stp	x8, x9, [sp, #64]
  405540:	str	wzr, [sp, #80]
  405544:	bl	4037b0 <bfd_map_over_sections@plt>
  405548:	ldr	x0, [x20, #1168]
  40554c:	bl	403510 <free@plt>
  405550:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  405554:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  405558:	add	x8, x8, #0x52c
  40555c:	add	x9, x9, #0x53c
  405560:	add	x2, sp, #0x40
  405564:	mov	x0, x19
  405568:	mov	x1, x21
  40556c:	str	xzr, [x20, #1168]
  405570:	stp	x8, x9, [sp, #64]
  405574:	str	wzr, [sp, #80]
  405578:	bl	4037b0 <bfd_map_over_sections@plt>
  40557c:	ldr	x0, [x20, #1168]
  405580:	bl	403510 <free@plt>
  405584:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  405588:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  40558c:	add	x8, x8, #0x54e
  405590:	add	x9, x9, #0x55c
  405594:	add	x2, sp, #0x40
  405598:	mov	x0, x19
  40559c:	mov	x1, x21
  4055a0:	str	xzr, [x20, #1168]
  4055a4:	stp	x8, x9, [sp, #64]
  4055a8:	str	wzr, [sp, #80]
  4055ac:	bl	4037b0 <bfd_map_over_sections@plt>
  4055b0:	ldr	x0, [x20, #1168]
  4055b4:	bl	403510 <free@plt>
  4055b8:	str	xzr, [x20, #1168]
  4055bc:	adrp	x9, 469000 <_bfd_std_section+0x118>
  4055c0:	add	x9, x9, #0x380
  4055c4:	ldrb	w8, [x9, #16]
  4055c8:	tbnz	w8, #0, 4055ec <ferror@plt+0x1d4c>
  4055cc:	ldrb	w9, [x9]
  4055d0:	cbz	w9, 4055ec <ferror@plt+0x1d4c>
  4055d4:	adrp	x1, 406000 <ferror@plt+0x2760>
  4055d8:	add	x1, x1, #0xf84
  4055dc:	mov	x0, x19
  4055e0:	mov	x2, xzr
  4055e4:	bl	4037b0 <bfd_map_over_sections@plt>
  4055e8:	ldrb	w8, [x23, #912]
  4055ec:	adrp	x9, 469000 <_bfd_std_section+0x118>
  4055f0:	tbnz	w8, #0, 405820 <ferror@plt+0x1f80>
  4055f4:	ldrb	w8, [x9, #956]
  4055f8:	cbz	w8, 405820 <ferror@plt+0x1f80>
  4055fc:	ldr	x8, [x19, #8]
  405600:	mov	x0, x19
  405604:	ldr	x8, [x8, #856]
  405608:	blr	x8
  40560c:	tbnz	x0, #63, 405de8 <ferror@plt+0x2548>
  405610:	mov	x21, x0
  405614:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  405618:	add	x0, x0, #0x694
  40561c:	bl	4037a0 <printf@plt>
  405620:	cbz	x21, 405814 <ferror@plt+0x1f74>
  405624:	mov	x0, x21
  405628:	bl	403290 <xmalloc@plt>
  40562c:	ldr	x8, [x19, #8]
  405630:	ldr	x2, [x28, #1136]
  405634:	mov	x21, x0
  405638:	mov	x0, x19
  40563c:	ldr	x8, [x8, #864]
  405640:	mov	x1, x21
  405644:	blr	x8
  405648:	tbnz	x0, #63, 405de8 <ferror@plt+0x2548>
  40564c:	mov	x22, x0
  405650:	cbz	x0, 405be8 <ferror@plt+0x2348>
  405654:	adrp	x8, 468000 <_sch_istable+0x1c50>
  405658:	ldr	x1, [x8, #3808]
  40565c:	mov	w0, #0xa                   	// #10
  405660:	bl	4030b0 <putc@plt>
  405664:	mov	x0, x19
  405668:	mov	x1, xzr
  40566c:	mov	x2, x21
  405670:	mov	x3, x22
  405674:	bl	40712c <ferror@plt+0x388c>
  405678:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  40567c:	add	x0, x0, #0x783
  405680:	b	405bf0 <ferror@plt+0x2350>
  405684:	mov	w0, wzr
  405688:	bl	405fa4 <ferror@plt+0x2704>
  40568c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405690:	ldrb	w8, [x8, #908]
  405694:	cmp	w8, #0x1
  405698:	b.ne	40547c <ferror@plt+0x1bdc>  // b.any
  40569c:	mov	w0, #0x1                   	// #1
  4056a0:	bl	405fa4 <ferror@plt+0x2704>
  4056a4:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4056a8:	ldrb	w8, [x8, #936]
  4056ac:	cmp	w8, #0x1
  4056b0:	b.ne	40548c <ferror@plt+0x1bec>  // b.any
  4056b4:	mov	x0, x19
  4056b8:	bl	4061dc <ferror@plt+0x293c>
  4056bc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4056c0:	ldrb	w8, [x8, #944]
  4056c4:	cmp	w8, #0x1
  4056c8:	b.ne	40549c <ferror@plt+0x1bfc>  // b.any
  4056cc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4056d0:	add	x8, x8, #0x430
  4056d4:	ldp	x23, x25, [x8]
  4056d8:	add	x2, sp, #0x8
  4056dc:	mov	x0, x19
  4056e0:	mov	x1, x23
  4056e4:	bl	406a10 <ferror@plt+0x3170>
  4056e8:	cbz	x0, 405de8 <ferror@plt+0x2548>
  4056ec:	mov	x21, x0
  4056f0:	cbz	x25, 405710 <ferror@plt+0x1e70>
  4056f4:	sub	x2, x29, #0x10
  4056f8:	mov	x0, x19
  4056fc:	mov	x1, x25
  405700:	bl	406a10 <ferror@plt+0x3170>
  405704:	mov	x22, x0
  405708:	cbnz	x0, 405714 <ferror@plt+0x1e74>
  40570c:	b	405de8 <ferror@plt+0x2548>
  405710:	mov	x22, xzr
  405714:	ldr	x8, [sp, #8]
  405718:	mov	w9, #0x1                   	// #1
  40571c:	add	x1, sp, #0x40
  405720:	sub	x2, x29, #0x14
  405724:	mov	x0, x19
  405728:	stp	x23, x21, [sp, #64]
  40572c:	stp	x8, x9, [sp, #80]
  405730:	bl	4031f0 <ctf_bfdopen_ctfsect@plt>
  405734:	cbz	x0, 405df0 <ferror@plt+0x2550>
  405738:	mov	x24, x0
  40573c:	cbz	x22, 40576c <ferror@plt+0x1ecc>
  405740:	ldur	x8, [x29, #-16]
  405744:	mov	w9, #0x1                   	// #1
  405748:	add	x1, sp, #0x40
  40574c:	sub	x2, x29, #0x14
  405750:	mov	x0, x19
  405754:	stp	x25, x22, [sp, #64]
  405758:	stp	x8, x9, [sp, #80]
  40575c:	bl	4031f0 <ctf_bfdopen_ctfsect@plt>
  405760:	mov	x25, x0
  405764:	cbnz	x0, 405774 <ferror@plt+0x1ed4>
  405768:	b	405df0 <ferror@plt+0x2550>
  40576c:	mov	x25, xzr
  405770:	mov	x0, x24
  405774:	sub	x2, x29, #0x14
  405778:	mov	x1, xzr
  40577c:	mov	w20, w26
  405780:	bl	403010 <ctf_arc_open_by_name@plt>
  405784:	cbz	x0, 405df0 <ferror@plt+0x2550>
  405788:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40578c:	mov	x26, x0
  405790:	add	x1, x1, #0x414
  405794:	mov	w2, #0x5                   	// #5
  405798:	mov	x0, xzr
  40579c:	bl	403700 <dcgettext@plt>
  4057a0:	mov	x27, x0
  4057a4:	mov	x0, x23
  4057a8:	bl	4049dc <ferror@plt+0x113c>
  4057ac:	mov	x1, x0
  4057b0:	mov	x0, x27
  4057b4:	bl	4037a0 <printf@plt>
  4057b8:	adrp	x1, 406000 <ferror@plt+0x2760>
  4057bc:	add	x1, x1, #0xaf0
  4057c0:	mov	x0, x24
  4057c4:	mov	x2, x26
  4057c8:	bl	403050 <ctf_archive_iter@plt>
  4057cc:	mov	x0, x26
  4057d0:	bl	403540 <ctf_file_close@plt>
  4057d4:	mov	x0, x24
  4057d8:	bl	403640 <ctf_close@plt>
  4057dc:	mov	x0, x25
  4057e0:	bl	403640 <ctf_close@plt>
  4057e4:	mov	x0, x22
  4057e8:	bl	403510 <free@plt>
  4057ec:	mov	x0, x21
  4057f0:	bl	403510 <free@plt>
  4057f4:	mov	w26, w20
  4057f8:	adrp	x25, 469000 <_bfd_std_section+0x118>
  4057fc:	adrp	x23, 469000 <_bfd_std_section+0x118>
  405800:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405804:	ldrb	w8, [x8, #948]
  405808:	cmp	w8, #0x1
  40580c:	b.eq	4054ac <ferror@plt+0x1c0c>  // b.none
  405810:	b	4055bc <ferror@plt+0x1d1c>
  405814:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  405818:	add	x0, x0, #0x91e
  40581c:	bl	403440 <puts@plt>
  405820:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405824:	ldrb	w8, [x8, #952]
  405828:	cmp	w8, #0x1
  40582c:	b.ne	405844 <ferror@plt+0x1fa4>  // b.any
  405830:	adrp	x1, 407000 <ferror@plt+0x3760>
  405834:	add	x1, x1, #0x724
  405838:	mov	x0, x19
  40583c:	mov	x2, xzr
  405840:	bl	4037b0 <bfd_map_over_sections@plt>
  405844:	ldrb	w8, [x23, #912]
  405848:	adrp	x23, 469000 <_bfd_std_section+0x118>
  40584c:	cmp	w8, #0x1
  405850:	b.ne	405bc4 <ferror@plt+0x2324>  // b.any
  405854:	adrp	x20, 469000 <_bfd_std_section+0x118>
  405858:	add	x20, x20, #0x3e8
  40585c:	ldr	x9, [x20, #128]
  405860:	mov	w8, #0xffffffff            	// #-1
  405864:	ldr	x10, [x20, #144]
  405868:	str	x8, [x20]
  40586c:	ldr	x8, [x20, #160]
  405870:	cmp	x9, #0x0
  405874:	csel	x9, x10, x9, eq  // eq = none
  405878:	str	w26, [sp, #4]
  40587c:	add	x8, x8, x9
  405880:	lsl	x0, x8, #3
  405884:	stp	xzr, xzr, [x20, #200]
  405888:	str	x9, [x20, #216]
  40588c:	bl	403290 <xmalloc@plt>
  405890:	ldr	x8, [x20, #128]
  405894:	add	x9, x20, #0x58
  405898:	add	x10, x20, #0x88
  40589c:	str	x0, [x20, #224]
  4058a0:	cmp	x8, #0x0
  4058a4:	csel	x8, x10, x9, eq  // eq = none
  4058a8:	ldr	x20, [x20, #216]
  4058ac:	ldr	x1, [x8]
  4058b0:	mov	x28, x0
  4058b4:	lsl	x2, x20, #3
  4058b8:	bl	402f70 <memcpy@plt>
  4058bc:	cmp	x20, #0x1
  4058c0:	b.lt	405958 <ferror@plt+0x20b8>  // b.tstop
  4058c4:	add	x27, x20, #0x1
  4058c8:	adrp	x20, 469000 <_bfd_std_section+0x118>
  4058cc:	adrp	x22, 445000 <warn@@Base+0x4e9c>
  4058d0:	mov	w26, #0x104                 	// #260
  4058d4:	add	x20, x20, #0x0
  4058d8:	add	x22, x22, #0x755
  4058dc:	mov	x25, x28
  4058e0:	mov	x21, x28
  4058e4:	b	4058f4 <ferror@plt+0x2054>
  4058e8:	sub	x27, x27, #0x1
  4058ec:	cmp	x27, #0x1
  4058f0:	b.le	40595c <ferror@plt+0x20bc>
  4058f4:	ldr	x23, [x21], #8
  4058f8:	ldr	x24, [x23, #8]
  4058fc:	cbz	x24, 4058e8 <ferror@plt+0x2048>
  405900:	ldrb	w8, [x24]
  405904:	cbz	w8, 4058e8 <ferror@plt+0x2048>
  405908:	ldrh	w8, [x23, #24]
  40590c:	tst	w8, w26
  405910:	b.eq	40593c <ferror@plt+0x209c>  // b.none
  405914:	mov	w2, #0x4                   	// #4
  405918:	mov	x0, x24
  40591c:	mov	x1, x22
  405920:	bl	403210 <strncmp@plt>
  405924:	cbz	w0, 40593c <ferror@plt+0x209c>
  405928:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40592c:	mov	x0, x24
  405930:	add	x1, x1, #0x75a
  405934:	bl	4034a0 <strcmp@plt>
  405938:	cbnz	w0, 4058e8 <ferror@plt+0x2048>
  40593c:	ldr	x8, [x23, #32]
  405940:	cmp	x8, x20
  405944:	b.eq	4058e8 <ferror@plt+0x2048>  // b.none
  405948:	ldrb	w8, [x8, #33]
  40594c:	tbnz	w8, #4, 4058e8 <ferror@plt+0x2048>
  405950:	str	x23, [x25], #8
  405954:	b	4058e8 <ferror@plt+0x2048>
  405958:	mov	x25, x28
  40595c:	adrp	x10, 469000 <_bfd_std_section+0x118>
  405960:	add	x10, x10, #0x488
  405964:	ldr	x9, [x10]
  405968:	ldr	w26, [sp, #4]
  40596c:	sub	x8, x25, x28
  405970:	asr	x8, x8, #3
  405974:	cmp	x9, #0x1
  405978:	adrp	x25, 469000 <_bfd_std_section+0x118>
  40597c:	adrp	x23, 469000 <_bfd_std_section+0x118>
  405980:	str	x8, [x10, #56]
  405984:	b.lt	405a38 <ferror@plt+0x2198>  // b.tstop
  405988:	ldr	x10, [x23, #1152]
  40598c:	cmp	x9, #0x4
  405990:	b.cs	40599c <ferror@plt+0x20fc>  // b.hs, b.nlast
  405994:	mov	x11, xzr
  405998:	b	405a10 <ferror@plt+0x2170>
  40599c:	adrp	x13, 443000 <warn@@Base+0x2e9c>
  4059a0:	ldr	q1, [x13, #2064]
  4059a4:	mov	w13, #0x60                  	// #96
  4059a8:	and	x11, x9, #0xfffffffffffffffc
  4059ac:	add	x12, x28, x8, lsl #3
  4059b0:	dup	v2.2d, x13
  4059b4:	mov	w13, #0x4                   	// #4
  4059b8:	dup	v0.2d, x10
  4059bc:	add	x8, x8, x11
  4059c0:	add	x12, x12, #0x10
  4059c4:	dup	v3.2d, x13
  4059c8:	mov	x13, x11
  4059cc:	fmov	x14, d1
  4059d0:	add	x14, x14, x14, lsl #1
  4059d4:	mov	x15, v1.d[1]
  4059d8:	lsl	x14, x14, #4
  4059dc:	add	x15, x15, x15, lsl #1
  4059e0:	fmov	d4, x14
  4059e4:	lsl	x14, x15, #4
  4059e8:	mov	v4.d[1], x14
  4059ec:	add	v4.2d, v0.2d, v4.2d
  4059f0:	add	v5.2d, v4.2d, v2.2d
  4059f4:	add	v1.2d, v1.2d, v3.2d
  4059f8:	subs	x13, x13, #0x4
  4059fc:	stp	q4, q5, [x12, #-16]
  405a00:	add	x12, x12, #0x20
  405a04:	b.ne	4059cc <ferror@plt+0x212c>  // b.any
  405a08:	cmp	x9, x11
  405a0c:	b.eq	405a30 <ferror@plt+0x2190>  // b.none
  405a10:	mov	w12, #0x30                  	// #48
  405a14:	sub	x9, x9, x11
  405a18:	madd	x10, x11, x12, x10
  405a1c:	str	x10, [x28, x8, lsl #3]
  405a20:	add	x8, x8, #0x1
  405a24:	subs	x9, x9, #0x1
  405a28:	add	x10, x10, #0x30
  405a2c:	b.ne	405a1c <ferror@plt+0x217c>  // b.any
  405a30:	adrp	x9, 469000 <_bfd_std_section+0x118>
  405a34:	str	x8, [x9, #1216]
  405a38:	adrp	x8, 468000 <_sch_istable+0x1c50>
  405a3c:	ldr	x1, [x8, #3808]
  405a40:	adrp	x2, 403000 <exit@plt>
  405a44:	add	x2, x2, #0x880
  405a48:	add	x0, sp, #0x40
  405a4c:	bl	403830 <init_disassemble_info@plt>
  405a50:	adrp	x9, 469000 <_bfd_std_section+0x118>
  405a54:	add	x9, x9, #0x3f0
  405a58:	ldr	x12, [x9, #48]
  405a5c:	ldr	x0, [x9]
  405a60:	adrp	x10, 407000 <ferror@plt+0x3760>
  405a64:	adrp	x11, 407000 <ferror@plt+0x3760>
  405a68:	add	x8, sp, #0x8
  405a6c:	add	x10, x10, #0xb68
  405a70:	add	x11, x11, #0xce0
  405a74:	adrp	x28, 469000 <_bfd_std_section+0x118>
  405a78:	str	x19, [sp, #8]
  405a7c:	str	wzr, [sp, #16]
  405a80:	stp	xzr, xzr, [sp, #24]
  405a84:	str	x8, [sp, #80]
  405a88:	stp	x10, x11, [sp, #184]
  405a8c:	stp	xzr, x12, [sp, #48]
  405a90:	cbz	x0, 405aa0 <ferror@plt+0x2200>
  405a94:	bl	403610 <bfd_scan_arch@plt>
  405a98:	cbz	x0, 405e24 <ferror@plt+0x2584>
  405a9c:	str	x0, [x19, #192]
  405aa0:	adrp	x20, 467000 <memcpy@GLIBC_2.17>
  405aa4:	ldr	w8, [x20, #1204]
  405aa8:	cmp	w8, #0x2
  405aac:	b.eq	405ad4 <ferror@plt+0x2234>  // b.none
  405ab0:	mov	w0, #0x378                 	// #888
  405ab4:	bl	403290 <xmalloc@plt>
  405ab8:	ldr	x1, [x19, #8]
  405abc:	mov	w2, #0x378                 	// #888
  405ac0:	mov	x21, x0
  405ac4:	bl	402f70 <memcpy@plt>
  405ac8:	ldr	w8, [x20, #1204]
  405acc:	str	w8, [x21, #12]
  405ad0:	str	x21, [x19, #8]
  405ad4:	mov	x0, x19
  405ad8:	bl	403450 <bfd_get_arch@plt>
  405adc:	ldr	x8, [x19, #8]
  405ae0:	mov	w21, w0
  405ae4:	mov	x0, x19
  405ae8:	ldr	w8, [x8, #12]
  405aec:	cmp	w8, #0x0
  405af0:	cset	w22, eq  // eq = none
  405af4:	bl	403530 <bfd_get_mach@plt>
  405af8:	mov	x2, x0
  405afc:	mov	w0, w21
  405b00:	mov	w1, w22
  405b04:	mov	x3, x19
  405b08:	bl	403520 <disassembler@plt>
  405b0c:	str	x0, [sp, #40]
  405b10:	cbz	x0, 405b88 <ferror@plt+0x22e8>
  405b14:	ldr	x8, [x19, #8]
  405b18:	mov	x0, x19
  405b1c:	ldr	w8, [x8, #8]
  405b20:	str	w8, [sp, #88]
  405b24:	bl	403450 <bfd_get_arch@plt>
  405b28:	str	w0, [sp, #92]
  405b2c:	mov	x0, x19
  405b30:	bl	403530 <bfd_get_mach@plt>
  405b34:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405b38:	ldr	x8, [x8, #1016]
  405b3c:	str	x0, [sp, #96]
  405b40:	mov	x0, x19
  405b44:	mov	x1, xzr
  405b48:	str	x8, [sp, #288]
  405b4c:	bl	4033d0 <bfd_octets_per_byte@plt>
  405b50:	adrp	x8, 443000 <warn@@Base+0x2e9c>
  405b54:	ldr	d0, [x8, #1616]
  405b58:	str	w0, [sp, #244]
  405b5c:	str	wzr, [sp, #256]
  405b60:	str	d0, [sp, #248]
  405b64:	ldr	x8, [x19, #8]
  405b68:	ldr	w8, [x8, #12]
  405b6c:	cbz	w8, 405bd8 <ferror@plt+0x2338>
  405b70:	cmp	w8, #0x1
  405b74:	adrp	x20, 469000 <_bfd_std_section+0x118>
  405b78:	b.ne	405c10 <ferror@plt+0x2370>  // b.any
  405b7c:	str	w8, [sp, #104]
  405b80:	str	w8, [sp, #240]
  405b84:	b	405c18 <ferror@plt+0x2378>
  405b88:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  405b8c:	add	x1, x1, #0x72e
  405b90:	mov	w2, #0x5                   	// #5
  405b94:	bl	403700 <dcgettext@plt>
  405b98:	mov	x21, x0
  405b9c:	mov	x0, x19
  405ba0:	bl	403450 <bfd_get_arch@plt>
  405ba4:	mov	x1, xzr
  405ba8:	bl	4034b0 <bfd_printable_arch_mach@plt>
  405bac:	mov	x1, x0
  405bb0:	mov	x0, x21
  405bb4:	bl	43f2a8 <ferror@plt+0x3ba08>
  405bb8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405bbc:	mov	w9, #0x1                   	// #1
  405bc0:	str	w9, [x8, #972]
  405bc4:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405bc8:	ldrb	w8, [x8, #928]
  405bcc:	cmp	w8, #0x1
  405bd0:	b.eq	405cdc <ferror@plt+0x243c>  // b.none
  405bd4:	b	405d7c <ferror@plt+0x24dc>
  405bd8:	str	wzr, [sp, #104]
  405bdc:	str	wzr, [sp, #240]
  405be0:	adrp	x20, 469000 <_bfd_std_section+0x118>
  405be4:	b	405c18 <ferror@plt+0x2378>
  405be8:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  405bec:	add	x0, x0, #0x91e
  405bf0:	bl	403440 <puts@plt>
  405bf4:	mov	x0, x21
  405bf8:	bl	403510 <free@plt>
  405bfc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405c00:	ldrb	w8, [x8, #952]
  405c04:	cmp	w8, #0x1
  405c08:	b.eq	405830 <ferror@plt+0x1f90>  // b.none
  405c0c:	b	405844 <ferror@plt+0x1fa4>
  405c10:	mov	w8, #0x2                   	// #2
  405c14:	str	w8, [sp, #104]
  405c18:	add	x0, sp, #0x40
  405c1c:	bl	403270 <disassemble_init_for_target@plt>
  405c20:	ldr	x8, [x19, #8]
  405c24:	mov	x0, x19
  405c28:	ldr	x8, [x8, #856]
  405c2c:	blr	x8
  405c30:	tbz	x0, #63, 405c3c <ferror@plt+0x239c>
  405c34:	ldrb	w8, [x20, #956]
  405c38:	cbnz	w8, 405de8 <ferror@plt+0x2548>
  405c3c:	cmp	x0, #0x1
  405c40:	b.lt	405c84 <ferror@plt+0x23e4>  // b.tstop
  405c44:	bl	403290 <xmalloc@plt>
  405c48:	str	x0, [sp, #24]
  405c4c:	ldr	x8, [x19, #8]
  405c50:	ldr	x2, [x28, #1136]
  405c54:	mov	x1, x0
  405c58:	mov	x0, x19
  405c5c:	ldr	x8, [x8, #864]
  405c60:	blr	x8
  405c64:	str	x0, [sp, #32]
  405c68:	tbnz	x0, #63, 405de8 <ferror@plt+0x2548>
  405c6c:	mov	x1, x0
  405c70:	ldr	x0, [sp, #24]
  405c74:	adrp	x3, 407000 <ferror@plt+0x3760>
  405c78:	add	x3, x3, #0xd20
  405c7c:	mov	w2, #0x8                   	// #8
  405c80:	bl	4030f0 <qsort@plt>
  405c84:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405c88:	add	x8, x8, #0x4c0
  405c8c:	ldp	x8, x9, [x8]
  405c90:	adrp	x1, 407000 <ferror@plt+0x3760>
  405c94:	add	x1, x1, #0xd64
  405c98:	add	x2, sp, #0x40
  405c9c:	mov	x0, x19
  405ca0:	str	x9, [sp, #136]
  405ca4:	str	w8, [sp, #148]
  405ca8:	bl	4037b0 <bfd_map_over_sections@plt>
  405cac:	ldr	x0, [sp, #24]
  405cb0:	cbz	x0, 405cb8 <ferror@plt+0x2418>
  405cb4:	bl	403510 <free@plt>
  405cb8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405cbc:	ldr	x0, [x8, #1224]
  405cc0:	bl	403510 <free@plt>
  405cc4:	add	x0, sp, #0x40
  405cc8:	bl	403690 <disassemble_free_target@plt>
  405ccc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405cd0:	ldrb	w8, [x8, #928]
  405cd4:	cmp	w8, #0x1
  405cd8:	b.ne	405d7c <ferror@plt+0x24dc>  // b.any
  405cdc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405ce0:	add	x8, x8, #0x440
  405ce4:	ldr	x1, [x8]
  405ce8:	ldr	x2, [x8, #40]
  405cec:	mov	w3, #0x1                   	// #1
  405cf0:	mov	x0, x19
  405cf4:	bl	4323c8 <ferror@plt+0x2eb28>
  405cf8:	cbz	x0, 405d64 <ferror@plt+0x24c4>
  405cfc:	adrp	x9, 469000 <_bfd_std_section+0x118>
  405d00:	adrp	x8, 468000 <_sch_istable+0x1c50>
  405d04:	add	x9, x9, #0x3a4
  405d08:	mov	x21, x0
  405d0c:	ldur	x3, [x9, #156]
  405d10:	ldr	x0, [x8, #3808]
  405d14:	ldrb	w5, [x9]
  405d18:	adrp	x4, 403000 <exit@plt>
  405d1c:	add	x4, x4, #0x5e0
  405d20:	mov	x1, x21
  405d24:	mov	x2, x19
  405d28:	bl	42ca7c <ferror@plt+0x291dc>
  405d2c:	cbnz	w0, 405d58 <ferror@plt+0x24b8>
  405d30:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  405d34:	add	x1, x1, #0x3b
  405d38:	mov	w2, #0x5                   	// #5
  405d3c:	mov	x0, xzr
  405d40:	bl	403700 <dcgettext@plt>
  405d44:	ldr	x1, [x19]
  405d48:	bl	43f2a8 <ferror@plt+0x3ba08>
  405d4c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405d50:	mov	w9, #0x1                   	// #1
  405d54:	str	w9, [x8, #972]
  405d58:	mov	x0, x21
  405d5c:	bl	403510 <free@plt>
  405d60:	b	405d7c <ferror@plt+0x24dc>
  405d64:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405d68:	ldrb	w8, [x8, #936]
  405d6c:	tbnz	w8, #0, 405d7c <ferror@plt+0x24dc>
  405d70:	bl	40f5a0 <ferror@plt+0xbd00>
  405d74:	mov	x0, x19
  405d78:	bl	4061dc <ferror@plt+0x293c>
  405d7c:	ldr	x0, [x25, #1088]
  405d80:	cbz	x0, 405d8c <ferror@plt+0x24ec>
  405d84:	bl	403510 <free@plt>
  405d88:	str	xzr, [x25, #1088]
  405d8c:	ldr	x0, [x28, #1136]
  405d90:	cbz	x0, 405d9c <ferror@plt+0x24fc>
  405d94:	bl	403510 <free@plt>
  405d98:	str	xzr, [x28, #1136]
  405d9c:	ldr	x0, [x23, #1152]
  405da0:	cbz	x0, 405dac <ferror@plt+0x250c>
  405da4:	bl	403510 <free@plt>
  405da8:	str	xzr, [x23, #1152]
  405dac:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405db0:	add	x8, x8, #0x468
  405db4:	str	xzr, [x8]
  405db8:	str	xzr, [x8, #16]
  405dbc:	str	xzr, [x8, #32]
  405dc0:	cbz	w26, 405dc8 <ferror@plt+0x2528>
  405dc4:	bl	40e9ec <ferror@plt+0xb14c>
  405dc8:	ldp	x20, x19, [sp, #416]
  405dcc:	ldp	x22, x21, [sp, #400]
  405dd0:	ldp	x24, x23, [sp, #384]
  405dd4:	ldp	x26, x25, [sp, #368]
  405dd8:	ldp	x28, x27, [sp, #352]
  405ddc:	ldp	x29, x30, [sp, #336]
  405de0:	add	sp, sp, #0x1b0
  405de4:	ret
  405de8:	ldr	x0, [x19]
  405dec:	bl	43f1a8 <ferror@plt+0x3b908>
  405df0:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  405df4:	add	x1, x1, #0x3fe
  405df8:	mov	w2, #0x5                   	// #5
  405dfc:	bl	403700 <dcgettext@plt>
  405e00:	ldur	w8, [x29, #-20]
  405e04:	mov	x20, x0
  405e08:	mov	w0, w8
  405e0c:	bl	403150 <ctf_errmsg@plt>
  405e10:	mov	x1, x0
  405e14:	mov	x0, x20
  405e18:	bl	43f2a8 <ferror@plt+0x3ba08>
  405e1c:	ldr	x0, [x19]
  405e20:	bl	43f1a8 <ferror@plt+0x3b908>
  405e24:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  405e28:	add	x1, x1, #0x710
  405e2c:	mov	w2, #0x5                   	// #5
  405e30:	bl	403700 <dcgettext@plt>
  405e34:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405e38:	ldr	x1, [x8, #1008]
  405e3c:	bl	43f23c <ferror@plt+0x3b99c>
  405e40:	ldrb	w8, [x1, #33]
  405e44:	tbnz	w8, #5, 405e70 <ferror@plt+0x25d0>
  405e48:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405e4c:	ldr	x8, [x8, #1024]
  405e50:	ldr	x9, [x1, #40]
  405e54:	add	x9, x9, x8
  405e58:	str	x9, [x1, #40]
  405e5c:	ldr	w9, [x2]
  405e60:	cbz	w9, 405e70 <ferror@plt+0x25d0>
  405e64:	ldr	x9, [x1, #48]
  405e68:	add	x8, x9, x8
  405e6c:	str	x8, [x1, #48]
  405e70:	ret
  405e74:	stp	x29, x30, [sp, #-48]!
  405e78:	stp	x22, x21, [sp, #16]
  405e7c:	stp	x20, x19, [sp, #32]
  405e80:	ldrb	w8, [x0, #72]
  405e84:	mov	x29, sp
  405e88:	tbnz	w8, #4, 405e9c <ferror@plt+0x25fc>
  405e8c:	mov	x20, xzr
  405e90:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405e94:	str	xzr, [x8, #1128]
  405e98:	b	405f10 <ferror@plt+0x2670>
  405e9c:	ldr	x8, [x0, #8]
  405ea0:	mov	x19, x0
  405ea4:	ldr	x8, [x8, #496]
  405ea8:	blr	x8
  405eac:	tbnz	x0, #63, 405f68 <ferror@plt+0x26c8>
  405eb0:	mov	x20, x0
  405eb4:	cbz	x0, 405ef0 <ferror@plt+0x2650>
  405eb8:	mov	x0, x19
  405ebc:	bl	403430 <bfd_get_file_size@plt>
  405ec0:	cmp	x0, #0x1
  405ec4:	b.lt	405ee4 <ferror@plt+0x2644>  // b.tstop
  405ec8:	mov	x21, x0
  405ecc:	cmp	x0, x20
  405ed0:	b.ge	405ee4 <ferror@plt+0x2644>  // b.tcont
  405ed4:	ldr	x8, [x19, #8]
  405ed8:	ldr	w8, [x8, #8]
  405edc:	cmp	w8, #0x10
  405ee0:	b.ne	405f24 <ferror@plt+0x2684>  // b.any
  405ee4:	mov	x0, x20
  405ee8:	bl	403290 <xmalloc@plt>
  405eec:	mov	x20, x0
  405ef0:	ldr	x8, [x19, #8]
  405ef4:	mov	x0, x19
  405ef8:	mov	x1, x20
  405efc:	ldr	x8, [x8, #504]
  405f00:	blr	x8
  405f04:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405f08:	str	x0, [x8, #1128]
  405f0c:	tbnz	x0, #63, 405f9c <ferror@plt+0x26fc>
  405f10:	mov	x0, x20
  405f14:	ldp	x20, x19, [sp, #32]
  405f18:	ldp	x22, x21, [sp, #16]
  405f1c:	ldp	x29, x30, [sp], #48
  405f20:	ret
  405f24:	ldr	x22, [x19]
  405f28:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  405f2c:	add	x1, x1, #0x18a
  405f30:	mov	w2, #0x5                   	// #5
  405f34:	mov	x0, xzr
  405f38:	bl	403700 <dcgettext@plt>
  405f3c:	mov	x3, x0
  405f40:	mov	x0, x22
  405f44:	mov	x1, x19
  405f48:	mov	x2, xzr
  405f4c:	mov	x4, x20
  405f50:	mov	x5, x21
  405f54:	bl	43ef58 <ferror@plt+0x3b6b8>
  405f58:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405f5c:	mov	w9, #0x1                   	// #1
  405f60:	str	w9, [x8, #972]
  405f64:	b	405e8c <ferror@plt+0x25ec>
  405f68:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  405f6c:	add	x1, x1, #0x153
  405f70:	mov	w2, #0x5                   	// #5
  405f74:	mov	x0, xzr
  405f78:	bl	403700 <dcgettext@plt>
  405f7c:	ldr	x1, [x19]
  405f80:	bl	43f2a8 <ferror@plt+0x3ba08>
  405f84:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  405f88:	add	x1, x1, #0x178
  405f8c:	mov	w2, #0x5                   	// #5
  405f90:	mov	x0, xzr
  405f94:	bl	403700 <dcgettext@plt>
  405f98:	bl	43f1a8 <ferror@plt+0x3b908>
  405f9c:	ldr	x0, [x19]
  405fa0:	bl	43f1a8 <ferror@plt+0x3b908>
  405fa4:	stp	x29, x30, [sp, #-96]!
  405fa8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  405fac:	stp	x28, x27, [sp, #16]
  405fb0:	stp	x26, x25, [sp, #32]
  405fb4:	stp	x24, x23, [sp, #48]
  405fb8:	stp	x22, x21, [sp, #64]
  405fbc:	stp	x20, x19, [sp, #80]
  405fc0:	add	x8, x8, #0x440
  405fc4:	cmp	w0, #0x0
  405fc8:	ldr	x21, [x8]
  405fcc:	ldr	x22, [x8, #48]
  405fd0:	add	x9, x8, #0x28
  405fd4:	add	x8, x8, #0x38
  405fd8:	csel	x8, x9, x8, eq  // eq = none
  405fdc:	ldr	x25, [x8]
  405fe0:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  405fe4:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  405fe8:	add	x8, x8, #0x8d5
  405fec:	add	x9, x9, #0x8dd
  405ff0:	mov	w20, w0
  405ff4:	csel	x0, x9, x8, eq  // eq = none
  405ff8:	mov	x29, sp
  405ffc:	bl	403440 <puts@plt>
  406000:	cbz	x25, 4061a0 <ferror@plt+0x2900>
  406004:	cmp	x25, #0x1
  406008:	b.lt	4061b8 <ferror@plt+0x2918>  // b.tstop
  40600c:	cmp	w20, #0x0
  406010:	adrp	x20, 445000 <warn@@Base+0x4e9c>
  406014:	mov	x19, xzr
  406018:	add	x20, x20, #0x351
  40601c:	adrp	x26, 469000 <_bfd_std_section+0x118>
  406020:	adrp	x28, 468000 <_sch_istable+0x1c50>
  406024:	csel	x21, x21, x22, eq  // eq = none
  406028:	b	406054 <ferror@plt+0x27b4>
  40602c:	mov	w2, #0x5                   	// #5
  406030:	mov	x0, xzr
  406034:	mov	x1, x20
  406038:	bl	403700 <dcgettext@plt>
  40603c:	mov	x1, x19
  406040:	bl	4037a0 <printf@plt>
  406044:	add	x19, x19, #0x1
  406048:	cmp	x19, x25
  40604c:	add	x21, x21, #0x8
  406050:	b.eq	4061b8 <ferror@plt+0x2918>  // b.none
  406054:	ldr	x23, [x21]
  406058:	cbz	x23, 40602c <ferror@plt+0x278c>
  40605c:	ldr	x22, [x23]
  406060:	cbz	x22, 406090 <ferror@plt+0x27f0>
  406064:	ldr	x27, [x26, #1096]
  406068:	cbz	x27, 4060ac <ferror@plt+0x280c>
  40606c:	ldr	x8, [x23, #32]
  406070:	ldr	x24, [x8]
  406074:	ldr	x0, [x27]
  406078:	mov	x1, x24
  40607c:	bl	4034a0 <strcmp@plt>
  406080:	cbz	w0, 4060a4 <ferror@plt+0x2804>
  406084:	ldr	x27, [x27, #16]
  406088:	cbnz	x27, 406074 <ferror@plt+0x27d4>
  40608c:	b	406044 <ferror@plt+0x27a4>
  406090:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  406094:	mov	w2, #0x5                   	// #5
  406098:	mov	x0, xzr
  40609c:	add	x1, x1, #0x377
  4060a0:	b	406038 <ferror@plt+0x2798>
  4060a4:	mov	w8, #0x1                   	// #1
  4060a8:	str	w8, [x27, #8]
  4060ac:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4060b0:	ldr	w8, [x8, #988]
  4060b4:	cbz	w8, 40612c <ferror@plt+0x288c>
  4060b8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4060bc:	ldrb	w8, [x8, #856]
  4060c0:	cmp	w8, #0x1
  4060c4:	b.ne	406158 <ferror@plt+0x28b8>  // b.any
  4060c8:	ldr	x24, [x23, #8]
  4060cc:	cbz	x24, 406158 <ferror@plt+0x28b8>
  4060d0:	ldrb	w8, [x24]
  4060d4:	cbz	w8, 406158 <ferror@plt+0x28b8>
  4060d8:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  4060dc:	ldr	w2, [x8, #1200]
  4060e0:	mov	x0, x22
  4060e4:	mov	x1, x24
  4060e8:	bl	4035e0 <bfd_demangle@plt>
  4060ec:	cbz	x0, 406184 <ferror@plt+0x28e4>
  4060f0:	ldr	x8, [x21]
  4060f4:	mov	x23, x0
  4060f8:	mov	w3, #0x2                   	// #2
  4060fc:	str	x0, [x8, #8]
  406100:	ldr	x8, [x22, #8]
  406104:	ldr	x1, [x28, #3808]
  406108:	ldr	x2, [x21]
  40610c:	mov	x0, x22
  406110:	ldr	x8, [x8, #520]
  406114:	blr	x8
  406118:	ldr	x8, [x21]
  40611c:	mov	x0, x23
  406120:	str	x24, [x8, #8]
  406124:	bl	403510 <free@plt>
  406128:	b	406174 <ferror@plt+0x28d4>
  40612c:	ldr	x8, [x22, #8]
  406130:	mov	x0, x22
  406134:	mov	x1, x23
  406138:	ldr	x8, [x8, #552]
  40613c:	blr	x8
  406140:	cbnz	w0, 406044 <ferror@plt+0x27a4>
  406144:	ldr	x23, [x21]
  406148:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40614c:	ldrb	w8, [x8, #856]
  406150:	cmp	w8, #0x1
  406154:	b.eq	4060c8 <ferror@plt+0x2828>  // b.none
  406158:	ldr	x8, [x22, #8]
  40615c:	ldr	x1, [x28, #3808]
  406160:	mov	w3, #0x2                   	// #2
  406164:	mov	x0, x22
  406168:	ldr	x8, [x8, #520]
  40616c:	mov	x2, x23
  406170:	blr	x8
  406174:	ldr	x1, [x28, #3808]
  406178:	mov	w0, #0xa                   	// #10
  40617c:	bl	4030b0 <putc@plt>
  406180:	b	406044 <ferror@plt+0x27a4>
  406184:	ldr	x8, [x22, #8]
  406188:	ldr	x1, [x28, #3808]
  40618c:	ldr	x2, [x21]
  406190:	mov	w3, #0x2                   	// #2
  406194:	ldr	x8, [x8, #520]
  406198:	mov	x0, x22
  40619c:	b	406170 <ferror@plt+0x28d0>
  4061a0:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  4061a4:	add	x1, x1, #0x59e
  4061a8:	mov	w2, #0x5                   	// #5
  4061ac:	mov	x0, xzr
  4061b0:	bl	403700 <dcgettext@plt>
  4061b4:	bl	4037a0 <printf@plt>
  4061b8:	ldp	x20, x19, [sp, #80]
  4061bc:	ldp	x22, x21, [sp, #64]
  4061c0:	ldp	x24, x23, [sp, #48]
  4061c4:	ldp	x26, x25, [sp, #32]
  4061c8:	ldp	x28, x27, [sp, #16]
  4061cc:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  4061d0:	add	x0, x0, #0x783
  4061d4:	ldp	x29, x30, [sp], #96
  4061d8:	b	403440 <puts@plt>
  4061dc:	stp	x29, x30, [sp, #-32]!
  4061e0:	stp	x20, x19, [sp, #16]
  4061e4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4061e8:	ldr	x8, [x8, #648]
  4061ec:	mov	x19, x0
  4061f0:	mov	x29, sp
  4061f4:	cbz	x8, 406210 <ferror@plt+0x2970>
  4061f8:	mov	x0, x19
  4061fc:	bl	403450 <bfd_get_arch@plt>
  406200:	cmp	w0, #0x1d
  406204:	b.ne	406234 <ferror@plt+0x2994>  // b.any
  406208:	mov	w8, #0x4                   	// #4
  40620c:	b	406240 <ferror@plt+0x29a0>
  406210:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  406214:	add	x1, x1, #0x3aa
  406218:	mov	w2, #0x5                   	// #5
  40621c:	mov	x0, xzr
  406220:	bl	403700 <dcgettext@plt>
  406224:	ldr	x1, [x19]
  406228:	ldp	x20, x19, [sp, #16]
  40622c:	ldp	x29, x30, [sp], #32
  406230:	b	440164 <warn@@Base>
  406234:	mov	x0, x19
  406238:	bl	403870 <bfd_arch_bits_per_address@plt>
  40623c:	lsr	w8, w0, #3
  406240:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  406244:	mov	x0, x19
  406248:	str	w8, [x9, #588]
  40624c:	bl	403450 <bfd_get_arch@plt>
  406250:	mov	w20, w0
  406254:	mov	x0, x19
  406258:	bl	403530 <bfd_get_mach@plt>
  40625c:	mov	x1, x0
  406260:	mov	w0, w20
  406264:	bl	40bd54 <ferror@plt+0x84b4>
  406268:	mov	x0, x19
  40626c:	ldp	x20, x19, [sp, #16]
  406270:	adrp	x1, 406000 <ferror@plt+0x2760>
  406274:	add	x1, x1, #0x8c8
  406278:	mov	x2, xzr
  40627c:	ldp	x29, x30, [sp], #32
  406280:	b	4037b0 <bfd_map_over_sections@plt>
  406284:	stp	x29, x30, [sp, #-48]!
  406288:	stp	x20, x19, [sp, #32]
  40628c:	ldrb	w8, [x1, #34]
  406290:	str	x21, [sp, #16]
  406294:	mov	x29, sp
  406298:	tbnz	w8, #4, 4062c8 <ferror@plt+0x2a28>
  40629c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4062a0:	ldr	x21, [x8, #1096]
  4062a4:	ldr	x20, [x1]
  4062a8:	mov	x19, x2
  4062ac:	cbz	x21, 4062e0 <ferror@plt+0x2a40>
  4062b0:	ldr	x0, [x21]
  4062b4:	mov	x1, x20
  4062b8:	bl	4034a0 <strcmp@plt>
  4062bc:	cbz	w0, 4062d8 <ferror@plt+0x2a38>
  4062c0:	ldr	x21, [x21, #16]
  4062c4:	cbnz	x21, 4062b0 <ferror@plt+0x2a10>
  4062c8:	ldp	x20, x19, [sp, #32]
  4062cc:	ldr	x21, [sp, #16]
  4062d0:	ldp	x29, x30, [sp], #48
  4062d4:	ret
  4062d8:	mov	w8, #0x1                   	// #1
  4062dc:	str	w8, [x21, #8]
  4062e0:	mov	x0, x20
  4062e4:	bl	402fd0 <strlen@plt>
  4062e8:	ldr	w8, [x19]
  4062ec:	cmp	w8, w0
  4062f0:	b.ge	4062c8 <ferror@plt+0x2a28>  // b.tcont
  4062f4:	str	w0, [x19]
  4062f8:	ldp	x20, x19, [sp, #32]
  4062fc:	ldr	x21, [sp, #16]
  406300:	ldp	x29, x30, [sp], #48
  406304:	ret
  406308:	stp	x29, x30, [sp, #-80]!
  40630c:	str	x25, [sp, #16]
  406310:	stp	x24, x23, [sp, #32]
  406314:	stp	x22, x21, [sp, #48]
  406318:	stp	x20, x19, [sp, #64]
  40631c:	mov	x29, sp
  406320:	mov	x21, x2
  406324:	mov	x19, x1
  406328:	mov	x20, x0
  40632c:	bl	4033d0 <bfd_octets_per_byte@plt>
  406330:	ldrb	w8, [x19, #34]
  406334:	tbnz	w8, #4, 406368 <ferror@plt+0x2ac8>
  406338:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40633c:	ldr	w21, [x21]
  406340:	ldr	x24, [x8, #1096]
  406344:	ldr	x23, [x19]
  406348:	mov	w22, w0
  40634c:	cbz	x24, 406388 <ferror@plt+0x2ae8>
  406350:	ldr	x0, [x24]
  406354:	mov	x1, x23
  406358:	bl	4034a0 <strcmp@plt>
  40635c:	cbz	w0, 406380 <ferror@plt+0x2ae0>
  406360:	ldr	x24, [x24, #16]
  406364:	cbnz	x24, 406350 <ferror@plt+0x2ab0>
  406368:	ldp	x20, x19, [sp, #64]
  40636c:	ldp	x22, x21, [sp, #48]
  406370:	ldp	x24, x23, [sp, #32]
  406374:	ldr	x25, [sp, #16]
  406378:	ldp	x29, x30, [sp], #80
  40637c:	ret
  406380:	mov	w8, #0x1                   	// #1
  406384:	str	w8, [x24, #8]
  406388:	ldr	w24, [x19, #12]
  40638c:	mov	x0, x23
  406390:	add	x25, x19, #0x20
  406394:	bl	4049dc <ferror@plt+0x113c>
  406398:	ldr	x8, [x19, #56]
  40639c:	mov	x3, x0
  4063a0:	mov	w9, w22
  4063a4:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  4063a8:	udiv	x4, x8, x9
  4063ac:	add	x0, x0, #0x20e
  4063b0:	mov	w1, w24
  4063b4:	mov	w2, w21
  4063b8:	bl	4037a0 <printf@plt>
  4063bc:	adrp	x22, 468000 <_sch_istable+0x1c50>
  4063c0:	ldr	x1, [x22, #3808]
  4063c4:	ldr	x2, [x19, #40]
  4063c8:	mov	x0, x20
  4063cc:	bl	403760 <bfd_fprintf_vma@plt>
  4063d0:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  4063d4:	add	x0, x0, #0x23d
  4063d8:	bl	4037a0 <printf@plt>
  4063dc:	ldr	x1, [x22, #3808]
  4063e0:	ldr	x2, [x19, #48]
  4063e4:	mov	x0, x20
  4063e8:	bl	403760 <bfd_fprintf_vma@plt>
  4063ec:	ldr	x1, [x19, #144]
  4063f0:	ldr	w2, [x19, #112]
  4063f4:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  4063f8:	add	x0, x0, #0x21f
  4063fc:	bl	4037a0 <printf@plt>
  406400:	adrp	x8, 469000 <_bfd_std_section+0x118>
  406404:	ldrb	w8, [x8, #860]
  406408:	tbnz	w8, #0, 406418 <ferror@plt+0x2b78>
  40640c:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  406410:	add	x0, x0, #0x22e
  406414:	bl	4037a0 <printf@plt>
  406418:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40641c:	add	x0, x0, #0x23d
  406420:	bl	4037a0 <printf@plt>
  406424:	ldr	w8, [x25]
  406428:	tbnz	w8, #8, 40643c <ferror@plt+0x2b9c>
  40642c:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  406430:	add	x21, x21, #0x830
  406434:	tbnz	w8, #0, 406468 <ferror@plt+0x2bc8>
  406438:	b	40648c <ferror@plt+0x2bec>
  40643c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  406440:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  406444:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  406448:	add	x0, x0, #0x94
  40644c:	add	x1, x1, #0x830
  406450:	add	x2, x2, #0x31e
  406454:	bl	4037a0 <printf@plt>
  406458:	ldr	w8, [x25]
  40645c:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  406460:	add	x21, x21, #0x75
  406464:	tbz	w8, #0, 40648c <ferror@plt+0x2bec>
  406468:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  40646c:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  406470:	add	x0, x0, #0x94
  406474:	add	x2, x2, #0x240
  406478:	mov	x1, x21
  40647c:	bl	4037a0 <printf@plt>
  406480:	ldr	w8, [x25]
  406484:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  406488:	add	x21, x21, #0x75
  40648c:	tbnz	w8, #7, 4064cc <ferror@plt+0x2c2c>
  406490:	tbnz	w8, #1, 4064f4 <ferror@plt+0x2c54>
  406494:	tbnz	w8, #2, 40651c <ferror@plt+0x2c7c>
  406498:	tbnz	w8, #3, 406544 <ferror@plt+0x2ca4>
  40649c:	tbnz	w8, #4, 40656c <ferror@plt+0x2ccc>
  4064a0:	tbnz	w8, #5, 406594 <ferror@plt+0x2cf4>
  4064a4:	tbnz	w8, #6, 4065bc <ferror@plt+0x2d1c>
  4064a8:	tbnz	w8, #13, 4065e4 <ferror@plt+0x2d44>
  4064ac:	tbnz	w8, #9, 40660c <ferror@plt+0x2d6c>
  4064b0:	tbnz	w8, #15, 406634 <ferror@plt+0x2d94>
  4064b4:	tbnz	w8, #16, 40665c <ferror@plt+0x2dbc>
  4064b8:	mov	x0, x20
  4064bc:	bl	403450 <bfd_get_arch@plt>
  4064c0:	cmp	w0, #0x26
  4064c4:	b.eq	40668c <ferror@plt+0x2dec>  // b.none
  4064c8:	b	4066dc <ferror@plt+0x2e3c>
  4064cc:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4064d0:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  4064d4:	add	x0, x0, #0x94
  4064d8:	add	x2, x2, #0x246
  4064dc:	mov	x1, x21
  4064e0:	bl	4037a0 <printf@plt>
  4064e4:	ldr	w8, [x25]
  4064e8:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  4064ec:	add	x21, x21, #0x75
  4064f0:	tbz	w8, #1, 406494 <ferror@plt+0x2bf4>
  4064f4:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4064f8:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  4064fc:	add	x0, x0, #0x94
  406500:	add	x2, x2, #0x26f
  406504:	mov	x1, x21
  406508:	bl	4037a0 <printf@plt>
  40650c:	ldr	w8, [x25]
  406510:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  406514:	add	x21, x21, #0x75
  406518:	tbz	w8, #2, 406498 <ferror@plt+0x2bf8>
  40651c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  406520:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  406524:	add	x0, x0, #0x94
  406528:	add	x2, x2, #0x8b
  40652c:	mov	x1, x21
  406530:	bl	4037a0 <printf@plt>
  406534:	ldr	w8, [x25]
  406538:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  40653c:	add	x21, x21, #0x75
  406540:	tbz	w8, #3, 40649c <ferror@plt+0x2bfc>
  406544:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  406548:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  40654c:	add	x0, x0, #0x94
  406550:	add	x2, x2, #0x252
  406554:	mov	x1, x21
  406558:	bl	4037a0 <printf@plt>
  40655c:	ldr	w8, [x25]
  406560:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  406564:	add	x21, x21, #0x75
  406568:	tbz	w8, #4, 4064a0 <ferror@plt+0x2c00>
  40656c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  406570:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  406574:	add	x0, x0, #0x94
  406578:	add	x2, x2, #0x2b9
  40657c:	mov	x1, x21
  406580:	bl	4037a0 <printf@plt>
  406584:	ldr	w8, [x25]
  406588:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  40658c:	add	x21, x21, #0x75
  406590:	tbz	w8, #5, 4064a4 <ferror@plt+0x2c04>
  406594:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  406598:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  40659c:	add	x0, x0, #0x94
  4065a0:	add	x2, x2, #0x29b
  4065a4:	mov	x1, x21
  4065a8:	bl	4037a0 <printf@plt>
  4065ac:	ldr	w8, [x25]
  4065b0:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  4065b4:	add	x21, x21, #0x75
  4065b8:	tbz	w8, #6, 4064a8 <ferror@plt+0x2c08>
  4065bc:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4065c0:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  4065c4:	add	x0, x0, #0x94
  4065c8:	add	x2, x2, #0x25b
  4065cc:	mov	x1, x21
  4065d0:	bl	4037a0 <printf@plt>
  4065d4:	ldr	w8, [x25]
  4065d8:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  4065dc:	add	x21, x21, #0x75
  4065e0:	tbz	w8, #13, 4064ac <ferror@plt+0x2c0c>
  4065e4:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4065e8:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  4065ec:	add	x0, x0, #0x94
  4065f0:	add	x2, x2, #0x25f
  4065f4:	mov	x1, x21
  4065f8:	bl	4037a0 <printf@plt>
  4065fc:	ldr	w8, [x25]
  406600:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  406604:	add	x21, x21, #0x75
  406608:	tbz	w8, #9, 4064b0 <ferror@plt+0x2c10>
  40660c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  406610:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  406614:	add	x0, x0, #0x94
  406618:	add	x2, x2, #0x269
  40661c:	mov	x1, x21
  406620:	bl	4037a0 <printf@plt>
  406624:	ldr	w8, [x25]
  406628:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  40662c:	add	x21, x21, #0x75
  406630:	tbz	w8, #15, 4064b4 <ferror@plt+0x2c14>
  406634:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  406638:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  40663c:	add	x0, x0, #0x94
  406640:	add	x2, x2, #0x274
  406644:	mov	x1, x21
  406648:	bl	4037a0 <printf@plt>
  40664c:	ldr	w8, [x25]
  406650:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  406654:	add	x21, x21, #0x75
  406658:	tbz	w8, #16, 4064b8 <ferror@plt+0x2c18>
  40665c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  406660:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  406664:	add	x0, x0, #0x94
  406668:	add	x2, x2, #0x27c
  40666c:	mov	x1, x21
  406670:	bl	4037a0 <printf@plt>
  406674:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  406678:	add	x21, x21, #0x75
  40667c:	mov	x0, x20
  406680:	bl	403450 <bfd_get_arch@plt>
  406684:	cmp	w0, #0x26
  406688:	b.ne	4066dc <ferror@plt+0x2e3c>  // b.any
  40668c:	ldr	w8, [x25]
  406690:	tbz	w8, #28, 4066b8 <ferror@plt+0x2e18>
  406694:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  406698:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  40669c:	add	x0, x0, #0x94
  4066a0:	add	x2, x2, #0x289
  4066a4:	mov	x1, x21
  4066a8:	bl	4037a0 <printf@plt>
  4066ac:	ldr	w8, [x25]
  4066b0:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  4066b4:	add	x21, x21, #0x75
  4066b8:	tbz	w8, #29, 4066dc <ferror@plt+0x2e3c>
  4066bc:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4066c0:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  4066c4:	add	x0, x0, #0x94
  4066c8:	add	x2, x2, #0x28f
  4066cc:	mov	x1, x21
  4066d0:	bl	4037a0 <printf@plt>
  4066d4:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  4066d8:	add	x21, x21, #0x75
  4066dc:	ldrb	w8, [x25, #2]
  4066e0:	tbz	w8, #6, 406704 <ferror@plt+0x2e64>
  4066e4:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4066e8:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  4066ec:	add	x0, x0, #0x94
  4066f0:	add	x2, x2, #0x295
  4066f4:	mov	x1, x21
  4066f8:	bl	4037a0 <printf@plt>
  4066fc:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  406700:	add	x21, x21, #0x75
  406704:	ldr	x8, [x20, #8]
  406708:	ldr	w8, [x8, #8]
  40670c:	cmp	w8, #0x5
  406710:	b.eq	406760 <ferror@plt+0x2ec0>  // b.none
  406714:	cmp	w8, #0x2
  406718:	b.ne	4067b0 <ferror@plt+0x2f10>  // b.any
  40671c:	ldr	w8, [x25]
  406720:	tbz	w8, #27, 406748 <ferror@plt+0x2ea8>
  406724:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  406728:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  40672c:	add	x0, x0, #0x94
  406730:	add	x2, x2, #0x2a0
  406734:	mov	x1, x21
  406738:	bl	4037a0 <printf@plt>
  40673c:	ldr	w8, [x25]
  406740:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  406744:	add	x21, x21, #0x75
  406748:	tbz	w8, #30, 4067b0 <ferror@plt+0x2f10>
  40674c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  406750:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  406754:	add	x0, x0, #0x94
  406758:	add	x2, x2, #0x2a7
  40675c:	b	4067a0 <ferror@plt+0x2f00>
  406760:	ldr	w8, [x25]
  406764:	tbz	w8, #30, 40678c <ferror@plt+0x2eec>
  406768:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  40676c:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  406770:	add	x0, x0, #0x94
  406774:	add	x2, x2, #0x2ae
  406778:	mov	x1, x21
  40677c:	bl	4037a0 <printf@plt>
  406780:	ldr	w8, [x25]
  406784:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  406788:	add	x21, x21, #0x75
  40678c:	tbz	w8, #31, 4067b0 <ferror@plt+0x2f10>
  406790:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  406794:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  406798:	add	x0, x0, #0x94
  40679c:	add	x2, x2, #0x2b5
  4067a0:	mov	x1, x21
  4067a4:	bl	4037a0 <printf@plt>
  4067a8:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  4067ac:	add	x21, x21, #0x75
  4067b0:	ldr	w8, [x25]
  4067b4:	tbnz	w8, #10, 4067d0 <ferror@plt+0x2f30>
  4067b8:	tbnz	w8, #25, 4067f8 <ferror@plt+0x2f58>
  4067bc:	mov	x0, x20
  4067c0:	bl	403450 <bfd_get_arch@plt>
  4067c4:	cmp	w0, #0x34
  4067c8:	b.eq	406828 <ferror@plt+0x2f88>  // b.none
  4067cc:	b	406850 <ferror@plt+0x2fb0>
  4067d0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4067d4:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  4067d8:	add	x0, x0, #0x94
  4067dc:	add	x2, x2, #0x2be
  4067e0:	mov	x1, x21
  4067e4:	bl	4037a0 <printf@plt>
  4067e8:	ldr	w8, [x25]
  4067ec:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  4067f0:	add	x21, x21, #0x75
  4067f4:	tbz	w8, #25, 4067bc <ferror@plt+0x2f1c>
  4067f8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4067fc:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  406800:	add	x0, x0, #0x94
  406804:	add	x2, x2, #0x2cb
  406808:	mov	x1, x21
  40680c:	bl	4037a0 <printf@plt>
  406810:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  406814:	add	x21, x21, #0x75
  406818:	mov	x0, x20
  40681c:	bl	403450 <bfd_get_arch@plt>
  406820:	cmp	w0, #0x34
  406824:	b.ne	406850 <ferror@plt+0x2fb0>  // b.any
  406828:	ldrb	w8, [x25, #3]
  40682c:	tbz	w8, #5, 406850 <ferror@plt+0x2fb0>
  406830:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  406834:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  406838:	add	x0, x0, #0x94
  40683c:	add	x2, x2, #0x2d1
  406840:	mov	x1, x21
  406844:	bl	4037a0 <printf@plt>
  406848:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  40684c:	add	x21, x21, #0x75
  406850:	ldr	w8, [x25]
  406854:	tbz	w8, #17, 4068a8 <ferror@plt+0x3008>
  406858:	adrp	x9, 443000 <warn@@Base+0x2e9c>
  40685c:	ubfx	x8, x8, #18, #2
  406860:	add	x9, x9, #0x7f0
  406864:	ldr	x2, [x9, x8, lsl #3]
  406868:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  40686c:	add	x0, x0, #0x94
  406870:	mov	x1, x21
  406874:	bl	4037a0 <printf@plt>
  406878:	ldr	x8, [x20, #8]
  40687c:	ldr	w8, [x8, #8]
  406880:	cmp	w8, #0x2
  406884:	b.ne	4068a8 <ferror@plt+0x3008>  // b.any
  406888:	ldr	x8, [x19, #224]
  40688c:	cbz	x8, 4068a8 <ferror@plt+0x3008>
  406890:	ldr	x8, [x8, #64]
  406894:	cbz	x8, 4068a8 <ferror@plt+0x3008>
  406898:	ldp	x1, x2, [x8]
  40689c:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  4068a0:	add	x0, x0, #0x327
  4068a4:	bl	4037a0 <printf@plt>
  4068a8:	ldr	x1, [x22, #3808]
  4068ac:	ldp	x20, x19, [sp, #64]
  4068b0:	ldp	x22, x21, [sp, #48]
  4068b4:	ldp	x24, x23, [sp, #32]
  4068b8:	ldr	x25, [sp, #16]
  4068bc:	mov	w0, #0xa                   	// #10
  4068c0:	ldp	x29, x30, [sp], #80
  4068c4:	b	4030b0 <putc@plt>
  4068c8:	stp	x29, x30, [sp, #-80]!
  4068cc:	stp	x24, x23, [sp, #32]
  4068d0:	stp	x22, x21, [sp, #48]
  4068d4:	stp	x20, x19, [sp, #64]
  4068d8:	ldr	x21, [x1]
  4068dc:	mov	x20, x1
  4068e0:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  4068e4:	mov	x19, x0
  4068e8:	add	x1, x1, #0x3e0
  4068ec:	mov	w2, #0x11                  	// #17
  4068f0:	mov	x0, x21
  4068f4:	str	x25, [sp, #16]
  4068f8:	mov	x29, sp
  4068fc:	bl	403210 <strncmp@plt>
  406900:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  406904:	adrp	x9, 467000 <memcpy@GLIBC_2.17>
  406908:	add	x8, x8, #0x3f2
  40690c:	cmp	w0, #0x0
  406910:	add	x9, x9, #0xbf0
  406914:	mov	x25, xzr
  406918:	csel	x21, x8, x21, eq  // eq = none
  40691c:	add	x24, x9, #0x50
  406920:	b	406934 <ferror@plt+0x3094>
  406924:	sub	x25, x25, #0x1
  406928:	cmn	x25, #0x2b
  40692c:	add	x24, x24, #0x70
  406930:	b.eq	4069f8 <ferror@plt+0x3158>  // b.none
  406934:	ldur	x22, [x24, #-80]
  406938:	mov	x1, x21
  40693c:	mov	x0, x22
  406940:	bl	4034a0 <strcmp@plt>
  406944:	mov	w23, w0
  406948:	cbz	w0, 40695c <ferror@plt+0x30bc>
  40694c:	ldur	x0, [x24, #-72]
  406950:	mov	x1, x21
  406954:	bl	4034a0 <strcmp@plt>
  406958:	cbnz	w0, 406924 <ferror@plt+0x3084>
  40695c:	ldr	x8, [x24, #16]
  406960:	cbz	x8, 406924 <ferror@plt+0x3084>
  406964:	ldr	w8, [x8]
  406968:	cbz	w8, 406924 <ferror@plt+0x3084>
  40696c:	neg	x21, x25
  406970:	cbz	w23, 406980 <ferror@plt+0x30e0>
  406974:	ldur	x8, [x24, #-72]
  406978:	stur	x8, [x24, #-64]
  40697c:	b	406984 <ferror@plt+0x30e4>
  406980:	stur	x22, [x24, #-64]
  406984:	mov	w0, w21
  406988:	mov	x1, x20
  40698c:	mov	x2, x19
  406990:	bl	403ab8 <ferror@plt+0x218>
  406994:	cbz	w0, 4069f8 <ferror@plt+0x3158>
  406998:	ldr	x8, [x24, #8]
  40699c:	sub	x0, x24, #0x50
  4069a0:	mov	x1, x19
  4069a4:	blr	x8
  4069a8:	cbz	w21, 4069f8 <ferror@plt+0x3158>
  4069ac:	cmp	w21, #0x3
  4069b0:	b.eq	4069f8 <ferror@plt+0x3158>  // b.none
  4069b4:	ldur	x0, [x24, #-48]
  4069b8:	cbz	x0, 4069f8 <ferror@plt+0x3158>
  4069bc:	ldr	x8, [x24]
  4069c0:	cbz	x8, 4069ec <ferror@plt+0x314c>
  4069c4:	ldr	x9, [x8, #176]
  4069c8:	cmp	x0, x9
  4069cc:	b.ne	4069ec <ferror@plt+0x314c>  // b.any
  4069d0:	adrp	x9, 443000 <warn@@Base+0x2e9c>
  4069d4:	ldr	d0, [x8, #32]
  4069d8:	ldr	d1, [x9, #1608]
  4069dc:	str	xzr, [x8, #176]
  4069e0:	and	v0.8b, v0.8b, v1.8b
  4069e4:	str	d0, [x8, #32]
  4069e8:	ldur	x0, [x24, #-48]
  4069ec:	bl	403510 <free@plt>
  4069f0:	stp	xzr, xzr, [x24, #-48]
  4069f4:	stur	xzr, [x24, #-32]
  4069f8:	ldp	x20, x19, [sp, #64]
  4069fc:	ldp	x22, x21, [sp, #48]
  406a00:	ldp	x24, x23, [sp, #32]
  406a04:	ldr	x25, [sp, #16]
  406a08:	ldp	x29, x30, [sp], #80
  406a0c:	ret
  406a10:	sub	sp, sp, #0x40
  406a14:	stp	x29, x30, [sp, #16]
  406a18:	stp	x22, x21, [sp, #32]
  406a1c:	stp	x20, x19, [sp, #48]
  406a20:	add	x29, sp, #0x10
  406a24:	mov	x21, x2
  406a28:	mov	x19, x1
  406a2c:	mov	x20, x0
  406a30:	bl	4032d0 <bfd_get_section_by_name@plt>
  406a34:	cbz	x0, 406a60 <ferror@plt+0x31c0>
  406a38:	mov	x22, x0
  406a3c:	add	x2, sp, #0x8
  406a40:	mov	x0, x20
  406a44:	mov	x1, x22
  406a48:	bl	403120 <bfd_malloc_and_get_section@plt>
  406a4c:	cbz	w0, 406a8c <ferror@plt+0x31ec>
  406a50:	ldr	x8, [x22, #56]
  406a54:	str	x8, [x21]
  406a58:	ldr	x0, [sp, #8]
  406a5c:	b	406adc <ferror@plt+0x323c>
  406a60:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  406a64:	add	x1, x1, #0x431
  406a68:	mov	w2, #0x5                   	// #5
  406a6c:	bl	403700 <dcgettext@plt>
  406a70:	mov	x20, x0
  406a74:	mov	x0, x19
  406a78:	bl	4049dc <ferror@plt+0x113c>
  406a7c:	mov	x1, x0
  406a80:	mov	x0, x20
  406a84:	bl	4037a0 <printf@plt>
  406a88:	b	406ad8 <ferror@plt+0x3238>
  406a8c:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  406a90:	add	x1, x1, #0x449
  406a94:	mov	w2, #0x5                   	// #5
  406a98:	mov	x0, xzr
  406a9c:	bl	403700 <dcgettext@plt>
  406aa0:	ldr	x20, [x20]
  406aa4:	mov	x21, x0
  406aa8:	bl	403250 <bfd_get_error@plt>
  406aac:	bl	4036e0 <bfd_errmsg@plt>
  406ab0:	mov	x3, x0
  406ab4:	mov	x0, x21
  406ab8:	mov	x1, x19
  406abc:	mov	x2, x20
  406ac0:	bl	43f2a8 <ferror@plt+0x3ba08>
  406ac4:	ldr	x0, [sp, #8]
  406ac8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  406acc:	mov	w9, #0x1                   	// #1
  406ad0:	str	w9, [x8, #972]
  406ad4:	bl	403510 <free@plt>
  406ad8:	mov	x0, xzr
  406adc:	ldp	x20, x19, [sp, #48]
  406ae0:	ldp	x22, x21, [sp, #32]
  406ae4:	ldp	x29, x30, [sp, #16]
  406ae8:	add	sp, sp, #0x40
  406aec:	ret
  406af0:	sub	sp, sp, #0x90
  406af4:	adrp	x8, 443000 <warn@@Base+0x2e9c>
  406af8:	add	x8, x8, #0x7b0
  406afc:	ldp	q0, q2, [x8]
  406b00:	ldp	q1, q3, [x8, #32]
  406b04:	stp	x22, x21, [sp, #112]
  406b08:	mov	x21, x1
  406b0c:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  406b10:	stp	x20, x19, [sp, #128]
  406b14:	mov	x19, x0
  406b18:	add	x1, x1, #0x4b1
  406b1c:	mov	x0, x21
  406b20:	stp	x29, x30, [sp, #64]
  406b24:	str	x25, [sp, #80]
  406b28:	stp	x24, x23, [sp, #96]
  406b2c:	add	x29, sp, #0x40
  406b30:	mov	x20, x2
  406b34:	stp	q0, q2, [sp]
  406b38:	stp	q1, q3, [sp, #32]
  406b3c:	bl	4034a0 <strcmp@plt>
  406b40:	cbz	w0, 406b7c <ferror@plt+0x32dc>
  406b44:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  406b48:	add	x1, x1, #0x4b6
  406b4c:	mov	w2, #0x5                   	// #5
  406b50:	mov	x0, xzr
  406b54:	bl	403700 <dcgettext@plt>
  406b58:	mov	x22, x0
  406b5c:	mov	x0, x21
  406b60:	bl	4049dc <ferror@plt+0x113c>
  406b64:	mov	x1, x0
  406b68:	mov	x0, x22
  406b6c:	bl	4037a0 <printf@plt>
  406b70:	mov	x0, x19
  406b74:	mov	x1, x20
  406b78:	bl	403860 <ctf_import@plt>
  406b7c:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  406b80:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  406b84:	adrp	x22, 406000 <ferror@plt+0x2760>
  406b88:	adrp	x23, 445000 <warn@@Base+0x4e9c>
  406b8c:	mov	x20, xzr
  406b90:	add	x1, x1, #0x46d
  406b94:	mov	x25, sp
  406b98:	add	x21, x21, #0x4d0
  406b9c:	add	x22, x22, #0xc78
  406ba0:	add	x23, x23, #0x23b
  406ba4:	mov	x0, x21
  406ba8:	str	xzr, [x29, #24]
  406bac:	bl	4037a0 <printf@plt>
  406bb0:	add	x1, x29, #0x18
  406bb4:	mov	x0, x19
  406bb8:	mov	w2, w20
  406bbc:	mov	x3, x22
  406bc0:	mov	x4, x23
  406bc4:	bl	403170 <ctf_dump@plt>
  406bc8:	cbz	x0, 406c00 <ferror@plt+0x3360>
  406bcc:	mov	x24, x0
  406bd0:	mov	x0, x24
  406bd4:	bl	403440 <puts@plt>
  406bd8:	mov	x0, x24
  406bdc:	bl	403510 <free@plt>
  406be0:	add	x1, x29, #0x18
  406be4:	mov	x0, x19
  406be8:	mov	w2, w20
  406bec:	mov	x3, x22
  406bf0:	mov	x4, x23
  406bf4:	bl	403170 <ctf_dump@plt>
  406bf8:	mov	x24, x0
  406bfc:	cbnz	x0, 406bd0 <ferror@plt+0x3330>
  406c00:	mov	x0, x19
  406c04:	bl	403080 <ctf_errno@plt>
  406c08:	cbnz	w0, 406c20 <ferror@plt+0x3380>
  406c0c:	ldr	x1, [x25, #8]!
  406c10:	add	x20, x20, #0x1
  406c14:	ldrb	w8, [x1]
  406c18:	cbnz	w8, 406ba4 <ferror@plt+0x3304>
  406c1c:	b	406c58 <ferror@plt+0x33b8>
  406c20:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  406c24:	add	x1, x1, #0x4d8
  406c28:	mov	w2, #0x5                   	// #5
  406c2c:	mov	x0, xzr
  406c30:	bl	403700 <dcgettext@plt>
  406c34:	ldr	x20, [x25]
  406c38:	mov	x21, x0
  406c3c:	mov	x0, x19
  406c40:	bl	403080 <ctf_errno@plt>
  406c44:	bl	403150 <ctf_errmsg@plt>
  406c48:	mov	x2, x0
  406c4c:	mov	x0, x21
  406c50:	mov	x1, x20
  406c54:	bl	43f2a8 <ferror@plt+0x3ba08>
  406c58:	ldp	x20, x19, [sp, #128]
  406c5c:	ldp	x22, x21, [sp, #112]
  406c60:	ldp	x24, x23, [sp, #96]
  406c64:	ldr	x25, [sp, #80]
  406c68:	ldp	x29, x30, [sp, #64]
  406c6c:	mov	w0, wzr
  406c70:	add	sp, sp, #0x90
  406c74:	ret
  406c78:	stp	x29, x30, [sp, #-32]!
  406c7c:	str	x19, [sp, #16]
  406c80:	mov	x29, sp
  406c84:	mov	x19, x1
  406c88:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  406c8c:	add	x1, x1, #0x94
  406c90:	add	x0, x29, #0x18
  406c94:	mov	x3, x19
  406c98:	bl	403110 <asprintf@plt>
  406c9c:	ldr	x8, [x29, #24]
  406ca0:	cmp	w0, #0x0
  406ca4:	csel	x0, x19, x8, lt  // lt = tstop
  406ca8:	ldr	x19, [sp, #16]
  406cac:	ldp	x29, x30, [sp], #32
  406cb0:	ret
  406cb4:	sub	sp, sp, #0x70
  406cb8:	stp	x29, x30, [sp, #16]
  406cbc:	stp	x28, x27, [sp, #32]
  406cc0:	stp	x26, x25, [sp, #48]
  406cc4:	stp	x24, x23, [sp, #64]
  406cc8:	stp	x22, x21, [sp, #80]
  406ccc:	stp	x20, x19, [sp, #96]
  406cd0:	ldr	x25, [x2]
  406cd4:	mov	x20, x0
  406cd8:	add	x29, sp, #0x10
  406cdc:	mov	x26, x2
  406ce0:	mov	x0, x25
  406ce4:	mov	x21, x1
  406ce8:	bl	402fd0 <strlen@plt>
  406cec:	ldr	x22, [x21]
  406cf0:	sxtw	x24, w0
  406cf4:	mov	x23, x0
  406cf8:	mov	x0, x25
  406cfc:	mov	x1, x22
  406d00:	mov	x2, x24
  406d04:	bl	403210 <strncmp@plt>
  406d08:	cbz	w0, 406d2c <ferror@plt+0x348c>
  406d0c:	ldp	x20, x19, [sp, #96]
  406d10:	ldp	x22, x21, [sp, #80]
  406d14:	ldp	x24, x23, [sp, #64]
  406d18:	ldp	x26, x25, [sp, #48]
  406d1c:	ldp	x28, x27, [sp, #32]
  406d20:	ldp	x29, x30, [sp, #16]
  406d24:	add	sp, sp, #0x70
  406d28:	ret
  406d2c:	ldrb	w8, [x22, x24]
  406d30:	cbz	w8, 406d60 <ferror@plt+0x34c0>
  406d34:	cmp	w8, #0x2e
  406d38:	b.ne	406d0c <ferror@plt+0x346c>  // b.any
  406d3c:	lsl	x8, x23, #32
  406d40:	mov	x9, #0x100000000           	// #4294967296
  406d44:	add	x8, x8, x9
  406d48:	asr	x8, x8, #32
  406d4c:	ldrb	w8, [x22, x8]
  406d50:	adrp	x9, 466000 <warn@@Base+0x25e9c>
  406d54:	add	x9, x9, #0x3b0
  406d58:	ldrh	w8, [x9, x8, lsl #1]
  406d5c:	tbz	w8, #2, 406d0c <ferror@plt+0x346c>
  406d60:	adrp	x8, 469000 <_bfd_std_section+0x118>
  406d64:	ldr	x8, [x8, #1168]
  406d68:	cbnz	x8, 406d90 <ferror@plt+0x34f0>
  406d6c:	ldr	x1, [x26, #8]
  406d70:	adrp	x19, 469000 <_bfd_std_section+0x118>
  406d74:	add	x19, x19, #0x490
  406d78:	add	x2, x19, #0x8
  406d7c:	mov	x0, x20
  406d80:	bl	406a10 <ferror@plt+0x3170>
  406d84:	str	x0, [x19]
  406d88:	cbz	x0, 406d0c <ferror@plt+0x346c>
  406d8c:	ldr	x22, [x21]
  406d90:	adrp	x23, 469000 <_bfd_std_section+0x118>
  406d94:	add	x23, x23, #0x4a0
  406d98:	mov	x0, x20
  406d9c:	mov	x1, x22
  406da0:	mov	x2, x23
  406da4:	bl	406a10 <ferror@plt+0x3170>
  406da8:	str	x0, [x23, #8]
  406dac:	cbz	x0, 406d0c <ferror@plt+0x346c>
  406db0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  406db4:	ldr	x8, [x8, #1184]
  406db8:	ldr	x21, [x21]
  406dbc:	str	x26, [sp]
  406dc0:	ldr	w26, [x26, #16]
  406dc4:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  406dc8:	mov	x24, x0
  406dcc:	add	x19, x0, x8
  406dd0:	add	x1, x1, #0x56a
  406dd4:	mov	w2, #0x5                   	// #5
  406dd8:	mov	x0, xzr
  406ddc:	bl	403700 <dcgettext@plt>
  406de0:	mov	x22, x0
  406de4:	mov	x0, x21
  406de8:	bl	4049dc <ferror@plt+0x113c>
  406dec:	mov	x1, x0
  406df0:	mov	x0, x22
  406df4:	bl	4037a0 <printf@plt>
  406df8:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  406dfc:	add	x0, x0, #0x8eb
  406e00:	bl	403440 <puts@plt>
  406e04:	sub	x8, x19, #0xc
  406e08:	cmp	x24, x8
  406e0c:	str	x8, [sp, #8]
  406e10:	b.ls	406e30 <ferror@plt+0x3590>  // b.plast
  406e14:	mov	w22, w26
  406e18:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  406e1c:	add	x0, x0, #0x783
  406e20:	bl	403440 <puts@plt>
  406e24:	ldr	x8, [sp]
  406e28:	str	w22, [x8, #16]
  406e2c:	b	406d0c <ferror@plt+0x346c>
  406e30:	mov	w19, wzr
  406e34:	mov	w21, #0xffffffff            	// #-1
  406e38:	b	406e5c <ferror@plt+0x35bc>
  406e3c:	add	w22, w26, w23
  406e40:	ldr	x8, [sp, #8]
  406e44:	add	x24, x24, #0x4
  406e48:	add	w21, w21, #0x1
  406e4c:	mov	w19, w26
  406e50:	cmp	x24, x8
  406e54:	mov	w26, w22
  406e58:	b.hi	406e18 <ferror@plt+0x3578>  // b.pmore
  406e5c:	ldr	x8, [x20, #8]
  406e60:	mov	x0, x24
  406e64:	ldr	x8, [x8, #128]
  406e68:	blr	x8
  406e6c:	ldr	x8, [x20, #8]
  406e70:	ldrb	w28, [x24, #4]
  406e74:	ldrb	w22, [x24, #5]
  406e78:	mov	x27, x0
  406e7c:	ldr	x8, [x8, #152]
  406e80:	add	x0, x24, #0x6
  406e84:	blr	x8
  406e88:	ldr	x8, [x20, #8]
  406e8c:	add	x24, x24, #0x8
  406e90:	mov	x25, x0
  406e94:	mov	x0, x24
  406e98:	ldr	x8, [x8, #128]
  406e9c:	blr	x8
  406ea0:	mov	x23, x0
  406ea4:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  406ea8:	add	x0, x0, #0x584
  406eac:	mov	w1, w21
  406eb0:	bl	4037a0 <printf@plt>
  406eb4:	mov	w0, w28
  406eb8:	bl	403040 <bfd_get_stab_name@plt>
  406ebc:	cbz	x0, 406ed8 <ferror@plt+0x3638>
  406ec0:	bl	4049dc <ferror@plt+0x113c>
  406ec4:	mov	x1, x0
  406ec8:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  406ecc:	add	x0, x0, #0x58b
  406ed0:	bl	4037a0 <printf@plt>
  406ed4:	b	406efc <ferror@plt+0x365c>
  406ed8:	cbz	w28, 406ef0 <ferror@plt+0x3650>
  406edc:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  406ee0:	add	x0, x0, #0x597
  406ee4:	mov	w1, w28
  406ee8:	bl	4037a0 <printf@plt>
  406eec:	b	406efc <ferror@plt+0x365c>
  406ef0:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  406ef4:	add	x0, x0, #0x590
  406ef8:	bl	4037a0 <printf@plt>
  406efc:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  406f00:	and	w2, w25, #0xffff
  406f04:	add	x0, x0, #0x59c
  406f08:	mov	w1, w22
  406f0c:	bl	4037a0 <printf@plt>
  406f10:	adrp	x8, 468000 <_sch_istable+0x1c50>
  406f14:	ldr	x1, [x8, #3808]
  406f18:	mov	x0, x20
  406f1c:	mov	x2, x23
  406f20:	bl	403760 <bfd_fprintf_vma@plt>
  406f24:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  406f28:	add	x0, x0, #0x5a8
  406f2c:	mov	x1, x27
  406f30:	bl	4037a0 <printf@plt>
  406f34:	cbz	w28, 406e3c <ferror@plt+0x359c>
  406f38:	adrp	x8, 469000 <_bfd_std_section+0x118>
  406f3c:	ldr	x9, [x8, #1176]
  406f40:	add	x8, x27, w19, uxtw
  406f44:	cmp	x9, x8
  406f48:	b.ls	406f6c <ferror@plt+0x36cc>  // b.plast
  406f4c:	adrp	x10, 469000 <_bfd_std_section+0x118>
  406f50:	ldr	x10, [x10, #1168]
  406f54:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  406f58:	sub	w1, w9, w8
  406f5c:	add	x0, x0, #0x5af
  406f60:	add	x2, x10, x8
  406f64:	bl	4037a0 <printf@plt>
  406f68:	b	406f78 <ferror@plt+0x36d8>
  406f6c:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  406f70:	add	x0, x0, #0x5b5
  406f74:	bl	4037a0 <printf@plt>
  406f78:	mov	w22, w26
  406f7c:	mov	w26, w19
  406f80:	b	406e40 <ferror@plt+0x35a0>
  406f84:	stp	x29, x30, [sp, #-64]!
  406f88:	adrp	x8, 469000 <_bfd_std_section+0x118>
  406f8c:	add	x8, x8, #0x118
  406f90:	cmp	x1, x8
  406f94:	str	x23, [sp, #16]
  406f98:	stp	x22, x21, [sp, #32]
  406f9c:	stp	x20, x19, [sp, #48]
  406fa0:	mov	x29, sp
  406fa4:	b.eq	407000 <ferror@plt+0x3760>  // b.none
  406fa8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  406fac:	add	x8, x8, #0x0
  406fb0:	mov	x20, x1
  406fb4:	cmp	x1, x8
  406fb8:	b.eq	407000 <ferror@plt+0x3760>  // b.none
  406fbc:	ldr	w22, [x20, #32]
  406fc0:	tbnz	w22, #12, 407000 <ferror@plt+0x3760>
  406fc4:	adrp	x8, 469000 <_bfd_std_section+0x118>
  406fc8:	ldr	x23, [x8, #1096]
  406fcc:	mov	x19, x0
  406fd0:	cbz	x23, 406ffc <ferror@plt+0x375c>
  406fd4:	ldr	x21, [x20]
  406fd8:	ldr	x0, [x23]
  406fdc:	mov	x1, x21
  406fe0:	bl	4034a0 <strcmp@plt>
  406fe4:	cbz	w0, 406ff4 <ferror@plt+0x3754>
  406fe8:	ldr	x23, [x23, #16]
  406fec:	cbnz	x23, 406fd8 <ferror@plt+0x3738>
  406ff0:	b	407000 <ferror@plt+0x3760>
  406ff4:	mov	w8, #0x1                   	// #1
  406ff8:	str	w8, [x23, #8]
  406ffc:	tbnz	w22, #2, 407014 <ferror@plt+0x3774>
  407000:	ldp	x20, x19, [sp, #48]
  407004:	ldp	x22, x21, [sp, #32]
  407008:	ldr	x23, [sp, #16]
  40700c:	ldp	x29, x30, [sp], #64
  407010:	ret
  407014:	ldr	x0, [x20]
  407018:	bl	4049dc <ferror@plt+0x113c>
  40701c:	mov	x1, x0
  407020:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  407024:	add	x0, x0, #0x5b8
  407028:	bl	4037a0 <printf@plt>
  40702c:	mov	x0, x19
  407030:	mov	x1, x20
  407034:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  407038:	cbz	x0, 40709c <ferror@plt+0x37fc>
  40703c:	tbnz	x0, #63, 4070dc <ferror@plt+0x383c>
  407040:	bl	403290 <xmalloc@plt>
  407044:	adrp	x8, 469000 <_bfd_std_section+0x118>
  407048:	ldr	x3, [x8, #1088]
  40704c:	mov	x21, x0
  407050:	mov	x0, x19
  407054:	mov	x1, x20
  407058:	mov	x2, x21
  40705c:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  407060:	tbnz	x0, #63, 4070dc <ferror@plt+0x383c>
  407064:	mov	x22, x0
  407068:	cbz	x0, 4070b8 <ferror@plt+0x3818>
  40706c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  407070:	ldr	x1, [x8, #3808]
  407074:	mov	w0, #0xa                   	// #10
  407078:	bl	4030b0 <putc@plt>
  40707c:	mov	x0, x19
  407080:	mov	x1, x20
  407084:	mov	x2, x21
  407088:	mov	x3, x22
  40708c:	bl	40712c <ferror@plt+0x388c>
  407090:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  407094:	add	x0, x0, #0x783
  407098:	b	4070c0 <ferror@plt+0x3820>
  40709c:	ldp	x20, x19, [sp, #48]
  4070a0:	ldp	x22, x21, [sp, #32]
  4070a4:	ldr	x23, [sp, #16]
  4070a8:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  4070ac:	add	x0, x0, #0x91e
  4070b0:	ldp	x29, x30, [sp], #64
  4070b4:	b	403440 <puts@plt>
  4070b8:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  4070bc:	add	x0, x0, #0x91e
  4070c0:	bl	403440 <puts@plt>
  4070c4:	mov	x0, x21
  4070c8:	ldp	x20, x19, [sp, #48]
  4070cc:	ldp	x22, x21, [sp, #32]
  4070d0:	ldr	x23, [sp, #16]
  4070d4:	ldp	x29, x30, [sp], #64
  4070d8:	b	403510 <free@plt>
  4070dc:	mov	w0, #0xa                   	// #10
  4070e0:	bl	403800 <putchar@plt>
  4070e4:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  4070e8:	add	x1, x1, #0x5d5
  4070ec:	mov	w2, #0x5                   	// #5
  4070f0:	mov	x0, xzr
  4070f4:	bl	403700 <dcgettext@plt>
  4070f8:	ldr	x8, [x19]
  4070fc:	mov	x19, x0
  407100:	mov	x0, x8
  407104:	bl	4049dc <ferror@plt+0x113c>
  407108:	mov	x1, x0
  40710c:	mov	x0, x19
  407110:	bl	43f2a8 <ferror@plt+0x3ba08>
  407114:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  407118:	add	x1, x1, #0x178
  40711c:	mov	w2, #0x5                   	// #5
  407120:	mov	x0, xzr
  407124:	bl	403700 <dcgettext@plt>
  407128:	bl	43f1a8 <ferror@plt+0x3b908>
  40712c:	sub	sp, sp, #0xb0
  407130:	stp	x24, x23, [sp, #128]
  407134:	adrp	x23, 469000 <_bfd_std_section+0x118>
  407138:	stp	x20, x19, [sp, #160]
  40713c:	mov	x20, x1
  407140:	ldr	w1, [x23, #996]
  407144:	stp	x22, x21, [sp, #144]
  407148:	mov	x19, x3
  40714c:	mov	x22, x2
  407150:	mov	x21, x0
  407154:	stp	x29, x30, [sp, #80]
  407158:	stp	x28, x27, [sp, #96]
  40715c:	stp	x26, x25, [sp, #112]
  407160:	add	x29, sp, #0x50
  407164:	cbnz	w1, 407188 <ferror@plt+0x38e8>
  407168:	sub	x1, x29, #0x20
  40716c:	mov	x2, #0xffffffffffffffff    	// #-1
  407170:	mov	x0, x21
  407174:	bl	4036a0 <bfd_sprintf_vma@plt>
  407178:	sub	x0, x29, #0x20
  40717c:	bl	402fd0 <strlen@plt>
  407180:	sub	w1, w0, #0x7
  407184:	str	w1, [x23, #996]
  407188:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  40718c:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  407190:	add	x2, x2, #0x830
  407194:	add	x0, x0, #0x5f2
  407198:	mov	w3, #0xc                   	// #12
  40719c:	mov	x4, x2
  4071a0:	bl	4037a0 <printf@plt>
  4071a4:	cbz	x19, 407580 <ferror@plt+0x3ce0>
  4071a8:	adrp	x10, 467000 <memcpy@GLIBC_2.17>
  4071ac:	adrp	x26, 468000 <_sch_istable+0x1c50>
  4071b0:	stp	xzr, xzr, [sp, #8]
  4071b4:	str	xzr, [sp, #24]
  4071b8:	b	4071d8 <ferror@plt+0x3938>
  4071bc:	ldr	x1, [x26, #3808]
  4071c0:	mov	w0, #0xa                   	// #10
  4071c4:	bl	4030b0 <putc@plt>
  4071c8:	adrp	x10, 467000 <memcpy@GLIBC_2.17>
  4071cc:	subs	x19, x19, #0x1
  4071d0:	add	x22, x22, #0x8
  4071d4:	b.eq	407568 <ferror@plt+0x3cc8>  // b.none
  4071d8:	ldr	x23, [x22]
  4071dc:	cbz	x23, 407568 <ferror@plt+0x3cc8>
  4071e0:	ldr	x8, [x10, #1208]
  4071e4:	cmn	x8, #0x1
  4071e8:	b.eq	4071f8 <ferror@plt+0x3958>  // b.none
  4071ec:	ldr	x9, [x23, #8]
  4071f0:	cmp	x9, x8
  4071f4:	b.cc	4071cc <ferror@plt+0x392c>  // b.lo, b.ul, b.last
  4071f8:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  4071fc:	ldr	x8, [x8, #1216]
  407200:	cmn	x8, #0x1
  407204:	b.eq	407214 <ferror@plt+0x3974>  // b.none
  407208:	ldr	x9, [x23, #8]
  40720c:	cmp	x9, x8
  407210:	b.hi	4071cc <ferror@plt+0x392c>  // b.pmore
  407214:	cbz	x20, 407398 <ferror@plt+0x3af8>
  407218:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40721c:	ldrb	w8, [x8, #852]
  407220:	cbz	w8, 407398 <ferror@plt+0x3af8>
  407224:	ldr	x8, [x21, #8]
  407228:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40722c:	ldr	x1, [x9, #1088]
  407230:	ldr	x3, [x23, #8]
  407234:	ldr	x8, [x8, #568]
  407238:	sub	x4, x29, #0x20
  40723c:	add	x5, sp, #0x28
  407240:	add	x6, sp, #0x24
  407244:	add	x7, sp, #0x20
  407248:	mov	x0, x21
  40724c:	mov	x2, x20
  407250:	blr	x8
  407254:	cbz	w0, 407398 <ferror@plt+0x3af8>
  407258:	ldr	x25, [sp, #40]
  40725c:	cbz	x25, 4072c0 <ferror@plt+0x3a20>
  407260:	ldr	x24, [sp, #16]
  407264:	cbz	x24, 40729c <ferror@plt+0x39fc>
  407268:	mov	x0, x25
  40726c:	mov	x1, x24
  407270:	bl	4034a0 <strcmp@plt>
  407274:	cbz	w0, 4072c0 <ferror@plt+0x3a20>
  407278:	mov	x0, x25
  40727c:	bl	4049dc <ferror@plt+0x113c>
  407280:	mov	x1, x0
  407284:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  407288:	add	x0, x0, #0x60e
  40728c:	bl	4037a0 <printf@plt>
  407290:	mov	x0, x24
  407294:	bl	403510 <free@plt>
  407298:	b	4072b4 <ferror@plt+0x3a14>
  40729c:	mov	x0, x25
  4072a0:	bl	4049dc <ferror@plt+0x113c>
  4072a4:	mov	x1, x0
  4072a8:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  4072ac:	add	x0, x0, #0x60e
  4072b0:	bl	4037a0 <printf@plt>
  4072b4:	ldr	x0, [sp, #40]
  4072b8:	bl	4032c0 <xstrdup@plt>
  4072bc:	str	x0, [sp, #16]
  4072c0:	ldr	w8, [sp, #36]
  4072c4:	cbz	w8, 407398 <ferror@plt+0x3af8>
  4072c8:	ldr	w9, [sp, #12]
  4072cc:	cmp	w8, w9
  4072d0:	b.ne	4072f0 <ferror@plt+0x3a50>  // b.any
  4072d4:	ldr	x8, [sp, #24]
  4072d8:	cbz	x8, 4072f8 <ferror@plt+0x3a58>
  4072dc:	ldur	x0, [x29, #-32]
  4072e0:	cbz	x0, 4072f8 <ferror@plt+0x3a58>
  4072e4:	ldr	x1, [sp, #24]
  4072e8:	bl	4030d0 <filename_cmp@plt>
  4072ec:	cbz	w0, 4072f8 <ferror@plt+0x3a58>
  4072f0:	ldr	w8, [sp, #32]
  4072f4:	b	407308 <ferror@plt+0x3a68>
  4072f8:	ldr	w8, [sp, #32]
  4072fc:	ldr	w9, [sp, #8]
  407300:	cmp	w8, w9
  407304:	b.eq	407398 <ferror@plt+0x3af8>  // b.none
  407308:	ldur	x0, [x29, #-32]
  40730c:	cbz	w8, 407320 <ferror@plt+0x3a80>
  407310:	cbz	x0, 407334 <ferror@plt+0x3a94>
  407314:	bl	4049dc <ferror@plt+0x113c>
  407318:	mov	x1, x0
  40731c:	b	40733c <ferror@plt+0x3a9c>
  407320:	cbz	x0, 407350 <ferror@plt+0x3ab0>
  407324:	bl	4049dc <ferror@plt+0x113c>
  407328:	ldr	w3, [sp, #32]
  40732c:	mov	x1, x0
  407330:	b	40735c <ferror@plt+0x3abc>
  407334:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  407338:	add	x1, x1, #0x61c
  40733c:	ldr	w2, [sp, #36]
  407340:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  407344:	add	x0, x0, #0x615
  407348:	bl	4037a0 <printf@plt>
  40734c:	b	40736c <ferror@plt+0x3acc>
  407350:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  407354:	mov	w3, wzr
  407358:	add	x1, x1, #0x61c
  40735c:	ldr	w2, [sp, #36]
  407360:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  407364:	add	x0, x0, #0x620
  407368:	bl	4037a0 <printf@plt>
  40736c:	ldr	w8, [sp, #36]
  407370:	ldr	x0, [sp, #24]
  407374:	str	w8, [sp, #12]
  407378:	ldr	w8, [sp, #32]
  40737c:	str	w8, [sp, #8]
  407380:	cbz	x0, 407388 <ferror@plt+0x3ae8>
  407384:	bl	403510 <free@plt>
  407388:	ldur	x0, [x29, #-32]
  40738c:	cbz	x0, 4073b8 <ferror@plt+0x3b18>
  407390:	bl	4032c0 <xstrdup@plt>
  407394:	str	x0, [sp, #24]
  407398:	ldr	x8, [x23]
  40739c:	cbz	x8, 4073c4 <ferror@plt+0x3b24>
  4073a0:	ldr	x8, [x8]
  4073a4:	cbz	x8, 4073c4 <ferror@plt+0x3b24>
  4073a8:	ldr	x9, [x8, #32]
  4073ac:	ldr	x27, [x8, #8]
  4073b0:	ldr	x24, [x9]
  4073b4:	b	4073cc <ferror@plt+0x3b2c>
  4073b8:	str	xzr, [sp, #24]
  4073bc:	ldr	x8, [x23]
  4073c0:	cbnz	x8, 4073a0 <ferror@plt+0x3b00>
  4073c4:	mov	x27, xzr
  4073c8:	mov	x24, xzr
  4073cc:	ldr	x1, [x26, #3808]
  4073d0:	ldr	x2, [x23, #8]
  4073d4:	mov	x0, x21
  4073d8:	bl	403760 <bfd_fprintf_vma@plt>
  4073dc:	ldr	x8, [x23, #24]
  4073e0:	cbz	x8, 407464 <ferror@plt+0x3bc4>
  4073e4:	ldr	x25, [x8, #32]
  4073e8:	cbz	x25, 4074b8 <ferror@plt+0x3c18>
  4073ec:	ldr	x8, [x21, #8]
  4073f0:	ldr	w8, [x8, #8]
  4073f4:	cmp	w8, #0x5
  4073f8:	b.ne	40742c <ferror@plt+0x3b8c>  // b.any
  4073fc:	cmp	x19, #0x2
  407400:	mov	x28, xzr
  407404:	b.lt	407430 <ferror@plt+0x3b90>  // b.tstop
  407408:	ldr	x8, [x21, #248]
  40740c:	ldrh	w8, [x8, #58]
  407410:	cmp	w8, #0x2b
  407414:	b.ne	407430 <ferror@plt+0x3b90>  // b.any
  407418:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40741c:	mov	x0, x25
  407420:	add	x1, x1, #0x64e
  407424:	bl	4034a0 <strcmp@plt>
  407428:	cbz	w0, 407518 <ferror@plt+0x3c78>
  40742c:	mov	x28, xzr
  407430:	adrp	x0, 44a000 <warn@@Base+0x9e9c>
  407434:	add	x0, x0, #0x808
  407438:	mov	x1, x25
  40743c:	bl	4037a0 <printf@plt>
  407440:	cbz	x27, 407478 <ferror@plt+0x3bd8>
  407444:	ldr	x8, [x23]
  407448:	mov	x0, x21
  40744c:	mov	x1, xzr
  407450:	ldr	x2, [x8]
  407454:	bl	4075a0 <ferror@plt+0x3d00>
  407458:	ldr	x25, [x23, #16]
  40745c:	cbnz	x25, 4074a4 <ferror@plt+0x3c04>
  407460:	b	4074f4 <ferror@plt+0x3c54>
  407464:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  407468:	add	x0, x0, #0x63a
  40746c:	bl	4037a0 <printf@plt>
  407470:	mov	x28, xzr
  407474:	cbnz	x27, 407444 <ferror@plt+0x3ba4>
  407478:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  40747c:	cmp	x24, #0x0
  407480:	add	x8, x8, #0x67d
  407484:	csel	x0, x8, x24, eq  // eq = none
  407488:	bl	4049dc <ferror@plt+0x113c>
  40748c:	mov	x1, x0
  407490:	adrp	x0, 451000 <warn@@Base+0x10e9c>
  407494:	add	x0, x0, #0xcab
  407498:	bl	4037a0 <printf@plt>
  40749c:	ldr	x25, [x23, #16]
  4074a0:	cbz	x25, 4074f4 <ferror@plt+0x3c54>
  4074a4:	tbnz	x25, #63, 4074d4 <ferror@plt+0x3c34>
  4074a8:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  4074ac:	add	x0, x0, #0x68b
  4074b0:	bl	4037a0 <printf@plt>
  4074b4:	b	4074e4 <ferror@plt+0x3c44>
  4074b8:	ldr	w1, [x8]
  4074bc:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  4074c0:	add	x0, x0, #0x674
  4074c4:	bl	4037a0 <printf@plt>
  4074c8:	mov	x28, xzr
  4074cc:	cbnz	x27, 407444 <ferror@plt+0x3ba4>
  4074d0:	b	407478 <ferror@plt+0x3bd8>
  4074d4:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  4074d8:	add	x0, x0, #0x687
  4074dc:	bl	4037a0 <printf@plt>
  4074e0:	neg	x25, x25
  4074e4:	ldr	x1, [x26, #3808]
  4074e8:	mov	x0, x21
  4074ec:	mov	x2, x25
  4074f0:	bl	403760 <bfd_fprintf_vma@plt>
  4074f4:	cbz	x28, 4071bc <ferror@plt+0x391c>
  4074f8:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  4074fc:	add	x0, x0, #0x68b
  407500:	bl	4037a0 <printf@plt>
  407504:	ldr	x1, [x26, #3808]
  407508:	mov	x0, x21
  40750c:	mov	x2, x28
  407510:	bl	403760 <bfd_fprintf_vma@plt>
  407514:	b	4071bc <ferror@plt+0x391c>
  407518:	mov	x11, x22
  40751c:	ldr	x28, [x11, #8]!
  407520:	cbz	x28, 407430 <ferror@plt+0x3b90>
  407524:	ldr	x8, [x28, #24]
  407528:	cbz	x8, 40742c <ferror@plt+0x3b8c>
  40752c:	ldr	x9, [x23, #8]
  407530:	ldr	x10, [x28, #8]
  407534:	cmp	x9, x10
  407538:	b.ne	40742c <ferror@plt+0x3b8c>  // b.any
  40753c:	ldr	x0, [x8, #32]
  407540:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  407544:	add	x1, x1, #0x65b
  407548:	str	x11, [sp]
  40754c:	bl	4034a0 <strcmp@plt>
  407550:	cbnz	w0, 40742c <ferror@plt+0x3b8c>
  407554:	ldr	x28, [x28, #16]
  407558:	ldr	x22, [sp]
  40755c:	adrp	x25, 445000 <warn@@Base+0x4e9c>
  407560:	add	x25, x25, #0x666
  407564:	b	407430 <ferror@plt+0x3b90>
  407568:	ldr	x0, [sp, #24]
  40756c:	cbz	x0, 407574 <ferror@plt+0x3cd4>
  407570:	bl	403510 <free@plt>
  407574:	ldr	x0, [sp, #16]
  407578:	cbz	x0, 407580 <ferror@plt+0x3ce0>
  40757c:	bl	403510 <free@plt>
  407580:	ldp	x20, x19, [sp, #160]
  407584:	ldp	x22, x21, [sp, #144]
  407588:	ldp	x24, x23, [sp, #128]
  40758c:	ldp	x26, x25, [sp, #112]
  407590:	ldp	x28, x27, [sp, #96]
  407594:	ldp	x29, x30, [sp, #80]
  407598:	add	sp, sp, #0xb0
  40759c:	ret
  4075a0:	stp	x29, x30, [sp, #-64]!
  4075a4:	mov	x29, sp
  4075a8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4075ac:	stp	x22, x21, [sp, #32]
  4075b0:	stp	x20, x19, [sp, #48]
  4075b4:	ldrb	w8, [x8, #856]
  4075b8:	str	wzr, [x29, #28]
  4075bc:	ldr	x22, [x2, #8]
  4075c0:	str	x23, [sp, #16]
  4075c4:	mov	x23, x2
  4075c8:	mov	x20, x1
  4075cc:	cmp	w8, #0x1
  4075d0:	mov	x21, x0
  4075d4:	b.ne	407604 <ferror@plt+0x3d64>  // b.any
  4075d8:	ldrb	w8, [x22]
  4075dc:	cbz	w8, 407604 <ferror@plt+0x3d64>
  4075e0:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  4075e4:	ldr	w2, [x8, #1200]
  4075e8:	mov	x0, x21
  4075ec:	mov	x1, x22
  4075f0:	bl	4035e0 <bfd_demangle@plt>
  4075f4:	cmp	x0, #0x0
  4075f8:	mov	x19, x0
  4075fc:	csel	x22, x22, x0, eq  // eq = none
  407600:	b	407608 <ferror@plt+0x3d68>
  407604:	mov	x19, xzr
  407608:	ldr	w8, [x23, #24]
  40760c:	mov	w9, #0x100                 	// #256
  407610:	movk	w9, #0x20, lsl #16
  407614:	tst	w8, w9
  407618:	b.eq	407624 <ferror@plt+0x3d84>  // b.none
  40761c:	mov	x21, xzr
  407620:	b	407640 <ferror@plt+0x3da0>
  407624:	ldr	x8, [x21, #8]
  407628:	add	x2, x29, #0x1c
  40762c:	mov	x0, x21
  407630:	mov	x1, x23
  407634:	ldr	x8, [x8, #536]
  407638:	blr	x8
  40763c:	mov	x21, x0
  407640:	ldr	x8, [x23, #32]
  407644:	adrp	x9, 469000 <_bfd_std_section+0x118>
  407648:	add	x9, x9, #0x0
  40764c:	cmp	x8, x9
  407650:	b.eq	4076ac <ferror@plt+0x3e0c>  // b.none
  407654:	mov	x0, x22
  407658:	bl	4049dc <ferror@plt+0x113c>
  40765c:	mov	x2, x0
  407660:	cbz	x20, 4076c4 <ferror@plt+0x3e24>
  407664:	ldp	x8, x0, [x20]
  407668:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40766c:	add	x1, x1, #0x27a
  407670:	blr	x8
  407674:	cbz	x21, 407704 <ferror@plt+0x3e64>
  407678:	ldrb	w8, [x21]
  40767c:	cbz	w8, 407704 <ferror@plt+0x3e64>
  407680:	ldr	w8, [x29, #28]
  407684:	ldp	x9, x0, [x20]
  407688:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  40768c:	adrp	x11, 445000 <warn@@Base+0x4e9c>
  407690:	add	x10, x10, #0x690
  407694:	add	x11, x11, #0x68f
  407698:	cmp	w8, #0x0
  40769c:	csel	x1, x11, x10, eq  // eq = none
  4076a0:	mov	x2, x21
  4076a4:	blr	x9
  4076a8:	b	407704 <ferror@plt+0x3e64>
  4076ac:	mov	w8, #0x1                   	// #1
  4076b0:	str	w8, [x29, #28]
  4076b4:	mov	x0, x22
  4076b8:	bl	4049dc <ferror@plt+0x113c>
  4076bc:	mov	x2, x0
  4076c0:	cbnz	x20, 407664 <ferror@plt+0x3dc4>
  4076c4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4076c8:	add	x0, x0, #0x27a
  4076cc:	mov	x1, x2
  4076d0:	bl	4037a0 <printf@plt>
  4076d4:	cbz	x21, 407704 <ferror@plt+0x3e64>
  4076d8:	ldrb	w8, [x21]
  4076dc:	cbz	w8, 407704 <ferror@plt+0x3e64>
  4076e0:	ldr	w8, [x29, #28]
  4076e4:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  4076e8:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  4076ec:	add	x9, x9, #0x690
  4076f0:	add	x10, x10, #0x68f
  4076f4:	cmp	w8, #0x0
  4076f8:	csel	x0, x10, x9, eq  // eq = none
  4076fc:	mov	x1, x21
  407700:	bl	4037a0 <printf@plt>
  407704:	cbz	x19, 407710 <ferror@plt+0x3e70>
  407708:	mov	x0, x19
  40770c:	bl	403510 <free@plt>
  407710:	ldp	x20, x19, [sp, #48]
  407714:	ldp	x22, x21, [sp, #32]
  407718:	ldr	x23, [sp, #16]
  40771c:	ldp	x29, x30, [sp], #64
  407720:	ret
  407724:	sub	sp, sp, #0xe0
  407728:	stp	x29, x30, [sp, #128]
  40772c:	add	x29, sp, #0x80
  407730:	stp	x28, x27, [sp, #144]
  407734:	stp	x26, x25, [sp, #160]
  407738:	stp	x24, x23, [sp, #176]
  40773c:	stp	x22, x21, [sp, #192]
  407740:	stp	x20, x19, [sp, #208]
  407744:	mov	x28, x1
  407748:	mov	x23, x0
  40774c:	stur	xzr, [x29, #-8]
  407750:	bl	4033d0 <bfd_octets_per_byte@plt>
  407754:	ldrb	w8, [x28, #33]
  407758:	tbz	w8, #0, 407b44 <ferror@plt+0x42a4>
  40775c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  407760:	ldr	x19, [x8, #1096]
  407764:	mov	w21, w0
  407768:	cbz	x19, 407794 <ferror@plt+0x3ef4>
  40776c:	ldr	x22, [x28]
  407770:	ldr	x0, [x19]
  407774:	mov	x1, x22
  407778:	bl	4034a0 <strcmp@plt>
  40777c:	cbz	w0, 40778c <ferror@plt+0x3eec>
  407780:	ldr	x19, [x19, #16]
  407784:	cbnz	x19, 407770 <ferror@plt+0x3ed0>
  407788:	b	407b44 <ferror@plt+0x42a4>
  40778c:	mov	w8, #0x1                   	// #1
  407790:	str	w8, [x19, #8]
  407794:	ldr	x8, [x28, #56]
  407798:	cbz	x8, 407b44 <ferror@plt+0x42a4>
  40779c:	adrp	x9, 467000 <memcpy@GLIBC_2.17>
  4077a0:	ldr	x9, [x9, #1208]
  4077a4:	cmn	x9, #0x1
  4077a8:	b.eq	4077f0 <ferror@plt+0x3f50>  // b.none
  4077ac:	ldr	x10, [x28, #40]
  4077b0:	subs	x9, x9, x10
  4077b4:	csel	x24, xzr, x9, cc  // cc = lo, ul, last
  4077b8:	adrp	x9, 467000 <memcpy@GLIBC_2.17>
  4077bc:	ldr	x9, [x9, #1216]
  4077c0:	cmn	x9, #0x1
  4077c4:	b.eq	407804 <ferror@plt+0x3f64>  // b.none
  4077c8:	ldr	x10, [x28, #40]
  4077cc:	mov	w11, w21
  4077d0:	udiv	x8, x8, x11
  4077d4:	subs	x9, x9, x10
  4077d8:	csel	x9, xzr, x9, cc  // cc = lo, ul, last
  4077dc:	cmp	x9, x8
  4077e0:	csel	x27, x8, x9, hi  // hi = pmore
  4077e4:	cmp	x24, x27
  4077e8:	b.cc	407814 <ferror@plt+0x3f74>  // b.lo, b.ul, b.last
  4077ec:	b	407b44 <ferror@plt+0x42a4>
  4077f0:	mov	x24, xzr
  4077f4:	adrp	x9, 467000 <memcpy@GLIBC_2.17>
  4077f8:	ldr	x9, [x9, #1216]
  4077fc:	cmn	x9, #0x1
  407800:	b.ne	4077c8 <ferror@plt+0x3f28>  // b.any
  407804:	mov	w9, w21
  407808:	udiv	x27, x8, x9
  40780c:	cmp	x24, x27
  407810:	b.cs	407b44 <ferror@plt+0x42a4>  // b.hs, b.nlast
  407814:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  407818:	add	x1, x1, #0x6af
  40781c:	mov	w2, #0x5                   	// #5
  407820:	mov	x0, xzr
  407824:	bl	403700 <dcgettext@plt>
  407828:	ldr	x8, [x28]
  40782c:	mov	x22, x0
  407830:	mov	x0, x8
  407834:	bl	4049dc <ferror@plt+0x113c>
  407838:	mov	x1, x0
  40783c:	mov	x0, x22
  407840:	bl	4037a0 <printf@plt>
  407844:	adrp	x8, 469000 <_bfd_std_section+0x118>
  407848:	ldrb	w8, [x8, #848]
  40784c:	cmp	w8, #0x1
  407850:	b.ne	407874 <ferror@plt+0x3fd4>  // b.any
  407854:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  407858:	add	x1, x1, #0x6c7
  40785c:	mov	w2, #0x5                   	// #5
  407860:	mov	x0, xzr
  407864:	bl	403700 <dcgettext@plt>
  407868:	ldr	x8, [x28, #144]
  40786c:	add	x1, x8, x24
  407870:	bl	4037a0 <printf@plt>
  407874:	adrp	x26, 468000 <_sch_istable+0x1c50>
  407878:	ldr	x1, [x26, #3808]
  40787c:	mov	w0, #0xa                   	// #10
  407880:	bl	4030b0 <putc@plt>
  407884:	sub	x2, x29, #0x8
  407888:	mov	x0, x23
  40788c:	mov	x1, x28
  407890:	bl	403310 <bfd_get_full_section_contents@plt>
  407894:	cbz	w0, 407b10 <ferror@plt+0x4270>
  407898:	ldr	x8, [x28, #40]
  40789c:	add	x1, sp, #0x38
  4078a0:	mov	x0, x23
  4078a4:	add	x19, sp, #0x38
  4078a8:	add	x2, x8, x24
  4078ac:	bl	4036a0 <bfd_sprintf_vma@plt>
  4078b0:	add	x0, sp, #0x38
  4078b4:	bl	402fd0 <strlen@plt>
  4078b8:	cmp	x0, #0x3f
  4078bc:	b.hi	407b64 <ferror@plt+0x42c4>  // b.pmore
  4078c0:	ldrb	w9, [sp, #56]
  4078c4:	orr	x8, x19, #0x1
  4078c8:	and	w9, w9, #0xff
  4078cc:	cmp	w9, #0x30
  4078d0:	mov	w10, w0
  4078d4:	b.ne	4078e4 <ferror@plt+0x4044>  // b.any
  4078d8:	ldrb	w9, [x8], #1
  4078dc:	sub	w0, w10, #0x1
  4078e0:	cbnz	w9, 4078c8 <ferror@plt+0x4028>
  4078e4:	ldr	x8, [x28, #40]
  4078e8:	cmp	w10, #0x4
  4078ec:	mov	w9, #0x4                   	// #4
  4078f0:	add	x1, sp, #0x38
  4078f4:	add	x8, x27, x8
  4078f8:	sub	x2, x8, #0x1
  4078fc:	mov	x0, x23
  407900:	csel	w19, w10, w9, gt
  407904:	add	x20, sp, #0x38
  407908:	bl	4036a0 <bfd_sprintf_vma@plt>
  40790c:	add	x0, sp, #0x38
  407910:	bl	402fd0 <strlen@plt>
  407914:	cmp	x0, #0x3f
  407918:	b.hi	407b64 <ferror@plt+0x42c4>  // b.pmore
  40791c:	ldrb	w10, [sp, #56]
  407920:	orr	x9, x20, #0x1
  407924:	str	x23, [sp, #40]
  407928:	and	w8, w10, #0xff
  40792c:	cmp	w8, #0x30
  407930:	mov	w8, w0
  407934:	b.ne	407944 <ferror@plt+0x40a4>  // b.any
  407938:	ldrb	w10, [x9], #1
  40793c:	sub	w0, w8, #0x1
  407940:	cbnz	w10, 407928 <ferror@plt+0x4088>
  407944:	cmp	w8, w19
  407948:	csel	w20, w8, w19, gt
  40794c:	mov	w10, w21
  407950:	adrp	x22, 44c000 <warn@@Base+0xbe9c>
  407954:	adrp	x23, 445000 <warn@@Base+0x4e9c>
  407958:	mov	w9, #0x10                  	// #16
  40795c:	neg	x8, x20
  407960:	add	x22, x22, #0x772
  407964:	mov	w25, #0x2e                  	// #46
  407968:	add	x23, x23, #0x23d
  40796c:	stp	x10, x27, [sp, #24]
  407970:	mul	x27, x27, x10
  407974:	str	x8, [sp, #16]
  407978:	udiv	w8, w9, w21
  40797c:	str	x8, [sp, #8]
  407980:	str	x28, [sp, #48]
  407984:	b	4079ac <ferror@plt+0x410c>
  407988:	ldr	x1, [x26, #3808]
  40798c:	mov	w0, #0xa                   	// #10
  407990:	bl	4030b0 <putc@plt>
  407994:	ldr	x8, [sp, #8]
  407998:	ldr	x28, [sp, #48]
  40799c:	add	x24, x24, x8
  4079a0:	ldr	x8, [sp, #32]
  4079a4:	cmp	x24, x8
  4079a8:	b.cs	407b04 <ferror@plt+0x4264>  // b.hs, b.nlast
  4079ac:	ldr	x8, [x28, #40]
  4079b0:	ldr	x0, [sp, #40]
  4079b4:	add	x1, sp, #0x38
  4079b8:	add	x2, x8, x24
  4079bc:	bl	4036a0 <bfd_sprintf_vma@plt>
  4079c0:	add	x0, sp, #0x38
  4079c4:	bl	402fd0 <strlen@plt>
  4079c8:	sxtw	x8, w0
  4079cc:	cmp	x8, #0x40
  4079d0:	b.cs	407b64 <ferror@plt+0x42c4>  // b.hs, b.nlast
  4079d4:	ldr	x1, [x26, #3808]
  4079d8:	mov	x21, x0
  4079dc:	mov	w0, #0x20                  	// #32
  4079e0:	bl	4030b0 <putc@plt>
  4079e4:	cmp	w20, w21
  4079e8:	b.le	407a08 <ferror@plt+0x4168>
  4079ec:	ldr	x1, [x26, #3808]
  4079f0:	mov	w0, #0x30                  	// #48
  4079f4:	bl	4030b0 <putc@plt>
  4079f8:	add	w21, w21, #0x1
  4079fc:	cmp	w21, w20
  407a00:	b.lt	4079ec <ferror@plt+0x414c>  // b.tstop
  407a04:	mov	w21, w20
  407a08:	ldr	x9, [sp, #16]
  407a0c:	ldr	x1, [x26, #3808]
  407a10:	add	x8, sp, #0x38
  407a14:	add	x8, x8, w21, sxtw
  407a18:	add	x0, x8, x9
  407a1c:	bl	402fe0 <fputs@plt>
  407a20:	ldr	x1, [x26, #3808]
  407a24:	mov	w0, #0x20                  	// #32
  407a28:	bl	4030b0 <putc@plt>
  407a2c:	ldr	x8, [sp, #24]
  407a30:	mul	x28, x24, x8
  407a34:	cmn	x28, #0x11
  407a38:	add	x19, x28, #0x10
  407a3c:	mov	x21, x28
  407a40:	b.ls	407a60 <ferror@plt+0x41c0>  // b.plast
  407a44:	ldr	x1, [x26, #3808]
  407a48:	mov	w0, #0x20                  	// #32
  407a4c:	bl	4030b0 <putc@plt>
  407a50:	b	407988 <ferror@plt+0x40e8>
  407a54:	add	x21, x21, #0x1
  407a58:	cmp	x21, x19
  407a5c:	b.cs	407aac <ferror@plt+0x420c>  // b.hs, b.nlast
  407a60:	cmp	x21, x27
  407a64:	b.cs	407a88 <ferror@plt+0x41e8>  // b.hs, b.nlast
  407a68:	ldur	x8, [x29, #-8]
  407a6c:	mov	x0, x22
  407a70:	ldrb	w1, [x8, x21]
  407a74:	bl	4037a0 <printf@plt>
  407a78:	mvn	w8, w21
  407a7c:	tst	x8, #0x3
  407a80:	b.ne	407a54 <ferror@plt+0x41b4>  // b.any
  407a84:	b	407a9c <ferror@plt+0x41fc>
  407a88:	mov	x0, x23
  407a8c:	bl	4037a0 <printf@plt>
  407a90:	mvn	w8, w21
  407a94:	tst	x8, #0x3
  407a98:	b.ne	407a54 <ferror@plt+0x41b4>  // b.any
  407a9c:	ldr	x1, [x26, #3808]
  407aa0:	mov	w0, #0x20                  	// #32
  407aa4:	bl	4030b0 <putc@plt>
  407aa8:	b	407a54 <ferror@plt+0x41b4>
  407aac:	ldr	x1, [x26, #3808]
  407ab0:	mov	w0, #0x20                  	// #32
  407ab4:	bl	4030b0 <putc@plt>
  407ab8:	adrp	x21, 466000 <warn@@Base+0x25e9c>
  407abc:	cmn	x28, #0x11
  407ac0:	add	x21, x21, #0x3b0
  407ac4:	b.ls	407af4 <ferror@plt+0x4254>  // b.plast
  407ac8:	b	407988 <ferror@plt+0x40e8>
  407acc:	ldur	x8, [x29, #-8]
  407ad0:	ldrb	w8, [x8, x28]
  407ad4:	ldrh	w9, [x21, w8, uxtw #1]
  407ad8:	tst	w9, #0x10
  407adc:	csel	w0, w25, w8, eq  // eq = none
  407ae0:	ldr	x1, [x26, #3808]
  407ae4:	bl	4030b0 <putc@plt>
  407ae8:	add	x28, x28, #0x1
  407aec:	cmp	x28, x19
  407af0:	b.cs	407988 <ferror@plt+0x40e8>  // b.hs, b.nlast
  407af4:	cmp	x28, x27
  407af8:	b.cc	407acc <ferror@plt+0x422c>  // b.lo, b.ul, b.last
  407afc:	mov	w0, #0x20                  	// #32
  407b00:	b	407ae0 <ferror@plt+0x4240>
  407b04:	ldur	x0, [x29, #-8]
  407b08:	bl	403510 <free@plt>
  407b0c:	b	407b44 <ferror@plt+0x42a4>
  407b10:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  407b14:	add	x1, x1, #0x6ea
  407b18:	mov	w2, #0x5                   	// #5
  407b1c:	mov	x0, xzr
  407b20:	bl	403700 <dcgettext@plt>
  407b24:	ldr	x19, [x28]
  407b28:	mov	x20, x0
  407b2c:	bl	403250 <bfd_get_error@plt>
  407b30:	bl	4036e0 <bfd_errmsg@plt>
  407b34:	mov	x2, x0
  407b38:	mov	x0, x20
  407b3c:	mov	x1, x19
  407b40:	bl	43f2a8 <ferror@plt+0x3ba08>
  407b44:	ldp	x20, x19, [sp, #208]
  407b48:	ldp	x22, x21, [sp, #192]
  407b4c:	ldp	x24, x23, [sp, #176]
  407b50:	ldp	x26, x25, [sp, #160]
  407b54:	ldp	x28, x27, [sp, #144]
  407b58:	ldp	x29, x30, [sp, #128]
  407b5c:	add	sp, sp, #0xe0
  407b60:	ret
  407b64:	bl	4033f0 <abort@plt>
  407b68:	sub	sp, sp, #0x50
  407b6c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  407b70:	stp	x29, x30, [sp, #32]
  407b74:	stp	x22, x21, [sp, #48]
  407b78:	stp	x20, x19, [sp, #64]
  407b7c:	add	x8, x8, #0x3d8
  407b80:	ldr	w22, [x8]
  407b84:	ldr	x8, [x8, #232]
  407b88:	mov	x19, x1
  407b8c:	mov	x20, x0
  407b90:	cmp	w22, #0x0
  407b94:	cset	w21, eq  // eq = none
  407b98:	cmp	x8, #0x0
  407b9c:	add	x29, sp, #0x20
  407ba0:	b.le	407c20 <ferror@plt+0x4380>
  407ba4:	ldr	x22, [x19, #16]
  407ba8:	ldr	x8, [x22, #40]
  407bac:	cbz	x8, 407be4 <ferror@plt+0x4344>
  407bb0:	ldr	x8, [x8]
  407bb4:	cbz	x8, 407be4 <ferror@plt+0x4344>
  407bb8:	ldr	x2, [x8]
  407bbc:	cbz	x2, 407be4 <ferror@plt+0x4344>
  407bc0:	ldr	x8, [x2, #32]
  407bc4:	ldr	x9, [x2, #16]
  407bc8:	adrp	x11, 469000 <_bfd_std_section+0x118>
  407bcc:	add	x11, x11, #0x0
  407bd0:	ldr	x10, [x8, #40]
  407bd4:	add	x9, x9, x20
  407bd8:	cmp	x8, x11
  407bdc:	add	x20, x9, x10
  407be0:	b.eq	407bf8 <ferror@plt+0x4358>  // b.none
  407be4:	mov	x0, x20
  407be8:	mov	x1, x19
  407bec:	mov	x2, xzr
  407bf0:	bl	40ac80 <ferror@plt+0x73e0>
  407bf4:	mov	x2, x0
  407bf8:	ldr	x0, [x22]
  407bfc:	ldr	x1, [x19, #48]
  407c00:	mov	x3, x20
  407c04:	mov	x4, x19
  407c08:	mov	w5, w21
  407c0c:	ldp	x20, x19, [sp, #64]
  407c10:	ldp	x22, x21, [sp, #48]
  407c14:	ldp	x29, x30, [sp, #32]
  407c18:	add	sp, sp, #0x50
  407c1c:	b	40b27c <ferror@plt+0x79dc>
  407c20:	ldp	x8, x0, [x19]
  407c24:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  407c28:	add	x1, x1, #0xf9
  407c2c:	blr	x8
  407c30:	ldr	x8, [x19, #16]
  407c34:	mov	x1, sp
  407c38:	mov	x2, x20
  407c3c:	mov	x21, sp
  407c40:	ldr	x0, [x8]
  407c44:	bl	4036a0 <bfd_sprintf_vma@plt>
  407c48:	cbnz	w22, 407c70 <ferror@plt+0x43d0>
  407c4c:	mov	x21, sp
  407c50:	ldrb	w8, [x21]
  407c54:	cmp	w8, #0x30
  407c58:	b.ne	407c68 <ferror@plt+0x43c8>  // b.any
  407c5c:	ldrb	w8, [x21, #1]!
  407c60:	cmp	w8, #0x30
  407c64:	b.eq	407c5c <ferror@plt+0x43bc>  // b.none
  407c68:	cbnz	w8, 407c70 <ferror@plt+0x43d0>
  407c6c:	sub	x21, x21, #0x1
  407c70:	ldp	x8, x0, [x19]
  407c74:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  407c78:	add	x1, x1, #0x27a
  407c7c:	mov	x2, x21
  407c80:	blr	x8
  407c84:	adrp	x8, 469000 <_bfd_std_section+0x118>
  407c88:	ldrb	w8, [x8, #848]
  407c8c:	cmp	w8, #0x1
  407c90:	b.ne	407ccc <ferror@plt+0x442c>  // b.any
  407c94:	ldp	x22, x21, [x19]
  407c98:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  407c9c:	add	x1, x1, #0x75f
  407ca0:	mov	w2, #0x5                   	// #5
  407ca4:	mov	x0, xzr
  407ca8:	bl	403700 <dcgettext@plt>
  407cac:	ldr	x8, [x19, #48]
  407cb0:	mov	x1, x0
  407cb4:	mov	x0, x21
  407cb8:	ldr	x9, [x8, #144]
  407cbc:	ldr	x8, [x8, #40]
  407cc0:	add	x9, x9, x20
  407cc4:	sub	x2, x9, x8
  407cc8:	blr	x22
  407ccc:	ldp	x20, x19, [sp, #64]
  407cd0:	ldp	x22, x21, [sp, #48]
  407cd4:	ldp	x29, x30, [sp, #32]
  407cd8:	add	sp, sp, #0x50
  407cdc:	ret
  407ce0:	stp	x29, x30, [sp, #-32]!
  407ce4:	mov	x2, xzr
  407ce8:	str	x19, [sp, #16]
  407cec:	mov	x29, sp
  407cf0:	mov	x19, x0
  407cf4:	bl	40ac80 <ferror@plt+0x73e0>
  407cf8:	cbz	x0, 407d14 <ferror@plt+0x4474>
  407cfc:	ldr	x8, [x0, #32]
  407d00:	ldr	x9, [x0, #16]
  407d04:	ldr	x8, [x8, #40]
  407d08:	add	x8, x8, x9
  407d0c:	cmp	x8, x19
  407d10:	cset	w0, eq  // eq = none
  407d14:	ldr	x19, [sp, #16]
  407d18:	ldp	x29, x30, [sp], #32
  407d1c:	ret
  407d20:	ldr	x8, [x0]
  407d24:	ldr	x9, [x1]
  407d28:	ldr	x10, [x8, #8]
  407d2c:	ldr	x11, [x9, #8]
  407d30:	cmp	x10, x11
  407d34:	b.ls	407d40 <ferror@plt+0x44a0>  // b.plast
  407d38:	mov	w0, #0x1                   	// #1
  407d3c:	ret
  407d40:	b.cs	407d4c <ferror@plt+0x44ac>  // b.hs, b.nlast
  407d44:	mov	w0, #0xffffffff            	// #-1
  407d48:	ret
  407d4c:	cmp	x8, x9
  407d50:	b.ls	407d5c <ferror@plt+0x44bc>  // b.plast
  407d54:	mov	w0, #0x1                   	// #1
  407d58:	ret
  407d5c:	csetm	w0, cc  // cc = lo, ul, last
  407d60:	ret
  407d64:	stp	x29, x30, [sp, #-96]!
  407d68:	stp	x28, x27, [sp, #16]
  407d6c:	stp	x26, x25, [sp, #32]
  407d70:	stp	x24, x23, [sp, #48]
  407d74:	stp	x22, x21, [sp, #64]
  407d78:	stp	x20, x19, [sp, #80]
  407d7c:	mov	x29, sp
  407d80:	sub	sp, sp, #0x2d0
  407d84:	adrp	x8, 469000 <_bfd_std_section+0x118>
  407d88:	add	x8, x8, #0x398
  407d8c:	ldr	x20, [x8, #176]
  407d90:	ldr	w21, [x2, #180]
  407d94:	mov	x24, x2
  407d98:	str	x1, [sp, #128]
  407d9c:	str	x0, [sp, #56]
  407da0:	stp	xzr, xzr, [x29, #-144]
  407da4:	cbnz	x20, 407dc4 <ferror@plt+0x4524>
  407da8:	ldrb	w8, [x8]
  407dac:	cbnz	w8, 407dc4 <ferror@plt+0x4524>
  407db0:	ldr	x8, [sp, #128]
  407db4:	mov	w9, #0x110                 	// #272
  407db8:	ldr	w8, [x8, #32]
  407dbc:	bics	wzr, w9, w8
  407dc0:	b.ne	40ac54 <ferror@plt+0x73b4>  // b.any
  407dc4:	cbz	x20, 407df4 <ferror@plt+0x4554>
  407dc8:	ldr	x8, [sp, #128]
  407dcc:	ldr	x19, [x8]
  407dd0:	ldr	x0, [x20]
  407dd4:	mov	x1, x19
  407dd8:	bl	4034a0 <strcmp@plt>
  407ddc:	cbz	w0, 407dec <ferror@plt+0x454c>
  407de0:	ldr	x20, [x20, #16]
  407de4:	cbnz	x20, 407dd0 <ferror@plt+0x4530>
  407de8:	b	40ac54 <ferror@plt+0x73b4>
  407dec:	mov	w8, #0x1                   	// #1
  407df0:	str	w8, [x20, #8]
  407df4:	ldr	x8, [sp, #128]
  407df8:	ldr	x20, [x8, #56]
  407dfc:	cbz	x20, 40ac54 <ferror@plt+0x73b4>
  407e00:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  407e04:	ldr	x8, [x8, #1208]
  407e08:	cmn	x8, #0x1
  407e0c:	b.eq	407e24 <ferror@plt+0x4584>  // b.none
  407e10:	ldr	x10, [sp, #128]
  407e14:	ldr	x9, [x10, #40]
  407e18:	subs	x8, x8, x9
  407e1c:	csel	x26, xzr, x8, cc  // cc = lo, ul, last
  407e20:	b	407e2c <ferror@plt+0x458c>
  407e24:	ldr	x10, [sp, #128]
  407e28:	mov	x26, xzr
  407e2c:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  407e30:	ldr	x8, [x8, #1216]
  407e34:	udiv	x22, x20, x21
  407e38:	cmn	x8, #0x1
  407e3c:	b.eq	407e54 <ferror@plt+0x45b4>  // b.none
  407e40:	ldr	x9, [x10, #40]
  407e44:	subs	x8, x8, x9
  407e48:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  407e4c:	cmp	x8, x22
  407e50:	csel	x22, x22, x8, hi  // hi = pmore
  407e54:	cmp	x26, x22
  407e58:	b.cs	40ac54 <ferror@plt+0x73b4>  // b.hs, b.nlast
  407e5c:	ldr	x8, [x24, #16]
  407e60:	ldr	x23, [x8, #16]
  407e64:	str	x8, [sp, #72]
  407e68:	cbz	x23, 407e94 <ferror@plt+0x45f4>
  407e6c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  407e70:	ldrb	w8, [x8, #956]
  407e74:	cbz	w8, 407e94 <ferror@plt+0x45f4>
  407e78:	ldr	x8, [sp, #72]
  407e7c:	ldr	x21, [sp, #128]
  407e80:	mov	x25, xzr
  407e84:	ldr	x19, [x8, #24]
  407e88:	ldr	x8, [x21, #40]
  407e8c:	str	x8, [sp, #176]
  407e90:	b	407f3c <ferror@plt+0x469c>
  407e94:	ldr	x21, [sp, #128]
  407e98:	ldrb	w8, [x21, #32]
  407e9c:	tbnz	w8, #2, 407eb4 <ferror@plt+0x4614>
  407ea0:	mov	x23, xzr
  407ea4:	mov	x25, xzr
  407ea8:	mov	x19, xzr
  407eac:	str	xzr, [sp, #176]
  407eb0:	b	407f3c <ferror@plt+0x469c>
  407eb4:	adrp	x8, 469000 <_bfd_std_section+0x118>
  407eb8:	ldrb	w8, [x8, #896]
  407ebc:	tbnz	w8, #0, 407ec8 <ferror@plt+0x4628>
  407ec0:	ldr	w8, [x24, #192]
  407ec4:	cbz	w8, 407f28 <ferror@plt+0x4688>
  407ec8:	ldr	x0, [sp, #56]
  407ecc:	ldr	x1, [sp, #128]
  407ed0:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  407ed4:	tbnz	x0, #63, 40ac74 <ferror@plt+0x73d4>
  407ed8:	cbz	x0, 407f28 <ferror@plt+0x4688>
  407edc:	bl	403290 <xmalloc@plt>
  407ee0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  407ee4:	ldr	x3, [x8, #1088]
  407ee8:	mov	x21, x0
  407eec:	ldr	x0, [sp, #56]
  407ef0:	ldr	x1, [sp, #128]
  407ef4:	mov	x2, x21
  407ef8:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  407efc:	tbnz	x0, #63, 40ac74 <ferror@plt+0x73d4>
  407f00:	mov	x19, x0
  407f04:	adrp	x3, 407000 <ferror@plt+0x3760>
  407f08:	add	x3, x3, #0xd20
  407f0c:	mov	w2, #0x8                   	// #8
  407f10:	mov	x0, x21
  407f14:	mov	x1, x19
  407f18:	bl	4030f0 <qsort@plt>
  407f1c:	mov	x23, x21
  407f20:	mov	x25, x21
  407f24:	b	407f34 <ferror@plt+0x4694>
  407f28:	mov	x23, xzr
  407f2c:	mov	x25, xzr
  407f30:	mov	x19, xzr
  407f34:	str	xzr, [sp, #176]
  407f38:	ldr	x21, [sp, #128]
  407f3c:	ldr	x0, [sp, #56]
  407f40:	sub	x2, x29, #0x88
  407f44:	mov	x1, x21
  407f48:	bl	403120 <bfd_malloc_and_get_section@plt>
  407f4c:	cbz	w0, 408058 <ferror@plt+0x47b8>
  407f50:	ldur	x8, [x29, #-136]
  407f54:	adrp	x9, 469000 <_bfd_std_section+0x118>
  407f58:	add	x9, x9, #0x4c0
  407f5c:	adrp	x3, 40b000 <ferror@plt+0x7760>
  407f60:	str	x8, [x24, #144]
  407f64:	ldr	x8, [x21, #40]
  407f68:	str	x21, [x24, #48]
  407f6c:	add	x3, x3, #0x56c
  407f70:	mov	w2, #0x8                   	// #8
  407f74:	stp	x8, x20, [x24, #152]
  407f78:	ldp	x1, x0, [x9]
  407f7c:	add	x8, x23, x19, lsl #3
  407f80:	str	x8, [sp, #224]
  407f84:	str	x21, [x9, #16]
  407f88:	bl	4030f0 <qsort@plt>
  407f8c:	cmp	x19, #0x1
  407f90:	b.lt	407fbc <ferror@plt+0x471c>  // b.tstop
  407f94:	ldr	x8, [sp, #176]
  407f98:	add	x8, x8, x26
  407f9c:	ldr	x9, [x23]
  407fa0:	ldr	x9, [x9, #8]
  407fa4:	cmp	x9, x8
  407fa8:	b.cs	407fbc <ferror@plt+0x471c>  // b.hs, b.nlast
  407fac:	ldr	x9, [sp, #224]
  407fb0:	add	x23, x23, #0x8
  407fb4:	cmp	x23, x9
  407fb8:	b.cc	407f9c <ferror@plt+0x46fc>  // b.lo, b.ul, b.last
  407fbc:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  407fc0:	add	x1, x1, #0x77d
  407fc4:	mov	w2, #0x5                   	// #5
  407fc8:	mov	x0, xzr
  407fcc:	str	x23, [sp, #160]
  407fd0:	str	x25, [sp]
  407fd4:	bl	403700 <dcgettext@plt>
  407fd8:	ldr	x20, [sp, #128]
  407fdc:	mov	x19, x0
  407fe0:	ldr	x8, [x20]
  407fe4:	mov	x0, x8
  407fe8:	bl	4049dc <ferror@plt+0x113c>
  407fec:	mov	x1, x0
  407ff0:	mov	x0, x19
  407ff4:	bl	4037a0 <printf@plt>
  407ff8:	ldr	x19, [sp, #72]
  407ffc:	mov	w8, #0x1                   	// #1
  408000:	sub	x2, x29, #0x90
  408004:	mov	x1, x24
  408008:	str	w8, [x19, #8]
  40800c:	ldr	x8, [x20, #40]
  408010:	mov	x20, x26
  408014:	add	x0, x8, x26
  408018:	bl	40ac80 <ferror@plt+0x73e0>
  40801c:	ldr	x8, [sp, #56]
  408020:	str	wzr, [x19, #8]
  408024:	mov	x12, x0
  408028:	mov	x15, x22
  40802c:	ldr	x8, [x8, #8]
  408030:	ldr	w9, [x8, #8]
  408034:	cmp	w9, #0x5
  408038:	mov	x9, xzr
  40803c:	b.ne	4080a4 <ferror@plt+0x4804>  // b.any
  408040:	ldr	x8, [x8, #880]
  408044:	cbz	x8, 408050 <ferror@plt+0x47b0>
  408048:	ldrb	w9, [x8, #929]
  40804c:	tbnz	w9, #0, 408090 <ferror@plt+0x47f0>
  408050:	mov	x9, xzr
  408054:	b	4080a4 <ferror@plt+0x4804>
  408058:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40805c:	add	x1, x1, #0x6ea
  408060:	mov	w2, #0x5                   	// #5
  408064:	mov	x0, xzr
  408068:	bl	403700 <dcgettext@plt>
  40806c:	ldr	x19, [x21]
  408070:	mov	x20, x0
  408074:	bl	403250 <bfd_get_error@plt>
  408078:	bl	4036e0 <bfd_errmsg@plt>
  40807c:	mov	x2, x0
  408080:	mov	x0, x20
  408084:	mov	x1, x19
  408088:	bl	43f2a8 <ferror@plt+0x3ba08>
  40808c:	b	40ac54 <ferror@plt+0x73b4>
  408090:	ldr	x8, [x8, #784]
  408094:	mov	w9, #0x1                   	// #1
  408098:	ldrb	w8, [x8, #10]
  40809c:	sub	w8, w8, #0x1
  4080a0:	lsl	x9, x9, x8
  4080a4:	ldr	x8, [sp, #72]
  4080a8:	adrp	x10, 443000 <warn@@Base+0x2e9c>
  4080ac:	ldr	q0, [x10, #2080]
  4080b0:	ldr	x14, [sp, #128]
  4080b4:	ldr	x8, [x8, #48]
  4080b8:	str	x9, [sp, #40]
  4080bc:	lsl	x9, x9, #1
  4080c0:	adrp	x23, 468000 <_sch_istable+0x1c50>
  4080c4:	cmp	x8, #0x0
  4080c8:	sub	x8, x9, #0x1
  4080cc:	str	x8, [sp, #32]
  4080d0:	cset	w8, eq  // eq = none
  4080d4:	str	wzr, [sp, #12]
  4080d8:	str	q0, [sp, #16]
  4080dc:	str	w8, [sp, #100]
  4080e0:	str	x24, [sp, #304]
  4080e4:	b	408100 <ferror@plt+0x4860>
  4080e8:	ldr	x14, [sp, #128]
  4080ec:	ldr	x15, [sp, #104]
  4080f0:	ldr	x20, [sp, #168]
  4080f4:	ldr	x12, [sp, #48]
  4080f8:	cmp	x20, x15
  4080fc:	b.cs	40ac40 <ferror@plt+0x73a0>  // b.hs, b.nlast
  408100:	ldr	x8, [x14, #40]
  408104:	ldr	x9, [sp, #32]
  408108:	mov	x19, x12
  40810c:	str	x20, [sp, #184]
  408110:	add	x8, x8, x20
  408114:	and	x8, x8, x9
  408118:	ldr	x9, [sp, #40]
  40811c:	eor	x8, x8, x9
  408120:	sub	x27, x8, x9
  408124:	cbz	x12, 408140 <ferror@plt+0x48a0>
  408128:	ldr	x8, [x19, #32]
  40812c:	ldr	x9, [x19, #16]
  408130:	ldr	x8, [x8, #40]
  408134:	add	x8, x8, x9
  408138:	cmp	x8, x27
  40813c:	b.ls	408160 <ferror@plt+0x48c0>  // b.plast
  408140:	mov	w9, wzr
  408144:	mov	w8, #0xffffffff            	// #-1
  408148:	str	xzr, [x24, #56]
  40814c:	str	w9, [x24, #64]
  408150:	str	w8, [x24, #80]
  408154:	str	x15, [sp, #104]
  408158:	cbnz	x19, 4081c4 <ferror@plt+0x4924>
  40815c:	b	408314 <ferror@plt+0x4a74>
  408160:	adrp	x9, 469000 <_bfd_std_section+0x118>
  408164:	add	x9, x9, #0x4c0
  408168:	ldur	x8, [x29, #-144]
  40816c:	ldp	x11, x9, [x9]
  408170:	mov	w10, w8
  408174:	cmp	x11, w8, sxtw
  408178:	b.le	4081a8 <ferror@plt+0x4908>
  40817c:	sxtw	x10, w8
  408180:	ldr	x12, [x9, x10, lsl #3]
  408184:	ldr	x13, [x12, #32]
  408188:	ldr	x12, [x12, #16]
  40818c:	ldr	x13, [x13, #40]
  408190:	add	x12, x13, x12
  408194:	cmp	x12, x27
  408198:	b.hi	4081a8 <ferror@plt+0x4908>  // b.pmore
  40819c:	add	x10, x10, #0x1
  4081a0:	cmp	x11, x10
  4081a4:	b.gt	408180 <ferror@plt+0x48e0>
  4081a8:	add	x9, x9, x8, lsl #3
  4081ac:	str	x9, [x24, #56]
  4081b0:	sub	w9, w10, w8
  4081b4:	str	w9, [x24, #64]
  4081b8:	str	w8, [x24, #80]
  4081bc:	str	x15, [sp, #104]
  4081c0:	cbz	x19, 408314 <ferror@plt+0x4a74>
  4081c4:	ldr	x8, [sp, #72]
  4081c8:	ldr	x1, [x8, #48]
  4081cc:	cbz	x1, 408314 <ferror@plt+0x4a74>
  4081d0:	ldr	w8, [sp, #100]
  4081d4:	cbz	w8, 40820c <ferror@plt+0x496c>
  4081d8:	ldr	w8, [sp, #12]
  4081dc:	cmp	w8, #0x2
  4081e0:	b.eq	408290 <ferror@plt+0x49f0>  // b.none
  4081e4:	cmp	w8, #0x1
  4081e8:	b.ne	408314 <ferror@plt+0x4a74>  // b.any
  4081ec:	ldrb	w8, [x19, #24]
  4081f0:	tst	w8, #0x8
  4081f4:	ldr	w8, [sp, #100]
  4081f8:	csel	w8, w8, wzr, eq  // eq = none
  4081fc:	str	w8, [sp, #100]
  408200:	mov	w8, #0x1                   	// #1
  408204:	str	w8, [sp, #12]
  408208:	b	408314 <ferror@plt+0x4a74>
  40820c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  408210:	ldrb	w8, [x8, #856]
  408214:	ldr	x26, [x19, #8]
  408218:	cmp	w8, #0x1
  40821c:	b.ne	408278 <ferror@plt+0x49d8>  // b.any
  408220:	ldrb	w8, [x26]
  408224:	cbz	w8, 408278 <ferror@plt+0x49d8>
  408228:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  40822c:	ldr	w2, [x8, #1200]
  408230:	ldr	x0, [sp, #56]
  408234:	mov	x1, x26
  408238:	bl	4035e0 <bfd_demangle@plt>
  40823c:	ldr	x8, [sp, #72]
  408240:	cmp	x0, #0x0
  408244:	mov	x25, x0
  408248:	csel	x26, x26, x0, eq  // eq = none
  40824c:	ldr	x1, [x8, #48]
  408250:	mov	x0, x26
  408254:	bl	4034a0 <strcmp@plt>
  408258:	cbnz	w0, 408288 <ferror@plt+0x49e8>
  40825c:	ldrb	w8, [x19, #24]
  408260:	ldr	x9, [sp, #104]
  408264:	ldr	x10, [sp, #184]
  408268:	tbnz	w8, #3, 4082bc <ferror@plt+0x4a1c>
  40826c:	mov	w8, #0x2                   	// #2
  408270:	str	w8, [sp, #12]
  408274:	b	4082ec <ferror@plt+0x4a4c>
  408278:	mov	x25, xzr
  40827c:	mov	x0, x26
  408280:	bl	4034a0 <strcmp@plt>
  408284:	cbz	w0, 40825c <ferror@plt+0x49bc>
  408288:	str	wzr, [sp, #100]
  40828c:	b	408308 <ferror@plt+0x4a68>
  408290:	ldr	x0, [sp, #56]
  408294:	mov	x1, x19
  408298:	bl	403820 <bfd_is_local_label@plt>
  40829c:	ldr	w8, [sp, #100]
  4082a0:	cmp	w0, #0x0
  4082a4:	ldr	x14, [sp, #128]
  4082a8:	csel	w8, wzr, w8, eq  // eq = none
  4082ac:	str	w8, [sp, #100]
  4082b0:	mov	w8, #0x2                   	// #2
  4082b4:	str	w8, [sp, #12]
  4082b8:	b	408314 <ferror@plt+0x4a74>
  4082bc:	ldr	x8, [sp, #56]
  4082c0:	ldr	x8, [x8, #8]
  4082c4:	ldr	w8, [x8, #8]
  4082c8:	cmp	w8, #0x5
  4082cc:	b.ne	4082f8 <ferror@plt+0x4a58>  // b.any
  4082d0:	ldr	x8, [x19, #56]
  4082d4:	cmp	x8, #0x0
  4082d8:	add	x8, x8, x10
  4082dc:	cset	w10, eq  // eq = none
  4082e0:	csel	x9, x9, x8, eq  // eq = none
  4082e4:	str	w10, [sp, #12]
  4082e8:	str	x9, [sp, #104]
  4082ec:	mov	w8, #0x1                   	// #1
  4082f0:	str	w8, [sp, #100]
  4082f4:	b	408308 <ferror@plt+0x4a68>
  4082f8:	mov	w8, #0x1                   	// #1
  4082fc:	str	w8, [sp, #100]
  408300:	mov	w8, #0x1                   	// #1
  408304:	str	w8, [sp, #12]
  408308:	mov	x0, x25
  40830c:	bl	403510 <free@plt>
  408310:	ldr	x14, [sp, #128]
  408314:	ldr	w8, [sp, #100]
  408318:	cbz	w8, 408368 <ferror@plt+0x4ac8>
  40831c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  408320:	ldr	w8, [x8, #984]
  408324:	cbnz	w8, 408368 <ferror@plt+0x4ac8>
  408328:	ldp	x8, x0, [x24]
  40832c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  408330:	add	x1, x1, #0x783
  408334:	blr	x8
  408338:	ldr	x0, [sp, #56]
  40833c:	ldr	x1, [sp, #128]
  408340:	mov	x2, x19
  408344:	mov	x3, x27
  408348:	mov	x4, x24
  40834c:	mov	w5, wzr
  408350:	bl	40b27c <ferror@plt+0x79dc>
  408354:	ldp	x8, x0, [x24]
  408358:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40835c:	add	x1, x1, #0x612
  408360:	blr	x8
  408364:	ldr	x14, [sp, #128]
  408368:	cbz	x19, 408438 <ferror@plt+0x4b98>
  40836c:	ldr	x8, [x19, #32]
  408370:	ldr	x9, [x19, #16]
  408374:	ldr	x15, [sp, #104]
  408378:	ldr	x11, [sp, #184]
  40837c:	ldr	x8, [x8, #40]
  408380:	mov	x12, x19
  408384:	add	x8, x8, x9
  408388:	cmp	x8, x27
  40838c:	b.hi	408468 <ferror@plt+0x4bc8>  // b.pmore
  408390:	adrp	x8, 469000 <_bfd_std_section+0x118>
  408394:	ldur	x20, [x29, #-144]
  408398:	ldr	x21, [x8, #1216]
  40839c:	cmp	x20, x21
  4083a0:	b.lt	4083cc <ferror@plt+0x4b2c>  // b.tstop
  4083a4:	cmp	x20, x21
  4083a8:	b.ge	408448 <ferror@plt+0x4ba8>  // b.tcont
  4083ac:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4083b0:	ldr	x8, [x8, #1224]
  4083b4:	ldr	x12, [x8, x20, lsl #3]
  4083b8:	b	40844c <ferror@plt+0x4bac>
  4083bc:	add	x20, x20, #0x1
  4083c0:	cmp	x20, x21
  4083c4:	stur	x20, [x29, #-144]
  4083c8:	b.ge	4083a4 <ferror@plt+0x4b04>  // b.tcont
  4083cc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4083d0:	ldr	x8, [x8, #1224]
  4083d4:	ldr	x25, [x8, x20, lsl #3]
  4083d8:	ldr	x8, [sp, #128]
  4083dc:	ldr	x22, [x25, #32]
  4083e0:	ldr	x1, [x8]
  4083e4:	ldr	x0, [x22]
  4083e8:	bl	4034a0 <strcmp@plt>
  4083ec:	cbnz	w0, 4083bc <ferror@plt+0x4b1c>
  4083f0:	ldr	x8, [x19, #32]
  4083f4:	ldr	x9, [x25, #16]
  4083f8:	ldr	x10, [x22, #40]
  4083fc:	ldr	x11, [x19, #16]
  408400:	ldr	x8, [x8, #40]
  408404:	add	x9, x10, x9
  408408:	add	x8, x8, x11
  40840c:	cmp	x9, x8
  408410:	b.ls	4083bc <ferror@plt+0x4b1c>  // b.plast
  408414:	ldr	x8, [x24, #136]
  408418:	mov	x0, x25
  40841c:	mov	x1, x24
  408420:	blr	x8
  408424:	adrp	x8, 469000 <_bfd_std_section+0x118>
  408428:	ldur	x20, [x29, #-144]
  40842c:	ldr	x21, [x8, #1216]
  408430:	cbz	w0, 4083bc <ferror@plt+0x4b1c>
  408434:	b	4083a4 <ferror@plt+0x4b04>
  408438:	ldr	x15, [sp, #104]
  40843c:	ldr	x11, [sp, #184]
  408440:	mov	x12, xzr
  408444:	b	40849c <ferror@plt+0x4bfc>
  408448:	mov	x12, xzr
  40844c:	ldr	x8, [x19, #32]
  408450:	ldr	x9, [x19, #16]
  408454:	ldr	x14, [sp, #128]
  408458:	ldr	x15, [sp, #104]
  40845c:	ldr	x8, [x8, #40]
  408460:	ldr	x11, [sp, #184]
  408464:	add	x8, x8, x9
  408468:	cmp	x8, x27
  40846c:	b.ls	40847c <ferror@plt+0x4bdc>  // b.plast
  408470:	ldr	x9, [x14, #40]
  408474:	sub	x8, x8, x9
  408478:	b	4084a0 <ferror@plt+0x4c00>
  40847c:	cbz	x12, 40849c <ferror@plt+0x4bfc>
  408480:	ldr	x8, [x12, #32]
  408484:	ldr	x9, [x12, #16]
  408488:	ldr	x10, [x14, #40]
  40848c:	ldr	x8, [x8, #40]
  408490:	add	x8, x8, x9
  408494:	sub	x8, x8, x10
  408498:	b	4084a0 <ferror@plt+0x4c00>
  40849c:	mov	x8, x15
  4084a0:	cmp	x8, x11
  4084a4:	ccmp	x8, x15, #0x2, hi  // hi = pmore
  4084a8:	csel	x20, x8, x15, ls  // ls = plast
  4084ac:	mov	w8, #0x1                   	// #1
  4084b0:	str	w8, [sp, #140]
  4084b4:	str	x20, [sp, #168]
  4084b8:	cbz	x19, 4084f0 <ferror@plt+0x4c50>
  4084bc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4084c0:	ldrb	w8, [x8, #920]
  4084c4:	tbnz	w8, #0, 4084f0 <ferror@plt+0x4c50>
  4084c8:	ldr	x8, [x19, #32]
  4084cc:	cmp	x8, x14
  4084d0:	b.ne	4084e8 <ferror@plt+0x4c48>  // b.any
  4084d4:	ldr	x8, [x19, #16]
  4084d8:	ldr	x9, [x14, #40]
  4084dc:	add	x8, x9, x8
  4084e0:	cmp	x8, x27
  4084e4:	b.ls	408764 <ferror@plt+0x4ec4>  // b.plast
  4084e8:	mov	w8, #0x1                   	// #1
  4084ec:	str	w8, [sp, #140]
  4084f0:	ldr	w8, [sp, #100]
  4084f4:	cbz	w8, 4080f8 <ferror@plt+0x4858>
  4084f8:	adrp	x27, 469000 <_bfd_std_section+0x118>
  4084fc:	str	x12, [sp, #48]
  408500:	cbz	x19, 4091e4 <ferror@plt+0x5944>
  408504:	adrp	x8, 469000 <_bfd_std_section+0x118>
  408508:	ldrb	w8, [x8, #868]
  40850c:	cbz	w8, 4091e4 <ferror@plt+0x5944>
  408510:	ldr	x0, [x19, #8]
  408514:	cbz	x0, 4091e4 <ferror@plt+0x5944>
  408518:	bl	402fd0 <strlen@plt>
  40851c:	add	x0, x0, #0x28
  408520:	stur	x0, [x29, #-56]
  408524:	bl	403290 <xmalloc@plt>
  408528:	stp	x0, xzr, [x29, #-72]
  40852c:	ldr	x0, [sp, #56]
  408530:	adrp	x8, 40b000 <ferror@plt+0x7760>
  408534:	add	x8, x8, #0x884
  408538:	mov	x21, x20
  40853c:	mov	x20, x8
  408540:	str	x8, [sp, #328]
  408544:	sub	x8, x29, #0x48
  408548:	add	x1, sp, #0x148
  40854c:	mov	x2, x19
  408550:	str	x8, [sp, #336]
  408554:	bl	4075a0 <ferror@plt+0x3d00>
  408558:	ldr	x8, [sp, #72]
  40855c:	ldr	w26, [x24, #180]
  408560:	ldr	x27, [x24, #48]
  408564:	mov	w0, #0x78                  	// #120
  408568:	ldr	x25, [x8, #32]
  40856c:	ldr	x8, [x24, #16]
  408570:	str	x8, [sp, #320]
  408574:	mov	w8, #0x78                  	// #120
  408578:	stur	x8, [x29, #-112]
  40857c:	bl	403290 <xmalloc@plt>
  408580:	ldr	x8, [sp, #184]
  408584:	stp	x0, xzr, [x29, #-128]
  408588:	strb	wzr, [x24, #196]
  40858c:	cmp	x8, x21
  408590:	sub	x8, x29, #0x80
  408594:	stp	x20, x8, [x24]
  408598:	b.cs	40875c <ferror@plt+0x4ebc>  // b.hs, b.nlast
  40859c:	ldr	x11, [sp, #160]
  4085a0:	ldr	x8, [sp, #224]
  4085a4:	mov	x28, x25
  4085a8:	mov	x20, xzr
  4085ac:	cmp	x11, x8
  4085b0:	b.cs	4087c8 <ferror@plt+0x4f28>  // b.hs, b.nlast
  4085b4:	ldr	x22, [sp, #184]
  4085b8:	mov	w19, w26
  4085bc:	b	4085dc <ferror@plt+0x4d3c>
  4085c0:	ldr	x11, [sp, #160]
  4085c4:	udiv	w8, w19, w26
  4085c8:	add	x22, x22, x8
  4085cc:	ldr	x8, [sp, #168]
  4085d0:	str	xzr, [x24, #232]
  4085d4:	cmp	x22, x8
  4085d8:	b.cs	40890c <ferror@plt+0x506c>  // b.hs, b.nlast
  4085dc:	adrp	x12, 469000 <_bfd_std_section+0x118>
  4085e0:	stur	xzr, [x29, #-120]
  4085e4:	str	xzr, [x24, #168]
  4085e8:	add	x12, x12, #0x35c
  4085ec:	ldrb	w8, [x12, #60]
  4085f0:	ldrb	w9, [x12]
  4085f4:	mov	w10, #0x40000000            	// #1073741824
  4085f8:	cmp	w8, #0x0
  4085fc:	csel	x10, x10, xzr, ne  // ne = any
  408600:	cmp	w9, #0x0
  408604:	mov	w9, #0x10000000            	// #268435456
  408608:	csel	x9, x9, xzr, ne  // ne = any
  40860c:	orr	x9, x9, x10
  408610:	str	x9, [x24, #88]
  408614:	ldur	x10, [x12, #148]
  408618:	cbz	x10, 408624 <ferror@plt+0x4d84>
  40861c:	orr	x9, x9, #0x20000000
  408620:	str	x9, [x24, #88]
  408624:	ldr	w10, [x24, #192]
  408628:	cbz	w10, 408678 <ferror@plt+0x4dd8>
  40862c:	ldr	x10, [sp, #320]
  408630:	mov	w12, #0x42                  	// #66
  408634:	ldr	x10, [x10]
  408638:	ldrb	w10, [x10, #72]
  40863c:	tst	w10, w12
  408640:	b.ne	408678 <ferror@plt+0x4dd8>  // b.any
  408644:	ldr	x10, [x11]
  408648:	ldr	x11, [sp, #176]
  40864c:	ldr	x10, [x10, #8]
  408650:	add	x11, x22, x11
  408654:	subs	x10, x10, x11
  408658:	b.eq	408670 <ferror@plt+0x4dd0>  // b.none
  40865c:	cmp	x10, #0x1
  408660:	b.lt	408678 <ferror@plt+0x4dd8>  // b.tstop
  408664:	udiv	w11, w19, w26
  408668:	cmp	x10, x11
  40866c:	b.ge	408678 <ferror@plt+0x4dd8>  // b.tcont
  408670:	orr	x9, x9, #0x80000000
  408674:	str	x9, [x24, #88]
  408678:	tbnz	w8, #0, 40869c <ferror@plt+0x4dfc>
  40867c:	ldr	w8, [x27, #32]
  408680:	mov	w9, #0x110                 	// #272
  408684:	bics	wzr, w9, w8
  408688:	b.ne	40869c <ferror@plt+0x4dfc>  // b.any
  40868c:	ldr	x8, [x27, #40]
  408690:	ldr	x9, [sp, #168]
  408694:	add	x8, x8, x9
  408698:	str	x8, [x24, #232]
  40869c:	ldr	x8, [sp, #168]
  4086a0:	strb	wzr, [x24, #196]
  4086a4:	mov	x1, x24
  4086a8:	str	x8, [x24, #240]
  4086ac:	ldr	x8, [x27, #40]
  4086b0:	add	x0, x8, x22
  4086b4:	blr	x25
  4086b8:	ldrb	w8, [x24, #196]
  4086bc:	mov	w19, w0
  4086c0:	cbz	w8, 4085c0 <ferror@plt+0x4d20>
  4086c4:	ldr	w8, [x24, #200]
  4086c8:	ldr	x11, [sp, #160]
  4086cc:	sub	w8, w8, #0x2
  4086d0:	cmp	w8, #0x3
  4086d4:	b.hi	4085c4 <ferror@plt+0x4d24>  // b.pmore
  4086d8:	ldr	x8, [x27, #40]
  4086dc:	ldr	x9, [sp, #184]
  4086e0:	ldr	x21, [x24, #208]
  4086e4:	add	x9, x8, x9
  4086e8:	cmp	x21, x9
  4086ec:	b.cc	4085c4 <ferror@plt+0x4d24>  // b.lo, b.ul, b.last
  4086f0:	ldr	x9, [sp, #168]
  4086f4:	add	x9, x8, x9
  4086f8:	cmp	x21, x9
  4086fc:	b.cs	4085c4 <ferror@plt+0x4d24>  // b.hs, b.nlast
  408700:	mov	w0, #0x38                  	// #56
  408704:	add	x23, x8, x22
  408708:	bl	403290 <xmalloc@plt>
  40870c:	mov	x25, x0
  408710:	stp	xzr, xzr, [x0]
  408714:	mov	w0, #0x10                  	// #16
  408718:	bl	403290 <xmalloc@plt>
  40871c:	ldr	q0, [sp, #16]
  408720:	mov	w8, #0xffffffff            	// #-1
  408724:	str	x0, [x25, #16]
  408728:	str	x23, [x0]
  40872c:	stur	q0, [x25, #24]
  408730:	str	x21, [x25, #40]
  408734:	str	w8, [x25, #48]
  408738:	str	x20, [x25]
  40873c:	cbz	x20, 408744 <ferror@plt+0x4ea4>
  408740:	str	x25, [x20, #8]
  408744:	ldr	x11, [sp, #160]
  408748:	str	xzr, [x25, #8]
  40874c:	mov	x20, x25
  408750:	adrp	x23, 468000 <_sch_istable+0x1c50>
  408754:	mov	x25, x28
  408758:	b	4085c4 <ferror@plt+0x4d24>
  40875c:	mov	x20, xzr
  408760:	b	408910 <ferror@plt+0x5070>
  408764:	ldr	w20, [x19, #24]
  408768:	tbnz	w20, #16, 4087ac <ferror@plt+0x4f0c>
  40876c:	ldr	x25, [x19, #8]
  408770:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  408774:	add	x1, x1, #0x79a
  408778:	mov	x21, x12
  40877c:	mov	x0, x25
  408780:	bl	4036d0 <strstr@plt>
  408784:	ldr	x15, [sp, #104]
  408788:	mov	x12, x21
  40878c:	cbnz	x0, 4087ac <ferror@plt+0x4f0c>
  408790:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  408794:	mov	x0, x25
  408798:	add	x1, x1, #0x7a7
  40879c:	bl	4036d0 <strstr@plt>
  4087a0:	ldr	x15, [sp, #104]
  4087a4:	mov	x12, x21
  4087a8:	cbz	x0, 40ac38 <ferror@plt+0x7398>
  4087ac:	ubfx	w8, w20, #3, #1
  4087b0:	ldr	x14, [sp, #128]
  4087b4:	ldr	x20, [sp, #168]
  4087b8:	str	w8, [sp, #140]
  4087bc:	ldr	w8, [sp, #100]
  4087c0:	cbnz	w8, 4084f8 <ferror@plt+0x4c58>
  4087c4:	b	4080f8 <ferror@plt+0x4858>
  4087c8:	ldr	x22, [sp, #184]
  4087cc:	b	4087f8 <ferror@plt+0x4f58>
  4087d0:	str	xzr, [x25, #8]
  4087d4:	mov	x20, x25
  4087d8:	adrp	x23, 468000 <_sch_istable+0x1c50>
  4087dc:	mov	x25, x28
  4087e0:	udiv	w8, w19, w26
  4087e4:	add	x22, x22, x8
  4087e8:	ldr	x8, [sp, #168]
  4087ec:	str	xzr, [x24, #232]
  4087f0:	cmp	x22, x8
  4087f4:	b.cs	40890c <ferror@plt+0x506c>  // b.hs, b.nlast
  4087f8:	adrp	x11, 469000 <_bfd_std_section+0x118>
  4087fc:	stur	xzr, [x29, #-120]
  408800:	str	xzr, [x24, #168]
  408804:	add	x11, x11, #0x35c
  408808:	ldrb	w8, [x11, #60]
  40880c:	ldrb	w9, [x11]
  408810:	mov	w10, #0x40000000            	// #1073741824
  408814:	cmp	w8, #0x0
  408818:	csel	x10, x10, xzr, ne  // ne = any
  40881c:	cmp	w9, #0x0
  408820:	mov	w9, #0x10000000            	// #268435456
  408824:	csel	x9, x9, xzr, ne  // ne = any
  408828:	orr	x9, x9, x10
  40882c:	str	x9, [x24, #88]
  408830:	ldur	x10, [x11, #148]
  408834:	cbz	x10, 408840 <ferror@plt+0x4fa0>
  408838:	orr	x9, x9, #0x20000000
  40883c:	str	x9, [x24, #88]
  408840:	tbnz	w8, #0, 408864 <ferror@plt+0x4fc4>
  408844:	ldr	w8, [x27, #32]
  408848:	mov	w9, #0x110                 	// #272
  40884c:	bics	wzr, w9, w8
  408850:	b.ne	408864 <ferror@plt+0x4fc4>  // b.any
  408854:	ldr	x8, [x27, #40]
  408858:	ldr	x9, [sp, #168]
  40885c:	add	x8, x8, x9
  408860:	str	x8, [x24, #232]
  408864:	ldr	x8, [sp, #168]
  408868:	strb	wzr, [x24, #196]
  40886c:	mov	x1, x24
  408870:	str	x8, [x24, #240]
  408874:	ldr	x8, [x27, #40]
  408878:	add	x0, x8, x22
  40887c:	blr	x25
  408880:	ldrb	w8, [x24, #196]
  408884:	mov	w19, w0
  408888:	cbz	w8, 4087e0 <ferror@plt+0x4f40>
  40888c:	ldr	w8, [x24, #200]
  408890:	sub	w8, w8, #0x2
  408894:	cmp	w8, #0x3
  408898:	b.hi	4087e0 <ferror@plt+0x4f40>  // b.pmore
  40889c:	ldr	x8, [x27, #40]
  4088a0:	ldr	x9, [sp, #184]
  4088a4:	ldr	x21, [x24, #208]
  4088a8:	add	x9, x8, x9
  4088ac:	cmp	x21, x9
  4088b0:	b.cc	4087e0 <ferror@plt+0x4f40>  // b.lo, b.ul, b.last
  4088b4:	ldr	x9, [sp, #168]
  4088b8:	add	x9, x8, x9
  4088bc:	cmp	x21, x9
  4088c0:	b.cs	4087e0 <ferror@plt+0x4f40>  // b.hs, b.nlast
  4088c4:	mov	w0, #0x38                  	// #56
  4088c8:	add	x23, x8, x22
  4088cc:	bl	403290 <xmalloc@plt>
  4088d0:	mov	x25, x0
  4088d4:	stp	xzr, xzr, [x0]
  4088d8:	mov	w0, #0x10                  	// #16
  4088dc:	bl	403290 <xmalloc@plt>
  4088e0:	ldr	q0, [sp, #16]
  4088e4:	mov	w8, #0xffffffff            	// #-1
  4088e8:	str	x0, [x25, #16]
  4088ec:	str	x23, [x0]
  4088f0:	stur	q0, [x25, #24]
  4088f4:	str	x21, [x25, #40]
  4088f8:	str	w8, [x25, #48]
  4088fc:	str	x20, [x25]
  408900:	cbz	x20, 4087d0 <ferror@plt+0x4f30>
  408904:	str	x25, [x20, #8]
  408908:	b	4087d0 <ferror@plt+0x4f30>
  40890c:	ldur	x0, [x29, #-128]
  408910:	adrp	x8, 403000 <exit@plt>
  408914:	add	x8, x8, #0x880
  408918:	str	x8, [x24]
  40891c:	ldr	x8, [x23, #3808]
  408920:	str	x8, [x24, #8]
  408924:	bl	403510 <free@plt>
  408928:	adrp	x27, 469000 <_bfd_std_section+0x118>
  40892c:	cbz	x20, 4091d4 <ferror@plt+0x5934>
  408930:	mov	x22, x20
  408934:	b	408940 <ferror@plt+0x50a0>
  408938:	ldr	x22, [x22]
  40893c:	cbz	x22, 408a24 <ferror@plt+0x5184>
  408940:	ldr	x19, [x22]
  408944:	cbnz	x19, 408958 <ferror@plt+0x50b8>
  408948:	b	408a24 <ferror@plt+0x5184>
  40894c:	mov	x21, x19
  408950:	ldr	x19, [x21]
  408954:	cbz	x19, 408938 <ferror@plt+0x5098>
  408958:	ldr	x8, [x22, #40]
  40895c:	ldr	x9, [x19, #40]
  408960:	cmp	x8, x9
  408964:	b.ne	40894c <ferror@plt+0x50ac>  // b.any
  408968:	ldr	x8, [x19, #24]
  40896c:	ldp	x10, x9, [x22, #24]
  408970:	add	x10, x8, x10
  408974:	cmp	x10, x9
  408978:	b.ls	40899c <ferror@plt+0x50fc>  // b.plast
  40897c:	ldr	x8, [x19, #32]
  408980:	ldr	x0, [x22, #16]
  408984:	add	x8, x8, x9
  408988:	lsl	x1, x8, #3
  40898c:	str	x8, [x22, #32]
  408990:	bl	4031e0 <xrealloc@plt>
  408994:	str	x0, [x22, #16]
  408998:	ldr	x8, [x19, #24]
  40899c:	cbz	x8, 4089d0 <ferror@plt+0x5130>
  4089a0:	ldr	x8, [x19, #16]
  4089a4:	ldr	x9, [x22, #16]
  4089a8:	mov	x10, xzr
  4089ac:	ldr	x11, [x22, #24]
  4089b0:	ldr	x12, [x8, x10, lsl #3]
  4089b4:	add	x10, x10, #0x1
  4089b8:	add	x13, x11, #0x1
  4089bc:	str	x13, [x22, #24]
  4089c0:	str	x12, [x9, x11, lsl #3]
  4089c4:	ldr	x11, [x19, #24]
  4089c8:	cmp	x10, x11
  4089cc:	b.cc	4089ac <ferror@plt+0x510c>  // b.lo, b.ul, b.last
  4089d0:	ldp	x8, x21, [x19]
  4089d4:	mov	x9, x21
  4089d8:	cbz	x8, 4089e4 <ferror@plt+0x5144>
  4089dc:	str	x21, [x8, #8]
  4089e0:	ldr	x9, [x19, #8]
  4089e4:	cbz	x9, 408a10 <ferror@plt+0x5170>
  4089e8:	str	x8, [x9]
  4089ec:	ldr	x0, [x19, #16]
  4089f0:	stp	xzr, xzr, [x19]
  4089f4:	cbz	x0, 4089fc <ferror@plt+0x515c>
  4089f8:	bl	403510 <free@plt>
  4089fc:	mov	x0, x19
  408a00:	bl	403510 <free@plt>
  408a04:	ldr	x19, [x21]
  408a08:	cbnz	x19, 408958 <ferror@plt+0x50b8>
  408a0c:	b	408938 <ferror@plt+0x5098>
  408a10:	mov	x20, x8
  408a14:	ldr	x0, [x19, #16]
  408a18:	stp	xzr, xzr, [x19]
  408a1c:	cbnz	x0, 4089f8 <ferror@plt+0x5158>
  408a20:	b	4089fc <ferror@plt+0x515c>
  408a24:	cbz	x20, 4091d4 <ferror@plt+0x5934>
  408a28:	mov	x8, x20
  408a2c:	b	408a38 <ferror@plt+0x5198>
  408a30:	mov	x8, x9
  408a34:	cbz	x8, 408ddc <ferror@plt+0x553c>
  408a38:	ldr	x9, [x8]
  408a3c:	ldr	x12, [x8, #24]
  408a40:	ldr	x10, [x8, #40]
  408a44:	cbz	x12, 408ad4 <ferror@plt+0x5234>
  408a48:	ldr	x11, [x8, #16]
  408a4c:	cmp	x12, #0x1
  408a50:	mov	x14, x12
  408a54:	mov	x13, x10
  408a58:	b.eq	408aa8 <ferror@plt+0x5208>  // b.none
  408a5c:	and	x15, x12, #0xfffffffffffffffe
  408a60:	add	x13, x11, x12, lsl #3
  408a64:	and	x14, x12, #0x1
  408a68:	sub	x13, x13, #0x8
  408a6c:	mov	x17, x15
  408a70:	mov	x16, x10
  408a74:	mov	x18, x10
  408a78:	ldp	x1, x0, [x13, #-8]
  408a7c:	sub	x13, x13, #0x10
  408a80:	cmp	x0, x16
  408a84:	csel	x16, x0, x16, hi  // hi = pmore
  408a88:	cmp	x1, x18
  408a8c:	csel	x18, x1, x18, hi  // hi = pmore
  408a90:	subs	x17, x17, #0x2
  408a94:	b.ne	408a78 <ferror@plt+0x51d8>  // b.any
  408a98:	cmp	x16, x18
  408a9c:	csel	x13, x16, x18, hi  // hi = pmore
  408aa0:	cmp	x12, x15
  408aa4:	b.eq	408ac4 <ferror@plt+0x5224>  // b.none
  408aa8:	sub	x15, x11, #0x8
  408aac:	ldr	x16, [x15, x14, lsl #3]
  408ab0:	sub	x17, x14, #0x1
  408ab4:	mov	x14, x17
  408ab8:	cmp	x16, x13
  408abc:	csel	x13, x16, x13, hi  // hi = pmore
  408ac0:	cbnz	x17, 408aac <ferror@plt+0x520c>
  408ac4:	cmp	x12, #0x2
  408ac8:	b.cs	408adc <ferror@plt+0x523c>  // b.hs, b.nlast
  408acc:	mov	x14, x12
  408ad0:	b	408b24 <ferror@plt+0x5284>
  408ad4:	mov	x13, x10
  408ad8:	b	408b40 <ferror@plt+0x52a0>
  408adc:	and	x15, x12, #0xfffffffffffffffe
  408ae0:	add	x16, x11, x12, lsl #3
  408ae4:	and	x14, x12, #0x1
  408ae8:	sub	x16, x16, #0x8
  408aec:	mov	x17, x15
  408af0:	mov	x18, x10
  408af4:	ldp	x1, x0, [x16, #-8]
  408af8:	sub	x16, x16, #0x10
  408afc:	cmp	x0, x10
  408b00:	csel	x10, x0, x10, cc  // cc = lo, ul, last
  408b04:	cmp	x1, x18
  408b08:	csel	x18, x1, x18, cc  // cc = lo, ul, last
  408b0c:	subs	x17, x17, #0x2
  408b10:	b.ne	408af4 <ferror@plt+0x5254>  // b.any
  408b14:	cmp	x10, x18
  408b18:	csel	x10, x10, x18, cc  // cc = lo, ul, last
  408b1c:	cmp	x12, x15
  408b20:	b.eq	408b40 <ferror@plt+0x52a0>  // b.none
  408b24:	sub	x11, x11, #0x8
  408b28:	ldr	x12, [x11, x14, lsl #3]
  408b2c:	sub	x15, x14, #0x1
  408b30:	mov	x14, x15
  408b34:	cmp	x12, x10
  408b38:	csel	x10, x12, x10, cc  // cc = lo, ul, last
  408b3c:	cbnz	x15, 408b28 <ferror@plt+0x5288>
  408b40:	cbz	x9, 408ddc <ferror@plt+0x553c>
  408b44:	sub	x12, x13, x10
  408b48:	mov	x11, x9
  408b4c:	mov	x10, x8
  408b50:	b	408b64 <ferror@plt+0x52c4>
  408b54:	mov	x10, x11
  408b58:	mov	x12, x15
  408b5c:	ldr	x11, [x11]
  408b60:	cbz	x11, 408d88 <ferror@plt+0x54e8>
  408b64:	ldr	x13, [x11, #40]
  408b68:	ldr	x14, [x11, #24]
  408b6c:	mov	x16, x13
  408b70:	mov	x18, x13
  408b74:	cbz	x14, 408c6c <ferror@plt+0x53cc>
  408b78:	ldr	x15, [x11, #16]
  408b7c:	cmp	x14, #0x1
  408b80:	mov	x17, x14
  408b84:	mov	x16, x13
  408b88:	b.eq	408bd8 <ferror@plt+0x5338>  // b.none
  408b8c:	and	x18, x14, #0xfffffffffffffffe
  408b90:	add	x16, x15, x14, lsl #3
  408b94:	and	x17, x14, #0x1
  408b98:	sub	x16, x16, #0x8
  408b9c:	mov	x1, x18
  408ba0:	mov	x0, x13
  408ba4:	mov	x2, x13
  408ba8:	ldp	x4, x3, [x16, #-8]
  408bac:	sub	x16, x16, #0x10
  408bb0:	cmp	x3, x0
  408bb4:	csel	x0, x3, x0, hi  // hi = pmore
  408bb8:	cmp	x4, x2
  408bbc:	csel	x2, x4, x2, hi  // hi = pmore
  408bc0:	subs	x1, x1, #0x2
  408bc4:	b.ne	408ba8 <ferror@plt+0x5308>  // b.any
  408bc8:	cmp	x0, x2
  408bcc:	csel	x16, x0, x2, hi  // hi = pmore
  408bd0:	cmp	x14, x18
  408bd4:	b.eq	408bf4 <ferror@plt+0x5354>  // b.none
  408bd8:	sub	x18, x15, #0x8
  408bdc:	ldr	x0, [x18, x17, lsl #3]
  408be0:	sub	x1, x17, #0x1
  408be4:	mov	x17, x1
  408be8:	cmp	x0, x16
  408bec:	csel	x16, x0, x16, hi  // hi = pmore
  408bf0:	cbnz	x1, 408bdc <ferror@plt+0x533c>
  408bf4:	cmp	x14, #0x2
  408bf8:	mov	x17, x14
  408bfc:	mov	x18, x13
  408c00:	b.cc	408c50 <ferror@plt+0x53b0>  // b.lo, b.ul, b.last
  408c04:	and	x0, x14, #0xfffffffffffffffe
  408c08:	add	x18, x15, x14, lsl #3
  408c0c:	and	x17, x14, #0x1
  408c10:	sub	x18, x18, #0x8
  408c14:	mov	x2, x0
  408c18:	mov	x1, x13
  408c1c:	mov	x3, x13
  408c20:	ldp	x5, x4, [x18, #-8]
  408c24:	sub	x18, x18, #0x10
  408c28:	cmp	x4, x1
  408c2c:	csel	x1, x4, x1, cc  // cc = lo, ul, last
  408c30:	cmp	x5, x3
  408c34:	csel	x3, x5, x3, cc  // cc = lo, ul, last
  408c38:	subs	x2, x2, #0x2
  408c3c:	b.ne	408c20 <ferror@plt+0x5380>  // b.any
  408c40:	cmp	x1, x3
  408c44:	csel	x18, x1, x3, cc  // cc = lo, ul, last
  408c48:	cmp	x14, x0
  408c4c:	b.eq	408c6c <ferror@plt+0x53cc>  // b.none
  408c50:	sub	x15, x15, #0x8
  408c54:	ldr	x0, [x15, x17, lsl #3]
  408c58:	sub	x1, x17, #0x1
  408c5c:	mov	x17, x1
  408c60:	cmp	x0, x18
  408c64:	csel	x18, x0, x18, cc  // cc = lo, ul, last
  408c68:	cbnz	x1, 408c54 <ferror@plt+0x53b4>
  408c6c:	sub	x15, x16, x18
  408c70:	cmp	x15, x12
  408c74:	b.cc	408b54 <ferror@plt+0x52b4>  // b.lo, b.ul, b.last
  408c78:	b.ne	408b5c <ferror@plt+0x52bc>  // b.any
  408c7c:	cbz	x14, 408cf8 <ferror@plt+0x5458>
  408c80:	ldr	x17, [x11, #16]
  408c84:	cmp	x14, #0x1
  408c88:	b.ne	408c94 <ferror@plt+0x53f4>  // b.any
  408c8c:	mov	x16, x14
  408c90:	b	408cdc <ferror@plt+0x543c>
  408c94:	and	x18, x14, #0xfffffffffffffffe
  408c98:	add	x0, x17, x14, lsl #3
  408c9c:	and	x16, x14, #0x1
  408ca0:	sub	x0, x0, #0x8
  408ca4:	mov	x1, x18
  408ca8:	mov	x2, x13
  408cac:	ldp	x4, x3, [x0, #-8]
  408cb0:	sub	x0, x0, #0x10
  408cb4:	cmp	x3, x13
  408cb8:	csel	x13, x3, x13, cc  // cc = lo, ul, last
  408cbc:	cmp	x4, x2
  408cc0:	csel	x2, x4, x2, cc  // cc = lo, ul, last
  408cc4:	subs	x1, x1, #0x2
  408cc8:	b.ne	408cac <ferror@plt+0x540c>  // b.any
  408ccc:	cmp	x13, x2
  408cd0:	csel	x13, x13, x2, cc  // cc = lo, ul, last
  408cd4:	cmp	x14, x18
  408cd8:	b.eq	408cf8 <ferror@plt+0x5458>  // b.none
  408cdc:	sub	x14, x17, #0x8
  408ce0:	ldr	x17, [x14, x16, lsl #3]
  408ce4:	sub	x18, x16, #0x1
  408ce8:	mov	x16, x18
  408cec:	cmp	x17, x13
  408cf0:	csel	x13, x17, x13, cc  // cc = lo, ul, last
  408cf4:	cbnz	x18, 408ce0 <ferror@plt+0x5440>
  408cf8:	ldr	x18, [x10, #24]
  408cfc:	ldr	x14, [x10, #40]
  408d00:	cbz	x18, 408d7c <ferror@plt+0x54dc>
  408d04:	ldr	x17, [x10, #16]
  408d08:	cmp	x18, #0x1
  408d0c:	b.ne	408d18 <ferror@plt+0x5478>  // b.any
  408d10:	mov	x16, x18
  408d14:	b	408d60 <ferror@plt+0x54c0>
  408d18:	and	x0, x18, #0xfffffffffffffffe
  408d1c:	add	x1, x17, x18, lsl #3
  408d20:	and	x16, x18, #0x1
  408d24:	sub	x1, x1, #0x8
  408d28:	mov	x2, x0
  408d2c:	mov	x3, x14
  408d30:	ldp	x5, x4, [x1, #-8]
  408d34:	sub	x1, x1, #0x10
  408d38:	cmp	x4, x14
  408d3c:	csel	x14, x4, x14, cc  // cc = lo, ul, last
  408d40:	cmp	x5, x3
  408d44:	csel	x3, x5, x3, cc  // cc = lo, ul, last
  408d48:	subs	x2, x2, #0x2
  408d4c:	b.ne	408d30 <ferror@plt+0x5490>  // b.any
  408d50:	cmp	x14, x3
  408d54:	csel	x14, x14, x3, cc  // cc = lo, ul, last
  408d58:	cmp	x18, x0
  408d5c:	b.eq	408d7c <ferror@plt+0x54dc>  // b.none
  408d60:	sub	x17, x17, #0x8
  408d64:	ldr	x18, [x17, x16, lsl #3]
  408d68:	sub	x0, x16, #0x1
  408d6c:	mov	x16, x0
  408d70:	cmp	x18, x14
  408d74:	csel	x14, x18, x14, cc  // cc = lo, ul, last
  408d78:	cbnz	x0, 408d64 <ferror@plt+0x54c4>
  408d7c:	cmp	x13, x14
  408d80:	b.cc	408b54 <ferror@plt+0x52b4>  // b.lo, b.ul, b.last
  408d84:	b	408b5c <ferror@plt+0x52bc>
  408d88:	cmp	x10, x8
  408d8c:	b.eq	408a30 <ferror@plt+0x5190>  // b.none
  408d90:	ldr	x9, [x10]
  408d94:	cbz	x9, 408da0 <ferror@plt+0x5500>
  408d98:	ldr	x11, [x10, #8]
  408d9c:	str	x11, [x9, #8]
  408da0:	ldr	x11, [x10, #8]
  408da4:	cbz	x11, 408db0 <ferror@plt+0x5510>
  408da8:	str	x9, [x11]
  408dac:	b	408db4 <ferror@plt+0x5514>
  408db0:	mov	x20, x9
  408db4:	stp	x8, xzr, [x10]
  408db8:	ldr	x9, [x8, #8]
  408dbc:	str	x9, [x10, #8]
  408dc0:	str	x10, [x8, #8]
  408dc4:	ldr	x9, [x10, #8]
  408dc8:	cbz	x9, 408dd4 <ferror@plt+0x5534>
  408dcc:	str	x10, [x9]
  408dd0:	b	408a34 <ferror@plt+0x5194>
  408dd4:	mov	x20, x10
  408dd8:	b	408a34 <ferror@plt+0x5194>
  408ddc:	cbz	x20, 4091d4 <ferror@plt+0x5934>
  408de0:	mov	w8, #0xffffffff            	// #-1
  408de4:	mov	x9, x20
  408de8:	b	408df4 <ferror@plt+0x5554>
  408dec:	mov	x9, x10
  408df0:	cbz	x10, 4091d4 <ferror@plt+0x5934>
  408df4:	ldr	x11, [x9]
  408df8:	add	w8, w8, #0x1
  408dfc:	str	w8, [x9, #48]
  408e00:	cbz	x11, 4091d4 <ferror@plt+0x5934>
  408e04:	mov	x10, x11
  408e08:	b	408e24 <ferror@plt+0x5584>
  408e0c:	ldr	x10, [x11]
  408e10:	mov	x12, x11
  408e14:	str	w8, [x11, #48]
  408e18:	mov	x11, x12
  408e1c:	ldr	x11, [x11]
  408e20:	cbz	x11, 408dec <ferror@plt+0x554c>
  408e24:	cmp	x9, x10
  408e28:	b.eq	409180 <ferror@plt+0x58e0>  // b.none
  408e2c:	ldr	x13, [x11, #24]
  408e30:	ldr	x12, [x11, #40]
  408e34:	mov	x14, x9
  408e38:	cbz	x13, 40906c <ferror@plt+0x57cc>
  408e3c:	ldr	x16, [x11, #16]
  408e40:	and	x14, x13, #0xfffffffffffffffe
  408e44:	and	x15, x13, #0x1
  408e48:	mov	x18, x9
  408e4c:	sub	x16, x16, #0x8
  408e50:	add	x17, x16, x13, lsl #3
  408e54:	b	408e6c <ferror@plt+0x55cc>
  408e58:	cmp	x0, x1
  408e5c:	b.ls	408e1c <ferror@plt+0x557c>  // b.plast
  408e60:	ldr	x18, [x18]
  408e64:	cmp	x18, x10
  408e68:	b.eq	409180 <ferror@plt+0x58e0>  // b.none
  408e6c:	ldr	x0, [x18, #40]
  408e70:	ldr	x1, [x18, #24]
  408e74:	mov	x2, x0
  408e78:	cbz	x1, 408ef8 <ferror@plt+0x5658>
  408e7c:	ldr	x4, [x18, #16]
  408e80:	cmp	x1, #0x1
  408e84:	mov	x3, x1
  408e88:	mov	x2, x0
  408e8c:	b.eq	408edc <ferror@plt+0x563c>  // b.none
  408e90:	and	x5, x1, #0xfffffffffffffffe
  408e94:	add	x2, x4, x1, lsl #3
  408e98:	and	x3, x1, #0x1
  408e9c:	sub	x2, x2, #0x8
  408ea0:	mov	x7, x5
  408ea4:	mov	x6, x0
  408ea8:	mov	x19, x0
  408eac:	ldp	x22, x21, [x2, #-8]
  408eb0:	sub	x2, x2, #0x10
  408eb4:	cmp	x21, x6
  408eb8:	csel	x6, x21, x6, hi  // hi = pmore
  408ebc:	cmp	x22, x19
  408ec0:	csel	x19, x22, x19, hi  // hi = pmore
  408ec4:	subs	x7, x7, #0x2
  408ec8:	b.ne	408eac <ferror@plt+0x560c>  // b.any
  408ecc:	cmp	x6, x19
  408ed0:	csel	x2, x6, x19, hi  // hi = pmore
  408ed4:	cmp	x1, x5
  408ed8:	b.eq	408ef8 <ferror@plt+0x5658>  // b.none
  408edc:	sub	x4, x4, #0x8
  408ee0:	ldr	x5, [x4, x3, lsl #3]
  408ee4:	sub	x6, x3, #0x1
  408ee8:	mov	x3, x6
  408eec:	cmp	x5, x2
  408ef0:	csel	x2, x5, x2, hi  // hi = pmore
  408ef4:	cbnz	x6, 408ee0 <ferror@plt+0x5640>
  408ef8:	cmp	x13, #0x2
  408efc:	mov	x4, x13
  408f00:	mov	x3, x12
  408f04:	b.cc	408f4c <ferror@plt+0x56ac>  // b.lo, b.ul, b.last
  408f08:	mov	x4, x14
  408f0c:	mov	x6, x17
  408f10:	mov	x3, x12
  408f14:	mov	x5, x12
  408f18:	ldp	x19, x7, [x6, #-8]
  408f1c:	sub	x6, x6, #0x10
  408f20:	cmp	x7, x3
  408f24:	csel	x3, x7, x3, cc  // cc = lo, ul, last
  408f28:	cmp	x19, x5
  408f2c:	csel	x5, x19, x5, cc  // cc = lo, ul, last
  408f30:	subs	x4, x4, #0x2
  408f34:	b.ne	408f18 <ferror@plt+0x5678>  // b.any
  408f38:	cmp	x3, x5
  408f3c:	csel	x3, x3, x5, cc  // cc = lo, ul, last
  408f40:	cmp	x13, x14
  408f44:	mov	x4, x15
  408f48:	b.eq	408f64 <ferror@plt+0x56c4>  // b.none
  408f4c:	ldr	x5, [x16, x4, lsl #3]
  408f50:	sub	x6, x4, #0x1
  408f54:	mov	x4, x6
  408f58:	cmp	x5, x3
  408f5c:	csel	x3, x5, x3, cc  // cc = lo, ul, last
  408f60:	cbnz	x6, 408f4c <ferror@plt+0x56ac>
  408f64:	cmp	x2, x3
  408f68:	b.cc	408e60 <ferror@plt+0x55c0>  // b.lo, b.ul, b.last
  408f6c:	cbz	x1, 408fe8 <ferror@plt+0x5748>
  408f70:	ldr	x3, [x18, #16]
  408f74:	cmp	x1, #0x1
  408f78:	b.ne	408f84 <ferror@plt+0x56e4>  // b.any
  408f7c:	mov	x2, x1
  408f80:	b	408fcc <ferror@plt+0x572c>
  408f84:	and	x4, x1, #0xfffffffffffffffe
  408f88:	add	x5, x3, x1, lsl #3
  408f8c:	and	x2, x1, #0x1
  408f90:	sub	x5, x5, #0x8
  408f94:	mov	x6, x4
  408f98:	mov	x7, x0
  408f9c:	ldp	x21, x19, [x5, #-8]
  408fa0:	sub	x5, x5, #0x10
  408fa4:	cmp	x19, x0
  408fa8:	csel	x0, x19, x0, cc  // cc = lo, ul, last
  408fac:	cmp	x21, x7
  408fb0:	csel	x7, x21, x7, cc  // cc = lo, ul, last
  408fb4:	subs	x6, x6, #0x2
  408fb8:	b.ne	408f9c <ferror@plt+0x56fc>  // b.any
  408fbc:	cmp	x0, x7
  408fc0:	csel	x0, x0, x7, cc  // cc = lo, ul, last
  408fc4:	cmp	x1, x4
  408fc8:	b.eq	408fe8 <ferror@plt+0x5748>  // b.none
  408fcc:	sub	x1, x3, #0x8
  408fd0:	ldr	x3, [x1, x2, lsl #3]
  408fd4:	sub	x4, x2, #0x1
  408fd8:	mov	x2, x4
  408fdc:	cmp	x3, x0
  408fe0:	csel	x0, x3, x0, cc  // cc = lo, ul, last
  408fe4:	cbnz	x4, 408fd0 <ferror@plt+0x5730>
  408fe8:	cmp	x13, #0x2
  408fec:	mov	x2, x13
  408ff0:	mov	x1, x12
  408ff4:	b.cc	40903c <ferror@plt+0x579c>  // b.lo, b.ul, b.last
  408ff8:	mov	x2, x14
  408ffc:	mov	x4, x17
  409000:	mov	x1, x12
  409004:	mov	x3, x12
  409008:	ldp	x6, x5, [x4, #-8]
  40900c:	sub	x4, x4, #0x10
  409010:	cmp	x5, x1
  409014:	csel	x1, x5, x1, hi  // hi = pmore
  409018:	cmp	x6, x3
  40901c:	csel	x3, x6, x3, hi  // hi = pmore
  409020:	subs	x2, x2, #0x2
  409024:	b.ne	409008 <ferror@plt+0x5768>  // b.any
  409028:	cmp	x1, x3
  40902c:	csel	x1, x1, x3, hi  // hi = pmore
  409030:	cmp	x13, x14
  409034:	mov	x2, x15
  409038:	b.eq	408e58 <ferror@plt+0x55b8>  // b.none
  40903c:	ldr	x3, [x16, x2, lsl #3]
  409040:	sub	x4, x2, #0x1
  409044:	mov	x2, x4
  409048:	cmp	x3, x1
  40904c:	csel	x1, x3, x1, hi  // hi = pmore
  409050:	cbnz	x4, 40903c <ferror@plt+0x579c>
  409054:	b	408e58 <ferror@plt+0x55b8>
  409058:	cmp	x13, x12
  40905c:	b.ls	408e1c <ferror@plt+0x557c>  // b.plast
  409060:	ldr	x14, [x14]
  409064:	cmp	x14, x10
  409068:	b.eq	409180 <ferror@plt+0x58e0>  // b.none
  40906c:	ldr	x13, [x14, #40]
  409070:	ldr	x15, [x14, #24]
  409074:	mov	x0, x13
  409078:	cbz	x15, 4090f8 <ferror@plt+0x5858>
  40907c:	ldr	x17, [x14, #16]
  409080:	cmp	x15, #0x1
  409084:	mov	x16, x15
  409088:	mov	x0, x13
  40908c:	b.eq	4090dc <ferror@plt+0x583c>  // b.none
  409090:	and	x18, x15, #0xfffffffffffffffe
  409094:	add	x0, x17, x15, lsl #3
  409098:	and	x16, x15, #0x1
  40909c:	sub	x0, x0, #0x8
  4090a0:	mov	x2, x18
  4090a4:	mov	x1, x13
  4090a8:	mov	x3, x13
  4090ac:	ldp	x5, x4, [x0, #-8]
  4090b0:	sub	x0, x0, #0x10
  4090b4:	cmp	x4, x1
  4090b8:	csel	x1, x4, x1, hi  // hi = pmore
  4090bc:	cmp	x5, x3
  4090c0:	csel	x3, x5, x3, hi  // hi = pmore
  4090c4:	subs	x2, x2, #0x2
  4090c8:	b.ne	4090ac <ferror@plt+0x580c>  // b.any
  4090cc:	cmp	x1, x3
  4090d0:	csel	x0, x1, x3, hi  // hi = pmore
  4090d4:	cmp	x15, x18
  4090d8:	b.eq	4090f8 <ferror@plt+0x5858>  // b.none
  4090dc:	sub	x17, x17, #0x8
  4090e0:	ldr	x18, [x17, x16, lsl #3]
  4090e4:	sub	x1, x16, #0x1
  4090e8:	mov	x16, x1
  4090ec:	cmp	x18, x0
  4090f0:	csel	x0, x18, x0, hi  // hi = pmore
  4090f4:	cbnz	x1, 4090e0 <ferror@plt+0x5840>
  4090f8:	cmp	x0, x12
  4090fc:	b.cc	409060 <ferror@plt+0x57c0>  // b.lo, b.ul, b.last
  409100:	cbz	x15, 409058 <ferror@plt+0x57b8>
  409104:	ldr	x17, [x14, #16]
  409108:	cmp	x15, #0x1
  40910c:	b.ne	409118 <ferror@plt+0x5878>  // b.any
  409110:	mov	x16, x15
  409114:	b	409160 <ferror@plt+0x58c0>
  409118:	and	x18, x15, #0xfffffffffffffffe
  40911c:	add	x0, x17, x15, lsl #3
  409120:	and	x16, x15, #0x1
  409124:	sub	x0, x0, #0x8
  409128:	mov	x1, x18
  40912c:	mov	x2, x13
  409130:	ldp	x4, x3, [x0, #-8]
  409134:	sub	x0, x0, #0x10
  409138:	cmp	x3, x13
  40913c:	csel	x13, x3, x13, cc  // cc = lo, ul, last
  409140:	cmp	x4, x2
  409144:	csel	x2, x4, x2, cc  // cc = lo, ul, last
  409148:	subs	x1, x1, #0x2
  40914c:	b.ne	409130 <ferror@plt+0x5890>  // b.any
  409150:	cmp	x13, x2
  409154:	csel	x13, x13, x2, cc  // cc = lo, ul, last
  409158:	cmp	x15, x18
  40915c:	b.eq	409058 <ferror@plt+0x57b8>  // b.none
  409160:	sub	x15, x17, #0x8
  409164:	ldr	x17, [x15, x16, lsl #3]
  409168:	sub	x18, x16, #0x1
  40916c:	mov	x16, x18
  409170:	cmp	x17, x13
  409174:	csel	x13, x17, x13, cc  // cc = lo, ul, last
  409178:	cbnz	x18, 409164 <ferror@plt+0x58c4>
  40917c:	b	409058 <ferror@plt+0x57b8>
  409180:	cmp	x11, x10
  409184:	b.eq	408e0c <ferror@plt+0x556c>  // b.none
  409188:	ldp	x13, x12, [x11]
  40918c:	mov	x14, x12
  409190:	cbz	x13, 40919c <ferror@plt+0x58fc>
  409194:	str	x12, [x13, #8]
  409198:	ldr	x14, [x11, #8]
  40919c:	cbz	x14, 4091a8 <ferror@plt+0x5908>
  4091a0:	str	x13, [x14]
  4091a4:	b	4091ac <ferror@plt+0x590c>
  4091a8:	mov	x20, x13
  4091ac:	stp	x10, xzr, [x11]
  4091b0:	ldr	x13, [x10, #8]
  4091b4:	str	x13, [x11, #8]
  4091b8:	str	x11, [x10, #8]
  4091bc:	ldr	x13, [x11, #8]
  4091c0:	cbz	x13, 4091cc <ferror@plt+0x592c>
  4091c4:	str	x11, [x13]
  4091c8:	b	408e14 <ferror@plt+0x5574>
  4091cc:	mov	x20, x11
  4091d0:	b	408e14 <ferror@plt+0x5574>
  4091d4:	ldur	x0, [x29, #-72]
  4091d8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4091dc:	str	x20, [x8, #1240]
  4091e0:	bl	403510 <free@plt>
  4091e4:	ldr	x8, [sp, #72]
  4091e8:	ldr	x22, [x24, #48]
  4091ec:	mov	w0, #0x78                  	// #120
  4091f0:	ldr	x8, [x8, #32]
  4091f4:	str	x8, [sp, #120]
  4091f8:	ldur	x8, [x29, #-136]
  4091fc:	str	x8, [sp, #312]
  409200:	ldp	w25, w8, [x24, #180]
  409204:	str	x8, [sp, #88]
  409208:	ldr	w8, [x24, #188]
  40920c:	str	x8, [sp, #64]
  409210:	ldr	x8, [x24, #16]
  409214:	str	x8, [sp, #248]
  409218:	mov	w8, #0x78                  	// #120
  40921c:	stur	x8, [x29, #-56]
  409220:	bl	403290 <xmalloc@plt>
  409224:	adrp	x9, 469000 <_bfd_std_section+0x118>
  409228:	add	x9, x9, #0x3c8
  40922c:	ldr	w10, [sp, #140]
  409230:	ldr	w8, [x9]
  409234:	ldr	w9, [x9, #16]
  409238:	mov	w11, #0x4                   	// #4
  40923c:	cmp	w10, #0x0
  409240:	mov	w10, #0x10                  	// #16
  409244:	csel	w10, w10, w11, eq  // eq = none
  409248:	cmp	w8, #0x0
  40924c:	mov	x21, xzr
  409250:	csel	w8, w10, w8, eq  // eq = none
  409254:	stp	x0, xzr, [x29, #-72]
  409258:	str	w8, [sp, #268]
  40925c:	cbnz	w9, 4092c8 <ferror@plt+0x5a28>
  409260:	ldr	x10, [sp, #248]
  409264:	ldr	x8, [x22, #56]
  409268:	ldr	x9, [x22, #40]
  40926c:	add	x1, sp, #0x148
  409270:	ldr	x0, [x10]
  409274:	udiv	x8, x8, x25
  409278:	add	x2, x8, x9
  40927c:	bl	4036a0 <bfd_sprintf_vma@plt>
  409280:	mov	x8, xzr
  409284:	add	x10, sp, #0x148
  409288:	ldrb	w9, [x10, x8]
  40928c:	cmp	w9, #0x30
  409290:	b.ne	4092a4 <ferror@plt+0x5a04>  // b.any
  409294:	add	x8, x8, #0x1
  409298:	ldrb	w9, [x10, x8]
  40929c:	cmp	w9, #0x30
  4092a0:	b.eq	409294 <ferror@plt+0x59f4>  // b.none
  4092a4:	cbnz	w9, 4092b4 <ferror@plt+0x5a14>
  4092a8:	ldr	x9, [x22, #40]
  4092ac:	cmp	x9, #0x0
  4092b0:	csel	w8, w8, wzr, eq  // eq = none
  4092b4:	sub	w9, w8, #0x1
  4092b8:	and	w9, w9, #0xfffffffc
  4092bc:	cmp	w8, #0x0
  4092c0:	csel	w8, wzr, w9, eq  // eq = none
  4092c4:	sxtw	x21, w8
  4092c8:	strb	wzr, [x24, #196]
  4092cc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4092d0:	ldr	x8, [x8, #1240]
  4092d4:	ldr	x20, [sp, #160]
  4092d8:	cbz	x8, 409330 <ferror@plt+0x5a90>
  4092dc:	mov	w10, #0xffffffff            	// #-1
  4092e0:	ldr	w9, [x8, #48]
  4092e4:	ldr	x8, [x8]
  4092e8:	cmp	w9, w10
  4092ec:	csel	w10, w9, w10, gt
  4092f0:	cbnz	x8, 4092e0 <ferror@plt+0x5a40>
  4092f4:	add	w8, w10, w10, lsl #1
  4092f8:	add	w8, w8, #0x4
  4092fc:	sxtw	x19, w8
  409300:	mov	x0, x19
  409304:	str	x10, [sp, #144]
  409308:	bl	403290 <xmalloc@plt>
  40930c:	sub	x20, x19, #0x1
  409310:	mov	x26, x0
  409314:	strb	wzr, [x0, x20]
  409318:	mov	x0, x19
  40931c:	bl	403290 <xmalloc@plt>
  409320:	strb	wzr, [x0, x20]
  409324:	ldr	x20, [sp, #160]
  409328:	str	x0, [sp, #200]
  40932c:	b	409340 <ferror@plt+0x5aa0>
  409330:	mov	w8, #0xffffffff            	// #-1
  409334:	mov	x26, xzr
  409338:	str	xzr, [sp, #200]
  40933c:	str	x8, [sp, #144]
  409340:	ldr	x8, [sp, #168]
  409344:	ldr	x3, [sp, #184]
  409348:	mov	w28, #0x20                  	// #32
  40934c:	cmp	x3, x8
  409350:	b.cs	40abe0 <ferror@plt+0x7340>  // b.hs, b.nlast
  409354:	mul	x8, x8, x25
  409358:	str	x8, [sp, #320]
  40935c:	sub	x8, x29, #0x80
  409360:	add	x8, x8, x21
  409364:	str	x8, [sp, #272]
  409368:	ldr	x8, [sp, #144]
  40936c:	stp	x22, x25, [sp, #208]
  409370:	str	x26, [sp, #192]
  409374:	add	w8, w8, w8, lsl #1
  409378:	add	w8, w8, #0x3
  40937c:	sxtw	x8, w8
  409380:	str	x8, [sp, #112]
  409384:	sub	x8, x8, #0x1
  409388:	str	x8, [sp, #152]
  40938c:	ldr	x8, [sp, #312]
  409390:	sub	x8, x8, #0x1
  409394:	str	x8, [sp, #80]
  409398:	b	4093b8 <ferror@plt+0x5b18>
  40939c:	ldr	x3, [sp, #184]
  4093a0:	udiv	w8, w21, w25
  4093a4:	adrp	x27, 469000 <_bfd_std_section+0x118>
  4093a8:	add	x3, x3, x8
  4093ac:	ldr	x8, [sp, #168]
  4093b0:	cmp	x3, x8
  4093b4:	b.cs	40abe0 <ferror@plt+0x7340>  // b.hs, b.nlast
  4093b8:	ldr	x8, [sp, #320]
  4093bc:	mul	x12, x3, x25
  4093c0:	cmp	x12, x8
  4093c4:	ldr	x8, [sp, #248]
  4093c8:	str	xzr, [x8, #40]
  4093cc:	mov	x8, x12
  4093d0:	b.cs	409400 <ferror@plt+0x5b60>  // b.hs, b.nlast
  4093d4:	ldr	x8, [sp, #168]
  4093d8:	sub	x8, x8, x3
  4093dc:	mul	x9, x25, x8
  4093e0:	mov	x8, x12
  4093e4:	ldr	x10, [sp, #312]
  4093e8:	ldrb	w10, [x10, x8]
  4093ec:	cbnz	w10, 409400 <ferror@plt+0x5b60>
  4093f0:	subs	x9, x9, #0x1
  4093f4:	add	x8, x8, #0x1
  4093f8:	b.ne	4093e4 <ferror@plt+0x5b44>  // b.any
  4093fc:	ldr	x8, [sp, #320]
  409400:	adrp	x9, 469000 <_bfd_std_section+0x118>
  409404:	ldrb	w9, [x9, #916]
  409408:	str	x20, [sp, #160]
  40940c:	str	x3, [sp, #184]
  409410:	tbnz	w9, #0, 409424 <ferror@plt+0x5b84>
  409414:	ldrb	w9, [x24, #196]
  409418:	cbz	w9, 4094f0 <ferror@plt+0x5c50>
  40941c:	ldrb	w9, [x24, #197]
  409420:	cbz	w9, 4094f0 <ferror@plt+0x5c50>
  409424:	adrp	x8, 469000 <_bfd_std_section+0x118>
  409428:	add	x8, x8, #0x354
  40942c:	ldrb	w8, [x8]
  409430:	adrp	x20, 44c000 <warn@@Base+0xbe9c>
  409434:	add	x20, x20, #0x772
  409438:	str	x12, [sp, #232]
  40943c:	tbnz	w8, #0, 409490 <ferror@plt+0x5bf0>
  409440:	adrp	x8, 469000 <_bfd_std_section+0x118>
  409444:	add	x8, x8, #0x354
  409448:	ldrb	w8, [x8, #72]
  40944c:	cbnz	w8, 409490 <ferror@plt+0x5bf0>
  409450:	adrp	x8, 469000 <_bfd_std_section+0x118>
  409454:	ldr	w8, [x8, #984]
  409458:	cbz	w8, 409ab4 <ferror@plt+0x6214>
  40945c:	ldr	x19, [sp, #248]
  409460:	mov	w8, #0x1                   	// #1
  409464:	mov	x1, x24
  409468:	str	w8, [x19, #8]
  40946c:	ldr	x8, [x22, #40]
  409470:	add	x0, x8, x3
  409474:	bl	407b68 <ferror@plt+0x42c8>
  409478:	str	wzr, [x19, #8]
  40947c:	ldr	x1, [x23, #3808]
  409480:	mov	w0, #0x20                  	// #32
  409484:	bl	4030b0 <putc@plt>
  409488:	cbnz	x26, 409b0c <ferror@plt+0x626c>
  40948c:	b	40a1b4 <ferror@plt+0x6914>
  409490:	ldr	x8, [sp, #248]
  409494:	adrp	x9, 469000 <_bfd_std_section+0x118>
  409498:	ldr	x1, [x9, #1088]
  40949c:	sub	x4, x29, #0x10
  4094a0:	ldr	x25, [x8]
  4094a4:	sub	x5, x29, #0x18
  4094a8:	sub	x6, x29, #0x1c
  4094ac:	sub	x7, x29, #0x20
  4094b0:	ldr	x8, [x25, #8]
  4094b4:	mov	x0, x25
  4094b8:	mov	x2, x22
  4094bc:	ldr	x8, [x8, #568]
  4094c0:	blr	x8
  4094c4:	cbz	w0, 409aa4 <ferror@plt+0x6204>
  4094c8:	ldur	x26, [x29, #-16]
  4094cc:	cbz	x26, 4094d8 <ferror@plt+0x5c38>
  4094d0:	ldrb	w8, [x26]
  4094d4:	cbz	w8, 409598 <ferror@plt+0x5cf8>
  4094d8:	ldur	x8, [x29, #-24]
  4094dc:	cbz	x8, 4095a8 <ferror@plt+0x5d08>
  4094e0:	ldrb	w8, [x8]
  4094e4:	cbnz	w8, 4095a8 <ferror@plt+0x5d08>
  4094e8:	stur	xzr, [x29, #-24]
  4094ec:	b	4095a8 <ferror@plt+0x5d08>
  4094f0:	ldr	x10, [sp, #88]
  4094f4:	sub	x9, x8, x12
  4094f8:	cmp	x9, x10
  4094fc:	b.cs	409518 <ferror@plt+0x5c78>  // b.hs, b.nlast
  409500:	ldr	x10, [sp, #320]
  409504:	cmp	x8, x10
  409508:	b.ne	409424 <ferror@plt+0x5b84>  // b.any
  40950c:	ldr	x10, [sp, #64]
  409510:	cmp	x9, x10
  409514:	b.cs	409424 <ferror@plt+0x5b84>  // b.hs, b.nlast
  409518:	ldr	x11, [sp, #320]
  40951c:	adrp	x10, 469000 <_bfd_std_section+0x118>
  409520:	ldrb	w10, [x10, #848]
  409524:	and	w9, w9, #0xfffffffc
  409528:	add	w9, w9, w12
  40952c:	cmp	x8, x11
  409530:	csel	w8, w8, w9, eq  // eq = none
  409534:	cmp	w10, #0x1
  409538:	sub	w21, w8, w12
  40953c:	b.ne	40956c <ferror@plt+0x5ccc>  // b.any
  409540:	ldr	x9, [sp, #168]
  409544:	udiv	w1, w21, w25
  409548:	add	x8, x3, x1
  40954c:	cmp	x8, x9
  409550:	b.cs	40956c <ferror@plt+0x5ccc>  // b.hs, b.nlast
  409554:	ldr	x9, [x22, #144]
  409558:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40955c:	add	x0, x0, #0x7b5
  409560:	add	x2, x9, x8
  409564:	bl	4037a0 <printf@plt>
  409568:	b	409578 <ferror@plt+0x5cd8>
  40956c:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  409570:	add	x0, x0, #0x927
  409574:	bl	403440 <puts@plt>
  409578:	ldr	x20, [sp, #160]
  40957c:	adrp	x11, 469000 <_bfd_std_section+0x118>
  409580:	mov	w8, wzr
  409584:	add	x11, x11, #0x380
  409588:	ldr	x9, [sp, #224]
  40958c:	cmp	x20, x9
  409590:	b.cc	40a894 <ferror@plt+0x6ff4>  // b.lo, b.ul, b.last
  409594:	b	40aad4 <ferror@plt+0x7234>
  409598:	mov	x26, xzr
  40959c:	stur	xzr, [x29, #-16]
  4095a0:	ldur	x8, [x29, #-24]
  4095a4:	cbnz	x8, 4094e0 <ferror@plt+0x5c40>
  4095a8:	cbz	x26, 409674 <ferror@plt+0x5dd4>
  4095ac:	ldrb	w8, [x26]
  4095b0:	mov	w19, wzr
  4095b4:	mov	x21, xzr
  4095b8:	cmp	w8, #0x2f
  4095bc:	b.ne	409660 <ferror@plt+0x5dc0>  // b.any
  4095c0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4095c4:	ldr	x8, [x8, #1032]
  4095c8:	cbz	x8, 409660 <ferror@plt+0x5dc0>
  4095cc:	adrp	x19, 469000 <_bfd_std_section+0x118>
  4095d0:	ldr	x8, [x19, #1040]
  4095d4:	mov	w9, #0x1001                	// #4097
  4095d8:	add	x0, x8, x9
  4095dc:	bl	403290 <xmalloc@plt>
  4095e0:	ldr	x19, [x19, #1040]
  4095e4:	mov	x21, x0
  4095e8:	cbz	x19, 409600 <ferror@plt+0x5d60>
  4095ec:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4095f0:	ldr	x1, [x8, #1032]
  4095f4:	mov	x0, x21
  4095f8:	mov	x2, x19
  4095fc:	bl	402f70 <memcpy@plt>
  409600:	adrp	x8, 469000 <_bfd_std_section+0x118>
  409604:	ldr	w8, [x8, #964]
  409608:	add	x0, x21, x19
  40960c:	cmp	w8, #0x1
  409610:	b.lt	409644 <ferror@plt+0x5da4>  // b.tstop
  409614:	mov	x9, x26
  409618:	ldrb	w10, [x9, #1]!
  40961c:	cbz	w10, 409644 <ferror@plt+0x5da4>
  409620:	mov	w11, wzr
  409624:	and	w10, w10, #0xff
  409628:	cmp	w10, #0x2f
  40962c:	csel	x26, x9, x26, eq  // eq = none
  409630:	ldrb	w10, [x9, #1]!
  409634:	cinc	w11, w11, eq  // eq = none
  409638:	cmp	w11, w8
  40963c:	b.ge	409644 <ferror@plt+0x5da4>  // b.tcont
  409640:	cbnz	w10, 409624 <ferror@plt+0x5d84>
  409644:	mov	w2, #0x1000                	// #4096
  409648:	mov	x1, x26
  40964c:	bl	403730 <strncpy@plt>
  409650:	mov	w8, #0x1000                	// #4096
  409654:	mov	w19, #0x1                   	// #1
  409658:	strb	wzr, [x0, x8]
  40965c:	stur	x21, [x29, #-16]
  409660:	adrp	x8, 469000 <_bfd_std_section+0x118>
  409664:	ldrb	w8, [x8, #852]
  409668:	cmp	w8, #0x1
  40966c:	b.eq	40968c <ferror@plt+0x5dec>  // b.none
  409670:	b	4097a0 <ferror@plt+0x5f00>
  409674:	mov	x21, xzr
  409678:	mov	w19, wzr
  40967c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  409680:	ldrb	w8, [x8, #852]
  409684:	cmp	w8, #0x1
  409688:	b.ne	4097a0 <ferror@plt+0x5f00>  // b.any
  40968c:	ldur	x26, [x29, #-24]
  409690:	cbz	x26, 4096d0 <ferror@plt+0x5e30>
  409694:	adrp	x8, 469000 <_bfd_std_section+0x118>
  409698:	ldr	x1, [x8, #1208]
  40969c:	cbz	x1, 4096ac <ferror@plt+0x5e0c>
  4096a0:	mov	x0, x26
  4096a4:	bl	4034a0 <strcmp@plt>
  4096a8:	cbz	w0, 4096d0 <ferror@plt+0x5e30>
  4096ac:	mov	x0, x26
  4096b0:	bl	4049dc <ferror@plt+0x113c>
  4096b4:	mov	x1, x0
  4096b8:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  4096bc:	add	x0, x0, #0x60e
  4096c0:	bl	4037a0 <printf@plt>
  4096c4:	mov	w8, #0xffffffff            	// #-1
  4096c8:	adrp	x9, 469000 <_bfd_std_section+0x118>
  4096cc:	str	w8, [x9, #1000]
  4096d0:	ldur	w2, [x29, #-28]
  4096d4:	cbz	w2, 409704 <ferror@plt+0x5e64>
  4096d8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4096dc:	add	x8, x8, #0x3e8
  4096e0:	ldr	w8, [x8]
  4096e4:	ldur	w3, [x29, #-32]
  4096e8:	cmp	w2, w8
  4096ec:	b.ne	40988c <ferror@plt+0x5fec>  // b.any
  4096f0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4096f4:	add	x8, x8, #0x3e8
  4096f8:	ldr	w8, [x8, #4]
  4096fc:	cmp	w3, w8
  409700:	b.ne	40988c <ferror@plt+0x5fec>  // b.any
  409704:	adrp	x8, 469000 <_bfd_std_section+0x118>
  409708:	ldrb	w8, [x8, #864]
  40970c:	cmp	w8, #0x1
  409710:	b.ne	4097a0 <ferror@plt+0x5f00>  // b.any
  409714:	ldr	x8, [x25, #8]
  409718:	add	x1, sp, #0x148
  40971c:	sub	x2, x29, #0x28
  409720:	sub	x3, x29, #0x2c
  409724:	ldr	x8, [x8, #584]
  409728:	mov	x0, x25
  40972c:	mov	x26, x21
  409730:	blr	x8
  409734:	adrp	x20, 445000 <warn@@Base+0x4e9c>
  409738:	adrp	x21, 44d000 <warn@@Base+0xce9c>
  40973c:	add	x20, x20, #0x84a
  409740:	add	x21, x21, #0xca0
  409744:	cbz	w0, 409794 <ferror@plt+0x5ef4>
  409748:	ldr	x0, [sp, #328]
  40974c:	bl	4049dc <ferror@plt+0x113c>
  409750:	ldur	w2, [x29, #-44]
  409754:	mov	x1, x0
  409758:	mov	x0, x20
  40975c:	bl	4037a0 <printf@plt>
  409760:	ldur	x0, [x29, #-40]
  409764:	bl	4049dc <ferror@plt+0x113c>
  409768:	mov	x1, x0
  40976c:	mov	x0, x21
  409770:	bl	4037a0 <printf@plt>
  409774:	ldr	x8, [x25, #8]
  409778:	add	x1, sp, #0x148
  40977c:	sub	x2, x29, #0x28
  409780:	sub	x3, x29, #0x2c
  409784:	ldr	x8, [x8, #584]
  409788:	mov	x0, x25
  40978c:	blr	x8
  409790:	cbnz	w0, 409748 <ferror@plt+0x5ea8>
  409794:	adrp	x20, 44c000 <warn@@Base+0xbe9c>
  409798:	add	x20, x20, #0x772
  40979c:	mov	x21, x26
  4097a0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4097a4:	ldrb	w8, [x8, #924]
  4097a8:	cmp	w8, #0x1
  4097ac:	b.ne	409a10 <ferror@plt+0x6170>  // b.any
  4097b0:	ldur	x1, [x29, #-16]
  4097b4:	cbz	x1, 409a10 <ferror@plt+0x6170>
  4097b8:	ldur	w8, [x29, #-28]
  4097bc:	cbz	w8, 409a10 <ferror@plt+0x6170>
  4097c0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4097c4:	ldr	x8, [x8, #1200]
  4097c8:	str	x21, [sp, #296]
  4097cc:	cbz	x8, 409804 <ferror@plt+0x5f64>
  4097d0:	ldr	x0, [x8, #8]
  4097d4:	bl	4030d0 <filename_cmp@plt>
  4097d8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4097dc:	ldr	x26, [x8, #1200]
  4097e0:	cbz	w0, 409800 <ferror@plt+0x5f60>
  4097e4:	ldr	x8, [x26]
  4097e8:	cbz	x8, 409804 <ferror@plt+0x5f64>
  4097ec:	ldur	x1, [x29, #-16]
  4097f0:	ldr	x0, [x8, #8]
  4097f4:	bl	4030d0 <filename_cmp@plt>
  4097f8:	ldr	x26, [x26]
  4097fc:	cbnz	w0, 4097e4 <ferror@plt+0x5f44>
  409800:	cbnz	x26, 409860 <ferror@plt+0x5fc0>
  409804:	ldur	x0, [x29, #-16]
  409808:	cbz	w19, 409814 <ferror@plt+0x5f74>
  40980c:	bl	4032c0 <xstrdup@plt>
  409810:	stur	x0, [x29, #-16]
  409814:	add	x2, sp, #0x148
  409818:	mov	x1, x0
  40981c:	mov	x21, x0
  409820:	bl	40b99c <ferror@plt+0x80fc>
  409824:	mov	x26, x0
  409828:	cbz	x0, 4098a8 <ferror@plt+0x6008>
  40982c:	mov	x0, x25
  409830:	bl	403190 <bfd_get_mtime@plt>
  409834:	ldr	x8, [sp, #416]
  409838:	cmp	x8, x0
  40983c:	b.le	40985c <ferror@plt+0x5fbc>
  409840:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  409844:	mov	w2, #0x5                   	// #5
  409848:	mov	x0, xzr
  40984c:	add	x1, x1, #0x85b
  409850:	bl	403700 <dcgettext@plt>
  409854:	mov	x1, x21
  409858:	bl	440164 <warn@@Base>
  40985c:	ldr	x21, [sp, #296]
  409860:	ldur	w19, [x29, #-28]
  409864:	ldr	w8, [x26, #52]
  409868:	cmp	w19, w8
  40986c:	b.eq	409a10 <ferror@plt+0x6170>  // b.none
  409870:	adrp	x8, 469000 <_bfd_std_section+0x118>
  409874:	ldr	w8, [x8, #976]
  409878:	cbz	w8, 40993c <ferror@plt+0x609c>
  40987c:	ldr	w8, [x26, #60]
  409880:	cbz	w8, 40993c <ferror@plt+0x609c>
  409884:	mov	w21, #0x1                   	// #1
  409888:	b	409958 <ferror@plt+0x60b8>
  40988c:	ldur	x0, [x29, #-16]
  409890:	cbz	w3, 40ab2c <ferror@plt+0x728c>
  409894:	cbz	x0, 40ab40 <ferror@plt+0x72a0>
  409898:	bl	4049dc <ferror@plt+0x113c>
  40989c:	ldp	w3, w2, [x29, #-32]
  4098a0:	mov	x1, x0
  4098a4:	b	40ab48 <ferror@plt+0x72a8>
  4098a8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4098ac:	ldr	w8, [x8, #992]
  4098b0:	cbz	w8, 409930 <ferror@plt+0x6090>
  4098b4:	mov	x0, x21
  4098b8:	mov	x26, x21
  4098bc:	bl	403320 <lbasename@plt>
  4098c0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4098c4:	ldr	w8, [x8, #992]
  4098c8:	str	x0, [sp, #288]
  4098cc:	cmp	w8, #0x1
  4098d0:	b.lt	409930 <ferror@plt+0x6090>  // b.tstop
  4098d4:	mov	x20, xzr
  4098d8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4098dc:	ldr	x8, [x8, #1104]
  4098e0:	ldr	x2, [sp, #288]
  4098e4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  4098e8:	add	x1, x1, #0xaab
  4098ec:	ldr	x0, [x8, x20, lsl #3]
  4098f0:	mov	x3, xzr
  4098f4:	bl	403200 <concat@plt>
  4098f8:	mov	x19, x0
  4098fc:	add	x2, sp, #0x148
  409900:	mov	x0, x26
  409904:	mov	x1, x19
  409908:	bl	40b99c <ferror@plt+0x80fc>
  40990c:	cbnz	x0, 40ab68 <ferror@plt+0x72c8>
  409910:	mov	x0, x19
  409914:	bl	403510 <free@plt>
  409918:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40991c:	ldrsw	x8, [x8, #992]
  409920:	add	x20, x20, #0x1
  409924:	mov	x26, x21
  409928:	cmp	x20, x8
  40992c:	b.lt	4098d8 <ferror@plt+0x6038>  // b.tstop
  409930:	adrp	x20, 44c000 <warn@@Base+0xbe9c>
  409934:	add	x20, x20, #0x772
  409938:	b	409a0c <ferror@plt+0x616c>
  40993c:	ldr	w8, [x26, #56]
  409940:	subs	w9, w19, #0x5
  409944:	csinc	w21, w9, wzr, cs  // cs = hs, nlast
  409948:	cmp	w8, w21
  40994c:	b.cc	409958 <ferror@plt+0x60b8>  // b.lo, b.ul, b.last
  409950:	cmp	w8, w19
  409954:	csinc	w21, w19, w8, cs  // cs = hs, nlast
  409958:	cmp	w21, w19
  40995c:	b.hi	4099f4 <ferror@plt+0x6154>  // b.pmore
  409960:	ldr	x8, [x26, #24]
  409964:	cbnz	x8, 409984 <ferror@plt+0x60e4>
  409968:	b	4099f4 <ferror@plt+0x6154>
  40996c:	ldr	x1, [x23, #3808]
  409970:	mov	w0, #0xa                   	// #10
  409974:	bl	4030b0 <putc@plt>
  409978:	add	w21, w21, #0x1
  40997c:	cmp	w21, w19
  409980:	b.hi	4099f0 <ferror@plt+0x6150>  // b.pmore
  409984:	ldr	w9, [x26, #48]
  409988:	sub	w8, w21, #0x1
  40998c:	cmp	w8, w9
  409990:	b.cs	409978 <ferror@plt+0x60d8>  // b.hs, b.nlast
  409994:	ldr	x9, [x26, #40]
  409998:	adrp	x10, 469000 <_bfd_std_section+0x118>
  40999c:	ldr	x1, [x10, #1064]
  4099a0:	ldr	x25, [x9, w8, uxtw #3]
  4099a4:	cbz	x1, 4099bc <ferror@plt+0x611c>
  4099a8:	ldrb	w8, [x25]
  4099ac:	cbz	w8, 4099bc <ferror@plt+0x611c>
  4099b0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4099b4:	add	x0, x0, #0x27a
  4099b8:	bl	4037a0 <printf@plt>
  4099bc:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  4099c0:	mov	x0, x25
  4099c4:	add	x1, x1, #0x88b
  4099c8:	bl	403770 <strcspn@plt>
  4099cc:	cbz	x0, 40996c <ferror@plt+0x60cc>
  4099d0:	ldr	x3, [x23, #3808]
  4099d4:	mov	x1, x0
  4099d8:	mov	w2, #0x1                   	// #1
  4099dc:	mov	x0, x25
  4099e0:	bl	4035b0 <fwrite@plt>
  4099e4:	cmp	x0, #0x1
  4099e8:	b.eq	40996c <ferror@plt+0x60cc>  // b.none
  4099ec:	b	409978 <ferror@plt+0x60d8>
  4099f0:	ldur	w19, [x29, #-28]
  4099f4:	ldr	w8, [x26, #56]
  4099f8:	cmp	w8, w19
  4099fc:	b.cs	409a04 <ferror@plt+0x6164>  // b.hs, b.nlast
  409a00:	str	w19, [x26, #56]
  409a04:	str	w19, [x26, #52]
  409a08:	str	wzr, [x26, #60]
  409a0c:	ldr	x21, [sp, #296]
  409a10:	ldur	x0, [x29, #-24]
  409a14:	ldr	x26, [sp, #192]
  409a18:	cbz	x0, 409a5c <ferror@plt+0x61bc>
  409a1c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  409a20:	ldr	x25, [x8, #1208]
  409a24:	cbz	x25, 409a40 <ferror@plt+0x61a0>
  409a28:	mov	x1, x25
  409a2c:	bl	4034a0 <strcmp@plt>
  409a30:	cbz	w0, 409a5c <ferror@plt+0x61bc>
  409a34:	mov	x0, x25
  409a38:	bl	403510 <free@plt>
  409a3c:	ldur	x0, [x29, #-24]
  409a40:	bl	402fd0 <strlen@plt>
  409a44:	add	x0, x0, #0x1
  409a48:	bl	403290 <xmalloc@plt>
  409a4c:	ldur	x1, [x29, #-24]
  409a50:	adrp	x8, 469000 <_bfd_std_section+0x118>
  409a54:	str	x0, [x8, #1208]
  409a58:	bl	403620 <strcpy@plt>
  409a5c:	ldur	w8, [x29, #-28]
  409a60:	cbz	w8, 409a7c <ferror@plt+0x61dc>
  409a64:	adrp	x9, 469000 <_bfd_std_section+0x118>
  409a68:	ldr	w9, [x9, #1000]
  409a6c:	cmp	w8, w9
  409a70:	b.eq	409a7c <ferror@plt+0x61dc>  // b.none
  409a74:	adrp	x9, 469000 <_bfd_std_section+0x118>
  409a78:	str	w8, [x9, #1000]
  409a7c:	adrp	x9, 469000 <_bfd_std_section+0x118>
  409a80:	ldur	w8, [x29, #-32]
  409a84:	ldr	w9, [x9, #1004]
  409a88:	cmp	w8, w9
  409a8c:	b.eq	409a98 <ferror@plt+0x61f8>  // b.none
  409a90:	adrp	x9, 469000 <_bfd_std_section+0x118>
  409a94:	str	w8, [x9, #1004]
  409a98:	cbz	x21, 409aa4 <ferror@plt+0x6204>
  409a9c:	mov	x0, x21
  409aa0:	bl	403510 <free@plt>
  409aa4:	ldr	x3, [sp, #184]
  409aa8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  409aac:	ldr	w8, [x8, #984]
  409ab0:	cbnz	w8, 40945c <ferror@plt+0x5bbc>
  409ab4:	ldr	x9, [sp, #248]
  409ab8:	ldr	x8, [x22, #40]
  409abc:	sub	x1, x29, #0x80
  409ac0:	ldr	x0, [x9]
  409ac4:	add	x2, x8, x3
  409ac8:	bl	4036a0 <bfd_sprintf_vma@plt>
  409acc:	ldr	x8, [sp, #272]
  409ad0:	ldrb	w9, [x8]
  409ad4:	cmp	w9, #0x30
  409ad8:	b.ne	409aec <ferror@plt+0x624c>  // b.any
  409adc:	strb	w28, [x8], #1
  409ae0:	ldrb	w9, [x8]
  409ae4:	cmp	w9, #0x30
  409ae8:	b.eq	409adc <ferror@plt+0x623c>  // b.none
  409aec:	cbnz	w9, 409af8 <ferror@plt+0x6258>
  409af0:	mov	w9, #0x30                  	// #48
  409af4:	sturb	w9, [x8, #-1]
  409af8:	ldr	x1, [sp, #272]
  409afc:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  409b00:	add	x0, x0, #0x7f0
  409b04:	bl	4037a0 <printf@plt>
  409b08:	cbz	x26, 40a1b4 <ferror@plt+0x6914>
  409b0c:	ldr	x20, [sp, #112]
  409b10:	adrp	x8, 469000 <_bfd_std_section+0x118>
  409b14:	ldr	x19, [x22, #40]
  409b18:	ldr	x25, [x8, #1240]
  409b1c:	mov	w1, #0x20                  	// #32
  409b20:	mov	x0, x26
  409b24:	mov	x2, x20
  409b28:	bl	403280 <memset@plt>
  409b2c:	ldr	x0, [sp, #200]
  409b30:	mov	w1, wzr
  409b34:	mov	x2, x20
  409b38:	bl	403280 <memset@plt>
  409b3c:	cbz	x25, 40a09c <ferror@plt+0x67fc>
  409b40:	ldr	x8, [sp, #184]
  409b44:	add	x19, x19, x8
  409b48:	b	409b70 <ferror@plt+0x62d0>
  409b4c:	mov	w10, #0x5c                  	// #92
  409b50:	cmp	x9, x19
  409b54:	mov	w9, #0x2b                  	// #43
  409b58:	csel	w9, w10, w9, eq  // eq = none
  409b5c:	strb	w9, [x26, x8]
  409b60:	ldr	x9, [sp, #200]
  409b64:	strb	w0, [x9, x8]
  409b68:	ldr	x25, [x25]
  409b6c:	cbz	x25, 40a09c <ferror@plt+0x67fc>
  409b70:	ldr	x8, [x25, #40]
  409b74:	ldr	x9, [x25, #24]
  409b78:	mov	x13, x8
  409b7c:	cbz	x9, 409bfc <ferror@plt+0x635c>
  409b80:	ldr	x11, [x25, #16]
  409b84:	cmp	x9, #0x1
  409b88:	mov	x10, x9
  409b8c:	mov	x13, x8
  409b90:	b.eq	409be0 <ferror@plt+0x6340>  // b.none
  409b94:	and	x12, x9, #0xfffffffffffffffe
  409b98:	add	x13, x11, x9, lsl #3
  409b9c:	and	x10, x9, #0x1
  409ba0:	sub	x13, x13, #0x8
  409ba4:	mov	x15, x12
  409ba8:	mov	x14, x8
  409bac:	mov	x16, x8
  409bb0:	ldp	x18, x17, [x13, #-8]
  409bb4:	sub	x13, x13, #0x10
  409bb8:	cmp	x17, x14
  409bbc:	csel	x14, x17, x14, hi  // hi = pmore
  409bc0:	cmp	x18, x16
  409bc4:	csel	x16, x18, x16, hi  // hi = pmore
  409bc8:	subs	x15, x15, #0x2
  409bcc:	b.ne	409bb0 <ferror@plt+0x6310>  // b.any
  409bd0:	cmp	x14, x16
  409bd4:	csel	x13, x14, x16, hi  // hi = pmore
  409bd8:	cmp	x9, x12
  409bdc:	b.eq	409bfc <ferror@plt+0x635c>  // b.none
  409be0:	sub	x11, x11, #0x8
  409be4:	ldr	x12, [x11, x10, lsl #3]
  409be8:	sub	x14, x10, #0x1
  409bec:	mov	x10, x14
  409bf0:	cmp	x12, x13
  409bf4:	csel	x13, x12, x13, hi  // hi = pmore
  409bf8:	cbnz	x14, 409be4 <ferror@plt+0x6344>
  409bfc:	cmp	x13, x19
  409c00:	b.cs	409c50 <ferror@plt+0x63b0>  // b.hs, b.nlast
  409c04:	ldr	x20, [x25]
  409c08:	cbz	x20, 409c14 <ferror@plt+0x6374>
  409c0c:	ldr	x8, [x25, #8]
  409c10:	str	x8, [x20, #8]
  409c14:	ldr	x8, [x25, #8]
  409c18:	adrp	x9, 469000 <_bfd_std_section+0x118>
  409c1c:	add	x9, x9, #0x4d8
  409c20:	cmp	x8, #0x0
  409c24:	csel	x8, x9, x8, eq  // eq = none
  409c28:	str	x20, [x8]
  409c2c:	ldr	x0, [x25, #16]
  409c30:	stp	xzr, xzr, [x25]
  409c34:	cbz	x0, 409c3c <ferror@plt+0x639c>
  409c38:	bl	403510 <free@plt>
  409c3c:	mov	x0, x25
  409c40:	bl	403510 <free@plt>
  409c44:	mov	x25, x20
  409c48:	cbnz	x20, 409b70 <ferror@plt+0x62d0>
  409c4c:	b	40a09c <ferror@plt+0x67fc>
  409c50:	mov	x13, x8
  409c54:	cbz	x9, 409cd4 <ferror@plt+0x6434>
  409c58:	ldr	x10, [x25, #16]
  409c5c:	cmp	x9, #0x1
  409c60:	mov	x13, x8
  409c64:	b.eq	409cb8 <ferror@plt+0x6418>  // b.none
  409c68:	and	x11, x9, #0xfffffffffffffffe
  409c6c:	add	x13, x10, x9, lsl #3
  409c70:	and	x12, x9, #0x1
  409c74:	sub	x13, x13, #0x8
  409c78:	mov	x15, x11
  409c7c:	mov	x14, x8
  409c80:	mov	x16, x8
  409c84:	ldp	x18, x17, [x13, #-8]
  409c88:	sub	x13, x13, #0x10
  409c8c:	cmp	x17, x14
  409c90:	csel	x14, x17, x14, cc  // cc = lo, ul, last
  409c94:	cmp	x18, x16
  409c98:	csel	x16, x18, x16, cc  // cc = lo, ul, last
  409c9c:	subs	x15, x15, #0x2
  409ca0:	b.ne	409c84 <ferror@plt+0x63e4>  // b.any
  409ca4:	cmp	x14, x16
  409ca8:	csel	x13, x14, x16, cc  // cc = lo, ul, last
  409cac:	cmp	x9, x11
  409cb0:	mov	x9, x12
  409cb4:	b.eq	409cd4 <ferror@plt+0x6434>  // b.none
  409cb8:	sub	x10, x10, #0x8
  409cbc:	ldr	x11, [x10, x9, lsl #3]
  409cc0:	sub	x12, x9, #0x1
  409cc4:	mov	x9, x12
  409cc8:	cmp	x11, x13
  409ccc:	csel	x13, x11, x13, cc  // cc = lo, ul, last
  409cd0:	cbnz	x12, 409cbc <ferror@plt+0x641c>
  409cd4:	cmp	x13, x19
  409cd8:	b.hi	409b68 <ferror@plt+0x62c8>  // b.pmore
  409cdc:	add	x0, sp, #0x148
  409ce0:	mov	w1, #0x8                   	// #8
  409ce4:	mov	w2, wzr
  409ce8:	str	x8, [sp, #328]
  409cec:	bl	4037e0 <iterative_hash@plt>
  409cf0:	ldr	x10, [sp, #144]
  409cf4:	ldrsw	x8, [x25, #48]
  409cf8:	ldr	x9, [x25, #24]
  409cfc:	sxtw	x10, w10
  409d00:	sub	x8, x10, x8
  409d04:	add	x8, x8, x8, lsl #1
  409d08:	sub	x9, x9, #0x1
  409d0c:	cmn	x9, #0x1
  409d10:	b.eq	409d80 <ferror@plt+0x64e0>  // b.none
  409d14:	ldr	x10, [x25, #16]
  409d18:	ldr	x10, [x10, x9, lsl #3]
  409d1c:	sub	x9, x9, #0x1
  409d20:	cmp	x10, x19
  409d24:	b.ne	409d0c <ferror@plt+0x646c>  // b.any
  409d28:	add	x11, x8, #0x1
  409d2c:	add	x9, x26, x11
  409d30:	ldrb	w12, [x9]
  409d34:	ldr	x13, [sp, #152]
  409d38:	cmp	w12, #0x20
  409d3c:	cset	w10, eq  // eq = none
  409d40:	subs	x13, x13, x11
  409d44:	b.ls	409e00 <ferror@plt+0x6560>  // b.plast
  409d48:	ldr	x12, [sp, #200]
  409d4c:	mov	w14, #0x2d                  	// #45
  409d50:	add	x11, x12, x11
  409d54:	b	409d70 <ferror@plt+0x64d0>
  409d58:	ldrb	w12, [x9, #1]!
  409d5c:	add	x11, x11, #0x1
  409d60:	cmp	w12, #0x20
  409d64:	cset	w10, eq  // eq = none
  409d68:	subs	x13, x13, #0x1
  409d6c:	b.eq	409dfc <ferror@plt+0x655c>  // b.none
  409d70:	tbz	w10, #0, 409d58 <ferror@plt+0x64b8>
  409d74:	strb	w14, [x9]
  409d78:	strb	w0, [x11]
  409d7c:	b	409d58 <ferror@plt+0x64b8>
  409d80:	ldr	x9, [x25, #40]
  409d84:	mov	w14, #0x2d                  	// #45
  409d88:	cmp	x9, x19
  409d8c:	b.ne	409de8 <ferror@plt+0x6548>  // b.any
  409d90:	sxtw	x9, w8
  409d94:	add	x11, x9, #0x1
  409d98:	add	x9, x26, x11
  409d9c:	ldrb	w12, [x9]
  409da0:	ldr	x13, [sp, #152]
  409da4:	cmp	w12, #0x20
  409da8:	cset	w10, eq  // eq = none
  409dac:	subs	x13, x13, x11
  409db0:	b.ls	409ec0 <ferror@plt+0x6620>  // b.plast
  409db4:	ldr	x12, [sp, #200]
  409db8:	add	x11, x12, x11
  409dbc:	b	409dd8 <ferror@plt+0x6538>
  409dc0:	ldrb	w12, [x9, #1]!
  409dc4:	add	x11, x11, #0x1
  409dc8:	cmp	w12, #0x20
  409dcc:	cset	w10, eq  // eq = none
  409dd0:	subs	x13, x13, #0x1
  409dd4:	b.eq	409ebc <ferror@plt+0x661c>  // b.none
  409dd8:	tbz	w10, #0, 409dc0 <ferror@plt+0x6520>
  409ddc:	strb	w14, [x9]
  409de0:	strb	w0, [x11]
  409de4:	b	409dc0 <ferror@plt+0x6520>
  409de8:	ldrb	w9, [x26, x8]
  409dec:	cmp	w9, #0x20
  409df0:	b.ne	409b68 <ferror@plt+0x62c8>  // b.any
  409df4:	mov	w9, #0x7c                  	// #124
  409df8:	b	409b5c <ferror@plt+0x62bc>
  409dfc:	ldr	x11, [sp, #152]
  409e00:	tbz	w10, #0, 409e0c <ferror@plt+0x656c>
  409e04:	mov	w10, #0x2d                  	// #45
  409e08:	b	409e18 <ferror@plt+0x6578>
  409e0c:	cmp	w12, #0x3e
  409e10:	b.ne	409e24 <ferror@plt+0x6584>  // b.any
  409e14:	mov	w10, #0x58                  	// #88
  409e18:	strb	w10, [x9]
  409e1c:	ldr	x9, [sp, #200]
  409e20:	strb	w0, [x9, x11]
  409e24:	ldrb	w9, [x26, x8]
  409e28:	cmp	w9, #0x20
  409e2c:	b.ne	409b68 <ferror@plt+0x62c8>  // b.any
  409e30:	ldr	x9, [x25, #40]
  409e34:	ldr	x10, [x25, #24]
  409e38:	cmp	x9, x19
  409e3c:	b.cs	409f9c <ferror@plt+0x66fc>  // b.hs, b.nlast
  409e40:	cbz	x10, 409b4c <ferror@plt+0x62ac>
  409e44:	ldr	x11, [x25, #16]
  409e48:	cmp	x10, #0x1
  409e4c:	b.eq	409e9c <ferror@plt+0x65fc>  // b.none
  409e50:	and	x13, x10, #0xfffffffffffffffe
  409e54:	add	x14, x11, x10, lsl #3
  409e58:	and	x12, x10, #0x1
  409e5c:	sub	x14, x14, #0x8
  409e60:	mov	x15, x13
  409e64:	mov	x16, x9
  409e68:	ldp	x18, x17, [x14, #-8]
  409e6c:	sub	x14, x14, #0x10
  409e70:	cmp	x17, x9
  409e74:	csel	x9, x17, x9, hi  // hi = pmore
  409e78:	cmp	x18, x16
  409e7c:	csel	x16, x18, x16, hi  // hi = pmore
  409e80:	subs	x15, x15, #0x2
  409e84:	b.ne	409e68 <ferror@plt+0x65c8>  // b.any
  409e88:	cmp	x9, x16
  409e8c:	csel	x9, x9, x16, hi  // hi = pmore
  409e90:	cmp	x10, x13
  409e94:	b.eq	409b4c <ferror@plt+0x62ac>  // b.none
  409e98:	mov	x10, x12
  409e9c:	sub	x11, x11, #0x8
  409ea0:	ldr	x12, [x11, x10, lsl #3]
  409ea4:	sub	x13, x10, #0x1
  409ea8:	mov	x10, x13
  409eac:	cmp	x12, x9
  409eb0:	csel	x9, x12, x9, hi  // hi = pmore
  409eb4:	cbnz	x13, 409ea0 <ferror@plt+0x6600>
  409eb8:	b	409b4c <ferror@plt+0x62ac>
  409ebc:	ldr	x11, [sp, #152]
  409ec0:	tbz	w10, #0, 409ecc <ferror@plt+0x662c>
  409ec4:	mov	w10, #0x3e                  	// #62
  409ec8:	b	409ed8 <ferror@plt+0x6638>
  409ecc:	cmp	w12, #0x2d
  409ed0:	b.ne	409ee4 <ferror@plt+0x6644>  // b.any
  409ed4:	mov	w10, #0x58                  	// #88
  409ed8:	strb	w10, [x9]
  409edc:	ldr	x9, [sp, #200]
  409ee0:	strb	w0, [x9, x11]
  409ee4:	ldrb	w9, [x26, x8]
  409ee8:	cmp	w9, #0x20
  409eec:	b.ne	409b68 <ferror@plt+0x62c8>  // b.any
  409ef0:	ldr	x9, [x25, #40]
  409ef4:	ldr	x10, [x25, #24]
  409ef8:	mov	x14, x9
  409efc:	cbz	x10, 409f7c <ferror@plt+0x66dc>
  409f00:	ldr	x12, [x25, #16]
  409f04:	cmp	x10, #0x1
  409f08:	mov	x11, x10
  409f0c:	mov	x14, x9
  409f10:	b.eq	409f60 <ferror@plt+0x66c0>  // b.none
  409f14:	and	x13, x10, #0xfffffffffffffffe
  409f18:	add	x14, x12, x10, lsl #3
  409f1c:	and	x11, x10, #0x1
  409f20:	sub	x14, x14, #0x8
  409f24:	mov	x16, x13
  409f28:	mov	x15, x9
  409f2c:	mov	x17, x9
  409f30:	ldp	x1, x18, [x14, #-8]
  409f34:	sub	x14, x14, #0x10
  409f38:	cmp	x18, x15
  409f3c:	csel	x15, x18, x15, cc  // cc = lo, ul, last
  409f40:	cmp	x1, x17
  409f44:	csel	x17, x1, x17, cc  // cc = lo, ul, last
  409f48:	subs	x16, x16, #0x2
  409f4c:	b.ne	409f30 <ferror@plt+0x6690>  // b.any
  409f50:	cmp	x15, x17
  409f54:	csel	x14, x15, x17, cc  // cc = lo, ul, last
  409f58:	cmp	x10, x13
  409f5c:	b.eq	409f7c <ferror@plt+0x66dc>  // b.none
  409f60:	sub	x12, x12, #0x8
  409f64:	ldr	x13, [x12, x11, lsl #3]
  409f68:	sub	x15, x11, #0x1
  409f6c:	mov	x11, x15
  409f70:	cmp	x13, x14
  409f74:	csel	x14, x13, x14, cc  // cc = lo, ul, last
  409f78:	cbnz	x15, 409f64 <ferror@plt+0x66c4>
  409f7c:	cmp	x14, x19
  409f80:	b.cs	40a01c <ferror@plt+0x677c>  // b.hs, b.nlast
  409f84:	cbz	x10, 40a088 <ferror@plt+0x67e8>
  409f88:	ldr	x12, [x25, #16]
  409f8c:	cmp	x10, #0x1
  409f90:	b.ne	40a024 <ferror@plt+0x6784>  // b.any
  409f94:	mov	x11, x10
  409f98:	b	40a06c <ferror@plt+0x67cc>
  409f9c:	cbz	x10, 40a014 <ferror@plt+0x6774>
  409fa0:	ldr	x11, [x25, #16]
  409fa4:	cmp	x10, #0x1
  409fa8:	b.eq	409ff8 <ferror@plt+0x6758>  // b.none
  409fac:	and	x13, x10, #0xfffffffffffffffe
  409fb0:	add	x14, x11, x10, lsl #3
  409fb4:	and	x12, x10, #0x1
  409fb8:	sub	x14, x14, #0x8
  409fbc:	mov	x15, x13
  409fc0:	mov	x16, x9
  409fc4:	ldp	x18, x17, [x14, #-8]
  409fc8:	sub	x14, x14, #0x10
  409fcc:	cmp	x17, x9
  409fd0:	csel	x9, x17, x9, cc  // cc = lo, ul, last
  409fd4:	cmp	x18, x16
  409fd8:	csel	x16, x18, x16, cc  // cc = lo, ul, last
  409fdc:	subs	x15, x15, #0x2
  409fe0:	b.ne	409fc4 <ferror@plt+0x6724>  // b.any
  409fe4:	cmp	x9, x16
  409fe8:	csel	x9, x9, x16, cc  // cc = lo, ul, last
  409fec:	cmp	x10, x13
  409ff0:	b.eq	40a014 <ferror@plt+0x6774>  // b.none
  409ff4:	mov	x10, x12
  409ff8:	sub	x11, x11, #0x8
  409ffc:	ldr	x12, [x11, x10, lsl #3]
  40a000:	sub	x13, x10, #0x1
  40a004:	mov	x10, x13
  40a008:	cmp	x12, x9
  40a00c:	csel	x9, x12, x9, cc  // cc = lo, ul, last
  40a010:	cbnz	x13, 409ffc <ferror@plt+0x675c>
  40a014:	mov	w10, #0x2f                  	// #47
  40a018:	b	409b50 <ferror@plt+0x62b0>
  40a01c:	mov	w9, #0x2f                  	// #47
  40a020:	b	409b5c <ferror@plt+0x62bc>
  40a024:	and	x13, x10, #0xfffffffffffffffe
  40a028:	add	x14, x12, x10, lsl #3
  40a02c:	and	x11, x10, #0x1
  40a030:	sub	x14, x14, #0x8
  40a034:	mov	x15, x13
  40a038:	mov	x16, x9
  40a03c:	ldp	x18, x17, [x14, #-8]
  40a040:	sub	x14, x14, #0x10
  40a044:	cmp	x17, x9
  40a048:	csel	x9, x17, x9, hi  // hi = pmore
  40a04c:	cmp	x18, x16
  40a050:	csel	x16, x18, x16, hi  // hi = pmore
  40a054:	subs	x15, x15, #0x2
  40a058:	b.ne	40a03c <ferror@plt+0x679c>  // b.any
  40a05c:	cmp	x9, x16
  40a060:	csel	x9, x9, x16, hi  // hi = pmore
  40a064:	cmp	x10, x13
  40a068:	b.eq	40a088 <ferror@plt+0x67e8>  // b.none
  40a06c:	sub	x10, x12, #0x8
  40a070:	ldr	x12, [x10, x11, lsl #3]
  40a074:	sub	x13, x11, #0x1
  40a078:	mov	x11, x13
  40a07c:	cmp	x12, x9
  40a080:	csel	x9, x12, x9, hi  // hi = pmore
  40a084:	cbnz	x13, 40a070 <ferror@plt+0x67d0>
  40a088:	cmp	x9, x19
  40a08c:	mov	w9, #0x5c                  	// #92
  40a090:	mov	w10, #0x3e                  	// #62
  40a094:	csel	w9, w10, w9, hi  // hi = pmore
  40a098:	b	409b5c <ferror@plt+0x62bc>
  40a09c:	mov	x0, x26
  40a0a0:	bl	402fd0 <strlen@plt>
  40a0a4:	mov	x25, x0
  40a0a8:	mov	x19, xzr
  40a0ac:	mov	w21, wzr
  40a0b0:	b	40a0d4 <ferror@plt+0x6834>
  40a0b4:	ldrb	w0, [x26, x19]
  40a0b8:	ldr	x1, [x23, #3808]
  40a0bc:	adrp	x20, 44c000 <warn@@Base+0xbe9c>
  40a0c0:	add	x20, x20, #0x772
  40a0c4:	bl	4030b0 <putc@plt>
  40a0c8:	add	x19, x19, #0x1
  40a0cc:	cmp	x19, x25
  40a0d0:	b.hi	40a1b4 <ferror@plt+0x6914>  // b.pmore
  40a0d4:	ldrb	w8, [x27, #872]
  40a0d8:	cmp	w8, #0x1
  40a0dc:	b.ne	40a0f8 <ferror@plt+0x6858>  // b.any
  40a0e0:	cmp	x19, x25
  40a0e4:	b.cs	40a108 <ferror@plt+0x6868>  // b.hs, b.nlast
  40a0e8:	ldr	x8, [sp, #200]
  40a0ec:	ldrb	w20, [x8, x19]
  40a0f0:	cmp	w20, w21, uxtb
  40a0f4:	b.ne	40a114 <ferror@plt+0x6874>  // b.any
  40a0f8:	cmp	x19, x25
  40a0fc:	b.cc	40a0b4 <ferror@plt+0x6814>  // b.lo, b.ul, b.last
  40a100:	mov	w0, #0x20                  	// #32
  40a104:	b	40a0b8 <ferror@plt+0x6818>
  40a108:	mov	w20, wzr
  40a10c:	cmp	w20, w21, uxtb
  40a110:	b.eq	40a0f8 <ferror@plt+0x6858>  // b.none
  40a114:	cbz	w20, 40a154 <ferror@plt+0x68b4>
  40a118:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40a11c:	ldrb	w8, [x8, #876]
  40a120:	cmp	w8, #0x1
  40a124:	b.ne	40a170 <ferror@plt+0x68d0>  // b.any
  40a128:	mov	w9, #0x12f7                	// #4855
  40a12c:	lsr	w8, w20, #2
  40a130:	movk	w9, #0x4bda, lsl #16
  40a134:	umull	x8, w8, w9
  40a138:	lsr	x8, x8, #35
  40a13c:	mov	w9, #0x6c                  	// #108
  40a140:	msub	w8, w8, w9, w20
  40a144:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40a148:	add	w1, w8, #0x7c
  40a14c:	add	x0, x0, #0x7f5
  40a150:	b	40a1a0 <ferror@plt+0x6900>
  40a154:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40a158:	add	x0, x0, #0x806
  40a15c:	bl	4037a0 <printf@plt>
  40a160:	mov	w21, wzr
  40a164:	cmp	x19, x25
  40a168:	b.cc	40a0b4 <ferror@plt+0x6814>  // b.lo, b.ul, b.last
  40a16c:	b	40a100 <ferror@plt+0x6860>
  40a170:	mov	w8, #0x4925                	// #18725
  40a174:	movk	w8, #0x2492, lsl #16
  40a178:	umull	x8, w20, w8
  40a17c:	lsr	x8, x8, #32
  40a180:	sub	w9, w20, w8
  40a184:	add	w8, w8, w9, lsr #1
  40a188:	lsr	w8, w8, #2
  40a18c:	sub	w8, w8, w8, lsl #3
  40a190:	add	w8, w20, w8
  40a194:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40a198:	add	w1, w8, #0x1f
  40a19c:	add	x0, x0, #0x800
  40a1a0:	bl	4037a0 <printf@plt>
  40a1a4:	mov	w21, w20
  40a1a8:	cmp	x19, x25
  40a1ac:	b.cc	40a0b4 <ferror@plt+0x6814>  // b.lo, b.ul, b.last
  40a1b0:	b	40a100 <ferror@plt+0x6860>
  40a1b4:	ldr	w8, [sp, #140]
  40a1b8:	cbz	w8, 40a298 <ferror@plt+0x69f8>
  40a1bc:	adrp	x8, 40b000 <ferror@plt+0x7760>
  40a1c0:	add	x8, x8, #0x884
  40a1c4:	stur	xzr, [x29, #-64]
  40a1c8:	str	x8, [x24]
  40a1cc:	sub	x8, x29, #0x48
  40a1d0:	adrp	x10, 469000 <_bfd_std_section+0x118>
  40a1d4:	str	x8, [x24, #8]
  40a1d8:	str	xzr, [x24, #168]
  40a1dc:	add	x10, x10, #0x35c
  40a1e0:	ldrb	w8, [x10, #60]
  40a1e4:	ldrb	w9, [x10]
  40a1e8:	ldr	x11, [sp, #160]
  40a1ec:	ldr	x25, [sp, #216]
  40a1f0:	cmp	w8, #0x0
  40a1f4:	mov	w8, #0x40000000            	// #1073741824
  40a1f8:	csel	x8, x8, xzr, ne  // ne = any
  40a1fc:	cmp	w9, #0x0
  40a200:	mov	w9, #0x10000000            	// #268435456
  40a204:	csel	x9, x9, xzr, ne  // ne = any
  40a208:	orr	x8, x9, x8
  40a20c:	str	x8, [x24, #88]
  40a210:	ldur	x9, [x10, #148]
  40a214:	cbz	x9, 40a220 <ferror@plt+0x6980>
  40a218:	orr	x8, x8, #0x20000000
  40a21c:	str	x8, [x24, #88]
  40a220:	ldr	w9, [x24, #192]
  40a224:	cbz	w9, 40a35c <ferror@plt+0x6abc>
  40a228:	ldr	x9, [sp, #224]
  40a22c:	cmp	x11, x9
  40a230:	b.cs	40a35c <ferror@plt+0x6abc>  // b.hs, b.nlast
  40a234:	ldr	x9, [sp, #248]
  40a238:	mov	w12, #0x42                  	// #66
  40a23c:	ldr	x10, [x9]
  40a240:	ldr	w9, [x10, #72]
  40a244:	and	w9, w9, w12
  40a248:	cbnz	w9, 40a35c <ferror@plt+0x6abc>
  40a24c:	ldr	x9, [x11]
  40a250:	ldr	x12, [sp, #176]
  40a254:	ldr	x11, [x9, #8]
  40a258:	sub	x11, x11, x12
  40a25c:	ldr	x12, [sp, #184]
  40a260:	sub	x19, x11, x12
  40a264:	cmp	x19, #0x1
  40a268:	b.lt	40a320 <ferror@plt+0x6a80>  // b.tstop
  40a26c:	ldr	x8, [x10, #192]
  40a270:	ldrsw	x8, [x8, #80]
  40a274:	tbnz	w8, #31, 40a328 <ferror@plt+0x6a88>
  40a278:	cmp	x19, x8
  40a27c:	b.le	40a328 <ferror@plt+0x6a88>
  40a280:	ldr	x9, [sp, #160]
  40a284:	mov	w0, wzr
  40a288:	sdiv	w8, w0, w25
  40a28c:	cmp	x19, w8, sxtw
  40a290:	b.lt	40a344 <ferror@plt+0x6aa4>  // b.tstop
  40a294:	b	40a35c <ferror@plt+0x6abc>
  40a298:	ldr	x25, [sp, #216]
  40a29c:	ldr	w12, [sp, #268]
  40a2a0:	ldr	x10, [sp, #168]
  40a2a4:	ldr	x11, [sp, #184]
  40a2a8:	ldr	x19, [sp, #232]
  40a2ac:	udiv	w8, w12, w25
  40a2b0:	adrp	x14, 466000 <warn@@Base+0x25e9c>
  40a2b4:	sub	w9, w10, w11
  40a2b8:	add	x8, x11, x8
  40a2bc:	mul	w9, w25, w9
  40a2c0:	cmp	x8, x10
  40a2c4:	csel	w21, w9, w12, hi  // hi = pmore
  40a2c8:	sxtw	x9, w21
  40a2cc:	add	x8, x19, x9
  40a2d0:	cmp	x19, x8
  40a2d4:	mov	x10, x19
  40a2d8:	add	x14, x14, #0x3b0
  40a2dc:	mov	w15, #0x2e                  	// #46
  40a2e0:	b.cs	40a310 <ferror@plt+0x6a70>  // b.hs, b.nlast
  40a2e4:	ldr	x10, [sp, #312]
  40a2e8:	sub	x11, x29, #0x80
  40a2ec:	add	x10, x10, x19
  40a2f0:	ldrb	w12, [x10], #1
  40a2f4:	ldrh	w13, [x14, x12, lsl #1]
  40a2f8:	tst	w13, #0x10
  40a2fc:	csel	w12, w15, w12, eq  // eq = none
  40a300:	subs	x9, x9, #0x1
  40a304:	strb	w12, [x11], #1
  40a308:	b.ne	40a2f0 <ferror@plt+0x6a50>  // b.any
  40a30c:	mov	x10, x8
  40a310:	sub	x8, x10, x19
  40a314:	sub	x9, x29, #0x80
  40a318:	strb	wzr, [x9, x8]
  40a31c:	b	40a3f0 <ferror@plt+0x6b50>
  40a320:	cbnz	x19, 40a35c <ferror@plt+0x6abc>
  40a324:	b	40a34c <ferror@plt+0x6aac>
  40a328:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40a32c:	ldr	w0, [x8, #968]
  40a330:	ldr	x9, [sp, #160]
  40a334:	cbz	w0, 40aae8 <ferror@plt+0x7248>
  40a338:	sdiv	w8, w0, w25
  40a33c:	cmp	x19, w8, sxtw
  40a340:	b.ge	40a35c <ferror@plt+0x6abc>  // b.tcont
  40a344:	ldr	x8, [x24, #88]
  40a348:	ldr	x9, [x9]
  40a34c:	orr	x8, x8, #0x80000000
  40a350:	str	x8, [x24, #88]
  40a354:	ldr	x8, [sp, #248]
  40a358:	str	x9, [x8, #40]
  40a35c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40a360:	ldrb	w8, [x8, #920]
  40a364:	tbnz	w8, #0, 40a388 <ferror@plt+0x6ae8>
  40a368:	ldr	w8, [x22, #32]
  40a36c:	mov	w9, #0x110                 	// #272
  40a370:	bics	wzr, w9, w8
  40a374:	b.ne	40a388 <ferror@plt+0x6ae8>  // b.any
  40a378:	ldr	x8, [x22, #40]
  40a37c:	ldr	x9, [sp, #168]
  40a380:	add	x8, x8, x9
  40a384:	str	x8, [x24, #232]
  40a388:	ldr	x8, [sp, #168]
  40a38c:	ldr	x9, [sp, #184]
  40a390:	mov	x1, x24
  40a394:	str	x8, [x24, #240]
  40a398:	ldr	x8, [x22, #40]
  40a39c:	add	x0, x8, x9
  40a3a0:	ldr	x8, [sp, #120]
  40a3a4:	blr	x8
  40a3a8:	adrp	x8, 403000 <exit@plt>
  40a3ac:	add	x8, x8, #0x880
  40a3b0:	str	xzr, [x24, #232]
  40a3b4:	str	x8, [x24]
  40a3b8:	ldr	x8, [x23, #3808]
  40a3bc:	ldr	x19, [sp, #232]
  40a3c0:	mov	w21, w0
  40a3c4:	str	x8, [x24, #8]
  40a3c8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40a3cc:	ldr	w8, [x8, #968]
  40a3d0:	cbnz	w8, 40a3e8 <ferror@plt+0x6b48>
  40a3d4:	ldr	w8, [x24, #168]
  40a3d8:	ldr	w9, [sp, #268]
  40a3dc:	cmp	w8, #0x0
  40a3e0:	csel	w9, w9, w8, eq  // eq = none
  40a3e4:	str	w9, [sp, #268]
  40a3e8:	cmp	w21, w25
  40a3ec:	b.lt	40aba0 <ferror@plt+0x7300>  // b.tstop
  40a3f0:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40a3f4:	add	x9, x9, #0x3d4
  40a3f8:	ldp	w9, w8, [x9]
  40a3fc:	str	x21, [sp, #256]
  40a400:	cbz	w8, 40a4f0 <ferror@plt+0x6c50>
  40a404:	cmp	w9, #0x0
  40a408:	b.le	40a4f4 <ferror@plt+0x6c54>
  40a40c:	ldr	w12, [sp, #268]
  40a410:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40a414:	ldrb	w9, [x9, #860]
  40a418:	ldr	w10, [x24, #172]
  40a41c:	cmp	w21, w12
  40a420:	cset	w11, le
  40a424:	cmp	w8, #0x0
  40a428:	cset	w8, ne  // ne = any
  40a42c:	orr	w8, w11, w8
  40a430:	orr	w8, w8, w9
  40a434:	tst	w8, #0x1
  40a438:	csel	w8, w21, w12, ne  // ne = any
  40a43c:	cmp	w10, #0x0
  40a440:	add	x21, x19, w8, sxtw
  40a444:	csinc	w26, w10, wzr, ne  // ne = any
  40a448:	cmp	x19, x21
  40a44c:	str	w8, [sp, #284]
  40a450:	b.cs	40a52c <ferror@plt+0x6c8c>  // b.hs, b.nlast
  40a454:	cmp	w26, #0x0
  40a458:	sxtw	x22, w26
  40a45c:	b.le	40a510 <ferror@plt+0x6c70>
  40a460:	ldr	x8, [sp, #312]
  40a464:	ldr	x27, [sp, #232]
  40a468:	sub	x25, x22, #0x1
  40a46c:	add	x24, x8, x27
  40a470:	b	40a48c <ferror@plt+0x6bec>
  40a474:	ldr	x1, [x23, #3808]
  40a478:	mov	w0, #0x20                  	// #32
  40a47c:	bl	4030b0 <putc@plt>
  40a480:	cmp	x27, x21
  40a484:	add	x24, x24, x22
  40a488:	b.cs	40a52c <ferror@plt+0x6c8c>  // b.hs, b.nlast
  40a48c:	ldr	x8, [sp, #320]
  40a490:	add	x27, x27, x22
  40a494:	cmp	x27, x8
  40a498:	b.hi	40a474 <ferror@plt+0x6bd4>  // b.pmore
  40a49c:	ldr	x8, [sp, #304]
  40a4a0:	mov	x19, x25
  40a4a4:	ldr	w8, [x8, #176]
  40a4a8:	cmp	w8, #0x1
  40a4ac:	b.ne	40a4d0 <ferror@plt+0x6c30>  // b.any
  40a4b0:	ldrb	w1, [x24, x19]
  40a4b4:	mov	x0, x20
  40a4b8:	bl	4037a0 <printf@plt>
  40a4bc:	add	x8, x19, #0x1
  40a4c0:	sub	x19, x19, #0x1
  40a4c4:	cmp	x8, #0x1
  40a4c8:	b.gt	40a4b0 <ferror@plt+0x6c10>
  40a4cc:	b	40a474 <ferror@plt+0x6bd4>
  40a4d0:	mov	x19, xzr
  40a4d4:	ldrb	w1, [x24, x19]
  40a4d8:	mov	x0, x20
  40a4dc:	bl	4037a0 <printf@plt>
  40a4e0:	add	x19, x19, #0x1
  40a4e4:	cmp	x19, x22
  40a4e8:	b.lt	40a4d4 <ferror@plt+0x6c34>  // b.tstop
  40a4ec:	b	40a474 <ferror@plt+0x6bd4>
  40a4f0:	tbz	w9, #31, 40a40c <ferror@plt+0x6b6c>
  40a4f4:	ldr	w8, [sp, #140]
  40a4f8:	mov	w24, wzr
  40a4fc:	mov	w26, wzr
  40a500:	cbz	w8, 40a5f0 <ferror@plt+0x6d50>
  40a504:	ldur	x8, [x29, #-64]
  40a508:	cbnz	x8, 40a5d8 <ferror@plt+0x6d38>
  40a50c:	b	40a600 <ferror@plt+0x6d60>
  40a510:	ldr	x19, [sp, #232]
  40a514:	ldr	x1, [x23, #3808]
  40a518:	mov	w0, #0x20                  	// #32
  40a51c:	add	x19, x19, x22
  40a520:	bl	4030b0 <putc@plt>
  40a524:	cmp	x19, x21
  40a528:	b.cc	40a514 <ferror@plt+0x6c74>  // b.lo, b.ul, b.last
  40a52c:	ldr	w8, [sp, #268]
  40a530:	ldr	w24, [sp, #284]
  40a534:	cmp	w24, w8
  40a538:	b.ge	40a58c <ferror@plt+0x6cec>  // b.tcont
  40a53c:	ldr	x21, [sp, #256]
  40a540:	adrp	x20, 445000 <warn@@Base+0x4e9c>
  40a544:	cmp	w26, #0x0
  40a548:	add	x20, x20, #0x23d
  40a54c:	b.le	40a598 <ferror@plt+0x6cf8>
  40a550:	ldp	x22, x25, [sp, #208]
  40a554:	mov	w19, wzr
  40a558:	mov	x0, x20
  40a55c:	bl	4037a0 <printf@plt>
  40a560:	add	w19, w19, #0x1
  40a564:	cmp	w19, w26
  40a568:	b.lt	40a558 <ferror@plt+0x6cb8>  // b.tstop
  40a56c:	ldr	x1, [x23, #3808]
  40a570:	mov	w0, #0x20                  	// #32
  40a574:	bl	4030b0 <putc@plt>
  40a578:	ldr	w8, [sp, #268]
  40a57c:	add	w24, w24, w26
  40a580:	cmp	w24, w8
  40a584:	b.lt	40a554 <ferror@plt+0x6cb4>  // b.tstop
  40a588:	b	40a5b8 <ferror@plt+0x6d18>
  40a58c:	ldp	x22, x25, [sp, #208]
  40a590:	ldr	x21, [sp, #256]
  40a594:	b	40a5b8 <ferror@plt+0x6d18>
  40a598:	ldp	x22, x25, [sp, #208]
  40a59c:	ldr	x1, [x23, #3808]
  40a5a0:	mov	w0, #0x20                  	// #32
  40a5a4:	bl	4030b0 <putc@plt>
  40a5a8:	ldr	w8, [sp, #268]
  40a5ac:	add	w24, w24, w26
  40a5b0:	cmp	w24, w8
  40a5b4:	b.lt	40a59c <ferror@plt+0x6cfc>  // b.tstop
  40a5b8:	ldr	w8, [sp, #140]
  40a5bc:	cbz	w8, 40a5e0 <ferror@plt+0x6d40>
  40a5c0:	ldr	x1, [x23, #3808]
  40a5c4:	mov	w0, #0x9                   	// #9
  40a5c8:	bl	4030b0 <putc@plt>
  40a5cc:	ldr	x19, [sp, #232]
  40a5d0:	ldur	x8, [x29, #-64]
  40a5d4:	cbz	x8, 40a600 <ferror@plt+0x6d60>
  40a5d8:	ldur	x1, [x29, #-72]
  40a5dc:	b	40a5f4 <ferror@plt+0x6d54>
  40a5e0:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40a5e4:	add	x0, x0, #0x23b
  40a5e8:	bl	4037a0 <printf@plt>
  40a5ec:	ldr	x19, [sp, #232]
  40a5f0:	sub	x1, x29, #0x80
  40a5f4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  40a5f8:	add	x0, x0, #0x27a
  40a5fc:	bl	4037a0 <printf@plt>
  40a600:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40a604:	add	x8, x8, #0x3d4
  40a608:	ldp	w8, w9, [x8]
  40a60c:	cmp	w24, w21
  40a610:	str	w24, [sp, #284]
  40a614:	cbz	w9, 40a628 <ferror@plt+0x6d88>
  40a618:	b.ge	40a850 <ferror@plt+0x6fb0>  // b.tcont
  40a61c:	cmp	w8, #0x0
  40a620:	b.gt	40a630 <ferror@plt+0x6d90>
  40a624:	b	40a850 <ferror@plt+0x6fb0>
  40a628:	b.ge	40a850 <ferror@plt+0x6fb0>  // b.tcont
  40a62c:	tbnz	w8, #31, 40a850 <ferror@plt+0x6fb0>
  40a630:	cmp	w26, #0x0
  40a634:	sxtw	x27, w26
  40a638:	b.le	40a794 <ferror@plt+0x6ef4>
  40a63c:	mov	w8, w26
  40a640:	str	x8, [sp, #296]
  40a644:	add	x8, x27, #0x1
  40a648:	str	x8, [sp, #288]
  40a64c:	ldr	x8, [sp, #80]
  40a650:	add	x24, x8, x27
  40a654:	b	40a674 <ferror@plt+0x6dd4>
  40a658:	ldr	x21, [sp, #256]
  40a65c:	ldr	w8, [sp, #244]
  40a660:	ldp	x22, x25, [sp, #208]
  40a664:	ldr	x19, [sp, #232]
  40a668:	mov	w28, #0x20                  	// #32
  40a66c:	cmp	w21, w8
  40a670:	b.le	40a850 <ferror@plt+0x6fb0>
  40a674:	ldr	x1, [x23, #3808]
  40a678:	mov	w0, #0xa                   	// #10
  40a67c:	bl	4030b0 <putc@plt>
  40a680:	ldr	x9, [sp, #248]
  40a684:	ldr	x8, [x22, #40]
  40a688:	sub	x1, x29, #0x80
  40a68c:	ldr	x0, [x9]
  40a690:	ldr	w9, [sp, #284]
  40a694:	add	x22, x19, w9, sxtw
  40a698:	udiv	x9, x22, x25
  40a69c:	add	x2, x9, x8
  40a6a0:	bl	4036a0 <bfd_sprintf_vma@plt>
  40a6a4:	ldr	x8, [sp, #272]
  40a6a8:	ldrb	w9, [x8]
  40a6ac:	cmp	w9, #0x30
  40a6b0:	b.ne	40a6c4 <ferror@plt+0x6e24>  // b.any
  40a6b4:	strb	w28, [x8], #1
  40a6b8:	ldrb	w9, [x8]
  40a6bc:	cmp	w9, #0x30
  40a6c0:	b.eq	40a6b4 <ferror@plt+0x6e14>  // b.none
  40a6c4:	cbnz	w9, 40a6d0 <ferror@plt+0x6e30>
  40a6c8:	mov	w9, #0x30                  	// #48
  40a6cc:	sturb	w9, [x8, #-1]
  40a6d0:	ldr	x1, [sp, #272]
  40a6d4:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40a6d8:	add	x0, x0, #0x7f0
  40a6dc:	bl	4037a0 <printf@plt>
  40a6e0:	ldr	w8, [sp, #268]
  40a6e4:	ldr	w9, [sp, #284]
  40a6e8:	add	w8, w9, w8
  40a6ec:	cmp	w8, w21
  40a6f0:	str	w8, [sp, #244]
  40a6f4:	csel	w8, w21, w8, gt
  40a6f8:	add	x25, x19, w8, sxtw
  40a6fc:	cmp	x22, x25
  40a700:	str	w8, [sp, #284]
  40a704:	b.cc	40a728 <ferror@plt+0x6e88>  // b.lo, b.ul, b.last
  40a708:	b	40a658 <ferror@plt+0x6db8>
  40a70c:	adrp	x23, 468000 <_sch_istable+0x1c50>
  40a710:	ldr	x1, [x23, #3808]
  40a714:	mov	w0, #0x20                  	// #32
  40a718:	bl	4030b0 <putc@plt>
  40a71c:	cmp	x20, x25
  40a720:	mov	x22, x20
  40a724:	b.cs	40a658 <ferror@plt+0x6db8>  // b.hs, b.nlast
  40a728:	ldr	x8, [sp, #320]
  40a72c:	add	x20, x22, x27
  40a730:	adrp	x19, 44c000 <warn@@Base+0xbe9c>
  40a734:	add	x19, x19, #0x772
  40a738:	cmp	x20, x8
  40a73c:	b.hi	40a70c <ferror@plt+0x6e6c>  // b.pmore
  40a740:	ldp	x8, x23, [sp, #304]
  40a744:	ldp	x21, x26, [sp, #288]
  40a748:	mov	x28, x24
  40a74c:	ldr	w8, [x8, #176]
  40a750:	cmp	w8, #0x1
  40a754:	b.ne	40a778 <ferror@plt+0x6ed8>  // b.any
  40a758:	ldrb	w1, [x28, x22]
  40a75c:	mov	x0, x19
  40a760:	bl	4037a0 <printf@plt>
  40a764:	sub	x21, x21, #0x1
  40a768:	cmp	x21, #0x1
  40a76c:	sub	x28, x28, #0x1
  40a770:	b.gt	40a758 <ferror@plt+0x6eb8>
  40a774:	b	40a70c <ferror@plt+0x6e6c>
  40a778:	ldrb	w1, [x23, x22]
  40a77c:	mov	x0, x19
  40a780:	bl	4037a0 <printf@plt>
  40a784:	subs	x26, x26, #0x1
  40a788:	add	x23, x23, #0x1
  40a78c:	b.ne	40a778 <ferror@plt+0x6ed8>  // b.any
  40a790:	b	40a70c <ferror@plt+0x6e6c>
  40a794:	ldr	x1, [x23, #3808]
  40a798:	mov	w0, #0xa                   	// #10
  40a79c:	bl	4030b0 <putc@plt>
  40a7a0:	ldr	x9, [sp, #248]
  40a7a4:	ldr	w21, [sp, #284]
  40a7a8:	ldr	x8, [x22, #40]
  40a7ac:	sub	x1, x29, #0x80
  40a7b0:	ldr	x0, [x9]
  40a7b4:	add	x20, x19, w21, sxtw
  40a7b8:	udiv	x9, x20, x25
  40a7bc:	add	x2, x9, x8
  40a7c0:	bl	4036a0 <bfd_sprintf_vma@plt>
  40a7c4:	ldr	x8, [sp, #272]
  40a7c8:	ldrb	w9, [x8]
  40a7cc:	cmp	w9, #0x30
  40a7d0:	b.ne	40a7e4 <ferror@plt+0x6f44>  // b.any
  40a7d4:	strb	w28, [x8], #1
  40a7d8:	ldrb	w9, [x8]
  40a7dc:	cmp	w9, #0x30
  40a7e0:	b.eq	40a7d4 <ferror@plt+0x6f34>  // b.none
  40a7e4:	cbnz	w9, 40a7f0 <ferror@plt+0x6f50>
  40a7e8:	mov	w9, #0x30                  	// #48
  40a7ec:	sturb	w9, [x8, #-1]
  40a7f0:	ldr	x1, [sp, #272]
  40a7f4:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40a7f8:	add	x0, x0, #0x7f0
  40a7fc:	bl	4037a0 <printf@plt>
  40a800:	ldr	w8, [sp, #268]
  40a804:	add	w21, w21, w8
  40a808:	ldr	x8, [sp, #256]
  40a80c:	cmp	w21, w8
  40a810:	csel	w8, w8, w21, gt
  40a814:	str	w8, [sp, #284]
  40a818:	add	x19, x19, w8, sxtw
  40a81c:	cmp	x20, x19
  40a820:	b.cs	40a83c <ferror@plt+0x6f9c>  // b.hs, b.nlast
  40a824:	ldr	x1, [x23, #3808]
  40a828:	mov	w0, #0x20                  	// #32
  40a82c:	add	x20, x20, x27
  40a830:	bl	4030b0 <putc@plt>
  40a834:	cmp	x20, x19
  40a838:	b.cc	40a824 <ferror@plt+0x6f84>  // b.lo, b.ul, b.last
  40a83c:	ldr	x8, [sp, #256]
  40a840:	ldr	x19, [sp, #232]
  40a844:	cmp	w8, w21
  40a848:	mov	x21, x8
  40a84c:	b.gt	40a794 <ferror@plt+0x6ef4>
  40a850:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40a854:	ldrb	w8, [x8, #860]
  40a858:	tbz	w8, #0, 40a864 <ferror@plt+0x6fc4>
  40a85c:	mov	w8, #0x1                   	// #1
  40a860:	b	40a874 <ferror@plt+0x6fd4>
  40a864:	ldr	x1, [x23, #3808]
  40a868:	mov	w0, #0xa                   	// #10
  40a86c:	bl	4030b0 <putc@plt>
  40a870:	mov	w8, wzr
  40a874:	ldr	x24, [sp, #304]
  40a878:	ldr	x20, [sp, #160]
  40a87c:	ldr	x26, [sp, #192]
  40a880:	adrp	x11, 469000 <_bfd_std_section+0x118>
  40a884:	add	x11, x11, #0x380
  40a888:	ldr	x9, [sp, #224]
  40a88c:	cmp	x20, x9
  40a890:	b.cs	40aad4 <ferror@plt+0x7234>  // b.hs, b.nlast
  40a894:	ldp	x9, x10, [sp, #176]
  40a898:	add	x9, x10, x9
  40a89c:	udiv	w10, w21, w25
  40a8a0:	add	x19, x9, x10
  40a8a4:	b	40a8e8 <ferror@plt+0x7048>
  40a8a8:	ldp	x8, x0, [x24]
  40a8ac:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40a8b0:	add	x1, x1, #0x27a
  40a8b4:	mov	x2, x26
  40a8b8:	blr	x8
  40a8bc:	ldr	x26, [sp, #192]
  40a8c0:	ldr	x1, [x23, #3808]
  40a8c4:	mov	w0, #0xa                   	// #10
  40a8c8:	bl	4030b0 <putc@plt>
  40a8cc:	adrp	x11, 469000 <_bfd_std_section+0x118>
  40a8d0:	mov	w8, wzr
  40a8d4:	add	x11, x11, #0x380
  40a8d8:	ldr	x9, [sp, #224]
  40a8dc:	add	x20, x20, #0x8
  40a8e0:	cmp	x20, x9
  40a8e4:	b.cs	40aad4 <ferror@plt+0x7234>  // b.hs, b.nlast
  40a8e8:	ldr	x27, [x20]
  40a8ec:	ldr	x9, [x27, #8]
  40a8f0:	cmp	x9, x19
  40a8f4:	b.cs	40aad4 <ferror@plt+0x7234>  // b.hs, b.nlast
  40a8f8:	ldrb	w9, [x11]
  40a8fc:	tbnz	w9, #0, 40a908 <ferror@plt+0x7068>
  40a900:	ldrb	w9, [x11, #60]
  40a904:	cbz	w9, 40a8d8 <ferror@plt+0x7038>
  40a908:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40a90c:	ldrb	w8, [x8, #860]
  40a910:	cmp	w8, #0x1
  40a914:	b.ne	40a928 <ferror@plt+0x7088>  // b.any
  40a918:	ldr	x1, [x23, #3808]
  40a91c:	mov	w0, #0x9                   	// #9
  40a920:	bl	4030b0 <putc@plt>
  40a924:	b	40a934 <ferror@plt+0x7094>
  40a928:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40a92c:	add	x0, x0, #0x82d
  40a930:	bl	4037a0 <printf@plt>
  40a934:	ldr	x8, [x24, #16]
  40a938:	ldr	x9, [x22, #40]
  40a93c:	ldr	x10, [x27, #8]
  40a940:	add	x1, sp, #0x148
  40a944:	ldr	x0, [x8]
  40a948:	ldr	x8, [sp, #176]
  40a94c:	add	x26, sp, #0x148
  40a950:	sub	x8, x9, x8
  40a954:	add	x2, x8, x10
  40a958:	bl	4036a0 <bfd_sprintf_vma@plt>
  40a95c:	ldrb	w8, [x26]
  40a960:	cmp	w8, #0x30
  40a964:	b.ne	40a974 <ferror@plt+0x70d4>  // b.any
  40a968:	ldrb	w8, [x26, #1]!
  40a96c:	cmp	w8, #0x30
  40a970:	b.eq	40a968 <ferror@plt+0x70c8>  // b.none
  40a974:	cbnz	w8, 40a97c <ferror@plt+0x70dc>
  40a978:	sub	x26, x26, #0x1
  40a97c:	ldp	x8, x0, [x24]
  40a980:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40a984:	add	x1, x1, #0x27a
  40a988:	mov	x2, x26
  40a98c:	blr	x8
  40a990:	ldr	x8, [x27, #24]
  40a994:	cbz	x8, 40a9bc <ferror@plt+0x711c>
  40a998:	ldr	x1, [x8, #32]
  40a99c:	ldr	x26, [sp, #192]
  40a9a0:	cbz	x1, 40a9d8 <ferror@plt+0x7138>
  40a9a4:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40a9a8:	add	x0, x0, #0x83e
  40a9ac:	bl	4037a0 <printf@plt>
  40a9b0:	ldr	x8, [x27]
  40a9b4:	cbnz	x8, 40a9f0 <ferror@plt+0x7150>
  40a9b8:	b	40aa24 <ferror@plt+0x7184>
  40a9bc:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40a9c0:	add	x0, x0, #0x831
  40a9c4:	bl	4037a0 <printf@plt>
  40a9c8:	ldr	x26, [sp, #192]
  40a9cc:	ldr	x8, [x27]
  40a9d0:	cbnz	x8, 40a9f0 <ferror@plt+0x7150>
  40a9d4:	b	40aa24 <ferror@plt+0x7184>
  40a9d8:	ldr	w1, [x8]
  40a9dc:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40a9e0:	add	x0, x0, #0x844
  40a9e4:	bl	4037a0 <printf@plt>
  40a9e8:	ldr	x8, [x27]
  40a9ec:	cbz	x8, 40aa24 <ferror@plt+0x7184>
  40a9f0:	ldr	x2, [x8]
  40a9f4:	cbz	x2, 40aa24 <ferror@plt+0x7184>
  40a9f8:	ldr	x8, [x2, #8]
  40a9fc:	cbz	x8, 40aa3c <ferror@plt+0x719c>
  40aa00:	ldrb	w8, [x8]
  40aa04:	cbz	w8, 40aa3c <ferror@plt+0x719c>
  40aa08:	ldr	x8, [sp, #248]
  40aa0c:	mov	x1, x24
  40aa10:	ldr	x0, [x8]
  40aa14:	bl	4075a0 <ferror@plt+0x3d00>
  40aa18:	ldr	x27, [x27, #16]
  40aa1c:	cbnz	x27, 40aa74 <ferror@plt+0x71d4>
  40aa20:	b	40a8c0 <ferror@plt+0x7020>
  40aa24:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40aa28:	add	x0, x0, #0x67d
  40aa2c:	bl	4037a0 <printf@plt>
  40aa30:	ldr	x27, [x27, #16]
  40aa34:	cbnz	x27, 40aa74 <ferror@plt+0x71d4>
  40aa38:	b	40a8c0 <ferror@plt+0x7020>
  40aa3c:	ldr	x8, [x2, #32]
  40aa40:	ldr	x0, [x8]
  40aa44:	cbz	x0, 40aa50 <ferror@plt+0x71b0>
  40aa48:	ldrb	w8, [x0]
  40aa4c:	cbnz	w8, 40aa58 <ferror@plt+0x71b8>
  40aa50:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40aa54:	add	x0, x0, #0x67d
  40aa58:	bl	4049dc <ferror@plt+0x113c>
  40aa5c:	mov	x1, x0
  40aa60:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  40aa64:	add	x0, x0, #0x27a
  40aa68:	bl	4037a0 <printf@plt>
  40aa6c:	ldr	x27, [x27, #16]
  40aa70:	cbz	x27, 40a8c0 <ferror@plt+0x7020>
  40aa74:	tbnz	x27, #63, 40aa88 <ferror@plt+0x71e8>
  40aa78:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40aa7c:	add	x0, x0, #0x68b
  40aa80:	bl	4037a0 <printf@plt>
  40aa84:	b	40aa98 <ferror@plt+0x71f8>
  40aa88:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40aa8c:	add	x0, x0, #0x687
  40aa90:	bl	4037a0 <printf@plt>
  40aa94:	neg	x27, x27
  40aa98:	ldr	x8, [x24, #16]
  40aa9c:	add	x1, sp, #0x148
  40aaa0:	mov	x2, x27
  40aaa4:	add	x26, sp, #0x148
  40aaa8:	ldr	x0, [x8]
  40aaac:	bl	4036a0 <bfd_sprintf_vma@plt>
  40aab0:	ldrb	w8, [x26]
  40aab4:	cmp	w8, #0x30
  40aab8:	b.ne	40aac8 <ferror@plt+0x7228>  // b.any
  40aabc:	ldrb	w8, [x26, #1]!
  40aac0:	cmp	w8, #0x30
  40aac4:	b.eq	40aabc <ferror@plt+0x721c>  // b.none
  40aac8:	cbnz	w8, 40a8a8 <ferror@plt+0x7008>
  40aacc:	sub	x26, x26, #0x1
  40aad0:	b	40a8a8 <ferror@plt+0x7008>
  40aad4:	cbz	w8, 40939c <ferror@plt+0x5afc>
  40aad8:	ldr	x1, [x23, #3808]
  40aadc:	mov	w0, #0xa                   	// #10
  40aae0:	bl	4030b0 <putc@plt>
  40aae4:	b	40939c <ferror@plt+0x5afc>
  40aae8:	adrp	x8, 40b000 <ferror@plt+0x7760>
  40aaec:	add	x8, x8, #0x96c
  40aaf0:	str	x8, [x24]
  40aaf4:	ldr	x8, [x22, #40]
  40aaf8:	ldr	x9, [sp, #184]
  40aafc:	mov	x1, x24
  40ab00:	add	x0, x8, x9
  40ab04:	ldr	x8, [sp, #120]
  40ab08:	blr	x8
  40ab0c:	ldr	x9, [sp, #160]
  40ab10:	adrp	x8, 40b000 <ferror@plt+0x7760>
  40ab14:	add	x8, x8, #0x884
  40ab18:	str	x8, [x24]
  40ab1c:	sdiv	w8, w0, w25
  40ab20:	cmp	x19, w8, sxtw
  40ab24:	b.lt	40a344 <ferror@plt+0x6aa4>  // b.tstop
  40ab28:	b	40a35c <ferror@plt+0x6abc>
  40ab2c:	cbz	x0, 40ab78 <ferror@plt+0x72d8>
  40ab30:	bl	4049dc <ferror@plt+0x113c>
  40ab34:	ldur	w2, [x29, #-28]
  40ab38:	mov	x1, x0
  40ab3c:	b	40ab80 <ferror@plt+0x72e0>
  40ab40:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40ab44:	add	x1, x1, #0x61c
  40ab48:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40ab4c:	add	x0, x0, #0x620
  40ab50:	bl	4037a0 <printf@plt>
  40ab54:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40ab58:	ldrb	w8, [x8, #864]
  40ab5c:	cmp	w8, #0x1
  40ab60:	b.ne	4097a0 <ferror@plt+0x5f00>  // b.any
  40ab64:	b	409714 <ferror@plt+0x5e74>
  40ab68:	adrp	x20, 44c000 <warn@@Base+0xbe9c>
  40ab6c:	mov	x26, x0
  40ab70:	add	x20, x20, #0x772
  40ab74:	b	40982c <ferror@plt+0x5f8c>
  40ab78:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40ab7c:	add	x1, x1, #0x61c
  40ab80:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40ab84:	add	x0, x0, #0x615
  40ab88:	bl	4037a0 <printf@plt>
  40ab8c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40ab90:	ldrb	w8, [x8, #864]
  40ab94:	cmp	w8, #0x1
  40ab98:	b.eq	409714 <ferror@plt+0x5e74>  // b.none
  40ab9c:	b	4097a0 <ferror@plt+0x5f00>
  40aba0:	ldur	x8, [x29, #-64]
  40aba4:	cbz	x8, 40abb0 <ferror@plt+0x7310>
  40aba8:	ldur	x0, [x29, #-72]
  40abac:	bl	403440 <puts@plt>
  40abb0:	tbnz	w21, #31, 40abdc <ferror@plt+0x733c>
  40abb4:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40abb8:	mov	w2, #0x5                   	// #5
  40abbc:	mov	x0, xzr
  40abc0:	add	x1, x1, #0x80b
  40abc4:	bl	403700 <dcgettext@plt>
  40abc8:	mov	w1, w21
  40abcc:	bl	43f2a8 <ferror@plt+0x3ba08>
  40abd0:	mov	w8, #0x1                   	// #1
  40abd4:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40abd8:	str	w8, [x9, #972]
  40abdc:	ldr	x20, [sp, #160]
  40abe0:	ldur	x0, [x29, #-72]
  40abe4:	str	x20, [sp, #160]
  40abe8:	bl	403510 <free@plt>
  40abec:	mov	x0, x26
  40abf0:	bl	403510 <free@plt>
  40abf4:	ldr	x0, [sp, #200]
  40abf8:	bl	403510 <free@plt>
  40abfc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40ac00:	ldr	x19, [x8, #1240]
  40ac04:	cbnz	x19, 40ac24 <ferror@plt+0x7384>
  40ac08:	b	4080e8 <ferror@plt+0x4848>
  40ac0c:	mov	x0, x19
  40ac10:	bl	403510 <free@plt>
  40ac14:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40ac18:	mov	x19, x20
  40ac1c:	str	x20, [x8, #1240]
  40ac20:	cbz	x20, 4080e8 <ferror@plt+0x4848>
  40ac24:	ldr	x0, [x19, #16]
  40ac28:	ldr	x20, [x19]
  40ac2c:	cbz	x0, 40ac0c <ferror@plt+0x736c>
  40ac30:	bl	403510 <free@plt>
  40ac34:	b	40ac0c <ferror@plt+0x736c>
  40ac38:	mov	w8, #0x1                   	// #1
  40ac3c:	b	4087b0 <ferror@plt+0x4f10>
  40ac40:	ldur	x0, [x29, #-136]
  40ac44:	bl	403510 <free@plt>
  40ac48:	ldr	x0, [sp]
  40ac4c:	cbz	x0, 40ac54 <ferror@plt+0x73b4>
  40ac50:	bl	403510 <free@plt>
  40ac54:	add	sp, sp, #0x2d0
  40ac58:	ldp	x20, x19, [sp, #80]
  40ac5c:	ldp	x22, x21, [sp, #64]
  40ac60:	ldp	x24, x23, [sp, #48]
  40ac64:	ldp	x26, x25, [sp, #32]
  40ac68:	ldp	x28, x27, [sp, #16]
  40ac6c:	ldp	x29, x30, [sp], #96
  40ac70:	ret
  40ac74:	ldr	x8, [sp, #56]
  40ac78:	ldr	x0, [x8]
  40ac7c:	bl	43f1a8 <ferror@plt+0x3b908>
  40ac80:	sub	sp, sp, #0x80
  40ac84:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40ac88:	stp	x20, x19, [sp, #112]
  40ac8c:	ldr	x19, [x8, #1216]
  40ac90:	stp	x29, x30, [sp, #32]
  40ac94:	stp	x28, x27, [sp, #48]
  40ac98:	stp	x26, x25, [sp, #64]
  40ac9c:	cmp	x19, #0x1
  40aca0:	stp	x24, x23, [sp, #80]
  40aca4:	stp	x22, x21, [sp, #96]
  40aca8:	add	x29, sp, #0x20
  40acac:	b.lt	40b130 <ferror@plt+0x7890>  // b.tstop
  40acb0:	ldr	x8, [x1, #16]
  40acb4:	ldr	w9, [x1, #180]
  40acb8:	adrp	x23, 469000 <_bfd_std_section+0x118>
  40acbc:	ldr	x26, [x1, #48]
  40acc0:	stur	x8, [x29, #-8]
  40acc4:	str	x9, [sp]
  40acc8:	ldr	x8, [x8]
  40accc:	ldr	x9, [x23, #1224]
  40acd0:	mov	x21, x1
  40acd4:	mov	x20, x0
  40acd8:	cmp	x19, #0x1
  40acdc:	str	x8, [sp, #8]
  40ace0:	b.ne	40acec <ferror@plt+0x744c>  // b.any
  40ace4:	mov	x8, xzr
  40ace8:	b	40ad3c <ferror@plt+0x749c>
  40acec:	mov	x10, xzr
  40acf0:	b	40ad0c <ferror@plt+0x746c>
  40acf4:	mov	x19, x8
  40acf8:	mov	x8, x10
  40acfc:	add	x10, x8, #0x1
  40ad00:	cmp	x10, x19
  40ad04:	mov	x10, x8
  40ad08:	b.ge	40ad3c <ferror@plt+0x749c>  // b.tcont
  40ad0c:	add	x8, x10, x19
  40ad10:	cmp	x8, #0x0
  40ad14:	cinc	x8, x8, lt  // lt = tstop
  40ad18:	asr	x8, x8, #1
  40ad1c:	ldr	x11, [x9, x8, lsl #3]
  40ad20:	ldr	x12, [x11, #32]
  40ad24:	ldr	x11, [x11, #16]
  40ad28:	ldr	x12, [x12, #40]
  40ad2c:	add	x11, x12, x11
  40ad30:	cmp	x11, x20
  40ad34:	b.hi	40acf4 <ferror@plt+0x7454>  // b.pmore
  40ad38:	b.cc	40acfc <ferror@plt+0x745c>  // b.lo, b.ul, b.last
  40ad3c:	add	x10, x9, x8, lsl #3
  40ad40:	str	x2, [sp, #16]
  40ad44:	mov	x28, x8
  40ad48:	subs	x8, x8, #0x1
  40ad4c:	mov	x9, x10
  40ad50:	b.lt	40ad88 <ferror@plt+0x74e8>  // b.tstop
  40ad54:	ldr	x11, [x9]
  40ad58:	mov	x10, x9
  40ad5c:	ldr	x12, [x11, #32]
  40ad60:	ldr	x11, [x11, #16]
  40ad64:	ldr	x12, [x12, #40]
  40ad68:	ldr	x13, [x10, #-8]!
  40ad6c:	add	x11, x12, x11
  40ad70:	ldr	x14, [x13, #32]
  40ad74:	ldr	x13, [x13, #16]
  40ad78:	ldr	x14, [x14, #40]
  40ad7c:	add	x12, x14, x13
  40ad80:	cmp	x11, x12
  40ad84:	b.eq	40ad44 <ferror@plt+0x74a4>  // b.none
  40ad88:	cmp	x28, x19
  40ad8c:	mov	x24, x28
  40ad90:	b.ge	40ae18 <ferror@plt+0x7578>  // b.tcont
  40ad94:	mov	x24, x28
  40ad98:	cbnz	wzr, 40ae18 <ferror@plt+0x7578>
  40ad9c:	ldr	x22, [x9]
  40ada0:	sub	x25, x19, #0x1
  40ada4:	mov	x27, x28
  40ada8:	ldr	x8, [x22, #32]
  40adac:	ldr	x0, [x8]
  40adb0:	ldr	x1, [x26]
  40adb4:	bl	4034a0 <strcmp@plt>
  40adb8:	cbnz	w0, 40add0 <ferror@plt+0x7530>
  40adbc:	ldr	x8, [x21, #136]
  40adc0:	mov	x0, x22
  40adc4:	mov	x1, x21
  40adc8:	blr	x8
  40adcc:	cbnz	w0, 40b160 <ferror@plt+0x78c0>
  40add0:	cmp	x25, x27
  40add4:	b.eq	40ae50 <ferror@plt+0x75b0>  // b.none
  40add8:	ldr	x8, [x23, #1224]
  40addc:	add	x24, x27, #0x1
  40ade0:	add	x9, x8, x27, lsl #3
  40ade4:	ldr	x22, [x9, #8]
  40ade8:	ldr	x9, [x8, x28, lsl #3]
  40adec:	mov	x27, x24
  40adf0:	ldr	x8, [x22, #32]
  40adf4:	ldr	x10, [x9, #32]
  40adf8:	ldr	x9, [x9, #16]
  40adfc:	ldr	x11, [x22, #16]
  40ae00:	ldr	x12, [x8, #40]
  40ae04:	ldr	x10, [x10, #40]
  40ae08:	add	x11, x12, x11
  40ae0c:	add	x9, x10, x9
  40ae10:	cmp	x11, x9
  40ae14:	b.eq	40adac <ferror@plt+0x750c>  // b.none
  40ae18:	ldur	x8, [x29, #-8]
  40ae1c:	ldr	w8, [x8, #8]
  40ae20:	cbz	w8, 40ae60 <ferror@plt+0x75c0>
  40ae24:	ldr	x8, [x23, #1224]
  40ae28:	adrp	x25, 469000 <_bfd_std_section+0x118>
  40ae2c:	ldr	x22, [x8, x28, lsl #3]
  40ae30:	ldr	x8, [x22, #32]
  40ae34:	ldr	x1, [x26]
  40ae38:	ldr	x0, [x8]
  40ae3c:	bl	4034a0 <strcmp@plt>
  40ae40:	mov	w19, wzr
  40ae44:	mov	w27, #0x1                   	// #1
  40ae48:	cbnz	w0, 40aeac <ferror@plt+0x760c>
  40ae4c:	b	40ae8c <ferror@plt+0x75ec>
  40ae50:	mov	x24, x19
  40ae54:	ldur	x8, [x29, #-8]
  40ae58:	ldr	w8, [x8, #8]
  40ae5c:	cbnz	w8, 40ae24 <ferror@plt+0x7584>
  40ae60:	ldr	x8, [sp, #8]
  40ae64:	adrp	x25, 469000 <_bfd_std_section+0x118>
  40ae68:	ldrb	w8, [x8, #72]
  40ae6c:	tbz	w8, #0, 40ae7c <ferror@plt+0x75dc>
  40ae70:	ldr	x8, [x26, #40]
  40ae74:	cmp	x8, x20
  40ae78:	b.ls	40b138 <ferror@plt+0x7898>  // b.plast
  40ae7c:	ldr	x8, [x23, #1224]
  40ae80:	mov	w27, wzr
  40ae84:	ldr	x22, [x8, x28, lsl #3]
  40ae88:	mov	w19, #0x1                   	// #1
  40ae8c:	ldr	x8, [x21, #136]
  40ae90:	mov	x0, x22
  40ae94:	mov	x1, x21
  40ae98:	blr	x8
  40ae9c:	cbz	w0, 40aeac <ferror@plt+0x760c>
  40aea0:	ldr	x13, [sp, #16]
  40aea4:	tbnz	w27, #0, 40b200 <ferror@plt+0x7960>
  40aea8:	b	40b0c0 <ferror@plt+0x7820>
  40aeac:	ldr	x25, [x25, #1216]
  40aeb0:	subs	x24, x24, #0x1
  40aeb4:	str	w27, [sp, #8]
  40aeb8:	b.lt	40afc0 <ferror@plt+0x7720>  // b.tstop
  40aebc:	tbz	w19, #0, 40af34 <ferror@plt+0x7694>
  40aec0:	adrp	x22, 469000 <_bfd_std_section+0x118>
  40aec4:	add	x22, x22, #0x4c0
  40aec8:	b	40aed8 <ferror@plt+0x7638>
  40aecc:	cmp	x24, #0x0
  40aed0:	sub	x24, x24, #0x1
  40aed4:	b.le	40afc0 <ferror@plt+0x7720>
  40aed8:	ldr	x8, [x23, #1224]
  40aedc:	mov	x1, x21
  40aee0:	ldr	x0, [x8, x24, lsl #3]
  40aee4:	ldr	x8, [x21, #136]
  40aee8:	blr	x8
  40aeec:	cbz	w0, 40aecc <ferror@plt+0x762c>
  40aef0:	ldp	x8, x9, [x22]
  40aef4:	cmp	x25, x8
  40aef8:	csel	x8, x24, x25, eq  // eq = none
  40aefc:	ldr	x10, [x9, x24, lsl #3]
  40af00:	ldr	x9, [x9, x8, lsl #3]
  40af04:	mov	x25, x24
  40af08:	ldr	x11, [x10, #32]
  40af0c:	ldr	x12, [x9, #32]
  40af10:	ldr	x10, [x10, #16]
  40af14:	ldr	x9, [x9, #16]
  40af18:	ldr	x11, [x11, #40]
  40af1c:	ldr	x12, [x12, #40]
  40af20:	add	x10, x11, x10
  40af24:	add	x9, x12, x9
  40af28:	cmp	x10, x9
  40af2c:	b.eq	40aecc <ferror@plt+0x762c>  // b.none
  40af30:	b	40afbc <ferror@plt+0x771c>
  40af34:	adrp	x27, 469000 <_bfd_std_section+0x118>
  40af38:	add	x27, x27, #0x4c0
  40af3c:	b	40af4c <ferror@plt+0x76ac>
  40af40:	cmp	x24, #0x0
  40af44:	sub	x24, x24, #0x1
  40af48:	b.le	40afc0 <ferror@plt+0x7720>
  40af4c:	ldr	x8, [x23, #1224]
  40af50:	ldr	x1, [x26]
  40af54:	ldr	x22, [x8, x24, lsl #3]
  40af58:	ldr	x8, [x22, #32]
  40af5c:	ldr	x0, [x8]
  40af60:	bl	4034a0 <strcmp@plt>
  40af64:	cbnz	w0, 40af40 <ferror@plt+0x76a0>
  40af68:	ldr	x8, [x21, #136]
  40af6c:	mov	x0, x22
  40af70:	mov	x1, x21
  40af74:	blr	x8
  40af78:	cbz	w0, 40af40 <ferror@plt+0x76a0>
  40af7c:	ldp	x8, x9, [x27]
  40af80:	cmp	x25, x8
  40af84:	csel	x8, x24, x25, eq  // eq = none
  40af88:	ldr	x10, [x9, x24, lsl #3]
  40af8c:	ldr	x9, [x9, x8, lsl #3]
  40af90:	mov	x25, x24
  40af94:	ldr	x11, [x10, #32]
  40af98:	ldr	x12, [x9, #32]
  40af9c:	ldr	x10, [x10, #16]
  40afa0:	ldr	x9, [x9, #16]
  40afa4:	ldr	x11, [x11, #40]
  40afa8:	ldr	x12, [x12, #40]
  40afac:	add	x10, x11, x10
  40afb0:	add	x9, x12, x9
  40afb4:	cmp	x10, x9
  40afb8:	b.eq	40af40 <ferror@plt+0x76a0>  // b.none
  40afbc:	mov	x25, x8
  40afc0:	adrp	x27, 469000 <_bfd_std_section+0x118>
  40afc4:	ldr	x8, [x27, #1216]
  40afc8:	cmp	x25, x8
  40afcc:	b.ne	40b00c <ferror@plt+0x776c>  // b.any
  40afd0:	add	x24, x28, #0x1
  40afd4:	cmp	x24, x25
  40afd8:	tbz	w19, #0, 40b024 <ferror@plt+0x7784>
  40afdc:	b.ge	40b028 <ferror@plt+0x7788>  // b.tcont
  40afe0:	ldr	x8, [x23, #1224]
  40afe4:	mov	x1, x21
  40afe8:	ldr	x0, [x8, x24, lsl #3]
  40afec:	ldr	x8, [x21, #136]
  40aff0:	blr	x8
  40aff4:	cbnz	w0, 40b090 <ferror@plt+0x77f0>
  40aff8:	ldr	x8, [x27, #1216]
  40affc:	add	x24, x24, #0x1
  40b000:	cmp	x24, x8
  40b004:	b.lt	40afe0 <ferror@plt+0x7740>  // b.tstop
  40b008:	b	40b028 <ferror@plt+0x7788>
  40b00c:	mov	x28, x25
  40b010:	ldr	x8, [x23, #1224]
  40b014:	ldr	w24, [sp, #8]
  40b018:	ldr	x22, [x8, x28, lsl #3]
  40b01c:	tbnz	w19, #0, 40b0a4 <ferror@plt+0x7804>
  40b020:	b	40b038 <ferror@plt+0x7798>
  40b024:	b.lt	40b060 <ferror@plt+0x77c0>  // b.tstop
  40b028:	ldr	x8, [x23, #1224]
  40b02c:	ldr	w24, [sp, #8]
  40b030:	ldr	x22, [x8, x28, lsl #3]
  40b034:	tbnz	w19, #0, 40b0a4 <ferror@plt+0x7804>
  40b038:	ldr	x8, [x22, #32]
  40b03c:	ldr	x1, [x26]
  40b040:	ldr	x0, [x8]
  40b044:	bl	4034a0 <strcmp@plt>
  40b048:	cbnz	w0, 40b130 <ferror@plt+0x7890>
  40b04c:	b	40b0a4 <ferror@plt+0x7804>
  40b050:	ldr	x8, [x27, #1216]
  40b054:	add	x24, x24, #0x1
  40b058:	cmp	x24, x8
  40b05c:	b.ge	40b028 <ferror@plt+0x7788>  // b.tcont
  40b060:	ldr	x8, [x23, #1224]
  40b064:	ldr	x1, [x26]
  40b068:	ldr	x22, [x8, x24, lsl #3]
  40b06c:	ldr	x8, [x22, #32]
  40b070:	ldr	x0, [x8]
  40b074:	bl	4034a0 <strcmp@plt>
  40b078:	cbnz	w0, 40b050 <ferror@plt+0x77b0>
  40b07c:	ldr	x8, [x21, #136]
  40b080:	mov	x0, x22
  40b084:	mov	x1, x21
  40b088:	blr	x8
  40b08c:	cbz	w0, 40b050 <ferror@plt+0x77b0>
  40b090:	mov	x28, x24
  40b094:	ldr	x8, [x23, #1224]
  40b098:	ldr	w24, [sp, #8]
  40b09c:	ldr	x22, [x8, x28, lsl #3]
  40b0a0:	tbz	w19, #0, 40b038 <ferror@plt+0x7798>
  40b0a4:	ldr	x8, [x21, #136]
  40b0a8:	mov	x0, x22
  40b0ac:	mov	x1, x21
  40b0b0:	blr	x8
  40b0b4:	cbz	w0, 40b130 <ferror@plt+0x7890>
  40b0b8:	ldr	x13, [sp, #16]
  40b0bc:	tbnz	w24, #0, 40b200 <ferror@plt+0x7960>
  40b0c0:	ldur	x8, [x29, #-8]
  40b0c4:	ldr	x8, [x8, #24]
  40b0c8:	cmp	x8, #0x1
  40b0cc:	b.lt	40b200 <ferror@plt+0x7960>  // b.tstop
  40b0d0:	ldr	x9, [x23, #1224]
  40b0d4:	ldr	x10, [x9, x28, lsl #3]
  40b0d8:	ldr	x9, [x10, #16]
  40b0dc:	cmp	x9, x20
  40b0e0:	b.eq	40b200 <ferror@plt+0x7960>  // b.none
  40b0e4:	ldur	x9, [x29, #-8]
  40b0e8:	ldr	x9, [x9, #16]
  40b0ec:	cbz	x9, 40b200 <ferror@plt+0x7960>
  40b0f0:	ldr	x11, [x9]
  40b0f4:	ldr	x11, [x11, #8]
  40b0f8:	cmp	x11, x20
  40b0fc:	b.hi	40b200 <ferror@plt+0x7960>  // b.pmore
  40b100:	add	x11, x9, x8, lsl #3
  40b104:	ldur	x11, [x11, #-8]
  40b108:	ldr	x11, [x11, #8]
  40b10c:	cmp	x11, x20
  40b110:	b.cc	40b200 <ferror@plt+0x7960>  // b.lo, b.ul, b.last
  40b114:	ldrb	w10, [x10, #26]
  40b118:	tbnz	w10, #5, 40b200 <ferror@plt+0x7960>
  40b11c:	add	x8, x9, x8, lsl #3
  40b120:	sub	x8, x8, #0x8
  40b124:	cmp	x9, x8
  40b128:	b.ls	40b184 <ferror@plt+0x78e4>  // b.plast
  40b12c:	b	40b200 <ferror@plt+0x7960>
  40b130:	mov	x0, xzr
  40b134:	b	40b210 <ferror@plt+0x7970>
  40b138:	ldr	x10, [x23, #1224]
  40b13c:	ldr	x9, [x26, #56]
  40b140:	ldr	x11, [sp]
  40b144:	ldr	x22, [x10, x28, lsl #3]
  40b148:	udiv	x9, x9, x11
  40b14c:	add	x8, x9, x8
  40b150:	cmp	x8, x20
  40b154:	b.hi	40ae30 <ferror@plt+0x7590>  // b.pmore
  40b158:	mov	w27, wzr
  40b15c:	b	40ae88 <ferror@plt+0x75e8>
  40b160:	ldr	x8, [sp, #16]
  40b164:	cbz	x8, 40b16c <ferror@plt+0x78cc>
  40b168:	str	x27, [x8]
  40b16c:	ldr	x8, [x23, #1224]
  40b170:	ldr	x0, [x8, x27, lsl #3]
  40b174:	b	40b210 <ferror@plt+0x7970>
  40b178:	mov	x8, x10
  40b17c:	cmp	x9, x8
  40b180:	b.hi	40b200 <ferror@plt+0x7960>  // b.pmore
  40b184:	sub	x10, x8, x9
  40b188:	asr	x10, x10, #3
  40b18c:	cmp	x10, #0x0
  40b190:	cinc	x10, x10, lt  // lt = tstop
  40b194:	asr	x10, x10, #1
  40b198:	add	x10, x9, x10, lsl #3
  40b19c:	ldr	x11, [x10]
  40b1a0:	ldr	x11, [x11, #8]
  40b1a4:	cmp	x11, x20
  40b1a8:	b.eq	40b1d0 <ferror@plt+0x7930>  // b.none
  40b1ac:	b.hi	40b178 <ferror@plt+0x78d8>  // b.pmore
  40b1b0:	ldr	x9, [x10, #8]!
  40b1b4:	ldr	x9, [x9, #8]
  40b1b8:	cmp	x9, x20
  40b1bc:	b.hi	40b200 <ferror@plt+0x7960>  // b.pmore
  40b1c0:	mov	x9, x10
  40b1c4:	cmp	x9, x8
  40b1c8:	b.ls	40b184 <ferror@plt+0x78e4>  // b.plast
  40b1cc:	b	40b200 <ferror@plt+0x7960>
  40b1d0:	sub	x11, x10, #0x8
  40b1d4:	mov	x10, x11
  40b1d8:	cmp	x11, x9
  40b1dc:	b.cc	40b1f4 <ferror@plt+0x7954>  // b.lo, b.ul, b.last
  40b1e0:	mov	x11, x10
  40b1e4:	ldr	x12, [x11], #-8
  40b1e8:	ldr	x12, [x12, #8]
  40b1ec:	cmp	x12, x20
  40b1f0:	b.eq	40b1d4 <ferror@plt+0x7934>  // b.none
  40b1f4:	add	x9, x10, #0x8
  40b1f8:	cmp	x9, x8
  40b1fc:	b.ls	40b230 <ferror@plt+0x7990>  // b.plast
  40b200:	cbz	x13, 40b208 <ferror@plt+0x7968>
  40b204:	str	x28, [x13]
  40b208:	ldr	x8, [x23, #1224]
  40b20c:	ldr	x0, [x8, x28, lsl #3]
  40b210:	ldp	x20, x19, [sp, #112]
  40b214:	ldp	x22, x21, [sp, #96]
  40b218:	ldp	x24, x23, [sp, #80]
  40b21c:	ldp	x26, x25, [sp, #64]
  40b220:	ldp	x28, x27, [sp, #48]
  40b224:	ldp	x29, x30, [sp, #32]
  40b228:	add	sp, sp, #0x80
  40b22c:	ret
  40b230:	adrp	x10, 469000 <_bfd_std_section+0x118>
  40b234:	add	x10, x10, #0x118
  40b238:	b	40b248 <ferror@plt+0x79a8>
  40b23c:	add	x9, x9, #0x8
  40b240:	cmp	x9, x8
  40b244:	b.hi	40b200 <ferror@plt+0x7960>  // b.pmore
  40b248:	ldr	x11, [x9]
  40b24c:	ldr	x12, [x11, #8]
  40b250:	cmp	x12, x20
  40b254:	b.ne	40b200 <ferror@plt+0x7960>  // b.any
  40b258:	ldr	x11, [x11]
  40b25c:	cbz	x11, 40b23c <ferror@plt+0x799c>
  40b260:	ldr	x0, [x11]
  40b264:	ldr	x11, [x0, #32]
  40b268:	cmp	x11, x10
  40b26c:	b.eq	40b23c <ferror@plt+0x799c>  // b.none
  40b270:	cbz	x13, 40b210 <ferror@plt+0x7970>
  40b274:	str	x28, [x13]
  40b278:	b	40b210 <ferror@plt+0x7970>
  40b27c:	sub	sp, sp, #0x70
  40b280:	stp	x29, x30, [sp, #32]
  40b284:	stp	x24, x23, [sp, #64]
  40b288:	stp	x22, x21, [sp, #80]
  40b28c:	stp	x20, x19, [sp, #96]
  40b290:	ldr	x8, [x4, #16]
  40b294:	mov	x23, x0
  40b298:	mov	x22, x2
  40b29c:	mov	x20, x1
  40b2a0:	ldr	x0, [x8]
  40b2a4:	mov	x1, sp
  40b2a8:	mov	x2, x3
  40b2ac:	str	x25, [sp, #48]
  40b2b0:	add	x29, sp, #0x20
  40b2b4:	mov	w25, w5
  40b2b8:	mov	x21, x4
  40b2bc:	mov	x19, x3
  40b2c0:	mov	x24, sp
  40b2c4:	bl	4036a0 <bfd_sprintf_vma@plt>
  40b2c8:	cbz	w25, 40b2f0 <ferror@plt+0x7a50>
  40b2cc:	mov	x24, sp
  40b2d0:	ldrb	w8, [x24]
  40b2d4:	cmp	w8, #0x30
  40b2d8:	b.ne	40b2e8 <ferror@plt+0x7a48>  // b.any
  40b2dc:	ldrb	w8, [x24, #1]!
  40b2e0:	cmp	w8, #0x30
  40b2e4:	b.eq	40b2dc <ferror@plt+0x7a3c>  // b.none
  40b2e8:	cbnz	w8, 40b2f0 <ferror@plt+0x7a50>
  40b2ec:	sub	x24, x24, #0x1
  40b2f0:	ldp	x8, x0, [x21]
  40b2f4:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40b2f8:	add	x1, x1, #0x27a
  40b2fc:	mov	x2, x24
  40b300:	blr	x8
  40b304:	ldp	x25, x24, [x21]
  40b308:	cbz	x22, 40b3c0 <ferror@plt+0x7b20>
  40b30c:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40b310:	add	x1, x1, #0x77a
  40b314:	mov	x0, x24
  40b318:	blr	x25
  40b31c:	mov	x0, x23
  40b320:	mov	x1, x21
  40b324:	mov	x2, x22
  40b328:	bl	4075a0 <ferror@plt+0x3d00>
  40b32c:	ldr	x9, [x22, #32]
  40b330:	ldr	x8, [x22, #16]
  40b334:	ldr	x10, [x9, #40]
  40b338:	add	x8, x10, x8
  40b33c:	cmp	x8, x19
  40b340:	b.eq	40b4fc <ferror@plt+0x7c5c>  // b.none
  40b344:	adrp	x10, 469000 <_bfd_std_section+0x118>
  40b348:	add	x10, x10, #0x0
  40b34c:	cmp	x9, x10
  40b350:	b.ne	40b364 <ferror@plt+0x7ac4>  // b.any
  40b354:	ldr	w9, [x23, #72]
  40b358:	mov	w10, #0x42                  	// #66
  40b35c:	and	w9, w9, w10
  40b360:	cbnz	w9, 40b4fc <ferror@plt+0x7c5c>
  40b364:	cmp	x8, x19
  40b368:	b.ls	40b48c <ferror@plt+0x7bec>  // b.plast
  40b36c:	ldp	x8, x0, [x21]
  40b370:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40b374:	add	x1, x1, #0x687
  40b378:	mov	x23, sp
  40b37c:	blr	x8
  40b380:	ldr	x8, [x22, #32]
  40b384:	ldr	x9, [x21, #16]
  40b388:	ldr	x10, [x22, #16]
  40b38c:	mov	x1, sp
  40b390:	ldr	x8, [x8, #40]
  40b394:	ldr	x0, [x9]
  40b398:	sub	x9, x10, x19
  40b39c:	add	x2, x9, x8
  40b3a0:	bl	4036a0 <bfd_sprintf_vma@plt>
  40b3a4:	ldrb	w8, [x23]
  40b3a8:	cmp	w8, #0x30
  40b3ac:	b.ne	40b4e0 <ferror@plt+0x7c40>  // b.any
  40b3b0:	ldrb	w8, [x23, #1]!
  40b3b4:	cmp	w8, #0x30
  40b3b8:	b.eq	40b3b0 <ferror@plt+0x7b10>  // b.none
  40b3bc:	b	40b4e0 <ferror@plt+0x7c40>
  40b3c0:	ldr	x0, [x20]
  40b3c4:	bl	4049dc <ferror@plt+0x113c>
  40b3c8:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40b3cc:	mov	x2, x0
  40b3d0:	add	x1, x1, #0x775
  40b3d4:	mov	x0, x24
  40b3d8:	blr	x25
  40b3dc:	ldr	x24, [x20, #40]
  40b3e0:	subs	x23, x24, x19
  40b3e4:	b.ls	40b42c <ferror@plt+0x7b8c>  // b.plast
  40b3e8:	ldp	x8, x0, [x21]
  40b3ec:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40b3f0:	add	x1, x1, #0x687
  40b3f4:	mov	x22, sp
  40b3f8:	blr	x8
  40b3fc:	ldr	x8, [x21, #16]
  40b400:	mov	x1, sp
  40b404:	mov	x2, x23
  40b408:	ldr	x0, [x8]
  40b40c:	bl	4036a0 <bfd_sprintf_vma@plt>
  40b410:	ldrb	w8, [x22]
  40b414:	cmp	w8, #0x30
  40b418:	b.ne	40b470 <ferror@plt+0x7bd0>  // b.any
  40b41c:	ldrb	w8, [x22, #1]!
  40b420:	cmp	w8, #0x30
  40b424:	b.eq	40b41c <ferror@plt+0x7b7c>  // b.none
  40b428:	b	40b470 <ferror@plt+0x7bd0>
  40b42c:	b.cs	40b4fc <ferror@plt+0x7c5c>  // b.hs, b.nlast
  40b430:	ldp	x8, x0, [x21]
  40b434:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40b438:	add	x1, x1, #0x68b
  40b43c:	mov	x22, sp
  40b440:	blr	x8
  40b444:	ldr	x8, [x21, #16]
  40b448:	sub	x2, x19, x24
  40b44c:	mov	x1, sp
  40b450:	ldr	x0, [x8]
  40b454:	bl	4036a0 <bfd_sprintf_vma@plt>
  40b458:	ldrb	w8, [x22]
  40b45c:	cmp	w8, #0x30
  40b460:	b.ne	40b470 <ferror@plt+0x7bd0>  // b.any
  40b464:	ldrb	w8, [x22, #1]!
  40b468:	cmp	w8, #0x30
  40b46c:	b.eq	40b464 <ferror@plt+0x7bc4>  // b.none
  40b470:	cbnz	w8, 40b478 <ferror@plt+0x7bd8>
  40b474:	sub	x22, x22, #0x1
  40b478:	ldp	x8, x0, [x21]
  40b47c:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40b480:	add	x1, x1, #0x27a
  40b484:	mov	x2, x22
  40b488:	b	40b4f8 <ferror@plt+0x7c58>
  40b48c:	b.cs	40b4fc <ferror@plt+0x7c5c>  // b.hs, b.nlast
  40b490:	ldp	x8, x0, [x21]
  40b494:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40b498:	add	x1, x1, #0x68b
  40b49c:	mov	x23, sp
  40b4a0:	blr	x8
  40b4a4:	ldr	x8, [x22, #32]
  40b4a8:	ldr	x9, [x21, #16]
  40b4ac:	ldr	x10, [x22, #16]
  40b4b0:	mov	x1, sp
  40b4b4:	ldr	x8, [x8, #40]
  40b4b8:	ldr	x0, [x9]
  40b4bc:	sub	x9, x19, x10
  40b4c0:	sub	x2, x9, x8
  40b4c4:	bl	4036a0 <bfd_sprintf_vma@plt>
  40b4c8:	ldrb	w8, [x23]
  40b4cc:	cmp	w8, #0x30
  40b4d0:	b.ne	40b4e0 <ferror@plt+0x7c40>  // b.any
  40b4d4:	ldrb	w8, [x23, #1]!
  40b4d8:	cmp	w8, #0x30
  40b4dc:	b.eq	40b4d4 <ferror@plt+0x7c34>  // b.none
  40b4e0:	cbnz	w8, 40b4e8 <ferror@plt+0x7c48>
  40b4e4:	sub	x23, x23, #0x1
  40b4e8:	ldp	x8, x0, [x21]
  40b4ec:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40b4f0:	add	x1, x1, #0x27a
  40b4f4:	mov	x2, x23
  40b4f8:	blr	x8
  40b4fc:	ldp	x8, x0, [x21]
  40b500:	adrp	x1, 444000 <warn@@Base+0x3e9c>
  40b504:	add	x1, x1, #0xfdd
  40b508:	blr	x8
  40b50c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40b510:	ldrb	w8, [x8, #848]
  40b514:	cmp	w8, #0x1
  40b518:	b.ne	40b550 <ferror@plt+0x7cb0>  // b.any
  40b51c:	ldp	x22, x21, [x21]
  40b520:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40b524:	add	x1, x1, #0x75f
  40b528:	mov	w2, #0x5                   	// #5
  40b52c:	mov	x0, xzr
  40b530:	bl	403700 <dcgettext@plt>
  40b534:	ldr	x8, [x20, #144]
  40b538:	ldr	x9, [x20, #40]
  40b53c:	mov	x1, x0
  40b540:	mov	x0, x21
  40b544:	add	x8, x8, x19
  40b548:	sub	x2, x8, x9
  40b54c:	blr	x22
  40b550:	ldp	x20, x19, [sp, #96]
  40b554:	ldp	x22, x21, [sp, #80]
  40b558:	ldp	x24, x23, [sp, #64]
  40b55c:	ldr	x25, [sp, #48]
  40b560:	ldp	x29, x30, [sp, #32]
  40b564:	add	sp, sp, #0x70
  40b568:	ret
  40b56c:	stp	x29, x30, [sp, #-80]!
  40b570:	stp	x24, x23, [sp, #32]
  40b574:	stp	x22, x21, [sp, #48]
  40b578:	stp	x20, x19, [sp, #64]
  40b57c:	ldr	x24, [x0]
  40b580:	ldr	x23, [x1]
  40b584:	str	x25, [sp, #16]
  40b588:	mov	x29, sp
  40b58c:	ldr	x8, [x24, #32]
  40b590:	ldr	x19, [x23, #32]
  40b594:	ldr	x9, [x24, #16]
  40b598:	ldr	x10, [x23, #16]
  40b59c:	ldr	x11, [x8, #40]
  40b5a0:	ldr	x12, [x19, #40]
  40b5a4:	add	x9, x11, x9
  40b5a8:	add	x10, x12, x10
  40b5ac:	cmp	x9, x10
  40b5b0:	b.ls	40b5bc <ferror@plt+0x7d1c>  // b.plast
  40b5b4:	mov	w0, #0x1                   	// #1
  40b5b8:	b	40b5f4 <ferror@plt+0x7d54>
  40b5bc:	b.cc	40b5f0 <ferror@plt+0x7d50>  // b.lo, b.ul, b.last
  40b5c0:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40b5c4:	ldr	x9, [x9, #1232]
  40b5c8:	ldr	x1, [x8]
  40b5cc:	ldr	x20, [x9]
  40b5d0:	mov	x0, x20
  40b5d4:	bl	4034a0 <strcmp@plt>
  40b5d8:	ldr	x1, [x19]
  40b5dc:	mov	w19, w0
  40b5e0:	mov	x0, x20
  40b5e4:	bl	4034a0 <strcmp@plt>
  40b5e8:	cbnz	w19, 40b60c <ferror@plt+0x7d6c>
  40b5ec:	cbz	w0, 40b60c <ferror@plt+0x7d6c>
  40b5f0:	mov	w0, #0xffffffff            	// #-1
  40b5f4:	ldp	x20, x19, [sp, #64]
  40b5f8:	ldp	x22, x21, [sp, #48]
  40b5fc:	ldp	x24, x23, [sp, #32]
  40b600:	ldr	x25, [sp, #16]
  40b604:	ldp	x29, x30, [sp], #80
  40b608:	ret
  40b60c:	cbz	w19, 40b614 <ferror@plt+0x7d74>
  40b610:	cbz	w0, 40b5b4 <ferror@plt+0x7d14>
  40b614:	ldr	x19, [x24, #8]
  40b618:	ldr	x20, [x23, #8]
  40b61c:	mov	x0, x19
  40b620:	bl	402fd0 <strlen@plt>
  40b624:	mov	x22, x0
  40b628:	mov	x0, x20
  40b62c:	bl	402fd0 <strlen@plt>
  40b630:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40b634:	mov	x21, x0
  40b638:	add	x1, x1, #0x79a
  40b63c:	mov	x0, x19
  40b640:	bl	4036d0 <strstr@plt>
  40b644:	cbz	x0, 40b650 <ferror@plt+0x7db0>
  40b648:	mov	w25, #0x1                   	// #1
  40b64c:	b	40b668 <ferror@plt+0x7dc8>
  40b650:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40b654:	add	x1, x1, #0x7a7
  40b658:	mov	x0, x19
  40b65c:	bl	4036d0 <strstr@plt>
  40b660:	cmp	x0, #0x0
  40b664:	cset	w25, ne  // ne = any
  40b668:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40b66c:	add	x1, x1, #0x79a
  40b670:	mov	x0, x20
  40b674:	bl	4036d0 <strstr@plt>
  40b678:	cbz	x0, 40b6c8 <ferror@plt+0x7e28>
  40b67c:	eor	w9, w25, #0x1
  40b680:	mov	w8, #0x1                   	// #1
  40b684:	cbz	w9, 40b68c <ferror@plt+0x7dec>
  40b688:	tbnz	w8, #0, 40b5f0 <ferror@plt+0x7d50>
  40b68c:	ldr	w8, [x24, #24]
  40b690:	tbnz	w8, #14, 40b6f0 <ferror@plt+0x7e50>
  40b694:	cmp	x22, #0x3
  40b698:	b.cc	40b6f8 <ferror@plt+0x7e58>  // b.lo, b.ul, b.last
  40b69c:	add	x9, x22, x19
  40b6a0:	ldurb	w10, [x9, #-2]
  40b6a4:	cmp	w10, #0x2e
  40b6a8:	b.ne	40b6f8 <ferror@plt+0x7e58>  // b.any
  40b6ac:	ldurb	w9, [x9, #-1]
  40b6b0:	cmp	w9, #0x6f
  40b6b4:	cset	w10, ne  // ne = any
  40b6b8:	cmp	w9, #0x61
  40b6bc:	cset	w9, ne  // ne = any
  40b6c0:	and	w10, w10, w9
  40b6c4:	b	40b6fc <ferror@plt+0x7e5c>
  40b6c8:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  40b6cc:	add	x1, x1, #0x7a7
  40b6d0:	mov	x0, x20
  40b6d4:	bl	4036d0 <strstr@plt>
  40b6d8:	cmp	x0, #0x0
  40b6dc:	cset	w8, ne  // ne = any
  40b6e0:	eor	w9, w25, #0x1
  40b6e4:	cbnz	x0, 40b684 <ferror@plt+0x7de4>
  40b6e8:	cbz	w9, 40b5b4 <ferror@plt+0x7d14>
  40b6ec:	b	40b684 <ferror@plt+0x7de4>
  40b6f0:	mov	w10, wzr
  40b6f4:	b	40b6fc <ferror@plt+0x7e5c>
  40b6f8:	mov	w10, #0x1                   	// #1
  40b6fc:	ldr	w9, [x23, #24]
  40b700:	tbnz	w9, #14, 40b738 <ferror@plt+0x7e98>
  40b704:	cmp	x21, #0x3
  40b708:	b.cc	40b740 <ferror@plt+0x7ea0>  // b.lo, b.ul, b.last
  40b70c:	add	x11, x21, x20
  40b710:	ldurb	w12, [x11, #-2]
  40b714:	cmp	w12, #0x2e
  40b718:	b.ne	40b740 <ferror@plt+0x7ea0>  // b.any
  40b71c:	ldurb	w11, [x11, #-1]
  40b720:	cmp	w11, #0x6f
  40b724:	cset	w12, eq  // eq = none
  40b728:	cmp	w11, #0x61
  40b72c:	cset	w11, eq  // eq = none
  40b730:	orr	w11, w12, w11
  40b734:	b	40b744 <ferror@plt+0x7ea4>
  40b738:	mov	w11, #0x1                   	// #1
  40b73c:	b	40b750 <ferror@plt+0x7eb0>
  40b740:	mov	w11, wzr
  40b744:	orr	w12, w10, w11
  40b748:	cmp	w12, #0x1
  40b74c:	b.ne	40b5b4 <ferror@plt+0x7d14>  // b.any
  40b750:	and	w10, w10, w11
  40b754:	tbnz	w10, #0, 40b5f0 <ferror@plt+0x7d50>
  40b758:	and	w10, w8, #0x4
  40b75c:	and	w11, w9, #0x4
  40b760:	cmp	w10, w11
  40b764:	b.ne	40b7f8 <ferror@plt+0x7f58>  // b.any
  40b768:	and	w10, w8, #0x100
  40b76c:	and	w11, w9, #0x100
  40b770:	cmp	w10, w11
  40b774:	b.ne	40b7f8 <ferror@plt+0x7f58>  // b.any
  40b778:	and	w10, w8, #0x8
  40b77c:	and	w11, w9, #0x8
  40b780:	cmp	w10, w11
  40b784:	b.ne	40b808 <ferror@plt+0x7f68>  // b.any
  40b788:	and	w10, w8, #0x10000
  40b78c:	and	w11, w9, #0x10000
  40b790:	cmp	w10, w11
  40b794:	b.ne	40b808 <ferror@plt+0x7f68>  // b.any
  40b798:	and	w10, w8, #0x1
  40b79c:	and	w11, w9, #0x1
  40b7a0:	cmp	w10, w11
  40b7a4:	b.ne	40b7f8 <ferror@plt+0x7f58>  // b.any
  40b7a8:	and	w10, w8, #0x2
  40b7ac:	and	w11, w9, #0x2
  40b7b0:	cmp	w10, w11
  40b7b4:	b.ne	40b808 <ferror@plt+0x7f68>  // b.any
  40b7b8:	ldr	x10, [x24]
  40b7bc:	ldr	x10, [x10, #8]
  40b7c0:	ldr	w10, [x10, #8]
  40b7c4:	cmp	w10, #0x5
  40b7c8:	b.ne	40b840 <ferror@plt+0x7fa0>  // b.any
  40b7cc:	ldr	x10, [x23]
  40b7d0:	ldr	x10, [x10, #8]
  40b7d4:	ldr	w10, [x10, #8]
  40b7d8:	cmp	w10, #0x5
  40b7dc:	b.ne	40b840 <ferror@plt+0x7fa0>  // b.any
  40b7e0:	mov	w10, #0x100                 	// #256
  40b7e4:	movk	w10, #0x20, lsl #16
  40b7e8:	tst	w8, w10
  40b7ec:	b.eq	40b818 <ferror@plt+0x7f78>  // b.none
  40b7f0:	mov	x8, xzr
  40b7f4:	b	40b81c <ferror@plt+0x7f7c>
  40b7f8:	cmp	w10, #0x0
  40b7fc:	mov	w8, #0xffffffff            	// #-1
  40b800:	cneg	w0, w8, ne  // ne = any
  40b804:	b	40b5f4 <ferror@plt+0x7d54>
  40b808:	cmp	w10, #0x0
  40b80c:	mov	w8, #0x1                   	// #1
  40b810:	cneg	w0, w8, ne  // ne = any
  40b814:	b	40b5f4 <ferror@plt+0x7d54>
  40b818:	ldr	x8, [x24, #56]
  40b81c:	tst	w9, w10
  40b820:	b.eq	40b82c <ferror@plt+0x7f8c>  // b.none
  40b824:	mov	x9, xzr
  40b828:	b	40b830 <ferror@plt+0x7f90>
  40b82c:	ldr	x9, [x23, #56]
  40b830:	cmp	x8, x9
  40b834:	mov	w8, #0xffffffff            	// #-1
  40b838:	cneg	w0, w8, ls  // ls = plast
  40b83c:	b.ne	40b5f4 <ferror@plt+0x7d54>  // b.any
  40b840:	ldrb	w9, [x19]
  40b844:	ldrb	w8, [x20]
  40b848:	cmp	w9, #0x2e
  40b84c:	b.ne	40b85c <ferror@plt+0x7fbc>  // b.any
  40b850:	cmp	w8, #0x2e
  40b854:	b.ne	40b5b4 <ferror@plt+0x7d14>  // b.any
  40b858:	b	40b864 <ferror@plt+0x7fc4>
  40b85c:	cmp	w8, #0x2e
  40b860:	b.eq	40b5f0 <ferror@plt+0x7d50>  // b.none
  40b864:	mov	x0, x19
  40b868:	mov	x1, x20
  40b86c:	ldp	x20, x19, [sp, #64]
  40b870:	ldp	x22, x21, [sp, #48]
  40b874:	ldp	x24, x23, [sp, #32]
  40b878:	ldr	x25, [sp, #16]
  40b87c:	ldp	x29, x30, [sp], #80
  40b880:	b	4034a0 <strcmp@plt>
  40b884:	sub	sp, sp, #0x140
  40b888:	stp	x29, x30, [sp, #240]
  40b88c:	add	x29, sp, #0xf0
  40b890:	stp	x22, x21, [sp, #288]
  40b894:	mov	x22, #0xffffffffffffffd0    	// #-48
  40b898:	mov	x8, sp
  40b89c:	sub	x9, x29, #0x70
  40b8a0:	stp	x28, x25, [sp, #256]
  40b8a4:	stp	x24, x23, [sp, #272]
  40b8a8:	stp	x20, x19, [sp, #304]
  40b8ac:	mov	x20, x1
  40b8b0:	mov	x19, x0
  40b8b4:	movk	x22, #0xff80, lsl #32
  40b8b8:	add	x23, x8, #0x80
  40b8bc:	add	x24, x9, #0x30
  40b8c0:	add	x25, x29, #0x50
  40b8c4:	stp	x2, x3, [x29, #-112]
  40b8c8:	stp	x4, x5, [x29, #-96]
  40b8cc:	stp	x6, x7, [x29, #-80]
  40b8d0:	stp	q1, q2, [sp, #16]
  40b8d4:	stp	q3, q4, [sp, #48]
  40b8d8:	str	q0, [sp]
  40b8dc:	stp	q5, q6, [sp, #80]
  40b8e0:	str	q7, [sp, #112]
  40b8e4:	ldp	x9, x8, [x19, #8]
  40b8e8:	stp	x23, x22, [x29, #-16]
  40b8ec:	stp	x25, x24, [x29, #-32]
  40b8f0:	ldp	x10, x11, [x19]
  40b8f4:	ldp	q0, q1, [x29, #-32]
  40b8f8:	sub	x21, x8, x9
  40b8fc:	sub	x3, x29, #0x40
  40b900:	add	x0, x10, x11
  40b904:	mov	x1, x21
  40b908:	mov	x2, x20
  40b90c:	stp	q0, q1, [x29, #-64]
  40b910:	bl	403710 <vsnprintf@plt>
  40b914:	sxtw	x0, w0
  40b918:	cmp	x21, x0
  40b91c:	b.hi	40b944 <ferror@plt+0x80a4>  // b.pmore
  40b920:	ldr	x9, [x19, #16]
  40b924:	ldr	x8, [x19]
  40b928:	add	x9, x9, x0
  40b92c:	lsl	x1, x9, #1
  40b930:	mov	x0, x8
  40b934:	str	x1, [x19, #16]
  40b938:	bl	4031e0 <xrealloc@plt>
  40b93c:	str	x0, [x19]
  40b940:	b	40b8e4 <ferror@plt+0x8044>
  40b944:	ldr	x8, [x19, #8]
  40b948:	add	x8, x8, x0
  40b94c:	str	x8, [x19, #8]
  40b950:	ldp	x20, x19, [sp, #304]
  40b954:	ldp	x22, x21, [sp, #288]
  40b958:	ldp	x24, x23, [sp, #272]
  40b95c:	ldp	x28, x25, [sp, #256]
  40b960:	ldp	x29, x30, [sp, #240]
  40b964:	add	sp, sp, #0x140
  40b968:	ret
  40b96c:	sub	sp, sp, #0xb0
  40b970:	stp	x2, x3, [sp, #128]
  40b974:	stp	x4, x5, [sp, #144]
  40b978:	stp	x6, x7, [sp, #160]
  40b97c:	stp	q1, q2, [sp, #16]
  40b980:	stp	q3, q4, [sp, #48]
  40b984:	str	q0, [sp]
  40b988:	stp	q5, q6, [sp, #80]
  40b98c:	mov	w0, #0x1                   	// #1
  40b990:	str	q7, [sp, #112]
  40b994:	add	sp, sp, #0xb0
  40b998:	ret
  40b99c:	sub	sp, sp, #0x70
  40b9a0:	stp	x20, x19, [sp, #96]
  40b9a4:	mov	x20, x0
  40b9a8:	mov	w0, #0x40                  	// #64
  40b9ac:	stp	x29, x30, [sp, #16]
  40b9b0:	stp	x28, x27, [sp, #32]
  40b9b4:	stp	x26, x25, [sp, #48]
  40b9b8:	stp	x24, x23, [sp, #64]
  40b9bc:	stp	x22, x21, [sp, #80]
  40b9c0:	add	x29, sp, #0x10
  40b9c4:	mov	x22, x2
  40b9c8:	mov	x21, x1
  40b9cc:	bl	403290 <xmalloc@plt>
  40b9d0:	mov	x19, x0
  40b9d4:	bl	403330 <getpagesize@plt>
  40b9d8:	mov	w25, w0
  40b9dc:	mov	x0, x21
  40b9e0:	mov	w1, wzr
  40b9e4:	bl	4031d0 <open@plt>
  40b9e8:	tbnz	w0, #31, 40bb58 <ferror@plt+0x82b8>
  40b9ec:	mov	w23, w0
  40b9f0:	mov	w0, wzr
  40b9f4:	mov	w1, w23
  40b9f8:	mov	x2, x22
  40b9fc:	bl	4036c0 <__fxstat@plt>
  40ba00:	tbnz	w0, #31, 40bb50 <ferror@plt+0x82b0>
  40ba04:	ldr	x24, [x22, #48]
  40ba08:	neg	w8, w25
  40ba0c:	sxtw	x8, w8
  40ba10:	mov	w2, #0x1                   	// #1
  40ba14:	add	x9, x24, w25, sxtw
  40ba18:	sub	x9, x9, #0x1
  40ba1c:	and	x1, x9, x8
  40ba20:	mov	w3, #0x1                   	// #1
  40ba24:	mov	x0, xzr
  40ba28:	mov	w4, w23
  40ba2c:	mov	x5, xzr
  40ba30:	str	x24, [x19, #32]
  40ba34:	bl	4034d0 <mmap@plt>
  40ba38:	mov	x22, x0
  40ba3c:	cmn	x0, #0x1
  40ba40:	b.ne	40ba7c <ferror@plt+0x81dc>  // b.any
  40ba44:	mov	x0, x24
  40ba48:	bl	4031c0 <malloc@plt>
  40ba4c:	mov	x22, x0
  40ba50:	cbz	x0, 40ba70 <ferror@plt+0x81d0>
  40ba54:	mov	w0, w23
  40ba58:	mov	x1, x22
  40ba5c:	mov	x2, x24
  40ba60:	bl	403650 <read@plt>
  40ba64:	ldr	x8, [x19, #32]
  40ba68:	cmp	x0, x8
  40ba6c:	b.eq	40ba7c <ferror@plt+0x81dc>  // b.none
  40ba70:	mov	x0, x22
  40ba74:	bl	403510 <free@plt>
  40ba78:	mov	x22, xzr
  40ba7c:	mov	w0, w23
  40ba80:	bl	403380 <close@plt>
  40ba84:	str	x22, [x19, #24]
  40ba88:	cbz	x22, 40bb58 <ferror@plt+0x82b8>
  40ba8c:	ldr	x23, [x19, #32]
  40ba90:	str	x20, [sp, #8]
  40ba94:	cmp	x23, #0x1
  40ba98:	b.lt	40bb68 <ferror@plt+0x82c8>  // b.tstop
  40ba9c:	mov	x27, xzr
  40baa0:	mov	x0, xzr
  40baa4:	mov	w24, wzr
  40baa8:	add	x25, x22, x23
  40baac:	mov	w26, #0x2d                  	// #45
  40bab0:	mov	x28, x22
  40bab4:	b	40baf8 <ferror@plt+0x8258>
  40bab8:	sub	w8, w26, #0x5
  40babc:	cmp	w26, #0x7
  40bac0:	csinc	w26, w8, wzr, ge  // ge = tcont
  40bac4:	sxtw	x8, w26
  40bac8:	udiv	x8, x23, x8
  40bacc:	add	x9, x8, #0x1
  40bad0:	cmp	x9, x20
  40bad4:	csinc	x27, x20, x8, cc  // cc = lo, ul, last
  40bad8:	lsl	x1, x27, #3
  40badc:	bl	4031e0 <xrealloc@plt>
  40bae0:	str	x28, [x0, w24, uxtw #3]
  40bae4:	add	x28, x22, #0x1
  40bae8:	mov	w24, w20
  40baec:	add	x22, x22, #0x1
  40baf0:	cmp	x22, x25
  40baf4:	b.cs	40bb70 <ferror@plt+0x82d0>  // b.hs, b.nlast
  40baf8:	ldrb	w8, [x22]
  40bafc:	cmp	w8, #0xd
  40bb00:	b.eq	40bb24 <ferror@plt+0x8284>  // b.none
  40bb04:	cmp	w8, #0xa
  40bb08:	b.ne	40baec <ferror@plt+0x824c>  // b.any
  40bb0c:	add	x8, x22, #0x1
  40bb10:	cmp	x8, x25
  40bb14:	b.cs	40bb3c <ferror@plt+0x829c>  // b.hs, b.nlast
  40bb18:	ldrb	w9, [x22, #1]
  40bb1c:	cmp	w9, #0xd
  40bb20:	b	40bb38 <ferror@plt+0x8298>
  40bb24:	add	x8, x22, #0x1
  40bb28:	cmp	x8, x25
  40bb2c:	b.cs	40bb3c <ferror@plt+0x829c>  // b.hs, b.nlast
  40bb30:	ldrb	w9, [x22, #1]
  40bb34:	cmp	w9, #0xa
  40bb38:	csel	x22, x8, x22, eq  // eq = none
  40bb3c:	add	w20, w24, #0x1
  40bb40:	cbz	x0, 40bab8 <ferror@plt+0x8218>
  40bb44:	cmp	x27, x20
  40bb48:	b.cs	40bae0 <ferror@plt+0x8240>  // b.hs, b.nlast
  40bb4c:	b	40bab8 <ferror@plt+0x8218>
  40bb50:	mov	w0, w23
  40bb54:	bl	403380 <close@plt>
  40bb58:	mov	x0, x19
  40bb5c:	bl	403510 <free@plt>
  40bb60:	mov	x19, xzr
  40bb64:	b	40bb98 <ferror@plt+0x82f8>
  40bb68:	mov	w24, wzr
  40bb6c:	mov	x0, xzr
  40bb70:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40bb74:	mov	w9, #0x1                   	// #1
  40bb78:	ldr	x10, [x8, #1200]
  40bb7c:	stp	wzr, w9, [x19, #56]
  40bb80:	ldr	x9, [sp, #8]
  40bb84:	str	x0, [x19, #40]
  40bb88:	stp	w24, wzr, [x19, #48]
  40bb8c:	str	x10, [x19]
  40bb90:	stp	x9, x21, [x19, #8]
  40bb94:	str	x19, [x8, #1200]
  40bb98:	mov	x0, x19
  40bb9c:	ldp	x20, x19, [sp, #96]
  40bba0:	ldp	x22, x21, [sp, #80]
  40bba4:	ldp	x24, x23, [sp, #64]
  40bba8:	ldp	x26, x25, [sp, #48]
  40bbac:	ldp	x28, x27, [sp, #32]
  40bbb0:	ldp	x29, x30, [sp, #16]
  40bbb4:	add	sp, sp, #0x70
  40bbb8:	ret
  40bbbc:	mov	x8, x0
  40bbc0:	mov	x10, xzr
  40bbc4:	mov	x0, xzr
  40bbc8:	mov	w11, wzr
  40bbcc:	mov	w9, #0x1                   	// #1
  40bbd0:	b	40bbe8 <ferror@plt+0x8348>
  40bbd4:	orr	w14, w9, #0x2
  40bbd8:	cmp	w13, #0x0
  40bbdc:	csel	w9, w9, w14, eq  // eq = none
  40bbe0:	add	x10, x10, #0x1
  40bbe4:	tbz	w12, #7, 40bc2c <ferror@plt+0x838c>
  40bbe8:	add	x12, x8, x10
  40bbec:	cmp	x12, x1
  40bbf0:	b.cs	40bc4c <ferror@plt+0x83ac>  // b.hs, b.nlast
  40bbf4:	ldrb	w12, [x12]
  40bbf8:	cmp	w11, #0x3f
  40bbfc:	and	x13, x12, #0x7f
  40bc00:	b.hi	40bbd4 <ferror@plt+0x8334>  // b.pmore
  40bc04:	mov	w14, w11
  40bc08:	lsl	x16, x13, x14
  40bc0c:	orr	x0, x16, x0
  40bc10:	lsr	x14, x0, x14
  40bc14:	orr	w15, w9, #0x2
  40bc18:	cmp	x14, x13
  40bc1c:	csel	w9, w9, w15, eq  // eq = none
  40bc20:	add	w11, w11, #0x7
  40bc24:	add	x10, x10, #0x1
  40bc28:	tbnz	w12, #7, 40bbe8 <ferror@plt+0x8348>
  40bc2c:	and	w9, w9, #0xfffffffe
  40bc30:	cbz	w2, 40bc4c <ferror@plt+0x83ac>
  40bc34:	tbz	w12, #6, 40bc4c <ferror@plt+0x83ac>
  40bc38:	cmp	w11, #0x40
  40bc3c:	b.cs	40bc4c <ferror@plt+0x83ac>  // b.hs, b.nlast
  40bc40:	mov	x8, #0xffffffffffffffff    	// #-1
  40bc44:	lsl	x8, x8, x11
  40bc48:	orr	x0, x8, x0
  40bc4c:	cbz	x3, 40bc54 <ferror@plt+0x83b4>
  40bc50:	str	w10, [x3]
  40bc54:	cbz	x4, 40bc5c <ferror@plt+0x83bc>
  40bc58:	str	w9, [x4]
  40bc5c:	ret
  40bc60:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40bc64:	cmp	w0, #0xb3
  40bc68:	str	xzr, [x8, #1376]
  40bc6c:	b.gt	40bca0 <ferror@plt+0x8400>
  40bc70:	cmp	w0, #0x15
  40bc74:	b.gt	40bcd0 <ferror@plt+0x8430>
  40bc78:	cmp	w0, #0x3
  40bc7c:	b.eq	40bcf8 <ferror@plt+0x8458>  // b.none
  40bc80:	cmp	w0, #0x6
  40bc84:	b.ne	40bd50 <ferror@plt+0x84b0>  // b.any
  40bc88:	adrp	x8, 41d000 <ferror@plt+0x19760>
  40bc8c:	adrp	x10, 447000 <warn@@Base+0x6e9c>
  40bc90:	add	x8, x8, #0x8a4
  40bc94:	mov	w9, #0x65                  	// #101
  40bc98:	add	x10, x10, #0xbe8
  40bc9c:	b	40bd3c <ferror@plt+0x849c>
  40bca0:	sub	w8, w0, #0xb4
  40bca4:	cmp	w8, #0x2
  40bca8:	b.cc	40bce0 <ferror@plt+0x8440>  // b.lo, b.ul, b.last
  40bcac:	cmp	w0, #0xb7
  40bcb0:	b.eq	40bd28 <ferror@plt+0x8488>  // b.none
  40bcb4:	cmp	w0, #0xf3
  40bcb8:	b.ne	40bd50 <ferror@plt+0x84b0>  // b.any
  40bcbc:	adrp	x8, 41d000 <ferror@plt+0x19760>
  40bcc0:	mov	x10, xzr
  40bcc4:	add	x8, x8, #0x8d4
  40bcc8:	mov	w9, #0x2000                	// #8192
  40bccc:	b	40bd3c <ferror@plt+0x849c>
  40bcd0:	cmp	w0, #0x16
  40bcd4:	b.eq	40bd10 <ferror@plt+0x8470>  // b.none
  40bcd8:	cmp	w0, #0x3e
  40bcdc:	b.ne	40bd50 <ferror@plt+0x84b0>  // b.any
  40bce0:	adrp	x8, 41d000 <ferror@plt+0x19760>
  40bce4:	adrp	x10, 447000 <warn@@Base+0x6e9c>
  40bce8:	add	x8, x8, #0x8a4
  40bcec:	mov	w9, #0x7e                  	// #126
  40bcf0:	add	x10, x10, #0xf10
  40bcf4:	b	40bd3c <ferror@plt+0x849c>
  40bcf8:	adrp	x8, 41d000 <ferror@plt+0x19760>
  40bcfc:	adrp	x10, 447000 <warn@@Base+0x6e9c>
  40bd00:	add	x8, x8, #0x8a4
  40bd04:	mov	w9, #0x65                  	// #101
  40bd08:	add	x10, x10, #0x8c0
  40bd0c:	b	40bd3c <ferror@plt+0x849c>
  40bd10:	adrp	x8, 41d000 <ferror@plt+0x19760>
  40bd14:	adrp	x10, 448000 <warn@@Base+0x7e9c>
  40bd18:	add	x8, x8, #0x8a4
  40bd1c:	mov	w9, #0x54                  	// #84
  40bd20:	add	x10, x10, #0x700
  40bd24:	b	40bd3c <ferror@plt+0x849c>
  40bd28:	adrp	x8, 41d000 <ferror@plt+0x19760>
  40bd2c:	adrp	x10, 448000 <warn@@Base+0x7e9c>
  40bd30:	add	x8, x8, #0x8a4
  40bd34:	mov	w9, #0x80                  	// #128
  40bd38:	add	x10, x10, #0x300
  40bd3c:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  40bd40:	add	x11, x11, #0x518
  40bd44:	str	x10, [x11, #104]
  40bd48:	str	w9, [x11]
  40bd4c:	str	x8, [x11, #72]
  40bd50:	ret
  40bd54:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40bd58:	cmp	w0, #0x41
  40bd5c:	str	xzr, [x8, #1376]
  40bd60:	b.le	40bd94 <ferror@plt+0x84f4>
  40bd64:	cmp	w0, #0x42
  40bd68:	b.eq	40bdbc <ferror@plt+0x851c>  // b.none
  40bd6c:	cmp	w0, #0x45
  40bd70:	b.eq	40bdd0 <ferror@plt+0x8530>  // b.none
  40bd74:	cmp	w0, #0x52
  40bd78:	b.ne	40be54 <ferror@plt+0x85b4>  // b.any
  40bd7c:	adrp	x8, 41d000 <ferror@plt+0x19760>
  40bd80:	adrp	x10, 448000 <warn@@Base+0x7e9c>
  40bd84:	add	x8, x8, #0x8a4
  40bd88:	mov	w9, #0x80                  	// #128
  40bd8c:	add	x10, x10, #0x300
  40bd90:	b	40be40 <ferror@plt+0x85a0>
  40bd94:	cmp	w0, #0x8
  40bd98:	b.eq	40bde8 <ferror@plt+0x8548>  // b.none
  40bd9c:	cmp	w0, #0xb
  40bda0:	b.ne	40be54 <ferror@plt+0x85b4>  // b.any
  40bda4:	adrp	x8, 41d000 <ferror@plt+0x19760>
  40bda8:	adrp	x10, 447000 <warn@@Base+0x6e9c>
  40bdac:	add	x8, x8, #0x8a4
  40bdb0:	mov	w9, #0x65                  	// #101
  40bdb4:	add	x10, x10, #0xbe8
  40bdb8:	b	40be40 <ferror@plt+0x85a0>
  40bdbc:	adrp	x8, 41d000 <ferror@plt+0x19760>
  40bdc0:	mov	x10, xzr
  40bdc4:	add	x8, x8, #0x8d4
  40bdc8:	mov	w9, #0x2000                	// #8192
  40bdcc:	b	40be40 <ferror@plt+0x85a0>
  40bdd0:	adrp	x8, 41d000 <ferror@plt+0x19760>
  40bdd4:	adrp	x10, 448000 <warn@@Base+0x7e9c>
  40bdd8:	add	x8, x8, #0x8a4
  40bddc:	mov	w9, #0x54                  	// #84
  40bde0:	add	x10, x10, #0x700
  40bde4:	b	40be40 <ferror@plt+0x85a0>
  40bde8:	adrp	x8, 41d000 <ferror@plt+0x19760>
  40bdec:	adrp	x10, 447000 <warn@@Base+0x6e9c>
  40bdf0:	add	x8, x8, #0x8a4
  40bdf4:	mov	w9, #0x7e                  	// #126
  40bdf8:	cmp	x1, #0x11
  40bdfc:	add	x10, x10, #0xf10
  40be00:	b.hi	40be1c <ferror@plt+0x857c>  // b.pmore
  40be04:	mov	w11, #0x1                   	// #1
  40be08:	mov	w12, #0x300                 	// #768
  40be0c:	lsl	x11, x11, x1
  40be10:	movk	w12, #0x3, lsl #16
  40be14:	tst	x11, x12
  40be18:	b.ne	40be40 <ferror@plt+0x85a0>  // b.any
  40be1c:	cmp	x1, #0x88
  40be20:	b.eq	40be40 <ferror@plt+0x85a0>  // b.none
  40be24:	cmp	x1, #0x90
  40be28:	b.eq	40be40 <ferror@plt+0x85a0>  // b.none
  40be2c:	adrp	x8, 41d000 <ferror@plt+0x19760>
  40be30:	adrp	x10, 447000 <warn@@Base+0x6e9c>
  40be34:	add	x8, x8, #0x8a4
  40be38:	mov	w9, #0x65                  	// #101
  40be3c:	add	x10, x10, #0x8c0
  40be40:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  40be44:	add	x11, x11, #0x518
  40be48:	str	x10, [x11, #104]
  40be4c:	str	w9, [x11]
  40be50:	str	x8, [x11, #72]
  40be54:	ret
  40be58:	stp	x29, x30, [sp, #-48]!
  40be5c:	stp	x22, x21, [sp, #16]
  40be60:	adrp	x21, 468000 <_sch_istable+0x1c50>
  40be64:	ldr	w8, [x21, #3776]
  40be68:	stp	x20, x19, [sp, #32]
  40be6c:	mov	w19, w1
  40be70:	mov	x29, sp
  40be74:	cmn	w8, #0x1
  40be78:	b.eq	40be94 <ferror@plt+0x85f4>  // b.none
  40be7c:	mov	x0, xzr
  40be80:	cbnz	w8, 40bf8c <ferror@plt+0x86ec>
  40be84:	ldp	x20, x19, [sp, #32]
  40be88:	ldp	x22, x21, [sp, #16]
  40be8c:	ldp	x29, x30, [sp], #48
  40be90:	ret
  40be94:	mov	x20, x0
  40be98:	mov	w8, #0x1                   	// #1
  40be9c:	mov	w0, #0x26                  	// #38
  40bea0:	mov	x1, x20
  40bea4:	str	w8, [x21, #3776]
  40bea8:	bl	4039f8 <ferror@plt+0x158>
  40beac:	cbz	w0, 40bed8 <ferror@plt+0x8638>
  40beb0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40beb4:	ldr	x9, [x8, #3240]
  40beb8:	cbz	x9, 40bffc <ferror@plt+0x875c>
  40bebc:	adrp	x0, 468000 <_sch_istable+0x1c50>
  40bec0:	add	x0, x0, #0xc90
  40bec4:	mov	w1, wzr
  40bec8:	bl	41f038 <ferror@plt+0x1b798>
  40becc:	cbnz	w0, 40bf08 <ferror@plt+0x8668>
  40bed0:	str	wzr, [x21, #3776]
  40bed4:	b	40bf08 <ferror@plt+0x8668>
  40bed8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40bedc:	ldr	w8, [x8, #572]
  40bee0:	cbz	w8, 40bf08 <ferror@plt+0x8668>
  40bee4:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40bee8:	ldr	x22, [x8, #1248]
  40beec:	cbz	x22, 40bf08 <ferror@plt+0x8668>
  40bef0:	ldr	x1, [x22]
  40bef4:	mov	w0, #0x26                  	// #38
  40bef8:	bl	4039f8 <ferror@plt+0x158>
  40befc:	cbnz	w0, 40c044 <ferror@plt+0x87a4>
  40bf00:	ldr	x22, [x22, #16]
  40bf04:	cbnz	x22, 40bef0 <ferror@plt+0x8650>
  40bf08:	mov	w0, #0x27                  	// #39
  40bf0c:	mov	x1, x20
  40bf10:	bl	4039f8 <ferror@plt+0x158>
  40bf14:	cbz	w0, 40bf50 <ferror@plt+0x86b0>
  40bf18:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40bf1c:	ldr	x9, [x8, #3352]
  40bf20:	cbz	x9, 40c020 <ferror@plt+0x8780>
  40bf24:	adrp	x0, 468000 <_sch_istable+0x1c50>
  40bf28:	add	x0, x0, #0xd00
  40bf2c:	mov	w1, wzr
  40bf30:	bl	41f038 <ferror@plt+0x1b798>
  40bf34:	cbnz	w0, 40bf80 <ferror@plt+0x86e0>
  40bf38:	mov	x0, xzr
  40bf3c:	str	wzr, [x21, #3776]
  40bf40:	ldp	x20, x19, [sp, #32]
  40bf44:	ldp	x22, x21, [sp, #16]
  40bf48:	ldp	x29, x30, [sp], #48
  40bf4c:	ret
  40bf50:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40bf54:	ldr	w8, [x8, #572]
  40bf58:	cbz	w8, 40bf80 <ferror@plt+0x86e0>
  40bf5c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40bf60:	ldr	x20, [x8, #1248]
  40bf64:	cbz	x20, 40bf80 <ferror@plt+0x86e0>
  40bf68:	ldr	x1, [x20]
  40bf6c:	mov	w0, #0x27                  	// #39
  40bf70:	bl	4039f8 <ferror@plt+0x158>
  40bf74:	cbnz	w0, 40c054 <ferror@plt+0x87b4>
  40bf78:	ldr	x20, [x20, #16]
  40bf7c:	cbnz	x20, 40bf68 <ferror@plt+0x86c8>
  40bf80:	ldr	w8, [x21, #3776]
  40bf84:	mov	x0, xzr
  40bf88:	cbz	w8, 40be84 <ferror@plt+0x85e4>
  40bf8c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40bf90:	ldr	w9, [x8, #1292]
  40bf94:	cbz	w9, 40be84 <ferror@plt+0x85e4>
  40bf98:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40bf9c:	ldr	x8, [x8, #1384]
  40bfa0:	mov	x10, xzr
  40bfa4:	ldr	w11, [x8, w10, uxtw #2]
  40bfa8:	cmp	w11, w19
  40bfac:	b.eq	40bfe0 <ferror@plt+0x8740>  // b.none
  40bfb0:	add	x10, x10, #0x1
  40bfb4:	cmp	w10, w9
  40bfb8:	b.cc	40bfa4 <ferror@plt+0x8704>  // b.lo, b.ul, b.last
  40bfbc:	mov	x0, xzr
  40bfc0:	ldp	x20, x19, [sp, #32]
  40bfc4:	ldp	x22, x21, [sp, #16]
  40bfc8:	ldp	x29, x30, [sp], #48
  40bfcc:	ret
  40bfd0:	sub	w10, w9, #0x1
  40bfd4:	ldr	w11, [x8, w10, uxtw #2]
  40bfd8:	sub	x10, x9, #0x1
  40bfdc:	cbz	w11, 40bfe8 <ferror@plt+0x8748>
  40bfe0:	mov	x9, x10
  40bfe4:	cbnz	x10, 40bfd0 <ferror@plt+0x8730>
  40bfe8:	add	x0, x8, w9, uxtw #2
  40bfec:	ldp	x20, x19, [sp, #32]
  40bff0:	ldp	x22, x21, [sp, #16]
  40bff4:	ldp	x29, x30, [sp], #48
  40bff8:	ret
  40bffc:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40c000:	ldr	x9, [x9, #1248]
  40c004:	cbz	x9, 40bebc <ferror@plt+0x861c>
  40c008:	ldr	x10, [x9]
  40c00c:	cmp	x10, x20
  40c010:	b.eq	40c064 <ferror@plt+0x87c4>  // b.none
  40c014:	ldr	x9, [x9, #16]
  40c018:	cbnz	x9, 40c008 <ferror@plt+0x8768>
  40c01c:	b	40bebc <ferror@plt+0x861c>
  40c020:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40c024:	ldr	x9, [x9, #1248]
  40c028:	cbz	x9, 40bf24 <ferror@plt+0x8684>
  40c02c:	ldr	x10, [x9]
  40c030:	cmp	x10, x20
  40c034:	b.eq	40c070 <ferror@plt+0x87d0>  // b.none
  40c038:	ldr	x9, [x9, #16]
  40c03c:	cbnz	x9, 40c02c <ferror@plt+0x878c>
  40c040:	b	40bf24 <ferror@plt+0x8684>
  40c044:	ldr	x8, [x22, #8]
  40c048:	adrp	x9, 468000 <_sch_istable+0x1c50>
  40c04c:	str	x8, [x9, #3240]
  40c050:	b	40bebc <ferror@plt+0x861c>
  40c054:	ldr	x8, [x20, #8]
  40c058:	adrp	x9, 468000 <_sch_istable+0x1c50>
  40c05c:	str	x8, [x9, #3352]
  40c060:	b	40bf24 <ferror@plt+0x8684>
  40c064:	ldr	x9, [x9, #8]
  40c068:	str	x9, [x8, #3240]
  40c06c:	b	40bebc <ferror@plt+0x861c>
  40c070:	ldr	x9, [x9, #8]
  40c074:	str	x9, [x8, #3352]
  40c078:	b	40bf24 <ferror@plt+0x8684>
  40c07c:	mov	x8, #0xffffffffffffffff    	// #-1
  40c080:	udiv	x8, x8, x1
  40c084:	cmp	x8, x0
  40c088:	b.ls	40c094 <ferror@plt+0x87f4>  // b.plast
  40c08c:	mul	x0, x1, x0
  40c090:	b	403290 <xmalloc@plt>
  40c094:	mov	x0, xzr
  40c098:	ret
  40c09c:	mov	x8, #0xffffffffffffffff    	// #-1
  40c0a0:	udiv	x8, x8, x1
  40c0a4:	cmp	x8, x0
  40c0a8:	b.ls	40c0b4 <ferror@plt+0x8814>  // b.plast
  40c0ac:	mul	x0, x1, x0
  40c0b0:	b	403290 <xmalloc@plt>
  40c0b4:	stp	x29, x30, [sp, #-32]!
  40c0b8:	stp	x20, x19, [sp, #16]
  40c0bc:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40c0c0:	ldr	x19, [x8, #3784]
  40c0c4:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40c0c8:	add	x1, x1, #0x42c
  40c0cc:	mov	w2, #0x5                   	// #5
  40c0d0:	mov	x20, x0
  40c0d4:	mov	x0, xzr
  40c0d8:	mov	x29, sp
  40c0dc:	bl	403700 <dcgettext@plt>
  40c0e0:	mov	x1, x0
  40c0e4:	mov	x0, x19
  40c0e8:	mov	x2, x20
  40c0ec:	bl	403880 <fprintf@plt>
  40c0f0:	mov	w0, #0x1                   	// #1
  40c0f4:	bl	403670 <xexit@plt>
  40c0f8:	mov	x8, #0xffffffffffffffff    	// #-1
  40c0fc:	udiv	x8, x8, x2
  40c100:	cmp	x8, x1
  40c104:	b.ls	40c110 <ferror@plt+0x8870>  // b.plast
  40c108:	mul	x1, x2, x1
  40c10c:	b	4031e0 <xrealloc@plt>
  40c110:	stp	x29, x30, [sp, #-32]!
  40c114:	adrp	x8, 449000 <warn@@Base+0x8e9c>
  40c118:	add	x8, x8, #0x476
  40c11c:	str	x19, [sp, #16]
  40c120:	mov	w2, #0x5                   	// #5
  40c124:	mov	x0, xzr
  40c128:	mov	x19, x1
  40c12c:	mov	x1, x8
  40c130:	mov	x29, sp
  40c134:	bl	403700 <dcgettext@plt>
  40c138:	mov	x1, x19
  40c13c:	bl	4400a0 <error@@Base>
  40c140:	mov	w0, #0x1                   	// #1
  40c144:	bl	403670 <xexit@plt>
  40c148:	mov	x8, #0xffffffffffffffff    	// #-1
  40c14c:	udiv	x8, x8, x1
  40c150:	cmp	x8, x0
  40c154:	b.ls	40c15c <ferror@plt+0x88bc>  // b.plast
  40c158:	b	403840 <xcalloc@plt>
  40c15c:	stp	x29, x30, [sp, #-32]!
  40c160:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40c164:	str	x19, [sp, #16]
  40c168:	add	x1, x1, #0x4c3
  40c16c:	mov	w2, #0x5                   	// #5
  40c170:	mov	x19, x0
  40c174:	mov	x0, xzr
  40c178:	mov	x29, sp
  40c17c:	bl	403700 <dcgettext@plt>
  40c180:	mov	x1, x19
  40c184:	bl	4400a0 <error@@Base>
  40c188:	mov	w0, #0x1                   	// #1
  40c18c:	bl	403670 <xexit@plt>
  40c190:	sub	sp, sp, #0x70
  40c194:	stp	x28, x27, [sp, #32]
  40c198:	adrp	x27, 46c000 <_bfd_std_section+0x3118>
  40c19c:	adrp	x28, 46c000 <_bfd_std_section+0x3118>
  40c1a0:	ldr	w8, [x27, #572]
  40c1a4:	ldr	w9, [x28, #620]
  40c1a8:	stp	x29, x30, [sp, #16]
  40c1ac:	stp	x26, x25, [sp, #48]
  40c1b0:	stp	x24, x23, [sp, #64]
  40c1b4:	orr	w8, w9, w8
  40c1b8:	stp	x22, x21, [sp, #80]
  40c1bc:	stp	x20, x19, [sp, #96]
  40c1c0:	add	x29, sp, #0x10
  40c1c4:	cbz	w8, 40c538 <ferror@plt+0x8c98>
  40c1c8:	mov	x20, x0
  40c1cc:	mov	x19, x1
  40c1d0:	mov	w0, #0xa                   	// #10
  40c1d4:	mov	x1, x20
  40c1d8:	bl	4039f8 <ferror@plt+0x158>
  40c1dc:	cbz	w0, 40c4b4 <ferror@plt+0x8c14>
  40c1e0:	mov	w0, wzr
  40c1e4:	mov	x1, x20
  40c1e8:	bl	4039f8 <ferror@plt+0x158>
  40c1ec:	cbz	w0, 40c4b4 <ferror@plt+0x8c14>
  40c1f0:	mov	w0, #0x3                   	// #3
  40c1f4:	mov	x1, x20
  40c1f8:	bl	4039f8 <ferror@plt+0x158>
  40c1fc:	cbz	w0, 40c4b4 <ferror@plt+0x8c14>
  40c200:	adrp	x21, 46b000 <_bfd_std_section+0x2118>
  40c204:	ldr	x0, [x21, #1392]
  40c208:	cbz	x0, 40c21c <ferror@plt+0x897c>
  40c20c:	ldr	x22, [x0, #16]
  40c210:	bl	403510 <free@plt>
  40c214:	mov	x0, x22
  40c218:	cbnz	x22, 40c20c <ferror@plt+0x896c>
  40c21c:	adrp	x0, 467000 <memcpy@GLIBC_2.17>
  40c220:	add	x0, x0, #0xd40
  40c224:	mov	w3, #0x1                   	// #1
  40c228:	mov	x1, x20
  40c22c:	mov	w2, wzr
  40c230:	mov	w4, wzr
  40c234:	str	xzr, [x21, #1392]
  40c238:	bl	40c568 <ferror@plt+0x8cc8>
  40c23c:	cbz	w0, 40c4b4 <ferror@plt+0x8c14>
  40c240:	ldr	x23, [x21, #1392]
  40c244:	cbz	x23, 40c4b4 <ferror@plt+0x8c14>
  40c248:	adrp	x26, 44c000 <warn@@Base+0xbe9c>
  40c24c:	mov	x25, xzr
  40c250:	mov	x21, xzr
  40c254:	add	x26, x26, #0x771
  40c258:	str	wzr, [sp, #4]
  40c25c:	b	40c280 <ferror@plt+0x89e0>
  40c260:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40c264:	mov	w2, #0x5                   	// #5
  40c268:	mov	x0, xzr
  40c26c:	add	x1, x1, #0x592
  40c270:	bl	403700 <dcgettext@plt>
  40c274:	bl	4400a0 <error@@Base>
  40c278:	ldr	x23, [x23, #16]
  40c27c:	cbz	x23, 40c4b4 <ferror@plt+0x8c14>
  40c280:	ldr	w8, [x23]
  40c284:	cmp	w8, #0x2
  40c288:	b.eq	40c3d8 <ferror@plt+0x8b38>  // b.none
  40c28c:	cmp	w8, #0x1
  40c290:	b.eq	40c3e0 <ferror@plt+0x8b40>  // b.none
  40c294:	cbnz	w8, 40c260 <ferror@plt+0x89c0>
  40c298:	ldr	w8, [x28, #620]
  40c29c:	cbz	w8, 40c404 <ferror@plt+0x8b64>
  40c2a0:	ldr	w8, [sp, #4]
  40c2a4:	cbnz	w8, 40c2d0 <ferror@plt+0x8a30>
  40c2a8:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40c2ac:	mov	w2, #0x5                   	// #5
  40c2b0:	mov	x0, xzr
  40c2b4:	add	x1, x1, #0x514
  40c2b8:	bl	403700 <dcgettext@plt>
  40c2bc:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  40c2c0:	ldr	x1, [x8, #3392]
  40c2c4:	bl	4037a0 <printf@plt>
  40c2c8:	mov	w8, #0x1                   	// #1
  40c2cc:	str	w8, [sp, #4]
  40c2d0:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40c2d4:	mov	w2, #0x5                   	// #5
  40c2d8:	mov	x0, xzr
  40c2dc:	add	x1, x1, #0x546
  40c2e0:	bl	403700 <dcgettext@plt>
  40c2e4:	ldr	x1, [x23, #8]
  40c2e8:	bl	4037a0 <printf@plt>
  40c2ec:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40c2f0:	mov	w2, #0x5                   	// #5
  40c2f4:	mov	x0, xzr
  40c2f8:	add	x1, x1, #0x557
  40c2fc:	bl	403700 <dcgettext@plt>
  40c300:	mov	x22, x0
  40c304:	mov	x1, x21
  40c308:	cbnz	x21, 40c324 <ferror@plt+0x8a84>
  40c30c:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40c310:	mov	w2, #0x5                   	// #5
  40c314:	mov	x0, xzr
  40c318:	add	x1, x1, #0x568
  40c31c:	bl	403700 <dcgettext@plt>
  40c320:	mov	x1, x0
  40c324:	mov	x0, x22
  40c328:	bl	4037a0 <printf@plt>
  40c32c:	mov	w2, #0x5                   	// #5
  40c330:	mov	x0, xzr
  40c334:	cbz	x25, 40c3e8 <ferror@plt+0x8b48>
  40c338:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40c33c:	add	x1, x1, #0x574
  40c340:	bl	403700 <dcgettext@plt>
  40c344:	bl	4037a0 <printf@plt>
  40c348:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40c34c:	ldr	w8, [x8, #584]
  40c350:	cbnz	w8, 40c374 <ferror@plt+0x8ad4>
  40c354:	mov	w8, #0x50                  	// #80
  40c358:	sub	x8, x8, w0, sxtw
  40c35c:	cmp	x8, #0x1b
  40c360:	b.cs	40c374 <ferror@plt+0x8ad4>  // b.hs, b.nlast
  40c364:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40c368:	ldr	x1, [x8, #3808]
  40c36c:	mov	w0, #0xa                   	// #10
  40c370:	bl	4030b0 <putc@plt>
  40c374:	ldrb	w1, [x25]
  40c378:	mov	x0, x26
  40c37c:	bl	4037a0 <printf@plt>
  40c380:	ldrb	w1, [x25, #1]
  40c384:	mov	x0, x26
  40c388:	bl	4037a0 <printf@plt>
  40c38c:	ldrb	w1, [x25, #2]
  40c390:	mov	x0, x26
  40c394:	bl	4037a0 <printf@plt>
  40c398:	ldrb	w1, [x25, #3]
  40c39c:	mov	x0, x26
  40c3a0:	bl	4037a0 <printf@plt>
  40c3a4:	ldrb	w1, [x25, #4]
  40c3a8:	mov	x0, x26
  40c3ac:	bl	4037a0 <printf@plt>
  40c3b0:	ldrb	w1, [x25, #5]
  40c3b4:	mov	x0, x26
  40c3b8:	bl	4037a0 <printf@plt>
  40c3bc:	ldrb	w1, [x25, #6]
  40c3c0:	mov	x0, x26
  40c3c4:	bl	4037a0 <printf@plt>
  40c3c8:	ldrb	w1, [x25, #7]
  40c3cc:	mov	x0, x26
  40c3d0:	bl	4037a0 <printf@plt>
  40c3d4:	b	40c3f8 <ferror@plt+0x8b58>
  40c3d8:	ldr	x25, [x23, #8]
  40c3dc:	b	40c278 <ferror@plt+0x89d8>
  40c3e0:	ldr	x21, [x23, #8]
  40c3e4:	b	40c278 <ferror@plt+0x89d8>
  40c3e8:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40c3ec:	add	x1, x1, #0x581
  40c3f0:	bl	403700 <dcgettext@plt>
  40c3f4:	bl	4037a0 <printf@plt>
  40c3f8:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  40c3fc:	add	x0, x0, #0x783
  40c400:	bl	403440 <puts@plt>
  40c404:	ldr	w8, [x27, #572]
  40c408:	cbz	w8, 40c278 <ferror@plt+0x89d8>
  40c40c:	ldr	x2, [x23, #8]
  40c410:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  40c414:	mov	x0, x21
  40c418:	add	x1, x1, #0xaab
  40c41c:	mov	x3, xzr
  40c420:	bl	403200 <concat@plt>
  40c424:	cbz	x0, 40c478 <ferror@plt+0x8bd8>
  40c428:	mov	x24, x0
  40c42c:	bl	403dc0 <ferror@plt+0x520>
  40c430:	cbz	x0, 40c490 <ferror@plt+0x8bf0>
  40c434:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40c438:	mov	x22, x0
  40c43c:	mov	w2, #0x5                   	// #5
  40c440:	mov	x0, xzr
  40c444:	add	x1, x1, #0x7bb
  40c448:	bl	403700 <dcgettext@plt>
  40c44c:	mov	x1, x19
  40c450:	mov	x2, x24
  40c454:	bl	4037a0 <printf@plt>
  40c458:	mov	w0, #0x18                  	// #24
  40c45c:	bl	403290 <xmalloc@plt>
  40c460:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40c464:	ldr	x8, [x9, #1248]
  40c468:	stp	x22, x24, [x0]
  40c46c:	str	x0, [x9, #1248]
  40c470:	str	x8, [x0, #16]
  40c474:	b	40c278 <ferror@plt+0x89d8>
  40c478:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40c47c:	mov	w2, #0x5                   	// #5
  40c480:	add	x1, x1, #0x777
  40c484:	bl	403700 <dcgettext@plt>
  40c488:	bl	440164 <warn@@Base>
  40c48c:	b	40c278 <ferror@plt+0x89d8>
  40c490:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40c494:	mov	w2, #0x5                   	// #5
  40c498:	add	x1, x1, #0x79e
  40c49c:	bl	403700 <dcgettext@plt>
  40c4a0:	mov	x1, x24
  40c4a4:	bl	440164 <warn@@Base>
  40c4a8:	mov	x0, x24
  40c4ac:	bl	403510 <free@plt>
  40c4b0:	b	40c278 <ferror@plt+0x89d8>
  40c4b4:	ldr	w8, [x27, #572]
  40c4b8:	cbz	w8, 40c538 <ferror@plt+0x8c98>
  40c4bc:	mov	w0, #0x29                  	// #41
  40c4c0:	mov	x1, x20
  40c4c4:	bl	4039f8 <ferror@plt+0x158>
  40c4c8:	cbz	w0, 40c4f0 <ferror@plt+0x8c50>
  40c4cc:	adrp	x1, 468000 <_sch_istable+0x1c50>
  40c4d0:	adrp	x2, 40e000 <ferror@plt+0xa760>
  40c4d4:	adrp	x3, 40e000 <ferror@plt+0xa760>
  40c4d8:	add	x1, x1, #0xde0
  40c4dc:	add	x2, x2, #0x7b8
  40c4e0:	add	x3, x3, #0x82c
  40c4e4:	add	x4, sp, #0x8
  40c4e8:	mov	x0, x19
  40c4ec:	bl	40e344 <ferror@plt+0xaaa4>
  40c4f0:	mov	w0, #0x28                  	// #40
  40c4f4:	mov	x1, x20
  40c4f8:	bl	4039f8 <ferror@plt+0x158>
  40c4fc:	cbz	w0, 40c524 <ferror@plt+0x8c84>
  40c500:	adrp	x1, 468000 <_sch_istable+0x1c50>
  40c504:	adrp	x2, 40e000 <ferror@plt+0xa760>
  40c508:	adrp	x3, 40e000 <ferror@plt+0xa760>
  40c50c:	add	x1, x1, #0xd70
  40c510:	add	x2, x2, #0x848
  40c514:	add	x3, x3, #0x8b8
  40c518:	add	x4, sp, #0x8
  40c51c:	mov	x0, x19
  40c520:	bl	40e344 <ferror@plt+0xaaa4>
  40c524:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40c528:	ldr	x8, [x8, #1248]
  40c52c:	cbz	x8, 40c55c <ferror@plt+0x8cbc>
  40c530:	mov	w0, #0x1                   	// #1
  40c534:	b	40c53c <ferror@plt+0x8c9c>
  40c538:	mov	w0, wzr
  40c53c:	ldp	x20, x19, [sp, #96]
  40c540:	ldp	x22, x21, [sp, #80]
  40c544:	ldp	x24, x23, [sp, #64]
  40c548:	ldp	x26, x25, [sp, #48]
  40c54c:	ldp	x28, x27, [sp, #32]
  40c550:	ldp	x29, x30, [sp, #16]
  40c554:	add	sp, sp, #0x70
  40c558:	ret
  40c55c:	mov	w0, wzr
  40c560:	str	wzr, [x27, #572]
  40c564:	b	40c53c <ferror@plt+0x8c9c>
  40c568:	sub	sp, sp, #0x1d0
  40c56c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40c570:	stp	x29, x30, [sp, #368]
  40c574:	stp	x28, x27, [sp, #384]
  40c578:	stp	x26, x25, [sp, #400]
  40c57c:	stp	x24, x23, [sp, #416]
  40c580:	stp	x22, x21, [sp, #432]
  40c584:	stp	x20, x19, [sp, #448]
  40c588:	stp	wzr, w3, [sp, #128]
  40c58c:	ldr	w8, [x8, #564]
  40c590:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  40c594:	ldr	x24, [x0, #32]
  40c598:	ldr	x22, [x0, #48]
  40c59c:	ldr	w9, [x9, #600]
  40c5a0:	orr	w8, w8, w3
  40c5a4:	add	x29, sp, #0x170
  40c5a8:	mov	w28, w3
  40c5ac:	mov	w19, w2
  40c5b0:	mov	x20, x1
  40c5b4:	mov	x21, x0
  40c5b8:	add	x23, x24, x22
  40c5bc:	orr	w8, w8, w9
  40c5c0:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  40c5c4:	stur	x24, [x29, #-128]
  40c5c8:	stur	w4, [x29, #-180]
  40c5cc:	cbz	w8, 40c74c <ferror@plt+0x8eac>
  40c5d0:	ldr	w8, [x9, #1296]
  40c5d4:	orr	w8, w8, w4
  40c5d8:	cbnz	w8, 40c74c <ferror@plt+0x8eac>
  40c5dc:	cmp	x22, #0x1
  40c5e0:	b.lt	40c7a0 <ferror@plt+0x8f00>  // b.tstop
  40c5e4:	stur	x22, [x29, #-136]
  40c5e8:	mov	w26, wzr
  40c5ec:	mov	w27, #0x4                   	// #4
  40c5f0:	adrp	x28, 46c000 <_bfd_std_section+0x3118>
  40c5f4:	mov	w25, #0xffffffff            	// #-1
  40c5f8:	mov	x22, x24
  40c5fc:	str	x21, [sp, #176]
  40c600:	add	x24, x22, #0x4
  40c604:	sub	w8, w23, w22
  40c608:	cmp	x24, x23
  40c60c:	csel	w1, w27, w8, cc  // cc = lo, ul, last
  40c610:	sub	w8, w1, #0x1
  40c614:	cmp	w8, #0x7
  40c618:	b.ls	40c634 <ferror@plt+0x8d94>  // b.plast
  40c61c:	mov	x21, xzr
  40c620:	add	x8, x21, #0x4
  40c624:	ldur	x24, [x29, #-128]
  40c628:	cmp	x21, #0x1
  40c62c:	b.ge	40c6a4 <ferror@plt+0x8e04>  // b.tcont
  40c630:	b	40c6ec <ferror@plt+0x8e4c>
  40c634:	ldr	x8, [x28, #648]
  40c638:	mov	x0, x22
  40c63c:	blr	x8
  40c640:	cmp	x0, x25
  40c644:	b.ne	40c67c <ferror@plt+0x8ddc>  // b.any
  40c648:	add	x8, x22, #0xc
  40c64c:	cmp	x8, x23
  40c650:	b.cs	40c6c0 <ferror@plt+0x8e20>  // b.hs, b.nlast
  40c654:	mov	w1, #0x8                   	// #8
  40c658:	ldr	x8, [x28, #648]
  40c65c:	mov	x0, x24
  40c660:	blr	x8
  40c664:	mov	x21, x0
  40c668:	add	x8, x0, #0xc
  40c66c:	ldur	x24, [x29, #-128]
  40c670:	cmp	x21, #0x1
  40c674:	b.ge	40c6a4 <ferror@plt+0x8e04>  // b.tcont
  40c678:	b	40c6ec <ferror@plt+0x8e4c>
  40c67c:	mov	x8, #0xffffffffffff0010    	// #-65520
  40c680:	movk	x8, #0x0, lsl #16
  40c684:	add	x8, x0, x8
  40c688:	mov	x21, x0
  40c68c:	cmp	x8, #0xe
  40c690:	b.ls	40df40 <ferror@plt+0xa6a0>  // b.plast
  40c694:	add	x8, x21, #0x4
  40c698:	ldur	x24, [x29, #-128]
  40c69c:	cmp	x21, #0x1
  40c6a0:	b.lt	40c6ec <ferror@plt+0x8e4c>  // b.tstop
  40c6a4:	add	x22, x22, x8
  40c6a8:	cmp	x22, x24
  40c6ac:	b.cc	40c6ec <ferror@plt+0x8e4c>  // b.lo, b.ul, b.last
  40c6b0:	cmp	x22, x23
  40c6b4:	sub	w26, w26, #0x1
  40c6b8:	b.cc	40c600 <ferror@plt+0x8d60>  // b.lo, b.ul, b.last
  40c6bc:	b	40c6f8 <ferror@plt+0x8e58>
  40c6c0:	cmp	x24, x23
  40c6c4:	b.cs	40c6d8 <ferror@plt+0x8e38>  // b.hs, b.nlast
  40c6c8:	sub	w1, w23, w24
  40c6cc:	sub	w8, w1, #0x1
  40c6d0:	cmp	w8, #0x7
  40c6d4:	b.ls	40c658 <ferror@plt+0x8db8>  // b.plast
  40c6d8:	mov	x21, xzr
  40c6dc:	add	x8, x21, #0xc
  40c6e0:	ldur	x24, [x29, #-128]
  40c6e4:	cmp	x21, #0x1
  40c6e8:	b.ge	40c6a4 <ferror@plt+0x8e04>  // b.tcont
  40c6ec:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40c6f0:	add	x1, x1, #0xa51
  40c6f4:	b	40df48 <ferror@plt+0xa6a8>
  40c6f8:	ldr	x21, [sp, #176]
  40c6fc:	ldr	w28, [sp, #132]
  40c700:	ldur	x22, [x29, #-136]
  40c704:	cbz	w26, 40c7a0 <ferror@plt+0x8f00>
  40c708:	neg	w9, w26
  40c70c:	mov	w8, #0x68                  	// #104
  40c710:	mov	x25, x21
  40c714:	umull	x21, w9, w8
  40c718:	mov	x0, x21
  40c71c:	str	w9, [sp, #128]
  40c720:	bl	403290 <xmalloc@plt>
  40c724:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40c728:	str	x0, [x8, #1400]
  40c72c:	cbz	x0, 40dfe4 <ferror@plt+0xa744>
  40c730:	mov	w1, wzr
  40c734:	mov	x2, x21
  40c738:	bl	403280 <memset@plt>
  40c73c:	ldr	w9, [sp, #128]
  40c740:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40c744:	mov	x21, x25
  40c748:	str	w9, [x8, #1300]
  40c74c:	str	x21, [sp, #176]
  40c750:	cbz	w28, 40c7c0 <ferror@plt+0x8f20>
  40c754:	mov	w0, w19
  40c758:	mov	x1, x20
  40c75c:	bl	4039f8 <ferror@plt+0x158>
  40c760:	adrp	x21, 467000 <memcpy@GLIBC_2.17>
  40c764:	add	x21, x21, #0xbf0
  40c768:	cbz	w0, 40c800 <ferror@plt+0x8f60>
  40c76c:	mov	w8, #0x70                  	// #112
  40c770:	umaddl	x8, w19, w8, x21
  40c774:	ldr	x9, [x8, #24]!
  40c778:	cbnz	x9, 40c884 <ferror@plt+0x8fe4>
  40c77c:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40c780:	ldr	x9, [x9, #1248]
  40c784:	cbz	x9, 40c884 <ferror@plt+0x8fe4>
  40c788:	ldr	x10, [x9]
  40c78c:	cmp	x10, x20
  40c790:	b.eq	40c868 <ferror@plt+0x8fc8>  // b.none
  40c794:	ldr	x9, [x9, #16]
  40c798:	cbnz	x9, 40c788 <ferror@plt+0x8ee8>
  40c79c:	b	40c884 <ferror@plt+0x8fe4>
  40c7a0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40c7a4:	add	x1, x1, #0xa81
  40c7a8:	mov	w2, #0x5                   	// #5
  40c7ac:	mov	x0, xzr
  40c7b0:	bl	403700 <dcgettext@plt>
  40c7b4:	ldr	x1, [x21, #16]
  40c7b8:	bl	4400a0 <error@@Base>
  40c7bc:	b	40dfc0 <ferror@plt+0xa720>
  40c7c0:	mov	w0, #0xa                   	// #10
  40c7c4:	mov	x1, x20
  40c7c8:	bl	4039f8 <ferror@plt+0x158>
  40c7cc:	cbz	w0, 40c834 <ferror@plt+0x8f94>
  40c7d0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40c7d4:	ldr	x9, [x8, #104]
  40c7d8:	cbnz	x9, 40e024 <ferror@plt+0xa784>
  40c7dc:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40c7e0:	ldr	x9, [x9, #1248]
  40c7e4:	cbz	x9, 40e024 <ferror@plt+0xa784>
  40c7e8:	ldr	x10, [x9]
  40c7ec:	cmp	x10, x20
  40c7f0:	b.eq	40e00c <ferror@plt+0xa76c>  // b.none
  40c7f4:	ldr	x9, [x9, #16]
  40c7f8:	cbnz	x9, 40c7e8 <ferror@plt+0x8f48>
  40c7fc:	b	40e024 <ferror@plt+0xa784>
  40c800:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40c804:	ldr	w8, [x8, #572]
  40c808:	cbz	w8, 40c884 <ferror@plt+0x8fe4>
  40c80c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40c810:	ldr	x20, [x8, #1248]
  40c814:	cbz	x20, 40c884 <ferror@plt+0x8fe4>
  40c818:	ldr	x1, [x20]
  40c81c:	mov	w0, w19
  40c820:	bl	4039f8 <ferror@plt+0x158>
  40c824:	cbnz	w0, 40c874 <ferror@plt+0x8fd4>
  40c828:	ldr	x20, [x20, #16]
  40c82c:	cbnz	x20, 40c818 <ferror@plt+0x8f78>
  40c830:	b	40c884 <ferror@plt+0x8fe4>
  40c834:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40c838:	ldr	w8, [x8, #572]
  40c83c:	cbz	w8, 40e024 <ferror@plt+0xa784>
  40c840:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40c844:	ldr	x21, [x8, #1248]
  40c848:	cbz	x21, 40e024 <ferror@plt+0xa784>
  40c84c:	ldr	x1, [x21]
  40c850:	mov	w0, #0xa                   	// #10
  40c854:	bl	4039f8 <ferror@plt+0x158>
  40c858:	cbnz	w0, 40e018 <ferror@plt+0xa778>
  40c85c:	ldr	x21, [x21, #16]
  40c860:	cbnz	x21, 40c84c <ferror@plt+0x8fac>
  40c864:	b	40e024 <ferror@plt+0xa784>
  40c868:	ldr	x9, [x9, #8]
  40c86c:	str	x9, [x8]
  40c870:	b	40c884 <ferror@plt+0x8fe4>
  40c874:	ldr	x8, [x20, #8]
  40c878:	mov	w9, #0x70                  	// #112
  40c87c:	umaddl	x9, w19, w9, x21
  40c880:	str	x8, [x9, #24]
  40c884:	mov	w8, #0x70                  	// #112
  40c888:	umaddl	x9, w19, w8, x21
  40c88c:	ldr	x8, [x9, #32]!
  40c890:	mov	w19, w19
  40c894:	str	x9, [sp, #72]
  40c898:	cbz	x8, 40dd9c <ferror@plt+0xa4fc>
  40c89c:	cbnz	w28, 40c8e0 <ferror@plt+0x9040>
  40c8a0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40c8a4:	ldr	x8, [x8, #632]
  40c8a8:	cbnz	x8, 40c8e0 <ferror@plt+0x9040>
  40c8ac:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40c8b0:	ldr	w8, [x8, #572]
  40c8b4:	ldr	x20, [sp, #176]
  40c8b8:	cbz	w8, 40ddc4 <ferror@plt+0xa524>
  40c8bc:	ldr	x8, [x20, #24]
  40c8c0:	cbz	x8, 40ddc4 <ferror@plt+0xa524>
  40c8c4:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40c8c8:	add	x1, x1, #0x999
  40c8cc:	mov	w2, #0x5                   	// #5
  40c8d0:	mov	x0, xzr
  40c8d4:	bl	403700 <dcgettext@plt>
  40c8d8:	ldp	x1, x2, [x20, #16]
  40c8dc:	bl	4037a0 <printf@plt>
  40c8e0:	cmp	x22, #0x1
  40c8e4:	b.lt	40dde8 <ferror@plt+0xa548>  // b.tstop
  40c8e8:	mov	w8, #0x70                  	// #112
  40c8ec:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  40c8f0:	madd	x8, x19, x8, x21
  40c8f4:	ldr	q0, [x9, #2352]
  40c8f8:	ldur	w19, [x29, #-180]
  40c8fc:	cmp	w28, #0x0
  40c900:	add	x21, x8, #0x30
  40c904:	cset	w8, eq  // eq = none
  40c908:	mov	x20, x24
  40c90c:	stur	wzr, [x29, #-164]
  40c910:	str	q0, [sp, #80]
  40c914:	str	w8, [sp, #68]
  40c918:	str	x21, [sp, #104]
  40c91c:	b	40c940 <ferror@plt+0x90a0>
  40c920:	add	x8, x20, x22
  40c924:	add	x20, x8, x13
  40c928:	ldur	w8, [x29, #-164]
  40c92c:	ldur	x24, [x29, #-128]
  40c930:	cmp	x20, x23
  40c934:	add	w8, w8, #0x1
  40c938:	stur	w8, [x29, #-164]
  40c93c:	b.cs	40ded4 <ferror@plt+0xa634>  // b.hs, b.nlast
  40c940:	mov	x25, x20
  40c944:	add	x20, x20, #0x4
  40c948:	sub	w8, w23, w25
  40c94c:	cmp	x20, x23
  40c950:	mov	w27, #0x4                   	// #4
  40c954:	csel	w1, w27, w8, cc  // cc = lo, ul, last
  40c958:	sub	w8, w1, #0x1
  40c95c:	cmp	w8, #0x7
  40c960:	stp	xzr, xzr, [x29, #-56]
  40c964:	stur	x25, [x29, #-136]
  40c968:	b.ls	40c974 <ferror@plt+0x90d4>  // b.plast
  40c96c:	mov	x22, xzr
  40c970:	b	40c9c0 <ferror@plt+0x9120>
  40c974:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40c978:	ldr	x8, [x8, #648]
  40c97c:	mov	x0, x25
  40c980:	blr	x8
  40c984:	mov	w8, #0xffffffff            	// #-1
  40c988:	cmp	x0, x8
  40c98c:	b.ne	40c9b8 <ferror@plt+0x9118>  // b.any
  40c990:	add	x25, x25, #0xc
  40c994:	cmp	x25, x23
  40c998:	b.cs	40c9cc <ferror@plt+0x912c>  // b.hs, b.nlast
  40c99c:	mov	w1, #0x8                   	// #8
  40c9a0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40c9a4:	ldr	x8, [x8, #648]
  40c9a8:	mov	x0, x20
  40c9ac:	blr	x8
  40c9b0:	mov	x22, x0
  40c9b4:	b	40c9e8 <ferror@plt+0x9148>
  40c9b8:	mov	x22, x0
  40c9bc:	mov	w27, #0x4                   	// #4
  40c9c0:	mov	x25, x20
  40c9c4:	mov	w8, #0x4                   	// #4
  40c9c8:	b	40c9f0 <ferror@plt+0x9150>
  40c9cc:	cmp	x20, x23
  40c9d0:	b.cs	40c9e4 <ferror@plt+0x9144>  // b.hs, b.nlast
  40c9d4:	sub	w1, w23, w20
  40c9d8:	sub	w8, w1, #0x1
  40c9dc:	cmp	w8, #0x7
  40c9e0:	b.ls	40c9a0 <ferror@plt+0x9100>  // b.plast
  40c9e4:	mov	x22, xzr
  40c9e8:	mov	w27, #0x8                   	// #8
  40c9ec:	mov	w8, #0xc                   	// #12
  40c9f0:	ldur	x20, [x29, #-136]
  40c9f4:	add	x26, x25, #0x2
  40c9f8:	cmp	x26, x23
  40c9fc:	stur	x8, [x29, #-152]
  40ca00:	b.cs	40ca1c <ferror@plt+0x917c>  // b.hs, b.nlast
  40ca04:	mov	w1, #0x2                   	// #2
  40ca08:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40ca0c:	ldr	x8, [x8, #648]
  40ca10:	mov	x0, x25
  40ca14:	blr	x8
  40ca18:	b	40ca38 <ferror@plt+0x9198>
  40ca1c:	cmp	x25, x23
  40ca20:	b.cs	40ca34 <ferror@plt+0x9194>  // b.hs, b.nlast
  40ca24:	sub	w1, w23, w25
  40ca28:	sub	w8, w1, #0x1
  40ca2c:	cmp	w8, #0x7
  40ca30:	b.ls	40ca08 <ferror@plt+0x9168>  // b.plast
  40ca34:	mov	w0, wzr
  40ca38:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  40ca3c:	add	x9, x9, #0x51c
  40ca40:	cmp	w19, #0x0
  40ca44:	add	x8, x9, #0x4
  40ca48:	csel	x8, x8, x9, eq  // eq = none
  40ca4c:	ldr	w8, [x8]
  40ca50:	mov	w9, #0x1                   	// #1
  40ca54:	sub	x24, x20, x24
  40ca58:	cinc	x9, x9, ne  // ne = any
  40ca5c:	cbz	w8, 40ca98 <ferror@plt+0x91f8>
  40ca60:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  40ca64:	add	x11, x11, #0x588
  40ca68:	add	x10, x11, #0x8
  40ca6c:	cmp	w19, #0x0
  40ca70:	csel	x10, x10, x11, eq  // eq = none
  40ca74:	ldr	x21, [x10]
  40ca78:	lsl	x9, x9, #3
  40ca7c:	add	x9, x9, #0x8
  40ca80:	ldr	x10, [x21, x9]
  40ca84:	cmp	x10, x24
  40ca88:	b.eq	40ca9c <ferror@plt+0x91fc>  // b.none
  40ca8c:	subs	w8, w8, #0x1
  40ca90:	add	x21, x21, #0x88
  40ca94:	b.ne	40ca80 <ferror@plt+0x91e0>  // b.any
  40ca98:	mov	x21, xzr
  40ca9c:	and	w8, w0, #0xffff
  40caa0:	cmp	w8, #0x5
  40caa4:	stur	w8, [x29, #-140]
  40caa8:	stur	x27, [x29, #-176]
  40caac:	b.cs	40cb14 <ferror@plt+0x9274>  // b.hs, b.nlast
  40cab0:	mov	w8, #0x1                   	// #1
  40cab4:	mov	w9, #0xff                  	// #255
  40cab8:	str	x8, [sp, #152]
  40cabc:	add	x25, x26, x27
  40cac0:	cmp	x25, x23
  40cac4:	mov	w1, w27
  40cac8:	b.cc	40cbb8 <ferror@plt+0x9318>  // b.lo, b.ul, b.last
  40cacc:	cmp	x26, x23
  40cad0:	b.cs	40cbc4 <ferror@plt+0x9324>  // b.hs, b.nlast
  40cad4:	sub	w1, w23, w26
  40cad8:	sub	w8, w1, #0x1
  40cadc:	cmp	w8, #0x7
  40cae0:	b.hi	40cbc4 <ferror@plt+0x9324>  // b.pmore
  40cae4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40cae8:	ldr	x8, [x8, #648]
  40caec:	mov	x0, x26
  40caf0:	mov	x26, x9
  40caf4:	blr	x8
  40caf8:	mov	x9, x26
  40cafc:	str	x0, [sp, #160]
  40cb00:	ldur	w26, [x29, #-140]
  40cb04:	cbnz	x21, 40cbd0 <ferror@plt+0x9330>
  40cb08:	ldr	x8, [sp, #104]
  40cb0c:	mov	x10, xzr
  40cb10:	b	40cbd8 <ferror@plt+0x9338>
  40cb14:	add	x27, x25, #0x3
  40cb18:	cmp	x27, x23
  40cb1c:	b.cs	40cb38 <ferror@plt+0x9298>  // b.hs, b.nlast
  40cb20:	mov	w1, #0x1                   	// #1
  40cb24:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40cb28:	ldr	x8, [x8, #648]
  40cb2c:	mov	x0, x26
  40cb30:	blr	x8
  40cb34:	b	40cb54 <ferror@plt+0x92b4>
  40cb38:	cmp	x26, x23
  40cb3c:	b.cs	40cb50 <ferror@plt+0x92b0>  // b.hs, b.nlast
  40cb40:	sub	w1, w23, w26
  40cb44:	sub	w8, w1, #0x1
  40cb48:	cmp	w8, #0x7
  40cb4c:	b.ls	40cb24 <ferror@plt+0x9284>  // b.plast
  40cb50:	mov	w0, wzr
  40cb54:	cmp	w0, #0x2
  40cb58:	add	x26, x25, #0x4
  40cb5c:	cset	w19, eq  // eq = none
  40cb60:	cmp	x26, x23
  40cb64:	str	x0, [sp, #152]
  40cb68:	b.cs	40cb88 <ferror@plt+0x92e8>  // b.hs, b.nlast
  40cb6c:	mov	w1, #0x1                   	// #1
  40cb70:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40cb74:	ldr	x8, [x8, #648]
  40cb78:	mov	x0, x27
  40cb7c:	blr	x8
  40cb80:	mov	x9, x0
  40cb84:	b	40cba4 <ferror@plt+0x9304>
  40cb88:	cmp	x27, x23
  40cb8c:	b.cs	40cba0 <ferror@plt+0x9300>  // b.hs, b.nlast
  40cb90:	sub	w1, w23, w27
  40cb94:	sub	w8, w1, #0x1
  40cb98:	cmp	w8, #0x7
  40cb9c:	b.ls	40cb70 <ferror@plt+0x92d0>  // b.plast
  40cba0:	mov	w9, wzr
  40cba4:	ldur	x27, [x29, #-176]
  40cba8:	add	x25, x26, x27
  40cbac:	cmp	x25, x23
  40cbb0:	mov	w1, w27
  40cbb4:	b.cs	40cacc <ferror@plt+0x922c>  // b.hs, b.nlast
  40cbb8:	sub	w8, w1, #0x1
  40cbbc:	cmp	w8, #0x7
  40cbc0:	b.ls	40cae4 <ferror@plt+0x9244>  // b.plast
  40cbc4:	str	xzr, [sp, #160]
  40cbc8:	ldur	w26, [x29, #-140]
  40cbcc:	cbz	x21, 40cb08 <ferror@plt+0x9268>
  40cbd0:	ldr	x10, [x21, #32]
  40cbd4:	add	x8, x21, #0x60
  40cbd8:	ldr	x8, [x8]
  40cbdc:	cmp	w26, #0x4
  40cbe0:	stur	x22, [x29, #-160]
  40cbe4:	stp	x10, x8, [sp, #136]
  40cbe8:	b.hi	40cc38 <ferror@plt+0x9398>  // b.pmore
  40cbec:	add	x22, x25, #0x1
  40cbf0:	cmp	x22, x23
  40cbf4:	b.cs	40cc58 <ferror@plt+0x93b8>  // b.hs, b.nlast
  40cbf8:	mov	w1, #0x1                   	// #1
  40cbfc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40cc00:	ldr	x8, [x8, #648]
  40cc04:	mov	x0, x25
  40cc08:	blr	x8
  40cc0c:	mov	x12, x22
  40cc10:	ldur	x22, [x29, #-160]
  40cc14:	mov	x9, x0
  40cc18:	sub	w8, w9, #0x2
  40cc1c:	and	w8, w8, #0xff
  40cc20:	cmp	w8, #0x7
  40cc24:	b.cs	40cc4c <ferror@plt+0x93ac>  // b.hs, b.nlast
  40cc28:	ldur	x13, [x29, #-152]
  40cc2c:	str	x9, [sp, #168]
  40cc30:	cbnz	w19, 40ccac <ferror@plt+0x940c>
  40cc34:	b	40cd34 <ferror@plt+0x9494>
  40cc38:	mov	x12, x25
  40cc3c:	sub	w8, w9, #0x2
  40cc40:	and	w8, w8, #0xff
  40cc44:	cmp	w8, #0x7
  40cc48:	b.cc	40cc28 <ferror@plt+0x9388>  // b.lo, b.ul, b.last
  40cc4c:	mov	x22, x12
  40cc50:	and	w20, w9, #0xff
  40cc54:	b	40cc74 <ferror@plt+0x93d4>
  40cc58:	cmp	x25, x23
  40cc5c:	b.cs	40cc70 <ferror@plt+0x93d0>  // b.hs, b.nlast
  40cc60:	sub	w1, w23, w25
  40cc64:	sub	w8, w1, #0x1
  40cc68:	cmp	w8, #0x7
  40cc6c:	b.ls	40cbfc <ferror@plt+0x935c>  // b.plast
  40cc70:	mov	w20, wzr
  40cc74:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40cc78:	mov	w2, #0x5                   	// #5
  40cc7c:	mov	x0, xzr
  40cc80:	add	x1, x1, #0xaf6
  40cc84:	bl	403700 <dcgettext@plt>
  40cc88:	mov	w1, w20
  40cc8c:	mov	w2, w27
  40cc90:	bl	440164 <warn@@Base>
  40cc94:	ldur	x20, [x29, #-136]
  40cc98:	mov	x12, x22
  40cc9c:	ldp	x22, x13, [x29, #-160]
  40cca0:	mov	w9, w27
  40cca4:	str	x9, [sp, #168]
  40cca8:	cbz	w19, 40cd34 <ferror@plt+0x9494>
  40ccac:	add	x25, x12, #0x8
  40ccb0:	cmp	x25, x23
  40ccb4:	b.ls	40cd04 <ferror@plt+0x9464>  // b.plast
  40ccb8:	stp	xzr, xzr, [x29, #-56]
  40ccbc:	add	x12, x25, x27
  40ccc0:	cmp	x12, x23
  40ccc4:	mov	w1, w27
  40ccc8:	b.cc	40cd28 <ferror@plt+0x9488>  // b.lo, b.ul, b.last
  40cccc:	cmp	x25, x23
  40ccd0:	b.cs	40cd34 <ferror@plt+0x9494>  // b.hs, b.nlast
  40ccd4:	sub	w1, w23, w25
  40ccd8:	sub	w8, w1, #0x1
  40ccdc:	cmp	w8, #0x7
  40cce0:	b.hi	40cd34 <ferror@plt+0x9494>  // b.pmore
  40cce4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40cce8:	ldr	x8, [x8, #648]
  40ccec:	mov	x0, x25
  40ccf0:	mov	x22, x12
  40ccf4:	blr	x8
  40ccf8:	mov	x12, x22
  40ccfc:	ldp	x22, x13, [x29, #-160]
  40cd00:	b	40cd38 <ferror@plt+0x9498>
  40cd04:	sub	x1, x29, #0x30
  40cd08:	sub	x2, x29, #0x38
  40cd0c:	mov	x0, x12
  40cd10:	bl	440648 <warn@@Base+0x4e4>
  40cd14:	ldur	x13, [x29, #-152]
  40cd18:	add	x12, x25, x27
  40cd1c:	cmp	x12, x23
  40cd20:	mov	w1, w27
  40cd24:	b.cs	40cccc <ferror@plt+0x942c>  // b.hs, b.nlast
  40cd28:	sub	w8, w1, #0x1
  40cd2c:	cmp	w8, #0x7
  40cd30:	b.ls	40cce4 <ferror@plt+0x9444>  // b.plast
  40cd34:	mov	x0, xzr
  40cd38:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40cd3c:	ldr	x8, [x8, #632]
  40cd40:	add	x14, x13, x22
  40cd44:	add	x9, x14, x24
  40cd48:	cmp	x8, x9
  40cd4c:	b.hi	40c920 <ferror@plt+0x9080>  // b.pmore
  40cd50:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  40cd54:	ldr	w9, [x9, #564]
  40cd58:	adrp	x10, 46c000 <_bfd_std_section+0x3118>
  40cd5c:	ldr	w10, [x10, #600]
  40cd60:	orr	w9, w9, w28
  40cd64:	orr	w9, w9, w10
  40cd68:	cbz	w9, 40cdc4 <ferror@plt+0x9524>
  40cd6c:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  40cd70:	ldr	w9, [x9, #1296]
  40cd74:	orr	w9, w9, w19
  40cd78:	cbnz	w9, 40cdc4 <ferror@plt+0x9524>
  40cd7c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40cd80:	ldr	x8, [x8, #1400]
  40cd84:	ldr	x9, [sp, #168]
  40cd88:	ldur	w10, [x29, #-164]
  40cd8c:	mov	w11, #0x68                  	// #104
  40cd90:	and	w9, w9, #0xff
  40cd94:	umaddl	x8, w10, w11, x8
  40cd98:	stp	w9, w27, [x8]
  40cd9c:	ldr	q0, [sp, #80]
  40cda0:	mov	w9, #0xffffffff            	// #-1
  40cda4:	str	x24, [x8, #16]
  40cda8:	str	w26, [x8, #8]
  40cdac:	stur	q0, [x8, #24]
  40cdb0:	stp	x9, xzr, [x8, #40]
  40cdb4:	stp	xzr, xzr, [x8, #64]
  40cdb8:	stp	xzr, xzr, [x8, #88]
  40cdbc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40cdc0:	ldr	x8, [x8, #632]
  40cdc4:	stur	w19, [x29, #-180]
  40cdc8:	cbnz	w28, 40d388 <ferror@plt+0x9ae8>
  40cdcc:	cbnz	x8, 40d388 <ferror@plt+0x9ae8>
  40cdd0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40cdd4:	str	x0, [sp, #96]
  40cdd8:	mov	w2, #0x5                   	// #5
  40cddc:	mov	x0, xzr
  40cde0:	add	x1, x1, #0xb36
  40cde4:	stp	x14, x12, [sp, #112]
  40cde8:	bl	403700 <dcgettext@plt>
  40cdec:	adrp	x27, 46b000 <_bfd_std_section+0x2118>
  40cdf0:	add	x27, x27, #0x530
  40cdf4:	ldrsw	x8, [x27]
  40cdf8:	mov	x26, x22
  40cdfc:	adrp	x25, 44f000 <warn@@Base+0xee9c>
  40ce00:	adrp	x22, 44d000 <warn@@Base+0xce9c>
  40ce04:	add	x19, x27, #0x330
  40ce08:	add	w9, w8, #0x1
  40ce0c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40ce10:	add	x25, x25, #0x248
  40ce14:	add	x22, x22, #0xfcb
  40ce18:	mov	x20, x0
  40ce1c:	add	x28, x19, x8, lsl #6
  40ce20:	and	w8, w9, #0xf
  40ce24:	sub	x0, x29, #0x28
  40ce28:	add	x1, x1, #0x92
  40ce2c:	mov	x2, x25
  40ce30:	mov	x3, x22
  40ce34:	str	w8, [x27]
  40ce38:	bl	4030a0 <sprintf@plt>
  40ce3c:	sub	x2, x29, #0x28
  40ce40:	mov	w1, #0x40                  	// #64
  40ce44:	mov	x0, x28
  40ce48:	mov	x3, x24
  40ce4c:	bl	403160 <snprintf@plt>
  40ce50:	mov	x0, x20
  40ce54:	mov	x1, x28
  40ce58:	bl	4037a0 <printf@plt>
  40ce5c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40ce60:	mov	w2, #0x5                   	// #5
  40ce64:	mov	x0, xzr
  40ce68:	add	x1, x1, #0xb59
  40ce6c:	bl	403700 <dcgettext@plt>
  40ce70:	ldrsw	x8, [x27]
  40ce74:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40ce78:	mov	x20, x0
  40ce7c:	sub	x0, x29, #0x28
  40ce80:	add	w9, w8, #0x1
  40ce84:	add	x28, x19, x8, lsl #6
  40ce88:	and	w8, w9, #0xf
  40ce8c:	add	x1, x1, #0x92
  40ce90:	mov	x2, x25
  40ce94:	mov	x3, x22
  40ce98:	str	w8, [x27]
  40ce9c:	bl	4030a0 <sprintf@plt>
  40cea0:	sub	x2, x29, #0x28
  40cea4:	mov	w1, #0x40                  	// #64
  40cea8:	mov	x0, x28
  40ceac:	mov	x3, x26
  40ceb0:	bl	403160 <snprintf@plt>
  40ceb4:	ldur	x8, [x29, #-176]
  40ceb8:	adrp	x9, 44a000 <warn@@Base+0x9e9c>
  40cebc:	add	x9, x9, #0xb76
  40cec0:	mov	x0, x20
  40cec4:	cmp	w8, #0x8
  40cec8:	adrp	x8, 44a000 <warn@@Base+0x9e9c>
  40cecc:	add	x8, x8, #0xb7d
  40ced0:	csel	x2, x9, x8, eq  // eq = none
  40ced4:	mov	x1, x28
  40ced8:	bl	4037a0 <printf@plt>
  40cedc:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40cee0:	mov	w2, #0x5                   	// #5
  40cee4:	mov	x0, xzr
  40cee8:	add	x1, x1, #0xb84
  40ceec:	bl	403700 <dcgettext@plt>
  40cef0:	ldur	w1, [x29, #-140]
  40cef4:	bl	4037a0 <printf@plt>
  40cef8:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40cefc:	mov	w2, #0x5                   	// #5
  40cf00:	mov	x0, xzr
  40cf04:	add	x1, x1, #0xb9a
  40cf08:	bl	403700 <dcgettext@plt>
  40cf0c:	ldrsw	x8, [x27]
  40cf10:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40cf14:	mov	x20, x0
  40cf18:	sub	x0, x29, #0x28
  40cf1c:	add	w9, w8, #0x1
  40cf20:	add	x28, x19, x8, lsl #6
  40cf24:	and	w8, w9, #0xf
  40cf28:	add	x1, x1, #0x92
  40cf2c:	mov	x2, x25
  40cf30:	mov	x3, x22
  40cf34:	str	w8, [x27]
  40cf38:	bl	4030a0 <sprintf@plt>
  40cf3c:	ldr	x3, [sp, #160]
  40cf40:	sub	x2, x29, #0x28
  40cf44:	mov	w1, #0x40                  	// #64
  40cf48:	mov	x0, x28
  40cf4c:	bl	403160 <snprintf@plt>
  40cf50:	mov	x0, x20
  40cf54:	mov	x1, x28
  40cf58:	bl	4037a0 <printf@plt>
  40cf5c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40cf60:	mov	w2, #0x5                   	// #5
  40cf64:	mov	x0, xzr
  40cf68:	add	x1, x1, #0xbb2
  40cf6c:	bl	403700 <dcgettext@plt>
  40cf70:	ldr	x8, [sp, #168]
  40cf74:	and	w1, w8, #0xff
  40cf78:	bl	4037a0 <printf@plt>
  40cf7c:	ldur	w8, [x29, #-180]
  40cf80:	cbz	w8, 40d064 <ferror@plt+0x97c4>
  40cf84:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40cf88:	mov	w2, #0x5                   	// #5
  40cf8c:	mov	x0, xzr
  40cf90:	add	x1, x1, #0xbc8
  40cf94:	bl	403700 <dcgettext@plt>
  40cf98:	ldp	x28, x3, [x29, #-56]
  40cf9c:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  40cfa0:	mov	x20, x0
  40cfa4:	sub	x0, x29, #0x78
  40cfa8:	mov	w1, #0x40                  	// #64
  40cfac:	add	x2, x2, #0xb7e
  40cfb0:	cbz	x3, 40cfd4 <ferror@plt+0x9734>
  40cfb4:	bl	403160 <snprintf@plt>
  40cfb8:	sub	x8, x29, #0x78
  40cfbc:	add	x8, x8, w0, sxtw
  40cfc0:	mov	w9, #0x40                  	// #64
  40cfc4:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  40cfc8:	sub	w1, w9, w0
  40cfcc:	mov	x0, x8
  40cfd0:	add	x2, x2, #0x1eb
  40cfd4:	mov	x3, x28
  40cfd8:	bl	403160 <snprintf@plt>
  40cfdc:	ldr	x19, [sp, #96]
  40cfe0:	sub	x1, x29, #0x78
  40cfe4:	mov	x0, x20
  40cfe8:	bl	4037a0 <printf@plt>
  40cfec:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40cff0:	mov	w2, #0x5                   	// #5
  40cff4:	mov	x0, xzr
  40cff8:	add	x1, x1, #0xbe0
  40cffc:	bl	403700 <dcgettext@plt>
  40d000:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  40d004:	add	x10, x10, #0x4f8
  40d008:	ldrsw	x8, [x10, #56]
  40d00c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40d010:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  40d014:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  40d018:	add	w9, w8, #0x1
  40d01c:	add	x8, x10, x8, lsl #6
  40d020:	mov	x20, x0
  40d024:	add	x28, x8, #0x368
  40d028:	and	w8, w9, #0xf
  40d02c:	sub	x0, x29, #0x28
  40d030:	add	x1, x1, #0x92
  40d034:	add	x2, x2, #0x248
  40d038:	add	x3, x3, #0xfcb
  40d03c:	str	w8, [x10, #56]
  40d040:	bl	4030a0 <sprintf@plt>
  40d044:	sub	x2, x29, #0x28
  40d048:	mov	w1, #0x40                  	// #64
  40d04c:	mov	x0, x28
  40d050:	mov	x3, x19
  40d054:	bl	403160 <snprintf@plt>
  40d058:	mov	x0, x20
  40d05c:	mov	x1, x28
  40d060:	bl	4037a0 <printf@plt>
  40d064:	ldr	w28, [sp, #132]
  40d068:	ldp	x14, x12, [sp, #112]
  40d06c:	ldp	x22, x13, [x29, #-160]
  40d070:	cbz	x21, 40d388 <ferror@plt+0x9ae8>
  40d074:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d078:	mov	w2, #0x5                   	// #5
  40d07c:	mov	x0, xzr
  40d080:	add	x1, x1, #0xbf8
  40d084:	bl	403700 <dcgettext@plt>
  40d088:	bl	4037a0 <printf@plt>
  40d08c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d090:	mov	w2, #0x5                   	// #5
  40d094:	mov	x0, xzr
  40d098:	add	x1, x1, #0xc13
  40d09c:	bl	403700 <dcgettext@plt>
  40d0a0:	adrp	x27, 46b000 <_bfd_std_section+0x2118>
  40d0a4:	add	x27, x27, #0x530
  40d0a8:	ldrsw	x8, [x27]
  40d0ac:	ldr	x25, [x21, #32]
  40d0b0:	adrp	x20, 44f000 <warn@@Base+0xee9c>
  40d0b4:	adrp	x26, 44d000 <warn@@Base+0xce9c>
  40d0b8:	add	x22, x27, #0x330
  40d0bc:	add	w9, w8, #0x1
  40d0c0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40d0c4:	add	x20, x20, #0x248
  40d0c8:	add	x26, x26, #0xfcb
  40d0cc:	str	x0, [sp, #96]
  40d0d0:	add	x28, x22, x8, lsl #6
  40d0d4:	and	w8, w9, #0xf
  40d0d8:	sub	x0, x29, #0x28
  40d0dc:	add	x1, x1, #0x92
  40d0e0:	mov	x2, x20
  40d0e4:	mov	x3, x26
  40d0e8:	str	w8, [x27]
  40d0ec:	bl	4030a0 <sprintf@plt>
  40d0f0:	sub	x2, x29, #0x28
  40d0f4:	mov	w1, #0x40                  	// #64
  40d0f8:	mov	x0, x28
  40d0fc:	mov	x3, x25
  40d100:	bl	403160 <snprintf@plt>
  40d104:	ldrsw	x8, [x27]
  40d108:	ldr	x25, [x21, #96]
  40d10c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40d110:	sub	x0, x29, #0x28
  40d114:	add	w9, w8, #0x1
  40d118:	add	x19, x22, x8, lsl #6
  40d11c:	and	w8, w9, #0xf
  40d120:	add	x1, x1, #0x92
  40d124:	mov	x2, x20
  40d128:	mov	x3, x26
  40d12c:	str	w8, [x27]
  40d130:	bl	4030a0 <sprintf@plt>
  40d134:	sub	x2, x29, #0x28
  40d138:	mov	w1, #0x40                  	// #64
  40d13c:	mov	x0, x19
  40d140:	mov	x3, x25
  40d144:	bl	403160 <snprintf@plt>
  40d148:	ldr	x0, [sp, #96]
  40d14c:	mov	x1, x28
  40d150:	mov	x2, x19
  40d154:	bl	4037a0 <printf@plt>
  40d158:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d15c:	mov	w2, #0x5                   	// #5
  40d160:	mov	x0, xzr
  40d164:	add	x1, x1, #0xc3c
  40d168:	bl	403700 <dcgettext@plt>
  40d16c:	ldrsw	x8, [x27]
  40d170:	ldr	x20, [x21, #40]
  40d174:	adrp	x26, 44f000 <warn@@Base+0xee9c>
  40d178:	adrp	x19, 44d000 <warn@@Base+0xce9c>
  40d17c:	add	w9, w8, #0x1
  40d180:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40d184:	add	x26, x26, #0x248
  40d188:	add	x19, x19, #0xfcb
  40d18c:	str	x0, [sp, #96]
  40d190:	add	x25, x22, x8, lsl #6
  40d194:	and	w8, w9, #0xf
  40d198:	sub	x0, x29, #0x28
  40d19c:	add	x1, x1, #0x92
  40d1a0:	mov	x2, x26
  40d1a4:	mov	x3, x19
  40d1a8:	str	w8, [x27]
  40d1ac:	bl	4030a0 <sprintf@plt>
  40d1b0:	sub	x2, x29, #0x28
  40d1b4:	mov	w1, #0x40                  	// #64
  40d1b8:	mov	x0, x25
  40d1bc:	mov	x3, x20
  40d1c0:	bl	403160 <snprintf@plt>
  40d1c4:	ldrsw	x8, [x27]
  40d1c8:	ldr	x20, [x21, #104]
  40d1cc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40d1d0:	sub	x0, x29, #0x28
  40d1d4:	add	w9, w8, #0x1
  40d1d8:	add	x28, x22, x8, lsl #6
  40d1dc:	and	w8, w9, #0xf
  40d1e0:	add	x1, x1, #0x92
  40d1e4:	mov	x2, x26
  40d1e8:	mov	x3, x19
  40d1ec:	str	w8, [x27]
  40d1f0:	bl	4030a0 <sprintf@plt>
  40d1f4:	sub	x2, x29, #0x28
  40d1f8:	mov	w1, #0x40                  	// #64
  40d1fc:	mov	x0, x28
  40d200:	mov	x3, x20
  40d204:	bl	403160 <snprintf@plt>
  40d208:	ldr	x0, [sp, #96]
  40d20c:	mov	x1, x25
  40d210:	mov	x2, x28
  40d214:	bl	4037a0 <printf@plt>
  40d218:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d21c:	mov	w2, #0x5                   	// #5
  40d220:	mov	x0, xzr
  40d224:	add	x1, x1, #0xc65
  40d228:	bl	403700 <dcgettext@plt>
  40d22c:	ldrsw	x8, [x27]
  40d230:	ldr	x20, [x21, #48]
  40d234:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40d238:	str	x0, [sp, #96]
  40d23c:	add	w9, w8, #0x1
  40d240:	add	x25, x22, x8, lsl #6
  40d244:	and	w8, w9, #0xf
  40d248:	sub	x0, x29, #0x28
  40d24c:	add	x1, x1, #0x92
  40d250:	mov	x2, x26
  40d254:	mov	x3, x19
  40d258:	str	w8, [x27]
  40d25c:	bl	4030a0 <sprintf@plt>
  40d260:	sub	x2, x29, #0x28
  40d264:	mov	w1, #0x40                  	// #64
  40d268:	mov	x0, x25
  40d26c:	mov	x3, x20
  40d270:	bl	403160 <snprintf@plt>
  40d274:	ldrsw	x8, [x27]
  40d278:	ldr	x20, [x21, #112]
  40d27c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40d280:	sub	x0, x29, #0x28
  40d284:	add	w9, w8, #0x1
  40d288:	add	x28, x22, x8, lsl #6
  40d28c:	and	w8, w9, #0xf
  40d290:	add	x1, x1, #0x92
  40d294:	mov	x2, x26
  40d298:	mov	x3, x19
  40d29c:	str	w8, [x27]
  40d2a0:	bl	4030a0 <sprintf@plt>
  40d2a4:	sub	x2, x29, #0x28
  40d2a8:	mov	w1, #0x40                  	// #64
  40d2ac:	mov	x0, x28
  40d2b0:	mov	x3, x20
  40d2b4:	bl	403160 <snprintf@plt>
  40d2b8:	ldr	x0, [sp, #96]
  40d2bc:	mov	x1, x25
  40d2c0:	mov	x2, x28
  40d2c4:	bl	4037a0 <printf@plt>
  40d2c8:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d2cc:	mov	w2, #0x5                   	// #5
  40d2d0:	mov	x0, xzr
  40d2d4:	add	x1, x1, #0xc8e
  40d2d8:	bl	403700 <dcgettext@plt>
  40d2dc:	ldrsw	x8, [x27]
  40d2e0:	ldr	x20, [x21, #56]
  40d2e4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40d2e8:	str	x0, [sp, #96]
  40d2ec:	add	w9, w8, #0x1
  40d2f0:	add	x25, x22, x8, lsl #6
  40d2f4:	and	w8, w9, #0xf
  40d2f8:	sub	x0, x29, #0x28
  40d2fc:	add	x1, x1, #0x92
  40d300:	mov	x2, x26
  40d304:	mov	x3, x19
  40d308:	str	w8, [x27]
  40d30c:	bl	4030a0 <sprintf@plt>
  40d310:	sub	x2, x29, #0x28
  40d314:	mov	w1, #0x40                  	// #64
  40d318:	mov	x0, x25
  40d31c:	mov	x3, x20
  40d320:	bl	403160 <snprintf@plt>
  40d324:	ldrsw	x8, [x27]
  40d328:	ldr	x20, [x21, #120]
  40d32c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40d330:	sub	x0, x29, #0x28
  40d334:	add	x28, x22, x8, lsl #6
  40d338:	ldur	x22, [x29, #-160]
  40d33c:	add	w9, w8, #0x1
  40d340:	and	w8, w9, #0xf
  40d344:	add	x1, x1, #0x92
  40d348:	mov	x2, x26
  40d34c:	mov	x3, x19
  40d350:	str	w8, [x27]
  40d354:	bl	4030a0 <sprintf@plt>
  40d358:	sub	x2, x29, #0x28
  40d35c:	mov	w1, #0x40                  	// #64
  40d360:	mov	x0, x28
  40d364:	mov	x3, x20
  40d368:	bl	403160 <snprintf@plt>
  40d36c:	ldr	x0, [sp, #96]
  40d370:	mov	x2, x28
  40d374:	ldr	w28, [sp, #132]
  40d378:	mov	x1, x25
  40d37c:	bl	4037a0 <printf@plt>
  40d380:	ldp	x14, x12, [sp, #112]
  40d384:	ldur	x13, [x29, #-152]
  40d388:	add	x8, x13, x24
  40d38c:	adds	x8, x8, x22
  40d390:	b.cs	40de44 <ferror@plt+0xa5a4>  // b.hs, b.nlast
  40d394:	ldr	x9, [sp, #176]
  40d398:	ldr	x9, [x9, #48]
  40d39c:	cmp	x8, x9
  40d3a0:	b.hi	40de44 <ferror@plt+0xa5a4>  // b.pmore
  40d3a4:	ldur	w22, [x29, #-140]
  40d3a8:	ldur	x20, [x29, #-136]
  40d3ac:	sub	w8, w22, #0x2
  40d3b0:	cmp	w8, #0x4
  40d3b4:	add	x20, x20, x14
  40d3b8:	b.cc	40d448 <ferror@plt+0x9ba8>  // b.lo, b.ul, b.last
  40d3bc:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d3c0:	mov	w2, #0x5                   	// #5
  40d3c4:	mov	x0, xzr
  40d3c8:	add	x1, x1, #0xcf1
  40d3cc:	bl	403700 <dcgettext@plt>
  40d3d0:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  40d3d4:	add	x10, x10, #0x4f8
  40d3d8:	ldrsw	x8, [x10, #56]
  40d3dc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40d3e0:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  40d3e4:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  40d3e8:	add	w9, w8, #0x1
  40d3ec:	add	x8, x10, x8, lsl #6
  40d3f0:	mov	x19, x0
  40d3f4:	mov	x21, x20
  40d3f8:	add	x20, x8, #0x368
  40d3fc:	and	w8, w9, #0xf
  40d400:	sub	x0, x29, #0x28
  40d404:	add	x1, x1, #0x92
  40d408:	add	x2, x2, #0x248
  40d40c:	add	x3, x3, #0xfcb
  40d410:	str	w8, [x10, #56]
  40d414:	bl	4030a0 <sprintf@plt>
  40d418:	sub	x2, x29, #0x28
  40d41c:	mov	w1, #0x40                  	// #64
  40d420:	mov	x0, x20
  40d424:	mov	x3, x24
  40d428:	bl	403160 <snprintf@plt>
  40d42c:	mov	x0, x19
  40d430:	ldur	w19, [x29, #-180]
  40d434:	mov	x1, x20
  40d438:	mov	w2, w22
  40d43c:	mov	x20, x21
  40d440:	bl	440164 <warn@@Base>
  40d444:	b	40c928 <ferror@plt+0x9088>
  40d448:	ldr	x25, [sp, #152]
  40d44c:	stur	x20, [x29, #-136]
  40d450:	sub	w8, w25, #0x1
  40d454:	cmp	w8, #0x2
  40d458:	b.cs	40d4f4 <ferror@plt+0x9c54>  // b.hs, b.nlast
  40d45c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40d460:	ldr	x19, [x8, #1432]
  40d464:	ldr	x26, [sp, #144]
  40d468:	mov	x25, x12
  40d46c:	cbnz	x19, 40d4d4 <ferror@plt+0x9c34>
  40d470:	ldr	x22, [sp, #160]
  40d474:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40d478:	add	x8, x8, #0x598
  40d47c:	stp	xzr, xzr, [x8]
  40d480:	cmp	x22, x26
  40d484:	b.cs	40d57c <ferror@plt+0x9cdc>  // b.hs, b.nlast
  40d488:	ldr	x20, [sp, #104]
  40d48c:	ldr	x9, [sp, #136]
  40d490:	ldr	x8, [x20]
  40d494:	add	x19, x26, x9
  40d498:	cmp	x19, x8
  40d49c:	b.ls	40d5a0 <ferror@plt+0x9d00>  // b.plast
  40d4a0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d4a4:	mov	w2, #0x5                   	// #5
  40d4a8:	mov	x0, xzr
  40d4ac:	add	x1, x1, #0xdcd
  40d4b0:	bl	403700 <dcgettext@plt>
  40d4b4:	ldr	x2, [x20]
  40d4b8:	mov	x1, x19
  40d4bc:	bl	440164 <warn@@Base>
  40d4c0:	b	40d5b8 <ferror@plt+0x9d18>
  40d4c4:	mov	x0, x19
  40d4c8:	bl	403510 <free@plt>
  40d4cc:	mov	x19, x20
  40d4d0:	cbz	x20, 40d470 <ferror@plt+0x9bd0>
  40d4d4:	ldr	x0, [x19, #24]
  40d4d8:	ldr	x20, [x19, #40]
  40d4dc:	cbz	x0, 40d4c4 <ferror@plt+0x9c24>
  40d4e0:	ldr	x22, [x0, #24]
  40d4e4:	bl	403510 <free@plt>
  40d4e8:	mov	x0, x22
  40d4ec:	cbnz	x22, 40d4e0 <ferror@plt+0x9c40>
  40d4f0:	b	40d4c4 <ferror@plt+0x9c24>
  40d4f4:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d4f8:	mov	w2, #0x5                   	// #5
  40d4fc:	mov	x0, xzr
  40d500:	add	x1, x1, #0xd36
  40d504:	bl	403700 <dcgettext@plt>
  40d508:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  40d50c:	add	x10, x10, #0x4f8
  40d510:	ldrsw	x8, [x10, #56]
  40d514:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40d518:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  40d51c:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  40d520:	add	w9, w8, #0x1
  40d524:	add	x8, x10, x8, lsl #6
  40d528:	mov	x19, x0
  40d52c:	add	x20, x8, #0x368
  40d530:	and	w8, w9, #0xf
  40d534:	sub	x0, x29, #0x28
  40d538:	add	x1, x1, #0x92
  40d53c:	add	x2, x2, #0x248
  40d540:	add	x3, x3, #0xfcb
  40d544:	str	w8, [x10, #56]
  40d548:	bl	4030a0 <sprintf@plt>
  40d54c:	sub	x2, x29, #0x28
  40d550:	mov	w1, #0x40                  	// #64
  40d554:	mov	x0, x20
  40d558:	mov	x3, x24
  40d55c:	bl	403160 <snprintf@plt>
  40d560:	mov	x0, x19
  40d564:	mov	x1, x20
  40d568:	mov	w2, w25
  40d56c:	bl	440164 <warn@@Base>
  40d570:	ldur	w19, [x29, #-180]
  40d574:	ldur	x20, [x29, #-136]
  40d578:	b	40c928 <ferror@plt+0x9088>
  40d57c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d580:	mov	w2, #0x5                   	// #5
  40d584:	mov	x0, xzr
  40d588:	add	x1, x1, #0xd76
  40d58c:	bl	403700 <dcgettext@plt>
  40d590:	mov	x1, x22
  40d594:	mov	x2, x26
  40d598:	bl	440164 <warn@@Base>
  40d59c:	b	40d5b8 <ferror@plt+0x9d18>
  40d5a0:	ldr	x8, [sp, #72]
  40d5a4:	ldr	x8, [x8]
  40d5a8:	add	x8, x8, x9
  40d5ac:	add	x0, x8, x22
  40d5b0:	add	x1, x8, x26
  40d5b4:	bl	41ff94 <ferror@plt+0x1c6f4>
  40d5b8:	ldur	x20, [x29, #-136]
  40d5bc:	ldur	w19, [x29, #-180]
  40d5c0:	ldr	x9, [sp, #168]
  40d5c4:	cmp	x25, x20
  40d5c8:	b.cs	40c928 <ferror@plt+0x9088>  // b.hs, b.nlast
  40d5cc:	ldur	w8, [x29, #-164]
  40d5d0:	mov	x4, x25
  40d5d4:	mov	w26, wzr
  40d5d8:	str	wzr, [sp, #136]
  40d5dc:	mov	w8, w8
  40d5e0:	str	x8, [sp, #144]
  40d5e4:	and	x8, x9, #0xff
  40d5e8:	stur	x8, [x29, #-160]
  40d5ec:	mov	w8, #0xffffffff            	// #-1
  40d5f0:	str	w8, [sp, #152]
  40d5f4:	b	40d608 <ferror@plt+0x9d68>
  40d5f8:	mov	w26, w19
  40d5fc:	ldur	w19, [x29, #-180]
  40d600:	cmp	x4, x20
  40d604:	b.cs	40c928 <ferror@plt+0x9088>  // b.hs, b.nlast
  40d608:	ldur	x8, [x29, #-128]
  40d60c:	mov	x9, xzr
  40d610:	mov	x27, xzr
  40d614:	mov	w10, wzr
  40d618:	sub	x25, x4, x8
  40d61c:	mov	w8, #0x1                   	// #1
  40d620:	b	40d638 <ferror@plt+0x9d98>
  40d624:	orr	w13, w8, #0x2
  40d628:	cmp	w12, #0x0
  40d62c:	csel	w8, w8, w13, eq  // eq = none
  40d630:	add	x9, x9, #0x1
  40d634:	tbz	w11, #7, 40d67c <ferror@plt+0x9ddc>
  40d638:	add	x11, x4, x9
  40d63c:	cmp	x11, x20
  40d640:	b.cs	40d680 <ferror@plt+0x9de0>  // b.hs, b.nlast
  40d644:	ldrb	w11, [x11]
  40d648:	cmp	w10, #0x3f
  40d64c:	and	x12, x11, #0x7f
  40d650:	b.hi	40d624 <ferror@plt+0x9d84>  // b.pmore
  40d654:	mov	w13, w10
  40d658:	lsl	x15, x12, x13
  40d65c:	orr	x27, x15, x27
  40d660:	lsr	x13, x27, x13
  40d664:	orr	w14, w8, #0x2
  40d668:	cmp	x13, x12
  40d66c:	csel	w8, w8, w14, eq  // eq = none
  40d670:	add	w10, w10, #0x7
  40d674:	add	x9, x9, #0x1
  40d678:	tbnz	w11, #7, 40d638 <ferror@plt+0x9d98>
  40d67c:	and	w8, w8, #0xfffffffe
  40d680:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40d684:	add	x4, x4, w9, uxtw
  40d688:	add	x1, x1, #0xc9
  40d68c:	tbnz	w8, #0, 40d69c <ferror@plt+0x9dfc>
  40d690:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40d694:	add	x1, x1, #0xda
  40d698:	tbz	w8, #1, 40d6b4 <ferror@plt+0x9e14>
  40d69c:	mov	w2, #0x5                   	// #5
  40d6a0:	mov	x0, xzr
  40d6a4:	mov	x22, x4
  40d6a8:	bl	403700 <dcgettext@plt>
  40d6ac:	bl	4400a0 <error@@Base>
  40d6b0:	mov	x4, x22
  40d6b4:	cbz	x27, 40d6c4 <ferror@plt+0x9e24>
  40d6b8:	cbz	w28, 40d6f8 <ferror@plt+0x9e58>
  40d6bc:	mov	w22, #0x1                   	// #1
  40d6c0:	b	40d89c <ferror@plt+0x9ffc>
  40d6c4:	cmp	x20, x23
  40d6c8:	b.ne	40d718 <ferror@plt+0x9e78>  // b.any
  40d6cc:	cbnz	w26, 40d718 <ferror@plt+0x9e78>
  40d6d0:	cmp	x4, x23
  40d6d4:	mov	x8, x4
  40d6d8:	b.cs	40d710 <ferror@plt+0x9e70>  // b.hs, b.nlast
  40d6dc:	mov	x8, x4
  40d6e0:	ldrb	w9, [x8]
  40d6e4:	cbnz	w9, 40d710 <ferror@plt+0x9e70>
  40d6e8:	add	x8, x8, #0x1
  40d6ec:	cmp	x23, x8
  40d6f0:	b.ne	40d6e0 <ferror@plt+0x9e40>  // b.any
  40d6f4:	b	40c928 <ferror@plt+0x9088>
  40d6f8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40d6fc:	ldr	x9, [x8, #632]
  40d700:	cmp	x25, x9
  40d704:	b.cs	40d804 <ferror@plt+0x9f64>  // b.hs, b.nlast
  40d708:	mov	w22, wzr
  40d70c:	b	40d89c <ferror@plt+0x9ffc>
  40d710:	cmp	x8, x23
  40d714:	b.eq	40c928 <ferror@plt+0x9088>  // b.none
  40d718:	cbnz	w28, 40d76c <ferror@plt+0x9ecc>
  40d71c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40d720:	ldr	x8, [x8, #632]
  40d724:	cmp	x25, x8
  40d728:	b.cc	40d76c <ferror@plt+0x9ecc>  // b.lo, b.ul, b.last
  40d72c:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  40d730:	ldr	w8, [x8, #3048]
  40d734:	cmn	w8, #0x1
  40d738:	b.eq	40d744 <ferror@plt+0x9ea4>  // b.none
  40d73c:	cmp	w26, w8
  40d740:	b.ge	40d76c <ferror@plt+0x9ecc>  // b.tcont
  40d744:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d748:	mov	w2, #0x5                   	// #5
  40d74c:	mov	x0, xzr
  40d750:	add	x1, x1, #0xe22
  40d754:	mov	x19, x4
  40d758:	bl	403700 <dcgettext@plt>
  40d75c:	mov	w1, w26
  40d760:	mov	x2, x25
  40d764:	bl	4037a0 <printf@plt>
  40d768:	mov	x4, x19
  40d76c:	cmp	w26, #0x0
  40d770:	sub	w19, w26, #0x1
  40d774:	b.gt	40d7e8 <ferror@plt+0x9f48>
  40d778:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40d77c:	ldr	w8, [x8, #1320]
  40d780:	cmp	w8, #0x2
  40d784:	b.hi	40d7e8 <ferror@plt+0x9f48>  // b.pmore
  40d788:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d78c:	mov	w2, #0x5                   	// #5
  40d790:	mov	x0, xzr
  40d794:	add	x1, x1, #0xe40
  40d798:	mov	x22, x4
  40d79c:	bl	403700 <dcgettext@plt>
  40d7a0:	ldr	x8, [sp, #176]
  40d7a4:	mov	x1, x25
  40d7a8:	ldr	x2, [x8, #16]
  40d7ac:	bl	440164 <warn@@Base>
  40d7b0:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  40d7b4:	ldr	w8, [x9, #1320]
  40d7b8:	mov	x4, x22
  40d7bc:	add	w8, w8, #0x1
  40d7c0:	cmp	w8, #0x3
  40d7c4:	str	w8, [x9, #1320]
  40d7c8:	b.ne	40d7e8 <ferror@plt+0x9f48>  // b.any
  40d7cc:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d7d0:	mov	w2, #0x5                   	// #5
  40d7d4:	mov	x0, xzr
  40d7d8:	add	x1, x1, #0xe83
  40d7dc:	bl	403700 <dcgettext@plt>
  40d7e0:	bl	440164 <warn@@Base>
  40d7e4:	mov	x4, x22
  40d7e8:	ldr	w8, [sp, #152]
  40d7ec:	cmp	w26, w8
  40d7f0:	b.gt	40d5f8 <ferror@plt+0x9d58>
  40d7f4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40d7f8:	ldr	x8, [x8, #632]
  40d7fc:	cbz	x8, 40d5f8 <ferror@plt+0x9d58>
  40d800:	b	40df38 <ferror@plt+0xa698>
  40d804:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  40d808:	ldr	w8, [x8, #3048]
  40d80c:	ccmp	x9, #0x0, #0x4, eq  // eq = none
  40d810:	ldr	w9, [sp, #152]
  40d814:	csel	w9, w26, w9, ne  // ne = any
  40d818:	cmn	w8, #0x1
  40d81c:	str	w9, [sp, #152]
  40d820:	b.eq	40d868 <ferror@plt+0x9fc8>  // b.none
  40d824:	cmp	w26, w8
  40d828:	b.lt	40d868 <ferror@plt+0x9fc8>  // b.tstop
  40d82c:	ldr	w9, [sp, #136]
  40d830:	cmp	w9, w8
  40d834:	b.ge	40d860 <ferror@plt+0x9fc0>  // b.tcont
  40d838:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d83c:	mov	w2, #0x5                   	// #5
  40d840:	mov	x0, xzr
  40d844:	add	x1, x1, #0xee2
  40d848:	mov	x19, x4
  40d84c:	bl	403700 <dcgettext@plt>
  40d850:	mov	w1, w26
  40d854:	mov	x2, x25
  40d858:	bl	4037a0 <printf@plt>
  40d85c:	mov	x4, x19
  40d860:	mov	w22, wzr
  40d864:	b	40d898 <ferror@plt+0x9ff8>
  40d868:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40d86c:	mov	w2, #0x5                   	// #5
  40d870:	mov	x0, xzr
  40d874:	add	x1, x1, #0xec3
  40d878:	mov	x19, x4
  40d87c:	bl	403700 <dcgettext@plt>
  40d880:	mov	w1, w26
  40d884:	mov	x2, x25
  40d888:	mov	x3, x27
  40d88c:	bl	4037a0 <printf@plt>
  40d890:	mov	x4, x19
  40d894:	mov	w22, #0x1                   	// #1
  40d898:	str	w26, [sp, #136]
  40d89c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40d8a0:	ldr	x28, [x8, #1432]
  40d8a4:	cbz	x28, 40ddf4 <ferror@plt+0xa554>
  40d8a8:	ldr	x8, [x28]
  40d8ac:	cmp	x8, x27
  40d8b0:	b.eq	40d8c0 <ferror@plt+0xa020>  // b.none
  40d8b4:	ldr	x28, [x28, #40]
  40d8b8:	cbnz	x28, 40d8a8 <ferror@plt+0xa008>
  40d8bc:	b	40ddf4 <ferror@plt+0xa554>
  40d8c0:	ldr	w9, [sp, #68]
  40d8c4:	cmp	w22, #0x0
  40d8c8:	cset	w8, eq  // eq = none
  40d8cc:	eor	w9, w9, #0x1
  40d8d0:	orr	w8, w8, w9
  40d8d4:	tbnz	w8, #0, 40d94c <ferror@plt+0xa0ac>
  40d8d8:	ldr	x19, [x28, #8]
  40d8dc:	mov	x25, x4
  40d8e0:	mov	w0, w19
  40d8e4:	bl	441cb0 <warn@@Base+0x1b4c>
  40d8e8:	mov	x1, x0
  40d8ec:	cbnz	x0, 40d93c <ferror@plt+0xa09c>
  40d8f0:	mov	x8, #0xffffffffffffbf80    	// #-16512
  40d8f4:	add	x8, x19, x8
  40d8f8:	lsr	x8, x8, #7
  40d8fc:	cmp	x8, #0x17f
  40d900:	adrp	x8, 44b000 <warn@@Base+0xae9c>
  40d904:	adrp	x9, 44b000 <warn@@Base+0xae9c>
  40d908:	add	x8, x8, #0x104
  40d90c:	add	x9, x9, #0xef
  40d910:	csel	x1, x9, x8, cc  // cc = lo, ul, last
  40d914:	mov	w2, #0x5                   	// #5
  40d918:	bl	403700 <dcgettext@plt>
  40d91c:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  40d920:	add	x20, x20, #0x6d0
  40d924:	mov	x2, x0
  40d928:	mov	w1, #0x64                  	// #100
  40d92c:	mov	x0, x20
  40d930:	mov	x3, x19
  40d934:	bl	403160 <snprintf@plt>
  40d938:	mov	x1, x20
  40d93c:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  40d940:	add	x0, x0, #0xca0
  40d944:	bl	4037a0 <printf@plt>
  40d948:	mov	x4, x25
  40d94c:	ldr	x8, [x28, #8]
  40d950:	cmp	x8, #0x3
  40d954:	b.eq	40d968 <ferror@plt+0xa0c8>  // b.none
  40d958:	cmp	x8, #0x11
  40d95c:	b.eq	40d97c <ferror@plt+0xa0dc>  // b.none
  40d960:	cmp	x8, #0x2e
  40d964:	b.ne	40d998 <ferror@plt+0xa0f8>  // b.any
  40d968:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40d96c:	add	x8, x8, #0x4f8
  40d970:	strb	wzr, [x8]
  40d974:	strb	wzr, [x8, #4]
  40d978:	b	40d9a0 <ferror@plt+0xa100>
  40d97c:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  40d980:	mov	w8, #0x1                   	// #1
  40d984:	add	x9, x9, #0x4f8
  40d988:	strb	w8, [x9]
  40d98c:	ldr	w8, [sp, #132]
  40d990:	str	w8, [x9, #52]
  40d994:	b	40d9a0 <ferror@plt+0xa100>
  40d998:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40d99c:	strb	wzr, [x8, #1272]
  40d9a0:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  40d9a4:	add	x9, x9, #0x514
  40d9a8:	ldr	w8, [x9]
  40d9ac:	ldur	w10, [x29, #-164]
  40d9b0:	ldur	x9, [x9, #100]
  40d9b4:	cmp	w10, w8
  40d9b8:	ldr	x10, [sp, #144]
  40d9bc:	mov	w8, #0x68                  	// #104
  40d9c0:	ccmp	x9, #0x0, #0x4, cc  // cc = lo, ul, last
  40d9c4:	madd	x8, x10, x8, x9
  40d9c8:	csel	x10, x8, xzr, ne  // ne = any
  40d9cc:	cbz	x10, 40d9e0 <ferror@plt+0xa140>
  40d9d0:	ldr	w8, [x10, #72]
  40d9d4:	ldr	w9, [x10, #80]
  40d9d8:	cmp	w8, w9
  40d9dc:	b.ne	40e2e4 <ferror@plt+0xaa44>  // b.any
  40d9e0:	ldr	x20, [x28, #24]
  40d9e4:	stur	x10, [x29, #-152]
  40d9e8:	cbz	x20, 40dcfc <ferror@plt+0xa45c>
  40d9ec:	ldr	w10, [sp, #132]
  40d9f0:	cmp	w22, #0x0
  40d9f4:	cset	w8, eq  // eq = none
  40d9f8:	str	w26, [sp, #160]
  40d9fc:	cmp	w10, #0x0
  40da00:	cset	w9, ne  // ne = any
  40da04:	orr	w8, w9, w8
  40da08:	str	w8, [sp, #168]
  40da0c:	cbnz	w10, 40daa0 <ferror@plt+0xa200>
  40da10:	cbnz	w22, 40dbd8 <ferror@plt+0xa338>
  40da14:	b	40daa0 <ferror@plt+0xa200>
  40da18:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  40da1c:	add	x0, x0, #0x11c
  40da20:	bl	4037a0 <printf@plt>
  40da24:	mov	w8, #0x20                  	// #32
  40da28:	strb	w8, [sp, #48]
  40da2c:	ldr	x8, [sp, #176]
  40da30:	ldr	w9, [sp, #160]
  40da34:	ldur	x3, [x29, #-128]
  40da38:	ldur	x7, [x29, #-160]
  40da3c:	stp	x8, x21, [sp, #32]
  40da40:	ldur	x8, [x29, #-152]
  40da44:	mov	x0, x19
  40da48:	mov	x1, x25
  40da4c:	mov	x2, x27
  40da50:	str	x8, [sp, #16]
  40da54:	ldur	w8, [x29, #-140]
  40da58:	mov	x4, x26
  40da5c:	mov	x5, x23
  40da60:	mov	x6, x24
  40da64:	str	w8, [sp, #8]
  40da68:	ldur	x8, [x29, #-176]
  40da6c:	str	w9, [sp, #56]
  40da70:	str	wzr, [sp, #24]
  40da74:	mov	w26, w9
  40da78:	str	x8, [sp]
  40da7c:	bl	420400 <ferror@plt+0x1cb60>
  40da80:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40da84:	ldr	x1, [x8, #3808]
  40da88:	mov	x19, x0
  40da8c:	mov	w0, #0xa                   	// #10
  40da90:	bl	4030b0 <putc@plt>
  40da94:	mov	x4, x19
  40da98:	ldr	x20, [x20, #24]
  40da9c:	cbz	x20, 40dcfc <ferror@plt+0xa45c>
  40daa0:	ldr	x19, [x20]
  40daa4:	cbz	x19, 40dcfc <ferror@plt+0xa45c>
  40daa8:	ldp	x25, x27, [x20, #8]
  40daac:	ldr	w9, [sp, #168]
  40dab0:	cbz	w9, 40db14 <ferror@plt+0xa274>
  40dab4:	mov	w8, #0x20                  	// #32
  40dab8:	strb	w8, [sp, #48]
  40dabc:	ldr	x8, [sp, #176]
  40dac0:	ldur	x3, [x29, #-128]
  40dac4:	ldur	x7, [x29, #-160]
  40dac8:	mov	x0, x19
  40dacc:	stp	x8, x21, [sp, #32]
  40dad0:	ldur	x8, [x29, #-152]
  40dad4:	mov	x1, x25
  40dad8:	mov	x2, x27
  40dadc:	mov	x5, x23
  40dae0:	str	x8, [sp, #16]
  40dae4:	ldur	w8, [x29, #-140]
  40dae8:	mov	x6, x24
  40daec:	str	w26, [sp, #56]
  40daf0:	str	w9, [sp, #24]
  40daf4:	str	w8, [sp, #8]
  40daf8:	ldur	x8, [x29, #-176]
  40dafc:	str	x8, [sp]
  40db00:	bl	420400 <ferror@plt+0x1cb60>
  40db04:	mov	x4, x0
  40db08:	ldr	x20, [x20, #24]
  40db0c:	cbnz	x20, 40daa0 <ferror@plt+0xa200>
  40db10:	b	40dcfc <ferror@plt+0xa45c>
  40db14:	mov	w8, #0x2001                	// #8193
  40db18:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40db1c:	mov	x26, x4
  40db20:	cmp	x19, x8
  40db24:	add	x1, x1, #0x135
  40db28:	b.eq	40da18 <ferror@plt+0xa178>  // b.none
  40db2c:	mov	w0, w19
  40db30:	bl	442400 <warn@@Base+0x229c>
  40db34:	mov	x1, x0
  40db38:	cbnz	x0, 40da18 <ferror@plt+0xa178>
  40db3c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40db40:	mov	w2, #0x5                   	// #5
  40db44:	add	x1, x1, #0x15d
  40db48:	bl	403700 <dcgettext@plt>
  40db4c:	adrp	x22, 46b000 <_bfd_std_section+0x2118>
  40db50:	add	x22, x22, #0x734
  40db54:	mov	x2, x0
  40db58:	mov	w1, #0x64                  	// #100
  40db5c:	mov	x0, x22
  40db60:	mov	x3, x19
  40db64:	bl	403160 <snprintf@plt>
  40db68:	mov	x1, x22
  40db6c:	b	40da18 <ferror@plt+0xa178>
  40db70:	mov	w8, #0x20                  	// #32
  40db74:	strb	w8, [sp, #48]
  40db78:	ldr	x8, [sp, #176]
  40db7c:	ldr	w9, [sp, #160]
  40db80:	ldur	x7, [x29, #-160]
  40db84:	mov	x0, x25
  40db88:	stp	x8, x21, [sp, #32]
  40db8c:	ldur	x8, [x29, #-152]
  40db90:	mov	x1, x27
  40db94:	mov	x2, x19
  40db98:	mov	x3, x22
  40db9c:	str	x8, [sp, #16]
  40dba0:	ldur	w8, [x29, #-140]
  40dba4:	mov	x4, x26
  40dba8:	mov	x5, x23
  40dbac:	mov	x6, x24
  40dbb0:	str	w8, [sp, #8]
  40dbb4:	ldur	x8, [x29, #-176]
  40dbb8:	str	w9, [sp, #56]
  40dbbc:	str	w10, [sp, #24]
  40dbc0:	mov	w26, w9
  40dbc4:	str	x8, [sp]
  40dbc8:	bl	420400 <ferror@plt+0x1cb60>
  40dbcc:	mov	x4, x0
  40dbd0:	ldr	x20, [x20, #24]
  40dbd4:	cbz	x20, 40dcfc <ferror@plt+0xa45c>
  40dbd8:	ldr	x8, [x20]
  40dbdc:	cbz	x8, 40dcfc <ferror@plt+0xa45c>
  40dbe0:	ldur	x22, [x29, #-128]
  40dbe4:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  40dbe8:	add	x0, x0, #0x20
  40dbec:	mov	x26, x4
  40dbf0:	sub	x1, x4, x22
  40dbf4:	bl	4037a0 <printf@plt>
  40dbf8:	ldp	x25, x27, [x20]
  40dbfc:	ldr	x19, [x20, #16]
  40dc00:	ldr	w10, [sp, #168]
  40dc04:	tbnz	w10, #0, 40db70 <ferror@plt+0xa2d0>
  40dc08:	mov	x22, x26
  40dc0c:	cbz	x25, 40dc2c <ferror@plt+0xa38c>
  40dc10:	ldr	w26, [sp, #160]
  40dc14:	mov	w8, #0x2001                	// #8193
  40dc18:	cmp	x25, x8
  40dc1c:	b.ne	40dc3c <ferror@plt+0xa39c>  // b.any
  40dc20:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40dc24:	add	x1, x1, #0x135
  40dc28:	b	40dc7c <ferror@plt+0xa3dc>
  40dc2c:	ldr	w26, [sp, #160]
  40dc30:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40dc34:	add	x1, x1, #0x126
  40dc38:	b	40dc7c <ferror@plt+0xa3dc>
  40dc3c:	mov	w0, w25
  40dc40:	bl	442400 <warn@@Base+0x229c>
  40dc44:	mov	x1, x0
  40dc48:	cbnz	x0, 40dc7c <ferror@plt+0xa3dc>
  40dc4c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40dc50:	mov	w2, #0x5                   	// #5
  40dc54:	add	x1, x1, #0x15d
  40dc58:	bl	403700 <dcgettext@plt>
  40dc5c:	mov	x2, x0
  40dc60:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  40dc64:	mov	w1, #0x64                  	// #100
  40dc68:	add	x0, x0, #0x734
  40dc6c:	mov	x3, x25
  40dc70:	bl	403160 <snprintf@plt>
  40dc74:	adrp	x1, 46b000 <_bfd_std_section+0x2118>
  40dc78:	add	x1, x1, #0x734
  40dc7c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  40dc80:	add	x0, x0, #0x11c
  40dc84:	bl	4037a0 <printf@plt>
  40dc88:	mov	w8, #0x20                  	// #32
  40dc8c:	strb	w8, [sp, #48]
  40dc90:	ldr	x8, [sp, #176]
  40dc94:	ldur	x3, [x29, #-128]
  40dc98:	ldur	x7, [x29, #-160]
  40dc9c:	mov	x0, x25
  40dca0:	stp	x8, x21, [sp, #32]
  40dca4:	ldur	x8, [x29, #-152]
  40dca8:	mov	x1, x27
  40dcac:	mov	x2, x19
  40dcb0:	mov	x4, x22
  40dcb4:	str	x8, [sp, #16]
  40dcb8:	ldur	w8, [x29, #-140]
  40dcbc:	mov	x5, x23
  40dcc0:	mov	x6, x24
  40dcc4:	str	w26, [sp, #56]
  40dcc8:	str	w8, [sp, #8]
  40dccc:	ldur	x8, [x29, #-176]
  40dcd0:	str	wzr, [sp, #24]
  40dcd4:	str	x8, [sp]
  40dcd8:	bl	420400 <ferror@plt+0x1cb60>
  40dcdc:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40dce0:	ldr	x1, [x8, #3808]
  40dce4:	mov	x19, x0
  40dce8:	mov	w0, #0xa                   	// #10
  40dcec:	bl	4030b0 <putc@plt>
  40dcf0:	mov	x4, x19
  40dcf4:	ldr	x20, [x20, #24]
  40dcf8:	cbnz	x20, 40dbd8 <ferror@plt+0xa338>
  40dcfc:	ldur	x20, [x29, #-136]
  40dd00:	ldur	x12, [x29, #-152]
  40dd04:	cbz	x12, 40dd78 <ferror@plt+0xa4d8>
  40dd08:	ldr	w8, [x12, #72]
  40dd0c:	ldr	w9, [x12, #80]
  40dd10:	sub	w10, w8, w9
  40dd14:	cmn	w10, #0x1
  40dd18:	b.eq	40dd48 <ferror@plt+0xa4a8>  // b.none
  40dd1c:	cbz	w10, 40dd78 <ferror@plt+0xa4d8>
  40dd20:	cmp	w10, #0x1
  40dd24:	b.ne	40e304 <ferror@plt+0xaa64>  // b.any
  40dd28:	ldr	x10, [x12, #56]
  40dd2c:	add	w11, w9, #0x1
  40dd30:	cmp	w11, w8
  40dd34:	mov	x8, #0xffffffffffffffff    	// #-1
  40dd38:	str	x8, [x10, x9, lsl #3]
  40dd3c:	str	w11, [x12, #80]
  40dd40:	b.eq	40dd78 <ferror@plt+0xa4d8>  // b.none
  40dd44:	b	40e324 <ferror@plt+0xaa84>
  40dd48:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40dd4c:	mov	w2, #0x5                   	// #5
  40dd50:	mov	x0, xzr
  40dd54:	add	x1, x1, #0x67
  40dd58:	mov	x22, x12
  40dd5c:	mov	x19, x4
  40dd60:	bl	403700 <dcgettext@plt>
  40dd64:	bl	440164 <warn@@Base>
  40dd68:	ldr	w8, [x22, #80]
  40dd6c:	mov	x4, x19
  40dd70:	sub	w8, w8, #0x1
  40dd74:	str	w8, [x22, #80]
  40dd78:	ldr	w8, [x28, #16]
  40dd7c:	ldr	w28, [sp, #132]
  40dd80:	cmp	w8, #0x0
  40dd84:	cinc	w19, w26, ne  // ne = any
  40dd88:	mov	w26, w19
  40dd8c:	ldur	w19, [x29, #-180]
  40dd90:	cmp	x4, x20
  40dd94:	b.cc	40d608 <ferror@plt+0x9d68>  // b.lo, b.ul, b.last
  40dd98:	b	40c928 <ferror@plt+0x9088>
  40dd9c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40dda0:	add	x1, x1, #0xad8
  40dda4:	mov	w2, #0x5                   	// #5
  40dda8:	mov	x0, xzr
  40ddac:	bl	403700 <dcgettext@plt>
  40ddb0:	mov	w8, #0x70                  	// #112
  40ddb4:	mul	x8, x19, x8
  40ddb8:	ldr	x1, [x21, x8]
  40ddbc:	bl	440164 <warn@@Base>
  40ddc0:	b	40dfc0 <ferror@plt+0xa720>
  40ddc4:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40ddc8:	add	x1, x1, #0x9c8
  40ddcc:	mov	w2, #0x5                   	// #5
  40ddd0:	mov	x0, xzr
  40ddd4:	bl	403700 <dcgettext@plt>
  40ddd8:	ldr	x1, [x20, #16]
  40dddc:	bl	4037a0 <printf@plt>
  40dde0:	cmp	x22, #0x1
  40dde4:	b.ge	40c8e8 <ferror@plt+0x9048>  // b.tcont
  40dde8:	ldr	w8, [sp, #128]
  40ddec:	ldur	w19, [x29, #-180]
  40ddf0:	b	40ded8 <ferror@plt+0xa638>
  40ddf4:	ldr	w9, [sp, #68]
  40ddf8:	cmp	w22, #0x0
  40ddfc:	cset	w8, eq  // eq = none
  40de00:	eor	w9, w9, #0x1
  40de04:	orr	w8, w8, w9
  40de08:	tbnz	w8, #0, 40de24 <ferror@plt+0xa584>
  40de0c:	adrp	x19, 468000 <_sch_istable+0x1c50>
  40de10:	ldr	x1, [x19, #3808]
  40de14:	mov	w0, #0xa                   	// #10
  40de18:	bl	4030b0 <putc@plt>
  40de1c:	ldr	x0, [x19, #3808]
  40de20:	bl	4035f0 <fflush@plt>
  40de24:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40de28:	add	x1, x1, #0xef3
  40de2c:	mov	w2, #0x5                   	// #5
  40de30:	mov	x0, xzr
  40de34:	bl	403700 <dcgettext@plt>
  40de38:	mov	x1, x25
  40de3c:	mov	x2, x27
  40de40:	b	40dfbc <ferror@plt+0xa71c>
  40de44:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40de48:	add	x1, x1, #0xcb7
  40de4c:	mov	w2, #0x5                   	// #5
  40de50:	mov	x0, xzr
  40de54:	bl	403700 <dcgettext@plt>
  40de58:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  40de5c:	add	x10, x10, #0x4f8
  40de60:	ldr	x9, [sp, #176]
  40de64:	ldrsw	x8, [x10, #56]
  40de68:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40de6c:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  40de70:	ldr	x20, [x9, #16]
  40de74:	add	w9, w8, #0x1
  40de78:	add	x8, x10, x8, lsl #6
  40de7c:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  40de80:	mov	x19, x0
  40de84:	add	x21, x8, #0x368
  40de88:	and	w8, w9, #0xf
  40de8c:	add	x1, x1, #0x92
  40de90:	add	x2, x2, #0x248
  40de94:	add	x3, x3, #0xfcb
  40de98:	sub	x0, x29, #0x28
  40de9c:	str	w8, [x10, #56]
  40dea0:	bl	4030a0 <sprintf@plt>
  40dea4:	sub	x2, x29, #0x28
  40dea8:	mov	w1, #0x40                  	// #64
  40deac:	mov	x0, x21
  40deb0:	mov	x3, x22
  40deb4:	bl	403160 <snprintf@plt>
  40deb8:	mov	x0, x19
  40debc:	ldur	w19, [x29, #-180]
  40dec0:	mov	x1, x20
  40dec4:	mov	x2, x24
  40dec8:	mov	x3, x21
  40decc:	bl	440164 <warn@@Base>
  40ded0:	b	40dedc <ferror@plt+0xa63c>
  40ded4:	ldr	w8, [sp, #128]
  40ded8:	stur	w8, [x29, #-164]
  40dedc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40dee0:	ldr	w8, [x8, #564]
  40dee4:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  40dee8:	ldr	w9, [x9, #600]
  40deec:	orr	w8, w8, w28
  40def0:	orr	w8, w8, w9
  40def4:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  40def8:	cbz	w8, 40df24 <ferror@plt+0xa684>
  40defc:	ldr	w8, [x9, #1296]
  40df00:	orr	w8, w8, w19
  40df04:	cbnz	w8, 40df24 <ferror@plt+0xa684>
  40df08:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40df0c:	add	x8, x8, #0x510
  40df10:	ldr	w9, [x8, #4]
  40df14:	ldur	w10, [x29, #-164]
  40df18:	cmp	w10, w9
  40df1c:	csel	w9, w9, w10, hi  // hi = pmore
  40df20:	str	w9, [x8]
  40df24:	cbnz	w28, 40df38 <ferror@plt+0xa698>
  40df28:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40df2c:	ldr	x1, [x8, #3808]
  40df30:	mov	w0, #0xa                   	// #10
  40df34:	bl	4030b0 <putc@plt>
  40df38:	mov	w0, #0x1                   	// #1
  40df3c:	b	40dfc4 <ferror@plt+0xa724>
  40df40:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40df44:	add	x1, x1, #0xa1f
  40df48:	mov	w2, #0x5                   	// #5
  40df4c:	mov	x0, xzr
  40df50:	bl	403700 <dcgettext@plt>
  40df54:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40df58:	add	x8, x8, #0x4f8
  40df5c:	ldrsw	x9, [x8, #56]
  40df60:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40df64:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  40df68:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  40df6c:	add	w10, w9, #0x1
  40df70:	add	x9, x8, x9, lsl #6
  40df74:	mov	x19, x0
  40df78:	add	x20, x9, #0x368
  40df7c:	and	w9, w10, #0xf
  40df80:	add	x1, x1, #0x92
  40df84:	add	x2, x2, #0x248
  40df88:	add	x3, x3, #0xfcb
  40df8c:	sub	x0, x29, #0x28
  40df90:	str	w9, [x8, #56]
  40df94:	bl	4030a0 <sprintf@plt>
  40df98:	sub	x2, x29, #0x28
  40df9c:	mov	w1, #0x40                  	// #64
  40dfa0:	mov	x0, x20
  40dfa4:	mov	x3, x21
  40dfa8:	bl	403160 <snprintf@plt>
  40dfac:	ldr	x8, [sp, #176]
  40dfb0:	mov	x0, x19
  40dfb4:	mov	x1, x20
  40dfb8:	ldr	x2, [x8, #16]
  40dfbc:	bl	440164 <warn@@Base>
  40dfc0:	mov	w0, wzr
  40dfc4:	ldp	x20, x19, [sp, #448]
  40dfc8:	ldp	x22, x21, [sp, #432]
  40dfcc:	ldp	x24, x23, [sp, #416]
  40dfd0:	ldp	x26, x25, [sp, #400]
  40dfd4:	ldp	x28, x27, [sp, #384]
  40dfd8:	ldp	x29, x30, [sp, #368]
  40dfdc:	add	sp, sp, #0x1d0
  40dfe0:	ret
  40dfe4:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40dfe8:	add	x1, x1, #0xaa0
  40dfec:	mov	w2, #0x5                   	// #5
  40dff0:	bl	403700 <dcgettext@plt>
  40dff4:	ldr	w1, [sp, #128]
  40dff8:	bl	4400a0 <error@@Base>
  40dffc:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40e000:	mov	w0, wzr
  40e004:	str	xzr, [x8, #1296]
  40e008:	b	40dfc4 <ferror@plt+0xa724>
  40e00c:	ldr	x9, [x9, #8]
  40e010:	str	x9, [x8, #104]
  40e014:	b	40e024 <ferror@plt+0xa784>
  40e018:	ldr	x8, [x21, #8]
  40e01c:	adrp	x9, 468000 <_sch_istable+0x1c50>
  40e020:	str	x8, [x9, #104]
  40e024:	mov	w0, #0xb                   	// #11
  40e028:	mov	x1, x20
  40e02c:	bl	4039f8 <ferror@plt+0x158>
  40e030:	cbz	w0, 40e064 <ferror@plt+0xa7c4>
  40e034:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40e038:	ldr	x9, [x8, #216]
  40e03c:	cbnz	x9, 40e0b0 <ferror@plt+0xa810>
  40e040:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40e044:	ldr	x9, [x9, #1248]
  40e048:	cbz	x9, 40e0b0 <ferror@plt+0xa810>
  40e04c:	ldr	x10, [x9]
  40e050:	cmp	x10, x20
  40e054:	b.eq	40e098 <ferror@plt+0xa7f8>  // b.none
  40e058:	ldr	x9, [x9, #16]
  40e05c:	cbnz	x9, 40e04c <ferror@plt+0xa7ac>
  40e060:	b	40e0b0 <ferror@plt+0xa810>
  40e064:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40e068:	ldr	w8, [x8, #572]
  40e06c:	cbz	w8, 40e0b0 <ferror@plt+0xa810>
  40e070:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40e074:	ldr	x21, [x8, #1248]
  40e078:	cbz	x21, 40e0b0 <ferror@plt+0xa810>
  40e07c:	ldr	x1, [x21]
  40e080:	mov	w0, #0xb                   	// #11
  40e084:	bl	4039f8 <ferror@plt+0x158>
  40e088:	cbnz	w0, 40e0a4 <ferror@plt+0xa804>
  40e08c:	ldr	x21, [x21, #16]
  40e090:	cbnz	x21, 40e07c <ferror@plt+0xa7dc>
  40e094:	b	40e0b0 <ferror@plt+0xa810>
  40e098:	ldr	x9, [x9, #8]
  40e09c:	str	x9, [x8, #216]
  40e0a0:	b	40e0b0 <ferror@plt+0xa810>
  40e0a4:	ldr	x8, [x21, #8]
  40e0a8:	adrp	x9, 468000 <_sch_istable+0x1c50>
  40e0ac:	str	x8, [x9, #216]
  40e0b0:	mov	w0, #0x22                  	// #34
  40e0b4:	mov	x1, x20
  40e0b8:	bl	4039f8 <ferror@plt+0x158>
  40e0bc:	cbz	w0, 40e0f0 <ferror@plt+0xa850>
  40e0c0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40e0c4:	ldr	x9, [x8, #2792]
  40e0c8:	cbnz	x9, 40e13c <ferror@plt+0xa89c>
  40e0cc:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40e0d0:	ldr	x9, [x9, #1248]
  40e0d4:	cbz	x9, 40e13c <ferror@plt+0xa89c>
  40e0d8:	ldr	x10, [x9]
  40e0dc:	cmp	x10, x20
  40e0e0:	b.eq	40e124 <ferror@plt+0xa884>  // b.none
  40e0e4:	ldr	x9, [x9, #16]
  40e0e8:	cbnz	x9, 40e0d8 <ferror@plt+0xa838>
  40e0ec:	b	40e13c <ferror@plt+0xa89c>
  40e0f0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40e0f4:	ldr	w8, [x8, #572]
  40e0f8:	cbz	w8, 40e13c <ferror@plt+0xa89c>
  40e0fc:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40e100:	ldr	x21, [x8, #1248]
  40e104:	cbz	x21, 40e13c <ferror@plt+0xa89c>
  40e108:	ldr	x1, [x21]
  40e10c:	mov	w0, #0x22                  	// #34
  40e110:	bl	4039f8 <ferror@plt+0x158>
  40e114:	cbnz	w0, 40e130 <ferror@plt+0xa890>
  40e118:	ldr	x21, [x21, #16]
  40e11c:	cbnz	x21, 40e108 <ferror@plt+0xa868>
  40e120:	b	40e13c <ferror@plt+0xa89c>
  40e124:	ldr	x9, [x9, #8]
  40e128:	str	x9, [x8, #2792]
  40e12c:	b	40e13c <ferror@plt+0xa89c>
  40e130:	ldr	x8, [x21, #8]
  40e134:	adrp	x9, 468000 <_sch_istable+0x1c50>
  40e138:	str	x8, [x9, #2792]
  40e13c:	mov	w0, #0x23                  	// #35
  40e140:	mov	x1, x20
  40e144:	bl	4039f8 <ferror@plt+0x158>
  40e148:	cbz	w0, 40e17c <ferror@plt+0xa8dc>
  40e14c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40e150:	ldr	x9, [x8, #2904]
  40e154:	cbnz	x9, 40e1c8 <ferror@plt+0xa928>
  40e158:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40e15c:	ldr	x9, [x9, #1248]
  40e160:	cbz	x9, 40e1c8 <ferror@plt+0xa928>
  40e164:	ldr	x10, [x9]
  40e168:	cmp	x10, x20
  40e16c:	b.eq	40e1b0 <ferror@plt+0xa910>  // b.none
  40e170:	ldr	x9, [x9, #16]
  40e174:	cbnz	x9, 40e164 <ferror@plt+0xa8c4>
  40e178:	b	40e1c8 <ferror@plt+0xa928>
  40e17c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40e180:	ldr	w8, [x8, #572]
  40e184:	cbz	w8, 40e1c8 <ferror@plt+0xa928>
  40e188:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40e18c:	ldr	x21, [x8, #1248]
  40e190:	cbz	x21, 40e1c8 <ferror@plt+0xa928>
  40e194:	ldr	x1, [x21]
  40e198:	mov	w0, #0x23                  	// #35
  40e19c:	bl	4039f8 <ferror@plt+0x158>
  40e1a0:	cbnz	w0, 40e1bc <ferror@plt+0xa91c>
  40e1a4:	ldr	x21, [x21, #16]
  40e1a8:	cbnz	x21, 40e194 <ferror@plt+0xa8f4>
  40e1ac:	b	40e1c8 <ferror@plt+0xa928>
  40e1b0:	ldr	x9, [x9, #8]
  40e1b4:	str	x9, [x8, #2904]
  40e1b8:	b	40e1c8 <ferror@plt+0xa928>
  40e1bc:	ldr	x8, [x21, #8]
  40e1c0:	adrp	x9, 468000 <_sch_istable+0x1c50>
  40e1c4:	str	x8, [x9, #2904]
  40e1c8:	mov	w0, #0x24                  	// #36
  40e1cc:	mov	x1, x20
  40e1d0:	bl	4039f8 <ferror@plt+0x158>
  40e1d4:	cbz	w0, 40e208 <ferror@plt+0xa968>
  40e1d8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40e1dc:	ldr	x9, [x8, #3016]
  40e1e0:	cbnz	x9, 40e254 <ferror@plt+0xa9b4>
  40e1e4:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40e1e8:	ldr	x9, [x9, #1248]
  40e1ec:	cbz	x9, 40e254 <ferror@plt+0xa9b4>
  40e1f0:	ldr	x10, [x9]
  40e1f4:	cmp	x10, x20
  40e1f8:	b.eq	40e23c <ferror@plt+0xa99c>  // b.none
  40e1fc:	ldr	x9, [x9, #16]
  40e200:	cbnz	x9, 40e1f0 <ferror@plt+0xa950>
  40e204:	b	40e254 <ferror@plt+0xa9b4>
  40e208:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40e20c:	ldr	w8, [x8, #572]
  40e210:	cbz	w8, 40e254 <ferror@plt+0xa9b4>
  40e214:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40e218:	ldr	x21, [x8, #1248]
  40e21c:	cbz	x21, 40e254 <ferror@plt+0xa9b4>
  40e220:	ldr	x1, [x21]
  40e224:	mov	w0, #0x24                  	// #36
  40e228:	bl	4039f8 <ferror@plt+0x158>
  40e22c:	cbnz	w0, 40e248 <ferror@plt+0xa9a8>
  40e230:	ldr	x21, [x21, #16]
  40e234:	cbnz	x21, 40e220 <ferror@plt+0xa980>
  40e238:	b	40e254 <ferror@plt+0xa9b4>
  40e23c:	ldr	x9, [x9, #8]
  40e240:	str	x9, [x8, #3016]
  40e244:	b	40e254 <ferror@plt+0xa9b4>
  40e248:	ldr	x8, [x21, #8]
  40e24c:	adrp	x9, 468000 <_sch_istable+0x1c50>
  40e250:	str	x8, [x9, #3016]
  40e254:	mov	w0, #0x25                  	// #37
  40e258:	mov	x1, x20
  40e25c:	bl	4039f8 <ferror@plt+0x158>
  40e260:	cbz	w0, 40e294 <ferror@plt+0xa9f4>
  40e264:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40e268:	ldr	x9, [x8, #3128]
  40e26c:	cbnz	x9, 40c754 <ferror@plt+0x8eb4>
  40e270:	adrp	x9, 469000 <_bfd_std_section+0x118>
  40e274:	ldr	x9, [x9, #1248]
  40e278:	cbz	x9, 40c754 <ferror@plt+0x8eb4>
  40e27c:	ldr	x10, [x9]
  40e280:	cmp	x10, x20
  40e284:	b.eq	40e2c8 <ferror@plt+0xaa28>  // b.none
  40e288:	ldr	x9, [x9, #16]
  40e28c:	cbnz	x9, 40e27c <ferror@plt+0xa9dc>
  40e290:	b	40c754 <ferror@plt+0x8eb4>
  40e294:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40e298:	ldr	w8, [x8, #572]
  40e29c:	cbz	w8, 40c754 <ferror@plt+0x8eb4>
  40e2a0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40e2a4:	ldr	x21, [x8, #1248]
  40e2a8:	cbz	x21, 40c754 <ferror@plt+0x8eb4>
  40e2ac:	ldr	x1, [x21]
  40e2b0:	mov	w0, #0x25                  	// #37
  40e2b4:	bl	4039f8 <ferror@plt+0x158>
  40e2b8:	cbnz	w0, 40e2d4 <ferror@plt+0xaa34>
  40e2bc:	ldr	x21, [x21, #16]
  40e2c0:	cbnz	x21, 40e2ac <ferror@plt+0xaa0c>
  40e2c4:	b	40c754 <ferror@plt+0x8eb4>
  40e2c8:	ldr	x9, [x9, #8]
  40e2cc:	str	x9, [x8, #3128]
  40e2d0:	b	40c754 <ferror@plt+0x8eb4>
  40e2d4:	ldr	x8, [x21, #8]
  40e2d8:	adrp	x9, 468000 <_sch_istable+0x1c50>
  40e2dc:	str	x8, [x9, #3128]
  40e2e0:	b	40c754 <ferror@plt+0x8eb4>
  40e2e4:	adrp	x0, 44a000 <warn@@Base+0x9e9c>
  40e2e8:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40e2ec:	adrp	x3, 44a000 <warn@@Base+0x9e9c>
  40e2f0:	add	x0, x0, #0xf3f
  40e2f4:	add	x1, x1, #0xf8f
  40e2f8:	add	x3, x3, #0xfa6
  40e2fc:	mov	w2, #0xdaf                 	// #3503
  40e300:	bl	4037c0 <__assert_fail@plt>
  40e304:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  40e308:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40e30c:	adrp	x3, 44a000 <warn@@Base+0x9e9c>
  40e310:	add	x0, x0, #0xb68
  40e314:	add	x1, x1, #0xf8f
  40e318:	add	x3, x3, #0xfa6
  40e31c:	mov	w2, #0xddf                 	// #3551
  40e320:	bl	4037c0 <__assert_fail@plt>
  40e324:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  40e328:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40e32c:	adrp	x3, 44a000 <warn@@Base+0x9e9c>
  40e330:	add	x0, x0, #0x2a
  40e334:	add	x1, x1, #0xf8f
  40e338:	add	x3, x3, #0xfa6
  40e33c:	mov	w2, #0xdd3                 	// #3539
  40e340:	bl	4037c0 <__assert_fail@plt>
  40e344:	stp	x29, x30, [sp, #-64]!
  40e348:	stp	x22, x21, [sp, #32]
  40e34c:	stp	x20, x19, [sp, #48]
  40e350:	mov	x19, x1
  40e354:	mov	x22, x0
  40e358:	mov	x0, x1
  40e35c:	mov	x1, x4
  40e360:	stp	x24, x23, [sp, #16]
  40e364:	mov	x29, sp
  40e368:	mov	x24, x4
  40e36c:	mov	x23, x3
  40e370:	blr	x2
  40e374:	cbz	x0, 40e598 <ferror@plt+0xacf8>
  40e378:	mov	x21, x0
  40e37c:	mov	x0, x22
  40e380:	bl	403140 <lrealpath@plt>
  40e384:	mov	x20, x0
  40e388:	bl	402fd0 <strlen@plt>
  40e38c:	mov	x19, x0
  40e390:	cbz	x0, 40e3a8 <ferror@plt+0xab08>
  40e394:	add	x8, x20, x19
  40e398:	ldurb	w8, [x8, #-1]
  40e39c:	sub	x0, x19, #0x1
  40e3a0:	cmp	w8, #0x2f
  40e3a4:	b.ne	40e38c <ferror@plt+0xaaec>  // b.any
  40e3a8:	mov	x0, x21
  40e3ac:	strb	wzr, [x20, x19]
  40e3b0:	bl	402fd0 <strlen@plt>
  40e3b4:	add	x8, x0, x19
  40e3b8:	add	x0, x8, #0x33
  40e3bc:	bl	4031c0 <malloc@plt>
  40e3c0:	cbz	x0, 40e5c8 <ferror@plt+0xad28>
  40e3c4:	mov	x19, x0
  40e3c8:	mov	x0, x21
  40e3cc:	bl	402fd0 <strlen@plt>
  40e3d0:	add	x2, x0, #0x1
  40e3d4:	mov	x0, x19
  40e3d8:	mov	x1, x21
  40e3dc:	bl	402f70 <memcpy@plt>
  40e3e0:	mov	x0, x19
  40e3e4:	mov	x1, x24
  40e3e8:	blr	x23
  40e3ec:	cbnz	w0, 40e530 <ferror@plt+0xac90>
  40e3f0:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e3f4:	add	x1, x1, #0x815
  40e3f8:	mov	x0, x19
  40e3fc:	mov	x2, x21
  40e400:	bl	4030a0 <sprintf@plt>
  40e404:	mov	x0, x19
  40e408:	mov	x1, x24
  40e40c:	blr	x23
  40e410:	cbnz	w0, 40e530 <ferror@plt+0xac90>
  40e414:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40e418:	add	x1, x1, #0x94
  40e41c:	mov	x0, x19
  40e420:	mov	x2, x20
  40e424:	mov	x3, x21
  40e428:	bl	4030a0 <sprintf@plt>
  40e42c:	mov	x0, x19
  40e430:	mov	x1, x24
  40e434:	blr	x23
  40e438:	cbnz	w0, 40e530 <ferror@plt+0xac90>
  40e43c:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e440:	add	x1, x1, #0x813
  40e444:	mov	x0, x19
  40e448:	mov	x2, x20
  40e44c:	mov	x3, x21
  40e450:	bl	4030a0 <sprintf@plt>
  40e454:	mov	x0, x19
  40e458:	mov	x1, x24
  40e45c:	blr	x23
  40e460:	cbnz	w0, 40e530 <ferror@plt+0xac90>
  40e464:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e468:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  40e46c:	add	x1, x1, #0x831
  40e470:	add	x2, x2, #0x81f
  40e474:	mov	x0, x19
  40e478:	mov	x3, x21
  40e47c:	bl	4030a0 <sprintf@plt>
  40e480:	mov	x0, x19
  40e484:	mov	x1, x24
  40e488:	blr	x23
  40e48c:	cbnz	w0, 40e530 <ferror@plt+0xac90>
  40e490:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e494:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  40e498:	add	x1, x1, #0x82e
  40e49c:	add	x2, x2, #0x81f
  40e4a0:	mov	x0, x19
  40e4a4:	mov	x3, x20
  40e4a8:	mov	x4, x21
  40e4ac:	bl	4030a0 <sprintf@plt>
  40e4b0:	mov	x0, x19
  40e4b4:	mov	x1, x24
  40e4b8:	blr	x23
  40e4bc:	cbnz	w0, 40e530 <ferror@plt+0xac90>
  40e4c0:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e4c4:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  40e4c8:	add	x1, x1, #0x831
  40e4cc:	add	x2, x2, #0x837
  40e4d0:	mov	x0, x19
  40e4d4:	mov	x3, x21
  40e4d8:	bl	4030a0 <sprintf@plt>
  40e4dc:	mov	x0, x19
  40e4e0:	mov	x1, x24
  40e4e4:	blr	x23
  40e4e8:	cbnz	w0, 40e530 <ferror@plt+0xac90>
  40e4ec:	adrp	x8, 44c000 <warn@@Base+0xbe9c>
  40e4f0:	add	x8, x8, #0x823
  40e4f4:	ldr	x8, [x8]
  40e4f8:	mov	w9, #0x7562                	// #30050
  40e4fc:	movk	w9, #0x67, lsl #16
  40e500:	mov	x0, x19
  40e504:	stur	w9, [x19, #7]
  40e508:	str	x8, [x19]
  40e50c:	bl	402fd0 <strlen@plt>
  40e510:	mov	w8, #0x2f                  	// #47
  40e514:	strh	w8, [x19, x0]
  40e518:	mov	x0, x19
  40e51c:	mov	x1, x21
  40e520:	bl	403260 <strcat@plt>
  40e524:	mov	x1, x24
  40e528:	blr	x23
  40e52c:	cbz	w0, 40e614 <ferror@plt+0xad74>
  40e530:	mov	x0, x20
  40e534:	bl	403510 <free@plt>
  40e538:	mov	x0, x19
  40e53c:	bl	403dc0 <ferror@plt+0x520>
  40e540:	cbz	x0, 40e5e4 <ferror@plt+0xad44>
  40e544:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e548:	mov	x20, x0
  40e54c:	add	x1, x1, #0x8a6
  40e550:	mov	w2, #0x5                   	// #5
  40e554:	mov	x0, xzr
  40e558:	bl	403700 <dcgettext@plt>
  40e55c:	mov	x1, x22
  40e560:	mov	x2, x19
  40e564:	bl	4037a0 <printf@plt>
  40e568:	mov	w0, #0x18                  	// #24
  40e56c:	bl	403290 <xmalloc@plt>
  40e570:	adrp	x8, 469000 <_bfd_std_section+0x118>
  40e574:	ldr	x9, [x8, #1248]
  40e578:	stp	x20, x19, [x0]
  40e57c:	str	x0, [x8, #1248]
  40e580:	str	x9, [x0, #16]
  40e584:	ldp	x20, x19, [sp, #48]
  40e588:	ldp	x22, x21, [sp, #32]
  40e58c:	ldp	x24, x23, [sp, #16]
  40e590:	ldp	x29, x30, [sp], #64
  40e594:	ret
  40e598:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e59c:	add	x1, x1, #0x7e6
  40e5a0:	mov	w2, #0x5                   	// #5
  40e5a4:	bl	403700 <dcgettext@plt>
  40e5a8:	ldr	x1, [x19, #16]
  40e5ac:	cbnz	x1, 40e5b4 <ferror@plt+0xad14>
  40e5b0:	ldr	x1, [x19]
  40e5b4:	ldp	x20, x19, [sp, #48]
  40e5b8:	ldp	x22, x21, [sp, #32]
  40e5bc:	ldp	x24, x23, [sp, #16]
  40e5c0:	ldp	x29, x30, [sp], #64
  40e5c4:	b	440164 <warn@@Base>
  40e5c8:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e5cc:	add	x1, x1, #0x805
  40e5d0:	mov	w2, #0x5                   	// #5
  40e5d4:	bl	403700 <dcgettext@plt>
  40e5d8:	bl	440164 <warn@@Base>
  40e5dc:	mov	x0, x20
  40e5e0:	b	40e600 <ferror@plt+0xad60>
  40e5e4:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e5e8:	add	x1, x1, #0x87e
  40e5ec:	mov	w2, #0x5                   	// #5
  40e5f0:	bl	403700 <dcgettext@plt>
  40e5f4:	mov	x1, x19
  40e5f8:	bl	440164 <warn@@Base>
  40e5fc:	mov	x0, x19
  40e600:	ldp	x20, x19, [sp, #48]
  40e604:	ldp	x22, x21, [sp, #32]
  40e608:	ldp	x24, x23, [sp, #16]
  40e60c:	ldp	x29, x30, [sp], #64
  40e610:	b	403510 <free@plt>
  40e614:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e618:	add	x1, x1, #0x84a
  40e61c:	mov	w2, #0x5                   	// #5
  40e620:	mov	x0, xzr
  40e624:	bl	403700 <dcgettext@plt>
  40e628:	mov	x1, x21
  40e62c:	bl	440164 <warn@@Base>
  40e630:	adrp	x22, 44c000 <warn@@Base+0xbe9c>
  40e634:	add	x22, x22, #0x873
  40e638:	mov	w2, #0x5                   	// #5
  40e63c:	mov	x0, xzr
  40e640:	mov	x1, x22
  40e644:	bl	403700 <dcgettext@plt>
  40e648:	mov	x1, x19
  40e64c:	bl	440164 <warn@@Base>
  40e650:	adrp	x23, 44c000 <warn@@Base+0xbe9c>
  40e654:	add	x23, x23, #0x831
  40e658:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  40e65c:	add	x2, x2, #0x837
  40e660:	mov	x0, x19
  40e664:	mov	x1, x23
  40e668:	mov	x3, x21
  40e66c:	bl	4030a0 <sprintf@plt>
  40e670:	mov	w2, #0x5                   	// #5
  40e674:	mov	x0, xzr
  40e678:	mov	x1, x22
  40e67c:	bl	403700 <dcgettext@plt>
  40e680:	mov	x1, x19
  40e684:	bl	440164 <warn@@Base>
  40e688:	adrp	x24, 44c000 <warn@@Base+0xbe9c>
  40e68c:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e690:	add	x24, x24, #0x81f
  40e694:	add	x1, x1, #0x82e
  40e698:	mov	x0, x19
  40e69c:	mov	x2, x24
  40e6a0:	mov	x3, x20
  40e6a4:	mov	x4, x21
  40e6a8:	bl	4030a0 <sprintf@plt>
  40e6ac:	mov	w2, #0x5                   	// #5
  40e6b0:	mov	x0, xzr
  40e6b4:	mov	x1, x22
  40e6b8:	bl	403700 <dcgettext@plt>
  40e6bc:	mov	x1, x19
  40e6c0:	bl	440164 <warn@@Base>
  40e6c4:	mov	x0, x19
  40e6c8:	mov	x1, x23
  40e6cc:	mov	x2, x24
  40e6d0:	mov	x3, x21
  40e6d4:	bl	4030a0 <sprintf@plt>
  40e6d8:	mov	w2, #0x5                   	// #5
  40e6dc:	mov	x0, xzr
  40e6e0:	mov	x1, x22
  40e6e4:	bl	403700 <dcgettext@plt>
  40e6e8:	mov	x1, x19
  40e6ec:	bl	440164 <warn@@Base>
  40e6f0:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e6f4:	add	x1, x1, #0x813
  40e6f8:	mov	x0, x19
  40e6fc:	mov	x2, x20
  40e700:	mov	x3, x21
  40e704:	bl	4030a0 <sprintf@plt>
  40e708:	mov	w2, #0x5                   	// #5
  40e70c:	mov	x0, xzr
  40e710:	mov	x1, x22
  40e714:	bl	403700 <dcgettext@plt>
  40e718:	mov	x1, x19
  40e71c:	bl	440164 <warn@@Base>
  40e720:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40e724:	add	x1, x1, #0x94
  40e728:	mov	x0, x19
  40e72c:	mov	x2, x20
  40e730:	mov	x3, x21
  40e734:	bl	4030a0 <sprintf@plt>
  40e738:	mov	w2, #0x5                   	// #5
  40e73c:	mov	x0, xzr
  40e740:	mov	x1, x22
  40e744:	bl	403700 <dcgettext@plt>
  40e748:	mov	x1, x19
  40e74c:	bl	440164 <warn@@Base>
  40e750:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e754:	add	x1, x1, #0x815
  40e758:	mov	x0, x19
  40e75c:	mov	x2, x21
  40e760:	bl	4030a0 <sprintf@plt>
  40e764:	mov	w2, #0x5                   	// #5
  40e768:	mov	x0, xzr
  40e76c:	mov	x1, x22
  40e770:	bl	403700 <dcgettext@plt>
  40e774:	mov	x1, x19
  40e778:	bl	440164 <warn@@Base>
  40e77c:	mov	x0, x21
  40e780:	bl	402fd0 <strlen@plt>
  40e784:	add	x2, x0, #0x1
  40e788:	mov	x0, x19
  40e78c:	mov	x1, x21
  40e790:	bl	402f70 <memcpy@plt>
  40e794:	mov	w2, #0x5                   	// #5
  40e798:	mov	x0, xzr
  40e79c:	mov	x1, x22
  40e7a0:	bl	403700 <dcgettext@plt>
  40e7a4:	mov	x1, x19
  40e7a8:	bl	440164 <warn@@Base>
  40e7ac:	mov	x0, x20
  40e7b0:	bl	403510 <free@plt>
  40e7b4:	b	40e5fc <ferror@plt+0xad5c>
  40e7b8:	stp	x29, x30, [sp, #-48]!
  40e7bc:	stp	x22, x21, [sp, #16]
  40e7c0:	stp	x20, x19, [sp, #32]
  40e7c4:	ldr	x19, [x0, #32]
  40e7c8:	ldr	x21, [x0, #48]
  40e7cc:	mov	x20, x1
  40e7d0:	mov	x29, sp
  40e7d4:	mov	x0, x19
  40e7d8:	mov	x1, x21
  40e7dc:	bl	403020 <strnlen@plt>
  40e7e0:	add	x22, x0, #0x1
  40e7e4:	subs	x21, x21, x22
  40e7e8:	b.ls	40e814 <ferror@plt+0xaf74>  // b.plast
  40e7ec:	cmp	x21, #0x14
  40e7f0:	b.cc	40e814 <ferror@plt+0xaf74>  // b.lo, b.ul, b.last
  40e7f4:	mov	w0, #0x1                   	// #1
  40e7f8:	mov	w1, #0x10                  	// #16
  40e7fc:	bl	4032e0 <calloc@plt>
  40e800:	cbz	x0, 40e814 <ferror@plt+0xaf74>
  40e804:	add	x8, x19, x22
  40e808:	stp	x21, x8, [x0]
  40e80c:	str	x0, [x20]
  40e810:	b	40e818 <ferror@plt+0xaf78>
  40e814:	mov	x19, xzr
  40e818:	mov	x0, x19
  40e81c:	ldp	x20, x19, [sp, #32]
  40e820:	ldp	x22, x21, [sp, #16]
  40e824:	ldp	x29, x30, [sp], #48
  40e828:	ret
  40e82c:	stp	x29, x30, [sp, #-16]!
  40e830:	mov	x29, sp
  40e834:	bl	403dc0 <ferror@plt+0x520>
  40e838:	cmp	x0, #0x0
  40e83c:	cset	w0, ne  // ne = any
  40e840:	ldp	x29, x30, [sp], #16
  40e844:	ret
  40e848:	stp	x29, x30, [sp, #-48]!
  40e84c:	stp	x20, x19, [sp, #32]
  40e850:	str	x21, [sp, #16]
  40e854:	ldr	x19, [x0, #32]
  40e858:	ldr	x21, [x0, #48]
  40e85c:	mov	x20, x1
  40e860:	mov	x29, sp
  40e864:	mov	x0, x19
  40e868:	mov	x1, x21
  40e86c:	bl	403020 <strnlen@plt>
  40e870:	add	w8, w0, #0x4
  40e874:	and	w8, w8, #0xfffffffc
  40e878:	add	w9, w8, #0x4
  40e87c:	cmp	x21, x9
  40e880:	b.cs	40e88c <ferror@plt+0xafec>  // b.hs, b.nlast
  40e884:	mov	x19, xzr
  40e888:	b	40e8a4 <ferror@plt+0xb004>
  40e88c:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  40e890:	ldr	x9, [x9, #648]
  40e894:	add	x0, x19, w8, uxtw
  40e898:	mov	w1, #0x4                   	// #4
  40e89c:	blr	x9
  40e8a0:	str	x0, [x20]
  40e8a4:	mov	x0, x19
  40e8a8:	ldp	x20, x19, [sp, #32]
  40e8ac:	ldr	x21, [sp, #16]
  40e8b0:	ldp	x29, x30, [sp], #48
  40e8b4:	ret
  40e8b8:	stp	x29, x30, [sp, #-80]!
  40e8bc:	str	x25, [sp, #16]
  40e8c0:	stp	x24, x23, [sp, #32]
  40e8c4:	stp	x22, x21, [sp, #48]
  40e8c8:	stp	x20, x19, [sp, #64]
  40e8cc:	mov	x29, sp
  40e8d0:	mov	x21, x1
  40e8d4:	mov	x19, x0
  40e8d8:	bl	403dc0 <ferror@plt+0x520>
  40e8dc:	cbz	x0, 40e9d4 <ferror@plt+0xb134>
  40e8e0:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e8e4:	mov	x20, x0
  40e8e8:	add	x1, x1, #0x8cf
  40e8ec:	mov	x0, x19
  40e8f0:	bl	4031b0 <fopen@plt>
  40e8f4:	cbz	x0, 40e998 <ferror@plt+0xb0f8>
  40e8f8:	adrp	x23, 469000 <_bfd_std_section+0x118>
  40e8fc:	mov	x22, x0
  40e900:	add	x23, x23, #0x4f6
  40e904:	mov	w1, #0x1                   	// #1
  40e908:	mov	w2, #0x2000                	// #8192
  40e90c:	mov	x0, x23
  40e910:	mov	x3, x22
  40e914:	bl	403460 <fread_unlocked@plt>
  40e918:	mov	x25, xzr
  40e91c:	cbz	x0, 40e97c <ferror@plt+0xb0dc>
  40e920:	adrp	x24, 448000 <warn@@Base+0x7e9c>
  40e924:	add	x24, x24, #0xba0
  40e928:	b	40e948 <ferror@plt+0xb0a8>
  40e92c:	mov	w1, #0x1                   	// #1
  40e930:	mov	w2, #0x2000                	// #8192
  40e934:	mov	x0, x23
  40e938:	mov	x3, x22
  40e93c:	mvn	w25, w8
  40e940:	bl	403460 <fread_unlocked@plt>
  40e944:	cbz	x0, 40e97c <ferror@plt+0xb0dc>
  40e948:	cmp	x0, #0x1
  40e94c:	eor	x8, x25, #0xffffffff
  40e950:	b.lt	40e92c <ferror@plt+0xb08c>  // b.tstop
  40e954:	add	x9, x23, x0
  40e958:	mov	x10, x23
  40e95c:	ldrb	w11, [x10], #1
  40e960:	and	x12, x8, #0xff
  40e964:	eor	x11, x12, x11
  40e968:	ldr	x11, [x24, x11, lsl #3]
  40e96c:	cmp	x10, x9
  40e970:	eor	x8, x11, x8, lsr #8
  40e974:	b.cc	40e95c <ferror@plt+0xb0bc>  // b.lo, b.ul, b.last
  40e978:	b	40e92c <ferror@plt+0xb08c>
  40e97c:	mov	x0, x22
  40e980:	bl	4031a0 <fclose@plt>
  40e984:	ldr	x8, [x21]
  40e988:	cmp	x25, x8
  40e98c:	b.ne	40e9ac <ferror@plt+0xb10c>  // b.any
  40e990:	mov	w0, #0x1                   	// #1
  40e994:	b	40e9d4 <ferror@plt+0xb134>
  40e998:	mov	x0, x20
  40e99c:	bl	403dbc <ferror@plt+0x51c>
  40e9a0:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e9a4:	add	x1, x1, #0x8d2
  40e9a8:	b	40e9bc <ferror@plt+0xb11c>
  40e9ac:	mov	x0, x20
  40e9b0:	bl	403dbc <ferror@plt+0x51c>
  40e9b4:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40e9b8:	add	x1, x1, #0x901
  40e9bc:	mov	w2, #0x5                   	// #5
  40e9c0:	mov	x0, xzr
  40e9c4:	bl	403700 <dcgettext@plt>
  40e9c8:	mov	x1, x19
  40e9cc:	bl	440164 <warn@@Base>
  40e9d0:	mov	w0, wzr
  40e9d4:	ldp	x20, x19, [sp, #64]
  40e9d8:	ldp	x22, x21, [sp, #48]
  40e9dc:	ldp	x24, x23, [sp, #32]
  40e9e0:	ldr	x25, [sp, #16]
  40e9e4:	ldp	x29, x30, [sp], #80
  40e9e8:	ret
  40e9ec:	stp	x29, x30, [sp, #-48]!
  40e9f0:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40e9f4:	stp	x20, x19, [sp, #32]
  40e9f8:	ldr	x19, [x8, #1432]
  40e9fc:	stp	x22, x21, [sp, #16]
  40ea00:	mov	x29, sp
  40ea04:	cbnz	x19, 40ec24 <ferror@plt+0xb384>
  40ea08:	adrp	x19, 46b000 <_bfd_std_section+0x2118>
  40ea0c:	add	x19, x19, #0x578
  40ea10:	mov	w0, wzr
  40ea14:	stp	xzr, xzr, [x19, #32]
  40ea18:	bl	403d40 <ferror@plt+0x4a0>
  40ea1c:	mov	w0, #0x1                   	// #1
  40ea20:	bl	403d40 <ferror@plt+0x4a0>
  40ea24:	mov	w0, #0x2                   	// #2
  40ea28:	bl	403d40 <ferror@plt+0x4a0>
  40ea2c:	mov	w0, #0x3                   	// #3
  40ea30:	bl	403d40 <ferror@plt+0x4a0>
  40ea34:	mov	w0, #0x4                   	// #4
  40ea38:	bl	403d40 <ferror@plt+0x4a0>
  40ea3c:	mov	w0, #0x5                   	// #5
  40ea40:	bl	403d40 <ferror@plt+0x4a0>
  40ea44:	mov	w0, #0x6                   	// #6
  40ea48:	bl	403d40 <ferror@plt+0x4a0>
  40ea4c:	mov	w0, #0x7                   	// #7
  40ea50:	bl	403d40 <ferror@plt+0x4a0>
  40ea54:	mov	w0, #0x8                   	// #8
  40ea58:	bl	403d40 <ferror@plt+0x4a0>
  40ea5c:	mov	w0, #0x9                   	// #9
  40ea60:	bl	403d40 <ferror@plt+0x4a0>
  40ea64:	mov	w0, #0xa                   	// #10
  40ea68:	bl	403d40 <ferror@plt+0x4a0>
  40ea6c:	mov	w0, #0xb                   	// #11
  40ea70:	bl	403d40 <ferror@plt+0x4a0>
  40ea74:	mov	w0, #0xc                   	// #12
  40ea78:	bl	403d40 <ferror@plt+0x4a0>
  40ea7c:	mov	w0, #0xd                   	// #13
  40ea80:	bl	403d40 <ferror@plt+0x4a0>
  40ea84:	mov	w0, #0xe                   	// #14
  40ea88:	bl	403d40 <ferror@plt+0x4a0>
  40ea8c:	mov	w0, #0xf                   	// #15
  40ea90:	bl	403d40 <ferror@plt+0x4a0>
  40ea94:	mov	w0, #0x10                  	// #16
  40ea98:	bl	403d40 <ferror@plt+0x4a0>
  40ea9c:	mov	w0, #0x11                  	// #17
  40eaa0:	bl	403d40 <ferror@plt+0x4a0>
  40eaa4:	mov	w0, #0x12                  	// #18
  40eaa8:	bl	403d40 <ferror@plt+0x4a0>
  40eaac:	mov	w0, #0x13                  	// #19
  40eab0:	bl	403d40 <ferror@plt+0x4a0>
  40eab4:	mov	w0, #0x14                  	// #20
  40eab8:	bl	403d40 <ferror@plt+0x4a0>
  40eabc:	mov	w0, #0x15                  	// #21
  40eac0:	bl	403d40 <ferror@plt+0x4a0>
  40eac4:	mov	w0, #0x16                  	// #22
  40eac8:	bl	403d40 <ferror@plt+0x4a0>
  40eacc:	mov	w0, #0x17                  	// #23
  40ead0:	bl	403d40 <ferror@plt+0x4a0>
  40ead4:	mov	w0, #0x18                  	// #24
  40ead8:	bl	403d40 <ferror@plt+0x4a0>
  40eadc:	mov	w0, #0x19                  	// #25
  40eae0:	bl	403d40 <ferror@plt+0x4a0>
  40eae4:	mov	w0, #0x1a                  	// #26
  40eae8:	bl	403d40 <ferror@plt+0x4a0>
  40eaec:	mov	w0, #0x1b                  	// #27
  40eaf0:	bl	403d40 <ferror@plt+0x4a0>
  40eaf4:	mov	w0, #0x1c                  	// #28
  40eaf8:	bl	403d40 <ferror@plt+0x4a0>
  40eafc:	mov	w0, #0x1d                  	// #29
  40eb00:	bl	403d40 <ferror@plt+0x4a0>
  40eb04:	mov	w0, #0x1e                  	// #30
  40eb08:	bl	403d40 <ferror@plt+0x4a0>
  40eb0c:	mov	w0, #0x1f                  	// #31
  40eb10:	bl	403d40 <ferror@plt+0x4a0>
  40eb14:	mov	w0, #0x20                  	// #32
  40eb18:	bl	403d40 <ferror@plt+0x4a0>
  40eb1c:	mov	w0, #0x21                  	// #33
  40eb20:	bl	403d40 <ferror@plt+0x4a0>
  40eb24:	mov	w0, #0x22                  	// #34
  40eb28:	bl	403d40 <ferror@plt+0x4a0>
  40eb2c:	mov	w0, #0x23                  	// #35
  40eb30:	bl	403d40 <ferror@plt+0x4a0>
  40eb34:	mov	w0, #0x24                  	// #36
  40eb38:	bl	403d40 <ferror@plt+0x4a0>
  40eb3c:	mov	w0, #0x25                  	// #37
  40eb40:	bl	403d40 <ferror@plt+0x4a0>
  40eb44:	mov	w0, #0x26                  	// #38
  40eb48:	bl	403d40 <ferror@plt+0x4a0>
  40eb4c:	mov	w0, #0x27                  	// #39
  40eb50:	bl	403d40 <ferror@plt+0x4a0>
  40eb54:	mov	w0, #0x28                  	// #40
  40eb58:	bl	403d40 <ferror@plt+0x4a0>
  40eb5c:	mov	w0, #0x29                  	// #41
  40eb60:	bl	403d40 <ferror@plt+0x4a0>
  40eb64:	mov	w0, #0x2a                  	// #42
  40eb68:	bl	403d40 <ferror@plt+0x4a0>
  40eb6c:	ldr	x0, [x19]
  40eb70:	cbz	x0, 40ec5c <ferror@plt+0xb3bc>
  40eb74:	adrp	x19, 46b000 <_bfd_std_section+0x2118>
  40eb78:	ldr	w8, [x19, #1296]
  40eb7c:	add	w8, w8, #0x1
  40eb80:	cmp	w8, #0x2
  40eb84:	b.cc	40ec48 <ferror@plt+0xb3a8>  // b.lo, b.ul, b.last
  40eb88:	mov	x20, xzr
  40eb8c:	mov	w21, #0x1                   	// #1
  40eb90:	adrp	x22, 46b000 <_bfd_std_section+0x2118>
  40eb94:	add	x8, x0, x20
  40eb98:	ldr	w9, [x8, #76]
  40eb9c:	cbz	w9, 40ebbc <ferror@plt+0xb31c>
  40eba0:	add	x8, x0, x20
  40eba4:	ldr	w9, [x8, #100]
  40eba8:	cbz	w9, 40ebe4 <ferror@plt+0xb344>
  40ebac:	ldr	w8, [x19, #1296]
  40ebb0:	cmp	x21, x8
  40ebb4:	b.cc	40ebf8 <ferror@plt+0xb358>  // b.lo, b.ul, b.last
  40ebb8:	b	40ec44 <ferror@plt+0xb3a4>
  40ebbc:	ldr	x0, [x8, #48]
  40ebc0:	bl	403510 <free@plt>
  40ebc4:	ldr	x8, [x22, #1400]
  40ebc8:	add	x8, x8, x20
  40ebcc:	ldr	x0, [x8, #64]
  40ebd0:	bl	403510 <free@plt>
  40ebd4:	ldr	x0, [x22, #1400]
  40ebd8:	add	x8, x0, x20
  40ebdc:	ldr	w9, [x8, #100]
  40ebe0:	cbnz	w9, 40ebac <ferror@plt+0xb30c>
  40ebe4:	ldr	x0, [x8, #88]
  40ebe8:	bl	403510 <free@plt>
  40ebec:	ldr	w8, [x19, #1296]
  40ebf0:	cmp	x21, x8
  40ebf4:	b.cs	40ec44 <ferror@plt+0xb3a4>  // b.hs, b.nlast
  40ebf8:	ldr	x0, [x22, #1400]
  40ebfc:	add	x20, x20, #0x68
  40ec00:	add	x21, x21, #0x1
  40ec04:	add	x8, x0, x20
  40ec08:	ldr	w9, [x8, #76]
  40ec0c:	cbnz	w9, 40eba0 <ferror@plt+0xb300>
  40ec10:	b	40ebbc <ferror@plt+0xb31c>
  40ec14:	mov	x0, x19
  40ec18:	bl	403510 <free@plt>
  40ec1c:	mov	x19, x20
  40ec20:	cbz	x20, 40ea08 <ferror@plt+0xb168>
  40ec24:	ldr	x0, [x19, #24]
  40ec28:	ldr	x20, [x19, #40]
  40ec2c:	cbz	x0, 40ec14 <ferror@plt+0xb374>
  40ec30:	ldr	x21, [x0, #24]
  40ec34:	bl	403510 <free@plt>
  40ec38:	mov	x0, x21
  40ec3c:	cbnz	x21, 40ec30 <ferror@plt+0xb390>
  40ec40:	b	40ec14 <ferror@plt+0xb374>
  40ec44:	ldr	x0, [x22, #1400]
  40ec48:	bl	403510 <free@plt>
  40ec4c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40ec50:	add	x8, x8, #0x510
  40ec54:	str	xzr, [x8, #104]
  40ec58:	str	xzr, [x8]
  40ec5c:	adrp	x20, 469000 <_bfd_std_section+0x118>
  40ec60:	ldr	x19, [x20, #1248]
  40ec64:	cbz	x19, 40ec8c <ferror@plt+0xb3ec>
  40ec68:	ldr	x0, [x19]
  40ec6c:	bl	403dbc <ferror@plt+0x51c>
  40ec70:	ldr	x0, [x19, #8]
  40ec74:	bl	403510 <free@plt>
  40ec78:	ldr	x21, [x19, #16]
  40ec7c:	mov	x0, x19
  40ec80:	bl	403510 <free@plt>
  40ec84:	mov	x19, x21
  40ec88:	cbnz	x21, 40ec68 <ferror@plt+0xb3c8>
  40ec8c:	adrp	x19, 46b000 <_bfd_std_section+0x2118>
  40ec90:	ldr	x0, [x19, #1392]
  40ec94:	str	xzr, [x20, #1248]
  40ec98:	cbz	x0, 40ecac <ferror@plt+0xb40c>
  40ec9c:	ldr	x20, [x0, #16]
  40eca0:	bl	403510 <free@plt>
  40eca4:	mov	x0, x20
  40eca8:	cbnz	x20, 40ec9c <ferror@plt+0xb3fc>
  40ecac:	str	xzr, [x19, #1392]
  40ecb0:	ldp	x20, x19, [sp, #32]
  40ecb4:	ldp	x22, x21, [sp, #16]
  40ecb8:	ldp	x29, x30, [sp], #48
  40ecbc:	ret
  40ecc0:	stp	x29, x30, [sp, #-96]!
  40ecc4:	stp	x28, x27, [sp, #16]
  40ecc8:	stp	x26, x25, [sp, #32]
  40eccc:	stp	x24, x23, [sp, #48]
  40ecd0:	stp	x22, x21, [sp, #64]
  40ecd4:	stp	x20, x19, [sp, #80]
  40ecd8:	ldrb	w8, [x0]
  40ecdc:	mov	x29, sp
  40ece0:	cbz	w8, 40f3e0 <ferror@plt+0xbb40>
  40ece4:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  40ece8:	adrp	x28, 447000 <warn@@Base+0x6e9c>
  40ecec:	adrp	x20, 449000 <warn@@Base+0x8e9c>
  40ecf0:	adrp	x21, 453000 <warn@@Base+0x12e9c>
  40ecf4:	adrp	x22, 449000 <warn@@Base+0x8e9c>
  40ecf8:	adrp	x24, 449000 <warn@@Base+0x8e9c>
  40ecfc:	mov	x23, x0
  40ed00:	add	x19, x19, #0x5ab
  40ed04:	add	x28, x28, #0x680
  40ed08:	adrp	x27, 46c000 <_bfd_std_section+0x3118>
  40ed0c:	adrp	x26, 46c000 <_bfd_std_section+0x3118>
  40ed10:	mov	w25, #0x1                   	// #1
  40ed14:	add	x20, x20, #0x8c2
  40ed18:	add	x21, x21, #0x688
  40ed1c:	add	x22, x22, #0x8d0
  40ed20:	add	x24, x24, #0xa60
  40ed24:	b	40ed6c <ferror@plt+0xb4cc>
  40ed28:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40ed2c:	mov	w2, #0x5                   	// #5
  40ed30:	mov	x0, xzr
  40ed34:	add	x1, x1, #0x5e8
  40ed38:	bl	403700 <dcgettext@plt>
  40ed3c:	mov	x1, x23
  40ed40:	bl	440164 <warn@@Base>
  40ed44:	mov	w1, #0x2c                  	// #44
  40ed48:	mov	x0, x23
  40ed4c:	bl	403560 <strchr@plt>
  40ed50:	cbz	x0, 40f3e0 <ferror@plt+0xbb40>
  40ed54:	mov	x8, x0
  40ed58:	ldrb	w9, [x8], #1
  40ed5c:	cmp	w9, #0x2c
  40ed60:	csel	x23, x8, x0, eq  // eq = none
  40ed64:	ldrb	w8, [x23]
  40ed68:	cbz	w8, 40f3e0 <ferror@plt+0xbb40>
  40ed6c:	mov	w2, #0x6                   	// #6
  40ed70:	mov	x0, x23
  40ed74:	mov	x1, x19
  40ed78:	bl	403210 <strncmp@plt>
  40ed7c:	cbz	w0, 40efa0 <ferror@plt+0xb700>
  40ed80:	mov	w2, #0x6                   	// #6
  40ed84:	mov	x0, x23
  40ed88:	mov	x1, x20
  40ed8c:	bl	403210 <strncmp@plt>
  40ed90:	cbz	w0, 40efbc <ferror@plt+0xb71c>
  40ed94:	mov	w2, #0x4                   	// #4
  40ed98:	mov	x0, x23
  40ed9c:	mov	x1, x21
  40eda0:	bl	403210 <strncmp@plt>
  40eda4:	cbz	w0, 40efdc <ferror@plt+0xb73c>
  40eda8:	mov	w2, #0x7                   	// #7
  40edac:	mov	x0, x23
  40edb0:	mov	x1, x22
  40edb4:	bl	403210 <strncmp@plt>
  40edb8:	cbz	w0, 40effc <ferror@plt+0xb75c>
  40edbc:	mov	w2, #0x8                   	// #8
  40edc0:	mov	x0, x23
  40edc4:	mov	x1, x24
  40edc8:	bl	403210 <strncmp@plt>
  40edcc:	cbz	w0, 40f01c <ferror@plt+0xb77c>
  40edd0:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40edd4:	mov	w2, #0xb                   	// #11
  40edd8:	mov	x0, x23
  40eddc:	add	x1, x1, #0x5b2
  40ede0:	bl	403210 <strncmp@plt>
  40ede4:	cbz	w0, 40f04c <ferror@plt+0xb7ac>
  40ede8:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40edec:	mov	w2, #0xc                   	// #12
  40edf0:	mov	x0, x23
  40edf4:	add	x1, x1, #0x5be
  40edf8:	bl	403210 <strncmp@plt>
  40edfc:	cbz	w0, 40f07c <ferror@plt+0xb7dc>
  40ee00:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40ee04:	mov	w2, #0x6                   	// #6
  40ee08:	mov	x0, x23
  40ee0c:	add	x1, x1, #0x5cb
  40ee10:	bl	403210 <strncmp@plt>
  40ee14:	cbz	w0, 40f0ac <ferror@plt+0xb80c>
  40ee18:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40ee1c:	mov	w2, #0xd                   	// #13
  40ee20:	mov	x0, x23
  40ee24:	add	x1, x1, #0x5d2
  40ee28:	bl	403210 <strncmp@plt>
  40ee2c:	cbz	w0, 40f0dc <ferror@plt+0xb83c>
  40ee30:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40ee34:	mov	w2, #0x9                   	// #9
  40ee38:	mov	x0, x23
  40ee3c:	add	x1, x1, #0x898
  40ee40:	bl	403210 <strncmp@plt>
  40ee44:	cbz	w0, 40f10c <ferror@plt+0xb86c>
  40ee48:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  40ee4c:	mov	w2, #0x4                   	// #4
  40ee50:	mov	x0, x23
  40ee54:	add	x1, x1, #0x114
  40ee58:	bl	403210 <strncmp@plt>
  40ee5c:	cbz	w0, 40f13c <ferror@plt+0xb89c>
  40ee60:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40ee64:	mov	w2, #0x4                   	// #4
  40ee68:	mov	x0, x23
  40ee6c:	add	x1, x1, #0x673
  40ee70:	bl	403210 <strncmp@plt>
  40ee74:	cbz	w0, 40f16c <ferror@plt+0xb8cc>
  40ee78:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40ee7c:	mov	w2, #0x5                   	// #5
  40ee80:	mov	x0, x23
  40ee84:	add	x1, x1, #0x5c5
  40ee88:	bl	403210 <strncmp@plt>
  40ee8c:	cbz	w0, 40f19c <ferror@plt+0xb8fc>
  40ee90:	adrp	x1, 455000 <warn@@Base+0x14e9c>
  40ee94:	mov	w2, #0x3                   	// #3
  40ee98:	mov	x0, x23
  40ee9c:	add	x1, x1, #0x38c
  40eea0:	bl	403210 <strncmp@plt>
  40eea4:	cbz	w0, 40f1cc <ferror@plt+0xb92c>
  40eea8:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40eeac:	mov	w2, #0x5                   	// #5
  40eeb0:	mov	x0, x23
  40eeb4:	add	x1, x1, #0x6ff
  40eeb8:	bl	403210 <strncmp@plt>
  40eebc:	cbz	w0, 40f1fc <ferror@plt+0xb95c>
  40eec0:	adrp	x1, 454000 <warn@@Base+0x13e9c>
  40eec4:	mov	w2, #0x8                   	// #8
  40eec8:	mov	x0, x23
  40eecc:	add	x1, x1, #0x798
  40eed0:	bl	403210 <strncmp@plt>
  40eed4:	cbz	w0, 40f22c <ferror@plt+0xb98c>
  40eed8:	adrp	x1, 454000 <warn@@Base+0x13e9c>
  40eedc:	mov	w2, #0x8                   	// #8
  40eee0:	mov	x0, x23
  40eee4:	add	x1, x1, #0x7ab
  40eee8:	bl	403210 <strncmp@plt>
  40eeec:	cbz	w0, 40f25c <ferror@plt+0xb9bc>
  40eef0:	adrp	x1, 453000 <warn@@Base+0x12e9c>
  40eef4:	mov	w2, #0x6                   	// #6
  40eef8:	mov	x0, x23
  40eefc:	add	x1, x1, #0xe13
  40ef00:	bl	403210 <strncmp@plt>
  40ef04:	cbz	w0, 40f28c <ferror@plt+0xb9ec>
  40ef08:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40ef0c:	mov	w2, #0x7                   	// #7
  40ef10:	mov	x0, x23
  40ef14:	add	x1, x1, #0x5e0
  40ef18:	bl	403210 <strncmp@plt>
  40ef1c:	cbz	w0, 40f2bc <ferror@plt+0xba1c>
  40ef20:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40ef24:	mov	w2, #0x3                   	// #3
  40ef28:	mov	x0, x23
  40ef2c:	add	x1, x1, #0x736
  40ef30:	bl	403210 <strncmp@plt>
  40ef34:	cbz	w0, 40f2ec <ferror@plt+0xba4c>
  40ef38:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40ef3c:	mov	w2, #0xc                   	// #12
  40ef40:	mov	x0, x23
  40ef44:	add	x1, x1, #0x8bc
  40ef48:	bl	403210 <strncmp@plt>
  40ef4c:	cbz	w0, 40f31c <ferror@plt+0xba7c>
  40ef50:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40ef54:	mov	w2, #0xd                   	// #13
  40ef58:	mov	x0, x23
  40ef5c:	add	x1, x1, #0x8ca
  40ef60:	bl	403210 <strncmp@plt>
  40ef64:	cbz	w0, 40f34c <ferror@plt+0xbaac>
  40ef68:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40ef6c:	mov	w2, #0xa                   	// #10
  40ef70:	mov	x0, x23
  40ef74:	add	x1, x1, #0x8b0
  40ef78:	bl	403210 <strncmp@plt>
  40ef7c:	cbnz	w0, 40ed28 <ferror@plt+0xb488>
  40ef80:	ldrb	w8, [x23, #10]
  40ef84:	cbz	w8, 40f3ac <ferror@plt+0xbb0c>
  40ef88:	cmp	w8, #0x2c
  40ef8c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40ef90:	add	x8, x8, #0x890
  40ef94:	mov	w9, #0xa                   	// #10
  40ef98:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40ef9c:	b	40ed28 <ferror@plt+0xb488>
  40efa0:	ldrb	w10, [x23, #6]
  40efa4:	mov	x8, x28
  40efa8:	mov	w9, #0x6                   	// #6
  40efac:	cmp	w10, #0x2c
  40efb0:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40efb4:	cbz	w10, 40f3b8 <ferror@plt+0xbb18>
  40efb8:	b	40ed80 <ferror@plt+0xb4e0>
  40efbc:	ldrb	w8, [x23, #6]
  40efc0:	cbz	w8, 40f03c <ferror@plt+0xb79c>
  40efc4:	cmp	w8, #0x2c
  40efc8:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40efcc:	add	x8, x8, #0x698
  40efd0:	mov	w9, #0x6                   	// #6
  40efd4:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40efd8:	b	40ed94 <ferror@plt+0xb4f4>
  40efdc:	ldrb	w8, [x23, #4]
  40efe0:	cbz	w8, 40f06c <ferror@plt+0xb7cc>
  40efe4:	cmp	w8, #0x2c
  40efe8:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40efec:	add	x8, x8, #0x6b0
  40eff0:	mov	w9, #0x4                   	// #4
  40eff4:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40eff8:	b	40eda8 <ferror@plt+0xb508>
  40effc:	ldrb	w8, [x23, #7]
  40f000:	cbz	w8, 40f09c <ferror@plt+0xb7fc>
  40f004:	cmp	w8, #0x2c
  40f008:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f00c:	add	x8, x8, #0x6c8
  40f010:	mov	w9, #0x7                   	// #7
  40f014:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f018:	b	40edbc <ferror@plt+0xb51c>
  40f01c:	ldrb	w8, [x23, #8]
  40f020:	cbz	w8, 40f0cc <ferror@plt+0xb82c>
  40f024:	cmp	w8, #0x2c
  40f028:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f02c:	add	x8, x8, #0x6e0
  40f030:	mov	w9, #0x8                   	// #8
  40f034:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f038:	b	40edd0 <ferror@plt+0xb530>
  40f03c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f040:	add	x8, x8, #0x698
  40f044:	mov	w9, #0x6                   	// #6
  40f048:	b	40f3b8 <ferror@plt+0xbb18>
  40f04c:	ldrb	w8, [x23, #11]
  40f050:	cbz	w8, 40f0fc <ferror@plt+0xb85c>
  40f054:	cmp	w8, #0x2c
  40f058:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f05c:	add	x8, x8, #0x6f8
  40f060:	mov	w9, #0xb                   	// #11
  40f064:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f068:	b	40ede8 <ferror@plt+0xb548>
  40f06c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f070:	add	x8, x8, #0x6b0
  40f074:	mov	w9, #0x4                   	// #4
  40f078:	b	40f3b8 <ferror@plt+0xbb18>
  40f07c:	ldrb	w8, [x23, #12]
  40f080:	cbz	w8, 40f12c <ferror@plt+0xb88c>
  40f084:	cmp	w8, #0x2c
  40f088:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f08c:	add	x8, x8, #0x710
  40f090:	mov	w9, #0xc                   	// #12
  40f094:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f098:	b	40ee00 <ferror@plt+0xb560>
  40f09c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f0a0:	add	x8, x8, #0x6c8
  40f0a4:	mov	w9, #0x7                   	// #7
  40f0a8:	b	40f3b8 <ferror@plt+0xbb18>
  40f0ac:	ldrb	w8, [x23, #6]
  40f0b0:	cbz	w8, 40f15c <ferror@plt+0xb8bc>
  40f0b4:	cmp	w8, #0x2c
  40f0b8:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f0bc:	add	x8, x8, #0x728
  40f0c0:	mov	w9, #0x6                   	// #6
  40f0c4:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f0c8:	b	40ee18 <ferror@plt+0xb578>
  40f0cc:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f0d0:	add	x8, x8, #0x6e0
  40f0d4:	mov	w9, #0x8                   	// #8
  40f0d8:	b	40f3b8 <ferror@plt+0xbb18>
  40f0dc:	ldrb	w8, [x23, #13]
  40f0e0:	cbz	w8, 40f18c <ferror@plt+0xb8ec>
  40f0e4:	cmp	w8, #0x2c
  40f0e8:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f0ec:	add	x8, x8, #0x740
  40f0f0:	mov	w9, #0xd                   	// #13
  40f0f4:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f0f8:	b	40ee30 <ferror@plt+0xb590>
  40f0fc:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f100:	add	x8, x8, #0x6f8
  40f104:	mov	w9, #0xb                   	// #11
  40f108:	b	40f3b8 <ferror@plt+0xbb18>
  40f10c:	ldrb	w8, [x23, #9]
  40f110:	cbz	w8, 40f1bc <ferror@plt+0xb91c>
  40f114:	cmp	w8, #0x2c
  40f118:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f11c:	add	x8, x8, #0x758
  40f120:	mov	w9, #0x9                   	// #9
  40f124:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f128:	b	40ee48 <ferror@plt+0xb5a8>
  40f12c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f130:	add	x8, x8, #0x710
  40f134:	mov	w9, #0xc                   	// #12
  40f138:	b	40f3b8 <ferror@plt+0xbb18>
  40f13c:	ldrb	w8, [x23, #4]
  40f140:	cbz	w8, 40f1ec <ferror@plt+0xb94c>
  40f144:	cmp	w8, #0x2c
  40f148:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f14c:	add	x8, x8, #0x770
  40f150:	mov	w9, #0x4                   	// #4
  40f154:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f158:	b	40ee60 <ferror@plt+0xb5c0>
  40f15c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f160:	add	x8, x8, #0x728
  40f164:	mov	w9, #0x6                   	// #6
  40f168:	b	40f3b8 <ferror@plt+0xbb18>
  40f16c:	ldrb	w8, [x23, #4]
  40f170:	cbz	w8, 40f21c <ferror@plt+0xb97c>
  40f174:	cmp	w8, #0x2c
  40f178:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f17c:	add	x8, x8, #0x788
  40f180:	mov	w9, #0x4                   	// #4
  40f184:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f188:	b	40ee78 <ferror@plt+0xb5d8>
  40f18c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f190:	add	x8, x8, #0x740
  40f194:	mov	w9, #0xd                   	// #13
  40f198:	b	40f3b8 <ferror@plt+0xbb18>
  40f19c:	ldrb	w8, [x23, #5]
  40f1a0:	cbz	w8, 40f24c <ferror@plt+0xb9ac>
  40f1a4:	cmp	w8, #0x2c
  40f1a8:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f1ac:	add	x8, x8, #0x7a0
  40f1b0:	mov	w9, #0x5                   	// #5
  40f1b4:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f1b8:	b	40ee90 <ferror@plt+0xb5f0>
  40f1bc:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f1c0:	add	x8, x8, #0x758
  40f1c4:	mov	w9, #0x9                   	// #9
  40f1c8:	b	40f3b8 <ferror@plt+0xbb18>
  40f1cc:	ldrb	w8, [x23, #3]
  40f1d0:	cbz	w8, 40f27c <ferror@plt+0xb9dc>
  40f1d4:	cmp	w8, #0x2c
  40f1d8:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f1dc:	add	x8, x8, #0x7b8
  40f1e0:	mov	w9, #0x3                   	// #3
  40f1e4:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f1e8:	b	40eea8 <ferror@plt+0xb608>
  40f1ec:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f1f0:	add	x8, x8, #0x770
  40f1f4:	mov	w9, #0x4                   	// #4
  40f1f8:	b	40f3b8 <ferror@plt+0xbb18>
  40f1fc:	ldrb	w8, [x23, #5]
  40f200:	cbz	w8, 40f2ac <ferror@plt+0xba0c>
  40f204:	cmp	w8, #0x2c
  40f208:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f20c:	add	x8, x8, #0x7d0
  40f210:	mov	w9, #0x5                   	// #5
  40f214:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f218:	b	40eec0 <ferror@plt+0xb620>
  40f21c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f220:	add	x8, x8, #0x788
  40f224:	mov	w9, #0x4                   	// #4
  40f228:	b	40f3b8 <ferror@plt+0xbb18>
  40f22c:	ldrb	w8, [x23, #8]
  40f230:	cbz	w8, 40f2dc <ferror@plt+0xba3c>
  40f234:	cmp	w8, #0x2c
  40f238:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f23c:	add	x8, x8, #0x7e8
  40f240:	mov	w9, #0x8                   	// #8
  40f244:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f248:	b	40eed8 <ferror@plt+0xb638>
  40f24c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f250:	add	x8, x8, #0x7a0
  40f254:	mov	w9, #0x5                   	// #5
  40f258:	b	40f3b8 <ferror@plt+0xbb18>
  40f25c:	ldrb	w8, [x23, #8]
  40f260:	cbz	w8, 40f30c <ferror@plt+0xba6c>
  40f264:	cmp	w8, #0x2c
  40f268:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f26c:	add	x8, x8, #0x800
  40f270:	mov	w9, #0x8                   	// #8
  40f274:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f278:	b	40eef0 <ferror@plt+0xb650>
  40f27c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f280:	add	x8, x8, #0x7b8
  40f284:	mov	w9, #0x3                   	// #3
  40f288:	b	40f3b8 <ferror@plt+0xbb18>
  40f28c:	ldrb	w8, [x23, #6]
  40f290:	cbz	w8, 40f33c <ferror@plt+0xba9c>
  40f294:	cmp	w8, #0x2c
  40f298:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f29c:	add	x8, x8, #0x818
  40f2a0:	mov	w9, #0x6                   	// #6
  40f2a4:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f2a8:	b	40ef08 <ferror@plt+0xb668>
  40f2ac:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f2b0:	add	x8, x8, #0x7d0
  40f2b4:	mov	w9, #0x5                   	// #5
  40f2b8:	b	40f3b8 <ferror@plt+0xbb18>
  40f2bc:	ldrb	w8, [x23, #7]
  40f2c0:	cbz	w8, 40f36c <ferror@plt+0xbacc>
  40f2c4:	cmp	w8, #0x2c
  40f2c8:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f2cc:	add	x8, x8, #0x830
  40f2d0:	mov	w9, #0x7                   	// #7
  40f2d4:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f2d8:	b	40ef20 <ferror@plt+0xb680>
  40f2dc:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f2e0:	add	x8, x8, #0x7e8
  40f2e4:	mov	w9, #0x8                   	// #8
  40f2e8:	b	40f3b8 <ferror@plt+0xbb18>
  40f2ec:	ldrb	w8, [x23, #3]
  40f2f0:	cbz	w8, 40f37c <ferror@plt+0xbadc>
  40f2f4:	cmp	w8, #0x2c
  40f2f8:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f2fc:	add	x8, x8, #0x848
  40f300:	mov	w9, #0x3                   	// #3
  40f304:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f308:	b	40ef38 <ferror@plt+0xb698>
  40f30c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f310:	add	x8, x8, #0x800
  40f314:	mov	w9, #0x8                   	// #8
  40f318:	b	40f3b8 <ferror@plt+0xbb18>
  40f31c:	ldrb	w8, [x23, #12]
  40f320:	cbz	w8, 40f38c <ferror@plt+0xbaec>
  40f324:	cmp	w8, #0x2c
  40f328:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f32c:	add	x8, x8, #0x860
  40f330:	mov	w9, #0xc                   	// #12
  40f334:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f338:	b	40ef50 <ferror@plt+0xb6b0>
  40f33c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f340:	add	x8, x8, #0x818
  40f344:	mov	w9, #0x6                   	// #6
  40f348:	b	40f3b8 <ferror@plt+0xbb18>
  40f34c:	ldrb	w8, [x23, #13]
  40f350:	cbz	w8, 40f39c <ferror@plt+0xbafc>
  40f354:	cmp	w8, #0x2c
  40f358:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f35c:	add	x8, x8, #0x878
  40f360:	mov	w9, #0xd                   	// #13
  40f364:	b.eq	40f3b8 <ferror@plt+0xbb18>  // b.none
  40f368:	b	40ef68 <ferror@plt+0xb6c8>
  40f36c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f370:	add	x8, x8, #0x830
  40f374:	mov	w9, #0x7                   	// #7
  40f378:	b	40f3b8 <ferror@plt+0xbb18>
  40f37c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f380:	add	x8, x8, #0x848
  40f384:	mov	w9, #0x3                   	// #3
  40f388:	b	40f3b8 <ferror@plt+0xbb18>
  40f38c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f390:	add	x8, x8, #0x860
  40f394:	mov	w9, #0xc                   	// #12
  40f398:	b	40f3b8 <ferror@plt+0xbb18>
  40f39c:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f3a0:	add	x8, x8, #0x878
  40f3a4:	mov	w9, #0xd                   	// #13
  40f3a8:	b	40f3b8 <ferror@plt+0xbb18>
  40f3ac:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  40f3b0:	add	x8, x8, #0x890
  40f3b4:	mov	w9, #0xa                   	// #10
  40f3b8:	ldr	x10, [x8, #8]
  40f3bc:	ldr	w8, [x8, #16]
  40f3c0:	add	x0, x23, x9
  40f3c4:	ldr	w11, [x10]
  40f3c8:	orr	w8, w11, w8
  40f3cc:	str	w8, [x10]
  40f3d0:	ldr	w8, [x27, #616]
  40f3d4:	cbz	w8, 40ed54 <ferror@plt+0xb4b4>
  40f3d8:	str	w25, [x26, #556]
  40f3dc:	b	40ed54 <ferror@plt+0xb4b4>
  40f3e0:	ldp	x20, x19, [sp, #80]
  40f3e4:	ldp	x22, x21, [sp, #64]
  40f3e8:	ldp	x24, x23, [sp, #48]
  40f3ec:	ldp	x26, x25, [sp, #32]
  40f3f0:	ldp	x28, x27, [sp, #16]
  40f3f4:	ldp	x29, x30, [sp], #96
  40f3f8:	ret
  40f3fc:	stp	x29, x30, [sp, #-96]!
  40f400:	stp	x28, x27, [sp, #16]
  40f404:	stp	x26, x25, [sp, #32]
  40f408:	stp	x24, x23, [sp, #48]
  40f40c:	stp	x22, x21, [sp, #64]
  40f410:	stp	x20, x19, [sp, #80]
  40f414:	ldrb	w8, [x0]
  40f418:	mov	x29, sp
  40f41c:	cbz	w8, 40f584 <ferror@plt+0xbce4>
  40f420:	adrp	x22, 445000 <warn@@Base+0x4e9c>
  40f424:	mov	x19, x0
  40f428:	mov	w21, #0x1                   	// #1
  40f42c:	add	x22, x22, #0x940
  40f430:	adrp	x25, 46c000 <_bfd_std_section+0x3118>
  40f434:	adrp	x27, 46c000 <_bfd_std_section+0x3118>
  40f438:	adrp	x20, 46c000 <_bfd_std_section+0x3118>
  40f43c:	adrp	x23, 46c000 <_bfd_std_section+0x3118>
  40f440:	adrp	x24, 46c000 <_bfd_std_section+0x3118>
  40f444:	adrp	x26, 46c000 <_bfd_std_section+0x3118>
  40f448:	mov	w28, #0x1                   	// #1
  40f44c:	b	40f468 <ferror@plt+0xbbc8>
  40f450:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f454:	str	w21, [x8, #616]
  40f458:	str	w21, [x25, #556]
  40f45c:	ldrb	w8, [x19, w28, uxtw]
  40f460:	add	w28, w28, #0x1
  40f464:	cbz	w8, 40f584 <ferror@plt+0xbce4>
  40f468:	and	w8, w8, #0xff
  40f46c:	sub	w8, w8, #0x41
  40f470:	cmp	w8, #0x34
  40f474:	b.hi	40f494 <ferror@plt+0xbbf4>  // b.pmore
  40f478:	adr	x9, 40f450 <ferror@plt+0xbbb0>
  40f47c:	ldrb	w10, [x22, x8]
  40f480:	add	x9, x9, x10, lsl #2
  40f484:	br	x9
  40f488:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f48c:	str	w21, [x8, #576]
  40f490:	b	40f45c <ferror@plt+0xbbbc>
  40f494:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  40f498:	mov	w2, #0x5                   	// #5
  40f49c:	mov	x0, xzr
  40f4a0:	add	x1, x1, #0x5e8
  40f4a4:	bl	403700 <dcgettext@plt>
  40f4a8:	mov	x1, x19
  40f4ac:	bl	440164 <warn@@Base>
  40f4b0:	b	40f45c <ferror@plt+0xbbbc>
  40f4b4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f4b8:	str	w21, [x8, #572]
  40f4bc:	b	40f45c <ferror@plt+0xbbbc>
  40f4c0:	ldr	w8, [x27, #596]
  40f4c4:	orr	w8, w8, #0x2
  40f4c8:	str	w8, [x27, #596]
  40f4cc:	b	40f45c <ferror@plt+0xbbbc>
  40f4d0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f4d4:	str	w21, [x8, #600]
  40f4d8:	b	40f45c <ferror@plt+0xbbbc>
  40f4dc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f4e0:	str	w21, [x8, #580]
  40f4e4:	b	40f45c <ferror@plt+0xbbbc>
  40f4e8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f4ec:	str	w21, [x8, #604]
  40f4f0:	b	40f45c <ferror@plt+0xbbbc>
  40f4f4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f4f8:	str	w21, [x8, #568]
  40f4fc:	b	40f45c <ferror@plt+0xbbbc>
  40f500:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f504:	str	w21, [x8, #628]
  40f508:	b	40f45c <ferror@plt+0xbbbc>
  40f50c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f510:	str	w21, [x8, #624]
  40f514:	b	40f45c <ferror@plt+0xbbbc>
  40f518:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f51c:	str	w21, [x8, #548]
  40f520:	b	40f45c <ferror@plt+0xbbbc>
  40f524:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f528:	str	w21, [x8, #620]
  40f52c:	b	40f45c <ferror@plt+0xbbbc>
  40f530:	ldr	w8, [x27, #596]
  40f534:	orr	w8, w8, #0x1
  40f538:	str	w8, [x27, #596]
  40f53c:	b	40f45c <ferror@plt+0xbbbc>
  40f540:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f544:	str	w21, [x8, #612]
  40f548:	b	40f45c <ferror@plt+0xbbbc>
  40f54c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f550:	str	w21, [x8, #564]
  40f554:	b	40f45c <ferror@plt+0xbbbc>
  40f558:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f55c:	str	w21, [x8, #560]
  40f560:	b	40f45c <ferror@plt+0xbbbc>
  40f564:	str	w21, [x20, #552]
  40f568:	b	40f45c <ferror@plt+0xbbbc>
  40f56c:	str	w21, [x23, #544]
  40f570:	b	40f45c <ferror@plt+0xbbbc>
  40f574:	str	w21, [x24, #608]
  40f578:	b	40f45c <ferror@plt+0xbbbc>
  40f57c:	str	w21, [x26, #592]
  40f580:	b	40f45c <ferror@plt+0xbbbc>
  40f584:	ldp	x20, x19, [sp, #80]
  40f588:	ldp	x22, x21, [sp, #64]
  40f58c:	ldp	x24, x23, [sp, #48]
  40f590:	ldp	x26, x25, [sp, #32]
  40f594:	ldp	x28, x27, [sp, #16]
  40f598:	ldp	x29, x30, [sp], #96
  40f59c:	ret
  40f5a0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f5a4:	mov	w9, #0x1                   	// #1
  40f5a8:	str	w9, [x8, #548]
  40f5ac:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f5b0:	str	w9, [x8, #568]
  40f5b4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f5b8:	str	w9, [x8, #596]
  40f5bc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f5c0:	str	w9, [x8, #560]
  40f5c4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f5c8:	str	w9, [x8, #608]
  40f5cc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f5d0:	str	w9, [x8, #552]
  40f5d4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f5d8:	str	w9, [x8, #600]
  40f5dc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f5e0:	str	w9, [x8, #556]
  40f5e4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f5e8:	str	w9, [x8, #612]
  40f5ec:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f5f0:	str	w9, [x8, #544]
  40f5f4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f5f8:	str	w9, [x8, #564]
  40f5fc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f600:	str	w9, [x8, #624]
  40f604:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f608:	str	w9, [x8, #604]
  40f60c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f610:	str	w9, [x8, #592]
  40f614:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f618:	str	w9, [x8, #580]
  40f61c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f620:	str	w9, [x8, #576]
  40f624:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f628:	str	w9, [x8, #628]
  40f62c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f630:	str	w9, [x8, #572]
  40f634:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f638:	str	w9, [x8, #620]
  40f63c:	ret
  40f640:	sub	sp, sp, #0x80
  40f644:	stp	x29, x30, [sp, #32]
  40f648:	stp	x28, x27, [sp, #48]
  40f64c:	stp	x26, x25, [sp, #64]
  40f650:	stp	x24, x23, [sp, #80]
  40f654:	stp	x22, x21, [sp, #96]
  40f658:	stp	x20, x19, [sp, #112]
  40f65c:	ldr	x21, [x0, #32]
  40f660:	ldr	x8, [x0, #48]
  40f664:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  40f668:	ldr	w9, [x9, #572]
  40f66c:	mov	x19, x0
  40f670:	add	x8, x21, x8
  40f674:	add	x29, sp, #0x20
  40f678:	stp	x0, x8, [sp, #8]
  40f67c:	cbz	w9, 40f6a8 <ferror@plt+0xbe08>
  40f680:	ldr	x8, [x19, #24]
  40f684:	cbz	x8, 40f6a8 <ferror@plt+0xbe08>
  40f688:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40f68c:	add	x1, x1, #0x999
  40f690:	mov	w2, #0x5                   	// #5
  40f694:	mov	x0, xzr
  40f698:	bl	403700 <dcgettext@plt>
  40f69c:	ldp	x1, x2, [x19, #16]
  40f6a0:	bl	4037a0 <printf@plt>
  40f6a4:	b	40f6c4 <ferror@plt+0xbe24>
  40f6a8:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40f6ac:	add	x1, x1, #0x9c8
  40f6b0:	mov	w2, #0x5                   	// #5
  40f6b4:	mov	x0, xzr
  40f6b8:	bl	403700 <dcgettext@plt>
  40f6bc:	ldr	x1, [x19, #16]
  40f6c0:	bl	4037a0 <printf@plt>
  40f6c4:	adrp	x22, 44b000 <warn@@Base+0xae9c>
  40f6c8:	adrp	x25, 44c000 <warn@@Base+0xbe9c>
  40f6cc:	adrp	x26, 44c000 <warn@@Base+0xbe9c>
  40f6d0:	adrp	x28, 46b000 <_bfd_std_section+0x2118>
  40f6d4:	add	x22, x22, #0xb59
  40f6d8:	add	x25, x25, #0x98e
  40f6dc:	add	x26, x26, #0x1c2
  40f6e0:	adrp	x27, 468000 <_sch_istable+0x1c50>
  40f6e4:	add	x28, x28, #0x798
  40f6e8:	mov	w19, #0x2001                	// #8193
  40f6ec:	b	40f6f8 <ferror@plt+0xbe58>
  40f6f0:	ldur	x21, [x29, #-8]
  40f6f4:	cbz	x21, 40f93c <ferror@plt+0xc09c>
  40f6f8:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40f6fc:	ldr	x20, [x8, #1432]
  40f700:	cbnz	x20, 40f76c <ferror@plt+0xbecc>
  40f704:	ldr	x1, [sp, #16]
  40f708:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  40f70c:	add	x20, x20, #0x598
  40f710:	mov	x0, x21
  40f714:	stp	xzr, xzr, [x20]
  40f718:	bl	41ff94 <ferror@plt+0x1c6f4>
  40f71c:	ldr	x8, [x20]
  40f720:	stur	x0, [x29, #-8]
  40f724:	cbz	x8, 40f6f0 <ferror@plt+0xbe50>
  40f728:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40f72c:	mov	w2, #0x5                   	// #5
  40f730:	mov	x0, xzr
  40f734:	add	x1, x1, #0x947
  40f738:	bl	403700 <dcgettext@plt>
  40f73c:	ldr	x8, [sp, #8]
  40f740:	ldr	x8, [x8, #32]
  40f744:	sub	x1, x21, x8
  40f748:	bl	4037a0 <printf@plt>
  40f74c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40f750:	ldr	x24, [x8, #1432]
  40f754:	cbnz	x24, 40f794 <ferror@plt+0xbef4>
  40f758:	b	40f6f0 <ferror@plt+0xbe50>
  40f75c:	mov	x0, x20
  40f760:	bl	403510 <free@plt>
  40f764:	mov	x20, x23
  40f768:	cbz	x23, 40f704 <ferror@plt+0xbe64>
  40f76c:	ldr	x0, [x20, #24]
  40f770:	ldr	x23, [x20, #40]
  40f774:	cbz	x0, 40f75c <ferror@plt+0xbebc>
  40f778:	ldr	x24, [x0, #24]
  40f77c:	bl	403510 <free@plt>
  40f780:	mov	x0, x24
  40f784:	cbnz	x24, 40f778 <ferror@plt+0xbed8>
  40f788:	b	40f75c <ferror@plt+0xbebc>
  40f78c:	ldr	x24, [x24, #40]
  40f790:	cbz	x24, 40f6f0 <ferror@plt+0xbe50>
  40f794:	ldp	x21, x20, [x24]
  40f798:	mov	w0, w20
  40f79c:	bl	441cb0 <warn@@Base+0x1b4c>
  40f7a0:	mov	x23, x0
  40f7a4:	cbnz	x0, 40f7f0 <ferror@plt+0xbf50>
  40f7a8:	mov	x8, #0xffffffffffffbf80    	// #-16512
  40f7ac:	add	x8, x20, x8
  40f7b0:	lsr	x8, x8, #7
  40f7b4:	cmp	x8, #0x17f
  40f7b8:	adrp	x8, 44b000 <warn@@Base+0xae9c>
  40f7bc:	adrp	x9, 44b000 <warn@@Base+0xae9c>
  40f7c0:	add	x8, x8, #0x104
  40f7c4:	add	x9, x9, #0xef
  40f7c8:	csel	x1, x9, x8, cc  // cc = lo, ul, last
  40f7cc:	mov	w2, #0x5                   	// #5
  40f7d0:	bl	403700 <dcgettext@plt>
  40f7d4:	adrp	x23, 46b000 <_bfd_std_section+0x2118>
  40f7d8:	add	x23, x23, #0x6d0
  40f7dc:	mov	x2, x0
  40f7e0:	mov	w1, #0x64                  	// #100
  40f7e4:	mov	x0, x23
  40f7e8:	mov	x3, x20
  40f7ec:	bl	403160 <snprintf@plt>
  40f7f0:	ldr	w8, [x24, #16]
  40f7f4:	adrp	x9, 44c000 <warn@@Base+0xbe9c>
  40f7f8:	add	x9, x9, #0x982
  40f7fc:	mov	w2, #0x5                   	// #5
  40f800:	cmp	w8, #0x0
  40f804:	adrp	x8, 44c000 <warn@@Base+0xbe9c>
  40f808:	add	x8, x8, #0x975
  40f80c:	csel	x1, x9, x8, eq  // eq = none
  40f810:	mov	x0, xzr
  40f814:	bl	403700 <dcgettext@plt>
  40f818:	mov	x3, x0
  40f81c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  40f820:	add	x0, x0, #0x95d
  40f824:	mov	x1, x21
  40f828:	mov	x2, x23
  40f82c:	bl	4037a0 <printf@plt>
  40f830:	ldr	x23, [x24, #24]
  40f834:	cbnz	x23, 40f850 <ferror@plt+0xbfb0>
  40f838:	b	40f78c <ferror@plt+0xbeec>
  40f83c:	ldr	x1, [x27, #3808]
  40f840:	mov	w0, #0xa                   	// #10
  40f844:	bl	4030b0 <putc@plt>
  40f848:	ldr	x23, [x23, #24]
  40f84c:	cbz	x23, 40f78c <ferror@plt+0xbeec>
  40f850:	ldr	x20, [x23]
  40f854:	cbz	x20, 40f874 <ferror@plt+0xbfd4>
  40f858:	cmp	x20, x19
  40f85c:	b.ne	40f888 <ferror@plt+0xbfe8>  // b.any
  40f860:	adrp	x21, 44b000 <warn@@Base+0xae9c>
  40f864:	add	x21, x21, #0x135
  40f868:	ldr	x20, [x23, #8]
  40f86c:	cbnz	x20, 40f8a0 <ferror@plt+0xc000>
  40f870:	b	40f910 <ferror@plt+0xc070>
  40f874:	adrp	x21, 44b000 <warn@@Base+0xae9c>
  40f878:	add	x21, x21, #0x126
  40f87c:	ldr	x20, [x23, #8]
  40f880:	cbnz	x20, 40f8a0 <ferror@plt+0xc000>
  40f884:	b	40f910 <ferror@plt+0xc070>
  40f888:	mov	w0, w20
  40f88c:	bl	442400 <warn@@Base+0x229c>
  40f890:	mov	x21, x0
  40f894:	cbz	x0, 40f8dc <ferror@plt+0xc03c>
  40f898:	ldr	x20, [x23, #8]
  40f89c:	cbz	x20, 40f910 <ferror@plt+0xc070>
  40f8a0:	mov	w0, w20
  40f8a4:	bl	44217c <warn@@Base+0x2018>
  40f8a8:	mov	x2, x0
  40f8ac:	cbnz	x0, 40f914 <ferror@plt+0xc074>
  40f8b0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40f8b4:	mov	w2, #0x5                   	// #5
  40f8b8:	add	x1, x1, #0xb6a
  40f8bc:	bl	403700 <dcgettext@plt>
  40f8c0:	mov	x2, x0
  40f8c4:	mov	w1, #0x64                  	// #100
  40f8c8:	mov	x0, x28
  40f8cc:	mov	x3, x20
  40f8d0:	bl	403160 <snprintf@plt>
  40f8d4:	mov	x2, x28
  40f8d8:	b	40f914 <ferror@plt+0xc074>
  40f8dc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40f8e0:	mov	w2, #0x5                   	// #5
  40f8e4:	add	x1, x1, #0x15d
  40f8e8:	bl	403700 <dcgettext@plt>
  40f8ec:	adrp	x21, 46b000 <_bfd_std_section+0x2118>
  40f8f0:	add	x21, x21, #0x734
  40f8f4:	mov	x2, x0
  40f8f8:	mov	w1, #0x64                  	// #100
  40f8fc:	mov	x0, x21
  40f900:	mov	x3, x20
  40f904:	bl	403160 <snprintf@plt>
  40f908:	ldr	x20, [x23, #8]
  40f90c:	cbnz	x20, 40f8a0 <ferror@plt+0xc000>
  40f910:	mov	x2, x22
  40f914:	mov	x0, x25
  40f918:	mov	x1, x21
  40f91c:	bl	4037a0 <printf@plt>
  40f920:	ldr	x8, [x23, #8]
  40f924:	cmp	x8, #0x21
  40f928:	b.ne	40f83c <ferror@plt+0xbf9c>  // b.any
  40f92c:	ldr	x1, [x23, #16]
  40f930:	mov	x0, x26
  40f934:	bl	4037a0 <printf@plt>
  40f938:	b	40f83c <ferror@plt+0xbf9c>
  40f93c:	ldr	x1, [x27, #3808]
  40f940:	mov	w0, #0xa                   	// #10
  40f944:	bl	4030b0 <putc@plt>
  40f948:	ldp	x20, x19, [sp, #112]
  40f94c:	ldp	x22, x21, [sp, #96]
  40f950:	ldp	x24, x23, [sp, #80]
  40f954:	ldp	x26, x25, [sp, #64]
  40f958:	ldp	x28, x27, [sp, #48]
  40f95c:	ldp	x29, x30, [sp, #32]
  40f960:	mov	w0, #0x1                   	// #1
  40f964:	add	sp, sp, #0x80
  40f968:	ret
  40f96c:	sub	sp, sp, #0xa0
  40f970:	stp	x29, x30, [sp, #64]
  40f974:	stp	x28, x27, [sp, #80]
  40f978:	stp	x26, x25, [sp, #96]
  40f97c:	stp	x24, x23, [sp, #112]
  40f980:	stp	x22, x21, [sp, #128]
  40f984:	stp	x20, x19, [sp, #144]
  40f988:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40f98c:	ldr	x20, [x0, #32]
  40f990:	ldr	w8, [x8, #572]
  40f994:	ldr	x19, [x0, #48]
  40f998:	mov	x27, x0
  40f99c:	mov	x21, x1
  40f9a0:	add	x29, sp, #0x40
  40f9a4:	cbz	w8, 40f9e0 <ferror@plt+0xc140>
  40f9a8:	ldr	x8, [x27, #24]
  40f9ac:	cbz	x8, 40f9e0 <ferror@plt+0xc140>
  40f9b0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40f9b4:	add	x1, x1, #0x999
  40f9b8:	mov	w2, #0x5                   	// #5
  40f9bc:	mov	x0, xzr
  40f9c0:	bl	403700 <dcgettext@plt>
  40f9c4:	ldp	x1, x2, [x27, #16]
  40f9c8:	bl	4037a0 <printf@plt>
  40f9cc:	mov	x0, x21
  40f9d0:	bl	426ee4 <ferror@plt+0x23644>
  40f9d4:	cmp	x19, #0x1
  40f9d8:	b.ge	40fa0c <ferror@plt+0xc16c>  // b.tcont
  40f9dc:	b	40fff4 <ferror@plt+0xc754>
  40f9e0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40f9e4:	add	x1, x1, #0x9c8
  40f9e8:	mov	w2, #0x5                   	// #5
  40f9ec:	mov	x0, xzr
  40f9f0:	bl	403700 <dcgettext@plt>
  40f9f4:	ldr	x1, [x27, #16]
  40f9f8:	bl	4037a0 <printf@plt>
  40f9fc:	mov	x0, x21
  40fa00:	bl	426ee4 <ferror@plt+0x23644>
  40fa04:	cmp	x19, #0x1
  40fa08:	b.lt	40fff4 <ferror@plt+0xc754>  // b.tstop
  40fa0c:	add	x19, x20, x19
  40fa10:	stp	x27, x19, [sp]
  40fa14:	b	40fa28 <ferror@plt+0xc188>
  40fa18:	ldr	x20, [sp, #24]
  40fa1c:	ldr	x27, [sp]
  40fa20:	cmp	x20, x19
  40fa24:	b.cs	40fff4 <ferror@plt+0xc754>  // b.hs, b.nlast
  40fa28:	add	x25, x20, #0x4
  40fa2c:	sub	w8, w19, w20
  40fa30:	cmp	x25, x19
  40fa34:	mov	w24, #0x4                   	// #4
  40fa38:	csel	w1, w24, w8, cc  // cc = lo, ul, last
  40fa3c:	sub	w8, w1, #0x1
  40fa40:	cmp	w8, #0x7
  40fa44:	b.ls	40fa50 <ferror@plt+0xc1b0>  // b.plast
  40fa48:	mov	x22, xzr
  40fa4c:	b	40fa88 <ferror@plt+0xc1e8>
  40fa50:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40fa54:	ldr	x8, [x8, #648]
  40fa58:	mov	x0, x20
  40fa5c:	blr	x8
  40fa60:	mov	w8, #0xffffffff            	// #-1
  40fa64:	cmp	x0, x8
  40fa68:	b.ne	40fa80 <ferror@plt+0xc1e0>  // b.any
  40fa6c:	add	x23, x20, #0xc
  40fa70:	cmp	x23, x19
  40fa74:	b.cs	40faa4 <ferror@plt+0xc204>  // b.hs, b.nlast
  40fa78:	mov	w1, #0x8                   	// #8
  40fa7c:	b	40fac4 <ferror@plt+0xc224>
  40fa80:	mov	x22, x0
  40fa84:	mov	w24, #0x4                   	// #4
  40fa88:	mov	x23, x25
  40fa8c:	mov	w28, #0x4                   	// #4
  40fa90:	ldr	x8, [x27, #32]
  40fa94:	sub	x21, x23, x8
  40fa98:	adds	x8, x21, x22
  40fa9c:	b.cc	40faf0 <ferror@plt+0xc250>  // b.lo, b.ul, b.last
  40faa0:	b	40ff20 <ferror@plt+0xc680>
  40faa4:	cmp	x25, x19
  40faa8:	b.cs	40fabc <ferror@plt+0xc21c>  // b.hs, b.nlast
  40faac:	sub	w1, w19, w25
  40fab0:	sub	w8, w1, #0x1
  40fab4:	cmp	w8, #0x7
  40fab8:	b.ls	40fac4 <ferror@plt+0xc224>  // b.plast
  40fabc:	mov	x22, xzr
  40fac0:	b	40fad8 <ferror@plt+0xc238>
  40fac4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40fac8:	ldr	x8, [x8, #648]
  40facc:	mov	x0, x25
  40fad0:	blr	x8
  40fad4:	mov	x22, x0
  40fad8:	mov	w24, #0x8                   	// #8
  40fadc:	mov	w28, #0xc                   	// #12
  40fae0:	ldr	x8, [x27, #32]
  40fae4:	sub	x21, x23, x8
  40fae8:	adds	x8, x21, x22
  40faec:	b.cs	40ff20 <ferror@plt+0xc680>  // b.hs, b.nlast
  40faf0:	ldr	x9, [x27, #48]
  40faf4:	cmp	x8, x9
  40faf8:	b.hi	40ff20 <ferror@plt+0xc680>  // b.pmore
  40fafc:	add	x26, x23, #0x2
  40fb00:	cmp	x26, x19
  40fb04:	b.cs	40fb10 <ferror@plt+0xc270>  // b.hs, b.nlast
  40fb08:	mov	w1, #0x2                   	// #2
  40fb0c:	b	40fb6c <ferror@plt+0xc2cc>
  40fb10:	cmp	x23, x19
  40fb14:	b.cs	40fb28 <ferror@plt+0xc288>  // b.hs, b.nlast
  40fb18:	sub	w1, w19, w23
  40fb1c:	sub	w8, w1, #0x1
  40fb20:	cmp	w8, #0x7
  40fb24:	b.ls	40fb6c <ferror@plt+0xc2cc>  // b.plast
  40fb28:	mov	w23, wzr
  40fb2c:	add	x25, x26, x24
  40fb30:	cmp	x25, x19
  40fb34:	b.cc	40fb8c <ferror@plt+0xc2ec>  // b.lo, b.ul, b.last
  40fb38:	cmp	x26, x19
  40fb3c:	b.cs	40fb98 <ferror@plt+0xc2f8>  // b.hs, b.nlast
  40fb40:	sub	w24, w19, w26
  40fb44:	sub	w8, w24, #0x1
  40fb48:	cmp	w8, #0x7
  40fb4c:	b.hi	40fb98 <ferror@plt+0xc2f8>  // b.pmore
  40fb50:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40fb54:	ldr	x8, [x8, #648]
  40fb58:	mov	x0, x26
  40fb5c:	mov	w1, w24
  40fb60:	blr	x8
  40fb64:	mov	x24, x0
  40fb68:	b	40fb9c <ferror@plt+0xc2fc>
  40fb6c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40fb70:	ldr	x8, [x8, #648]
  40fb74:	mov	x0, x23
  40fb78:	blr	x8
  40fb7c:	mov	x23, x0
  40fb80:	add	x25, x26, x24
  40fb84:	cmp	x25, x19
  40fb88:	b.cs	40fb38 <ferror@plt+0xc298>  // b.hs, b.nlast
  40fb8c:	sub	w8, w24, #0x1
  40fb90:	cmp	w8, #0x7
  40fb94:	b.ls	40fb50 <ferror@plt+0xc2b0>  // b.plast
  40fb98:	mov	x24, xzr
  40fb9c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40fba0:	ldr	w8, [x8, #1296]
  40fba4:	add	w9, w8, #0x1
  40fba8:	cmp	w9, #0x2
  40fbac:	b.cc	40fbf4 <ferror@plt+0xc354>  // b.lo, b.ul, b.last
  40fbb0:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  40fbb4:	ldr	x9, [x9, #1400]
  40fbb8:	add	x9, x9, #0x10
  40fbbc:	ldr	x10, [x9]
  40fbc0:	cmp	x10, x24
  40fbc4:	b.eq	40fbf4 <ferror@plt+0xc354>  // b.none
  40fbc8:	subs	x8, x8, #0x1
  40fbcc:	add	x9, x9, #0x68
  40fbd0:	b.ne	40fbbc <ferror@plt+0xc31c>  // b.any
  40fbd4:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40fbd8:	mov	w2, #0x5                   	// #5
  40fbdc:	mov	x0, xzr
  40fbe0:	add	x1, x1, #0x99b
  40fbe4:	bl	403700 <dcgettext@plt>
  40fbe8:	ldr	x2, [x27, #16]
  40fbec:	mov	x1, x24
  40fbf0:	bl	440164 <warn@@Base>
  40fbf4:	add	x26, x25, #0x1
  40fbf8:	cmp	x26, x19
  40fbfc:	b.cs	40fc08 <ferror@plt+0xc368>  // b.hs, b.nlast
  40fc00:	mov	w1, #0x1                   	// #1
  40fc04:	b	40fc60 <ferror@plt+0xc3c0>
  40fc08:	cmp	x25, x19
  40fc0c:	b.cs	40fc20 <ferror@plt+0xc380>  // b.hs, b.nlast
  40fc10:	sub	w1, w19, w25
  40fc14:	sub	w8, w1, #0x1
  40fc18:	cmp	w8, #0x7
  40fc1c:	b.ls	40fc60 <ferror@plt+0xc3c0>  // b.plast
  40fc20:	mov	w25, wzr
  40fc24:	add	x21, x26, #0x1
  40fc28:	cmp	x21, x19
  40fc2c:	b.cc	40fc80 <ferror@plt+0xc3e0>  // b.lo, b.ul, b.last
  40fc30:	cmp	x26, x19
  40fc34:	b.cs	40fc48 <ferror@plt+0xc3a8>  // b.hs, b.nlast
  40fc38:	sub	w1, w19, w26
  40fc3c:	sub	w8, w1, #0x1
  40fc40:	cmp	w8, #0x7
  40fc44:	b.ls	40fc84 <ferror@plt+0xc3e4>  // b.plast
  40fc48:	mov	w26, wzr
  40fc4c:	and	w23, w23, #0xffff
  40fc50:	sub	w8, w23, #0x2
  40fc54:	cmp	w8, #0x2
  40fc58:	b.cc	40fca8 <ferror@plt+0xc408>  // b.lo, b.ul, b.last
  40fc5c:	b	40ffac <ferror@plt+0xc70c>
  40fc60:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40fc64:	ldr	x8, [x8, #648]
  40fc68:	mov	x0, x25
  40fc6c:	blr	x8
  40fc70:	mov	x25, x0
  40fc74:	add	x21, x26, #0x1
  40fc78:	cmp	x21, x19
  40fc7c:	b.cs	40fc30 <ferror@plt+0xc390>  // b.hs, b.nlast
  40fc80:	mov	w1, #0x1                   	// #1
  40fc84:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40fc88:	ldr	x8, [x8, #648]
  40fc8c:	mov	x0, x26
  40fc90:	blr	x8
  40fc94:	mov	x26, x0
  40fc98:	and	w23, w23, #0xffff
  40fc9c:	sub	w8, w23, #0x2
  40fca0:	cmp	w8, #0x2
  40fca4:	b.cs	40ffac <ferror@plt+0xc70c>  // b.hs, b.nlast
  40fca8:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40fcac:	mov	w2, #0x5                   	// #5
  40fcb0:	mov	x0, xzr
  40fcb4:	add	x1, x1, #0xa1a
  40fcb8:	bl	403700 <dcgettext@plt>
  40fcbc:	mov	x1, x22
  40fcc0:	bl	4037a0 <printf@plt>
  40fcc4:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40fcc8:	mov	w2, #0x5                   	// #5
  40fccc:	mov	x0, xzr
  40fcd0:	add	x1, x1, #0xa3b
  40fcd4:	bl	403700 <dcgettext@plt>
  40fcd8:	mov	w1, w23
  40fcdc:	bl	4037a0 <printf@plt>
  40fce0:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40fce4:	mov	w2, #0x5                   	// #5
  40fce8:	mov	x0, xzr
  40fcec:	add	x1, x1, #0xa5b
  40fcf0:	bl	403700 <dcgettext@plt>
  40fcf4:	mov	x1, x24
  40fcf8:	bl	4037a0 <printf@plt>
  40fcfc:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40fd00:	mov	w2, #0x5                   	// #5
  40fd04:	mov	x0, xzr
  40fd08:	add	x1, x1, #0xa7e
  40fd0c:	bl	403700 <dcgettext@plt>
  40fd10:	and	w1, w25, #0xff
  40fd14:	bl	4037a0 <printf@plt>
  40fd18:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40fd1c:	mov	w2, #0x5                   	// #5
  40fd20:	mov	x0, xzr
  40fd24:	add	x1, x1, #0xa9e
  40fd28:	bl	403700 <dcgettext@plt>
  40fd2c:	and	w1, w26, #0xff
  40fd30:	bl	4037a0 <printf@plt>
  40fd34:	add	w8, w26, w25
  40fd38:	and	w25, w8, #0xff
  40fd3c:	sub	w26, w25, #0x1
  40fd40:	cmp	w26, #0x8
  40fd44:	b.cs	40ffbc <ferror@plt+0xc71c>  // b.hs, b.nlast
  40fd48:	tst	w25, w26
  40fd4c:	b.ne	40ffdc <ferror@plt+0xc73c>  // b.any
  40fd50:	adrp	x8, 44c000 <warn@@Base+0xbe9c>
  40fd54:	adrp	x9, 44c000 <warn@@Base+0xbe9c>
  40fd58:	cmp	w25, #0x4
  40fd5c:	add	x8, x8, #0xb37
  40fd60:	add	x9, x9, #0xb17
  40fd64:	csel	x1, x9, x8, hi  // hi = pmore
  40fd68:	mov	w2, #0x5                   	// #5
  40fd6c:	mov	x0, xzr
  40fd70:	bl	403700 <dcgettext@plt>
  40fd74:	bl	4037a0 <printf@plt>
  40fd78:	sub	x8, x21, x20
  40fd7c:	mov	x9, x28
  40fd80:	lsl	w28, w25, #1
  40fd84:	sdiv	x10, x8, x28
  40fd88:	msub	w8, w10, w28, w8
  40fd8c:	sub	w10, w28, w8
  40fd90:	cmp	w8, #0x0
  40fd94:	add	x8, x21, w10, sxtw
  40fd98:	add	x9, x9, x22
  40fd9c:	csel	x24, x21, x8, eq  // eq = none
  40fda0:	add	x20, x20, x9
  40fda4:	add	x8, x24, x28
  40fda8:	cmp	x8, x20
  40fdac:	str	x20, [sp, #24]
  40fdb0:	b.hi	40fa18 <ferror@plt+0xc178>  // b.pmore
  40fdb4:	cmp	w25, #0x8
  40fdb8:	mov	w8, #0x8                   	// #8
  40fdbc:	csel	w8, w25, w8, cc  // cc = lo, ul, last
  40fdc0:	mov	w9, #0x10                  	// #16
  40fdc4:	sub	w21, w9, w8, lsl #1
  40fdc8:	str	w26, [sp, #20]
  40fdcc:	b	40fe90 <ferror@plt+0xc5f0>
  40fdd0:	mov	x22, xzr
  40fdd4:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  40fdd8:	add	x0, x0, #0x23b
  40fddc:	bl	4037a0 <printf@plt>
  40fde0:	adrp	x19, 46b000 <_bfd_std_section+0x2118>
  40fde4:	add	x19, x19, #0x530
  40fde8:	ldrsw	x8, [x19]
  40fdec:	add	x27, x19, #0x330
  40fdf0:	adrp	x26, 44b000 <warn@@Base+0xae9c>
  40fdf4:	add	x26, x26, #0x89
  40fdf8:	add	w9, w8, #0x1
  40fdfc:	add	x24, x27, x8, lsl #6
  40fe00:	and	w8, w9, #0xf
  40fe04:	mov	w1, #0x40                  	// #64
  40fe08:	mov	x0, x24
  40fe0c:	mov	x2, x26
  40fe10:	mov	x3, x23
  40fe14:	str	w8, [x19]
  40fe18:	bl	403160 <snprintf@plt>
  40fe1c:	add	x1, x24, x21
  40fe20:	adrp	x24, 44c000 <warn@@Base+0xbe9c>
  40fe24:	add	x24, x24, #0x380
  40fe28:	mov	x0, x24
  40fe2c:	bl	4037a0 <printf@plt>
  40fe30:	ldrsw	x8, [x19]
  40fe34:	mov	w1, #0x40                  	// #64
  40fe38:	mov	x2, x26
  40fe3c:	mov	x3, x22
  40fe40:	add	w9, w8, #0x1
  40fe44:	add	x23, x27, x8, lsl #6
  40fe48:	and	w8, w9, #0xf
  40fe4c:	mov	x0, x23
  40fe50:	str	w8, [x19]
  40fe54:	bl	403160 <snprintf@plt>
  40fe58:	add	x1, x23, x21
  40fe5c:	mov	x0, x24
  40fe60:	bl	4037a0 <printf@plt>
  40fe64:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40fe68:	ldr	x1, [x8, #3808]
  40fe6c:	mov	w0, #0xa                   	// #10
  40fe70:	bl	4030b0 <putc@plt>
  40fe74:	ldr	x9, [sp, #24]
  40fe78:	ldr	x19, [sp, #8]
  40fe7c:	ldr	w26, [sp, #20]
  40fe80:	add	x8, x20, x28
  40fe84:	cmp	x8, x9
  40fe88:	mov	x24, x20
  40fe8c:	b.hi	40fa18 <ferror@plt+0xc178>  // b.pmore
  40fe90:	add	x22, x24, x25
  40fe94:	cmp	x22, x19
  40fe98:	mov	w8, w26
  40fe9c:	mov	w1, w25
  40fea0:	b.cc	40feb4 <ferror@plt+0xc614>  // b.lo, b.ul, b.last
  40fea4:	cmp	x24, x19
  40fea8:	b.cs	40febc <ferror@plt+0xc61c>  // b.hs, b.nlast
  40feac:	sub	w1, w19, w24
  40feb0:	sub	w8, w1, #0x1
  40feb4:	cmp	w8, #0x7
  40feb8:	b.ls	40fec4 <ferror@plt+0xc624>  // b.plast
  40febc:	mov	x23, xzr
  40fec0:	b	40fed8 <ferror@plt+0xc638>
  40fec4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40fec8:	ldr	x8, [x8, #648]
  40fecc:	mov	x0, x24
  40fed0:	blr	x8
  40fed4:	mov	x23, x0
  40fed8:	add	x8, x24, x28
  40fedc:	cmp	x8, x19
  40fee0:	add	x20, x22, x25
  40fee4:	mov	w8, w26
  40fee8:	mov	w1, w25
  40feec:	b.cc	40ff00 <ferror@plt+0xc660>  // b.lo, b.ul, b.last
  40fef0:	cmp	x22, x19
  40fef4:	b.cs	40fdd0 <ferror@plt+0xc530>  // b.hs, b.nlast
  40fef8:	sub	w1, w19, w22
  40fefc:	sub	w8, w1, #0x1
  40ff00:	cmp	w8, #0x7
  40ff04:	b.hi	40fdd0 <ferror@plt+0xc530>  // b.pmore
  40ff08:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  40ff0c:	ldr	x8, [x8, #648]
  40ff10:	mov	x0, x22
  40ff14:	blr	x8
  40ff18:	mov	x22, x0
  40ff1c:	b	40fdd4 <ferror@plt+0xc534>
  40ff20:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  40ff24:	add	x1, x1, #0xcb7
  40ff28:	mov	w2, #0x5                   	// #5
  40ff2c:	mov	x0, xzr
  40ff30:	bl	403700 <dcgettext@plt>
  40ff34:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  40ff38:	add	x8, x8, #0x4f8
  40ff3c:	ldrsw	x9, [x8, #56]
  40ff40:	ldr	x19, [x27, #16]
  40ff44:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  40ff48:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  40ff4c:	add	w10, w9, #0x1
  40ff50:	add	x9, x8, x9, lsl #6
  40ff54:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  40ff58:	mov	x20, x0
  40ff5c:	add	x23, x9, #0x368
  40ff60:	and	w9, w10, #0xf
  40ff64:	add	x1, x1, #0x92
  40ff68:	add	x2, x2, #0x248
  40ff6c:	add	x3, x3, #0xfcb
  40ff70:	add	x0, sp, #0x20
  40ff74:	sub	x21, x21, x28
  40ff78:	str	w9, [x8, #56]
  40ff7c:	bl	4030a0 <sprintf@plt>
  40ff80:	add	x2, sp, #0x20
  40ff84:	mov	w1, #0x40                  	// #64
  40ff88:	mov	x0, x23
  40ff8c:	mov	x3, x22
  40ff90:	bl	403160 <snprintf@plt>
  40ff94:	mov	x0, x20
  40ff98:	mov	x1, x19
  40ff9c:	mov	x2, x21
  40ffa0:	mov	x3, x23
  40ffa4:	bl	440164 <warn@@Base>
  40ffa8:	b	40fff4 <ferror@plt+0xc754>
  40ffac:	cbz	w23, 40fff4 <ferror@plt+0xc754>
  40ffb0:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40ffb4:	add	x1, x1, #0x9e5
  40ffb8:	b	40ffe4 <ferror@plt+0xc744>
  40ffbc:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40ffc0:	add	x1, x1, #0xabe
  40ffc4:	mov	w2, #0x5                   	// #5
  40ffc8:	mov	x0, xzr
  40ffcc:	bl	403700 <dcgettext@plt>
  40ffd0:	ldr	x1, [x27, #16]
  40ffd4:	bl	4400a0 <error@@Base>
  40ffd8:	b	40fff4 <ferror@plt+0xc754>
  40ffdc:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  40ffe0:	add	x1, x1, #0xae3
  40ffe4:	mov	w2, #0x5                   	// #5
  40ffe8:	mov	x0, xzr
  40ffec:	bl	403700 <dcgettext@plt>
  40fff0:	bl	440164 <warn@@Base>
  40fff4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  40fff8:	ldr	x1, [x8, #3808]
  40fffc:	mov	w0, #0xa                   	// #10
  410000:	bl	4030b0 <putc@plt>
  410004:	ldp	x20, x19, [sp, #144]
  410008:	ldp	x22, x21, [sp, #128]
  41000c:	ldp	x24, x23, [sp, #112]
  410010:	ldp	x26, x25, [sp, #96]
  410014:	ldp	x28, x27, [sp, #80]
  410018:	ldp	x29, x30, [sp, #64]
  41001c:	mov	w0, #0x1                   	// #1
  410020:	add	sp, sp, #0xa0
  410024:	ret
  410028:	sub	sp, sp, #0x120
  41002c:	stp	x29, x30, [sp, #192]
  410030:	stp	x28, x27, [sp, #208]
  410034:	stp	x26, x25, [sp, #224]
  410038:	stp	x24, x23, [sp, #240]
  41003c:	stp	x22, x21, [sp, #256]
  410040:	stp	x20, x19, [sp, #272]
  410044:	ldr	x25, [x0, #32]
  410048:	add	x29, sp, #0xc0
  41004c:	mov	x20, x0
  410050:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  410054:	stur	x25, [x29, #-48]
  410058:	ldr	x19, [x0, #48]
  41005c:	ldr	x0, [x0, #16]
  410060:	add	x1, x1, #0x6cf
  410064:	bl	4034a0 <strcmp@plt>
  410068:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  41006c:	str	w0, [sp, #64]
  410070:	add	x1, x1, #0xb4f
  410074:	mov	w2, #0x5                   	// #5
  410078:	mov	x0, xzr
  41007c:	stur	wzr, [x29, #-52]
  410080:	bl	403700 <dcgettext@plt>
  410084:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  410088:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41008c:	ldr	w8, [x8, #572]
  410090:	ldr	w9, [x9, #588]
  410094:	str	x0, [sp, #80]
  410098:	str	w9, [sp, #68]
  41009c:	cbz	w8, 410188 <ferror@plt+0xc8e8>
  4100a0:	ldr	x8, [x20, #24]
  4100a4:	cbz	x8, 410188 <ferror@plt+0xc8e8>
  4100a8:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4100ac:	add	x1, x1, #0x999
  4100b0:	mov	w2, #0x5                   	// #5
  4100b4:	mov	x0, xzr
  4100b8:	bl	403700 <dcgettext@plt>
  4100bc:	ldp	x1, x2, [x20, #16]
  4100c0:	bl	4037a0 <printf@plt>
  4100c4:	cmp	x19, #0x1
  4100c8:	b.ge	4101ac <ferror@plt+0xc90c>  // b.tcont
  4100cc:	mov	x26, xzr
  4100d0:	str	xzr, [sp, #24]
  4100d4:	mov	x23, xzr
  4100d8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4100dc:	ldr	x1, [x8, #3808]
  4100e0:	mov	w0, #0xa                   	// #10
  4100e4:	bl	4030b0 <putc@plt>
  4100e8:	cbz	x26, 410110 <ferror@plt+0xc870>
  4100ec:	ldr	x0, [x26, #24]
  4100f0:	ldr	x19, [x26]
  4100f4:	bl	403510 <free@plt>
  4100f8:	ldr	x0, [x26, #32]
  4100fc:	bl	403510 <free@plt>
  410100:	mov	x0, x26
  410104:	bl	403510 <free@plt>
  410108:	mov	x26, x19
  41010c:	cbnz	x19, 4100ec <ferror@plt+0xc84c>
  410110:	ldr	x20, [sp, #24]
  410114:	cbz	x23, 41013c <ferror@plt+0xc89c>
  410118:	ldr	x0, [x23, #24]
  41011c:	ldr	x19, [x23]
  410120:	bl	403510 <free@plt>
  410124:	ldr	x0, [x23, #32]
  410128:	bl	403510 <free@plt>
  41012c:	mov	x0, x23
  410130:	bl	403510 <free@plt>
  410134:	mov	x23, x19
  410138:	cbnz	x19, 410118 <ferror@plt+0xc878>
  41013c:	cbz	x20, 410164 <ferror@plt+0xc8c4>
  410140:	ldr	x0, [x20, #24]
  410144:	ldr	x19, [x20]
  410148:	bl	403510 <free@plt>
  41014c:	ldr	x0, [x20, #32]
  410150:	bl	403510 <free@plt>
  410154:	mov	x0, x20
  410158:	bl	403510 <free@plt>
  41015c:	mov	x20, x19
  410160:	cbnz	x19, 410140 <ferror@plt+0xc8a0>
  410164:	ldp	x20, x19, [sp, #272]
  410168:	ldp	x22, x21, [sp, #256]
  41016c:	ldp	x24, x23, [sp, #240]
  410170:	ldp	x26, x25, [sp, #224]
  410174:	ldp	x28, x27, [sp, #208]
  410178:	ldp	x29, x30, [sp, #192]
  41017c:	mov	w0, #0x1                   	// #1
  410180:	add	sp, sp, #0x120
  410184:	ret
  410188:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41018c:	add	x1, x1, #0x9c8
  410190:	mov	w2, #0x5                   	// #5
  410194:	mov	x0, xzr
  410198:	bl	403700 <dcgettext@plt>
  41019c:	ldr	x1, [x20, #16]
  4101a0:	bl	4037a0 <printf@plt>
  4101a4:	cmp	x19, #0x1
  4101a8:	b.lt	4100cc <ferror@plt+0xc82c>  // b.tstop
  4101ac:	mov	x23, xzr
  4101b0:	mov	x26, xzr
  4101b4:	add	x24, x25, x19
  4101b8:	mov	w27, #0x1                   	// #1
  4101bc:	mov	x21, x25
  4101c0:	stp	x20, xzr, [sp, #16]
  4101c4:	str	x25, [sp, #56]
  4101c8:	b	4101e0 <ferror@plt+0xc940>
  4101cc:	mov	w8, wzr
  4101d0:	tbnz	w8, #0, 4100d8 <ferror@plt+0xc838>
  4101d4:	ldur	x21, [x29, #-48]
  4101d8:	cmp	x21, x24
  4101dc:	b.cs	4100d8 <ferror@plt+0xc838>  // b.hs, b.nlast
  4101e0:	add	x8, x21, #0x4
  4101e4:	cmp	x8, x24
  4101e8:	stur	w27, [x29, #-68]
  4101ec:	stp	xzr, xzr, [x29, #-88]
  4101f0:	b.cs	4101fc <ferror@plt+0xc95c>  // b.hs, b.nlast
  4101f4:	mov	w1, #0x4                   	// #4
  4101f8:	b	410214 <ferror@plt+0xc974>
  4101fc:	sub	w1, w24, w21
  410200:	sub	w9, w1, #0x1
  410204:	cmp	w9, #0x8
  410208:	b.cc	410214 <ferror@plt+0xc974>  // b.lo, b.ul, b.last
  41020c:	stur	x8, [x29, #-48]
  410210:	b	410244 <ferror@plt+0xc9a4>
  410214:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  410218:	ldr	x8, [x8, #648]
  41021c:	mov	x0, x21
  410220:	blr	x8
  410224:	ldur	x9, [x29, #-48]
  410228:	mov	w10, #0xffffffff            	// #-1
  41022c:	cmp	x0, x10
  410230:	add	x8, x9, #0x4
  410234:	stur	x8, [x29, #-48]
  410238:	b.eq	41027c <ferror@plt+0xc9dc>  // b.none
  41023c:	mov	x20, x0
  410240:	cbnz	x0, 4102a8 <ferror@plt+0xca08>
  410244:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  410248:	sub	x1, x21, x25
  41024c:	add	x0, x0, #0xb5e
  410250:	bl	4037a0 <printf@plt>
  410254:	ldur	x8, [x29, #-48]
  410258:	cmp	x8, x24
  41025c:	b.cs	4101cc <ferror@plt+0xc92c>  // b.hs, b.nlast
  410260:	ldrb	w9, [x8]
  410264:	cbnz	w9, 4101cc <ferror@plt+0xc92c>
  410268:	add	x8, x8, #0x1
  41026c:	cmp	x24, x8
  410270:	stur	x8, [x29, #-48]
  410274:	b.ne	410260 <ferror@plt+0xc9c0>  // b.any
  410278:	b	4101cc <ferror@plt+0xc92c>
  41027c:	add	x9, x9, #0xc
  410280:	cmp	x9, x24
  410284:	b.cs	4102c4 <ferror@plt+0xca24>  // b.hs, b.nlast
  410288:	mov	w1, #0x8                   	// #8
  41028c:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  410290:	ldr	x9, [x9, #648]
  410294:	mov	x0, x8
  410298:	blr	x9
  41029c:	ldur	x8, [x29, #-48]
  4102a0:	mov	x20, x0
  4102a4:	b	4102e0 <ferror@plt+0xca40>
  4102a8:	mov	w9, #0x4                   	// #4
  4102ac:	mov	w19, #0x4                   	// #4
  4102b0:	add	x10, x21, x20
  4102b4:	add	x9, x10, x9
  4102b8:	cmp	x9, x24
  4102bc:	b.ls	410300 <ferror@plt+0xca60>  // b.plast
  4102c0:	b	410308 <ferror@plt+0xca68>
  4102c4:	cmp	x8, x24
  4102c8:	b.cs	4102dc <ferror@plt+0xca3c>  // b.hs, b.nlast
  4102cc:	sub	w1, w24, w8
  4102d0:	sub	w9, w1, #0x1
  4102d4:	cmp	w9, #0x7
  4102d8:	b.ls	41028c <ferror@plt+0xc9ec>  // b.plast
  4102dc:	mov	x20, xzr
  4102e0:	add	x8, x8, #0x8
  4102e4:	mov	w19, #0x8                   	// #8
  4102e8:	mov	w9, #0xc                   	// #12
  4102ec:	stur	x8, [x29, #-48]
  4102f0:	add	x10, x21, x20
  4102f4:	add	x9, x10, x9
  4102f8:	cmp	x9, x24
  4102fc:	b.hi	410308 <ferror@plt+0xca68>  // b.pmore
  410300:	cmp	x9, x8
  410304:	b.cs	410370 <ferror@plt+0xcad0>  // b.hs, b.nlast
  410308:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  41030c:	add	x10, x10, #0x4f8
  410310:	ldrsw	x8, [x10, #56]
  410314:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  410318:	mov	w1, #0x40                  	// #64
  41031c:	add	x2, x2, #0x89
  410320:	add	w9, w8, #0x1
  410324:	add	x8, x10, x8, lsl #6
  410328:	add	x22, x8, #0x368
  41032c:	and	w8, w9, #0xf
  410330:	mov	x0, x22
  410334:	mov	x3, x20
  410338:	str	w8, [x10, #56]
  41033c:	bl	403160 <snprintf@plt>
  410340:	cmp	w19, #0x8
  410344:	mov	w8, #0x8                   	// #8
  410348:	csel	w8, w19, w8, cc  // cc = lo, ul, last
  41034c:	mov	w9, #0x10                  	// #16
  410350:	sub	w8, w9, w8, lsl #1
  410354:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  410358:	add	x1, x22, x8
  41035c:	sub	x2, x21, x25
  410360:	add	x0, x0, #0xb77
  410364:	bl	440164 <warn@@Base>
  410368:	ldur	x8, [x29, #-48]
  41036c:	mov	x9, x24
  410370:	str	x9, [sp, #88]
  410374:	add	x9, x8, x19
  410378:	cmp	x9, x24
  41037c:	mov	w1, w19
  410380:	b.cc	410390 <ferror@plt+0xcaf0>  // b.lo, b.ul, b.last
  410384:	cmp	x8, x24
  410388:	b.cs	41039c <ferror@plt+0xcafc>  // b.hs, b.nlast
  41038c:	sub	w1, w24, w8
  410390:	sub	w9, w1, #0x1
  410394:	cmp	w9, #0x7
  410398:	b.ls	410430 <ferror@plt+0xcb90>  // b.plast
  41039c:	mov	x10, xzr
  4103a0:	add	x0, x8, x19
  4103a4:	ldr	w8, [sp, #64]
  4103a8:	stur	x0, [x29, #-48]
  4103ac:	cbz	w8, 410458 <ferror@plt+0xcbb8>
  4103b0:	cmp	w19, #0x4
  4103b4:	b.ne	4103c4 <ferror@plt+0xcb24>  // b.any
  4103b8:	mov	w8, #0xffffffff            	// #-1
  4103bc:	cmp	x10, x8
  4103c0:	b.eq	4104c4 <ferror@plt+0xcc24>  // b.none
  4103c4:	cmp	w19, #0x8
  4103c8:	b.ne	4103d4 <ferror@plt+0xcb34>  // b.any
  4103cc:	cmn	x10, #0x1
  4103d0:	b.eq	4104c4 <ferror@plt+0xcc24>  // b.none
  4103d4:	mov	x22, x25
  4103d8:	add	x25, x25, x10
  4103dc:	cmp	x25, x21
  4103e0:	str	x10, [sp, #32]
  4103e4:	b.hi	410488 <ferror@plt+0xcbe8>  // b.pmore
  4103e8:	mov	x8, x23
  4103ec:	stur	x23, [x29, #-64]
  4103f0:	cbz	x23, 41040c <ferror@plt+0xcb6c>
  4103f4:	ldr	x9, [x8, #8]
  4103f8:	cmp	x9, x25
  4103fc:	b.eq	4105fc <ferror@plt+0xcd5c>  // b.none
  410400:	ldr	x8, [x8]
  410404:	stur	x8, [x29, #-64]
  410408:	cbnz	x8, 4103f4 <ferror@plt+0xcb54>
  41040c:	str	x26, [sp, #72]
  410410:	ldr	w26, [sp, #68]
  410414:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  410418:	movi	v0.2d, #0x0
  41041c:	add	x8, x8, #0x670
  410420:	stp	q0, q0, [x8, #64]
  410424:	stp	q0, q0, [x8, #32]
  410428:	stp	q0, q0, [x8]
  41042c:	b	410b3c <ferror@plt+0xd29c>
  410430:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  410434:	ldr	x9, [x9, #648]
  410438:	mov	x0, x8
  41043c:	blr	x9
  410440:	ldur	x8, [x29, #-48]
  410444:	mov	x10, x0
  410448:	add	x0, x8, x19
  41044c:	ldr	w8, [sp, #64]
  410450:	stur	x0, [x29, #-48]
  410454:	cbnz	w8, 4103b0 <ferror@plt+0xcb10>
  410458:	cbz	x10, 4104c4 <ferror@plt+0xcc24>
  41045c:	lsl	w8, w19, #3
  410460:	sub	w8, w8, #0x1
  410464:	lsl	x8, x27, x8
  410468:	eor	x9, x10, x8
  41046c:	sub	x8, x8, x9
  410470:	add	x8, x0, x8
  410474:	mov	x22, x25
  410478:	sub	x25, x8, #0x4
  41047c:	cmp	x25, x21
  410480:	str	x10, [sp, #32]
  410484:	b.ls	4103e8 <ferror@plt+0xcb48>  // b.plast
  410488:	ldr	x9, [sp, #24]
  41048c:	mov	x8, x9
  410490:	stur	x9, [x29, #-64]
  410494:	cbz	x9, 4104b0 <ferror@plt+0xcc10>
  410498:	ldr	x9, [x8, #8]
  41049c:	cmp	x9, x25
  4104a0:	b.eq	4105fc <ferror@plt+0xcd5c>  // b.none
  4104a4:	ldr	x8, [x8]
  4104a8:	stur	x8, [x29, #-64]
  4104ac:	cbnz	x8, 410498 <ferror@plt+0xcbf8>
  4104b0:	add	x27, x25, #0x4
  4104b4:	cmp	x27, x24
  4104b8:	b.cs	4107a8 <ferror@plt+0xcf08>  // b.hs, b.nlast
  4104bc:	mov	w1, #0x4                   	// #4
  4104c0:	b	4107d4 <ferror@plt+0xcf34>
  4104c4:	sub	x2, x29, #0x40
  4104c8:	sub	x3, x29, #0x5c
  4104cc:	sub	x4, x29, #0x58
  4104d0:	sub	x5, x29, #0x50
  4104d4:	mov	x1, x24
  4104d8:	mov	x27, x23
  4104dc:	mov	x23, x10
  4104e0:	bl	427200 <ferror@plt+0x23960>
  4104e4:	ldur	x22, [x29, #-64]
  4104e8:	stur	x0, [x29, #-48]
  4104ec:	cbz	x22, 4105d4 <ferror@plt+0xcd34>
  4104f0:	stp	x27, x21, [x22]
  4104f4:	ldur	w8, [x29, #-52]
  4104f8:	ldr	w9, [x22, #88]
  4104fc:	mov	x0, x22
  410500:	sub	w10, w8, #0x1
  410504:	cmp	w8, #0x0
  410508:	csel	w8, wzr, w10, eq  // eq = none
  41050c:	cmp	w8, w9
  410510:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  410514:	bl	4278e8 <ferror@plt+0x24048>
  410518:	tbnz	w0, #31, 4105e8 <ferror@plt+0xcd48>
  41051c:	ldrb	w8, [x22, #92]
  410520:	ldr	w9, [sp, #68]
  410524:	mov	x27, x22
  410528:	str	x26, [sp, #72]
  41052c:	cbz	w8, 410558 <ferror@plt+0xccb8>
  410530:	and	w8, w8, #0x7
  410534:	adrp	x9, 449000 <warn@@Base+0x8e9c>
  410538:	sub	w8, w8, #0x2
  41053c:	add	x9, x9, #0x420
  410540:	add	x9, x9, w8, sxtw #2
  410544:	cmp	w8, #0x3
  410548:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41054c:	add	x8, x8, #0x24c
  410550:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  410554:	ldr	w9, [x8]
  410558:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  41055c:	sub	x1, x21, x25
  410560:	add	x0, x0, #0xb9d
  410564:	str	w9, [sp, #48]
  410568:	bl	4037a0 <printf@plt>
  41056c:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  410570:	add	x10, x10, #0x4f8
  410574:	ldrsw	x8, [x10, #56]
  410578:	ldrb	w26, [x27, #94]
  41057c:	add	w9, w8, #0x1
  410580:	add	x25, x10, x8, lsl #6
  410584:	add	x21, x25, #0x368
  410588:	and	w8, w9, #0xf
  41058c:	str	w8, [x10, #56]
  410590:	cbz	w26, 410608 <ferror@plt+0xcd68>
  410594:	adrp	x28, 44b000 <warn@@Base+0xae9c>
  410598:	add	x28, x28, #0x89
  41059c:	mov	w1, #0x40                  	// #64
  4105a0:	mov	x0, x21
  4105a4:	mov	x2, x28
  4105a8:	mov	x3, x20
  4105ac:	bl	403160 <snprintf@plt>
  4105b0:	cmp	w26, #0x8
  4105b4:	mov	w8, #0x8                   	// #8
  4105b8:	csel	w8, w26, w8, cc  // cc = lo, ul, last
  4105bc:	mov	w26, #0x10                  	// #16
  4105c0:	sub	w8, w26, w8, lsl #1
  4105c4:	add	x8, x25, x8
  4105c8:	mov	w22, #0x8                   	// #8
  4105cc:	add	x21, x8, #0x368
  4105d0:	b	410644 <ferror@plt+0xcda4>
  4105d4:	mov	x23, x27
  4105d8:	mov	w8, #0x1                   	// #1
  4105dc:	mov	w27, #0x1                   	// #1
  4105e0:	tbz	w8, #0, 4101d4 <ferror@plt+0xc934>
  4105e4:	b	4100d8 <ferror@plt+0xc838>
  4105e8:	mov	x23, x22
  4105ec:	mov	w8, #0x1                   	// #1
  4105f0:	mov	w27, #0x1                   	// #1
  4105f4:	tbz	w8, #0, 4101d4 <ferror@plt+0xc934>
  4105f8:	b	4100d8 <ferror@plt+0xc838>
  4105fc:	ldr	w28, [sp, #68]
  410600:	mov	x25, x22
  410604:	b	4109a4 <ferror@plt+0xd104>
  410608:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41060c:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  410610:	sub	x0, x29, #0x28
  410614:	add	x1, x1, #0x99
  410618:	add	x2, x2, #0x248
  41061c:	bl	4030a0 <sprintf@plt>
  410620:	sub	x2, x29, #0x28
  410624:	mov	w1, #0x40                  	// #64
  410628:	mov	x0, x21
  41062c:	mov	x3, x20
  410630:	bl	403160 <snprintf@plt>
  410634:	adrp	x28, 44b000 <warn@@Base+0xae9c>
  410638:	mov	w22, #0x8                   	// #8
  41063c:	mov	w26, #0x10                  	// #16
  410640:	add	x28, x28, #0x89
  410644:	adrp	x25, 44c000 <warn@@Base+0xbe9c>
  410648:	add	x25, x25, #0x380
  41064c:	mov	x0, x25
  410650:	mov	x1, x21
  410654:	bl	4037a0 <printf@plt>
  410658:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  41065c:	add	x10, x10, #0x4f8
  410660:	ldrsw	x8, [x10, #56]
  410664:	mov	w1, #0x40                  	// #64
  410668:	mov	x2, x28
  41066c:	mov	x3, x23
  410670:	add	w9, w8, #0x1
  410674:	add	x8, x10, x8, lsl #6
  410678:	add	x20, x8, #0x368
  41067c:	and	w8, w9, #0xf
  410680:	mov	x0, x20
  410684:	str	w8, [x10, #56]
  410688:	bl	403160 <snprintf@plt>
  41068c:	cmp	w19, #0x8
  410690:	csel	w8, w19, w22, cc  // cc = lo, ul, last
  410694:	sub	w8, w26, w8, lsl #1
  410698:	add	x1, x20, x8
  41069c:	mov	x0, x25
  4106a0:	bl	4037a0 <printf@plt>
  4106a4:	adrp	x28, 46c000 <_bfd_std_section+0x3118>
  4106a8:	ldr	w8, [x28, #616]
  4106ac:	cbz	w8, 4106e4 <ferror@plt+0xce44>
  4106b0:	ldr	x1, [x27, #40]
  4106b4:	ldp	w2, w3, [x27, #48]
  4106b8:	ldr	w4, [x27, #88]
  4106bc:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4106c0:	add	x0, x0, #0xba5
  4106c4:	bl	4037a0 <printf@plt>
  4106c8:	ldr	x21, [sp, #88]
  4106cc:	ldr	x26, [sp, #72]
  4106d0:	mov	x23, x27
  4106d4:	ldur	x22, [x29, #-48]
  4106d8:	cmp	x21, x22
  4106dc:	b.hi	411170 <ferror@plt+0xd8d0>  // b.pmore
  4106e0:	b	411b24 <ferror@plt+0xe284>
  4106e4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  4106e8:	add	x0, x0, #0x78e
  4106ec:	bl	403440 <puts@plt>
  4106f0:	ldur	w1, [x29, #-92]
  4106f4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4106f8:	add	x0, x0, #0xbc1
  4106fc:	bl	4037a0 <printf@plt>
  410700:	ldr	x1, [x27, #40]
  410704:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  410708:	add	x0, x0, #0xbde
  41070c:	bl	4037a0 <printf@plt>
  410710:	ldur	w8, [x29, #-92]
  410714:	cmp	w8, #0x4
  410718:	b.lt	41073c <ferror@plt+0xce9c>  // b.tstop
  41071c:	ldrb	w1, [x27, #94]
  410720:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  410724:	add	x0, x0, #0xbfd
  410728:	bl	4037a0 <printf@plt>
  41072c:	ldrb	w1, [x27, #95]
  410730:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  410734:	add	x0, x0, #0xc1a
  410738:	bl	4037a0 <printf@plt>
  41073c:	ldr	w1, [x27, #48]
  410740:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  410744:	add	x0, x0, #0xc37
  410748:	bl	4037a0 <printf@plt>
  41074c:	ldr	w1, [x27, #52]
  410750:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  410754:	add	x0, x0, #0xc54
  410758:	bl	4037a0 <printf@plt>
  41075c:	ldr	w1, [x27, #88]
  410760:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  410764:	add	x0, x0, #0xc71
  410768:	bl	4037a0 <printf@plt>
  41076c:	ldur	x1, [x29, #-88]
  410770:	ldr	x21, [sp, #88]
  410774:	ldr	x26, [sp, #72]
  410778:	cbz	x1, 410784 <ferror@plt+0xcee4>
  41077c:	ldur	x0, [x29, #-80]
  410780:	bl	427a04 <ferror@plt+0x24164>
  410784:	adrp	x8, 468000 <_sch_istable+0x1c50>
  410788:	ldr	x1, [x8, #3808]
  41078c:	mov	w0, #0xa                   	// #10
  410790:	bl	4030b0 <putc@plt>
  410794:	mov	x23, x27
  410798:	ldur	x22, [x29, #-48]
  41079c:	cmp	x21, x22
  4107a0:	b.ls	411b24 <ferror@plt+0xe284>  // b.plast
  4107a4:	b	411170 <ferror@plt+0xd8d0>
  4107a8:	cmp	x25, x24
  4107ac:	b.cs	4107c0 <ferror@plt+0xcf20>  // b.hs, b.nlast
  4107b0:	sub	w1, w24, w25
  4107b4:	sub	w8, w1, #0x1
  4107b8:	cmp	w8, #0x7
  4107bc:	b.ls	4107d4 <ferror@plt+0xcf34>  // b.plast
  4107c0:	ldr	w28, [sp, #68]
  4107c4:	mov	x20, xzr
  4107c8:	mov	w27, #0x1                   	// #1
  4107cc:	mov	x25, x22
  4107d0:	b	4109a4 <ferror@plt+0xd104>
  4107d4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4107d8:	ldr	x8, [x8, #648]
  4107dc:	mov	x0, x25
  4107e0:	str	x23, [sp, #40]
  4107e4:	mov	x23, x10
  4107e8:	blr	x8
  4107ec:	mov	w8, #0xffffffff            	// #-1
  4107f0:	cmp	x0, x8
  4107f4:	b.ne	41083c <ferror@plt+0xcf9c>  // b.any
  4107f8:	add	x9, x25, #0xc
  4107fc:	cmp	x9, x24
  410800:	b.cs	410944 <ferror@plt+0xd0a4>  // b.hs, b.nlast
  410804:	mov	w1, #0x8                   	// #8
  410808:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41080c:	ldr	x8, [x8, #648]
  410810:	mov	x0, x27
  410814:	mov	x27, x9
  410818:	blr	x8
  41081c:	mov	x20, x0
  410820:	mov	w28, #0x8                   	// #8
  410824:	mov	x10, x23
  410828:	cbnz	x20, 41084c <ferror@plt+0xcfac>
  41082c:	ldr	w28, [sp, #68]
  410830:	ldr	x25, [sp, #56]
  410834:	mov	w27, #0x1                   	// #1
  410838:	b	4109a0 <ferror@plt+0xd100>
  41083c:	mov	x20, x0
  410840:	mov	w28, #0x4                   	// #4
  410844:	mov	x10, x23
  410848:	cbz	x20, 41082c <ferror@plt+0xcf8c>
  41084c:	add	x22, x27, x28
  410850:	cmp	x22, x24
  410854:	mov	w1, w28
  410858:	b.cc	410868 <ferror@plt+0xcfc8>  // b.lo, b.ul, b.last
  41085c:	cmp	x27, x24
  410860:	b.cs	410874 <ferror@plt+0xcfd4>  // b.hs, b.nlast
  410864:	sub	w1, w24, w27
  410868:	sub	w8, w1, #0x1
  41086c:	cmp	w8, #0x7
  410870:	b.ls	410974 <ferror@plt+0xd0d4>  // b.plast
  410874:	mov	x0, xzr
  410878:	ldr	w8, [sp, #64]
  41087c:	mov	w27, #0x1                   	// #1
  410880:	cbz	w8, 410994 <ferror@plt+0xd0f4>
  410884:	cmp	w28, #0x4
  410888:	b.ne	410898 <ferror@plt+0xcff8>  // b.any
  41088c:	mov	w8, #0xffffffff            	// #-1
  410890:	cmp	x0, x8
  410894:	b.eq	4108a8 <ferror@plt+0xd008>  // b.none
  410898:	cmp	w28, #0x8
  41089c:	b.ne	410998 <ferror@plt+0xd0f8>  // b.any
  4108a0:	cmn	x0, #0x1
  4108a4:	b.ne	410998 <ferror@plt+0xd0f8>  // b.any
  4108a8:	sub	x2, x29, #0x40
  4108ac:	sub	x3, x29, #0x28
  4108b0:	sub	x4, x29, #0x58
  4108b4:	sub	x5, x29, #0x50
  4108b8:	mov	x0, x22
  4108bc:	mov	x1, x24
  4108c0:	bl	427200 <ferror@plt+0x23960>
  4108c4:	ldur	x8, [x29, #-64]
  4108c8:	cbz	x8, 414710 <ferror@plt+0x10e70>
  4108cc:	ldr	x9, [sp, #24]
  4108d0:	str	x9, [x8]
  4108d4:	ldur	x0, [x29, #-64]
  4108d8:	str	x25, [x0, #8]
  4108dc:	ldur	w8, [x29, #-52]
  4108e0:	ldr	w9, [x0, #88]
  4108e4:	str	x0, [sp, #24]
  4108e8:	sub	w10, w8, #0x1
  4108ec:	cmp	w8, #0x0
  4108f0:	csel	w8, wzr, w10, eq  // eq = none
  4108f4:	cmp	w8, w9
  4108f8:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  4108fc:	bl	4278e8 <ferror@plt+0x24048>
  410900:	tbnz	w0, #31, 41471c <ferror@plt+0x10e7c>
  410904:	ldur	x8, [x29, #-64]
  410908:	ldr	w28, [sp, #68]
  41090c:	ldr	x25, [sp, #56]
  410910:	ldrb	w8, [x8, #92]
  410914:	cbz	w8, 41096c <ferror@plt+0xd0cc>
  410918:	and	w8, w8, #0x7
  41091c:	adrp	x9, 449000 <warn@@Base+0x8e9c>
  410920:	sub	w8, w8, #0x2
  410924:	add	x9, x9, #0x420
  410928:	add	x9, x9, w8, sxtw #2
  41092c:	cmp	w8, #0x3
  410930:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  410934:	add	x8, x8, #0x24c
  410938:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  41093c:	ldr	w28, [x8]
  410940:	b	41096c <ferror@plt+0xd0cc>
  410944:	cmp	x27, x24
  410948:	b.cs	41095c <ferror@plt+0xd0bc>  // b.hs, b.nlast
  41094c:	sub	w1, w24, w27
  410950:	sub	w8, w1, #0x1
  410954:	cmp	w8, #0x7
  410958:	b.ls	410808 <ferror@plt+0xcf68>  // b.plast
  41095c:	ldr	w28, [sp, #68]
  410960:	mov	x20, xzr
  410964:	mov	w27, #0x1                   	// #1
  410968:	mov	x25, x22
  41096c:	mov	x10, x23
  410970:	b	4109a0 <ferror@plt+0xd100>
  410974:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  410978:	ldr	x8, [x8, #648]
  41097c:	mov	x0, x27
  410980:	blr	x8
  410984:	mov	x10, x23
  410988:	ldr	w8, [sp, #64]
  41098c:	mov	w27, #0x1                   	// #1
  410990:	cbnz	w8, 410884 <ferror@plt+0xcfe4>
  410994:	cbz	x0, 4108a8 <ferror@plt+0xd008>
  410998:	ldr	w28, [sp, #68]
  41099c:	ldr	x25, [sp, #56]
  4109a0:	ldr	x23, [sp, #40]
  4109a4:	ldur	x8, [x29, #-64]
  4109a8:	adrp	x22, 46b000 <_bfd_std_section+0x2118>
  4109ac:	movi	v0.2d, #0x0
  4109b0:	add	x22, x22, #0x670
  4109b4:	stp	q0, q0, [x22]
  4109b8:	stp	q0, q0, [x22, #32]
  4109bc:	stp	q0, q0, [x22, #64]
  4109c0:	cbz	x8, 410b30 <ferror@plt+0xd290>
  4109c4:	ldr	w8, [x8, #16]
  4109c8:	lsl	x0, x8, #1
  4109cc:	str	w8, [x22, #16]
  4109d0:	bl	403290 <xmalloc@plt>
  4109d4:	ldr	w8, [x22, #16]
  4109d8:	str	x0, [x22, #24]
  4109dc:	lsl	x0, x8, #2
  4109e0:	bl	403290 <xmalloc@plt>
  4109e4:	ldur	x8, [x29, #-64]
  4109e8:	str	x0, [x22, #32]
  4109ec:	ldr	w9, [x22, #16]
  4109f0:	ldr	x0, [x22, #24]
  4109f4:	ldr	x1, [x8, #24]
  4109f8:	lsl	x2, x9, #1
  4109fc:	bl	402f70 <memcpy@plt>
  410a00:	ldur	x8, [x29, #-64]
  410a04:	ldr	w9, [x22, #16]
  410a08:	ldr	x0, [x22, #32]
  410a0c:	ldr	x1, [x8, #32]
  410a10:	lsl	x2, x9, #2
  410a14:	bl	402f70 <memcpy@plt>
  410a18:	ldur	x8, [x29, #-64]
  410a1c:	adrp	x10, 46c000 <_bfd_std_section+0x3118>
  410a20:	mov	x0, x22
  410a24:	ldr	x9, [x8, #40]
  410a28:	str	x9, [x22, #40]
  410a2c:	ldrb	w9, [x8, #94]
  410a30:	strb	w9, [x22, #94]
  410a34:	ldrb	w9, [x8, #94]
  410a38:	str	w9, [x10, #588]
  410a3c:	ldrb	w9, [x8, #95]
  410a40:	ldur	w10, [x29, #-52]
  410a44:	strb	w9, [x22, #95]
  410a48:	ldr	x9, [x8, #48]
  410a4c:	cmp	w10, #0x0
  410a50:	str	x9, [x22, #48]
  410a54:	ldr	w9, [x8, #72]
  410a58:	str	w9, [x22, #72]
  410a5c:	ldr	x9, [x8, #80]
  410a60:	str	x9, [x22, #80]
  410a64:	ldr	w8, [x8, #88]
  410a68:	sub	w9, w10, #0x1
  410a6c:	csel	w1, wzr, w9, eq  // eq = none
  410a70:	str	w8, [x22, #88]
  410a74:	bl	4278e8 <ferror@plt+0x24048>
  410a78:	tbnz	w0, #31, 410c40 <ferror@plt+0xd3a0>
  410a7c:	ldur	x8, [x29, #-64]
  410a80:	ldrb	w1, [x8, #92]
  410a84:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  410a88:	strb	w1, [x8, #1740]
  410a8c:	cbz	w1, 410ab8 <ferror@plt+0xd218>
  410a90:	and	w8, w1, #0x7
  410a94:	adrp	x9, 449000 <warn@@Base+0x8e9c>
  410a98:	sub	w8, w8, #0x2
  410a9c:	add	x9, x9, #0x420
  410aa0:	add	x9, x9, w8, sxtw #2
  410aa4:	cmp	w8, #0x3
  410aa8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  410aac:	add	x8, x8, #0x24c
  410ab0:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  410ab4:	ldr	w28, [x8]
  410ab8:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  410abc:	ldrb	w9, [x8, #1743]
  410ac0:	str	x26, [sp, #72]
  410ac4:	cbz	w9, 410c54 <ferror@plt+0xd3b4>
  410ac8:	cmp	w9, #0x9
  410acc:	b.cc	410af8 <ferror@plt+0xd258>  // b.lo, b.ul, b.last
  410ad0:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  410ad4:	mov	w2, #0x5                   	// #5
  410ad8:	mov	x0, xzr
  410adc:	add	x1, x1, #0xcef
  410ae0:	bl	403700 <dcgettext@plt>
  410ae4:	adrp	x22, 46b000 <_bfd_std_section+0x2118>
  410ae8:	ldrb	w1, [x22, #1743]
  410aec:	bl	440164 <warn@@Base>
  410af0:	mov	w9, #0x4                   	// #4
  410af4:	strb	w9, [x22, #1743]
  410af8:	ldur	x8, [x29, #-48]
  410afc:	mov	w1, w9
  410b00:	add	x10, x8, x9
  410b04:	cmp	x10, x24
  410b08:	b.cc	410b18 <ferror@plt+0xd278>  // b.lo, b.ul, b.last
  410b0c:	cmp	x8, x24
  410b10:	b.cs	410b24 <ferror@plt+0xd284>  // b.hs, b.nlast
  410b14:	sub	w1, w24, w8
  410b18:	sub	w10, w1, #0x1
  410b1c:	cmp	w10, #0x7
  410b20:	b.ls	410c60 <ferror@plt+0xd3c0>  // b.plast
  410b24:	mov	x22, x25
  410b28:	str	xzr, [sp, #8]
  410b2c:	b	410c84 <ferror@plt+0xd3e4>
  410b30:	str	x26, [sp, #72]
  410b34:	mov	w26, w28
  410b38:	mov	x22, x25
  410b3c:	adrp	x28, 46b000 <_bfd_std_section+0x2118>
  410b40:	add	x28, x28, #0x4f8
  410b44:	ldrsw	x8, [x28, #56]
  410b48:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  410b4c:	mov	w1, #0x40                  	// #64
  410b50:	add	x2, x2, #0x89
  410b54:	add	w9, w8, #0x1
  410b58:	add	x8, x28, x8, lsl #6
  410b5c:	add	x25, x8, #0x368
  410b60:	and	w8, w9, #0xf
  410b64:	mov	x0, x25
  410b68:	mov	x3, x10
  410b6c:	str	w8, [x28, #56]
  410b70:	bl	403160 <snprintf@plt>
  410b74:	cmp	w19, #0x8
  410b78:	mov	w8, #0x8                   	// #8
  410b7c:	csel	w8, w19, w8, cc  // cc = lo, ul, last
  410b80:	mov	w9, #0x10                  	// #16
  410b84:	sub	w8, w9, w8, lsl #1
  410b88:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  410b8c:	add	x1, x25, x8
  410b90:	sub	x2, x21, x22
  410b94:	add	x0, x0, #0xcc4
  410b98:	bl	440164 <warn@@Base>
  410b9c:	mov	w0, #0x2                   	// #2
  410ba0:	str	wzr, [x28, #392]
  410ba4:	add	x25, x28, #0x178
  410ba8:	bl	403290 <xmalloc@plt>
  410bac:	str	x0, [x28, #400]
  410bb0:	mov	w0, #0x4                   	// #4
  410bb4:	bl	403290 <xmalloc@plt>
  410bb8:	ldur	w8, [x29, #-52]
  410bbc:	str	x0, [x28, #408]
  410bc0:	mov	x0, x25
  410bc4:	sub	w9, w8, #0x1
  410bc8:	cmp	w8, #0x0
  410bcc:	csel	w1, wzr, w9, eq  // eq = none
  410bd0:	bl	4278e8 <ferror@plt+0x24048>
  410bd4:	tbnz	w0, #31, 410c14 <ferror@plt+0xd374>
  410bd8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  410bdc:	ldr	w8, [x8, #588]
  410be0:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  410be4:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  410be8:	add	x9, x9, #0x670
  410bec:	add	x10, x10, #0x830
  410bf0:	mov	w1, wzr
  410bf4:	str	xzr, [sp, #8]
  410bf8:	stur	x9, [x29, #-64]
  410bfc:	str	x10, [x9, #40]
  410c00:	strb	wzr, [x9, #92]
  410c04:	strb	w8, [x9, #94]
  410c08:	strb	wzr, [x9, #95]
  410c0c:	mov	w28, w26
  410c10:	b	410c94 <ferror@plt+0xd3f4>
  410c14:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  410c18:	mov	w2, #0x5                   	// #5
  410c1c:	mov	x0, xzr
  410c20:	add	x1, x1, #0xcae
  410c24:	bl	403700 <dcgettext@plt>
  410c28:	bl	440164 <warn@@Base>
  410c2c:	ldr	x26, [sp, #72]
  410c30:	mov	w8, #0x1                   	// #1
  410c34:	mov	x25, x22
  410c38:	tbz	w8, #0, 4101d4 <ferror@plt+0xc934>
  410c3c:	b	4100d8 <ferror@plt+0xc838>
  410c40:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  410c44:	mov	w2, #0x5                   	// #5
  410c48:	mov	x0, xzr
  410c4c:	add	x1, x1, #0xcae
  410c50:	b	414734 <ferror@plt+0x10e94>
  410c54:	mov	x22, x25
  410c58:	str	xzr, [sp, #8]
  410c5c:	b	410c94 <ferror@plt+0xd3f4>
  410c60:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  410c64:	ldr	x9, [x9, #648]
  410c68:	mov	x0, x8
  410c6c:	mov	x22, x25
  410c70:	blr	x9
  410c74:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  410c78:	ldrb	w9, [x8, #1743]
  410c7c:	ldur	x8, [x29, #-48]
  410c80:	str	x0, [sp, #8]
  410c84:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  410c88:	ldrb	w1, [x10, #1740]
  410c8c:	add	x8, x8, x9
  410c90:	stur	x8, [x29, #-48]
  410c94:	ldr	x2, [sp, #16]
  410c98:	sub	x0, x29, #0x30
  410c9c:	mov	x3, x24
  410ca0:	bl	426dbc <ferror@plt+0x2351c>
  410ca4:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  410ca8:	cmp	w28, #0x9
  410cac:	mov	w27, w28
  410cb0:	mov	w25, w28
  410cb4:	str	x0, [x8, #1704]
  410cb8:	b.cc	410cec <ferror@plt+0xd44c>  // b.lo, b.ul, b.last
  410cbc:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  410cc0:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  410cc4:	mov	w4, #0x5                   	// #5
  410cc8:	mov	x0, xzr
  410ccc:	add	x1, x1, #0x61d
  410cd0:	add	x2, x2, #0x665
  410cd4:	mov	x3, x27
  410cd8:	bl	4035d0 <dcngettext@plt>
  410cdc:	mov	w2, #0x8                   	// #8
  410ce0:	mov	w1, w28
  410ce4:	mov	w25, #0x8                   	// #8
  410ce8:	bl	4400a0 <error@@Base>
  410cec:	ldur	x8, [x29, #-48]
  410cf0:	ldr	x26, [sp, #72]
  410cf4:	add	x9, x8, w25, uxtw
  410cf8:	cmp	x9, x24
  410cfc:	b.cc	410d0c <ferror@plt+0xd46c>  // b.lo, b.ul, b.last
  410d00:	cmp	x8, x24
  410d04:	b.cs	410d18 <ferror@plt+0xd478>  // b.hs, b.nlast
  410d08:	sub	w25, w24, w8
  410d0c:	sub	w9, w25, #0x1
  410d10:	cmp	w9, #0x7
  410d14:	b.ls	410d20 <ferror@plt+0xd480>  // b.plast
  410d18:	mov	x0, xzr
  410d1c:	b	410d38 <ferror@plt+0xd498>
  410d20:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  410d24:	ldr	x9, [x9, #648]
  410d28:	mov	x0, x8
  410d2c:	mov	w1, w25
  410d30:	blr	x9
  410d34:	ldur	x8, [x29, #-48]
  410d38:	ldur	x10, [x29, #-64]
  410d3c:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  410d40:	str	x0, [x9, #1712]
  410d44:	add	x9, x8, x27
  410d48:	stur	x9, [x29, #-48]
  410d4c:	ldr	x8, [x10, #40]
  410d50:	ldrb	w8, [x8]
  410d54:	cmp	w8, #0x7a
  410d58:	b.ne	410ec0 <ferror@plt+0xd620>  // b.any
  410d5c:	mov	x11, xzr
  410d60:	mov	x10, xzr
  410d64:	mov	w12, wzr
  410d68:	mov	w8, #0x1                   	// #1
  410d6c:	b	410d84 <ferror@plt+0xd4e4>
  410d70:	orr	w15, w8, #0x2
  410d74:	cmp	w14, #0x0
  410d78:	csel	w8, w8, w15, eq  // eq = none
  410d7c:	add	x11, x11, #0x1
  410d80:	tbz	w13, #7, 410dc8 <ferror@plt+0xd528>
  410d84:	add	x13, x9, x11
  410d88:	cmp	x13, x24
  410d8c:	b.cs	410dcc <ferror@plt+0xd52c>  // b.hs, b.nlast
  410d90:	ldrb	w13, [x13]
  410d94:	cmp	w12, #0x3f
  410d98:	and	x14, x13, #0x7f
  410d9c:	b.hi	410d70 <ferror@plt+0xd4d0>  // b.pmore
  410da0:	mov	w15, w12
  410da4:	lsl	x17, x14, x15
  410da8:	orr	x10, x17, x10
  410dac:	lsr	x15, x10, x15
  410db0:	orr	w16, w8, #0x2
  410db4:	cmp	x15, x14
  410db8:	csel	w8, w8, w16, eq  // eq = none
  410dbc:	add	w12, w12, #0x7
  410dc0:	add	x11, x11, #0x1
  410dc4:	tbnz	w13, #7, 410d84 <ferror@plt+0xd4e4>
  410dc8:	and	w8, w8, #0xfffffffe
  410dcc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  410dd0:	add	x9, x9, w11, uxtw
  410dd4:	add	x1, x1, #0xc9
  410dd8:	stur	x9, [x29, #-48]
  410ddc:	stur	x10, [x29, #-88]
  410de0:	tbnz	w8, #0, 410df0 <ferror@plt+0xd550>
  410de4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  410de8:	add	x1, x1, #0xda
  410dec:	tbz	w8, #1, 410e00 <ferror@plt+0xd560>
  410df0:	mov	w2, #0x5                   	// #5
  410df4:	mov	x0, xzr
  410df8:	bl	403700 <dcgettext@plt>
  410dfc:	bl	4400a0 <error@@Base>
  410e00:	ldur	x9, [x29, #-48]
  410e04:	ldur	x8, [x29, #-88]
  410e08:	sub	x10, x24, x9
  410e0c:	cmp	x8, x10
  410e10:	stur	x9, [x29, #-80]
  410e14:	b.ls	410eb8 <ferror@plt+0xd618>  // b.plast
  410e18:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  410e1c:	mov	w2, #0x5                   	// #5
  410e20:	mov	x0, xzr
  410e24:	add	x1, x1, #0xd24
  410e28:	bl	403700 <dcgettext@plt>
  410e2c:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  410e30:	add	x10, x10, #0x4f8
  410e34:	ldrsw	x8, [x10, #56]
  410e38:	ldur	x27, [x29, #-88]
  410e3c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  410e40:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  410e44:	add	w9, w8, #0x1
  410e48:	add	x8, x10, x8, lsl #6
  410e4c:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  410e50:	mov	x25, x0
  410e54:	mov	w22, w28
  410e58:	add	x28, x8, #0x368
  410e5c:	and	w8, w9, #0xf
  410e60:	sub	x0, x29, #0x28
  410e64:	add	x1, x1, #0x92
  410e68:	add	x2, x2, #0x248
  410e6c:	add	x3, x3, #0xfcb
  410e70:	str	w8, [x10, #56]
  410e74:	bl	4030a0 <sprintf@plt>
  410e78:	sub	x2, x29, #0x28
  410e7c:	mov	w1, #0x40                  	// #64
  410e80:	mov	x0, x28
  410e84:	mov	x3, x27
  410e88:	bl	403160 <snprintf@plt>
  410e8c:	ldur	x8, [x29, #-48]
  410e90:	mov	x1, x28
  410e94:	mov	w28, w22
  410e98:	ldr	x22, [sp, #56]
  410e9c:	sub	x2, x24, x8
  410ea0:	mov	x0, x25
  410ea4:	bl	440164 <warn@@Base>
  410ea8:	mov	x8, xzr
  410eac:	mov	x9, x24
  410eb0:	stur	x24, [x29, #-48]
  410eb4:	stp	xzr, xzr, [x29, #-88]
  410eb8:	add	x8, x9, x8
  410ebc:	stur	x8, [x29, #-48]
  410ec0:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  410ec4:	add	x10, x10, #0x4f8
  410ec8:	ldrsw	x8, [x10, #56]
  410ecc:	str	w28, [sp, #48]
  410ed0:	ldrb	w28, [x10, #470]
  410ed4:	sub	x21, x21, x22
  410ed8:	add	w9, w8, #0x1
  410edc:	add	x25, x10, x8, lsl #6
  410ee0:	add	x27, x25, #0x368
  410ee4:	and	w8, w9, #0xf
  410ee8:	str	w8, [x10, #56]
  410eec:	str	x23, [sp, #40]
  410ef0:	cbz	w28, 410f38 <ferror@plt+0xd698>
  410ef4:	mov	x0, x27
  410ef8:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  410efc:	add	x27, x27, #0x89
  410f00:	mov	w1, #0x40                  	// #64
  410f04:	mov	x2, x27
  410f08:	mov	x3, x20
  410f0c:	bl	403160 <snprintf@plt>
  410f10:	cmp	w28, #0x8
  410f14:	mov	w22, #0x8                   	// #8
  410f18:	csel	w8, w28, w22, cc  // cc = lo, ul, last
  410f1c:	mov	w28, #0x10                  	// #16
  410f20:	ldr	x23, [sp, #56]
  410f24:	sub	w8, w28, w8, lsl #1
  410f28:	add	x8, x25, x8
  410f2c:	mov	x2, x27
  410f30:	add	x27, x8, #0x368
  410f34:	b	410f78 <ferror@plt+0xd6d8>
  410f38:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  410f3c:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  410f40:	sub	x0, x29, #0x28
  410f44:	add	x1, x1, #0x99
  410f48:	add	x2, x2, #0x248
  410f4c:	bl	4030a0 <sprintf@plt>
  410f50:	sub	x2, x29, #0x28
  410f54:	mov	w1, #0x40                  	// #64
  410f58:	mov	x0, x27
  410f5c:	mov	x3, x20
  410f60:	bl	403160 <snprintf@plt>
  410f64:	ldr	x23, [sp, #56]
  410f68:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  410f6c:	add	x2, x2, #0x89
  410f70:	mov	w22, #0x8                   	// #8
  410f74:	mov	w28, #0x10                  	// #16
  410f78:	adrp	x25, 46b000 <_bfd_std_section+0x2118>
  410f7c:	add	x25, x25, #0x4f8
  410f80:	ldrsw	x8, [x25, #56]
  410f84:	ldr	x3, [sp, #32]
  410f88:	mov	w1, #0x40                  	// #64
  410f8c:	add	w9, w8, #0x1
  410f90:	add	x8, x25, x8, lsl #6
  410f94:	add	x20, x8, #0x368
  410f98:	and	w8, w9, #0xf
  410f9c:	mov	x0, x20
  410fa0:	str	w8, [x25, #56]
  410fa4:	bl	403160 <snprintf@plt>
  410fa8:	ldur	x8, [x29, #-64]
  410fac:	cmp	w19, #0x8
  410fb0:	csel	w9, w19, w22, cc  // cc = lo, ul, last
  410fb4:	sub	w9, w28, w9, lsl #1
  410fb8:	ldr	x8, [x8, #8]
  410fbc:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  410fc0:	add	x3, x20, x9
  410fc4:	add	x0, x0, #0xd5d
  410fc8:	sub	x4, x8, x23
  410fcc:	mov	x1, x21
  410fd0:	mov	x2, x27
  410fd4:	bl	4037a0 <printf@plt>
  410fd8:	ldrb	w8, [x25, #471]
  410fdc:	cbz	w8, 410ff0 <ferror@plt+0xd750>
  410fe0:	ldr	x1, [sp, #8]
  410fe4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  410fe8:	add	x0, x0, #0xd7c
  410fec:	bl	4037a0 <printf@plt>
  410ff0:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  410ff4:	add	x10, x10, #0x4f8
  410ff8:	ldrsw	x8, [x10, #56]
  410ffc:	ldr	x21, [x10, #432]
  411000:	ldrb	w22, [x10, #470]
  411004:	adrp	x27, 46b000 <_bfd_std_section+0x2118>
  411008:	add	w9, w8, #0x1
  41100c:	add	x19, x10, x8, lsl #6
  411010:	add	x20, x19, #0x368
  411014:	and	w8, w9, #0xf
  411018:	adrp	x28, 46c000 <_bfd_std_section+0x3118>
  41101c:	add	x27, x27, #0x670
  411020:	str	w8, [x10, #56]
  411024:	cbz	w22, 411060 <ferror@plt+0xd7c0>
  411028:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41102c:	mov	w1, #0x40                  	// #64
  411030:	mov	x0, x20
  411034:	add	x2, x2, #0x89
  411038:	mov	x3, x21
  41103c:	bl	403160 <snprintf@plt>
  411040:	cmp	w22, #0x8
  411044:	mov	w8, #0x8                   	// #8
  411048:	csel	w8, w22, w8, cc  // cc = lo, ul, last
  41104c:	mov	w9, #0x10                  	// #16
  411050:	sub	w8, w9, w8, lsl #1
  411054:	add	x8, x19, x8
  411058:	add	x20, x8, #0x368
  41105c:	b	41108c <ferror@plt+0xd7ec>
  411060:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411064:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  411068:	sub	x0, x29, #0x28
  41106c:	add	x1, x1, #0x99
  411070:	add	x2, x2, #0x248
  411074:	bl	4030a0 <sprintf@plt>
  411078:	sub	x2, x29, #0x28
  41107c:	mov	w1, #0x40                  	// #64
  411080:	mov	x0, x20
  411084:	mov	x3, x21
  411088:	bl	403160 <snprintf@plt>
  41108c:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  411090:	add	x11, x11, #0x4f8
  411094:	ldp	x8, x9, [x11, #432]
  411098:	ldrsw	x10, [x11, #56]
  41109c:	ldr	x23, [sp, #40]
  4110a0:	ldrb	w25, [x11, #470]
  4110a4:	add	x22, x9, x8
  4110a8:	add	w8, w10, #0x1
  4110ac:	add	x19, x11, x10, lsl #6
  4110b0:	add	x21, x19, #0x368
  4110b4:	and	w8, w8, #0xf
  4110b8:	str	w8, [x11, #56]
  4110bc:	cbz	w25, 4110f8 <ferror@plt+0xd858>
  4110c0:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  4110c4:	mov	w1, #0x40                  	// #64
  4110c8:	mov	x0, x21
  4110cc:	add	x2, x2, #0x89
  4110d0:	mov	x3, x22
  4110d4:	bl	403160 <snprintf@plt>
  4110d8:	cmp	w25, #0x8
  4110dc:	mov	w8, #0x8                   	// #8
  4110e0:	csel	w8, w25, w8, cc  // cc = lo, ul, last
  4110e4:	mov	w9, #0x10                  	// #16
  4110e8:	sub	w8, w9, w8, lsl #1
  4110ec:	add	x8, x19, x8
  4110f0:	add	x21, x8, #0x368
  4110f4:	b	411124 <ferror@plt+0xd884>
  4110f8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4110fc:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  411100:	sub	x0, x29, #0x28
  411104:	add	x1, x1, #0x99
  411108:	add	x2, x2, #0x248
  41110c:	bl	4030a0 <sprintf@plt>
  411110:	sub	x2, x29, #0x28
  411114:	mov	w1, #0x40                  	// #64
  411118:	mov	x0, x21
  41111c:	mov	x3, x22
  411120:	bl	403160 <snprintf@plt>
  411124:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  411128:	add	x0, x0, #0xd83
  41112c:	mov	x1, x20
  411130:	mov	x2, x21
  411134:	bl	4037a0 <printf@plt>
  411138:	ldr	w8, [x28, #616]
  41113c:	cbnz	w8, 411160 <ferror@plt+0xd8c0>
  411140:	ldur	x1, [x29, #-88]
  411144:	cbz	x1, 411160 <ferror@plt+0xd8c0>
  411148:	ldur	x0, [x29, #-80]
  41114c:	bl	427a04 <ferror@plt+0x24164>
  411150:	adrp	x8, 468000 <_sch_istable+0x1c50>
  411154:	ldr	x1, [x8, #3808]
  411158:	mov	w0, #0xa                   	// #10
  41115c:	bl	4030b0 <putc@plt>
  411160:	ldr	x21, [sp, #88]
  411164:	ldur	x22, [x29, #-48]
  411168:	cmp	x21, x22
  41116c:	b.ls	411b24 <ferror@plt+0xe284>  // b.plast
  411170:	ldr	w8, [sp, #48]
  411174:	mov	x9, x22
  411178:	mov	w25, w8
  41117c:	b	411194 <ferror@plt+0xd8f4>
  411180:	add	x8, x8, w9, uxtw
  411184:	stur	x8, [x29, #-48]
  411188:	ldur	x9, [x29, #-48]
  41118c:	cmp	x9, x21
  411190:	b.cs	411b08 <ferror@plt+0xe268>  // b.hs, b.nlast
  411194:	add	x8, x9, #0x1
  411198:	stur	x8, [x29, #-48]
  41119c:	ldrb	w10, [x9]
  4111a0:	and	w11, w10, #0xc0
  4111a4:	tst	w10, #0xc0
  4111a8:	csel	w11, w10, w11, eq  // eq = none
  4111ac:	sub	w11, w11, #0x1
  4111b0:	cmp	w11, #0xbf
  4111b4:	b.hi	411188 <ferror@plt+0xd8e8>  // b.pmore
  4111b8:	adrp	x14, 445000 <warn@@Base+0x4e9c>
  4111bc:	add	x14, x14, #0x976
  4111c0:	adr	x12, 411188 <ferror@plt+0xd8e8>
  4111c4:	ldrh	w13, [x14, x11, lsl #1]
  4111c8:	add	x12, x12, x13, lsl #2
  4111cc:	and	x20, x10, #0x3f
  4111d0:	br	x12
  4111d4:	mov	x10, xzr
  4111d8:	mov	x20, xzr
  4111dc:	mov	w11, wzr
  4111e0:	mov	w9, #0x1                   	// #1
  4111e4:	b	4111fc <ferror@plt+0xd95c>
  4111e8:	orr	w14, w9, #0x2
  4111ec:	cmp	w13, #0x0
  4111f0:	csel	w9, w9, w14, eq  // eq = none
  4111f4:	add	x10, x10, #0x1
  4111f8:	tbz	w12, #7, 411240 <ferror@plt+0xd9a0>
  4111fc:	add	x12, x8, x10
  411200:	cmp	x12, x24
  411204:	b.cs	411244 <ferror@plt+0xd9a4>  // b.hs, b.nlast
  411208:	ldrb	w12, [x12]
  41120c:	cmp	w11, #0x3f
  411210:	and	x13, x12, #0x7f
  411214:	b.hi	4111e8 <ferror@plt+0xd948>  // b.pmore
  411218:	mov	w14, w11
  41121c:	lsl	x16, x13, x14
  411220:	orr	x20, x16, x20
  411224:	lsr	x14, x20, x14
  411228:	orr	w15, w9, #0x2
  41122c:	cmp	x14, x13
  411230:	csel	w9, w9, w15, eq  // eq = none
  411234:	add	w11, w11, #0x7
  411238:	add	x10, x10, #0x1
  41123c:	tbnz	w12, #7, 4111fc <ferror@plt+0xd95c>
  411240:	and	w9, w9, #0xfffffffe
  411244:	lsr	x11, x20, #32
  411248:	add	x8, x8, w10, uxtw
  41124c:	orr	w10, w9, #0x2
  411250:	cmp	x11, #0x0
  411254:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411258:	stur	x8, [x29, #-48]
  41125c:	csel	w8, w10, w9, ne  // ne = any
  411260:	and	x19, x20, #0xffffffff
  411264:	add	x1, x1, #0xc9
  411268:	tbnz	w8, #0, 411278 <ferror@plt+0xd9d8>
  41126c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411270:	add	x1, x1, #0xda
  411274:	tbz	w8, #1, 411288 <ferror@plt+0xd9e8>
  411278:	mov	w2, #0x5                   	// #5
  41127c:	mov	x0, xzr
  411280:	bl	403700 <dcgettext@plt>
  411284:	bl	4400a0 <error@@Base>
  411288:	ldur	x8, [x29, #-48]
  41128c:	mov	x9, xzr
  411290:	add	x10, x8, x9
  411294:	cmp	x10, x24
  411298:	b.cs	411a30 <ferror@plt+0xe190>  // b.hs, b.nlast
  41129c:	ldrsb	w10, [x10]
  4112a0:	add	x9, x9, #0x1
  4112a4:	tbnz	w10, #31, 411290 <ferror@plt+0xd9f0>
  4112a8:	b	411a30 <ferror@plt+0xe190>
  4112ac:	mov	x10, xzr
  4112b0:	mov	x20, xzr
  4112b4:	mov	w11, wzr
  4112b8:	mov	w9, #0x1                   	// #1
  4112bc:	b	4112d4 <ferror@plt+0xda34>
  4112c0:	orr	w14, w9, #0x2
  4112c4:	cmp	w13, #0x0
  4112c8:	csel	w9, w9, w14, eq  // eq = none
  4112cc:	add	x10, x10, #0x1
  4112d0:	tbz	w12, #7, 411318 <ferror@plt+0xda78>
  4112d4:	add	x12, x8, x10
  4112d8:	cmp	x12, x24
  4112dc:	b.cs	41131c <ferror@plt+0xda7c>  // b.hs, b.nlast
  4112e0:	ldrb	w12, [x12]
  4112e4:	cmp	w11, #0x3f
  4112e8:	and	x13, x12, #0x7f
  4112ec:	b.hi	4112c0 <ferror@plt+0xda20>  // b.pmore
  4112f0:	mov	w14, w11
  4112f4:	lsl	x16, x13, x14
  4112f8:	orr	x20, x16, x20
  4112fc:	lsr	x14, x20, x14
  411300:	orr	w15, w9, #0x2
  411304:	cmp	x14, x13
  411308:	csel	w9, w9, w15, eq  // eq = none
  41130c:	add	w11, w11, #0x7
  411310:	add	x10, x10, #0x1
  411314:	tbnz	w12, #7, 4112d4 <ferror@plt+0xda34>
  411318:	and	w9, w9, #0xfffffffe
  41131c:	lsr	x11, x20, #32
  411320:	add	x8, x8, w10, uxtw
  411324:	orr	w10, w9, #0x2
  411328:	cmp	x11, #0x0
  41132c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411330:	stur	x8, [x29, #-48]
  411334:	csel	w8, w10, w9, ne  // ne = any
  411338:	and	x19, x20, #0xffffffff
  41133c:	add	x1, x1, #0xc9
  411340:	tbnz	w8, #0, 411350 <ferror@plt+0xdab0>
  411344:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411348:	add	x1, x1, #0xda
  41134c:	tbz	w8, #1, 411360 <ferror@plt+0xdac0>
  411350:	mov	w2, #0x5                   	// #5
  411354:	mov	x0, xzr
  411358:	bl	403700 <dcgettext@plt>
  41135c:	bl	4400a0 <error@@Base>
  411360:	ldur	x10, [x29, #-48]
  411364:	mov	x9, xzr
  411368:	mov	x21, xzr
  41136c:	mov	w11, wzr
  411370:	mov	w8, #0x1                   	// #1
  411374:	b	41138c <ferror@plt+0xdaec>
  411378:	orr	w14, w8, #0x2
  41137c:	cmp	w13, #0x0
  411380:	csel	w8, w8, w14, eq  // eq = none
  411384:	add	x9, x9, #0x1
  411388:	tbz	w12, #7, 4113d0 <ferror@plt+0xdb30>
  41138c:	add	x12, x10, x9
  411390:	cmp	x12, x24
  411394:	b.cs	4113d4 <ferror@plt+0xdb34>  // b.hs, b.nlast
  411398:	ldrb	w12, [x12]
  41139c:	cmp	w11, #0x3f
  4113a0:	and	x13, x12, #0x7f
  4113a4:	b.hi	411378 <ferror@plt+0xdad8>  // b.pmore
  4113a8:	mov	w14, w11
  4113ac:	lsl	x16, x13, x14
  4113b0:	orr	x21, x16, x21
  4113b4:	lsr	x14, x21, x14
  4113b8:	orr	w15, w8, #0x2
  4113bc:	cmp	x14, x13
  4113c0:	csel	w8, w8, w15, eq  // eq = none
  4113c4:	add	w11, w11, #0x7
  4113c8:	add	x9, x9, #0x1
  4113cc:	tbnz	w12, #7, 41138c <ferror@plt+0xdaec>
  4113d0:	and	w8, w8, #0xfffffffe
  4113d4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4113d8:	add	x9, x10, w9, uxtw
  4113dc:	add	x1, x1, #0xc9
  4113e0:	stur	x9, [x29, #-48]
  4113e4:	tbnz	w8, #0, 4113f4 <ferror@plt+0xdb54>
  4113e8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4113ec:	add	x1, x1, #0xda
  4113f0:	tbz	w8, #1, 411404 <ferror@plt+0xdb64>
  4113f4:	mov	w2, #0x5                   	// #5
  4113f8:	mov	x0, xzr
  4113fc:	bl	403700 <dcgettext@plt>
  411400:	bl	4400a0 <error@@Base>
  411404:	tbnz	x21, #63, 411abc <ferror@plt+0xe21c>
  411408:	ldur	x8, [x29, #-48]
  41140c:	add	x8, x8, x21
  411410:	ldr	x21, [sp, #88]
  411414:	b	411a34 <ferror@plt+0xe194>
  411418:	mov	x10, xzr
  41141c:	mov	x20, xzr
  411420:	mov	w11, wzr
  411424:	mov	w9, #0x1                   	// #1
  411428:	b	411440 <ferror@plt+0xdba0>
  41142c:	orr	w14, w9, #0x2
  411430:	cmp	w13, #0x0
  411434:	csel	w9, w9, w14, eq  // eq = none
  411438:	add	x10, x10, #0x1
  41143c:	tbz	w12, #7, 411484 <ferror@plt+0xdbe4>
  411440:	add	x12, x8, x10
  411444:	cmp	x12, x24
  411448:	b.cs	411488 <ferror@plt+0xdbe8>  // b.hs, b.nlast
  41144c:	ldrb	w12, [x12]
  411450:	cmp	w11, #0x3f
  411454:	and	x13, x12, #0x7f
  411458:	b.hi	41142c <ferror@plt+0xdb8c>  // b.pmore
  41145c:	mov	w14, w11
  411460:	lsl	x16, x13, x14
  411464:	orr	x20, x16, x20
  411468:	lsr	x14, x20, x14
  41146c:	orr	w15, w9, #0x2
  411470:	cmp	x14, x13
  411474:	csel	w9, w9, w15, eq  // eq = none
  411478:	add	w11, w11, #0x7
  41147c:	add	x10, x10, #0x1
  411480:	tbnz	w12, #7, 411440 <ferror@plt+0xdba0>
  411484:	and	w9, w9, #0xfffffffe
  411488:	lsr	x11, x20, #32
  41148c:	add	x8, x8, w10, uxtw
  411490:	orr	w10, w9, #0x2
  411494:	cmp	x11, #0x0
  411498:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41149c:	stur	x8, [x29, #-48]
  4114a0:	csel	w8, w10, w9, ne  // ne = any
  4114a4:	and	x19, x20, #0xffffffff
  4114a8:	add	x1, x1, #0xc9
  4114ac:	tbnz	w8, #0, 4114bc <ferror@plt+0xdc1c>
  4114b0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4114b4:	add	x1, x1, #0xda
  4114b8:	tbz	w8, #1, 4114cc <ferror@plt+0xdc2c>
  4114bc:	mov	w2, #0x5                   	// #5
  4114c0:	mov	x0, xzr
  4114c4:	bl	403700 <dcgettext@plt>
  4114c8:	bl	4400a0 <error@@Base>
  4114cc:	ldur	x8, [x29, #-48]
  4114d0:	mov	x9, xzr
  4114d4:	add	x10, x8, x9
  4114d8:	cmp	x10, x24
  4114dc:	b.cs	411a30 <ferror@plt+0xe190>  // b.hs, b.nlast
  4114e0:	ldrsb	w10, [x10]
  4114e4:	add	x9, x9, #0x1
  4114e8:	tbnz	w10, #31, 4114d4 <ferror@plt+0xdc34>
  4114ec:	b	411a30 <ferror@plt+0xe190>
  4114f0:	add	x8, x8, x25
  4114f4:	b	411184 <ferror@plt+0xd8e4>
  4114f8:	add	x8, x9, #0x2
  4114fc:	b	411184 <ferror@plt+0xd8e4>
  411500:	add	x8, x9, #0x3
  411504:	b	411184 <ferror@plt+0xd8e4>
  411508:	add	x8, x9, #0x5
  41150c:	b	411184 <ferror@plt+0xd8e4>
  411510:	mov	x10, xzr
  411514:	mov	x20, xzr
  411518:	mov	w11, wzr
  41151c:	mov	w9, #0x1                   	// #1
  411520:	b	411538 <ferror@plt+0xdc98>
  411524:	orr	w14, w9, #0x2
  411528:	cmp	w13, #0x0
  41152c:	csel	w9, w9, w14, eq  // eq = none
  411530:	add	x10, x10, #0x1
  411534:	tbz	w12, #7, 41165c <ferror@plt+0xddbc>
  411538:	add	x12, x8, x10
  41153c:	cmp	x12, x24
  411540:	b.cs	411660 <ferror@plt+0xddc0>  // b.hs, b.nlast
  411544:	ldrb	w12, [x12]
  411548:	cmp	w11, #0x3f
  41154c:	and	x13, x12, #0x7f
  411550:	b.hi	411524 <ferror@plt+0xdc84>  // b.pmore
  411554:	mov	w14, w11
  411558:	lsl	x16, x13, x14
  41155c:	orr	x20, x16, x20
  411560:	lsr	x14, x20, x14
  411564:	orr	w15, w9, #0x2
  411568:	cmp	x14, x13
  41156c:	csel	w9, w9, w15, eq  // eq = none
  411570:	add	w11, w11, #0x7
  411574:	add	x10, x10, #0x1
  411578:	tbnz	w12, #7, 411538 <ferror@plt+0xdc98>
  41157c:	b	41165c <ferror@plt+0xddbc>
  411580:	mov	x10, xzr
  411584:	mov	x20, xzr
  411588:	mov	w11, wzr
  41158c:	mov	w9, #0x1                   	// #1
  411590:	b	4115a8 <ferror@plt+0xdd08>
  411594:	orr	w14, w9, #0x2
  411598:	cmp	w13, #0x0
  41159c:	csel	w9, w9, w14, eq  // eq = none
  4115a0:	add	x10, x10, #0x1
  4115a4:	tbz	w12, #7, 41165c <ferror@plt+0xddbc>
  4115a8:	add	x12, x8, x10
  4115ac:	cmp	x12, x24
  4115b0:	b.cs	411660 <ferror@plt+0xddc0>  // b.hs, b.nlast
  4115b4:	ldrb	w12, [x12]
  4115b8:	cmp	w11, #0x3f
  4115bc:	and	x13, x12, #0x7f
  4115c0:	b.hi	411594 <ferror@plt+0xdcf4>  // b.pmore
  4115c4:	mov	w14, w11
  4115c8:	lsl	x16, x13, x14
  4115cc:	orr	x20, x16, x20
  4115d0:	lsr	x14, x20, x14
  4115d4:	orr	w15, w9, #0x2
  4115d8:	cmp	x14, x13
  4115dc:	csel	w9, w9, w15, eq  // eq = none
  4115e0:	add	w11, w11, #0x7
  4115e4:	add	x10, x10, #0x1
  4115e8:	tbnz	w12, #7, 4115a8 <ferror@plt+0xdd08>
  4115ec:	b	41165c <ferror@plt+0xddbc>
  4115f0:	mov	x10, xzr
  4115f4:	mov	x20, xzr
  4115f8:	mov	w11, wzr
  4115fc:	mov	w9, #0x1                   	// #1
  411600:	b	411618 <ferror@plt+0xdd78>
  411604:	orr	w14, w9, #0x2
  411608:	cmp	w13, #0x0
  41160c:	csel	w9, w9, w14, eq  // eq = none
  411610:	add	x10, x10, #0x1
  411614:	tbz	w12, #7, 41165c <ferror@plt+0xddbc>
  411618:	add	x12, x8, x10
  41161c:	cmp	x12, x24
  411620:	b.cs	411660 <ferror@plt+0xddc0>  // b.hs, b.nlast
  411624:	ldrb	w12, [x12]
  411628:	cmp	w11, #0x3f
  41162c:	and	x13, x12, #0x7f
  411630:	b.hi	411604 <ferror@plt+0xdd64>  // b.pmore
  411634:	mov	w14, w11
  411638:	lsl	x16, x13, x14
  41163c:	orr	x20, x16, x20
  411640:	lsr	x14, x20, x14
  411644:	orr	w15, w9, #0x2
  411648:	cmp	x14, x13
  41164c:	csel	w9, w9, w15, eq  // eq = none
  411650:	add	w11, w11, #0x7
  411654:	add	x10, x10, #0x1
  411658:	tbnz	w12, #7, 411618 <ferror@plt+0xdd78>
  41165c:	and	w9, w9, #0xfffffffe
  411660:	lsr	x11, x20, #32
  411664:	add	x10, x8, w10, uxtw
  411668:	orr	w8, w9, #0x2
  41166c:	cmp	x11, #0x0
  411670:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411674:	csel	w8, w8, w9, ne  // ne = any
  411678:	add	x1, x1, #0xc9
  41167c:	stur	x10, [x29, #-48]
  411680:	tbnz	w8, #0, 411690 <ferror@plt+0xddf0>
  411684:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411688:	add	x1, x1, #0xda
  41168c:	tbz	w8, #1, 4116a0 <ferror@plt+0xde00>
  411690:	mov	w2, #0x5                   	// #5
  411694:	mov	x0, xzr
  411698:	bl	403700 <dcgettext@plt>
  41169c:	bl	4400a0 <error@@Base>
  4116a0:	mov	x0, x27
  4116a4:	mov	w1, w20
  4116a8:	bl	4278e8 <ferror@plt+0x24048>
  4116ac:	tbnz	w0, #31, 411188 <ferror@plt+0xd8e8>
  4116b0:	ldr	x8, [x27, #24]
  4116b4:	and	x9, x20, #0xffffffff
  4116b8:	mov	w10, #0x7                   	// #7
  4116bc:	strh	w10, [x8, x9, lsl #1]
  4116c0:	b	411188 <ferror@plt+0xd8e8>
  4116c4:	mov	x10, xzr
  4116c8:	mov	x20, xzr
  4116cc:	mov	w11, wzr
  4116d0:	mov	w9, #0x1                   	// #1
  4116d4:	b	4116ec <ferror@plt+0xde4c>
  4116d8:	orr	w14, w9, #0x2
  4116dc:	cmp	w13, #0x0
  4116e0:	csel	w9, w9, w14, eq  // eq = none
  4116e4:	add	x10, x10, #0x1
  4116e8:	tbz	w12, #7, 411730 <ferror@plt+0xde90>
  4116ec:	add	x12, x8, x10
  4116f0:	cmp	x12, x24
  4116f4:	b.cs	411734 <ferror@plt+0xde94>  // b.hs, b.nlast
  4116f8:	ldrb	w12, [x12]
  4116fc:	cmp	w11, #0x3f
  411700:	and	x13, x12, #0x7f
  411704:	b.hi	4116d8 <ferror@plt+0xde38>  // b.pmore
  411708:	mov	w14, w11
  41170c:	lsl	x16, x13, x14
  411710:	orr	x20, x16, x20
  411714:	lsr	x14, x20, x14
  411718:	orr	w15, w9, #0x2
  41171c:	cmp	x14, x13
  411720:	csel	w9, w9, w15, eq  // eq = none
  411724:	add	w11, w11, #0x7
  411728:	add	x10, x10, #0x1
  41172c:	tbnz	w12, #7, 4116ec <ferror@plt+0xde4c>
  411730:	and	w9, w9, #0xfffffffe
  411734:	lsr	x11, x20, #32
  411738:	add	x8, x8, w10, uxtw
  41173c:	orr	w10, w9, #0x2
  411740:	cmp	x11, #0x0
  411744:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411748:	stur	x8, [x29, #-48]
  41174c:	csel	w8, w10, w9, ne  // ne = any
  411750:	and	x19, x20, #0xffffffff
  411754:	add	x1, x1, #0xc9
  411758:	tbnz	w8, #0, 411768 <ferror@plt+0xdec8>
  41175c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411760:	add	x1, x1, #0xda
  411764:	tbz	w8, #1, 411778 <ferror@plt+0xded8>
  411768:	mov	w2, #0x5                   	// #5
  41176c:	mov	x0, xzr
  411770:	bl	403700 <dcgettext@plt>
  411774:	bl	4400a0 <error@@Base>
  411778:	ldur	x8, [x29, #-48]
  41177c:	mov	x9, xzr
  411780:	add	x10, x8, x9
  411784:	cmp	x10, x24
  411788:	b.cs	411a30 <ferror@plt+0xe190>  // b.hs, b.nlast
  41178c:	ldrsb	w10, [x10]
  411790:	add	x9, x9, #0x1
  411794:	tbnz	w10, #31, 411780 <ferror@plt+0xdee0>
  411798:	b	411a30 <ferror@plt+0xe190>
  41179c:	mov	x10, xzr
  4117a0:	add	x9, x8, x10
  4117a4:	cmp	x9, x24
  4117a8:	b.cs	4117b8 <ferror@plt+0xdf18>  // b.hs, b.nlast
  4117ac:	ldrsb	w9, [x9]
  4117b0:	add	x10, x10, #0x1
  4117b4:	tbnz	w9, #31, 4117a0 <ferror@plt+0xdf00>
  4117b8:	mov	x9, xzr
  4117bc:	add	x8, x8, w10, uxtw
  4117c0:	stur	x8, [x29, #-48]
  4117c4:	add	x10, x8, x9
  4117c8:	cmp	x10, x24
  4117cc:	b.cs	411180 <ferror@plt+0xd8e0>  // b.hs, b.nlast
  4117d0:	ldrsb	w10, [x10]
  4117d4:	add	x9, x9, #0x1
  4117d8:	tbnz	w10, #31, 4117c4 <ferror@plt+0xdf24>
  4117dc:	b	411180 <ferror@plt+0xd8e0>
  4117e0:	mov	x9, xzr
  4117e4:	add	x10, x8, x9
  4117e8:	cmp	x10, x24
  4117ec:	b.cs	411180 <ferror@plt+0xd8e0>  // b.hs, b.nlast
  4117f0:	ldrsb	w10, [x10]
  4117f4:	add	x9, x9, #0x1
  4117f8:	tbnz	w10, #31, 4117e4 <ferror@plt+0xdf44>
  4117fc:	b	411180 <ferror@plt+0xd8e0>
  411800:	mov	x9, xzr
  411804:	add	x10, x8, x9
  411808:	cmp	x10, x24
  41180c:	b.cs	411180 <ferror@plt+0xd8e0>  // b.hs, b.nlast
  411810:	ldrsb	w10, [x10]
  411814:	add	x9, x9, #0x1
  411818:	tbnz	w10, #31, 411804 <ferror@plt+0xdf64>
  41181c:	b	411180 <ferror@plt+0xd8e0>
  411820:	mov	x10, xzr
  411824:	mov	x20, xzr
  411828:	mov	w11, wzr
  41182c:	mov	w9, #0x1                   	// #1
  411830:	b	411848 <ferror@plt+0xdfa8>
  411834:	orr	w14, w9, #0x2
  411838:	cmp	w13, #0x0
  41183c:	csel	w9, w9, w14, eq  // eq = none
  411840:	add	x10, x10, #0x1
  411844:	tbz	w12, #7, 41188c <ferror@plt+0xdfec>
  411848:	add	x12, x8, x10
  41184c:	cmp	x12, x24
  411850:	b.cs	411890 <ferror@plt+0xdff0>  // b.hs, b.nlast
  411854:	ldrb	w12, [x12]
  411858:	cmp	w11, #0x3f
  41185c:	and	x13, x12, #0x7f
  411860:	b.hi	411834 <ferror@plt+0xdf94>  // b.pmore
  411864:	mov	w14, w11
  411868:	lsl	x16, x13, x14
  41186c:	orr	x20, x16, x20
  411870:	lsr	x14, x20, x14
  411874:	orr	w15, w9, #0x2
  411878:	cmp	x14, x13
  41187c:	csel	w9, w9, w15, eq  // eq = none
  411880:	add	w11, w11, #0x7
  411884:	add	x10, x10, #0x1
  411888:	tbnz	w12, #7, 411848 <ferror@plt+0xdfa8>
  41188c:	and	w9, w9, #0xfffffffe
  411890:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411894:	add	x8, x8, w10, uxtw
  411898:	add	x1, x1, #0xc9
  41189c:	stur	x8, [x29, #-48]
  4118a0:	tbnz	w9, #0, 4118b0 <ferror@plt+0xe010>
  4118a4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4118a8:	add	x1, x1, #0xda
  4118ac:	tbz	w9, #1, 4118c0 <ferror@plt+0xe020>
  4118b0:	mov	w2, #0x5                   	// #5
  4118b4:	mov	x0, xzr
  4118b8:	bl	403700 <dcgettext@plt>
  4118bc:	bl	4400a0 <error@@Base>
  4118c0:	tbnz	x20, #63, 411ae4 <ferror@plt+0xe244>
  4118c4:	ldur	x8, [x29, #-48]
  4118c8:	add	x8, x8, x20
  4118cc:	b	411184 <ferror@plt+0xd8e4>
  4118d0:	mov	x10, xzr
  4118d4:	add	x9, x8, x10
  4118d8:	cmp	x9, x24
  4118dc:	b.cs	4118ec <ferror@plt+0xe04c>  // b.hs, b.nlast
  4118e0:	ldrsb	w9, [x9]
  4118e4:	add	x10, x10, #0x1
  4118e8:	tbnz	w9, #31, 4118d4 <ferror@plt+0xe034>
  4118ec:	mov	x9, xzr
  4118f0:	add	x8, x8, w10, uxtw
  4118f4:	stur	x8, [x29, #-48]
  4118f8:	add	x10, x8, x9
  4118fc:	cmp	x10, x24
  411900:	b.cs	411180 <ferror@plt+0xd8e0>  // b.hs, b.nlast
  411904:	ldrsb	w10, [x10]
  411908:	add	x9, x9, #0x1
  41190c:	tbnz	w10, #31, 4118f8 <ferror@plt+0xe058>
  411910:	b	411180 <ferror@plt+0xd8e0>
  411914:	mov	x9, xzr
  411918:	add	x10, x8, x9
  41191c:	cmp	x10, x24
  411920:	b.cs	411180 <ferror@plt+0xd8e0>  // b.hs, b.nlast
  411924:	ldrsb	w10, [x10]
  411928:	add	x9, x9, #0x1
  41192c:	tbnz	w10, #31, 411918 <ferror@plt+0xe078>
  411930:	b	411180 <ferror@plt+0xd8e0>
  411934:	add	x8, x9, #0x9
  411938:	b	411184 <ferror@plt+0xd8e4>
  41193c:	mov	x9, xzr
  411940:	add	x10, x8, x9
  411944:	cmp	x10, x24
  411948:	b.cs	411180 <ferror@plt+0xd8e0>  // b.hs, b.nlast
  41194c:	ldrsb	w10, [x10]
  411950:	add	x9, x9, #0x1
  411954:	tbnz	w10, #31, 411940 <ferror@plt+0xe0a0>
  411958:	b	411180 <ferror@plt+0xd8e0>
  41195c:	mov	x10, xzr
  411960:	mov	x20, xzr
  411964:	mov	w11, wzr
  411968:	mov	w9, #0x1                   	// #1
  41196c:	b	411984 <ferror@plt+0xe0e4>
  411970:	orr	w14, w9, #0x2
  411974:	cmp	w13, #0x0
  411978:	csel	w9, w9, w14, eq  // eq = none
  41197c:	add	x10, x10, #0x1
  411980:	tbz	w12, #7, 4119c8 <ferror@plt+0xe128>
  411984:	add	x12, x8, x10
  411988:	cmp	x12, x24
  41198c:	b.cs	4119cc <ferror@plt+0xe12c>  // b.hs, b.nlast
  411990:	ldrb	w12, [x12]
  411994:	cmp	w11, #0x3f
  411998:	and	x13, x12, #0x7f
  41199c:	b.hi	411970 <ferror@plt+0xe0d0>  // b.pmore
  4119a0:	mov	w14, w11
  4119a4:	lsl	x16, x13, x14
  4119a8:	orr	x20, x16, x20
  4119ac:	lsr	x14, x20, x14
  4119b0:	orr	w15, w9, #0x2
  4119b4:	cmp	x14, x13
  4119b8:	csel	w9, w9, w15, eq  // eq = none
  4119bc:	add	w11, w11, #0x7
  4119c0:	add	x10, x10, #0x1
  4119c4:	tbnz	w12, #7, 411984 <ferror@plt+0xe0e4>
  4119c8:	and	w9, w9, #0xfffffffe
  4119cc:	lsr	x11, x20, #32
  4119d0:	add	x8, x8, w10, uxtw
  4119d4:	orr	w10, w9, #0x2
  4119d8:	cmp	x11, #0x0
  4119dc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4119e0:	stur	x8, [x29, #-48]
  4119e4:	csel	w8, w10, w9, ne  // ne = any
  4119e8:	and	x19, x20, #0xffffffff
  4119ec:	add	x1, x1, #0xc9
  4119f0:	tbnz	w8, #0, 411a00 <ferror@plt+0xe160>
  4119f4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4119f8:	add	x1, x1, #0xda
  4119fc:	tbz	w8, #1, 411a10 <ferror@plt+0xe170>
  411a00:	mov	w2, #0x5                   	// #5
  411a04:	mov	x0, xzr
  411a08:	bl	403700 <dcgettext@plt>
  411a0c:	bl	4400a0 <error@@Base>
  411a10:	ldur	x8, [x29, #-48]
  411a14:	mov	x9, xzr
  411a18:	add	x10, x8, x9
  411a1c:	cmp	x10, x24
  411a20:	b.cs	411a30 <ferror@plt+0xe190>  // b.hs, b.nlast
  411a24:	ldrsb	w10, [x10]
  411a28:	add	x9, x9, #0x1
  411a2c:	tbnz	w10, #31, 411a18 <ferror@plt+0xe178>
  411a30:	add	x8, x8, w9, uxtw
  411a34:	mov	x0, x27
  411a38:	mov	w1, w20
  411a3c:	stur	x8, [x29, #-48]
  411a40:	bl	4278e8 <ferror@plt+0x24048>
  411a44:	tbnz	w0, #31, 411188 <ferror@plt+0xd8e8>
  411a48:	ldr	x8, [x27, #24]
  411a4c:	mov	w9, #0x7                   	// #7
  411a50:	strh	w9, [x8, x19, lsl #1]
  411a54:	b	411188 <ferror@plt+0xd8e8>
  411a58:	mov	x9, xzr
  411a5c:	add	x10, x8, x9
  411a60:	cmp	x10, x24
  411a64:	b.cs	411a74 <ferror@plt+0xe1d4>  // b.hs, b.nlast
  411a68:	ldrsb	w10, [x10]
  411a6c:	add	x9, x9, #0x1
  411a70:	tbnz	w10, #31, 411a5c <ferror@plt+0xe1bc>
  411a74:	add	x8, x8, w9, uxtw
  411a78:	mov	x0, x27
  411a7c:	mov	w1, w20
  411a80:	stur	x8, [x29, #-48]
  411a84:	bl	4278e8 <ferror@plt+0x24048>
  411a88:	tbnz	w0, #31, 411188 <ferror@plt+0xd8e8>
  411a8c:	ldr	x8, [x27, #24]
  411a90:	mov	w9, #0x7                   	// #7
  411a94:	strh	w9, [x8, x20, lsl #1]
  411a98:	b	411188 <ferror@plt+0xd8e8>
  411a9c:	mov	x0, x27
  411aa0:	mov	w1, w20
  411aa4:	bl	4278e8 <ferror@plt+0x24048>
  411aa8:	tbnz	w0, #31, 411188 <ferror@plt+0xd8e8>
  411aac:	ldr	x8, [x27, #24]
  411ab0:	mov	w9, #0x7                   	// #7
  411ab4:	strh	w9, [x8, w20, uxtw #1]
  411ab8:	b	411188 <ferror@plt+0xd8e8>
  411abc:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  411ac0:	mov	w2, #0x5                   	// #5
  411ac4:	mov	x0, xzr
  411ac8:	add	x1, x1, #0xdb2
  411acc:	bl	403700 <dcgettext@plt>
  411ad0:	mov	x1, x21
  411ad4:	bl	440164 <warn@@Base>
  411ad8:	ldr	x21, [sp, #88]
  411adc:	mov	x8, x21
  411ae0:	b	411a34 <ferror@plt+0xe194>
  411ae4:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  411ae8:	mov	w2, #0x5                   	// #5
  411aec:	mov	x0, xzr
  411af0:	add	x1, x1, #0xd8b
  411af4:	bl	403700 <dcgettext@plt>
  411af8:	mov	x1, x20
  411afc:	bl	440164 <warn@@Base>
  411b00:	stur	x21, [x29, #-48]
  411b04:	b	411188 <ferror@plt+0xd8e8>
  411b08:	cmp	x21, x22
  411b0c:	stur	x22, [x29, #-48]
  411b10:	b.ls	411b24 <ferror@plt+0xe284>  // b.plast
  411b14:	adrp	x25, 445000 <warn@@Base+0x4e9c>
  411b18:	mov	w19, #0x1                   	// #1
  411b1c:	add	x25, x25, #0xaf6
  411b20:	b	411b88 <ferror@plt+0xe2e8>
  411b24:	ldr	x25, [sp, #56]
  411b28:	mov	w27, #0x1                   	// #1
  411b2c:	adrp	x19, 46b000 <_bfd_std_section+0x2118>
  411b30:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  411b34:	ldr	x0, [x19, #1672]
  411b38:	cbz	x0, 411b44 <ferror@plt+0xe2a4>
  411b3c:	bl	403510 <free@plt>
  411b40:	str	xzr, [x19, #1672]
  411b44:	ldr	x0, [x20, #1680]
  411b48:	cbz	x0, 411b54 <ferror@plt+0xe2b4>
  411b4c:	bl	403510 <free@plt>
  411b50:	str	xzr, [x20, #1680]
  411b54:	ldr	w10, [sp, #68]
  411b58:	mov	w8, wzr
  411b5c:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  411b60:	stur	x21, [x29, #-48]
  411b64:	str	w10, [x9, #588]
  411b68:	tbz	w8, #0, 4101d4 <ferror@plt+0xc934>
  411b6c:	b	4100d8 <ferror@plt+0xc838>
  411b70:	ldr	w8, [x28, #616]
  411b74:	cbz	w8, 4140f4 <ferror@plt+0x10854>
  411b78:	ldr	x21, [sp, #88]
  411b7c:	ldur	x22, [x29, #-48]
  411b80:	cmp	x22, x21
  411b84:	b.cs	4146d4 <ferror@plt+0x10e34>  // b.hs, b.nlast
  411b88:	add	x8, x22, #0x1
  411b8c:	stur	x8, [x29, #-48]
  411b90:	ldrb	w9, [x22]
  411b94:	and	w10, w9, #0xc0
  411b98:	tst	w9, #0xc0
  411b9c:	csel	w21, w9, w10, eq  // eq = none
  411ba0:	cmp	w21, #0x0
  411ba4:	csel	w19, w19, wzr, eq  // eq = none
  411ba8:	cmp	w21, #0xc0
  411bac:	b.hi	412778 <ferror@plt+0xeed8>  // b.pmore
  411bb0:	adr	x10, 411b70 <ferror@plt+0xe2d0>
  411bb4:	ldrh	w11, [x25, x21, lsl #1]
  411bb8:	add	x10, x10, x11, lsl #2
  411bbc:	and	x20, x9, #0x3f
  411bc0:	br	x10
  411bc4:	ldr	x21, [sp, #88]
  411bc8:	ldrb	w1, [x27, #92]
  411bcc:	ldr	x2, [sp, #16]
  411bd0:	sub	x0, x29, #0x30
  411bd4:	mov	x3, x21
  411bd8:	bl	426dbc <ferror@plt+0x2351c>
  411bdc:	ldr	w8, [x28, #616]
  411be0:	mov	x20, x0
  411be4:	cbz	w8, 414108 <ferror@plt+0x10868>
  411be8:	sub	x1, x29, #0x44
  411bec:	sub	x2, x29, #0x34
  411bf0:	mov	x0, x27
  411bf4:	bl	427b08 <ferror@plt+0x24268>
  411bf8:	str	x20, [x27, #56]
  411bfc:	b	411b7c <ferror@plt+0xe2dc>
  411c00:	add	x9, x22, #0x2
  411c04:	cmp	x9, x24
  411c08:	b.cs	412aac <ferror@plt+0xf20c>  // b.hs, b.nlast
  411c0c:	mov	w1, #0x1                   	// #1
  411c10:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  411c14:	ldr	x9, [x9, #648]
  411c18:	mov	x0, x8
  411c1c:	blr	x9
  411c20:	ldur	x8, [x29, #-48]
  411c24:	mov	x20, x0
  411c28:	b	412ac8 <ferror@plt+0xf228>
  411c2c:	ldr	x21, [sp, #88]
  411c30:	add	x9, x22, #0x3
  411c34:	cmp	x9, x21
  411c38:	b.cs	412b50 <ferror@plt+0xf2b0>  // b.hs, b.nlast
  411c3c:	mov	w1, #0x2                   	// #2
  411c40:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  411c44:	ldr	x9, [x9, #648]
  411c48:	mov	x0, x8
  411c4c:	blr	x9
  411c50:	ldur	x8, [x29, #-48]
  411c54:	mov	x20, x0
  411c58:	ldr	w9, [x28, #616]
  411c5c:	add	x8, x8, #0x2
  411c60:	stur	x8, [x29, #-48]
  411c64:	cbnz	w9, 413444 <ferror@plt+0xfba4>
  411c68:	b	412b7c <ferror@plt+0xf2dc>
  411c6c:	ldr	x21, [sp, #88]
  411c70:	add	x9, x22, #0x5
  411c74:	cmp	x9, x21
  411c78:	b.cs	412bf0 <ferror@plt+0xf350>  // b.hs, b.nlast
  411c7c:	mov	w1, #0x4                   	// #4
  411c80:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  411c84:	ldr	x9, [x9, #648]
  411c88:	mov	x0, x8
  411c8c:	blr	x9
  411c90:	ldur	x8, [x29, #-48]
  411c94:	mov	x20, x0
  411c98:	ldr	w9, [x28, #616]
  411c9c:	add	x8, x8, #0x4
  411ca0:	stur	x8, [x29, #-48]
  411ca4:	cbnz	w9, 413444 <ferror@plt+0xfba4>
  411ca8:	b	412c1c <ferror@plt+0xf37c>
  411cac:	mov	x10, xzr
  411cb0:	mov	x20, xzr
  411cb4:	mov	w11, wzr
  411cb8:	mov	w9, #0x1                   	// #1
  411cbc:	b	411cd4 <ferror@plt+0xe434>
  411cc0:	orr	w14, w9, #0x2
  411cc4:	cmp	w13, #0x0
  411cc8:	csel	w9, w9, w14, eq  // eq = none
  411ccc:	add	x10, x10, #0x1
  411cd0:	tbz	w12, #7, 411d18 <ferror@plt+0xe478>
  411cd4:	add	x12, x8, x10
  411cd8:	cmp	x12, x24
  411cdc:	b.cs	412a40 <ferror@plt+0xf1a0>  // b.hs, b.nlast
  411ce0:	ldrb	w12, [x12]
  411ce4:	cmp	w11, #0x3f
  411ce8:	and	x13, x12, #0x7f
  411cec:	b.hi	411cc0 <ferror@plt+0xe420>  // b.pmore
  411cf0:	mov	w14, w11
  411cf4:	lsl	x16, x13, x14
  411cf8:	orr	x20, x16, x20
  411cfc:	lsr	x14, x20, x14
  411d00:	orr	w15, w9, #0x2
  411d04:	cmp	x14, x13
  411d08:	csel	w9, w9, w15, eq  // eq = none
  411d0c:	add	w11, w11, #0x7
  411d10:	add	x10, x10, #0x1
  411d14:	tbnz	w12, #7, 411cd4 <ferror@plt+0xe434>
  411d18:	mov	w25, w19
  411d1c:	and	w9, w9, #0xfffffffe
  411d20:	b	412a44 <ferror@plt+0xf1a4>
  411d24:	mov	x10, xzr
  411d28:	mov	x20, xzr
  411d2c:	mov	w11, wzr
  411d30:	mov	w9, #0x1                   	// #1
  411d34:	b	411d4c <ferror@plt+0xe4ac>
  411d38:	orr	w14, w9, #0x2
  411d3c:	cmp	w13, #0x0
  411d40:	csel	w9, w9, w14, eq  // eq = none
  411d44:	add	x10, x10, #0x1
  411d48:	tbz	w12, #7, 411d90 <ferror@plt+0xe4f0>
  411d4c:	add	x12, x8, x10
  411d50:	cmp	x12, x24
  411d54:	b.cs	411d94 <ferror@plt+0xe4f4>  // b.hs, b.nlast
  411d58:	ldrb	w12, [x12]
  411d5c:	cmp	w11, #0x3f
  411d60:	and	x13, x12, #0x7f
  411d64:	b.hi	411d38 <ferror@plt+0xe498>  // b.pmore
  411d68:	mov	w14, w11
  411d6c:	lsl	x16, x13, x14
  411d70:	orr	x20, x16, x20
  411d74:	lsr	x14, x20, x14
  411d78:	orr	w15, w9, #0x2
  411d7c:	cmp	x14, x13
  411d80:	csel	w9, w9, w15, eq  // eq = none
  411d84:	add	w11, w11, #0x7
  411d88:	add	x10, x10, #0x1
  411d8c:	tbnz	w12, #7, 411d4c <ferror@plt+0xe4ac>
  411d90:	and	w9, w9, #0xfffffffe
  411d94:	lsr	x11, x20, #32
  411d98:	add	x10, x8, w10, uxtw
  411d9c:	orr	w8, w9, #0x2
  411da0:	cmp	x11, #0x0
  411da4:	csel	w8, w8, w9, ne  // ne = any
  411da8:	stur	x10, [x29, #-48]
  411dac:	tbnz	w8, #0, 412c90 <ferror@plt+0xf3f0>
  411db0:	tbz	w8, #1, 412ca8 <ferror@plt+0xf408>
  411db4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411db8:	add	x1, x1, #0xda
  411dbc:	b	412c98 <ferror@plt+0xf3f8>
  411dc0:	mov	x10, xzr
  411dc4:	mov	x20, xzr
  411dc8:	mov	w11, wzr
  411dcc:	mov	w9, #0x1                   	// #1
  411dd0:	b	411de8 <ferror@plt+0xe548>
  411dd4:	orr	w14, w9, #0x2
  411dd8:	cmp	w13, #0x0
  411ddc:	csel	w9, w9, w14, eq  // eq = none
  411de0:	add	x10, x10, #0x1
  411de4:	tbz	w12, #7, 411e2c <ferror@plt+0xe58c>
  411de8:	add	x12, x8, x10
  411dec:	cmp	x12, x24
  411df0:	b.cs	411e30 <ferror@plt+0xe590>  // b.hs, b.nlast
  411df4:	ldrb	w12, [x12]
  411df8:	cmp	w11, #0x3f
  411dfc:	and	x13, x12, #0x7f
  411e00:	b.hi	411dd4 <ferror@plt+0xe534>  // b.pmore
  411e04:	mov	w14, w11
  411e08:	lsl	x16, x13, x14
  411e0c:	orr	x20, x16, x20
  411e10:	lsr	x14, x20, x14
  411e14:	orr	w15, w9, #0x2
  411e18:	cmp	x14, x13
  411e1c:	csel	w9, w9, w15, eq  // eq = none
  411e20:	add	w11, w11, #0x7
  411e24:	add	x10, x10, #0x1
  411e28:	tbnz	w12, #7, 411de8 <ferror@plt+0xe548>
  411e2c:	and	w9, w9, #0xfffffffe
  411e30:	lsr	x11, x20, #32
  411e34:	add	x10, x8, w10, uxtw
  411e38:	orr	w8, w9, #0x2
  411e3c:	cmp	x11, #0x0
  411e40:	csel	w8, w8, w9, ne  // ne = any
  411e44:	stur	x10, [x29, #-48]
  411e48:	tbnz	w8, #0, 412d0c <ferror@plt+0xf46c>
  411e4c:	tbz	w8, #1, 412d24 <ferror@plt+0xf484>
  411e50:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411e54:	add	x1, x1, #0xda
  411e58:	b	412d14 <ferror@plt+0xf474>
  411e5c:	mov	x10, xzr
  411e60:	mov	x20, xzr
  411e64:	mov	w11, wzr
  411e68:	mov	w9, #0x1                   	// #1
  411e6c:	b	411e84 <ferror@plt+0xe5e4>
  411e70:	orr	w14, w9, #0x2
  411e74:	cmp	w13, #0x0
  411e78:	csel	w9, w9, w14, eq  // eq = none
  411e7c:	add	x10, x10, #0x1
  411e80:	tbz	w12, #7, 411ec8 <ferror@plt+0xe628>
  411e84:	add	x12, x8, x10
  411e88:	cmp	x12, x24
  411e8c:	b.cs	411ecc <ferror@plt+0xe62c>  // b.hs, b.nlast
  411e90:	ldrb	w12, [x12]
  411e94:	cmp	w11, #0x3f
  411e98:	and	x13, x12, #0x7f
  411e9c:	b.hi	411e70 <ferror@plt+0xe5d0>  // b.pmore
  411ea0:	mov	w14, w11
  411ea4:	lsl	x16, x13, x14
  411ea8:	orr	x20, x16, x20
  411eac:	lsr	x14, x20, x14
  411eb0:	orr	w15, w9, #0x2
  411eb4:	cmp	x14, x13
  411eb8:	csel	w9, w9, w15, eq  // eq = none
  411ebc:	add	w11, w11, #0x7
  411ec0:	add	x10, x10, #0x1
  411ec4:	tbnz	w12, #7, 411e84 <ferror@plt+0xe5e4>
  411ec8:	and	w9, w9, #0xfffffffe
  411ecc:	lsr	x11, x20, #32
  411ed0:	add	x10, x8, w10, uxtw
  411ed4:	orr	w8, w9, #0x2
  411ed8:	cmp	x11, #0x0
  411edc:	csel	w8, w8, w9, ne  // ne = any
  411ee0:	stur	x10, [x29, #-48]
  411ee4:	tbnz	w8, #0, 412d88 <ferror@plt+0xf4e8>
  411ee8:	tbz	w8, #1, 412da0 <ferror@plt+0xf500>
  411eec:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411ef0:	add	x1, x1, #0xda
  411ef4:	b	412d90 <ferror@plt+0xf4f0>
  411ef8:	mov	x10, xzr
  411efc:	mov	x20, xzr
  411f00:	mov	w11, wzr
  411f04:	mov	w9, #0x1                   	// #1
  411f08:	str	w19, [sp, #72]
  411f0c:	b	411f24 <ferror@plt+0xe684>
  411f10:	orr	w14, w9, #0x2
  411f14:	cmp	w13, #0x0
  411f18:	csel	w9, w9, w14, eq  // eq = none
  411f1c:	add	x10, x10, #0x1
  411f20:	tbz	w12, #7, 411f68 <ferror@plt+0xe6c8>
  411f24:	add	x12, x8, x10
  411f28:	cmp	x12, x24
  411f2c:	b.cs	411f6c <ferror@plt+0xe6cc>  // b.hs, b.nlast
  411f30:	ldrb	w12, [x12]
  411f34:	cmp	w11, #0x3f
  411f38:	and	x13, x12, #0x7f
  411f3c:	b.hi	411f10 <ferror@plt+0xe670>  // b.pmore
  411f40:	mov	w14, w11
  411f44:	lsl	x16, x13, x14
  411f48:	orr	x20, x16, x20
  411f4c:	lsr	x14, x20, x14
  411f50:	orr	w15, w9, #0x2
  411f54:	cmp	x14, x13
  411f58:	csel	w9, w9, w15, eq  // eq = none
  411f5c:	add	w11, w11, #0x7
  411f60:	add	x10, x10, #0x1
  411f64:	tbnz	w12, #7, 411f24 <ferror@plt+0xe684>
  411f68:	and	w9, w9, #0xfffffffe
  411f6c:	lsr	x11, x20, #32
  411f70:	add	x8, x8, w10, uxtw
  411f74:	orr	w10, w9, #0x2
  411f78:	cmp	x11, #0x0
  411f7c:	stur	x8, [x29, #-48]
  411f80:	csel	w8, w10, w9, ne  // ne = any
  411f84:	and	x19, x20, #0xffffffff
  411f88:	tbnz	w8, #0, 412e04 <ferror@plt+0xf564>
  411f8c:	tbz	w8, #1, 412e1c <ferror@plt+0xf57c>
  411f90:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  411f94:	add	x1, x1, #0xda
  411f98:	b	412e0c <ferror@plt+0xf56c>
  411f9c:	ldr	w8, [x28, #616]
  411fa0:	cbnz	w8, 411fb0 <ferror@plt+0xe710>
  411fa4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  411fa8:	add	x0, x0, #0x776
  411fac:	bl	403440 <puts@plt>
  411fb0:	mov	w0, #0x60                  	// #96
  411fb4:	bl	403290 <xmalloc@plt>
  411fb8:	ldr	x8, [x27, #80]
  411fbc:	mov	x20, x0
  411fc0:	str	x8, [x0, #80]
  411fc4:	ldr	w8, [x27, #72]
  411fc8:	str	w8, [x0, #72]
  411fcc:	ldr	w8, [x27, #88]
  411fd0:	str	w8, [x0, #88]
  411fd4:	ldrb	w8, [x27, #93]
  411fd8:	strb	w8, [x0, #93]
  411fdc:	ldr	w8, [x27, #16]
  411fe0:	str	w8, [x0, #16]
  411fe4:	lsl	x0, x8, #1
  411fe8:	bl	403290 <xmalloc@plt>
  411fec:	ldr	w8, [x20, #16]
  411ff0:	str	x0, [x20, #24]
  411ff4:	lsl	x0, x8, #2
  411ff8:	bl	403290 <xmalloc@plt>
  411ffc:	str	x0, [x20, #32]
  412000:	ldr	w8, [x20, #16]
  412004:	ldr	x0, [x20, #24]
  412008:	ldr	x1, [x27, #24]
  41200c:	lsl	x2, x8, #1
  412010:	bl	402f70 <memcpy@plt>
  412014:	ldr	w8, [x20, #16]
  412018:	ldr	x0, [x20, #32]
  41201c:	ldr	x1, [x27, #32]
  412020:	lsl	x2, x8, #2
  412024:	bl	402f70 <memcpy@plt>
  412028:	ldr	x21, [sp, #88]
  41202c:	str	x26, [x20]
  412030:	mov	x26, x20
  412034:	b	411b7c <ferror@plt+0xe2dc>
  412038:	ldr	w8, [x28, #616]
  41203c:	cbz	w8, 414170 <ferror@plt+0x108d0>
  412040:	cbz	x26, 414180 <ferror@plt+0x108e0>
  412044:	ldr	x8, [x26, #80]
  412048:	mov	w20, w19
  41204c:	ldr	x19, [x26]
  412050:	mov	x0, x27
  412054:	str	x8, [x27, #80]
  412058:	ldr	w8, [x26, #72]
  41205c:	str	w8, [x27, #72]
  412060:	ldr	w8, [x26, #88]
  412064:	str	w8, [x27, #88]
  412068:	ldrb	w8, [x26, #93]
  41206c:	strb	w8, [x27, #93]
  412070:	ldr	w8, [x26, #16]
  412074:	sub	w1, w8, #0x1
  412078:	bl	4278e8 <ferror@plt+0x24048>
  41207c:	ldr	x21, [sp, #88]
  412080:	tbnz	w0, #31, 414300 <ferror@plt+0x10a60>
  412084:	ldr	w8, [x26, #16]
  412088:	ldr	x0, [x27, #24]
  41208c:	ldr	x1, [x26, #24]
  412090:	lsl	x2, x8, #1
  412094:	bl	402f70 <memcpy@plt>
  412098:	ldr	w8, [x26, #16]
  41209c:	ldr	x0, [x27, #32]
  4120a0:	ldr	x1, [x26, #32]
  4120a4:	lsl	x2, x8, #2
  4120a8:	bl	402f70 <memcpy@plt>
  4120ac:	ldr	x0, [x26, #24]
  4120b0:	bl	403510 <free@plt>
  4120b4:	ldr	x0, [x26, #32]
  4120b8:	bl	403510 <free@plt>
  4120bc:	mov	x0, x26
  4120c0:	bl	403510 <free@plt>
  4120c4:	b	41431c <ferror@plt+0x10a7c>
  4120c8:	mov	x11, xzr
  4120cc:	mov	x9, xzr
  4120d0:	mov	w12, wzr
  4120d4:	mov	w10, #0x1                   	// #1
  4120d8:	b	4120f0 <ferror@plt+0xe850>
  4120dc:	orr	w15, w10, #0x2
  4120e0:	cmp	w14, #0x0
  4120e4:	csel	w10, w10, w15, eq  // eq = none
  4120e8:	add	x11, x11, #0x1
  4120ec:	tbz	w13, #7, 412134 <ferror@plt+0xe894>
  4120f0:	add	x13, x8, x11
  4120f4:	cmp	x13, x24
  4120f8:	b.cs	412138 <ferror@plt+0xe898>  // b.hs, b.nlast
  4120fc:	ldrb	w13, [x13]
  412100:	cmp	w12, #0x3f
  412104:	and	x14, x13, #0x7f
  412108:	b.hi	4120dc <ferror@plt+0xe83c>  // b.pmore
  41210c:	mov	w15, w12
  412110:	lsl	x17, x14, x15
  412114:	orr	x9, x17, x9
  412118:	lsr	x15, x9, x15
  41211c:	orr	w16, w10, #0x2
  412120:	cmp	x15, x14
  412124:	csel	w10, w10, w16, eq  // eq = none
  412128:	add	w12, w12, #0x7
  41212c:	add	x11, x11, #0x1
  412130:	tbnz	w13, #7, 4120f0 <ferror@plt+0xe850>
  412134:	and	w10, w10, #0xfffffffe
  412138:	ldr	x21, [sp, #88]
  41213c:	lsr	x12, x9, #32
  412140:	add	x8, x8, w11, uxtw
  412144:	orr	w11, w10, #0x2
  412148:	cmp	x12, #0x0
  41214c:	stur	x8, [x29, #-48]
  412150:	csel	w8, w11, w10, ne  // ne = any
  412154:	str	w9, [x27, #72]
  412158:	tbnz	w8, #0, 412eac <ferror@plt+0xf60c>
  41215c:	tbz	w8, #1, 412ec4 <ferror@plt+0xf624>
  412160:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412164:	add	x1, x1, #0xda
  412168:	b	412eb4 <ferror@plt+0xf614>
  41216c:	mov	x11, xzr
  412170:	mov	x9, xzr
  412174:	mov	w12, wzr
  412178:	mov	w10, #0x1                   	// #1
  41217c:	b	412194 <ferror@plt+0xe8f4>
  412180:	orr	w15, w10, #0x2
  412184:	cmp	w14, #0x0
  412188:	csel	w10, w10, w15, eq  // eq = none
  41218c:	add	x11, x11, #0x1
  412190:	tbz	w13, #7, 4121d8 <ferror@plt+0xe938>
  412194:	add	x13, x8, x11
  412198:	cmp	x13, x24
  41219c:	b.cs	4121dc <ferror@plt+0xe93c>  // b.hs, b.nlast
  4121a0:	ldrb	w13, [x13]
  4121a4:	cmp	w12, #0x3f
  4121a8:	and	x14, x13, #0x7f
  4121ac:	b.hi	412180 <ferror@plt+0xe8e0>  // b.pmore
  4121b0:	mov	w15, w12
  4121b4:	lsl	x17, x14, x15
  4121b8:	orr	x9, x17, x9
  4121bc:	lsr	x15, x9, x15
  4121c0:	orr	w16, w10, #0x2
  4121c4:	cmp	x15, x14
  4121c8:	csel	w10, w10, w16, eq  // eq = none
  4121cc:	add	w12, w12, #0x7
  4121d0:	add	x11, x11, #0x1
  4121d4:	tbnz	w13, #7, 412194 <ferror@plt+0xe8f4>
  4121d8:	and	w10, w10, #0xfffffffe
  4121dc:	ldr	x21, [sp, #88]
  4121e0:	lsr	x12, x9, #32
  4121e4:	add	x8, x8, w11, uxtw
  4121e8:	orr	w11, w10, #0x2
  4121ec:	cmp	x12, #0x0
  4121f0:	stur	x8, [x29, #-48]
  4121f4:	csel	w8, w11, w10, ne  // ne = any
  4121f8:	str	w9, [x27, #72]
  4121fc:	tbnz	w8, #0, 412f58 <ferror@plt+0xf6b8>
  412200:	tbz	w8, #1, 412f70 <ferror@plt+0xf6d0>
  412204:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412208:	add	x1, x1, #0xda
  41220c:	b	412f60 <ferror@plt+0xf6c0>
  412210:	mov	x11, xzr
  412214:	mov	x10, xzr
  412218:	mov	w12, wzr
  41221c:	mov	w9, #0x1                   	// #1
  412220:	b	412238 <ferror@plt+0xe998>
  412224:	orr	w15, w9, #0x2
  412228:	cmp	w14, #0x0
  41222c:	csel	w9, w9, w15, eq  // eq = none
  412230:	add	x11, x11, #0x1
  412234:	tbz	w13, #7, 41227c <ferror@plt+0xe9dc>
  412238:	add	x13, x8, x11
  41223c:	cmp	x13, x24
  412240:	b.cs	412280 <ferror@plt+0xe9e0>  // b.hs, b.nlast
  412244:	ldrb	w13, [x13]
  412248:	cmp	w12, #0x3f
  41224c:	and	x14, x13, #0x7f
  412250:	b.hi	412224 <ferror@plt+0xe984>  // b.pmore
  412254:	mov	w15, w12
  412258:	lsl	x17, x14, x15
  41225c:	orr	x10, x17, x10
  412260:	lsr	x15, x10, x15
  412264:	orr	w16, w9, #0x2
  412268:	cmp	x15, x14
  41226c:	csel	w9, w9, w16, eq  // eq = none
  412270:	add	w12, w12, #0x7
  412274:	add	x11, x11, #0x1
  412278:	tbnz	w13, #7, 412238 <ferror@plt+0xe998>
  41227c:	and	w9, w9, #0xfffffffe
  412280:	ldr	x21, [sp, #88]
  412284:	add	x8, x8, w11, uxtw
  412288:	stur	x8, [x29, #-48]
  41228c:	str	x10, [x27, #80]
  412290:	tbnz	w9, #0, 412fbc <ferror@plt+0xf71c>
  412294:	tbz	w9, #1, 412fd4 <ferror@plt+0xf734>
  412298:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41229c:	add	x1, x1, #0xda
  4122a0:	b	412fc4 <ferror@plt+0xf724>
  4122a4:	mov	x10, xzr
  4122a8:	mov	x20, xzr
  4122ac:	mov	w11, wzr
  4122b0:	mov	w9, #0x1                   	// #1
  4122b4:	b	4122cc <ferror@plt+0xea2c>
  4122b8:	orr	w14, w9, #0x2
  4122bc:	cmp	w13, #0x0
  4122c0:	csel	w9, w9, w14, eq  // eq = none
  4122c4:	add	x10, x10, #0x1
  4122c8:	tbz	w12, #7, 412310 <ferror@plt+0xea70>
  4122cc:	add	x12, x8, x10
  4122d0:	cmp	x12, x24
  4122d4:	b.cs	412314 <ferror@plt+0xea74>  // b.hs, b.nlast
  4122d8:	ldrb	w12, [x12]
  4122dc:	cmp	w11, #0x3f
  4122e0:	and	x13, x12, #0x7f
  4122e4:	b.hi	4122b8 <ferror@plt+0xea18>  // b.pmore
  4122e8:	mov	w14, w11
  4122ec:	lsl	x16, x13, x14
  4122f0:	orr	x20, x16, x20
  4122f4:	lsr	x14, x20, x14
  4122f8:	orr	w15, w9, #0x2
  4122fc:	cmp	x14, x13
  412300:	csel	w9, w9, w15, eq  // eq = none
  412304:	add	w11, w11, #0x7
  412308:	add	x10, x10, #0x1
  41230c:	tbnz	w12, #7, 4122cc <ferror@plt+0xea2c>
  412310:	and	w9, w9, #0xfffffffe
  412314:	ldr	x21, [sp, #88]
  412318:	add	x8, x8, w10, uxtw
  41231c:	stur	x8, [x29, #-48]
  412320:	tbnz	w9, #0, 412ff0 <ferror@plt+0xf750>
  412324:	tbz	w9, #1, 413008 <ferror@plt+0xf768>
  412328:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41232c:	add	x1, x1, #0xda
  412330:	b	412ff8 <ferror@plt+0xf758>
  412334:	mov	x10, xzr
  412338:	mov	x20, xzr
  41233c:	mov	w11, wzr
  412340:	mov	w9, #0x1                   	// #1
  412344:	b	41235c <ferror@plt+0xeabc>
  412348:	orr	w14, w9, #0x2
  41234c:	cmp	w13, #0x0
  412350:	csel	w9, w9, w14, eq  // eq = none
  412354:	add	x10, x10, #0x1
  412358:	tbz	w12, #7, 4123a0 <ferror@plt+0xeb00>
  41235c:	add	x12, x8, x10
  412360:	cmp	x12, x24
  412364:	b.cs	4123a4 <ferror@plt+0xeb04>  // b.hs, b.nlast
  412368:	ldrb	w12, [x12]
  41236c:	cmp	w11, #0x3f
  412370:	and	x13, x12, #0x7f
  412374:	b.hi	412348 <ferror@plt+0xeaa8>  // b.pmore
  412378:	mov	w14, w11
  41237c:	lsl	x16, x13, x14
  412380:	orr	x20, x16, x20
  412384:	lsr	x14, x20, x14
  412388:	orr	w15, w9, #0x2
  41238c:	cmp	x14, x13
  412390:	csel	w9, w9, w15, eq  // eq = none
  412394:	add	w11, w11, #0x7
  412398:	add	x10, x10, #0x1
  41239c:	tbnz	w12, #7, 41235c <ferror@plt+0xeabc>
  4123a0:	and	w9, w9, #0xfffffffe
  4123a4:	lsr	x11, x20, #32
  4123a8:	add	x8, x8, w10, uxtw
  4123ac:	orr	w10, w9, #0x2
  4123b0:	cmp	x11, #0x0
  4123b4:	stur	x8, [x29, #-48]
  4123b8:	csel	w8, w10, w9, ne  // ne = any
  4123bc:	and	x9, x20, #0xffffffff
  4123c0:	str	x9, [sp, #48]
  4123c4:	tbnz	w8, #0, 413038 <ferror@plt+0xf798>
  4123c8:	tbz	w8, #1, 413050 <ferror@plt+0xf7b0>
  4123cc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4123d0:	add	x1, x1, #0xda
  4123d4:	b	413040 <ferror@plt+0xf7a0>
  4123d8:	mov	x10, xzr
  4123dc:	mov	x20, xzr
  4123e0:	mov	w11, wzr
  4123e4:	mov	w9, #0x1                   	// #1
  4123e8:	str	w19, [sp, #72]
  4123ec:	b	412404 <ferror@plt+0xeb64>
  4123f0:	orr	w14, w9, #0x2
  4123f4:	cmp	w13, #0x0
  4123f8:	csel	w9, w9, w14, eq  // eq = none
  4123fc:	add	x10, x10, #0x1
  412400:	tbz	w12, #7, 412448 <ferror@plt+0xeba8>
  412404:	add	x12, x8, x10
  412408:	cmp	x12, x24
  41240c:	b.cs	41244c <ferror@plt+0xebac>  // b.hs, b.nlast
  412410:	ldrb	w12, [x12]
  412414:	cmp	w11, #0x3f
  412418:	and	x13, x12, #0x7f
  41241c:	b.hi	4123f0 <ferror@plt+0xeb50>  // b.pmore
  412420:	mov	w14, w11
  412424:	lsl	x16, x13, x14
  412428:	orr	x20, x16, x20
  41242c:	lsr	x14, x20, x14
  412430:	orr	w15, w9, #0x2
  412434:	cmp	x14, x13
  412438:	csel	w9, w9, w15, eq  // eq = none
  41243c:	add	w11, w11, #0x7
  412440:	add	x10, x10, #0x1
  412444:	tbnz	w12, #7, 412404 <ferror@plt+0xeb64>
  412448:	and	w9, w9, #0xfffffffe
  41244c:	lsr	x11, x20, #32
  412450:	add	x8, x8, w10, uxtw
  412454:	orr	w10, w9, #0x2
  412458:	cmp	x11, #0x0
  41245c:	stur	x8, [x29, #-48]
  412460:	csel	w8, w10, w9, ne  // ne = any
  412464:	and	x19, x20, #0xffffffff
  412468:	tbnz	w8, #0, 4130e0 <ferror@plt+0xf840>
  41246c:	tbz	w8, #1, 4130f8 <ferror@plt+0xf858>
  412470:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412474:	add	x1, x1, #0xda
  412478:	b	4130e8 <ferror@plt+0xf848>
  41247c:	mov	x11, xzr
  412480:	mov	x9, xzr
  412484:	mov	w12, wzr
  412488:	mov	w10, #0x1                   	// #1
  41248c:	b	4124a4 <ferror@plt+0xec04>
  412490:	orr	w15, w10, #0x2
  412494:	cmp	w14, #0x0
  412498:	csel	w10, w10, w15, eq  // eq = none
  41249c:	add	x11, x11, #0x1
  4124a0:	tbz	w13, #7, 4124e8 <ferror@plt+0xec48>
  4124a4:	add	x13, x8, x11
  4124a8:	cmp	x13, x24
  4124ac:	b.cs	4124ec <ferror@plt+0xec4c>  // b.hs, b.nlast
  4124b0:	ldrb	w13, [x13]
  4124b4:	cmp	w12, #0x3f
  4124b8:	and	x14, x13, #0x7f
  4124bc:	b.hi	412490 <ferror@plt+0xebf0>  // b.pmore
  4124c0:	mov	w15, w12
  4124c4:	lsl	x17, x14, x15
  4124c8:	orr	x9, x17, x9
  4124cc:	lsr	x15, x9, x15
  4124d0:	orr	w16, w10, #0x2
  4124d4:	cmp	x15, x14
  4124d8:	csel	w10, w10, w16, eq  // eq = none
  4124dc:	add	w12, w12, #0x7
  4124e0:	add	x11, x11, #0x1
  4124e4:	tbnz	w13, #7, 4124a4 <ferror@plt+0xec04>
  4124e8:	and	w10, w10, #0xfffffffe
  4124ec:	ldr	x21, [sp, #88]
  4124f0:	lsr	x12, x9, #32
  4124f4:	add	x8, x8, w11, uxtw
  4124f8:	orr	w11, w10, #0x2
  4124fc:	cmp	x12, #0x0
  412500:	stur	x8, [x29, #-48]
  412504:	csel	w8, w11, w10, ne  // ne = any
  412508:	str	w9, [x27, #72]
  41250c:	tbnz	w8, #0, 4131a0 <ferror@plt+0xf900>
  412510:	tbz	w8, #1, 4131b8 <ferror@plt+0xf918>
  412514:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412518:	add	x1, x1, #0xda
  41251c:	b	4131a8 <ferror@plt+0xf908>
  412520:	mov	x11, xzr
  412524:	mov	x10, xzr
  412528:	mov	w12, wzr
  41252c:	mov	w9, #0x1                   	// #1
  412530:	b	412548 <ferror@plt+0xeca8>
  412534:	orr	w15, w9, #0x2
  412538:	cmp	w14, #0x0
  41253c:	csel	w9, w9, w15, eq  // eq = none
  412540:	add	x11, x11, #0x1
  412544:	tbz	w13, #7, 41258c <ferror@plt+0xecec>
  412548:	add	x13, x8, x11
  41254c:	cmp	x13, x24
  412550:	b.cs	412590 <ferror@plt+0xecf0>  // b.hs, b.nlast
  412554:	ldrb	w13, [x13]
  412558:	cmp	w12, #0x3f
  41255c:	and	x14, x13, #0x7f
  412560:	b.hi	412534 <ferror@plt+0xec94>  // b.pmore
  412564:	mov	w15, w12
  412568:	lsl	x17, x14, x15
  41256c:	orr	x10, x17, x10
  412570:	lsr	x15, x10, x15
  412574:	orr	w16, w9, #0x2
  412578:	cmp	x15, x14
  41257c:	csel	w9, w9, w16, eq  // eq = none
  412580:	add	w12, w12, #0x7
  412584:	add	x11, x11, #0x1
  412588:	tbnz	w13, #7, 412548 <ferror@plt+0xeca8>
  41258c:	and	w9, w9, #0xfffffffe
  412590:	ldr	x21, [sp, #88]
  412594:	add	x8, x8, w11, uxtw
  412598:	stur	x8, [x29, #-48]
  41259c:	str	x10, [x27, #80]
  4125a0:	tbnz	w9, #0, 41324c <ferror@plt+0xf9ac>
  4125a4:	tbz	w9, #1, 413264 <ferror@plt+0xf9c4>
  4125a8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4125ac:	add	x1, x1, #0xda
  4125b0:	b	413254 <ferror@plt+0xf9b4>
  4125b4:	mov	x10, xzr
  4125b8:	mov	x20, xzr
  4125bc:	mov	w11, wzr
  4125c0:	mov	w9, #0x1                   	// #1
  4125c4:	b	4125dc <ferror@plt+0xed3c>
  4125c8:	orr	w14, w9, #0x2
  4125cc:	cmp	w13, #0x0
  4125d0:	csel	w9, w9, w14, eq  // eq = none
  4125d4:	add	x10, x10, #0x1
  4125d8:	tbz	w12, #7, 412620 <ferror@plt+0xed80>
  4125dc:	add	x12, x8, x10
  4125e0:	cmp	x12, x24
  4125e4:	b.cs	412a74 <ferror@plt+0xf1d4>  // b.hs, b.nlast
  4125e8:	ldrb	w12, [x12]
  4125ec:	cmp	w11, #0x3f
  4125f0:	and	x13, x12, #0x7f
  4125f4:	b.hi	4125c8 <ferror@plt+0xed28>  // b.pmore
  4125f8:	mov	w14, w11
  4125fc:	lsl	x16, x13, x14
  412600:	orr	x20, x16, x20
  412604:	lsr	x14, x20, x14
  412608:	orr	w15, w9, #0x2
  41260c:	cmp	x14, x13
  412610:	csel	w9, w9, w15, eq  // eq = none
  412614:	add	w11, w11, #0x7
  412618:	add	x10, x10, #0x1
  41261c:	tbnz	w12, #7, 4125dc <ferror@plt+0xed3c>
  412620:	mov	x25, x28
  412624:	mov	w28, w19
  412628:	and	w9, w9, #0xfffffffe
  41262c:	b	412a7c <ferror@plt+0xf1dc>
  412630:	mov	x10, xzr
  412634:	mov	x20, xzr
  412638:	mov	w11, wzr
  41263c:	mov	w9, #0x1                   	// #1
  412640:	str	w19, [sp, #72]
  412644:	b	41265c <ferror@plt+0xedbc>
  412648:	orr	w14, w9, #0x2
  41264c:	cmp	w13, #0x0
  412650:	csel	w9, w9, w14, eq  // eq = none
  412654:	add	x10, x10, #0x1
  412658:	tbz	w12, #7, 4126a0 <ferror@plt+0xee00>
  41265c:	add	x12, x8, x10
  412660:	cmp	x12, x24
  412664:	b.cs	4126a4 <ferror@plt+0xee04>  // b.hs, b.nlast
  412668:	ldrb	w12, [x12]
  41266c:	cmp	w11, #0x3f
  412670:	and	x13, x12, #0x7f
  412674:	b.hi	412648 <ferror@plt+0xeda8>  // b.pmore
  412678:	mov	w14, w11
  41267c:	lsl	x16, x13, x14
  412680:	orr	x20, x16, x20
  412684:	lsr	x14, x20, x14
  412688:	orr	w15, w9, #0x2
  41268c:	cmp	x14, x13
  412690:	csel	w9, w9, w15, eq  // eq = none
  412694:	add	w11, w11, #0x7
  412698:	add	x10, x10, #0x1
  41269c:	tbnz	w12, #7, 41265c <ferror@plt+0xedbc>
  4126a0:	and	w9, w9, #0xfffffffe
  4126a4:	lsr	x11, x20, #32
  4126a8:	add	x8, x8, w10, uxtw
  4126ac:	orr	w10, w9, #0x2
  4126b0:	cmp	x11, #0x0
  4126b4:	stur	x8, [x29, #-48]
  4126b8:	csel	w8, w10, w9, ne  // ne = any
  4126bc:	and	x19, x20, #0xffffffff
  4126c0:	tbnz	w8, #0, 41328c <ferror@plt+0xf9ec>
  4126c4:	tbz	w8, #1, 4132a4 <ferror@plt+0xfa04>
  4126c8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4126cc:	add	x1, x1, #0xda
  4126d0:	b	413294 <ferror@plt+0xf9f4>
  4126d4:	mov	x10, xzr
  4126d8:	mov	x20, xzr
  4126dc:	mov	w11, wzr
  4126e0:	mov	w9, #0x1                   	// #1
  4126e4:	b	4126fc <ferror@plt+0xee5c>
  4126e8:	orr	w14, w9, #0x2
  4126ec:	cmp	w13, #0x0
  4126f0:	csel	w9, w9, w14, eq  // eq = none
  4126f4:	add	x10, x10, #0x1
  4126f8:	tbz	w12, #7, 412740 <ferror@plt+0xeea0>
  4126fc:	add	x12, x8, x10
  412700:	cmp	x12, x24
  412704:	b.cs	412744 <ferror@plt+0xeea4>  // b.hs, b.nlast
  412708:	ldrb	w12, [x12]
  41270c:	cmp	w11, #0x3f
  412710:	and	x13, x12, #0x7f
  412714:	b.hi	4126e8 <ferror@plt+0xee48>  // b.pmore
  412718:	mov	w14, w11
  41271c:	lsl	x16, x13, x14
  412720:	orr	x20, x16, x20
  412724:	lsr	x14, x20, x14
  412728:	orr	w15, w9, #0x2
  41272c:	cmp	x14, x13
  412730:	csel	w9, w9, w15, eq  // eq = none
  412734:	add	w11, w11, #0x7
  412738:	add	x10, x10, #0x1
  41273c:	tbnz	w12, #7, 4126fc <ferror@plt+0xee5c>
  412740:	and	w9, w9, #0xfffffffe
  412744:	lsr	x11, x20, #32
  412748:	add	x8, x8, w10, uxtw
  41274c:	orr	w10, w9, #0x2
  412750:	cmp	x11, #0x0
  412754:	stur	x8, [x29, #-48]
  412758:	csel	w8, w10, w9, ne  // ne = any
  41275c:	and	x9, x20, #0xffffffff
  412760:	str	x9, [sp, #48]
  412764:	tbnz	w8, #0, 41334c <ferror@plt+0xfaac>
  412768:	tbz	w8, #1, 413364 <ferror@plt+0xfac4>
  41276c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412770:	add	x1, x1, #0xda
  412774:	b	413354 <ferror@plt+0xfab4>
  412778:	sub	w8, w21, #0x1c
  41277c:	mov	w2, #0x5                   	// #5
  412780:	cmp	w8, #0x23
  412784:	b.hi	4133f4 <ferror@plt+0xfb54>  // b.pmore
  412788:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  41278c:	mov	x0, xzr
  412790:	add	x1, x1, #0x1e4
  412794:	bl	403700 <dcgettext@plt>
  412798:	mov	w1, w21
  41279c:	bl	4037a0 <printf@plt>
  4127a0:	b	41340c <ferror@plt+0xfb6c>
  4127a4:	ldr	x21, [sp, #88]
  4127a8:	add	x9, x22, #0x9
  4127ac:	cmp	x9, x21
  4127b0:	b.cs	413418 <ferror@plt+0xfb78>  // b.hs, b.nlast
  4127b4:	mov	w1, #0x8                   	// #8
  4127b8:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  4127bc:	ldr	x9, [x9, #648]
  4127c0:	mov	x0, x8
  4127c4:	blr	x9
  4127c8:	ldur	x8, [x29, #-48]
  4127cc:	mov	x20, x0
  4127d0:	ldr	w9, [x28, #616]
  4127d4:	add	x8, x8, #0x8
  4127d8:	stur	x8, [x29, #-48]
  4127dc:	cbnz	w9, 413444 <ferror@plt+0xfba4>
  4127e0:	b	414214 <ferror@plt+0x10974>
  4127e4:	ldr	w8, [x28, #616]
  4127e8:	cbnz	w8, 411b78 <ferror@plt+0xe2d8>
  4127ec:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  4127f0:	add	x0, x0, #0x719
  4127f4:	b	4140fc <ferror@plt+0x1085c>
  4127f8:	mov	x10, xzr
  4127fc:	mov	x20, xzr
  412800:	mov	w11, wzr
  412804:	mov	w9, #0x1                   	// #1
  412808:	b	412820 <ferror@plt+0xef80>
  41280c:	orr	w14, w9, #0x2
  412810:	cmp	w13, #0x0
  412814:	csel	w9, w9, w14, eq  // eq = none
  412818:	add	x10, x10, #0x1
  41281c:	tbz	w12, #7, 412864 <ferror@plt+0xefc4>
  412820:	add	x12, x8, x10
  412824:	cmp	x12, x24
  412828:	b.cs	412868 <ferror@plt+0xefc8>  // b.hs, b.nlast
  41282c:	ldrb	w12, [x12]
  412830:	cmp	w11, #0x3f
  412834:	and	x13, x12, #0x7f
  412838:	b.hi	41280c <ferror@plt+0xef6c>  // b.pmore
  41283c:	mov	w14, w11
  412840:	lsl	x16, x13, x14
  412844:	orr	x20, x16, x20
  412848:	lsr	x14, x20, x14
  41284c:	orr	w15, w9, #0x2
  412850:	cmp	x14, x13
  412854:	csel	w9, w9, w15, eq  // eq = none
  412858:	add	w11, w11, #0x7
  41285c:	add	x10, x10, #0x1
  412860:	tbnz	w12, #7, 412820 <ferror@plt+0xef80>
  412864:	and	w9, w9, #0xfffffffe
  412868:	ldr	x21, [sp, #88]
  41286c:	add	x8, x8, w10, uxtw
  412870:	stur	x8, [x29, #-48]
  412874:	tbnz	w9, #0, 413458 <ferror@plt+0xfbb8>
  412878:	tbz	w9, #1, 413470 <ferror@plt+0xfbd0>
  41287c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412880:	add	x1, x1, #0xda
  412884:	b	413460 <ferror@plt+0xfbc0>
  412888:	mov	x10, xzr
  41288c:	mov	x20, xzr
  412890:	mov	w11, wzr
  412894:	mov	w9, #0x1                   	// #1
  412898:	str	w19, [sp, #72]
  41289c:	b	4128b4 <ferror@plt+0xf014>
  4128a0:	orr	w14, w9, #0x2
  4128a4:	cmp	w13, #0x0
  4128a8:	csel	w9, w9, w14, eq  // eq = none
  4128ac:	add	x10, x10, #0x1
  4128b0:	tbz	w12, #7, 4128f8 <ferror@plt+0xf058>
  4128b4:	add	x12, x8, x10
  4128b8:	cmp	x12, x24
  4128bc:	b.cs	4128fc <ferror@plt+0xf05c>  // b.hs, b.nlast
  4128c0:	ldrb	w12, [x12]
  4128c4:	cmp	w11, #0x3f
  4128c8:	and	x13, x12, #0x7f
  4128cc:	b.hi	4128a0 <ferror@plt+0xf000>  // b.pmore
  4128d0:	mov	w14, w11
  4128d4:	lsl	x16, x13, x14
  4128d8:	orr	x20, x16, x20
  4128dc:	lsr	x14, x20, x14
  4128e0:	orr	w15, w9, #0x2
  4128e4:	cmp	x14, x13
  4128e8:	csel	w9, w9, w15, eq  // eq = none
  4128ec:	add	w11, w11, #0x7
  4128f0:	add	x10, x10, #0x1
  4128f4:	tbnz	w12, #7, 4128b4 <ferror@plt+0xf014>
  4128f8:	and	w9, w9, #0xfffffffe
  4128fc:	lsr	x11, x20, #32
  412900:	add	x8, x8, w10, uxtw
  412904:	orr	w10, w9, #0x2
  412908:	cmp	x11, #0x0
  41290c:	stur	x8, [x29, #-48]
  412910:	csel	w8, w10, w9, ne  // ne = any
  412914:	and	x19, x20, #0xffffffff
  412918:	tbnz	w8, #0, 41348c <ferror@plt+0xfbec>
  41291c:	tbz	w8, #1, 4134a4 <ferror@plt+0xfc04>
  412920:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412924:	add	x1, x1, #0xda
  412928:	b	413494 <ferror@plt+0xfbf4>
  41292c:	ldr	w8, [x28, #616]
  412930:	cbz	w8, 4141a0 <ferror@plt+0x10900>
  412934:	sub	x1, x29, #0x44
  412938:	sub	x2, x29, #0x34
  41293c:	mov	x0, x27
  412940:	bl	427b08 <ferror@plt+0x24268>
  412944:	ldr	x21, [sp, #88]
  412948:	b	414630 <ferror@plt+0x10d90>
  41294c:	mov	w22, w19
  412950:	mov	x10, xzr
  412954:	mov	x19, xzr
  412958:	mov	w11, wzr
  41295c:	mov	w9, #0x1                   	// #1
  412960:	b	412978 <ferror@plt+0xf0d8>
  412964:	orr	w14, w9, #0x2
  412968:	cmp	w13, #0x0
  41296c:	csel	w9, w9, w14, eq  // eq = none
  412970:	add	x10, x10, #0x1
  412974:	tbz	w12, #7, 4129bc <ferror@plt+0xf11c>
  412978:	add	x12, x8, x10
  41297c:	cmp	x12, x24
  412980:	b.cs	4129c0 <ferror@plt+0xf120>  // b.hs, b.nlast
  412984:	ldrb	w12, [x12]
  412988:	cmp	w11, #0x3f
  41298c:	and	x13, x12, #0x7f
  412990:	b.hi	412964 <ferror@plt+0xf0c4>  // b.pmore
  412994:	mov	w14, w11
  412998:	lsl	x16, x13, x14
  41299c:	orr	x19, x16, x19
  4129a0:	lsr	x14, x19, x14
  4129a4:	orr	w15, w9, #0x2
  4129a8:	cmp	x14, x13
  4129ac:	csel	w9, w9, w15, eq  // eq = none
  4129b0:	add	w11, w11, #0x7
  4129b4:	add	x10, x10, #0x1
  4129b8:	tbnz	w12, #7, 412978 <ferror@plt+0xf0d8>
  4129bc:	and	w9, w9, #0xfffffffe
  4129c0:	add	x8, x8, w10, uxtw
  4129c4:	stur	x8, [x29, #-48]
  4129c8:	tbnz	w9, #0, 41354c <ferror@plt+0xfcac>
  4129cc:	tbz	w9, #1, 413564 <ferror@plt+0xfcc4>
  4129d0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4129d4:	add	x1, x1, #0xda
  4129d8:	b	413554 <ferror@plt+0xfcb4>
  4129dc:	ldr	w8, [x27, #16]
  4129e0:	ldr	w9, [x28, #616]
  4129e4:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  4129e8:	add	x10, x10, #0x830
  4129ec:	cmp	w20, w8
  4129f0:	ldr	x8, [sp, #80]
  4129f4:	csel	x21, x10, x8, cc  // cc = lo, ul, last
  4129f8:	cbz	w9, 412a04 <ferror@plt+0xf164>
  4129fc:	ldrb	w8, [x21]
  412a00:	cbz	w8, 413c9c <ferror@plt+0x103fc>
  412a04:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  412a08:	ldr	x8, [x8, #1376]
  412a0c:	cbz	x8, 413c60 <ferror@plt+0x103c0>
  412a10:	mov	w0, w20
  412a14:	blr	x8
  412a18:	cbz	x0, 413c60 <ferror@plt+0x103c0>
  412a1c:	mov	x4, x0
  412a20:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  412a24:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  412a28:	add	x0, x0, #0x630
  412a2c:	add	x2, x2, #0x6ec
  412a30:	mov	w1, #0x40                  	// #64
  412a34:	mov	w3, w20
  412a38:	bl	403160 <snprintf@plt>
  412a3c:	b	413c7c <ferror@plt+0x103dc>
  412a40:	mov	w25, w19
  412a44:	lsr	x11, x20, #32
  412a48:	add	x8, x8, w10, uxtw
  412a4c:	orr	w10, w9, #0x2
  412a50:	cmp	x11, #0x0
  412a54:	stur	x8, [x29, #-48]
  412a58:	csel	w8, w10, w9, ne  // ne = any
  412a5c:	and	x19, x20, #0xffffffff
  412a60:	tbnz	w8, #0, 4135c8 <ferror@plt+0xfd28>
  412a64:	tbz	w8, #1, 4135e0 <ferror@plt+0xfd40>
  412a68:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412a6c:	add	x1, x1, #0xda
  412a70:	b	4135d0 <ferror@plt+0xfd30>
  412a74:	mov	x25, x28
  412a78:	mov	w28, w19
  412a7c:	lsr	x11, x20, #32
  412a80:	add	x8, x8, w10, uxtw
  412a84:	orr	w10, w9, #0x2
  412a88:	cmp	x11, #0x0
  412a8c:	stur	x8, [x29, #-48]
  412a90:	csel	w8, w10, w9, ne  // ne = any
  412a94:	and	x19, x20, #0xffffffff
  412a98:	tbnz	w8, #0, 413670 <ferror@plt+0xfdd0>
  412a9c:	tbz	w8, #1, 413688 <ferror@plt+0xfde8>
  412aa0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412aa4:	add	x1, x1, #0xda
  412aa8:	b	413678 <ferror@plt+0xfdd8>
  412aac:	cmp	x8, x24
  412ab0:	b.cs	412ac4 <ferror@plt+0xf224>  // b.hs, b.nlast
  412ab4:	sub	w1, w24, w8
  412ab8:	sub	w9, w1, #0x1
  412abc:	cmp	w9, #0x7
  412ac0:	b.ls	411c10 <ferror@plt+0xe370>  // b.plast
  412ac4:	mov	x20, xzr
  412ac8:	ldr	x21, [sp, #88]
  412acc:	ldr	w9, [x28, #616]
  412ad0:	add	x8, x8, #0x1
  412ad4:	stur	x8, [x29, #-48]
  412ad8:	cbnz	w9, 413444 <ferror@plt+0xfba4>
  412adc:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  412ae0:	add	x11, x11, #0x4f8
  412ae4:	ldr	w8, [x27, #48]
  412ae8:	ldrsw	x9, [x11, #56]
  412aec:	ldr	x10, [x27, #56]
  412af0:	ldrb	w28, [x27, #94]
  412af4:	str	w19, [sp, #72]
  412af8:	mul	x21, x20, x8
  412afc:	add	w8, w9, #0x1
  412b00:	add	x19, x11, x9, lsl #6
  412b04:	add	x25, x21, x10
  412b08:	add	x22, x19, #0x368
  412b0c:	and	w8, w8, #0xf
  412b10:	str	w8, [x11, #56]
  412b14:	cbz	w28, 4144c8 <ferror@plt+0x10c28>
  412b18:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  412b1c:	add	x2, x2, #0x89
  412b20:	mov	w1, #0x40                  	// #64
  412b24:	mov	x0, x22
  412b28:	mov	x3, x25
  412b2c:	bl	403160 <snprintf@plt>
  412b30:	cmp	w28, #0x8
  412b34:	mov	w8, #0x8                   	// #8
  412b38:	csel	w8, w28, w8, cc  // cc = lo, ul, last
  412b3c:	mov	w9, #0x10                  	// #16
  412b40:	sub	w8, w9, w8, lsl #1
  412b44:	add	x8, x19, x8
  412b48:	add	x22, x8, #0x368
  412b4c:	b	4144f4 <ferror@plt+0x10c54>
  412b50:	cmp	x8, x21
  412b54:	b.cs	412b68 <ferror@plt+0xf2c8>  // b.hs, b.nlast
  412b58:	sub	w1, w21, w8
  412b5c:	sub	w9, w1, #0x1
  412b60:	cmp	w9, #0x7
  412b64:	b.ls	411c40 <ferror@plt+0xe3a0>  // b.plast
  412b68:	mov	x20, xzr
  412b6c:	ldr	w9, [x28, #616]
  412b70:	add	x8, x8, #0x2
  412b74:	stur	x8, [x29, #-48]
  412b78:	cbnz	w9, 413444 <ferror@plt+0xfba4>
  412b7c:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  412b80:	add	x11, x11, #0x4f8
  412b84:	ldr	w8, [x27, #48]
  412b88:	ldrsw	x9, [x11, #56]
  412b8c:	ldr	x10, [x27, #56]
  412b90:	ldrb	w28, [x27, #94]
  412b94:	str	w19, [sp, #72]
  412b98:	mul	x21, x20, x8
  412b9c:	add	w8, w9, #0x1
  412ba0:	add	x19, x11, x9, lsl #6
  412ba4:	add	x25, x21, x10
  412ba8:	add	x22, x19, #0x368
  412bac:	and	w8, w8, #0xf
  412bb0:	str	w8, [x11, #56]
  412bb4:	cbz	w28, 414504 <ferror@plt+0x10c64>
  412bb8:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  412bbc:	add	x2, x2, #0x89
  412bc0:	mov	w1, #0x40                  	// #64
  412bc4:	mov	x0, x22
  412bc8:	mov	x3, x25
  412bcc:	bl	403160 <snprintf@plt>
  412bd0:	cmp	w28, #0x8
  412bd4:	mov	w8, #0x8                   	// #8
  412bd8:	csel	w8, w28, w8, cc  // cc = lo, ul, last
  412bdc:	mov	w9, #0x10                  	// #16
  412be0:	sub	w8, w9, w8, lsl #1
  412be4:	add	x8, x19, x8
  412be8:	add	x22, x8, #0x368
  412bec:	b	414530 <ferror@plt+0x10c90>
  412bf0:	cmp	x8, x21
  412bf4:	b.cs	412c08 <ferror@plt+0xf368>  // b.hs, b.nlast
  412bf8:	sub	w1, w21, w8
  412bfc:	sub	w9, w1, #0x1
  412c00:	cmp	w9, #0x7
  412c04:	b.ls	411c80 <ferror@plt+0xe3e0>  // b.plast
  412c08:	mov	x20, xzr
  412c0c:	ldr	w9, [x28, #616]
  412c10:	add	x8, x8, #0x4
  412c14:	stur	x8, [x29, #-48]
  412c18:	cbnz	w9, 413444 <ferror@plt+0xfba4>
  412c1c:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  412c20:	add	x11, x11, #0x4f8
  412c24:	ldr	w8, [x27, #48]
  412c28:	ldrsw	x9, [x11, #56]
  412c2c:	ldr	x10, [x27, #56]
  412c30:	ldrb	w28, [x27, #94]
  412c34:	str	w19, [sp, #72]
  412c38:	mul	x21, x20, x8
  412c3c:	add	w8, w9, #0x1
  412c40:	add	x19, x11, x9, lsl #6
  412c44:	add	x25, x21, x10
  412c48:	add	x22, x19, #0x368
  412c4c:	and	w8, w8, #0xf
  412c50:	str	w8, [x11, #56]
  412c54:	cbz	w28, 414540 <ferror@plt+0x10ca0>
  412c58:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  412c5c:	add	x2, x2, #0x89
  412c60:	mov	w1, #0x40                  	// #64
  412c64:	mov	x0, x22
  412c68:	mov	x3, x25
  412c6c:	bl	403160 <snprintf@plt>
  412c70:	cmp	w28, #0x8
  412c74:	mov	w8, #0x8                   	// #8
  412c78:	csel	w8, w28, w8, cc  // cc = lo, ul, last
  412c7c:	mov	w9, #0x10                  	// #16
  412c80:	sub	w8, w9, w8, lsl #1
  412c84:	add	x8, x19, x8
  412c88:	add	x22, x8, #0x368
  412c8c:	b	41456c <ferror@plt+0x10ccc>
  412c90:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412c94:	add	x1, x1, #0xc9
  412c98:	mov	w2, #0x5                   	// #5
  412c9c:	mov	x0, xzr
  412ca0:	bl	403700 <dcgettext@plt>
  412ca4:	bl	4400a0 <error@@Base>
  412ca8:	ldr	w8, [x27, #16]
  412cac:	ldr	w9, [x28, #616]
  412cb0:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  412cb4:	add	x10, x10, #0x830
  412cb8:	cmp	w8, w20
  412cbc:	ldr	x8, [sp, #80]
  412cc0:	csel	x21, x10, x8, hi  // hi = pmore
  412cc4:	cbz	w9, 412cd0 <ferror@plt+0xf430>
  412cc8:	ldrb	w8, [x21]
  412ccc:	cbz	w8, 413d20 <ferror@plt+0x10480>
  412cd0:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  412cd4:	ldr	x8, [x8, #1376]
  412cd8:	cbz	x8, 413ce4 <ferror@plt+0x10444>
  412cdc:	mov	w0, w20
  412ce0:	blr	x8
  412ce4:	cbz	x0, 413ce4 <ferror@plt+0x10444>
  412ce8:	mov	x4, x0
  412cec:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  412cf0:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  412cf4:	add	x0, x0, #0x630
  412cf8:	add	x2, x2, #0x6ec
  412cfc:	mov	w1, #0x40                  	// #64
  412d00:	mov	w3, w20
  412d04:	bl	403160 <snprintf@plt>
  412d08:	b	413d00 <ferror@plt+0x10460>
  412d0c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412d10:	add	x1, x1, #0xc9
  412d14:	mov	w2, #0x5                   	// #5
  412d18:	mov	x0, xzr
  412d1c:	bl	403700 <dcgettext@plt>
  412d20:	bl	4400a0 <error@@Base>
  412d24:	ldr	w8, [x27, #16]
  412d28:	ldr	w9, [x28, #616]
  412d2c:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  412d30:	add	x10, x10, #0x830
  412d34:	cmp	w8, w20
  412d38:	ldr	x8, [sp, #80]
  412d3c:	csel	x21, x10, x8, hi  // hi = pmore
  412d40:	cbz	w9, 412d4c <ferror@plt+0xf4ac>
  412d44:	ldrb	w8, [x21]
  412d48:	cbz	w8, 413da0 <ferror@plt+0x10500>
  412d4c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  412d50:	ldr	x8, [x8, #1376]
  412d54:	cbz	x8, 413d64 <ferror@plt+0x104c4>
  412d58:	mov	w0, w20
  412d5c:	blr	x8
  412d60:	cbz	x0, 413d64 <ferror@plt+0x104c4>
  412d64:	mov	x4, x0
  412d68:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  412d6c:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  412d70:	add	x0, x0, #0x630
  412d74:	add	x2, x2, #0x6ec
  412d78:	mov	w1, #0x40                  	// #64
  412d7c:	mov	w3, w20
  412d80:	bl	403160 <snprintf@plt>
  412d84:	b	413d80 <ferror@plt+0x104e0>
  412d88:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412d8c:	add	x1, x1, #0xc9
  412d90:	mov	w2, #0x5                   	// #5
  412d94:	mov	x0, xzr
  412d98:	bl	403700 <dcgettext@plt>
  412d9c:	bl	4400a0 <error@@Base>
  412da0:	ldr	w8, [x27, #16]
  412da4:	ldr	w9, [x28, #616]
  412da8:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  412dac:	add	x10, x10, #0x830
  412db0:	cmp	w8, w20
  412db4:	ldr	x8, [sp, #80]
  412db8:	csel	x21, x10, x8, hi  // hi = pmore
  412dbc:	cbz	w9, 412dc8 <ferror@plt+0xf528>
  412dc0:	ldrb	w8, [x21]
  412dc4:	cbz	w8, 413dec <ferror@plt+0x1054c>
  412dc8:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  412dcc:	ldr	x8, [x8, #1376]
  412dd0:	cbz	x8, 413db0 <ferror@plt+0x10510>
  412dd4:	mov	w0, w20
  412dd8:	blr	x8
  412ddc:	cbz	x0, 413db0 <ferror@plt+0x10510>
  412de0:	mov	x4, x0
  412de4:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  412de8:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  412dec:	add	x0, x0, #0x630
  412df0:	add	x2, x2, #0x6ec
  412df4:	mov	w1, #0x40                  	// #64
  412df8:	mov	w3, w20
  412dfc:	bl	403160 <snprintf@plt>
  412e00:	b	413dcc <ferror@plt+0x1052c>
  412e04:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412e08:	add	x1, x1, #0xc9
  412e0c:	mov	w2, #0x5                   	// #5
  412e10:	mov	x0, xzr
  412e14:	bl	403700 <dcgettext@plt>
  412e18:	bl	4400a0 <error@@Base>
  412e1c:	ldur	x10, [x29, #-48]
  412e20:	mov	x8, xzr
  412e24:	mov	x21, xzr
  412e28:	mov	w11, wzr
  412e2c:	mov	w9, #0x1                   	// #1
  412e30:	b	412e48 <ferror@plt+0xf5a8>
  412e34:	orr	w14, w9, #0x2
  412e38:	cmp	w13, #0x0
  412e3c:	csel	w9, w9, w14, eq  // eq = none
  412e40:	add	x8, x8, #0x1
  412e44:	tbz	w12, #7, 412e8c <ferror@plt+0xf5ec>
  412e48:	add	x12, x10, x8
  412e4c:	cmp	x12, x24
  412e50:	b.cs	412e90 <ferror@plt+0xf5f0>  // b.hs, b.nlast
  412e54:	ldrb	w12, [x12]
  412e58:	cmp	w11, #0x3f
  412e5c:	and	x13, x12, #0x7f
  412e60:	b.hi	412e34 <ferror@plt+0xf594>  // b.pmore
  412e64:	mov	w14, w11
  412e68:	lsl	x16, x13, x14
  412e6c:	orr	x21, x16, x21
  412e70:	lsr	x14, x21, x14
  412e74:	orr	w15, w9, #0x2
  412e78:	cmp	x14, x13
  412e7c:	csel	w9, w9, w15, eq  // eq = none
  412e80:	add	w11, w11, #0x7
  412e84:	add	x8, x8, #0x1
  412e88:	tbnz	w12, #7, 412e48 <ferror@plt+0xf5a8>
  412e8c:	and	w9, w9, #0xfffffffe
  412e90:	add	x8, x10, w8, uxtw
  412e94:	stur	x8, [x29, #-48]
  412e98:	tbnz	w9, #0, 413718 <ferror@plt+0xfe78>
  412e9c:	tbz	w9, #1, 413730 <ferror@plt+0xfe90>
  412ea0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412ea4:	add	x1, x1, #0xda
  412ea8:	b	413720 <ferror@plt+0xfe80>
  412eac:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412eb0:	add	x1, x1, #0xc9
  412eb4:	mov	w2, #0x5                   	// #5
  412eb8:	mov	x0, xzr
  412ebc:	bl	403700 <dcgettext@plt>
  412ec0:	bl	4400a0 <error@@Base>
  412ec4:	ldur	x11, [x29, #-48]
  412ec8:	mov	x9, xzr
  412ecc:	mov	x8, xzr
  412ed0:	mov	w12, wzr
  412ed4:	mov	w10, #0x1                   	// #1
  412ed8:	b	412ef0 <ferror@plt+0xf650>
  412edc:	orr	w15, w10, #0x2
  412ee0:	cmp	w14, #0x0
  412ee4:	csel	w10, w10, w15, eq  // eq = none
  412ee8:	add	x9, x9, #0x1
  412eec:	tbz	w13, #7, 412f34 <ferror@plt+0xf694>
  412ef0:	add	x13, x11, x9
  412ef4:	cmp	x13, x24
  412ef8:	b.cs	412f38 <ferror@plt+0xf698>  // b.hs, b.nlast
  412efc:	ldrb	w13, [x13]
  412f00:	cmp	w12, #0x3f
  412f04:	and	x14, x13, #0x7f
  412f08:	b.hi	412edc <ferror@plt+0xf63c>  // b.pmore
  412f0c:	mov	w15, w12
  412f10:	lsl	x17, x14, x15
  412f14:	orr	x8, x17, x8
  412f18:	lsr	x15, x8, x15
  412f1c:	orr	w16, w10, #0x2
  412f20:	cmp	x15, x14
  412f24:	csel	w10, w10, w16, eq  // eq = none
  412f28:	add	w12, w12, #0x7
  412f2c:	add	x9, x9, #0x1
  412f30:	tbnz	w13, #7, 412ef0 <ferror@plt+0xf650>
  412f34:	and	w10, w10, #0xfffffffe
  412f38:	add	x9, x11, w9, uxtw
  412f3c:	stur	x9, [x29, #-48]
  412f40:	str	x8, [x27, #80]
  412f44:	tbnz	w10, #0, 413794 <ferror@plt+0xfef4>
  412f48:	tbz	w10, #1, 4137ac <ferror@plt+0xff0c>
  412f4c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412f50:	add	x1, x1, #0xda
  412f54:	b	41379c <ferror@plt+0xfefc>
  412f58:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412f5c:	add	x1, x1, #0xc9
  412f60:	mov	w2, #0x5                   	// #5
  412f64:	mov	x0, xzr
  412f68:	bl	403700 <dcgettext@plt>
  412f6c:	bl	4400a0 <error@@Base>
  412f70:	strb	wzr, [x27, #93]
  412f74:	ldr	w8, [x28, #616]
  412f78:	cbnz	w8, 411b7c <ferror@plt+0xe2dc>
  412f7c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  412f80:	ldr	x8, [x8, #1376]
  412f84:	ldr	w20, [x27, #72]
  412f88:	cbz	x8, 414430 <ferror@plt+0x10b90>
  412f8c:	mov	w0, w20
  412f90:	blr	x8
  412f94:	cbz	x0, 414430 <ferror@plt+0x10b90>
  412f98:	mov	x4, x0
  412f9c:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  412fa0:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  412fa4:	add	x0, x0, #0x630
  412fa8:	add	x2, x2, #0x6ec
  412fac:	mov	w1, #0x40                  	// #64
  412fb0:	mov	w3, w20
  412fb4:	bl	403160 <snprintf@plt>
  412fb8:	b	41444c <ferror@plt+0x10bac>
  412fbc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412fc0:	add	x1, x1, #0xc9
  412fc4:	mov	w2, #0x5                   	// #5
  412fc8:	mov	x0, xzr
  412fcc:	bl	403700 <dcgettext@plt>
  412fd0:	bl	4400a0 <error@@Base>
  412fd4:	ldr	w8, [x28, #616]
  412fd8:	cbnz	w8, 411b7c <ferror@plt+0xe2dc>
  412fdc:	ldr	w1, [x27, #80]
  412fe0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  412fe4:	add	x0, x0, #0xfd6
  412fe8:	bl	4037a0 <printf@plt>
  412fec:	b	411b7c <ferror@plt+0xe2dc>
  412ff0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  412ff4:	add	x1, x1, #0xc9
  412ff8:	mov	w2, #0x5                   	// #5
  412ffc:	mov	x0, xzr
  413000:	bl	403700 <dcgettext@plt>
  413004:	bl	4400a0 <error@@Base>
  413008:	ldur	x8, [x29, #-48]
  41300c:	cmp	x8, x21
  413010:	b.cs	413020 <ferror@plt+0xf780>  // b.hs, b.nlast
  413014:	sub	x9, x21, x8
  413018:	cmp	x20, x9
  41301c:	b.ls	4142a4 <ferror@plt+0x10a04>  // b.plast
  413020:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  413024:	add	x1, x1, #0xff3
  413028:	mov	w2, #0x5                   	// #5
  41302c:	mov	x0, xzr
  413030:	bl	403700 <dcgettext@plt>
  413034:	b	413480 <ferror@plt+0xfbe0>
  413038:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41303c:	add	x1, x1, #0xc9
  413040:	mov	w2, #0x5                   	// #5
  413044:	mov	x0, xzr
  413048:	bl	403700 <dcgettext@plt>
  41304c:	bl	4400a0 <error@@Base>
  413050:	ldur	x10, [x29, #-48]
  413054:	mov	x8, xzr
  413058:	mov	x21, xzr
  41305c:	mov	w11, wzr
  413060:	mov	w9, #0x1                   	// #1
  413064:	b	41307c <ferror@plt+0xf7dc>
  413068:	orr	w14, w9, #0x2
  41306c:	cmp	w13, #0x0
  413070:	csel	w9, w9, w14, eq  // eq = none
  413074:	add	x8, x8, #0x1
  413078:	tbz	w12, #7, 4130c0 <ferror@plt+0xf820>
  41307c:	add	x12, x10, x8
  413080:	cmp	x12, x24
  413084:	b.cs	4130c4 <ferror@plt+0xf824>  // b.hs, b.nlast
  413088:	ldrb	w12, [x12]
  41308c:	cmp	w11, #0x3f
  413090:	and	x13, x12, #0x7f
  413094:	b.hi	413068 <ferror@plt+0xf7c8>  // b.pmore
  413098:	mov	w14, w11
  41309c:	lsl	x16, x13, x14
  4130a0:	orr	x21, x16, x21
  4130a4:	lsr	x14, x21, x14
  4130a8:	orr	w15, w9, #0x2
  4130ac:	cmp	x14, x13
  4130b0:	csel	w9, w9, w15, eq  // eq = none
  4130b4:	add	w11, w11, #0x7
  4130b8:	add	x8, x8, #0x1
  4130bc:	tbnz	w12, #7, 41307c <ferror@plt+0xf7dc>
  4130c0:	and	w9, w9, #0xfffffffe
  4130c4:	add	x8, x10, w8, uxtw
  4130c8:	stur	x8, [x29, #-48]
  4130cc:	tbnz	w9, #0, 4137f8 <ferror@plt+0xff58>
  4130d0:	tbz	w9, #1, 413810 <ferror@plt+0xff70>
  4130d4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4130d8:	add	x1, x1, #0xda
  4130dc:	b	413800 <ferror@plt+0xff60>
  4130e0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4130e4:	add	x1, x1, #0xc9
  4130e8:	mov	w2, #0x5                   	// #5
  4130ec:	mov	x0, xzr
  4130f0:	bl	403700 <dcgettext@plt>
  4130f4:	bl	4400a0 <error@@Base>
  4130f8:	ldur	x10, [x29, #-48]
  4130fc:	mov	x8, xzr
  413100:	mov	x22, xzr
  413104:	mov	w11, wzr
  413108:	mov	w9, #0x1                   	// #1
  41310c:	b	413124 <ferror@plt+0xf884>
  413110:	orr	w14, w9, #0x2
  413114:	cmp	w13, #0x0
  413118:	csel	w9, w9, w14, eq  // eq = none
  41311c:	add	x8, x8, #0x1
  413120:	tbz	w12, #7, 413168 <ferror@plt+0xf8c8>
  413124:	add	x12, x10, x8
  413128:	cmp	x12, x24
  41312c:	b.cs	413184 <ferror@plt+0xf8e4>  // b.hs, b.nlast
  413130:	ldrb	w12, [x12]
  413134:	cmp	w11, #0x3f
  413138:	and	x13, x12, #0x7f
  41313c:	b.hi	413110 <ferror@plt+0xf870>  // b.pmore
  413140:	mov	w14, w11
  413144:	lsl	x16, x13, x14
  413148:	orr	x22, x16, x22
  41314c:	lsr	x14, x22, x14
  413150:	orr	w15, w9, #0x2
  413154:	cmp	x14, x13
  413158:	csel	w9, w9, w15, eq  // eq = none
  41315c:	add	w11, w11, #0x7
  413160:	add	x8, x8, #0x1
  413164:	tbnz	w12, #7, 413124 <ferror@plt+0xf884>
  413168:	and	w9, w9, #0xfffffffe
  41316c:	tbz	w12, #6, 413184 <ferror@plt+0xf8e4>
  413170:	cmp	w11, #0x40
  413174:	b.cs	413184 <ferror@plt+0xf8e4>  // b.hs, b.nlast
  413178:	mov	x12, #0xffffffffffffffff    	// #-1
  41317c:	lsl	x11, x12, x11
  413180:	orr	x22, x11, x22
  413184:	add	x8, x10, w8, uxtw
  413188:	stur	x8, [x29, #-48]
  41318c:	tbnz	w9, #0, 413898 <ferror@plt+0xfff8>
  413190:	tbz	w9, #1, 4138b0 <ferror@plt+0x10010>
  413194:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413198:	add	x1, x1, #0xda
  41319c:	b	4138a0 <ferror@plt+0x10000>
  4131a0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4131a4:	add	x1, x1, #0xc9
  4131a8:	mov	w2, #0x5                   	// #5
  4131ac:	mov	x0, xzr
  4131b0:	bl	403700 <dcgettext@plt>
  4131b4:	bl	4400a0 <error@@Base>
  4131b8:	ldur	x11, [x29, #-48]
  4131bc:	mov	x9, xzr
  4131c0:	mov	x8, xzr
  4131c4:	mov	w12, wzr
  4131c8:	mov	w10, #0x1                   	// #1
  4131cc:	b	4131e4 <ferror@plt+0xf944>
  4131d0:	orr	w15, w10, #0x2
  4131d4:	cmp	w14, #0x0
  4131d8:	csel	w10, w10, w15, eq  // eq = none
  4131dc:	add	x9, x9, #0x1
  4131e0:	tbz	w13, #7, 413228 <ferror@plt+0xf988>
  4131e4:	add	x13, x11, x9
  4131e8:	cmp	x13, x24
  4131ec:	b.cs	41322c <ferror@plt+0xf98c>  // b.hs, b.nlast
  4131f0:	ldrb	w13, [x13]
  4131f4:	cmp	w12, #0x3f
  4131f8:	and	x14, x13, #0x7f
  4131fc:	b.hi	4131d0 <ferror@plt+0xf930>  // b.pmore
  413200:	mov	w15, w12
  413204:	lsl	x17, x14, x15
  413208:	orr	x8, x17, x8
  41320c:	lsr	x15, x8, x15
  413210:	orr	w16, w10, #0x2
  413214:	cmp	x15, x14
  413218:	csel	w10, w10, w16, eq  // eq = none
  41321c:	add	w12, w12, #0x7
  413220:	add	x9, x9, #0x1
  413224:	tbnz	w13, #7, 4131e4 <ferror@plt+0xf944>
  413228:	and	w10, w10, #0xfffffffe
  41322c:	add	x9, x11, w9, uxtw
  413230:	stur	x9, [x29, #-48]
  413234:	str	x8, [x27, #80]
  413238:	tbnz	w10, #0, 41391c <ferror@plt+0x1007c>
  41323c:	tbz	w10, #1, 413934 <ferror@plt+0x10094>
  413240:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413244:	add	x1, x1, #0xda
  413248:	b	413924 <ferror@plt+0x10084>
  41324c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413250:	add	x1, x1, #0xc9
  413254:	mov	w2, #0x5                   	// #5
  413258:	mov	x0, xzr
  41325c:	bl	403700 <dcgettext@plt>
  413260:	bl	4400a0 <error@@Base>
  413264:	ldrsw	x8, [x27, #52]
  413268:	ldr	x9, [x27, #80]
  41326c:	mul	x1, x9, x8
  413270:	str	x1, [x27, #80]
  413274:	ldr	w8, [x28, #616]
  413278:	cbnz	w8, 411b7c <ferror@plt+0xe2dc>
  41327c:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  413280:	add	x0, x0, #0x148
  413284:	bl	4037a0 <printf@plt>
  413288:	b	411b7c <ferror@plt+0xe2dc>
  41328c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413290:	add	x1, x1, #0xc9
  413294:	mov	w2, #0x5                   	// #5
  413298:	mov	x0, xzr
  41329c:	bl	403700 <dcgettext@plt>
  4132a0:	bl	4400a0 <error@@Base>
  4132a4:	ldur	x10, [x29, #-48]
  4132a8:	mov	x8, xzr
  4132ac:	mov	x22, xzr
  4132b0:	mov	w11, wzr
  4132b4:	mov	w9, #0x1                   	// #1
  4132b8:	b	4132d0 <ferror@plt+0xfa30>
  4132bc:	orr	w14, w9, #0x2
  4132c0:	cmp	w13, #0x0
  4132c4:	csel	w9, w9, w14, eq  // eq = none
  4132c8:	add	x8, x8, #0x1
  4132cc:	tbz	w12, #7, 413314 <ferror@plt+0xfa74>
  4132d0:	add	x12, x10, x8
  4132d4:	cmp	x12, x24
  4132d8:	b.cs	413330 <ferror@plt+0xfa90>  // b.hs, b.nlast
  4132dc:	ldrb	w12, [x12]
  4132e0:	cmp	w11, #0x3f
  4132e4:	and	x13, x12, #0x7f
  4132e8:	b.hi	4132bc <ferror@plt+0xfa1c>  // b.pmore
  4132ec:	mov	w14, w11
  4132f0:	lsl	x16, x13, x14
  4132f4:	orr	x22, x16, x22
  4132f8:	lsr	x14, x22, x14
  4132fc:	orr	w15, w9, #0x2
  413300:	cmp	x14, x13
  413304:	csel	w9, w9, w15, eq  // eq = none
  413308:	add	w11, w11, #0x7
  41330c:	add	x8, x8, #0x1
  413310:	tbnz	w12, #7, 4132d0 <ferror@plt+0xfa30>
  413314:	and	w9, w9, #0xfffffffe
  413318:	tbz	w12, #6, 413330 <ferror@plt+0xfa90>
  41331c:	cmp	w11, #0x40
  413320:	b.cs	413330 <ferror@plt+0xfa90>  // b.hs, b.nlast
  413324:	mov	x12, #0xffffffffffffffff    	// #-1
  413328:	lsl	x11, x12, x11
  41332c:	orr	x22, x11, x22
  413330:	add	x8, x10, w8, uxtw
  413334:	stur	x8, [x29, #-48]
  413338:	tbnz	w9, #0, 413990 <ferror@plt+0x100f0>
  41333c:	tbz	w9, #1, 4139a8 <ferror@plt+0x10108>
  413340:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413344:	add	x1, x1, #0xda
  413348:	b	413998 <ferror@plt+0x100f8>
  41334c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413350:	add	x1, x1, #0xc9
  413354:	mov	w2, #0x5                   	// #5
  413358:	mov	x0, xzr
  41335c:	bl	403700 <dcgettext@plt>
  413360:	bl	4400a0 <error@@Base>
  413364:	ldur	x10, [x29, #-48]
  413368:	mov	x8, xzr
  41336c:	mov	x21, xzr
  413370:	mov	w11, wzr
  413374:	mov	w9, #0x1                   	// #1
  413378:	b	413390 <ferror@plt+0xfaf0>
  41337c:	orr	w14, w9, #0x2
  413380:	cmp	w13, #0x0
  413384:	csel	w9, w9, w14, eq  // eq = none
  413388:	add	x8, x8, #0x1
  41338c:	tbz	w12, #7, 4133d4 <ferror@plt+0xfb34>
  413390:	add	x12, x10, x8
  413394:	cmp	x12, x24
  413398:	b.cs	4133d8 <ferror@plt+0xfb38>  // b.hs, b.nlast
  41339c:	ldrb	w12, [x12]
  4133a0:	cmp	w11, #0x3f
  4133a4:	and	x13, x12, #0x7f
  4133a8:	b.hi	41337c <ferror@plt+0xfadc>  // b.pmore
  4133ac:	mov	w14, w11
  4133b0:	lsl	x16, x13, x14
  4133b4:	orr	x21, x16, x21
  4133b8:	lsr	x14, x21, x14
  4133bc:	orr	w15, w9, #0x2
  4133c0:	cmp	x14, x13
  4133c4:	csel	w9, w9, w15, eq  // eq = none
  4133c8:	add	w11, w11, #0x7
  4133cc:	add	x8, x8, #0x1
  4133d0:	tbnz	w12, #7, 413390 <ferror@plt+0xfaf0>
  4133d4:	and	w9, w9, #0xfffffffe
  4133d8:	add	x8, x10, w8, uxtw
  4133dc:	stur	x8, [x29, #-48]
  4133e0:	tbnz	w9, #0, 413a14 <ferror@plt+0x10174>
  4133e4:	tbz	w9, #1, 413a2c <ferror@plt+0x1018c>
  4133e8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4133ec:	add	x1, x1, #0xda
  4133f0:	b	413a1c <ferror@plt+0x1017c>
  4133f4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4133f8:	mov	x0, xzr
  4133fc:	add	x1, x1, #0x214
  413400:	bl	403700 <dcgettext@plt>
  413404:	mov	w1, w21
  413408:	bl	440164 <warn@@Base>
  41340c:	ldr	x21, [sp, #88]
  413410:	stur	x21, [x29, #-48]
  413414:	b	411b7c <ferror@plt+0xe2dc>
  413418:	cmp	x8, x21
  41341c:	b.cs	413430 <ferror@plt+0xfb90>  // b.hs, b.nlast
  413420:	sub	w1, w21, w8
  413424:	sub	w9, w1, #0x1
  413428:	cmp	w9, #0x7
  41342c:	b.ls	4127b8 <ferror@plt+0xef18>  // b.plast
  413430:	mov	x20, xzr
  413434:	ldr	w9, [x28, #616]
  413438:	add	x8, x8, #0x8
  41343c:	stur	x8, [x29, #-48]
  413440:	cbz	w9, 414214 <ferror@plt+0x10974>
  413444:	sub	x1, x29, #0x44
  413448:	sub	x2, x29, #0x34
  41344c:	mov	x0, x27
  413450:	bl	427b08 <ferror@plt+0x24268>
  413454:	b	41469c <ferror@plt+0x10dfc>
  413458:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41345c:	add	x1, x1, #0xc9
  413460:	mov	w2, #0x5                   	// #5
  413464:	mov	x0, xzr
  413468:	bl	403700 <dcgettext@plt>
  41346c:	bl	4400a0 <error@@Base>
  413470:	ldr	w8, [x28, #616]
  413474:	cbnz	w8, 411b7c <ferror@plt+0xe2dc>
  413478:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  41347c:	add	x0, x0, #0x18f
  413480:	mov	x1, x20
  413484:	bl	4037a0 <printf@plt>
  413488:	b	411b7c <ferror@plt+0xe2dc>
  41348c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413490:	add	x1, x1, #0xc9
  413494:	mov	w2, #0x5                   	// #5
  413498:	mov	x0, xzr
  41349c:	bl	403700 <dcgettext@plt>
  4134a0:	bl	4400a0 <error@@Base>
  4134a4:	ldur	x10, [x29, #-48]
  4134a8:	mov	x8, xzr
  4134ac:	mov	x21, xzr
  4134b0:	mov	w11, wzr
  4134b4:	mov	w9, #0x1                   	// #1
  4134b8:	b	4134d0 <ferror@plt+0xfc30>
  4134bc:	orr	w14, w9, #0x2
  4134c0:	cmp	w13, #0x0
  4134c4:	csel	w9, w9, w14, eq  // eq = none
  4134c8:	add	x8, x8, #0x1
  4134cc:	tbz	w12, #7, 413514 <ferror@plt+0xfc74>
  4134d0:	add	x12, x10, x8
  4134d4:	cmp	x12, x24
  4134d8:	b.cs	413530 <ferror@plt+0xfc90>  // b.hs, b.nlast
  4134dc:	ldrb	w12, [x12]
  4134e0:	cmp	w11, #0x3f
  4134e4:	and	x13, x12, #0x7f
  4134e8:	b.hi	4134bc <ferror@plt+0xfc1c>  // b.pmore
  4134ec:	mov	w14, w11
  4134f0:	lsl	x16, x13, x14
  4134f4:	orr	x21, x16, x21
  4134f8:	lsr	x14, x21, x14
  4134fc:	orr	w15, w9, #0x2
  413500:	cmp	x14, x13
  413504:	csel	w9, w9, w15, eq  // eq = none
  413508:	add	w11, w11, #0x7
  41350c:	add	x8, x8, #0x1
  413510:	tbnz	w12, #7, 4134d0 <ferror@plt+0xfc30>
  413514:	and	w9, w9, #0xfffffffe
  413518:	tbz	w12, #6, 413530 <ferror@plt+0xfc90>
  41351c:	cmp	w11, #0x40
  413520:	b.cs	413530 <ferror@plt+0xfc90>  // b.hs, b.nlast
  413524:	mov	x12, #0xffffffffffffffff    	// #-1
  413528:	lsl	x11, x12, x11
  41352c:	orr	x21, x11, x21
  413530:	add	x8, x10, w8, uxtw
  413534:	stur	x8, [x29, #-48]
  413538:	tbnz	w9, #0, 413ab4 <ferror@plt+0x10214>
  41353c:	tbz	w9, #1, 413acc <ferror@plt+0x1022c>
  413540:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413544:	add	x1, x1, #0xda
  413548:	b	413abc <ferror@plt+0x1021c>
  41354c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413550:	add	x1, x1, #0xc9
  413554:	mov	w2, #0x5                   	// #5
  413558:	mov	x0, xzr
  41355c:	bl	403700 <dcgettext@plt>
  413560:	bl	4400a0 <error@@Base>
  413564:	ldr	w8, [x27, #16]
  413568:	ldr	w9, [x28, #616]
  41356c:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  413570:	add	x10, x10, #0x830
  413574:	cmp	w20, w8
  413578:	ldr	x8, [sp, #80]
  41357c:	csel	x21, x10, x8, cc  // cc = lo, ul, last
  413580:	cbz	w9, 41358c <ferror@plt+0xfcec>
  413584:	ldrb	w8, [x21]
  413588:	cbz	w8, 413e50 <ferror@plt+0x105b0>
  41358c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  413590:	ldr	x8, [x8, #1376]
  413594:	cbz	x8, 413e0c <ferror@plt+0x1056c>
  413598:	mov	w0, w20
  41359c:	blr	x8
  4135a0:	cbz	x0, 413e0c <ferror@plt+0x1056c>
  4135a4:	mov	x4, x0
  4135a8:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  4135ac:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  4135b0:	add	x0, x0, #0x630
  4135b4:	add	x2, x2, #0x6ec
  4135b8:	mov	w1, #0x40                  	// #64
  4135bc:	mov	w3, w20
  4135c0:	bl	403160 <snprintf@plt>
  4135c4:	b	413e28 <ferror@plt+0x10588>
  4135c8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4135cc:	add	x1, x1, #0xc9
  4135d0:	mov	w2, #0x5                   	// #5
  4135d4:	mov	x0, xzr
  4135d8:	bl	403700 <dcgettext@plt>
  4135dc:	bl	4400a0 <error@@Base>
  4135e0:	ldur	x10, [x29, #-48]
  4135e4:	mov	x8, xzr
  4135e8:	mov	x22, xzr
  4135ec:	mov	w11, wzr
  4135f0:	mov	w9, #0x1                   	// #1
  4135f4:	b	41360c <ferror@plt+0xfd6c>
  4135f8:	orr	w14, w9, #0x2
  4135fc:	cmp	w13, #0x0
  413600:	csel	w9, w9, w14, eq  // eq = none
  413604:	add	x8, x8, #0x1
  413608:	tbz	w12, #7, 413650 <ferror@plt+0xfdb0>
  41360c:	add	x12, x10, x8
  413610:	cmp	x12, x24
  413614:	b.cs	413654 <ferror@plt+0xfdb4>  // b.hs, b.nlast
  413618:	ldrb	w12, [x12]
  41361c:	cmp	w11, #0x3f
  413620:	and	x13, x12, #0x7f
  413624:	b.hi	4135f8 <ferror@plt+0xfd58>  // b.pmore
  413628:	mov	w14, w11
  41362c:	lsl	x16, x13, x14
  413630:	orr	x22, x16, x22
  413634:	lsr	x14, x22, x14
  413638:	orr	w15, w9, #0x2
  41363c:	cmp	x14, x13
  413640:	csel	w9, w9, w15, eq  // eq = none
  413644:	add	w11, w11, #0x7
  413648:	add	x8, x8, #0x1
  41364c:	tbnz	w12, #7, 41360c <ferror@plt+0xfd6c>
  413650:	and	w9, w9, #0xfffffffe
  413654:	add	x8, x10, w8, uxtw
  413658:	stur	x8, [x29, #-48]
  41365c:	tbnz	w9, #0, 413b3c <ferror@plt+0x1029c>
  413660:	tbz	w9, #1, 413b54 <ferror@plt+0x102b4>
  413664:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413668:	add	x1, x1, #0xda
  41366c:	b	413b44 <ferror@plt+0x102a4>
  413670:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413674:	add	x1, x1, #0xc9
  413678:	mov	w2, #0x5                   	// #5
  41367c:	mov	x0, xzr
  413680:	bl	403700 <dcgettext@plt>
  413684:	bl	4400a0 <error@@Base>
  413688:	ldur	x10, [x29, #-48]
  41368c:	mov	x8, xzr
  413690:	mov	x22, xzr
  413694:	mov	w11, wzr
  413698:	mov	w9, #0x1                   	// #1
  41369c:	b	4136b4 <ferror@plt+0xfe14>
  4136a0:	orr	w14, w9, #0x2
  4136a4:	cmp	w13, #0x0
  4136a8:	csel	w9, w9, w14, eq  // eq = none
  4136ac:	add	x8, x8, #0x1
  4136b0:	tbz	w12, #7, 4136f8 <ferror@plt+0xfe58>
  4136b4:	add	x12, x10, x8
  4136b8:	cmp	x12, x24
  4136bc:	b.cs	4136fc <ferror@plt+0xfe5c>  // b.hs, b.nlast
  4136c0:	ldrb	w12, [x12]
  4136c4:	cmp	w11, #0x3f
  4136c8:	and	x13, x12, #0x7f
  4136cc:	b.hi	4136a0 <ferror@plt+0xfe00>  // b.pmore
  4136d0:	mov	w14, w11
  4136d4:	lsl	x16, x13, x14
  4136d8:	orr	x22, x16, x22
  4136dc:	lsr	x14, x22, x14
  4136e0:	orr	w15, w9, #0x2
  4136e4:	cmp	x14, x13
  4136e8:	csel	w9, w9, w15, eq  // eq = none
  4136ec:	add	w11, w11, #0x7
  4136f0:	add	x8, x8, #0x1
  4136f4:	tbnz	w12, #7, 4136b4 <ferror@plt+0xfe14>
  4136f8:	and	w9, w9, #0xfffffffe
  4136fc:	add	x8, x10, w8, uxtw
  413700:	stur	x8, [x29, #-48]
  413704:	tbnz	w9, #0, 413bb8 <ferror@plt+0x10318>
  413708:	tbz	w9, #1, 413bd0 <ferror@plt+0x10330>
  41370c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413710:	add	x1, x1, #0xda
  413714:	b	413bc0 <ferror@plt+0x10320>
  413718:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41371c:	add	x1, x1, #0xc9
  413720:	mov	w2, #0x5                   	// #5
  413724:	mov	x0, xzr
  413728:	bl	403700 <dcgettext@plt>
  41372c:	bl	4400a0 <error@@Base>
  413730:	ldr	w8, [x27, #16]
  413734:	ldr	w9, [x28, #616]
  413738:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  41373c:	add	x10, x10, #0x830
  413740:	cmp	w8, w20
  413744:	ldr	x8, [sp, #80]
  413748:	csel	x22, x10, x8, hi  // hi = pmore
  41374c:	cbz	w9, 413758 <ferror@plt+0xfeb8>
  413750:	ldrb	w8, [x22]
  413754:	cbz	w8, 4140d4 <ferror@plt+0x10834>
  413758:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  41375c:	ldr	x8, [x8, #1376]
  413760:	cbz	x8, 413e78 <ferror@plt+0x105d8>
  413764:	mov	w0, w20
  413768:	blr	x8
  41376c:	cbz	x0, 413e78 <ferror@plt+0x105d8>
  413770:	mov	x4, x0
  413774:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413778:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  41377c:	add	x0, x0, #0x630
  413780:	add	x2, x2, #0x6ec
  413784:	mov	w1, #0x40                  	// #64
  413788:	mov	w3, w20
  41378c:	bl	403160 <snprintf@plt>
  413790:	b	413e94 <ferror@plt+0x105f4>
  413794:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413798:	add	x1, x1, #0xc9
  41379c:	mov	w2, #0x5                   	// #5
  4137a0:	mov	x0, xzr
  4137a4:	bl	403700 <dcgettext@plt>
  4137a8:	bl	4400a0 <error@@Base>
  4137ac:	strb	wzr, [x27, #93]
  4137b0:	ldr	w8, [x28, #616]
  4137b4:	cbnz	w8, 411b7c <ferror@plt+0xe2dc>
  4137b8:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4137bc:	ldr	x8, [x8, #1376]
  4137c0:	ldr	w20, [x27, #72]
  4137c4:	cbz	x8, 414464 <ferror@plt+0x10bc4>
  4137c8:	mov	w0, w20
  4137cc:	blr	x8
  4137d0:	cbz	x0, 414464 <ferror@plt+0x10bc4>
  4137d4:	mov	x4, x0
  4137d8:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  4137dc:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  4137e0:	add	x0, x0, #0x630
  4137e4:	add	x2, x2, #0x6ec
  4137e8:	mov	w1, #0x40                  	// #64
  4137ec:	mov	w3, w20
  4137f0:	bl	403160 <snprintf@plt>
  4137f4:	b	414480 <ferror@plt+0x10be0>
  4137f8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4137fc:	add	x1, x1, #0xc9
  413800:	mov	w2, #0x5                   	// #5
  413804:	mov	x0, xzr
  413808:	bl	403700 <dcgettext@plt>
  41380c:	bl	4400a0 <error@@Base>
  413810:	ldr	w8, [x27, #16]
  413814:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  413818:	add	x9, x9, #0x830
  41381c:	cmp	w8, w20
  413820:	ldr	x8, [sp, #80]
  413824:	csel	x22, x9, x8, hi  // hi = pmore
  413828:	tbnz	x21, #63, 413c34 <ferror@plt+0x10394>
  41382c:	ldur	x8, [x29, #-48]
  413830:	ldr	x9, [sp, #88]
  413834:	cmp	x8, x9
  413838:	b.cs	413c34 <ferror@plt+0x10394>  // b.hs, b.nlast
  41383c:	add	x25, x8, x21
  413840:	ldr	x8, [sp, #88]
  413844:	cmp	x25, x8
  413848:	b.hi	413c34 <ferror@plt+0x10394>  // b.pmore
  41384c:	ldr	w8, [x28, #616]
  413850:	cbz	w8, 41385c <ferror@plt+0xffbc>
  413854:	ldrb	w8, [x22]
  413858:	cbz	w8, 414394 <ferror@plt+0x10af4>
  41385c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  413860:	ldr	x8, [x8, #1376]
  413864:	cbz	x8, 414328 <ferror@plt+0x10a88>
  413868:	mov	w0, w20
  41386c:	blr	x8
  413870:	cbz	x0, 414328 <ferror@plt+0x10a88>
  413874:	mov	x4, x0
  413878:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  41387c:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  413880:	add	x0, x0, #0x630
  413884:	add	x2, x2, #0x6ec
  413888:	mov	w1, #0x40                  	// #64
  41388c:	mov	w3, w20
  413890:	bl	403160 <snprintf@plt>
  413894:	b	414344 <ferror@plt+0x10aa4>
  413898:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41389c:	add	x1, x1, #0xc9
  4138a0:	mov	w2, #0x5                   	// #5
  4138a4:	mov	x0, xzr
  4138a8:	bl	403700 <dcgettext@plt>
  4138ac:	bl	4400a0 <error@@Base>
  4138b0:	mov	x0, x27
  4138b4:	mov	w1, w20
  4138b8:	bl	4278e8 <ferror@plt+0x24048>
  4138bc:	ldr	x9, [sp, #80]
  4138c0:	ldr	w8, [x28, #616]
  4138c4:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  4138c8:	cmp	w0, #0x0
  4138cc:	add	x10, x10, #0x830
  4138d0:	csel	x21, x9, x10, lt  // lt = tstop
  4138d4:	cbz	w8, 4138e0 <ferror@plt+0x10040>
  4138d8:	ldrb	w8, [x21]
  4138dc:	cbz	w8, 413fac <ferror@plt+0x1070c>
  4138e0:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4138e4:	ldr	x8, [x8, #1376]
  4138e8:	cbz	x8, 413ee8 <ferror@plt+0x10648>
  4138ec:	mov	w0, w20
  4138f0:	blr	x8
  4138f4:	cbz	x0, 413ee8 <ferror@plt+0x10648>
  4138f8:	mov	x4, x0
  4138fc:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413900:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  413904:	add	x0, x0, #0x630
  413908:	add	x2, x2, #0x6ec
  41390c:	mov	w1, #0x40                  	// #64
  413910:	mov	w3, w20
  413914:	bl	403160 <snprintf@plt>
  413918:	b	413f04 <ferror@plt+0x10664>
  41391c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413920:	add	x1, x1, #0xc9
  413924:	mov	w2, #0x5                   	// #5
  413928:	mov	x0, xzr
  41392c:	bl	403700 <dcgettext@plt>
  413930:	bl	4400a0 <error@@Base>
  413934:	ldr	x8, [x27, #80]
  413938:	ldrsw	x9, [x27, #52]
  41393c:	strb	wzr, [x27, #93]
  413940:	mul	x8, x8, x9
  413944:	str	x8, [x27, #80]
  413948:	ldr	w8, [x28, #616]
  41394c:	cbnz	w8, 411b7c <ferror@plt+0xe2dc>
  413950:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  413954:	ldr	x8, [x8, #1376]
  413958:	ldr	w20, [x27, #72]
  41395c:	cbz	x8, 414490 <ferror@plt+0x10bf0>
  413960:	mov	w0, w20
  413964:	blr	x8
  413968:	cbz	x0, 414490 <ferror@plt+0x10bf0>
  41396c:	mov	x4, x0
  413970:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413974:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  413978:	add	x0, x0, #0x630
  41397c:	add	x2, x2, #0x6ec
  413980:	mov	w1, #0x40                  	// #64
  413984:	mov	w3, w20
  413988:	bl	403160 <snprintf@plt>
  41398c:	b	4144ac <ferror@plt+0x10c0c>
  413990:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413994:	add	x1, x1, #0xc9
  413998:	mov	w2, #0x5                   	// #5
  41399c:	mov	x0, xzr
  4139a0:	bl	403700 <dcgettext@plt>
  4139a4:	bl	4400a0 <error@@Base>
  4139a8:	mov	x0, x27
  4139ac:	mov	w1, w20
  4139b0:	bl	4278e8 <ferror@plt+0x24048>
  4139b4:	ldr	x9, [sp, #80]
  4139b8:	ldr	w8, [x28, #616]
  4139bc:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  4139c0:	cmp	w0, #0x0
  4139c4:	add	x10, x10, #0x830
  4139c8:	csel	x21, x9, x10, lt  // lt = tstop
  4139cc:	cbz	w8, 4139d8 <ferror@plt+0x10138>
  4139d0:	ldrb	w8, [x21]
  4139d4:	cbz	w8, 413f5c <ferror@plt+0x106bc>
  4139d8:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4139dc:	ldr	x8, [x8, #1376]
  4139e0:	cbz	x8, 413f18 <ferror@plt+0x10678>
  4139e4:	mov	w0, w20
  4139e8:	blr	x8
  4139ec:	cbz	x0, 413f18 <ferror@plt+0x10678>
  4139f0:	mov	x4, x0
  4139f4:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  4139f8:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  4139fc:	add	x0, x0, #0x630
  413a00:	add	x2, x2, #0x6ec
  413a04:	mov	w1, #0x40                  	// #64
  413a08:	mov	w3, w20
  413a0c:	bl	403160 <snprintf@plt>
  413a10:	b	413f34 <ferror@plt+0x10694>
  413a14:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413a18:	add	x1, x1, #0xc9
  413a1c:	mov	w2, #0x5                   	// #5
  413a20:	mov	x0, xzr
  413a24:	bl	403700 <dcgettext@plt>
  413a28:	bl	4400a0 <error@@Base>
  413a2c:	ldr	w8, [x27, #16]
  413a30:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  413a34:	add	x9, x9, #0x830
  413a38:	cmp	w8, w20
  413a3c:	ldr	x8, [sp, #80]
  413a40:	csel	x22, x9, x8, hi  // hi = pmore
  413a44:	tbnz	x21, #63, 413c4c <ferror@plt+0x103ac>
  413a48:	ldur	x8, [x29, #-48]
  413a4c:	ldr	x9, [sp, #88]
  413a50:	cmp	x8, x9
  413a54:	b.cs	413c4c <ferror@plt+0x103ac>  // b.hs, b.nlast
  413a58:	add	x25, x8, x21
  413a5c:	ldr	x8, [sp, #88]
  413a60:	cmp	x25, x8
  413a64:	b.hi	413c4c <ferror@plt+0x103ac>  // b.pmore
  413a68:	ldr	w8, [x28, #616]
  413a6c:	cbz	w8, 413a78 <ferror@plt+0x101d8>
  413a70:	ldrb	w8, [x22]
  413a74:	cbz	w8, 41440c <ferror@plt+0x10b6c>
  413a78:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  413a7c:	ldr	x8, [x8, #1376]
  413a80:	cbz	x8, 4143a0 <ferror@plt+0x10b00>
  413a84:	mov	w0, w20
  413a88:	blr	x8
  413a8c:	cbz	x0, 4143a0 <ferror@plt+0x10b00>
  413a90:	mov	x4, x0
  413a94:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413a98:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  413a9c:	add	x0, x0, #0x630
  413aa0:	add	x2, x2, #0x6ec
  413aa4:	mov	w1, #0x40                  	// #64
  413aa8:	mov	w3, w20
  413aac:	bl	403160 <snprintf@plt>
  413ab0:	b	4143bc <ferror@plt+0x10b1c>
  413ab4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413ab8:	add	x1, x1, #0xc9
  413abc:	mov	w2, #0x5                   	// #5
  413ac0:	mov	x0, xzr
  413ac4:	bl	403700 <dcgettext@plt>
  413ac8:	bl	4400a0 <error@@Base>
  413acc:	mov	x0, x27
  413ad0:	mov	w1, w20
  413ad4:	neg	x22, x21
  413ad8:	bl	4278e8 <ferror@plt+0x24048>
  413adc:	ldr	x9, [sp, #80]
  413ae0:	ldr	w8, [x28, #616]
  413ae4:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  413ae8:	cmp	w0, #0x0
  413aec:	add	x10, x10, #0x830
  413af0:	csel	x21, x9, x10, lt  // lt = tstop
  413af4:	cbz	w8, 413b00 <ferror@plt+0x10260>
  413af8:	ldrb	w8, [x21]
  413afc:	cbz	w8, 413fac <ferror@plt+0x1070c>
  413b00:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  413b04:	ldr	x8, [x8, #1376]
  413b08:	cbz	x8, 413f68 <ferror@plt+0x106c8>
  413b0c:	mov	w0, w20
  413b10:	blr	x8
  413b14:	cbz	x0, 413f68 <ferror@plt+0x106c8>
  413b18:	mov	x4, x0
  413b1c:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413b20:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  413b24:	add	x0, x0, #0x630
  413b28:	add	x2, x2, #0x6ec
  413b2c:	mov	w1, #0x40                  	// #64
  413b30:	mov	w3, w20
  413b34:	bl	403160 <snprintf@plt>
  413b38:	b	413f84 <ferror@plt+0x106e4>
  413b3c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413b40:	add	x1, x1, #0xc9
  413b44:	mov	w2, #0x5                   	// #5
  413b48:	mov	x0, xzr
  413b4c:	bl	403700 <dcgettext@plt>
  413b50:	bl	4400a0 <error@@Base>
  413b54:	ldr	w8, [x27, #16]
  413b58:	ldr	w9, [x28, #616]
  413b5c:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  413b60:	add	x10, x10, #0x830
  413b64:	cmp	w8, w20
  413b68:	ldr	x8, [sp, #80]
  413b6c:	csel	x21, x10, x8, hi  // hi = pmore
  413b70:	cbz	w9, 413b7c <ferror@plt+0x102dc>
  413b74:	ldrb	w8, [x21]
  413b78:	cbz	w8, 414010 <ferror@plt+0x10770>
  413b7c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  413b80:	ldr	x8, [x8, #1376]
  413b84:	cbz	x8, 413fcc <ferror@plt+0x1072c>
  413b88:	mov	w0, w20
  413b8c:	blr	x8
  413b90:	cbz	x0, 413fcc <ferror@plt+0x1072c>
  413b94:	mov	x4, x0
  413b98:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413b9c:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  413ba0:	add	x0, x0, #0x630
  413ba4:	add	x2, x2, #0x6ec
  413ba8:	mov	w1, #0x40                  	// #64
  413bac:	mov	w3, w20
  413bb0:	bl	403160 <snprintf@plt>
  413bb4:	b	413fe8 <ferror@plt+0x10748>
  413bb8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  413bbc:	add	x1, x1, #0xc9
  413bc0:	mov	w2, #0x5                   	// #5
  413bc4:	mov	x0, xzr
  413bc8:	bl	403700 <dcgettext@plt>
  413bcc:	bl	4400a0 <error@@Base>
  413bd0:	ldr	w8, [x27, #16]
  413bd4:	ldr	w9, [x25, #616]
  413bd8:	adrp	x10, 445000 <warn@@Base+0x4e9c>
  413bdc:	add	x10, x10, #0x830
  413be0:	cmp	w8, w20
  413be4:	ldr	x8, [sp, #80]
  413be8:	csel	x21, x10, x8, hi  // hi = pmore
  413bec:	cbz	w9, 413bf8 <ferror@plt+0x10358>
  413bf0:	ldrb	w8, [x21]
  413bf4:	cbz	w8, 414084 <ferror@plt+0x107e4>
  413bf8:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  413bfc:	ldr	x8, [x8, #1376]
  413c00:	cbz	x8, 414040 <ferror@plt+0x107a0>
  413c04:	mov	w0, w20
  413c08:	blr	x8
  413c0c:	cbz	x0, 414040 <ferror@plt+0x107a0>
  413c10:	mov	x4, x0
  413c14:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413c18:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  413c1c:	add	x0, x0, #0x630
  413c20:	add	x2, x2, #0x6ec
  413c24:	mov	w1, #0x40                  	// #64
  413c28:	mov	w3, w20
  413c2c:	bl	403160 <snprintf@plt>
  413c30:	b	41405c <ferror@plt+0x107bc>
  413c34:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  413c38:	add	x1, x1, #0x41
  413c3c:	mov	w2, #0x5                   	// #5
  413c40:	mov	x0, xzr
  413c44:	bl	403700 <dcgettext@plt>
  413c48:	b	413c54 <ferror@plt+0x103b4>
  413c4c:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  413c50:	add	x0, x0, #0x85
  413c54:	mov	x1, x21
  413c58:	bl	4037a0 <printf@plt>
  413c5c:	b	414420 <ferror@plt+0x10b80>
  413c60:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413c64:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  413c68:	add	x0, x0, #0x630
  413c6c:	add	x2, x2, #0x545
  413c70:	mov	w1, #0x40                  	// #64
  413c74:	mov	w3, w20
  413c78:	bl	403160 <snprintf@plt>
  413c7c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  413c80:	adrp	x2, 46b000 <_bfd_std_section+0x2118>
  413c84:	add	x0, x0, #0xe17
  413c88:	add	x2, x2, #0x630
  413c8c:	mov	x1, x21
  413c90:	bl	4037a0 <printf@plt>
  413c94:	ldrb	w8, [x21]
  413c98:	cbnz	w8, 411b78 <ferror@plt+0xe2d8>
  413c9c:	ldur	x8, [x29, #-64]
  413ca0:	ldr	w9, [x8, #16]
  413ca4:	cmp	w20, w9
  413ca8:	b.cs	413cc8 <ferror@plt+0x10428>  // b.hs, b.nlast
  413cac:	ldr	x9, [x8, #24]
  413cb0:	ldr	w10, [x28, #616]
  413cb4:	ldrh	w9, [x9, w20, uxtw #1]
  413cb8:	cbz	w10, 4146b0 <ferror@plt+0x10e10>
  413cbc:	mov	w10, #0xffff                	// #65535
  413cc0:	cmp	w9, w10
  413cc4:	b.ne	4146b0 <ferror@plt+0x10e10>  // b.any
  413cc8:	ldr	x8, [x27, #24]
  413ccc:	mov	w9, #0x7                   	// #7
  413cd0:	ldr	x21, [sp, #88]
  413cd4:	strh	w9, [x8, x20, lsl #1]
  413cd8:	ldr	x8, [x27, #32]
  413cdc:	str	wzr, [x8, x20, lsl #2]
  413ce0:	b	411b7c <ferror@plt+0xe2dc>
  413ce4:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413ce8:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  413cec:	add	x0, x0, #0x630
  413cf0:	add	x2, x2, #0x545
  413cf4:	mov	w1, #0x40                  	// #64
  413cf8:	mov	w3, w20
  413cfc:	bl	403160 <snprintf@plt>
  413d00:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  413d04:	adrp	x2, 46b000 <_bfd_std_section+0x2118>
  413d08:	add	x0, x0, #0xefc
  413d0c:	add	x2, x2, #0x630
  413d10:	mov	x1, x21
  413d14:	bl	4037a0 <printf@plt>
  413d18:	ldrb	w8, [x21]
  413d1c:	cbnz	w8, 411b78 <ferror@plt+0xe2d8>
  413d20:	ldur	x9, [x29, #-64]
  413d24:	ldr	w8, [x9, #16]
  413d28:	cmp	w8, w20
  413d2c:	and	x8, x20, #0xffffffff
  413d30:	b.ls	414288 <ferror@plt+0x109e8>  // b.plast
  413d34:	ldr	x10, [x9, #24]
  413d38:	lsl	x11, x8, #1
  413d3c:	ldr	x12, [x27, #24]
  413d40:	lsl	x8, x8, #2
  413d44:	ldrh	w10, [x10, x11]
  413d48:	ldr	x21, [sp, #88]
  413d4c:	strh	w10, [x12, x11]
  413d50:	ldr	x9, [x9, #32]
  413d54:	ldr	x10, [x27, #32]
  413d58:	ldr	w9, [x9, x8]
  413d5c:	str	w9, [x10, x8]
  413d60:	b	411b7c <ferror@plt+0xe2dc>
  413d64:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413d68:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  413d6c:	add	x0, x0, #0x630
  413d70:	add	x2, x2, #0x545
  413d74:	mov	w1, #0x40                  	// #64
  413d78:	mov	w3, w20
  413d7c:	bl	403160 <snprintf@plt>
  413d80:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  413d84:	adrp	x2, 46b000 <_bfd_std_section+0x2118>
  413d88:	add	x0, x0, #0xf1d
  413d8c:	add	x2, x2, #0x630
  413d90:	mov	x1, x21
  413d94:	bl	4037a0 <printf@plt>
  413d98:	ldrb	w8, [x21]
  413d9c:	cbnz	w8, 411b78 <ferror@plt+0xe2d8>
  413da0:	ldr	x8, [x27, #24]
  413da4:	and	x9, x20, #0xffffffff
  413da8:	mov	w10, #0x7                   	// #7
  413dac:	b	413df8 <ferror@plt+0x10558>
  413db0:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413db4:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  413db8:	add	x0, x0, #0x630
  413dbc:	add	x2, x2, #0x545
  413dc0:	mov	w1, #0x40                  	// #64
  413dc4:	mov	w3, w20
  413dc8:	bl	403160 <snprintf@plt>
  413dcc:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  413dd0:	adrp	x2, 46b000 <_bfd_std_section+0x2118>
  413dd4:	add	x0, x0, #0xf37
  413dd8:	add	x2, x2, #0x630
  413ddc:	mov	x1, x21
  413de0:	bl	4037a0 <printf@plt>
  413de4:	ldrb	w8, [x21]
  413de8:	cbnz	w8, 411b78 <ferror@plt+0xe2d8>
  413dec:	ldr	x8, [x27, #24]
  413df0:	and	x9, x20, #0xffffffff
  413df4:	mov	w10, #0x8                   	// #8
  413df8:	strh	w10, [x8, x9, lsl #1]
  413dfc:	ldr	x8, [x27, #32]
  413e00:	str	wzr, [x8, x9, lsl #2]
  413e04:	ldr	x21, [sp, #88]
  413e08:	b	411b7c <ferror@plt+0xe2dc>
  413e0c:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413e10:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  413e14:	add	x0, x0, #0x630
  413e18:	add	x2, x2, #0x545
  413e1c:	mov	w1, #0x40                  	// #64
  413e20:	mov	w3, w20
  413e24:	bl	403160 <snprintf@plt>
  413e28:	ldrsw	x8, [x27, #52]
  413e2c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  413e30:	adrp	x2, 46b000 <_bfd_std_section+0x2118>
  413e34:	add	x0, x0, #0xdf5
  413e38:	mul	x3, x19, x8
  413e3c:	add	x2, x2, #0x630
  413e40:	mov	x1, x21
  413e44:	bl	4037a0 <printf@plt>
  413e48:	ldrb	w8, [x21]
  413e4c:	cbnz	w8, 413e6c <ferror@plt+0x105cc>
  413e50:	ldr	x8, [x27, #24]
  413e54:	mov	w9, #0x80                  	// #128
  413e58:	strh	w9, [x8, x20, lsl #1]
  413e5c:	ldr	w8, [x27, #52]
  413e60:	ldr	x9, [x27, #32]
  413e64:	mul	w8, w8, w19
  413e68:	str	w8, [x9, x20, lsl #2]
  413e6c:	ldr	x21, [sp, #88]
  413e70:	mov	w19, w22
  413e74:	b	411b7c <ferror@plt+0xe2dc>
  413e78:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413e7c:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  413e80:	add	x0, x0, #0x630
  413e84:	add	x2, x2, #0x545
  413e88:	mov	w1, #0x40                  	// #64
  413e8c:	mov	w3, w20
  413e90:	bl	403160 <snprintf@plt>
  413e94:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  413e98:	add	x20, x20, #0x560
  413e9c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  413ea0:	add	x2, x20, #0xd0
  413ea4:	add	x0, x0, #0xf52
  413ea8:	mov	x1, x22
  413eac:	bl	4037a0 <printf@plt>
  413eb0:	ldr	x8, [x20]
  413eb4:	cbz	x8, 4140a4 <ferror@plt+0x10804>
  413eb8:	mov	w0, w21
  413ebc:	blr	x8
  413ec0:	cbz	x0, 4140a4 <ferror@plt+0x10804>
  413ec4:	mov	x4, x0
  413ec8:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413ecc:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  413ed0:	add	x0, x0, #0x630
  413ed4:	add	x2, x2, #0x6ec
  413ed8:	mov	w1, #0x40                  	// #64
  413edc:	mov	w3, w21
  413ee0:	bl	403160 <snprintf@plt>
  413ee4:	b	4140c0 <ferror@plt+0x10820>
  413ee8:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413eec:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  413ef0:	add	x0, x0, #0x630
  413ef4:	add	x2, x2, #0x545
  413ef8:	mov	w1, #0x40                  	// #64
  413efc:	mov	w3, w20
  413f00:	bl	403160 <snprintf@plt>
  413f04:	ldrsw	x8, [x27, #52]
  413f08:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  413f0c:	add	x0, x0, #0xd1
  413f10:	mul	x3, x22, x8
  413f14:	b	413f94 <ferror@plt+0x106f4>
  413f18:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413f1c:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  413f20:	add	x0, x0, #0x630
  413f24:	add	x2, x2, #0x545
  413f28:	mov	w1, #0x40                  	// #64
  413f2c:	mov	w3, w20
  413f30:	bl	403160 <snprintf@plt>
  413f34:	ldrsw	x8, [x27, #52]
  413f38:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  413f3c:	adrp	x2, 46b000 <_bfd_std_section+0x2118>
  413f40:	add	x0, x0, #0xff
  413f44:	mul	x3, x22, x8
  413f48:	add	x2, x2, #0x630
  413f4c:	mov	x1, x21
  413f50:	bl	4037a0 <printf@plt>
  413f54:	ldrb	w8, [x21]
  413f58:	cbnz	w8, 4140e8 <ferror@plt+0x10848>
  413f5c:	ldr	x8, [x27, #24]
  413f60:	mov	w9, #0x14                  	// #20
  413f64:	b	413fb4 <ferror@plt+0x10714>
  413f68:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413f6c:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  413f70:	add	x0, x0, #0x630
  413f74:	add	x2, x2, #0x545
  413f78:	mov	w1, #0x40                  	// #64
  413f7c:	mov	w3, w20
  413f80:	bl	403160 <snprintf@plt>
  413f84:	ldrsw	x8, [x27, #52]
  413f88:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  413f8c:	add	x0, x0, #0x1ac
  413f90:	mul	x3, x8, x22
  413f94:	adrp	x2, 46b000 <_bfd_std_section+0x2118>
  413f98:	add	x2, x2, #0x630
  413f9c:	mov	x1, x21
  413fa0:	bl	4037a0 <printf@plt>
  413fa4:	ldrb	w8, [x21]
  413fa8:	cbnz	w8, 4140e8 <ferror@plt+0x10848>
  413fac:	ldr	x8, [x27, #24]
  413fb0:	mov	w9, #0x80                  	// #128
  413fb4:	strh	w9, [x8, x19, lsl #1]
  413fb8:	ldr	w8, [x27, #52]
  413fbc:	ldr	x9, [x27, #32]
  413fc0:	mul	w8, w8, w22
  413fc4:	str	w8, [x9, x19, lsl #2]
  413fc8:	b	4140e8 <ferror@plt+0x10848>
  413fcc:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  413fd0:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  413fd4:	add	x0, x0, #0x630
  413fd8:	add	x2, x2, #0x545
  413fdc:	mov	w1, #0x40                  	// #64
  413fe0:	mov	w3, w20
  413fe4:	bl	403160 <snprintf@plt>
  413fe8:	ldrsw	x8, [x27, #52]
  413fec:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  413ff0:	adrp	x2, 46b000 <_bfd_std_section+0x2118>
  413ff4:	add	x0, x0, #0xeab
  413ff8:	mul	x3, x22, x8
  413ffc:	add	x2, x2, #0x630
  414000:	mov	x1, x21
  414004:	bl	4037a0 <printf@plt>
  414008:	ldrb	w8, [x21]
  41400c:	cbnz	w8, 41402c <ferror@plt+0x1078c>
  414010:	ldr	x8, [x27, #24]
  414014:	mov	w9, #0x80                  	// #128
  414018:	strh	w9, [x8, x19, lsl #1]
  41401c:	ldr	w8, [x27, #52]
  414020:	ldr	x9, [x27, #32]
  414024:	mul	w8, w8, w22
  414028:	str	w8, [x9, x19, lsl #2]
  41402c:	ldr	x21, [sp, #88]
  414030:	mov	w19, w25
  414034:	adrp	x25, 445000 <warn@@Base+0x4e9c>
  414038:	add	x25, x25, #0xaf6
  41403c:	b	411b7c <ferror@plt+0xe2dc>
  414040:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  414044:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  414048:	add	x0, x0, #0x630
  41404c:	add	x2, x2, #0x545
  414050:	mov	w1, #0x40                  	// #64
  414054:	mov	w3, w20
  414058:	bl	403160 <snprintf@plt>
  41405c:	ldrsw	x8, [x27, #52]
  414060:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  414064:	adrp	x2, 46b000 <_bfd_std_section+0x2118>
  414068:	add	x0, x0, #0xed6
  41406c:	mul	x3, x22, x8
  414070:	add	x2, x2, #0x630
  414074:	mov	x1, x21
  414078:	bl	4037a0 <printf@plt>
  41407c:	ldrb	w8, [x21]
  414080:	cbnz	w8, 4145bc <ferror@plt+0x10d1c>
  414084:	ldr	x8, [x27, #24]
  414088:	mov	w9, #0x14                  	// #20
  41408c:	strh	w9, [x8, x19, lsl #1]
  414090:	ldr	w8, [x27, #52]
  414094:	ldr	x9, [x27, #32]
  414098:	mul	w8, w8, w22
  41409c:	str	w8, [x9, x19, lsl #2]
  4140a0:	b	4145bc <ferror@plt+0x10d1c>
  4140a4:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  4140a8:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  4140ac:	add	x0, x0, #0x630
  4140b0:	add	x2, x2, #0x545
  4140b4:	mov	w1, #0x40                  	// #64
  4140b8:	mov	w3, w21
  4140bc:	bl	403160 <snprintf@plt>
  4140c0:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  4140c4:	add	x0, x0, #0x630
  4140c8:	bl	403440 <puts@plt>
  4140cc:	ldrb	w8, [x22]
  4140d0:	cbnz	w8, 4140e8 <ferror@plt+0x10848>
  4140d4:	ldr	x8, [x27, #24]
  4140d8:	mov	w9, #0x9                   	// #9
  4140dc:	strh	w9, [x8, x19, lsl #1]
  4140e0:	ldr	x8, [x27, #32]
  4140e4:	str	w21, [x8, x19, lsl #2]
  4140e8:	ldr	x21, [sp, #88]
  4140ec:	ldr	w19, [sp, #72]
  4140f0:	b	411b7c <ferror@plt+0xe2dc>
  4140f4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  4140f8:	add	x0, x0, #0x732
  4140fc:	bl	403440 <puts@plt>
  414100:	ldr	x21, [sp, #88]
  414104:	b	411b7c <ferror@plt+0xe2dc>
  414108:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  41410c:	add	x10, x10, #0x4f8
  414110:	ldrsw	x8, [x10, #56]
  414114:	ldrb	w22, [x27, #94]
  414118:	mov	x25, x28
  41411c:	mov	w28, w19
  414120:	add	w9, w8, #0x1
  414124:	add	x19, x10, x8, lsl #6
  414128:	add	x21, x19, #0x368
  41412c:	and	w8, w9, #0xf
  414130:	str	w8, [x10, #56]
  414134:	cbz	w22, 41457c <ferror@plt+0x10cdc>
  414138:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41413c:	add	x2, x2, #0x89
  414140:	mov	w1, #0x40                  	// #64
  414144:	mov	x0, x21
  414148:	mov	x3, x20
  41414c:	bl	403160 <snprintf@plt>
  414150:	cmp	w22, #0x8
  414154:	mov	w8, #0x8                   	// #8
  414158:	csel	w8, w22, w8, cc  // cc = lo, ul, last
  41415c:	mov	w9, #0x10                  	// #16
  414160:	sub	w8, w9, w8, lsl #1
  414164:	add	x8, x19, x8
  414168:	add	x21, x8, #0x368
  41416c:	b	4145a8 <ferror@plt+0x10d08>
  414170:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  414174:	add	x0, x0, #0x73f
  414178:	bl	403440 <puts@plt>
  41417c:	cbnz	x26, 412044 <ferror@plt+0xe7a4>
  414180:	ldr	w8, [x28, #616]
  414184:	ldr	x21, [sp, #88]
  414188:	cbz	w8, 4145d4 <ferror@plt+0x10d34>
  41418c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  414190:	add	x0, x0, #0x756
  414194:	bl	403440 <puts@plt>
  414198:	mov	x26, xzr
  41419c:	b	411b7c <ferror@plt+0xe2dc>
  4141a0:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  4141a4:	add	x11, x11, #0x4f8
  4141a8:	ldr	w8, [x27, #48]
  4141ac:	ldrsw	x9, [x11, #56]
  4141b0:	ldr	x10, [x27, #56]
  4141b4:	ldrb	w28, [x27, #94]
  4141b8:	str	w19, [sp, #72]
  4141bc:	mul	w21, w8, w20
  4141c0:	add	w8, w9, #0x1
  4141c4:	add	x19, x11, x9, lsl #6
  4141c8:	add	x25, x10, x21
  4141cc:	add	x22, x19, #0x368
  4141d0:	and	w8, w8, #0xf
  4141d4:	str	w8, [x11, #56]
  4141d8:	cbz	w28, 4145dc <ferror@plt+0x10d3c>
  4141dc:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  4141e0:	add	x2, x2, #0x89
  4141e4:	mov	w1, #0x40                  	// #64
  4141e8:	mov	x0, x22
  4141ec:	mov	x3, x25
  4141f0:	bl	403160 <snprintf@plt>
  4141f4:	cmp	w28, #0x8
  4141f8:	mov	w8, #0x8                   	// #8
  4141fc:	csel	w8, w28, w8, cc  // cc = lo, ul, last
  414200:	mov	w9, #0x10                  	// #16
  414204:	sub	w8, w9, w8, lsl #1
  414208:	add	x8, x19, x8
  41420c:	add	x22, x8, #0x368
  414210:	b	414608 <ferror@plt+0x10d68>
  414214:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  414218:	add	x11, x11, #0x4f8
  41421c:	ldr	w8, [x27, #48]
  414220:	ldrsw	x9, [x11, #56]
  414224:	ldr	x10, [x27, #56]
  414228:	ldrb	w28, [x27, #94]
  41422c:	str	w19, [sp, #72]
  414230:	mul	x21, x20, x8
  414234:	add	w8, w9, #0x1
  414238:	add	x19, x11, x9, lsl #6
  41423c:	add	x25, x21, x10
  414240:	add	x22, x19, #0x368
  414244:	and	w8, w8, #0xf
  414248:	str	w8, [x11, #56]
  41424c:	cbz	w28, 414648 <ferror@plt+0x10da8>
  414250:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  414254:	add	x2, x2, #0x89
  414258:	mov	w1, #0x40                  	// #64
  41425c:	mov	x0, x22
  414260:	mov	x3, x25
  414264:	bl	403160 <snprintf@plt>
  414268:	cmp	w28, #0x8
  41426c:	mov	w8, #0x8                   	// #8
  414270:	csel	w8, w28, w8, cc  // cc = lo, ul, last
  414274:	mov	w9, #0x10                  	// #16
  414278:	sub	w8, w9, w8, lsl #1
  41427c:	add	x8, x19, x8
  414280:	add	x22, x8, #0x368
  414284:	b	414674 <ferror@plt+0x10dd4>
  414288:	ldr	x9, [x27, #24]
  41428c:	mov	w10, #0x7                   	// #7
  414290:	ldr	x21, [sp, #88]
  414294:	strh	w10, [x9, x8, lsl #1]
  414298:	ldr	x9, [x27, #32]
  41429c:	str	wzr, [x9, x8, lsl #2]
  4142a0:	b	411b7c <ferror@plt+0xe2dc>
  4142a4:	ldr	w9, [x28, #616]
  4142a8:	cbnz	w9, 4142ec <ferror@plt+0x10a4c>
  4142ac:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  4142b0:	add	x0, x0, #0x23
  4142b4:	bl	4037a0 <printf@plt>
  4142b8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4142bc:	ldur	x0, [x29, #-48]
  4142c0:	ldr	w1, [x8, #588]
  4142c4:	ldr	x6, [sp, #16]
  4142c8:	mov	w3, #0xffffffff            	// #-1
  4142cc:	mov	w2, wzr
  4142d0:	mov	x4, x20
  4142d4:	mov	x5, xzr
  4142d8:	bl	424130 <ferror@plt+0x20890>
  4142dc:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  4142e0:	add	x0, x0, #0x361
  4142e4:	bl	403440 <puts@plt>
  4142e8:	ldur	x8, [x29, #-48]
  4142ec:	mov	w9, #0x1                   	// #1
  4142f0:	add	x8, x8, x20
  4142f4:	strb	w9, [x27, #93]
  4142f8:	stur	x8, [x29, #-48]
  4142fc:	b	411b7c <ferror@plt+0xe2dc>
  414300:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  414304:	add	x1, x1, #0xf6e
  414308:	mov	w2, #0x5                   	// #5
  41430c:	mov	x0, xzr
  414310:	bl	403700 <dcgettext@plt>
  414314:	bl	440164 <warn@@Base>
  414318:	str	wzr, [x27, #16]
  41431c:	mov	x26, x19
  414320:	mov	w19, w20
  414324:	b	411b7c <ferror@plt+0xe2dc>
  414328:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  41432c:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  414330:	add	x0, x0, #0x630
  414334:	add	x2, x2, #0x545
  414338:	mov	w1, #0x40                  	// #64
  41433c:	mov	w3, w20
  414340:	bl	403160 <snprintf@plt>
  414344:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  414348:	adrp	x2, 46b000 <_bfd_std_section+0x2118>
  41434c:	add	x0, x0, #0x69
  414350:	add	x2, x2, #0x630
  414354:	mov	x1, x22
  414358:	bl	4037a0 <printf@plt>
  41435c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  414360:	ldur	x0, [x29, #-48]
  414364:	ldr	w1, [x8, #588]
  414368:	ldr	x6, [sp, #16]
  41436c:	mov	w3, #0xffffffff            	// #-1
  414370:	mov	w2, wzr
  414374:	mov	x4, x21
  414378:	mov	x5, xzr
  41437c:	bl	424130 <ferror@plt+0x20890>
  414380:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  414384:	add	x0, x0, #0x361
  414388:	bl	403440 <puts@plt>
  41438c:	ldrb	w8, [x22]
  414390:	cbnz	w8, 41441c <ferror@plt+0x10b7c>
  414394:	ldr	x8, [x27, #24]
  414398:	mov	w9, #0x10                  	// #16
  41439c:	b	414414 <ferror@plt+0x10b74>
  4143a0:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  4143a4:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  4143a8:	add	x0, x0, #0x630
  4143ac:	add	x2, x2, #0x545
  4143b0:	mov	w1, #0x40                  	// #64
  4143b4:	mov	w3, w20
  4143b8:	bl	403160 <snprintf@plt>
  4143bc:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  4143c0:	adrp	x2, 46b000 <_bfd_std_section+0x2118>
  4143c4:	add	x0, x0, #0xb1
  4143c8:	add	x2, x2, #0x630
  4143cc:	mov	x1, x22
  4143d0:	bl	4037a0 <printf@plt>
  4143d4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4143d8:	ldur	x0, [x29, #-48]
  4143dc:	ldr	w1, [x8, #588]
  4143e0:	ldr	x6, [sp, #16]
  4143e4:	mov	w3, #0xffffffff            	// #-1
  4143e8:	mov	w2, wzr
  4143ec:	mov	x4, x21
  4143f0:	mov	x5, xzr
  4143f4:	bl	424130 <ferror@plt+0x20890>
  4143f8:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  4143fc:	add	x0, x0, #0x361
  414400:	bl	403440 <puts@plt>
  414404:	ldrb	w8, [x22]
  414408:	cbnz	w8, 41441c <ferror@plt+0x10b7c>
  41440c:	ldr	x8, [x27, #24]
  414410:	mov	w9, #0x16                  	// #22
  414414:	ldr	x10, [sp, #48]
  414418:	strh	w9, [x8, x10, lsl #1]
  41441c:	stur	x25, [x29, #-48]
  414420:	ldr	x21, [sp, #88]
  414424:	adrp	x25, 445000 <warn@@Base+0x4e9c>
  414428:	add	x25, x25, #0xaf6
  41442c:	b	411b7c <ferror@plt+0xe2dc>
  414430:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  414434:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  414438:	add	x0, x0, #0x630
  41443c:	add	x2, x2, #0x545
  414440:	mov	w1, #0x40                  	// #64
  414444:	mov	w3, w20
  414448:	bl	403160 <snprintf@plt>
  41444c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  414450:	adrp	x1, 46b000 <_bfd_std_section+0x2118>
  414454:	add	x0, x0, #0xfb7
  414458:	add	x1, x1, #0x630
  41445c:	bl	4037a0 <printf@plt>
  414460:	b	411b7c <ferror@plt+0xe2dc>
  414464:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  414468:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  41446c:	add	x0, x0, #0x630
  414470:	add	x2, x2, #0x545
  414474:	mov	w1, #0x40                  	// #64
  414478:	mov	w3, w20
  41447c:	bl	403160 <snprintf@plt>
  414480:	ldr	w2, [x27, #80]
  414484:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  414488:	add	x0, x0, #0xf9a
  41448c:	b	4144b8 <ferror@plt+0x10c18>
  414490:	adrp	x0, 46b000 <_bfd_std_section+0x2118>
  414494:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  414498:	add	x0, x0, #0x630
  41449c:	add	x2, x2, #0x545
  4144a0:	mov	w1, #0x40                  	// #64
  4144a4:	mov	w3, w20
  4144a8:	bl	403160 <snprintf@plt>
  4144ac:	ldr	w2, [x27, #80]
  4144b0:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  4144b4:	add	x0, x0, #0x128
  4144b8:	adrp	x1, 46b000 <_bfd_std_section+0x2118>
  4144bc:	add	x1, x1, #0x630
  4144c0:	bl	4037a0 <printf@plt>
  4144c4:	b	411b7c <ferror@plt+0xe2dc>
  4144c8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4144cc:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4144d0:	add	x1, x1, #0x99
  4144d4:	add	x2, x2, #0x248
  4144d8:	sub	x0, x29, #0x28
  4144dc:	bl	4030a0 <sprintf@plt>
  4144e0:	sub	x2, x29, #0x28
  4144e4:	mov	w1, #0x40                  	// #64
  4144e8:	mov	x0, x22
  4144ec:	mov	x3, x25
  4144f0:	bl	403160 <snprintf@plt>
  4144f4:	ldr	w19, [sp, #72]
  4144f8:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4144fc:	add	x0, x0, #0xe45
  414500:	b	414680 <ferror@plt+0x10de0>
  414504:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  414508:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  41450c:	add	x1, x1, #0x99
  414510:	add	x2, x2, #0x248
  414514:	sub	x0, x29, #0x28
  414518:	bl	4030a0 <sprintf@plt>
  41451c:	sub	x2, x29, #0x28
  414520:	mov	w1, #0x40                  	// #64
  414524:	mov	x0, x22
  414528:	mov	x3, x25
  41452c:	bl	403160 <snprintf@plt>
  414530:	ldr	w19, [sp, #72]
  414534:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  414538:	add	x0, x0, #0xe67
  41453c:	b	414680 <ferror@plt+0x10de0>
  414540:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  414544:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  414548:	add	x1, x1, #0x99
  41454c:	add	x2, x2, #0x248
  414550:	sub	x0, x29, #0x28
  414554:	bl	4030a0 <sprintf@plt>
  414558:	sub	x2, x29, #0x28
  41455c:	mov	w1, #0x40                  	// #64
  414560:	mov	x0, x22
  414564:	mov	x3, x25
  414568:	bl	403160 <snprintf@plt>
  41456c:	ldr	w19, [sp, #72]
  414570:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  414574:	add	x0, x0, #0xe89
  414578:	b	414680 <ferror@plt+0x10de0>
  41457c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  414580:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  414584:	add	x1, x1, #0x99
  414588:	add	x2, x2, #0x248
  41458c:	sub	x0, x29, #0x28
  414590:	bl	4030a0 <sprintf@plt>
  414594:	sub	x2, x29, #0x28
  414598:	mov	w1, #0x40                  	// #64
  41459c:	mov	x0, x21
  4145a0:	mov	x3, x20
  4145a4:	bl	403160 <snprintf@plt>
  4145a8:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4145ac:	add	x0, x0, #0xe2f
  4145b0:	mov	x1, x21
  4145b4:	bl	4037a0 <printf@plt>
  4145b8:	str	x20, [x27, #56]
  4145bc:	ldr	x21, [sp, #88]
  4145c0:	mov	w19, w28
  4145c4:	mov	x28, x25
  4145c8:	adrp	x25, 445000 <warn@@Base+0x4e9c>
  4145cc:	add	x25, x25, #0xaf6
  4145d0:	b	411b7c <ferror@plt+0xe2dc>
  4145d4:	mov	x26, xzr
  4145d8:	b	411b7c <ferror@plt+0xe2dc>
  4145dc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4145e0:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4145e4:	add	x1, x1, #0x99
  4145e8:	add	x2, x2, #0x248
  4145ec:	sub	x0, x29, #0x28
  4145f0:	bl	4030a0 <sprintf@plt>
  4145f4:	sub	x2, x29, #0x28
  4145f8:	mov	w1, #0x40                  	// #64
  4145fc:	mov	x0, x22
  414600:	mov	x3, x25
  414604:	bl	403160 <snprintf@plt>
  414608:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  41460c:	add	x0, x0, #0xdd5
  414610:	mov	w1, w21
  414614:	mov	x2, x22
  414618:	bl	4037a0 <printf@plt>
  41461c:	ldr	x21, [sp, #88]
  414620:	ldr	w19, [sp, #72]
  414624:	adrp	x25, 445000 <warn@@Base+0x4e9c>
  414628:	adrp	x28, 46c000 <_bfd_std_section+0x3118>
  41462c:	add	x25, x25, #0xaf6
  414630:	ldr	w8, [x27, #48]
  414634:	ldr	x9, [x27, #56]
  414638:	mul	w8, w8, w20
  41463c:	add	x8, x9, x8
  414640:	str	x8, [x27, #56]
  414644:	b	411b7c <ferror@plt+0xe2dc>
  414648:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41464c:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  414650:	add	x1, x1, #0x99
  414654:	add	x2, x2, #0x248
  414658:	sub	x0, x29, #0x28
  41465c:	bl	4030a0 <sprintf@plt>
  414660:	sub	x2, x29, #0x28
  414664:	mov	w1, #0x40                  	// #64
  414668:	mov	x0, x22
  41466c:	mov	x3, x25
  414670:	bl	403160 <snprintf@plt>
  414674:	ldr	w19, [sp, #72]
  414678:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  41467c:	add	x0, x0, #0x168
  414680:	mov	x1, x21
  414684:	mov	x2, x22
  414688:	bl	4037a0 <printf@plt>
  41468c:	ldr	x21, [sp, #88]
  414690:	adrp	x25, 445000 <warn@@Base+0x4e9c>
  414694:	adrp	x28, 46c000 <_bfd_std_section+0x3118>
  414698:	add	x25, x25, #0xaf6
  41469c:	ldr	w8, [x27, #48]
  4146a0:	ldr	x9, [x27, #56]
  4146a4:	madd	x8, x20, x8, x9
  4146a8:	str	x8, [x27, #56]
  4146ac:	b	411b7c <ferror@plt+0xe2dc>
  4146b0:	ldr	x10, [x27, #24]
  4146b4:	ldr	x21, [sp, #88]
  4146b8:	strh	w9, [x10, x20, lsl #1]
  4146bc:	ldr	x8, [x8, #32]
  4146c0:	lsl	x9, x20, #2
  4146c4:	ldr	x10, [x27, #32]
  4146c8:	ldr	w8, [x8, x9]
  4146cc:	str	w8, [x10, x9]
  4146d0:	b	411b7c <ferror@plt+0xe2dc>
  4146d4:	ldr	x25, [sp, #56]
  4146d8:	mov	w8, w19
  4146dc:	adrp	x19, 46b000 <_bfd_std_section+0x2118>
  4146e0:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  4146e4:	cbnz	w8, 414700 <ferror@plt+0x10e60>
  4146e8:	ldr	w8, [x28, #616]
  4146ec:	cbz	w8, 414700 <ferror@plt+0x10e60>
  4146f0:	sub	x1, x29, #0x44
  4146f4:	sub	x2, x29, #0x34
  4146f8:	mov	x0, x27
  4146fc:	bl	427b08 <ferror@plt+0x24268>
  414700:	mov	w27, #0x1                   	// #1
  414704:	ldr	x0, [x19, #1672]
  414708:	cbnz	x0, 411b3c <ferror@plt+0xe29c>
  41470c:	b	411b44 <ferror@plt+0xe2a4>
  414710:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  414714:	add	x1, x1, #0xc8e
  414718:	b	414724 <ferror@plt+0x10e84>
  41471c:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  414720:	add	x1, x1, #0xcae
  414724:	ldr	x25, [sp, #56]
  414728:	ldr	x23, [sp, #40]
  41472c:	mov	w2, #0x5                   	// #5
  414730:	mov	x0, xzr
  414734:	bl	403700 <dcgettext@plt>
  414738:	bl	440164 <warn@@Base>
  41473c:	mov	w8, #0x1                   	// #1
  414740:	tbz	w8, #0, 4101d4 <ferror@plt+0xc934>
  414744:	b	4100d8 <ferror@plt+0xc838>
  414748:	ldr	w2, [x0, #56]
  41474c:	mov	w3, wzr
  414750:	mov	w4, wzr
  414754:	b	40c568 <ferror@plt+0x8cc8>
  414758:	sub	sp, sp, #0x170
  41475c:	stp	x29, x30, [sp, #272]
  414760:	stp	x28, x27, [sp, #288]
  414764:	stp	x26, x25, [sp, #304]
  414768:	stp	x24, x23, [sp, #320]
  41476c:	stp	x22, x21, [sp, #336]
  414770:	stp	x20, x19, [sp, #352]
  414774:	ldr	x9, [x0, #32]
  414778:	ldr	x19, [x0, #48]
  41477c:	adrp	x20, 46c000 <_bfd_std_section+0x3118>
  414780:	ldr	w8, [x20, #596]
  414784:	add	x29, sp, #0x110
  414788:	mov	x21, x0
  41478c:	add	x23, x9, x19
  414790:	str	x1, [sp, #136]
  414794:	stur	x9, [x29, #-96]
  414798:	cbz	w8, 4147f0 <ferror@plt+0x10f50>
  41479c:	tbnz	w8, #0, 4147f8 <ferror@plt+0x10f58>
  4147a0:	mov	w0, #0x1                   	// #1
  4147a4:	tbz	w8, #1, 414814 <ferror@plt+0x10f74>
  4147a8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4147ac:	ldr	w8, [x8, #572]
  4147b0:	str	w0, [sp, #76]
  4147b4:	cbz	w8, 41481c <ferror@plt+0x10f7c>
  4147b8:	ldr	x8, [x21, #24]
  4147bc:	cbz	x8, 41481c <ferror@plt+0x10f7c>
  4147c0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4147c4:	add	x1, x1, #0x999
  4147c8:	mov	w2, #0x5                   	// #5
  4147cc:	mov	x0, xzr
  4147d0:	bl	403700 <dcgettext@plt>
  4147d4:	ldp	x1, x2, [x21, #16]
  4147d8:	bl	4037a0 <printf@plt>
  4147dc:	cmp	x19, #0x1
  4147e0:	b.ge	414840 <ferror@plt+0x10fa0>  // b.tcont
  4147e4:	ldr	w0, [sp, #76]
  4147e8:	mov	w9, #0x1                   	// #1
  4147ec:	b	416948 <ferror@plt+0x130a8>
  4147f0:	mov	w8, #0x1                   	// #1
  4147f4:	str	w8, [x20, #596]
  4147f8:	ldur	x1, [x29, #-96]
  4147fc:	ldr	x3, [sp, #136]
  414800:	mov	x0, x21
  414804:	mov	x2, x23
  414808:	bl	427ee0 <ferror@plt+0x24640>
  41480c:	ldr	w8, [x20, #596]
  414810:	tbnz	w8, #1, 4147a8 <ferror@plt+0x10f08>
  414814:	mov	w9, #0x1                   	// #1
  414818:	b	416948 <ferror@plt+0x130a8>
  41481c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  414820:	add	x1, x1, #0x9c8
  414824:	mov	w2, #0x5                   	// #5
  414828:	mov	x0, xzr
  41482c:	bl	403700 <dcgettext@plt>
  414830:	ldr	x1, [x21, #16]
  414834:	bl	4037a0 <printf@plt>
  414838:	cmp	x19, #0x1
  41483c:	b.lt	4147e4 <ferror@plt+0x10f44>  // b.tstop
  414840:	ldur	x22, [x29, #-96]
  414844:	stur	x21, [x29, #-104]
  414848:	ldr	x19, [x21, #16]
  41484c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  414850:	mov	w2, #0xc                   	// #12
  414854:	add	x1, x1, #0x380
  414858:	mov	x0, x19
  41485c:	bl	403210 <strncmp@plt>
  414860:	cbz	w0, 414940 <ferror@plt+0x110a0>
  414864:	sub	x3, x29, #0x50
  414868:	sub	x4, x29, #0x58
  41486c:	mov	x0, x21
  414870:	mov	x1, x22
  414874:	mov	x2, x23
  414878:	bl	42a6a0 <ferror@plt+0x26e00>
  41487c:	cbz	x0, 416914 <ferror@plt+0x13074>
  414880:	ldurb	w8, [x29, #-48]
  414884:	mov	x19, x0
  414888:	cbnz	w8, 4148ac <ferror@plt+0x1100c>
  41488c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  414890:	mov	w2, #0x5                   	// #5
  414894:	mov	x0, xzr
  414898:	add	x1, x1, #0x542
  41489c:	bl	403700 <dcgettext@plt>
  4148a0:	bl	440164 <warn@@Base>
  4148a4:	mov	w8, #0x1                   	// #1
  4148a8:	sturb	w8, [x29, #-48]
  4148ac:	ldurb	w8, [x29, #-54]
  4148b0:	ldurb	w9, [x29, #-47]
  4148b4:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  4148b8:	add	x11, x11, #0x508
  4148bc:	str	w8, [x11, #72]
  4148c0:	add	x8, x19, x9
  4148c4:	str	x19, [sp, #112]
  4148c8:	sub	x19, x8, #0x1
  4148cc:	mov	w10, #0x1                   	// #1
  4148d0:	cmp	x19, x23
  4148d4:	str	xzr, [x11, #176]
  4148d8:	str	wzr, [x11, #48]
  4148dc:	strb	wzr, [x11]
  4148e0:	str	w10, [x11, #56]
  4148e4:	str	w10, [x11, #64]
  4148e8:	str	wzr, [x11, #80]
  4148ec:	b.cs	4168f8 <ferror@plt+0x13058>  // b.hs, b.nlast
  4148f0:	ldurh	w8, [x29, #-72]
  4148f4:	cmp	w8, #0x5
  4148f8:	b.cc	4149c4 <ferror@plt+0x11124>  // b.lo, b.ul, b.last
  4148fc:	ldr	x1, [sp, #136]
  414900:	mov	w0, #0xb                   	// #11
  414904:	bl	4039f8 <ferror@plt+0x158>
  414908:	cbz	w0, 414a4c <ferror@plt+0x111ac>
  41490c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  414910:	ldr	x8, [x8, #216]
  414914:	cbnz	x8, 414a7c <ferror@plt+0x111dc>
  414918:	adrp	x8, 469000 <_bfd_std_section+0x118>
  41491c:	ldr	x8, [x8, #1248]
  414920:	cbz	x8, 414a7c <ferror@plt+0x111dc>
  414924:	ldr	x9, [x8]
  414928:	ldr	x10, [sp, #136]
  41492c:	cmp	x9, x10
  414930:	b.eq	414dd0 <ferror@plt+0x11530>  // b.none
  414934:	ldr	x8, [x8, #16]
  414938:	cbnz	x8, 414924 <ferror@plt+0x11084>
  41493c:	b	414a7c <ferror@plt+0x111dc>
  414940:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  414944:	mov	x0, x19
  414948:	add	x1, x1, #0x941
  41494c:	bl	4034a0 <strcmp@plt>
  414950:	cbz	w0, 414864 <ferror@plt+0x10fc4>
  414954:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  414958:	add	x8, x8, #0x608
  41495c:	ldp	q0, q1, [x8]
  414960:	ldr	x8, [x8, #32]
  414964:	stur	x23, [x29, #-88]
  414968:	stp	q0, q1, [x29, #-80]
  41496c:	tst	w8, #0xff
  414970:	stur	x8, [x29, #-48]
  414974:	b.eq	416974 <ferror@plt+0x130d4>  // b.none
  414978:	ldurb	w8, [x29, #-54]
  41497c:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  414980:	add	x10, x10, #0x508
  414984:	mov	w9, #0x1                   	// #1
  414988:	stp	xzr, xzr, [x29, #-128]
  41498c:	stur	xzr, [x29, #-112]
  414990:	mov	x19, xzr
  414994:	str	xzr, [sp, #112]
  414998:	str	xzr, [x10, #176]
  41499c:	str	wzr, [x10, #48]
  4149a0:	strb	wzr, [x10]
  4149a4:	str	w9, [x10, #56]
  4149a8:	str	w9, [x10, #64]
  4149ac:	str	w8, [x10, #72]
  4149b0:	str	wzr, [x10, #80]
  4149b4:	mov	x28, x23
  4149b8:	cmp	x22, x28
  4149bc:	b.cc	415950 <ferror@plt+0x120b0>  // b.lo, b.ul, b.last
  4149c0:	b	4168a8 <ferror@plt+0x13008>
  4149c4:	ldrb	w8, [x19]
  4149c8:	cbz	w8, 414a90 <ferror@plt+0x111f0>
  4149cc:	mov	x22, xzr
  4149d0:	mov	x25, xzr
  4149d4:	mov	x20, x19
  4149d8:	sub	x1, x23, x20
  4149dc:	mov	x0, x20
  4149e0:	bl	403020 <strnlen@plt>
  4149e4:	add	x8, x0, x20
  4149e8:	add	x20, x8, #0x1
  4149ec:	cmp	x20, x23
  4149f0:	b.cs	4168e0 <ferror@plt+0x13040>  // b.hs, b.nlast
  4149f4:	ldrb	w8, [x20]
  4149f8:	add	x25, x25, #0x1
  4149fc:	add	x22, x22, #0x8
  414a00:	cbnz	w8, 4149d8 <ferror@plt+0x11138>
  414a04:	mov	x0, x22
  414a08:	bl	403290 <xmalloc@plt>
  414a0c:	ldrb	w8, [x19]
  414a10:	stur	x0, [x29, #-120]
  414a14:	cbz	w8, 414a38 <ferror@plt+0x11198>
  414a18:	mov	x21, x0
  414a1c:	sub	x1, x19, x23
  414a20:	mov	x0, x19
  414a24:	str	x19, [x21], #8
  414a28:	bl	403020 <strnlen@plt>
  414a2c:	add	x19, x0, x19
  414a30:	ldrb	w8, [x19, #1]!
  414a34:	cbnz	w8, 414a1c <ferror@plt+0x1117c>
  414a38:	mov	x19, x20
  414a3c:	add	x24, x19, #0x1
  414a40:	cmp	x24, x23
  414a44:	b.cc	414aa4 <ferror@plt+0x11204>  // b.lo, b.ul, b.last
  414a48:	b	414db8 <ferror@plt+0x11518>
  414a4c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  414a50:	ldr	w8, [x8, #572]
  414a54:	cbz	w8, 414a7c <ferror@plt+0x111dc>
  414a58:	adrp	x8, 469000 <_bfd_std_section+0x118>
  414a5c:	ldr	x20, [x8, #1248]
  414a60:	cbz	x20, 414a7c <ferror@plt+0x111dc>
  414a64:	ldr	x1, [x20]
  414a68:	mov	w0, #0xb                   	// #11
  414a6c:	bl	4039f8 <ferror@plt+0x158>
  414a70:	cbnz	w0, 414dd8 <ferror@plt+0x11538>
  414a74:	ldr	x20, [x20, #16]
  414a78:	cbnz	x20, 414a64 <ferror@plt+0x111c4>
  414a7c:	add	x20, x19, #0x1
  414a80:	cmp	x20, x23
  414a84:	b.cs	414df0 <ferror@plt+0x11550>  // b.hs, b.nlast
  414a88:	mov	w1, #0x1                   	// #1
  414a8c:	b	414e08 <ferror@plt+0x11568>
  414a90:	mov	x25, xzr
  414a94:	stur	xzr, [x29, #-120]
  414a98:	add	x24, x19, #0x1
  414a9c:	cmp	x24, x23
  414aa0:	b.cs	414db8 <ferror@plt+0x11518>  // b.hs, b.nlast
  414aa4:	ldrb	w8, [x24]
  414aa8:	cbz	w8, 414db8 <ferror@plt+0x11518>
  414aac:	mov	w19, wzr
  414ab0:	mov	x22, x24
  414ab4:	sub	x1, x23, x22
  414ab8:	mov	x0, x22
  414abc:	bl	403020 <strnlen@plt>
  414ac0:	add	x9, x0, x22
  414ac4:	mov	x8, xzr
  414ac8:	add	x10, x9, #0x1
  414acc:	add	x9, x10, x8
  414ad0:	cmp	x9, x23
  414ad4:	b.cs	414ae4 <ferror@plt+0x11244>  // b.hs, b.nlast
  414ad8:	ldrsb	w9, [x9]
  414adc:	add	x8, x8, #0x1
  414ae0:	tbnz	w9, #31, 414acc <ferror@plt+0x1122c>
  414ae4:	mov	x9, xzr
  414ae8:	add	x10, x10, w8, uxtw
  414aec:	add	x8, x10, x9
  414af0:	cmp	x8, x23
  414af4:	b.cs	414b04 <ferror@plt+0x11264>  // b.hs, b.nlast
  414af8:	ldrsb	w8, [x8]
  414afc:	add	x9, x9, #0x1
  414b00:	tbnz	w8, #31, 414aec <ferror@plt+0x1124c>
  414b04:	mov	x8, xzr
  414b08:	add	x9, x10, w9, uxtw
  414b0c:	add	x10, x9, x8
  414b10:	cmp	x10, x23
  414b14:	b.cs	414b24 <ferror@plt+0x11284>  // b.hs, b.nlast
  414b18:	ldrsb	w10, [x10]
  414b1c:	add	x8, x8, #0x1
  414b20:	tbnz	w10, #31, 414b0c <ferror@plt+0x1126c>
  414b24:	add	x22, x9, w8, uxtw
  414b28:	cmp	x22, x23
  414b2c:	b.cs	4168ec <ferror@plt+0x1304c>  // b.hs, b.nlast
  414b30:	ldrb	w8, [x22]
  414b34:	add	w19, w19, #0x1
  414b38:	cbnz	w8, 414ab4 <ferror@plt+0x11214>
  414b3c:	mov	w8, #0x18                  	// #24
  414b40:	umull	x0, w19, w8
  414b44:	stur	x19, [x29, #-112]
  414b48:	bl	403290 <xmalloc@plt>
  414b4c:	ldrb	w8, [x24]
  414b50:	mov	x19, x0
  414b54:	cbz	w8, 414dc8 <ferror@plt+0x11528>
  414b58:	mov	x20, xzr
  414b5c:	b	414b7c <ferror@plt+0x112dc>
  414b60:	mov	w2, #0x5                   	// #5
  414b64:	mov	x0, xzr
  414b68:	bl	403700 <dcgettext@plt>
  414b6c:	bl	4400a0 <error@@Base>
  414b70:	ldrb	w8, [x24]
  414b74:	add	x20, x20, #0x1
  414b78:	cbz	w8, 414dc8 <ferror@plt+0x11528>
  414b7c:	mov	w8, #0x18                  	// #24
  414b80:	mul	x8, x20, x8
  414b84:	sub	x1, x23, x24
  414b88:	mov	x0, x24
  414b8c:	str	x24, [x19, x8]
  414b90:	bl	403020 <strnlen@plt>
  414b94:	add	x9, x0, x24
  414b98:	mov	x21, xzr
  414b9c:	mov	x8, xzr
  414ba0:	mov	w10, wzr
  414ba4:	add	x26, x9, #0x1
  414ba8:	mov	w9, #0x1                   	// #1
  414bac:	b	414bc4 <ferror@plt+0x11324>
  414bb0:	orr	w13, w9, #0x2
  414bb4:	cmp	w12, #0x0
  414bb8:	csel	w9, w9, w13, eq  // eq = none
  414bbc:	add	x21, x21, #0x1
  414bc0:	tbz	w11, #7, 414c08 <ferror@plt+0x11368>
  414bc4:	add	x11, x26, x21
  414bc8:	cmp	x11, x23
  414bcc:	b.cs	414c0c <ferror@plt+0x1136c>  // b.hs, b.nlast
  414bd0:	ldrb	w11, [x11]
  414bd4:	cmp	w10, #0x3f
  414bd8:	and	x12, x11, #0x7f
  414bdc:	b.hi	414bb0 <ferror@plt+0x11310>  // b.pmore
  414be0:	mov	w13, w10
  414be4:	lsl	x15, x12, x13
  414be8:	orr	x8, x15, x8
  414bec:	lsr	x13, x8, x13
  414bf0:	orr	w14, w9, #0x2
  414bf4:	cmp	x13, x12
  414bf8:	csel	w9, w9, w14, eq  // eq = none
  414bfc:	add	w10, w10, #0x7
  414c00:	add	x21, x21, #0x1
  414c04:	tbnz	w11, #7, 414bc4 <ferror@plt+0x11324>
  414c08:	and	w9, w9, #0xfffffffe
  414c0c:	lsr	x12, x8, #32
  414c10:	mov	w10, #0x18                  	// #24
  414c14:	orr	w11, w9, #0x2
  414c18:	cmp	x12, #0x0
  414c1c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  414c20:	madd	x10, x20, x10, x19
  414c24:	csel	w9, w11, w9, ne  // ne = any
  414c28:	add	x1, x1, #0xc9
  414c2c:	str	w8, [x10, #8]
  414c30:	tbnz	w9, #0, 414c40 <ferror@plt+0x113a0>
  414c34:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  414c38:	add	x1, x1, #0xda
  414c3c:	tbz	w9, #1, 414c50 <ferror@plt+0x113b0>
  414c40:	mov	w2, #0x5                   	// #5
  414c44:	mov	x0, xzr
  414c48:	bl	403700 <dcgettext@plt>
  414c4c:	bl	4400a0 <error@@Base>
  414c50:	mov	x24, xzr
  414c54:	mov	x8, xzr
  414c58:	mov	w10, wzr
  414c5c:	add	x21, x26, w21, uxtw
  414c60:	mov	w9, #0x1                   	// #1
  414c64:	b	414c7c <ferror@plt+0x113dc>
  414c68:	orr	w13, w9, #0x2
  414c6c:	cmp	w12, #0x0
  414c70:	csel	w9, w9, w13, eq  // eq = none
  414c74:	add	x24, x24, #0x1
  414c78:	tbz	w11, #7, 414cc0 <ferror@plt+0x11420>
  414c7c:	add	x11, x21, x24
  414c80:	cmp	x11, x23
  414c84:	b.cs	414cc4 <ferror@plt+0x11424>  // b.hs, b.nlast
  414c88:	ldrb	w11, [x11]
  414c8c:	cmp	w10, #0x3f
  414c90:	and	x12, x11, #0x7f
  414c94:	b.hi	414c68 <ferror@plt+0x113c8>  // b.pmore
  414c98:	mov	w13, w10
  414c9c:	lsl	x15, x12, x13
  414ca0:	orr	x8, x15, x8
  414ca4:	lsr	x13, x8, x13
  414ca8:	orr	w14, w9, #0x2
  414cac:	cmp	x13, x12
  414cb0:	csel	w9, w9, w14, eq  // eq = none
  414cb4:	add	w10, w10, #0x7
  414cb8:	add	x24, x24, #0x1
  414cbc:	tbnz	w11, #7, 414c7c <ferror@plt+0x113dc>
  414cc0:	and	w9, w9, #0xfffffffe
  414cc4:	lsr	x12, x8, #32
  414cc8:	mov	w10, #0x18                  	// #24
  414ccc:	orr	w11, w9, #0x2
  414cd0:	cmp	x12, #0x0
  414cd4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  414cd8:	madd	x10, x20, x10, x19
  414cdc:	csel	w9, w11, w9, ne  // ne = any
  414ce0:	add	x1, x1, #0xc9
  414ce4:	str	w8, [x10, #12]
  414ce8:	tbnz	w9, #0, 414cf8 <ferror@plt+0x11458>
  414cec:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  414cf0:	add	x1, x1, #0xda
  414cf4:	tbz	w9, #1, 414d08 <ferror@plt+0x11468>
  414cf8:	mov	w2, #0x5                   	// #5
  414cfc:	mov	x0, xzr
  414d00:	bl	403700 <dcgettext@plt>
  414d04:	bl	4400a0 <error@@Base>
  414d08:	mov	x10, xzr
  414d0c:	mov	x8, xzr
  414d10:	mov	w12, wzr
  414d14:	add	x11, x21, w24, uxtw
  414d18:	mov	w9, #0x1                   	// #1
  414d1c:	b	414d34 <ferror@plt+0x11494>
  414d20:	orr	w15, w9, #0x2
  414d24:	cmp	w14, #0x0
  414d28:	csel	w9, w9, w15, eq  // eq = none
  414d2c:	add	x10, x10, #0x1
  414d30:	tbz	w13, #7, 414d78 <ferror@plt+0x114d8>
  414d34:	add	x13, x11, x10
  414d38:	cmp	x13, x23
  414d3c:	b.cs	414d7c <ferror@plt+0x114dc>  // b.hs, b.nlast
  414d40:	ldrb	w13, [x13]
  414d44:	cmp	w12, #0x3f
  414d48:	and	x14, x13, #0x7f
  414d4c:	b.hi	414d20 <ferror@plt+0x11480>  // b.pmore
  414d50:	mov	w15, w12
  414d54:	lsl	x17, x14, x15
  414d58:	orr	x8, x17, x8
  414d5c:	lsr	x15, x8, x15
  414d60:	orr	w16, w9, #0x2
  414d64:	cmp	x15, x14
  414d68:	csel	w9, w9, w16, eq  // eq = none
  414d6c:	add	w12, w12, #0x7
  414d70:	add	x10, x10, #0x1
  414d74:	tbnz	w13, #7, 414d34 <ferror@plt+0x11494>
  414d78:	and	w9, w9, #0xfffffffe
  414d7c:	lsr	x12, x8, #32
  414d80:	add	x24, x11, w10, uxtw
  414d84:	mov	w10, #0x18                  	// #24
  414d88:	orr	w11, w9, #0x2
  414d8c:	cmp	x12, #0x0
  414d90:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  414d94:	madd	x10, x20, x10, x19
  414d98:	csel	w9, w11, w9, ne  // ne = any
  414d9c:	add	x1, x1, #0xc9
  414da0:	str	w8, [x10, #16]
  414da4:	tbnz	w9, #0, 414b60 <ferror@plt+0x112c0>
  414da8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  414dac:	add	x1, x1, #0xda
  414db0:	tbnz	w9, #1, 414b60 <ferror@plt+0x112c0>
  414db4:	b	414b70 <ferror@plt+0x112d0>
  414db8:	stur	xzr, [x29, #-112]
  414dbc:	mov	x19, xzr
  414dc0:	add	x22, x24, #0x1
  414dc4:	b	4157a8 <ferror@plt+0x11f08>
  414dc8:	mov	x24, x22
  414dcc:	b	414dc0 <ferror@plt+0x11520>
  414dd0:	ldr	x8, [x8, #8]
  414dd4:	b	414ddc <ferror@plt+0x1153c>
  414dd8:	ldr	x8, [x20, #8]
  414ddc:	adrp	x9, 468000 <_sch_istable+0x1c50>
  414de0:	str	x8, [x9, #216]
  414de4:	add	x20, x19, #0x1
  414de8:	cmp	x20, x23
  414dec:	b.cc	414a88 <ferror@plt+0x111e8>  // b.lo, b.ul, b.last
  414df0:	sub	w1, w23, w19
  414df4:	sub	w8, w1, #0x1
  414df8:	cmp	w8, #0x7
  414dfc:	b.ls	414e08 <ferror@plt+0x11568>  // b.plast
  414e00:	mov	x24, xzr
  414e04:	b	414e7c <ferror@plt+0x115dc>
  414e08:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  414e0c:	ldr	x8, [x8, #648]
  414e10:	mov	x0, x19
  414e14:	blr	x8
  414e18:	ands	x24, x0, #0xff
  414e1c:	b.eq	414e7c <ferror@plt+0x115dc>  // b.none
  414e20:	mov	x9, xzr
  414e24:	mov	x8, x20
  414e28:	b	414e3c <ferror@plt+0x1159c>
  414e2c:	add	x9, x9, #0x1
  414e30:	cmp	x9, x24
  414e34:	add	x8, x8, w10, uxtw
  414e38:	b.eq	414e8c <ferror@plt+0x115ec>  // b.none
  414e3c:	mov	x11, xzr
  414e40:	add	x10, x8, x11
  414e44:	cmp	x10, x23
  414e48:	b.cs	414e58 <ferror@plt+0x115b8>  // b.hs, b.nlast
  414e4c:	ldrsb	w10, [x10]
  414e50:	add	x11, x11, #0x1
  414e54:	tbnz	w10, #31, 414e40 <ferror@plt+0x115a0>
  414e58:	mov	x10, xzr
  414e5c:	add	x8, x8, w11, uxtw
  414e60:	add	x11, x8, x10
  414e64:	cmp	x11, x23
  414e68:	b.cs	414e2c <ferror@plt+0x1158c>  // b.hs, b.nlast
  414e6c:	ldrsb	w11, [x11]
  414e70:	add	x10, x10, #0x1
  414e74:	tbnz	w11, #31, 414e60 <ferror@plt+0x115c0>
  414e78:	b	414e2c <ferror@plt+0x1158c>
  414e7c:	mov	w8, #0x1                   	// #1
  414e80:	stur	w8, [x29, #-112]
  414e84:	mov	x8, x20
  414e88:	b	414e90 <ferror@plt+0x115f0>
  414e8c:	stur	wzr, [x29, #-112]
  414e90:	mov	x10, xzr
  414e94:	mov	x25, xzr
  414e98:	mov	w11, wzr
  414e9c:	mov	w9, #0x1                   	// #1
  414ea0:	b	414eb8 <ferror@plt+0x11618>
  414ea4:	orr	w14, w9, #0x2
  414ea8:	cmp	w13, #0x0
  414eac:	csel	w9, w9, w14, eq  // eq = none
  414eb0:	add	x10, x10, #0x1
  414eb4:	tbz	w12, #7, 414efc <ferror@plt+0x1165c>
  414eb8:	add	x12, x8, x10
  414ebc:	cmp	x12, x23
  414ec0:	b.cs	414f00 <ferror@plt+0x11660>  // b.hs, b.nlast
  414ec4:	ldrb	w12, [x12]
  414ec8:	cmp	w11, #0x3f
  414ecc:	and	x13, x12, #0x7f
  414ed0:	b.hi	414ea4 <ferror@plt+0x11604>  // b.pmore
  414ed4:	mov	w14, w11
  414ed8:	lsl	x16, x13, x14
  414edc:	orr	x25, x16, x25
  414ee0:	lsr	x14, x25, x14
  414ee4:	orr	w15, w9, #0x2
  414ee8:	cmp	x14, x13
  414eec:	csel	w9, w9, w15, eq  // eq = none
  414ef0:	add	w11, w11, #0x7
  414ef4:	add	x10, x10, #0x1
  414ef8:	tbnz	w12, #7, 414eb8 <ferror@plt+0x11618>
  414efc:	and	w9, w9, #0xfffffffe
  414f00:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  414f04:	add	x19, x8, w10, uxtw
  414f08:	add	x1, x1, #0xc9
  414f0c:	tbnz	w9, #0, 414f1c <ferror@plt+0x1167c>
  414f10:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  414f14:	add	x1, x1, #0xda
  414f18:	tbz	w9, #1, 414f2c <ferror@plt+0x1168c>
  414f1c:	mov	w2, #0x5                   	// #5
  414f20:	mov	x0, xzr
  414f24:	bl	403700 <dcgettext@plt>
  414f28:	bl	4400a0 <error@@Base>
  414f2c:	cmp	x19, x23
  414f30:	b.eq	41691c <ferror@plt+0x1307c>  // b.none
  414f34:	lsl	x0, x25, #3
  414f38:	bl	403290 <xmalloc@plt>
  414f3c:	stp	x25, x0, [x29, #-128]
  414f40:	cbz	x25, 415204 <ferror@plt+0x11964>
  414f44:	str	x20, [sp, #128]
  414f48:	mov	x27, xzr
  414f4c:	ldur	w8, [x29, #-112]
  414f50:	tbz	w8, #0, 414f70 <ferror@plt+0x116d0>
  414f54:	cmp	x19, x23
  414f58:	b.eq	4151e4 <ferror@plt+0x11944>  // b.none
  414f5c:	ldur	x25, [x29, #-128]
  414f60:	add	x27, x27, #0x1
  414f64:	cmp	x27, x25
  414f68:	b.ne	414f4c <ferror@plt+0x116ac>  // b.any
  414f6c:	b	415204 <ferror@plt+0x11964>
  414f70:	ldr	x21, [sp, #128]
  414f74:	mov	x28, xzr
  414f78:	b	414ff0 <ferror@plt+0x11750>
  414f7c:	mov	x0, xzr
  414f80:	bl	423570 <ferror@plt+0x1fcd0>
  414f84:	ldur	x8, [x29, #-120]
  414f88:	str	x0, [x8, x27, lsl #3]
  414f8c:	mov	w10, #0xffffffff            	// #-1
  414f90:	str	w10, [sp, #56]
  414f94:	mov	w10, #0x9                   	// #9
  414f98:	strb	w10, [sp, #48]
  414f9c:	ldp	x10, x3, [x29, #-104]
  414fa0:	ldur	w8, [x29, #-44]
  414fa4:	ldurh	w9, [x29, #-72]
  414fa8:	stp	x10, xzr, [sp, #32]
  414fac:	mov	w10, #0x1                   	// #1
  414fb0:	mov	x0, xzr
  414fb4:	mov	x1, x20
  414fb8:	mov	x2, xzr
  414fbc:	mov	x4, x19
  414fc0:	mov	x5, x23
  414fc4:	mov	x6, xzr
  414fc8:	mov	x7, xzr
  414fcc:	str	w10, [sp, #24]
  414fd0:	str	xzr, [sp, #16]
  414fd4:	str	w9, [sp, #8]
  414fd8:	str	x8, [sp]
  414fdc:	bl	420400 <ferror@plt+0x1cb60>
  414fe0:	add	x28, x28, #0x1
  414fe4:	cmp	x28, x24
  414fe8:	mov	x19, x0
  414fec:	b.eq	414f54 <ferror@plt+0x116b4>  // b.none
  414ff0:	mov	x25, xzr
  414ff4:	mov	x22, xzr
  414ff8:	mov	w9, wzr
  414ffc:	mov	w8, #0x1                   	// #1
  415000:	b	415018 <ferror@plt+0x11778>
  415004:	orr	w12, w8, #0x2
  415008:	cmp	w11, #0x0
  41500c:	csel	w8, w8, w12, eq  // eq = none
  415010:	add	x25, x25, #0x1
  415014:	tbz	w10, #7, 41505c <ferror@plt+0x117bc>
  415018:	add	x10, x21, x25
  41501c:	cmp	x10, x23
  415020:	b.cs	415060 <ferror@plt+0x117c0>  // b.hs, b.nlast
  415024:	ldrb	w10, [x10]
  415028:	cmp	w9, #0x3f
  41502c:	and	x11, x10, #0x7f
  415030:	b.hi	415004 <ferror@plt+0x11764>  // b.pmore
  415034:	mov	w12, w9
  415038:	lsl	x14, x11, x12
  41503c:	orr	x22, x14, x22
  415040:	lsr	x12, x22, x12
  415044:	orr	w13, w8, #0x2
  415048:	cmp	x12, x11
  41504c:	csel	w8, w8, w13, eq  // eq = none
  415050:	add	w9, w9, #0x7
  415054:	add	x25, x25, #0x1
  415058:	tbnz	w10, #7, 415018 <ferror@plt+0x11778>
  41505c:	and	w8, w8, #0xfffffffe
  415060:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415064:	add	x1, x1, #0xc9
  415068:	tbnz	w8, #0, 415078 <ferror@plt+0x117d8>
  41506c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415070:	add	x1, x1, #0xda
  415074:	tbz	w8, #1, 415088 <ferror@plt+0x117e8>
  415078:	mov	w2, #0x5                   	// #5
  41507c:	mov	x0, xzr
  415080:	bl	403700 <dcgettext@plt>
  415084:	bl	4400a0 <error@@Base>
  415088:	mov	x26, xzr
  41508c:	mov	x20, xzr
  415090:	mov	w9, wzr
  415094:	add	x21, x21, w25, uxtw
  415098:	mov	w8, #0x1                   	// #1
  41509c:	b	4150b4 <ferror@plt+0x11814>
  4150a0:	orr	w12, w8, #0x2
  4150a4:	cmp	w11, #0x0
  4150a8:	csel	w8, w8, w12, eq  // eq = none
  4150ac:	add	x26, x26, #0x1
  4150b0:	tbz	w10, #7, 4150f8 <ferror@plt+0x11858>
  4150b4:	add	x10, x21, x26
  4150b8:	cmp	x10, x23
  4150bc:	b.cs	4150fc <ferror@plt+0x1185c>  // b.hs, b.nlast
  4150c0:	ldrb	w10, [x10]
  4150c4:	cmp	w9, #0x3f
  4150c8:	and	x11, x10, #0x7f
  4150cc:	b.hi	4150a0 <ferror@plt+0x11800>  // b.pmore
  4150d0:	mov	w12, w9
  4150d4:	lsl	x14, x11, x12
  4150d8:	orr	x20, x14, x20
  4150dc:	lsr	x12, x20, x12
  4150e0:	orr	w13, w8, #0x2
  4150e4:	cmp	x12, x11
  4150e8:	csel	w8, w8, w13, eq  // eq = none
  4150ec:	add	w9, w9, #0x7
  4150f0:	add	x26, x26, #0x1
  4150f4:	tbnz	w10, #7, 4150b4 <ferror@plt+0x11814>
  4150f8:	and	w8, w8, #0xfffffffe
  4150fc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415100:	add	x1, x1, #0xc9
  415104:	tbnz	w8, #0, 415114 <ferror@plt+0x11874>
  415108:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41510c:	add	x1, x1, #0xda
  415110:	tbz	w8, #1, 415124 <ferror@plt+0x11884>
  415114:	mov	w2, #0x5                   	// #5
  415118:	mov	x0, xzr
  41511c:	bl	403700 <dcgettext@plt>
  415120:	bl	4400a0 <error@@Base>
  415124:	cmp	x19, x23
  415128:	b.eq	4151cc <ferror@plt+0x1192c>  // b.none
  41512c:	cmp	x22, #0x1
  415130:	add	x21, x21, w26, uxtw
  415134:	b.ne	414f8c <ferror@plt+0x116ec>  // b.any
  415138:	cmp	x20, #0x1f
  41513c:	b.eq	415154 <ferror@plt+0x118b4>  // b.none
  415140:	cmp	x20, #0x8
  415144:	b.ne	414f8c <ferror@plt+0x116ec>  // b.any
  415148:	ldur	x8, [x29, #-120]
  41514c:	str	x19, [x8, x27, lsl #3]
  415150:	b	414f8c <ferror@plt+0x116ec>
  415154:	ldur	w22, [x29, #-44]
  415158:	cmp	w22, #0x9
  41515c:	b.cc	415190 <ferror@plt+0x118f0>  // b.lo, b.ul, b.last
  415160:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  415164:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  415168:	mov	w4, #0x5                   	// #5
  41516c:	mov	x0, xzr
  415170:	add	x1, x1, #0x61d
  415174:	add	x2, x2, #0x665
  415178:	mov	x3, x22
  41517c:	bl	4035d0 <dcngettext@plt>
  415180:	mov	w2, #0x8                   	// #8
  415184:	mov	w1, w22
  415188:	bl	4400a0 <error@@Base>
  41518c:	mov	w22, #0x8                   	// #8
  415190:	add	x8, x19, w22, uxtw
  415194:	cmp	x8, x23
  415198:	b.cc	4151a8 <ferror@plt+0x11908>  // b.lo, b.ul, b.last
  41519c:	cmp	x19, x23
  4151a0:	b.cs	414f7c <ferror@plt+0x116dc>  // b.hs, b.nlast
  4151a4:	sub	w22, w23, w19
  4151a8:	sub	w8, w22, #0x1
  4151ac:	cmp	w8, #0x7
  4151b0:	b.hi	414f7c <ferror@plt+0x116dc>  // b.pmore
  4151b4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4151b8:	ldr	x8, [x8, #648]
  4151bc:	mov	x0, x19
  4151c0:	mov	w1, w22
  4151c4:	blr	x8
  4151c8:	b	414f80 <ferror@plt+0x116e0>
  4151cc:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4151d0:	mov	w2, #0x5                   	// #5
  4151d4:	mov	x0, xzr
  4151d8:	add	x1, x1, #0xd4f
  4151dc:	bl	403700 <dcgettext@plt>
  4151e0:	bl	440164 <warn@@Base>
  4151e4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4151e8:	mov	w2, #0x5                   	// #5
  4151ec:	mov	x0, xzr
  4151f0:	add	x1, x1, #0xd4f
  4151f4:	bl	403700 <dcgettext@plt>
  4151f8:	bl	440164 <warn@@Base>
  4151fc:	ldur	x25, [x29, #-128]
  415200:	mov	x19, x23
  415204:	add	x8, x19, #0x1
  415208:	cmp	x8, x23
  41520c:	str	x8, [sp, #88]
  415210:	b.cs	41528c <ferror@plt+0x119ec>  // b.hs, b.nlast
  415214:	mov	w1, #0x1                   	// #1
  415218:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41521c:	ldr	x8, [x8, #648]
  415220:	mov	x0, x19
  415224:	blr	x8
  415228:	ands	x27, x0, #0xff
  41522c:	b.eq	4152a8 <ferror@plt+0x11a08>  // b.none
  415230:	ldr	x8, [sp, #88]
  415234:	mov	x9, xzr
  415238:	b	41524c <ferror@plt+0x119ac>
  41523c:	add	x9, x9, #0x1
  415240:	cmp	x9, x27
  415244:	add	x8, x8, w10, uxtw
  415248:	b.eq	4152b8 <ferror@plt+0x11a18>  // b.none
  41524c:	mov	x11, xzr
  415250:	add	x10, x8, x11
  415254:	cmp	x10, x23
  415258:	b.cs	415268 <ferror@plt+0x119c8>  // b.hs, b.nlast
  41525c:	ldrsb	w10, [x10]
  415260:	add	x11, x11, #0x1
  415264:	tbnz	w10, #31, 415250 <ferror@plt+0x119b0>
  415268:	mov	x10, xzr
  41526c:	add	x8, x8, w11, uxtw
  415270:	add	x11, x8, x10
  415274:	cmp	x11, x23
  415278:	b.cs	41523c <ferror@plt+0x1199c>  // b.hs, b.nlast
  41527c:	ldrsb	w11, [x11]
  415280:	add	x10, x10, #0x1
  415284:	tbnz	w11, #31, 415270 <ferror@plt+0x119d0>
  415288:	b	41523c <ferror@plt+0x1199c>
  41528c:	cmp	x19, x23
  415290:	b.cs	4152a4 <ferror@plt+0x11a04>  // b.hs, b.nlast
  415294:	sub	w1, w23, w19
  415298:	sub	w8, w1, #0x1
  41529c:	cmp	w8, #0x7
  4152a0:	b.ls	415218 <ferror@plt+0x11978>  // b.plast
  4152a4:	mov	x27, xzr
  4152a8:	mov	w8, #0x1                   	// #1
  4152ac:	str	w8, [sp, #100]
  4152b0:	ldr	x8, [sp, #88]
  4152b4:	b	4152bc <ferror@plt+0x11a1c>
  4152b8:	str	wzr, [sp, #100]
  4152bc:	mov	x9, xzr
  4152c0:	mov	x19, xzr
  4152c4:	mov	w11, wzr
  4152c8:	mov	w10, #0x1                   	// #1
  4152cc:	b	4152e4 <ferror@plt+0x11a44>
  4152d0:	orr	w14, w10, #0x2
  4152d4:	cmp	w13, #0x0
  4152d8:	csel	w10, w10, w14, eq  // eq = none
  4152dc:	add	x9, x9, #0x1
  4152e0:	tbz	w12, #7, 415328 <ferror@plt+0x11a88>
  4152e4:	add	x12, x8, x9
  4152e8:	cmp	x12, x23
  4152ec:	b.cs	41532c <ferror@plt+0x11a8c>  // b.hs, b.nlast
  4152f0:	ldrb	w12, [x12]
  4152f4:	cmp	w11, #0x3f
  4152f8:	and	x13, x12, #0x7f
  4152fc:	b.hi	4152d0 <ferror@plt+0x11a30>  // b.pmore
  415300:	mov	w14, w11
  415304:	lsl	x16, x13, x14
  415308:	orr	x19, x16, x19
  41530c:	lsr	x14, x19, x14
  415310:	orr	w15, w10, #0x2
  415314:	cmp	x14, x13
  415318:	csel	w10, w10, w15, eq  // eq = none
  41531c:	add	w11, w11, #0x7
  415320:	add	x9, x9, #0x1
  415324:	tbnz	w12, #7, 4152e4 <ferror@plt+0x11a44>
  415328:	and	w10, w10, #0xfffffffe
  41532c:	lsr	x12, x19, #32
  415330:	orr	w11, w10, #0x2
  415334:	cmp	x12, #0x0
  415338:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41533c:	csel	w10, w11, w10, ne  // ne = any
  415340:	add	x22, x8, w9, uxtw
  415344:	add	x1, x1, #0xc9
  415348:	tbnz	w10, #0, 415358 <ferror@plt+0x11ab8>
  41534c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415350:	add	x1, x1, #0xda
  415354:	tbz	w10, #1, 415368 <ferror@plt+0x11ac8>
  415358:	mov	w2, #0x5                   	// #5
  41535c:	mov	x0, xzr
  415360:	bl	403700 <dcgettext@plt>
  415364:	bl	4400a0 <error@@Base>
  415368:	cmp	x22, x23
  41536c:	b.eq	416928 <ferror@plt+0x13088>  // b.none
  415370:	and	x20, x19, #0xffffffff
  415374:	add	x8, x20, x20, lsl #1
  415378:	lsl	x1, x8, #3
  41537c:	mov	w0, #0x1                   	// #1
  415380:	stur	x19, [x29, #-112]
  415384:	bl	403840 <xcalloc@plt>
  415388:	mov	x19, x0
  41538c:	str	x20, [sp, #80]
  415390:	cbz	x20, 4157a8 <ferror@plt+0x11f08>
  415394:	mov	x9, xzr
  415398:	ldr	w8, [sp, #100]
  41539c:	str	x9, [sp, #104]
  4153a0:	tbz	w8, #0, 4153c8 <ferror@plt+0x11b28>
  4153a4:	cmp	x22, x23
  4153a8:	b.eq	415788 <ferror@plt+0x11ee8>  // b.none
  4153ac:	ldr	x9, [sp, #104]
  4153b0:	ldr	x8, [sp, #80]
  4153b4:	ldur	x25, [x29, #-128]
  4153b8:	add	x9, x9, #0x1
  4153bc:	cmp	x9, x8
  4153c0:	b.ne	415398 <ferror@plt+0x11af8>  // b.any
  4153c4:	b	4157a8 <ferror@plt+0x11f08>
  4153c8:	ldr	x20, [sp, #88]
  4153cc:	mov	w8, #0x18                  	// #24
  4153d0:	madd	x8, x9, x8, x19
  4153d4:	mov	x28, xzr
  4153d8:	str	x8, [sp, #120]
  4153dc:	add	x8, x8, #0x8
  4153e0:	str	x8, [sp, #128]
  4153e4:	b	415468 <ferror@plt+0x11bc8>
  4153e8:	mov	w1, #0x1                   	// #1
  4153ec:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4153f0:	ldr	x8, [x8, #648]
  4153f4:	mov	x0, x22
  4153f8:	blr	x8
  4153fc:	ldr	x8, [sp, #128]
  415400:	str	w0, [x8]
  415404:	mov	w10, #0xffffffff            	// #-1
  415408:	str	w10, [sp, #56]
  41540c:	mov	w10, #0x9                   	// #9
  415410:	strb	w10, [sp, #48]
  415414:	ldp	x10, x3, [x29, #-104]
  415418:	ldur	w8, [x29, #-44]
  41541c:	ldurh	w9, [x29, #-72]
  415420:	stp	x10, xzr, [sp, #32]
  415424:	mov	w10, #0x1                   	// #1
  415428:	mov	x0, xzr
  41542c:	mov	x1, x24
  415430:	mov	x2, xzr
  415434:	mov	x4, x22
  415438:	mov	x5, x23
  41543c:	mov	x6, xzr
  415440:	mov	x7, xzr
  415444:	str	w10, [sp, #24]
  415448:	str	xzr, [sp, #16]
  41544c:	str	w9, [sp, #8]
  415450:	str	x8, [sp]
  415454:	bl	420400 <ferror@plt+0x1cb60>
  415458:	add	x28, x28, #0x1
  41545c:	cmp	x28, x27
  415460:	mov	x22, x0
  415464:	b.eq	4153a4 <ferror@plt+0x11b04>  // b.none
  415468:	mov	x25, xzr
  41546c:	mov	x26, xzr
  415470:	mov	w9, wzr
  415474:	mov	w8, #0x1                   	// #1
  415478:	b	415490 <ferror@plt+0x11bf0>
  41547c:	orr	w12, w8, #0x2
  415480:	cmp	w11, #0x0
  415484:	csel	w8, w8, w12, eq  // eq = none
  415488:	add	x25, x25, #0x1
  41548c:	tbz	w10, #7, 4154d4 <ferror@plt+0x11c34>
  415490:	add	x10, x20, x25
  415494:	cmp	x10, x23
  415498:	b.cs	4154d8 <ferror@plt+0x11c38>  // b.hs, b.nlast
  41549c:	ldrb	w10, [x10]
  4154a0:	cmp	w9, #0x3f
  4154a4:	and	x11, x10, #0x7f
  4154a8:	b.hi	41547c <ferror@plt+0x11bdc>  // b.pmore
  4154ac:	mov	w12, w9
  4154b0:	lsl	x14, x11, x12
  4154b4:	orr	x26, x14, x26
  4154b8:	lsr	x12, x26, x12
  4154bc:	orr	w13, w8, #0x2
  4154c0:	cmp	x12, x11
  4154c4:	csel	w8, w8, w13, eq  // eq = none
  4154c8:	add	w9, w9, #0x7
  4154cc:	add	x25, x25, #0x1
  4154d0:	tbnz	w10, #7, 415490 <ferror@plt+0x11bf0>
  4154d4:	and	w8, w8, #0xfffffffe
  4154d8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4154dc:	add	x1, x1, #0xc9
  4154e0:	tbnz	w8, #0, 4154f0 <ferror@plt+0x11c50>
  4154e4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4154e8:	add	x1, x1, #0xda
  4154ec:	tbz	w8, #1, 415500 <ferror@plt+0x11c60>
  4154f0:	mov	w2, #0x5                   	// #5
  4154f4:	mov	x0, xzr
  4154f8:	bl	403700 <dcgettext@plt>
  4154fc:	bl	4400a0 <error@@Base>
  415500:	mov	x21, xzr
  415504:	mov	x24, xzr
  415508:	mov	w9, wzr
  41550c:	add	x20, x20, w25, uxtw
  415510:	mov	w8, #0x1                   	// #1
  415514:	b	41552c <ferror@plt+0x11c8c>
  415518:	orr	w12, w8, #0x2
  41551c:	cmp	w11, #0x0
  415520:	csel	w8, w8, w12, eq  // eq = none
  415524:	add	x21, x21, #0x1
  415528:	tbz	w10, #7, 415570 <ferror@plt+0x11cd0>
  41552c:	add	x10, x20, x21
  415530:	cmp	x10, x23
  415534:	b.cs	415574 <ferror@plt+0x11cd4>  // b.hs, b.nlast
  415538:	ldrb	w10, [x10]
  41553c:	cmp	w9, #0x3f
  415540:	and	x11, x10, #0x7f
  415544:	b.hi	415518 <ferror@plt+0x11c78>  // b.pmore
  415548:	mov	w12, w9
  41554c:	lsl	x14, x11, x12
  415550:	orr	x24, x14, x24
  415554:	lsr	x12, x24, x12
  415558:	orr	w13, w8, #0x2
  41555c:	cmp	x12, x11
  415560:	csel	w8, w8, w13, eq  // eq = none
  415564:	add	w9, w9, #0x7
  415568:	add	x21, x21, #0x1
  41556c:	tbnz	w10, #7, 41552c <ferror@plt+0x11c8c>
  415570:	and	w8, w8, #0xfffffffe
  415574:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415578:	add	x1, x1, #0xc9
  41557c:	tbnz	w8, #0, 41558c <ferror@plt+0x11cec>
  415580:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415584:	add	x1, x1, #0xda
  415588:	tbz	w8, #1, 41559c <ferror@plt+0x11cfc>
  41558c:	mov	w2, #0x5                   	// #5
  415590:	mov	x0, xzr
  415594:	bl	403700 <dcgettext@plt>
  415598:	bl	4400a0 <error@@Base>
  41559c:	cmp	x22, x23
  4155a0:	b.eq	415770 <ferror@plt+0x11ed0>  // b.none
  4155a4:	cmp	x26, #0x2
  4155a8:	add	x20, x20, w21, uxtw
  4155ac:	b.eq	4155d4 <ferror@plt+0x11d34>  // b.none
  4155b0:	cmp	x26, #0x1
  4155b4:	b.ne	415404 <ferror@plt+0x11b64>  // b.any
  4155b8:	cmp	x24, #0x1f
  4155bc:	b.eq	415684 <ferror@plt+0x11de4>  // b.none
  4155c0:	cmp	x24, #0x8
  4155c4:	b.ne	415404 <ferror@plt+0x11b64>  // b.any
  4155c8:	ldr	x8, [sp, #120]
  4155cc:	str	x22, [x8]
  4155d0:	b	415404 <ferror@plt+0x11b64>
  4155d4:	cmp	x24, #0x5
  4155d8:	b.eq	4156ec <ferror@plt+0x11e4c>  // b.none
  4155dc:	cmp	x24, #0xb
  4155e0:	b.eq	415700 <ferror@plt+0x11e60>  // b.none
  4155e4:	cmp	x24, #0xf
  4155e8:	b.ne	415404 <ferror@plt+0x11b64>  // b.any
  4155ec:	mov	x8, xzr
  4155f0:	mov	w10, wzr
  4155f4:	mov	w9, #0x1                   	// #1
  4155f8:	mov	x11, x22
  4155fc:	b	415610 <ferror@plt+0x11d70>
  415600:	orr	w14, w9, #0x2
  415604:	cmp	w13, #0x0
  415608:	csel	w9, w9, w14, eq  // eq = none
  41560c:	tbz	w12, #7, 41564c <ferror@plt+0x11dac>
  415610:	cmp	x11, x23
  415614:	b.cs	415650 <ferror@plt+0x11db0>  // b.hs, b.nlast
  415618:	ldrb	w12, [x11], #1
  41561c:	cmp	w10, #0x3f
  415620:	and	x13, x12, #0x7f
  415624:	b.hi	415600 <ferror@plt+0x11d60>  // b.pmore
  415628:	mov	w14, w10
  41562c:	lsl	x16, x13, x14
  415630:	orr	x8, x16, x8
  415634:	lsr	x14, x8, x14
  415638:	orr	w15, w9, #0x2
  41563c:	cmp	x14, x13
  415640:	csel	w9, w9, w15, eq  // eq = none
  415644:	add	w10, w10, #0x7
  415648:	tbnz	w12, #7, 415610 <ferror@plt+0x11d70>
  41564c:	and	w9, w9, #0xfffffffe
  415650:	lsr	x11, x8, #32
  415654:	orr	w10, w9, #0x2
  415658:	cmp	x11, #0x0
  41565c:	csel	w9, w10, w9, ne  // ne = any
  415660:	ldr	x10, [sp, #128]
  415664:	str	w8, [x10]
  415668:	tbnz	w9, #0, 415730 <ferror@plt+0x11e90>
  41566c:	tbz	w9, #1, 415404 <ferror@plt+0x11b64>
  415670:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415674:	mov	w2, #0x5                   	// #5
  415678:	mov	x0, xzr
  41567c:	add	x1, x1, #0xda
  415680:	b	415740 <ferror@plt+0x11ea0>
  415684:	ldur	w26, [x29, #-44]
  415688:	cmp	w26, #0x9
  41568c:	b.cc	4156c0 <ferror@plt+0x11e20>  // b.lo, b.ul, b.last
  415690:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  415694:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  415698:	mov	w4, #0x5                   	// #5
  41569c:	mov	x0, xzr
  4156a0:	add	x1, x1, #0x61d
  4156a4:	add	x2, x2, #0x665
  4156a8:	mov	x3, x26
  4156ac:	bl	4035d0 <dcngettext@plt>
  4156b0:	mov	w2, #0x8                   	// #8
  4156b4:	mov	w1, w26
  4156b8:	bl	4400a0 <error@@Base>
  4156bc:	mov	w26, #0x8                   	// #8
  4156c0:	add	x8, x22, w26, uxtw
  4156c4:	cmp	x8, x23
  4156c8:	b.cc	4156d8 <ferror@plt+0x11e38>  // b.lo, b.ul, b.last
  4156cc:	cmp	x22, x23
  4156d0:	b.cs	4156e4 <ferror@plt+0x11e44>  // b.hs, b.nlast
  4156d4:	sub	w26, w23, w22
  4156d8:	sub	w8, w26, #0x1
  4156dc:	cmp	w8, #0x7
  4156e0:	b.ls	41574c <ferror@plt+0x11eac>  // b.plast
  4156e4:	mov	x0, xzr
  4156e8:	b	415760 <ferror@plt+0x11ec0>
  4156ec:	add	x8, x22, #0x2
  4156f0:	cmp	x8, x23
  4156f4:	b.cs	41570c <ferror@plt+0x11e6c>  // b.hs, b.nlast
  4156f8:	mov	w1, #0x2                   	// #2
  4156fc:	b	4153ec <ferror@plt+0x11b4c>
  415700:	add	x8, x22, #0x1
  415704:	cmp	x8, x23
  415708:	b.cc	4153e8 <ferror@plt+0x11b48>  // b.lo, b.ul, b.last
  41570c:	cmp	x22, x23
  415710:	b.cs	415724 <ferror@plt+0x11e84>  // b.hs, b.nlast
  415714:	sub	w1, w23, w22
  415718:	sub	w8, w1, #0x1
  41571c:	cmp	w8, #0x8
  415720:	b.cc	4153ec <ferror@plt+0x11b4c>  // b.lo, b.ul, b.last
  415724:	ldr	x8, [sp, #128]
  415728:	str	wzr, [x8]
  41572c:	b	415404 <ferror@plt+0x11b64>
  415730:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415734:	mov	w2, #0x5                   	// #5
  415738:	mov	x0, xzr
  41573c:	add	x1, x1, #0xc9
  415740:	bl	403700 <dcgettext@plt>
  415744:	bl	4400a0 <error@@Base>
  415748:	b	415404 <ferror@plt+0x11b64>
  41574c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  415750:	ldr	x8, [x8, #648]
  415754:	mov	x0, x22
  415758:	mov	w1, w26
  41575c:	blr	x8
  415760:	bl	423570 <ferror@plt+0x1fcd0>
  415764:	ldr	x8, [sp, #120]
  415768:	str	x0, [x8]
  41576c:	b	415404 <ferror@plt+0x11b64>
  415770:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  415774:	mov	w2, #0x5                   	// #5
  415778:	mov	x0, xzr
  41577c:	add	x1, x1, #0xad3
  415780:	bl	403700 <dcgettext@plt>
  415784:	bl	440164 <warn@@Base>
  415788:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  41578c:	mov	w2, #0x5                   	// #5
  415790:	mov	x0, xzr
  415794:	add	x1, x1, #0xad3
  415798:	bl	403700 <dcgettext@plt>
  41579c:	bl	440164 <warn@@Base>
  4157a0:	ldur	x25, [x29, #-128]
  4157a4:	mov	x22, x23
  4157a8:	cbz	x19, 415910 <ferror@plt+0x12070>
  4157ac:	ldur	x8, [x29, #-120]
  4157b0:	cbz	x8, 415858 <ferror@plt+0x11fb8>
  4157b4:	ldr	w24, [x19, #8]
  4157b8:	cbz	w24, 415874 <ferror@plt+0x11fd4>
  4157bc:	cbz	x25, 41588c <ferror@plt+0x11fec>
  4157c0:	cmp	x25, x24
  4157c4:	b.cs	4158b4 <ferror@plt+0x12014>  // b.hs, b.nlast
  4157c8:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4157cc:	mov	w2, #0x5                   	// #5
  4157d0:	mov	x0, xzr
  4157d4:	add	x1, x1, #0xdbd
  4157d8:	bl	403700 <dcgettext@plt>
  4157dc:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  4157e0:	add	x10, x10, #0x4f8
  4157e4:	ldrsw	x8, [x10, #56]
  4157e8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4157ec:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4157f0:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  4157f4:	add	w9, w8, #0x1
  4157f8:	add	x8, x10, x8, lsl #6
  4157fc:	mov	x26, x0
  415800:	add	x27, x8, #0x368
  415804:	and	w8, w9, #0xf
  415808:	sub	x0, x29, #0x28
  41580c:	add	x1, x1, #0x92
  415810:	add	x2, x2, #0x248
  415814:	add	x3, x3, #0x289
  415818:	str	w8, [x10, #56]
  41581c:	bl	4030a0 <sprintf@plt>
  415820:	sub	x2, x29, #0x28
  415824:	mov	w1, #0x40                  	// #64
  415828:	mov	x0, x27
  41582c:	mov	x3, x25
  415830:	bl	403160 <snprintf@plt>
  415834:	mov	x0, x26
  415838:	mov	w1, w24
  41583c:	mov	x2, x27
  415840:	bl	440164 <warn@@Base>
  415844:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  415848:	mov	w2, #0x5                   	// #5
  41584c:	mov	x0, xzr
  415850:	add	x1, x1, #0x792
  415854:	b	41589c <ferror@plt+0x11ffc>
  415858:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  41585c:	mov	w2, #0x5                   	// #5
  415860:	mov	x0, xzr
  415864:	add	x1, x1, #0xdaa
  415868:	bl	403700 <dcgettext@plt>
  41586c:	ldr	x1, [x19]
  415870:	b	41590c <ferror@plt+0x1206c>
  415874:	adrp	x24, 445000 <warn@@Base+0x4e9c>
  415878:	add	x24, x24, #0x92a
  41587c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  415880:	ldr	w8, [x8, #584]
  415884:	cbnz	w8, 4158dc <ferror@plt+0x1203c>
  415888:	b	4158cc <ferror@plt+0x1202c>
  41588c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  415890:	mov	w2, #0x5                   	// #5
  415894:	mov	x0, xzr
  415898:	add	x1, x1, #0xdb3
  41589c:	bl	403700 <dcgettext@plt>
  4158a0:	mov	x24, x0
  4158a4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4158a8:	ldr	w8, [x8, #584]
  4158ac:	cbnz	w8, 4158dc <ferror@plt+0x1203c>
  4158b0:	b	4158cc <ferror@plt+0x1202c>
  4158b4:	ldur	x9, [x29, #-120]
  4158b8:	sub	w8, w24, #0x1
  4158bc:	ldr	x24, [x9, w8, uxtw #3]
  4158c0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4158c4:	ldr	w8, [x8, #584]
  4158c8:	cbnz	w8, 4158dc <ferror@plt+0x1203c>
  4158cc:	mov	x0, x24
  4158d0:	bl	402fd0 <strlen@plt>
  4158d4:	cmp	x0, #0x4b
  4158d8:	b.hi	415900 <ferror@plt+0x12060>  // b.pmore
  4158dc:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4158e0:	mov	w2, #0x5                   	// #5
  4158e4:	mov	x0, xzr
  4158e8:	add	x1, x1, #0xdec
  4158ec:	bl	403700 <dcgettext@plt>
  4158f0:	ldr	x2, [x19]
  4158f4:	mov	x1, x24
  4158f8:	bl	4037a0 <printf@plt>
  4158fc:	b	415910 <ferror@plt+0x12070>
  415900:	ldr	x1, [x19]
  415904:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  415908:	add	x0, x0, #0x4d3
  41590c:	bl	4037a0 <printf@plt>
  415910:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  415914:	mov	w2, #0x5                   	// #5
  415918:	mov	x0, xzr
  41591c:	add	x1, x1, #0xdf8
  415920:	stur	x25, [x29, #-128]
  415924:	bl	403700 <dcgettext@plt>
  415928:	bl	4037a0 <printf@plt>
  41592c:	ldp	q0, q1, [x29, #-80]
  415930:	ldur	x8, [x29, #-48]
  415934:	ldur	x28, [x29, #-88]
  415938:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  41593c:	add	x9, x9, #0x608
  415940:	stp	q0, q1, [x9]
  415944:	str	x8, [x9, #32]
  415948:	cmp	x22, x28
  41594c:	b.cs	4168a8 <ferror@plt+0x13008>  // b.hs, b.nlast
  415950:	ldp	x9, x8, [x29, #-128]
  415954:	cmp	x8, #0x0
  415958:	cset	w8, eq  // eq = none
  41595c:	cmp	x9, #0x0
  415960:	cset	w9, eq  // eq = none
  415964:	orr	w8, w9, w8
  415968:	str	w8, [sp, #128]
  41596c:	mov	x8, x22
  415970:	b	415988 <ferror@plt+0x120e8>
  415974:	mov	x0, x24
  415978:	bl	403510 <free@plt>
  41597c:	cmp	x22, x28
  415980:	mov	x8, x22
  415984:	b.cs	4168a8 <ferror@plt+0x13008>  // b.hs, b.nlast
  415988:	mov	x21, x8
  41598c:	ldrb	w24, [x21], #1
  415990:	ldurb	w9, [x29, #-47]
  415994:	mov	x22, x21
  415998:	cmp	w24, w9
  41599c:	b.cs	415a04 <ferror@plt+0x12164>  // b.hs, b.nlast
  4159a0:	cmp	w24, #0xc
  4159a4:	b.hi	415c7c <ferror@plt+0x123dc>  // b.pmore
  4159a8:	adrp	x12, 445000 <warn@@Base+0x4e9c>
  4159ac:	add	x12, x12, #0xc78
  4159b0:	adr	x10, 4159c0 <ferror@plt+0x12120>
  4159b4:	ldrh	w11, [x12, x24, lsl #1]
  4159b8:	add	x10, x10, x11, lsl #2
  4159bc:	br	x10
  4159c0:	cmn	w24, #0x1
  4159c4:	cset	w20, eq  // eq = none
  4159c8:	cmp	w24, #0x1
  4159cc:	b.eq	4159d8 <ferror@plt+0x12138>  // b.none
  4159d0:	cmn	w24, #0x1
  4159d4:	b.ne	41597c <ferror@plt+0x120dc>  // b.any
  4159d8:	cbz	x19, 415a68 <ferror@plt+0x121c8>
  4159dc:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4159e0:	ldr	w8, [x8, #1344]
  4159e4:	sub	w24, w8, #0x1
  4159e8:	ldur	x8, [x29, #-112]
  4159ec:	cmp	w24, w8
  4159f0:	b.cs	415ab4 <ferror@plt+0x12214>  // b.hs, b.nlast
  4159f4:	mov	w8, #0x18                  	// #24
  4159f8:	umull	x8, w24, w8
  4159fc:	ldr	x27, [x19, x8]
  415a00:	b	415ae8 <ferror@plt+0x12248>
  415a04:	ldurb	w11, [x29, #-55]
  415a08:	ldurb	w8, [x29, #-48]
  415a0c:	sub	w9, w24, w9
  415a10:	and	w10, w9, #0xff
  415a14:	cmp	w11, #0x1
  415a18:	udiv	w10, w10, w8
  415a1c:	b.ne	415a7c <ferror@plt+0x121dc>  // b.any
  415a20:	ldurb	w11, [x29, #-56]
  415a24:	adrp	x13, 46b000 <_bfd_std_section+0x2118>
  415a28:	ldr	x12, [x13, #1464]
  415a2c:	mul	x11, x11, x10
  415a30:	add	x12, x11, x12
  415a34:	str	x12, [x13, #1464]
  415a38:	cbz	x11, 415a44 <ferror@plt+0x121a4>
  415a3c:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  415a40:	str	wzr, [x11, #1336]
  415a44:	ldur	w11, [x29, #-52]
  415a48:	adrp	x13, 46b000 <_bfd_std_section+0x2118>
  415a4c:	ldr	w12, [x13, #1352]
  415a50:	msub	w8, w10, w8, w9
  415a54:	add	w8, w11, w8, uxtb
  415a58:	mov	w20, wzr
  415a5c:	add	w8, w8, w12
  415a60:	str	w8, [x13, #1352]
  415a64:	cbnz	x19, 4159dc <ferror@plt+0x1213c>
  415a68:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  415a6c:	mov	w2, #0x5                   	// #5
  415a70:	mov	x0, xzr
  415a74:	add	x1, x1, #0xdb3
  415a78:	b	415ae0 <ferror@plt+0x12240>
  415a7c:	adrp	x16, 46b000 <_bfd_std_section+0x2118>
  415a80:	add	x16, x16, #0x508
  415a84:	ldrb	w12, [x16]
  415a88:	ldurb	w13, [x29, #-56]
  415a8c:	ldr	x14, [x16, #176]
  415a90:	add	w12, w12, w10
  415a94:	udiv	w15, w12, w11
  415a98:	mul	x13, x13, x15
  415a9c:	msub	w11, w15, w11, w12
  415aa0:	add	x12, x13, x14
  415aa4:	str	x12, [x16, #176]
  415aa8:	strb	w11, [x16]
  415aac:	cbnz	x13, 415a3c <ferror@plt+0x1219c>
  415ab0:	b	415a44 <ferror@plt+0x121a4>
  415ab4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  415ab8:	mov	w2, #0x5                   	// #5
  415abc:	mov	x0, xzr
  415ac0:	add	x1, x1, #0xf49
  415ac4:	bl	403700 <dcgettext@plt>
  415ac8:	mov	w1, w24
  415acc:	bl	440164 <warn@@Base>
  415ad0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  415ad4:	mov	w2, #0x5                   	// #5
  415ad8:	mov	x0, xzr
  415adc:	add	x1, x1, #0x792
  415ae0:	bl	403700 <dcgettext@plt>
  415ae4:	mov	x27, x0
  415ae8:	mov	x0, x27
  415aec:	bl	402fd0 <strlen@plt>
  415af0:	mov	x26, x0
  415af4:	cmp	x0, #0x24
  415af8:	b.cc	415b24 <ferror@plt+0x12284>  // b.lo, b.ul, b.last
  415afc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  415b00:	ldr	w8, [x8, #584]
  415b04:	cbnz	w8, 415b24 <ferror@plt+0x12284>
  415b08:	mov	w0, #0x24                  	// #36
  415b0c:	bl	403290 <xmalloc@plt>
  415b10:	add	x8, x27, x26
  415b14:	mov	x24, x0
  415b18:	sub	x1, x8, #0x23
  415b1c:	mov	w2, #0x24                  	// #36
  415b20:	b	415b3c <ferror@plt+0x1229c>
  415b24:	add	x21, x26, #0x1
  415b28:	mov	x0, x21
  415b2c:	bl	403290 <xmalloc@plt>
  415b30:	mov	x24, x0
  415b34:	mov	x1, x27
  415b38:	mov	x2, x21
  415b3c:	bl	403730 <strncpy@plt>
  415b40:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  415b44:	add	x9, x9, #0x548
  415b48:	ldurb	w8, [x29, #-55]
  415b4c:	ldr	w2, [x9]
  415b50:	ldr	x3, [x9, #112]
  415b54:	cmp	x26, #0x24
  415b58:	b.cc	415b7c <ferror@plt+0x122dc>  // b.lo, b.ul, b.last
  415b5c:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  415b60:	ldr	w9, [x9, #584]
  415b64:	cbz	w9, 415b7c <ferror@plt+0x122dc>
  415b68:	cmp	w8, #0x1
  415b6c:	b.ne	415c28 <ferror@plt+0x12388>  // b.any
  415b70:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  415b74:	add	x0, x0, #0xf98
  415b78:	b	415b8c <ferror@plt+0x122ec>
  415b7c:	cmp	w8, #0x1
  415b80:	b.ne	415c3c <ferror@plt+0x1239c>  // b.any
  415b84:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  415b88:	add	x0, x0, #0xf6c
  415b8c:	mov	x1, x24
  415b90:	bl	4037a0 <printf@plt>
  415b94:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  415b98:	ldr	w1, [x8, #1336]
  415b9c:	cbz	w1, 415c60 <ferror@plt+0x123c0>
  415ba0:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  415ba4:	add	x0, x0, #0xfbe
  415ba8:	bl	4037a0 <printf@plt>
  415bac:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  415bb0:	ldr	w8, [x8, #1360]
  415bb4:	cbz	w8, 415bc4 <ferror@plt+0x12324>
  415bb8:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  415bbc:	add	x0, x0, #0xfc4
  415bc0:	bl	4037a0 <printf@plt>
  415bc4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  415bc8:	ldr	x1, [x8, #3808]
  415bcc:	mov	w0, #0xa                   	// #10
  415bd0:	bl	4030b0 <putc@plt>
  415bd4:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  415bd8:	ldr	w8, [x9, #1336]
  415bdc:	add	w8, w8, #0x1
  415be0:	str	w8, [x9, #1336]
  415be4:	cbz	w20, 415974 <ferror@plt+0x120d4>
  415be8:	adrp	x11, 468000 <_sch_istable+0x1c50>
  415bec:	ldurb	w8, [x29, #-54]
  415bf0:	ldr	x1, [x11, #3808]
  415bf4:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  415bf8:	add	x10, x10, #0x508
  415bfc:	mov	w9, #0x1                   	// #1
  415c00:	mov	w0, #0xa                   	// #10
  415c04:	str	xzr, [x10, #176]
  415c08:	str	wzr, [x10, #48]
  415c0c:	strb	wzr, [x10]
  415c10:	str	w9, [x10, #56]
  415c14:	str	w9, [x10, #64]
  415c18:	str	w8, [x10, #72]
  415c1c:	str	wzr, [x10, #80]
  415c20:	bl	4030b0 <putc@plt>
  415c24:	b	415974 <ferror@plt+0x120d4>
  415c28:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  415c2c:	ldrb	w4, [x8, #1288]
  415c30:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  415c34:	add	x0, x0, #0xfa9
  415c38:	b	415c4c <ferror@plt+0x123ac>
  415c3c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  415c40:	ldrb	w4, [x8, #1288]
  415c44:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  415c48:	add	x0, x0, #0xf80
  415c4c:	mov	x1, x24
  415c50:	bl	4037a0 <printf@plt>
  415c54:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  415c58:	ldr	w1, [x8, #1336]
  415c5c:	cbnz	w1, 415ba0 <ferror@plt+0x12300>
  415c60:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  415c64:	add	x0, x0, #0x237
  415c68:	bl	4037a0 <printf@plt>
  415c6c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  415c70:	ldr	w8, [x8, #1360]
  415c74:	cbnz	w8, 415bb8 <ferror@plt+0x12318>
  415c78:	b	415bc4 <ferror@plt+0x12324>
  415c7c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  415c80:	mov	w2, #0x5                   	// #5
  415c84:	mov	x0, xzr
  415c88:	add	x1, x1, #0x91c
  415c8c:	bl	403700 <dcgettext@plt>
  415c90:	mov	w1, w24
  415c94:	bl	4037a0 <printf@plt>
  415c98:	ldr	x8, [sp, #112]
  415c9c:	adrp	x21, 44d000 <warn@@Base+0xce9c>
  415ca0:	add	x21, x21, #0xfcb
  415ca4:	cbz	x8, 415cb4 <ferror@plt+0x12414>
  415ca8:	add	x8, x24, x8
  415cac:	ldurb	w20, [x8, #-1]
  415cb0:	cbnz	w20, 415d58 <ferror@plt+0x124b8>
  415cb4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  415cb8:	ldr	x1, [x8, #3808]
  415cbc:	mov	w0, #0xa                   	// #10
  415cc0:	bl	4030b0 <putc@plt>
  415cc4:	b	4159c0 <ferror@plt+0x12120>
  415cc8:	mov	w2, #0x5                   	// #5
  415ccc:	mov	x0, xzr
  415cd0:	bl	403700 <dcgettext@plt>
  415cd4:	bl	4400a0 <error@@Base>
  415cd8:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  415cdc:	add	x10, x10, #0x4f8
  415ce0:	ldrsw	x8, [x10, #56]
  415ce4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415ce8:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  415cec:	sub	x0, x29, #0x28
  415cf0:	add	w9, w8, #0x1
  415cf4:	add	x8, x10, x8, lsl #6
  415cf8:	add	x27, x8, #0x368
  415cfc:	and	w8, w9, #0xf
  415d00:	add	x1, x1, #0x92
  415d04:	add	x2, x2, #0x248
  415d08:	mov	x3, x21
  415d0c:	str	w8, [x10, #56]
  415d10:	bl	4030a0 <sprintf@plt>
  415d14:	sub	x2, x29, #0x28
  415d18:	mov	w1, #0x40                  	// #64
  415d1c:	mov	x0, x27
  415d20:	mov	x3, x26
  415d24:	bl	403160 <snprintf@plt>
  415d28:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  415d2c:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  415d30:	cmp	w20, #0x1
  415d34:	add	x8, x8, #0x75
  415d38:	add	x9, x9, #0x830
  415d3c:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  415d40:	csel	x2, x9, x8, eq  // eq = none
  415d44:	add	x0, x0, #0x71c
  415d48:	mov	x1, x27
  415d4c:	bl	4037a0 <printf@plt>
  415d50:	subs	w20, w20, #0x1
  415d54:	b.le	415cb4 <ferror@plt+0x12414>
  415d58:	mov	x9, xzr
  415d5c:	mov	x26, xzr
  415d60:	mov	w10, wzr
  415d64:	mov	w8, #0x1                   	// #1
  415d68:	b	415d80 <ferror@plt+0x124e0>
  415d6c:	orr	w13, w8, #0x2
  415d70:	cmp	w12, #0x0
  415d74:	csel	w8, w8, w13, eq  // eq = none
  415d78:	add	x9, x9, #0x1
  415d7c:	tbz	w11, #7, 415dc4 <ferror@plt+0x12524>
  415d80:	add	x11, x22, x9
  415d84:	cmp	x11, x23
  415d88:	b.cs	415dc8 <ferror@plt+0x12528>  // b.hs, b.nlast
  415d8c:	ldrb	w11, [x11]
  415d90:	cmp	w10, #0x3f
  415d94:	and	x12, x11, #0x7f
  415d98:	b.hi	415d6c <ferror@plt+0x124cc>  // b.pmore
  415d9c:	mov	w13, w10
  415da0:	lsl	x15, x12, x13
  415da4:	orr	x26, x15, x26
  415da8:	lsr	x13, x26, x13
  415dac:	orr	w14, w8, #0x2
  415db0:	cmp	x13, x12
  415db4:	csel	w8, w8, w14, eq  // eq = none
  415db8:	add	w10, w10, #0x7
  415dbc:	add	x9, x9, #0x1
  415dc0:	tbnz	w11, #7, 415d80 <ferror@plt+0x124e0>
  415dc4:	and	w8, w8, #0xfffffffe
  415dc8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415dcc:	add	x22, x22, w9, uxtw
  415dd0:	add	x1, x1, #0xc9
  415dd4:	tbnz	w8, #0, 415cc8 <ferror@plt+0x12428>
  415dd8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415ddc:	add	x1, x1, #0xda
  415de0:	tbnz	w8, #1, 415cc8 <ferror@plt+0x12428>
  415de4:	b	415cd8 <ferror@plt+0x12438>
  415de8:	mov	x26, xzr
  415dec:	mov	x20, xzr
  415df0:	mov	w9, wzr
  415df4:	mov	w8, #0x1                   	// #1
  415df8:	b	415e10 <ferror@plt+0x12570>
  415dfc:	orr	w12, w8, #0x2
  415e00:	cmp	w11, #0x0
  415e04:	csel	w8, w8, w12, eq  // eq = none
  415e08:	add	x26, x26, #0x1
  415e0c:	tbz	w10, #7, 415e54 <ferror@plt+0x125b4>
  415e10:	add	x10, x21, x26
  415e14:	cmp	x10, x28
  415e18:	b.cs	415e58 <ferror@plt+0x125b8>  // b.hs, b.nlast
  415e1c:	ldrb	w10, [x10]
  415e20:	cmp	w9, #0x3f
  415e24:	and	x11, x10, #0x7f
  415e28:	b.hi	415dfc <ferror@plt+0x1255c>  // b.pmore
  415e2c:	mov	w12, w9
  415e30:	lsl	x14, x11, x12
  415e34:	orr	x20, x14, x20
  415e38:	lsr	x12, x20, x12
  415e3c:	orr	w13, w8, #0x2
  415e40:	cmp	x12, x11
  415e44:	csel	w8, w8, w13, eq  // eq = none
  415e48:	add	w9, w9, #0x7
  415e4c:	add	x26, x26, #0x1
  415e50:	tbnz	w10, #7, 415e10 <ferror@plt+0x12570>
  415e54:	and	w8, w8, #0xfffffffe
  415e58:	lsr	x10, x20, #32
  415e5c:	orr	w9, w8, #0x2
  415e60:	cmp	x10, #0x0
  415e64:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415e68:	csel	w8, w9, w8, ne  // ne = any
  415e6c:	add	x1, x1, #0xc9
  415e70:	tbnz	w8, #0, 415e80 <ferror@plt+0x125e0>
  415e74:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415e78:	add	x1, x1, #0xda
  415e7c:	tbz	w8, #1, 415e90 <ferror@plt+0x125f0>
  415e80:	mov	w2, #0x5                   	// #5
  415e84:	mov	x0, xzr
  415e88:	bl	403700 <dcgettext@plt>
  415e8c:	bl	4400a0 <error@@Base>
  415e90:	cbz	w20, 41637c <ferror@plt+0x12adc>
  415e94:	add	x26, x21, w26, uxtw
  415e98:	and	x25, x20, #0xffffffff
  415e9c:	add	x12, x26, x25
  415ea0:	cmp	x12, x28
  415ea4:	b.hi	41637c <ferror@plt+0x12adc>  // b.pmore
  415ea8:	ldrb	w27, [x26], #1
  415eac:	mov	x22, x12
  415eb0:	sub	w8, w27, #0x1
  415eb4:	cmp	w8, #0x15
  415eb8:	neg	w24, w27
  415ebc:	b.hi	416744 <ferror@plt+0x12ea4>  // b.pmore
  415ec0:	adrp	x11, 445000 <warn@@Base+0x4e9c>
  415ec4:	add	x11, x11, #0xc92
  415ec8:	adr	x9, 4159c0 <ferror@plt+0x12120>
  415ecc:	ldrh	w10, [x11, x8, lsl #1]
  415ed0:	add	x9, x9, x10, lsl #2
  415ed4:	br	x9
  415ed8:	sub	w27, w20, #0x1
  415edc:	cmp	w27, #0x9
  415ee0:	b.cc	416810 <ferror@plt+0x12f70>  // b.lo, b.ul, b.last
  415ee4:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  415ee8:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  415eec:	mov	w3, w27
  415ef0:	mov	w4, #0x5                   	// #5
  415ef4:	mov	x0, xzr
  415ef8:	add	x1, x1, #0x61d
  415efc:	add	x2, x2, #0x665
  415f00:	mov	x21, x12
  415f04:	bl	4035d0 <dcngettext@plt>
  415f08:	mov	w2, #0x8                   	// #8
  415f0c:	mov	w1, w27
  415f10:	mov	w20, #0x8                   	// #8
  415f14:	bl	4400a0 <error@@Base>
  415f18:	mov	x12, x21
  415f1c:	b	416814 <ferror@plt+0x12f74>
  415f20:	mov	x9, xzr
  415f24:	mov	x20, xzr
  415f28:	mov	w10, wzr
  415f2c:	mov	w8, #0x1                   	// #1
  415f30:	b	415f48 <ferror@plt+0x126a8>
  415f34:	orr	w13, w8, #0x2
  415f38:	cmp	w12, #0x0
  415f3c:	csel	w8, w8, w13, eq  // eq = none
  415f40:	add	x9, x9, #0x1
  415f44:	tbz	w11, #7, 415f8c <ferror@plt+0x126ec>
  415f48:	add	x11, x21, x9
  415f4c:	cmp	x11, x23
  415f50:	b.cs	415f90 <ferror@plt+0x126f0>  // b.hs, b.nlast
  415f54:	ldrb	w11, [x11]
  415f58:	cmp	w10, #0x3f
  415f5c:	and	x12, x11, #0x7f
  415f60:	b.hi	415f34 <ferror@plt+0x12694>  // b.pmore
  415f64:	mov	w13, w10
  415f68:	lsl	x15, x12, x13
  415f6c:	orr	x20, x15, x20
  415f70:	lsr	x13, x20, x13
  415f74:	orr	w14, w8, #0x2
  415f78:	cmp	x13, x12
  415f7c:	csel	w8, w8, w14, eq  // eq = none
  415f80:	add	w10, w10, #0x7
  415f84:	add	x9, x9, #0x1
  415f88:	tbnz	w11, #7, 415f48 <ferror@plt+0x126a8>
  415f8c:	and	w8, w8, #0xfffffffe
  415f90:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415f94:	add	x22, x21, w9, uxtw
  415f98:	add	x1, x1, #0xc9
  415f9c:	tbnz	w8, #0, 415fac <ferror@plt+0x1270c>
  415fa0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  415fa4:	add	x1, x1, #0xda
  415fa8:	tbz	w8, #1, 415fbc <ferror@plt+0x1271c>
  415fac:	mov	w2, #0x5                   	// #5
  415fb0:	mov	x0, xzr
  415fb4:	bl	403700 <dcgettext@plt>
  415fb8:	bl	4400a0 <error@@Base>
  415fbc:	ldurb	w8, [x29, #-55]
  415fc0:	cmp	x8, #0x1
  415fc4:	b.ne	416398 <ferror@plt+0x12af8>  // b.any
  415fc8:	ldurb	w8, [x29, #-56]
  415fcc:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  415fd0:	ldr	x9, [x10, #1464]
  415fd4:	mul	x8, x20, x8
  415fd8:	add	x9, x8, x9
  415fdc:	str	x9, [x10, #1464]
  415fe0:	cbnz	x8, 4163cc <ferror@plt+0x12b2c>
  415fe4:	b	4159c0 <ferror@plt+0x12120>
  415fe8:	mov	x8, xzr
  415fec:	mov	x20, xzr
  415ff0:	mov	w10, wzr
  415ff4:	mov	w9, #0x1                   	// #1
  415ff8:	b	416010 <ferror@plt+0x12770>
  415ffc:	orr	w13, w9, #0x2
  416000:	cmp	w12, #0x0
  416004:	csel	w9, w9, w13, eq  // eq = none
  416008:	add	x8, x8, #0x1
  41600c:	tbz	w11, #7, 416054 <ferror@plt+0x127b4>
  416010:	add	x11, x21, x8
  416014:	cmp	x11, x23
  416018:	b.cs	416070 <ferror@plt+0x127d0>  // b.hs, b.nlast
  41601c:	ldrb	w11, [x11]
  416020:	cmp	w10, #0x3f
  416024:	and	x12, x11, #0x7f
  416028:	b.hi	415ffc <ferror@plt+0x1275c>  // b.pmore
  41602c:	mov	w13, w10
  416030:	lsl	x15, x12, x13
  416034:	orr	x20, x15, x20
  416038:	lsr	x13, x20, x13
  41603c:	orr	w14, w9, #0x2
  416040:	cmp	x13, x12
  416044:	csel	w9, w9, w14, eq  // eq = none
  416048:	add	w10, w10, #0x7
  41604c:	add	x8, x8, #0x1
  416050:	tbnz	w11, #7, 416010 <ferror@plt+0x12770>
  416054:	and	w9, w9, #0xfffffffe
  416058:	tbz	w11, #6, 416070 <ferror@plt+0x127d0>
  41605c:	cmp	w10, #0x40
  416060:	b.cs	416070 <ferror@plt+0x127d0>  // b.hs, b.nlast
  416064:	mov	x11, #0xffffffffffffffff    	// #-1
  416068:	lsl	x10, x11, x10
  41606c:	orr	x20, x10, x20
  416070:	orr	w10, w9, #0x2
  416074:	cmp	x20, w20, sxtw
  416078:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41607c:	csel	w9, w10, w9, ne  // ne = any
  416080:	add	x22, x21, w8, uxtw
  416084:	add	x1, x1, #0xc9
  416088:	tbnz	w9, #0, 416098 <ferror@plt+0x127f8>
  41608c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  416090:	add	x1, x1, #0xda
  416094:	tbz	w9, #1, 4160a8 <ferror@plt+0x12808>
  416098:	mov	w2, #0x5                   	// #5
  41609c:	mov	x0, xzr
  4160a0:	bl	403700 <dcgettext@plt>
  4160a4:	bl	4400a0 <error@@Base>
  4160a8:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  4160ac:	ldr	w8, [x9, #1352]
  4160b0:	add	w8, w8, w20
  4160b4:	str	w8, [x9, #1352]
  4160b8:	b	4159c0 <ferror@plt+0x12120>
  4160bc:	mov	x9, xzr
  4160c0:	mov	x26, xzr
  4160c4:	mov	w10, wzr
  4160c8:	mov	w8, #0x1                   	// #1
  4160cc:	b	4160e4 <ferror@plt+0x12844>
  4160d0:	orr	w13, w8, #0x2
  4160d4:	cmp	w12, #0x0
  4160d8:	csel	w8, w8, w13, eq  // eq = none
  4160dc:	add	x9, x9, #0x1
  4160e0:	tbz	w11, #7, 416128 <ferror@plt+0x12888>
  4160e4:	add	x11, x21, x9
  4160e8:	cmp	x11, x23
  4160ec:	b.cs	41612c <ferror@plt+0x1288c>  // b.hs, b.nlast
  4160f0:	ldrb	w11, [x11]
  4160f4:	cmp	w10, #0x3f
  4160f8:	and	x12, x11, #0x7f
  4160fc:	b.hi	4160d0 <ferror@plt+0x12830>  // b.pmore
  416100:	mov	w13, w10
  416104:	lsl	x15, x12, x13
  416108:	orr	x26, x15, x26
  41610c:	lsr	x13, x26, x13
  416110:	orr	w14, w8, #0x2
  416114:	cmp	x13, x12
  416118:	csel	w8, w8, w14, eq  // eq = none
  41611c:	add	w10, w10, #0x7
  416120:	add	x9, x9, #0x1
  416124:	tbnz	w11, #7, 4160e4 <ferror@plt+0x12844>
  416128:	and	w8, w8, #0xfffffffe
  41612c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  416130:	add	x22, x21, w9, uxtw
  416134:	add	x1, x1, #0xc9
  416138:	mov	x20, x19
  41613c:	tbnz	w8, #0, 41614c <ferror@plt+0x128ac>
  416140:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  416144:	add	x1, x1, #0xda
  416148:	tbz	w8, #1, 41615c <ferror@plt+0x128bc>
  41614c:	mov	w2, #0x5                   	// #5
  416150:	mov	x0, xzr
  416154:	bl	403700 <dcgettext@plt>
  416158:	bl	4400a0 <error@@Base>
  41615c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  416160:	sub	w27, w26, #0x1
  416164:	str	w26, [x8, #1344]
  416168:	cbz	x20, 4163d8 <ferror@plt+0x12b38>
  41616c:	ldur	x8, [x29, #-112]
  416170:	cbz	w8, 4163d8 <ferror@plt+0x12b38>
  416174:	ldur	x21, [x29, #-112]
  416178:	cmp	w27, w21
  41617c:	b.cs	416484 <ferror@plt+0x12be4>  // b.hs, b.nlast
  416180:	mov	w8, #0x18                  	// #24
  416184:	umaddl	x20, w27, w8, x20
  416188:	ldr	w26, [x20, #8]
  41618c:	cbz	w26, 4164c4 <ferror@plt+0x12c24>
  416190:	ldr	w8, [sp, #128]
  416194:	cbz	w8, 416768 <ferror@plt+0x12ec8>
  416198:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  41619c:	mov	w2, #0x5                   	// #5
  4161a0:	mov	x0, xzr
  4161a4:	add	x1, x1, #0xed8
  4161a8:	bl	403700 <dcgettext@plt>
  4161ac:	ldr	x1, [x20]
  4161b0:	mov	w2, w26
  4161b4:	bl	4037a0 <printf@plt>
  4161b8:	b	4159c0 <ferror@plt+0x12120>
  4161bc:	mov	x9, xzr
  4161c0:	mov	x10, xzr
  4161c4:	mov	w11, wzr
  4161c8:	mov	w8, #0x1                   	// #1
  4161cc:	b	4161e4 <ferror@plt+0x12944>
  4161d0:	orr	w14, w8, #0x2
  4161d4:	cmp	w13, #0x0
  4161d8:	csel	w8, w8, w14, eq  // eq = none
  4161dc:	add	x9, x9, #0x1
  4161e0:	tbz	w12, #7, 416228 <ferror@plt+0x12988>
  4161e4:	add	x12, x21, x9
  4161e8:	cmp	x12, x23
  4161ec:	b.cs	41622c <ferror@plt+0x1298c>  // b.hs, b.nlast
  4161f0:	ldrb	w12, [x12]
  4161f4:	cmp	w11, #0x3f
  4161f8:	and	x13, x12, #0x7f
  4161fc:	b.hi	4161d0 <ferror@plt+0x12930>  // b.pmore
  416200:	mov	w14, w11
  416204:	lsl	x16, x13, x14
  416208:	orr	x10, x16, x10
  41620c:	lsr	x14, x10, x14
  416210:	orr	w15, w8, #0x2
  416214:	cmp	x14, x13
  416218:	csel	w8, w8, w15, eq  // eq = none
  41621c:	add	w11, w11, #0x7
  416220:	add	x9, x9, #0x1
  416224:	tbnz	w12, #7, 4161e4 <ferror@plt+0x12944>
  416228:	and	w8, w8, #0xfffffffe
  41622c:	add	x22, x21, w9, uxtw
  416230:	tbnz	w8, #0, 4163ec <ferror@plt+0x12b4c>
  416234:	tbz	w8, #1, 4159c0 <ferror@plt+0x12120>
  416238:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41623c:	mov	w2, #0x5                   	// #5
  416240:	mov	x0, xzr
  416244:	add	x1, x1, #0xda
  416248:	b	4163fc <ferror@plt+0x12b5c>
  41624c:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  416250:	ldr	w8, [x9, #1360]
  416254:	cmp	w8, #0x0
  416258:	cset	w8, eq  // eq = none
  41625c:	str	w8, [x9, #1360]
  416260:	b	41597c <ferror@plt+0x120dc>
  416264:	ldurb	w10, [x29, #-55]
  416268:	ldurb	w8, [x29, #-48]
  41626c:	eor	w9, w9, #0xff
  416270:	cmp	w10, #0x1
  416274:	udiv	w8, w9, w8
  416278:	b.ne	416408 <ferror@plt+0x12b68>  // b.any
  41627c:	ldurb	w9, [x29, #-56]
  416280:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  416284:	ldr	x10, [x11, #1464]
  416288:	mul	x8, x9, x8
  41628c:	add	x9, x8, x10
  416290:	str	x9, [x11, #1464]
  416294:	cbnz	x8, 41643c <ferror@plt+0x12b9c>
  416298:	b	41597c <ferror@plt+0x120dc>
  41629c:	add	x20, x8, #0x3
  4162a0:	cmp	x20, x23
  4162a4:	b.cs	416448 <ferror@plt+0x12ba8>  // b.hs, b.nlast
  4162a8:	mov	w1, #0x2                   	// #2
  4162ac:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4162b0:	ldr	x8, [x8, #648]
  4162b4:	mov	x0, x22
  4162b8:	blr	x8
  4162bc:	b	416464 <ferror@plt+0x12bc4>
  4162c0:	mov	x9, xzr
  4162c4:	mov	x26, xzr
  4162c8:	mov	w10, wzr
  4162cc:	mov	w8, #0x1                   	// #1
  4162d0:	b	4162e8 <ferror@plt+0x12a48>
  4162d4:	orr	w13, w8, #0x2
  4162d8:	cmp	w12, #0x0
  4162dc:	csel	w8, w8, w13, eq  // eq = none
  4162e0:	add	x9, x9, #0x1
  4162e4:	tbz	w11, #7, 41632c <ferror@plt+0x12a8c>
  4162e8:	add	x11, x21, x9
  4162ec:	cmp	x11, x23
  4162f0:	b.cs	416330 <ferror@plt+0x12a90>  // b.hs, b.nlast
  4162f4:	ldrb	w11, [x11]
  4162f8:	cmp	w10, #0x3f
  4162fc:	and	x12, x11, #0x7f
  416300:	b.hi	4162d4 <ferror@plt+0x12a34>  // b.pmore
  416304:	mov	w13, w10
  416308:	lsl	x15, x12, x13
  41630c:	orr	x26, x15, x26
  416310:	lsr	x13, x26, x13
  416314:	orr	w14, w8, #0x2
  416318:	cmp	x13, x12
  41631c:	csel	w8, w8, w14, eq  // eq = none
  416320:	add	w10, w10, #0x7
  416324:	add	x9, x9, #0x1
  416328:	tbnz	w11, #7, 4162e8 <ferror@plt+0x12a48>
  41632c:	and	w8, w8, #0xfffffffe
  416330:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  416334:	add	x22, x21, w9, uxtw
  416338:	add	x1, x1, #0xc9
  41633c:	tbnz	w8, #0, 41634c <ferror@plt+0x12aac>
  416340:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  416344:	add	x1, x1, #0xda
  416348:	tbz	w8, #1, 41635c <ferror@plt+0x12abc>
  41634c:	mov	w2, #0x5                   	// #5
  416350:	mov	x0, xzr
  416354:	bl	403700 <dcgettext@plt>
  416358:	bl	4400a0 <error@@Base>
  41635c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  416360:	mov	w2, #0x5                   	// #5
  416364:	mov	x0, xzr
  416368:	add	x1, x1, #0xf37
  41636c:	bl	403700 <dcgettext@plt>
  416370:	mov	x1, x26
  416374:	bl	4037a0 <printf@plt>
  416378:	b	4159c0 <ferror@plt+0x12120>
  41637c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  416380:	mov	w2, #0x5                   	// #5
  416384:	mov	x0, xzr
  416388:	add	x1, x1, #0xb76
  41638c:	bl	403700 <dcgettext@plt>
  416390:	bl	440164 <warn@@Base>
  416394:	b	4159c0 <ferror@plt+0x12120>
  416398:	adrp	x13, 46b000 <_bfd_std_section+0x2118>
  41639c:	add	x13, x13, #0x508
  4163a0:	ldrb	w9, [x13]
  4163a4:	ldurb	w10, [x29, #-56]
  4163a8:	ldr	x11, [x13, #176]
  4163ac:	add	x9, x20, x9
  4163b0:	udiv	x12, x9, x8
  4163b4:	mul	x10, x12, x10
  4163b8:	msub	w8, w12, w8, w9
  4163bc:	add	x9, x11, w10, uxtw
  4163c0:	str	x9, [x13, #176]
  4163c4:	strb	w8, [x13]
  4163c8:	cbz	w10, 4159c0 <ferror@plt+0x12120>
  4163cc:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4163d0:	str	wzr, [x8, #1336]
  4163d4:	b	4159c0 <ferror@plt+0x12120>
  4163d8:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4163dc:	mov	w2, #0x5                   	// #5
  4163e0:	mov	x0, xzr
  4163e4:	add	x1, x1, #0xe68
  4163e8:	b	4164b4 <ferror@plt+0x12c14>
  4163ec:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4163f0:	mov	w2, #0x5                   	// #5
  4163f4:	mov	x0, xzr
  4163f8:	add	x1, x1, #0xc9
  4163fc:	bl	403700 <dcgettext@plt>
  416400:	bl	4400a0 <error@@Base>
  416404:	b	4159c0 <ferror@plt+0x12120>
  416408:	adrp	x13, 46b000 <_bfd_std_section+0x2118>
  41640c:	add	x13, x13, #0x508
  416410:	ldrb	w9, [x13]
  416414:	ldurb	w11, [x29, #-56]
  416418:	ldr	x12, [x13, #176]
  41641c:	add	w8, w9, w8
  416420:	udiv	w9, w8, w10
  416424:	mul	x11, x11, x9
  416428:	msub	w8, w9, w10, w8
  41642c:	add	x9, x12, x11
  416430:	str	x9, [x13, #176]
  416434:	strb	w8, [x13]
  416438:	cbz	w11, 41597c <ferror@plt+0x120dc>
  41643c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  416440:	str	wzr, [x8, #1336]
  416444:	b	41597c <ferror@plt+0x120dc>
  416448:	cmp	x21, x23
  41644c:	b.cs	416460 <ferror@plt+0x12bc0>  // b.hs, b.nlast
  416450:	sub	w1, w23, w22
  416454:	sub	w8, w1, #0x1
  416458:	cmp	w8, #0x7
  41645c:	b.ls	4162ac <ferror@plt+0x12a0c>  // b.plast
  416460:	mov	x0, xzr
  416464:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  416468:	add	x9, x9, #0x508
  41646c:	ldr	x8, [x9, #176]
  416470:	strb	wzr, [x9]
  416474:	mov	x22, x20
  416478:	add	x8, x8, x0
  41647c:	str	x8, [x9, #176]
  416480:	b	41597c <ferror@plt+0x120dc>
  416484:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  416488:	mov	w2, #0x5                   	// #5
  41648c:	mov	x0, xzr
  416490:	add	x1, x1, #0xe85
  416494:	bl	403700 <dcgettext@plt>
  416498:	mov	w1, w26
  41649c:	mov	w2, w21
  4164a0:	bl	440164 <warn@@Base>
  4164a4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4164a8:	mov	w2, #0x5                   	// #5
  4164ac:	mov	x0, xzr
  4164b0:	add	x1, x1, #0xea9
  4164b4:	bl	403700 <dcgettext@plt>
  4164b8:	mov	w1, w27
  4164bc:	bl	4037a0 <printf@plt>
  4164c0:	b	4159c0 <ferror@plt+0x12120>
  4164c4:	ldr	x1, [x20]
  4164c8:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  4164cc:	add	x0, x0, #0xecc
  4164d0:	bl	4037a0 <printf@plt>
  4164d4:	b	4159c0 <ferror@plt+0x12120>
  4164d8:	ldur	x21, [x29, #-112]
  4164dc:	mov	w20, #0x18                  	// #24
  4164e0:	mov	x0, x19
  4164e4:	str	x12, [sp, #120]
  4164e8:	add	w8, w21, #0x1
  4164ec:	umull	x1, w8, w20
  4164f0:	str	w8, [sp, #104]
  4164f4:	bl	4031e0 <xrealloc@plt>
  4164f8:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  4164fc:	ldr	w8, [x10, #1368]
  416500:	umull	x9, w21, w20
  416504:	mov	x25, x0
  416508:	mov	w27, w21
  41650c:	add	w8, w8, #0x1
  416510:	str	w8, [x10, #1368]
  416514:	str	x26, [x0, x9]
  416518:	mov	x0, x26
  41651c:	bl	402fd0 <strlen@plt>
  416520:	ldr	x18, [sp, #120]
  416524:	add	x9, x0, x26
  416528:	mov	x19, xzr
  41652c:	mov	x8, xzr
  416530:	mov	w10, wzr
  416534:	add	x20, x9, #0x1
  416538:	mov	w9, #0x1                   	// #1
  41653c:	b	416554 <ferror@plt+0x12cb4>
  416540:	orr	w13, w9, #0x2
  416544:	cmp	w12, #0x0
  416548:	csel	w9, w9, w13, eq  // eq = none
  41654c:	add	x19, x19, #0x1
  416550:	tbz	w11, #7, 416598 <ferror@plt+0x12cf8>
  416554:	add	x11, x20, x19
  416558:	cmp	x11, x18
  41655c:	b.cs	41659c <ferror@plt+0x12cfc>  // b.hs, b.nlast
  416560:	ldrb	w11, [x11]
  416564:	cmp	w10, #0x3f
  416568:	and	x12, x11, #0x7f
  41656c:	b.hi	416540 <ferror@plt+0x12ca0>  // b.pmore
  416570:	mov	w13, w10
  416574:	lsl	x15, x12, x13
  416578:	orr	x8, x15, x8
  41657c:	lsr	x13, x8, x13
  416580:	orr	w14, w9, #0x2
  416584:	cmp	x13, x12
  416588:	csel	w9, w9, w14, eq  // eq = none
  41658c:	add	w10, w10, #0x7
  416590:	add	x19, x19, #0x1
  416594:	tbnz	w11, #7, 416554 <ferror@plt+0x12cb4>
  416598:	and	w9, w9, #0xfffffffe
  41659c:	ldr	w21, [sp, #104]
  4165a0:	lsr	x12, x8, #32
  4165a4:	mov	w10, #0x18                  	// #24
  4165a8:	orr	w11, w9, #0x2
  4165ac:	cmp	x12, #0x0
  4165b0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4165b4:	madd	x10, x27, x10, x25
  4165b8:	csel	w9, w11, w9, ne  // ne = any
  4165bc:	add	x1, x1, #0xc9
  4165c0:	str	w8, [x10, #8]
  4165c4:	tbnz	w9, #0, 4165d4 <ferror@plt+0x12d34>
  4165c8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4165cc:	add	x1, x1, #0xda
  4165d0:	tbz	w9, #1, 4165e8 <ferror@plt+0x12d48>
  4165d4:	mov	w2, #0x5                   	// #5
  4165d8:	mov	x0, xzr
  4165dc:	bl	403700 <dcgettext@plt>
  4165e0:	bl	4400a0 <error@@Base>
  4165e4:	ldr	x18, [sp, #120]
  4165e8:	mov	x10, xzr
  4165ec:	mov	x8, xzr
  4165f0:	mov	w12, wzr
  4165f4:	add	x11, x20, w19, uxtw
  4165f8:	mov	w9, #0x1                   	// #1
  4165fc:	b	416614 <ferror@plt+0x12d74>
  416600:	orr	w15, w9, #0x2
  416604:	cmp	w14, #0x0
  416608:	csel	w9, w9, w15, eq  // eq = none
  41660c:	add	x10, x10, #0x1
  416610:	tbz	w13, #7, 416658 <ferror@plt+0x12db8>
  416614:	add	x13, x11, x10
  416618:	cmp	x13, x18
  41661c:	b.cs	41665c <ferror@plt+0x12dbc>  // b.hs, b.nlast
  416620:	ldrb	w13, [x13]
  416624:	cmp	w12, #0x3f
  416628:	and	x14, x13, #0x7f
  41662c:	b.hi	416600 <ferror@plt+0x12d60>  // b.pmore
  416630:	mov	w15, w12
  416634:	lsl	x17, x14, x15
  416638:	orr	x8, x17, x8
  41663c:	lsr	x15, x8, x15
  416640:	orr	w16, w9, #0x2
  416644:	cmp	x15, x14
  416648:	csel	w9, w9, w16, eq  // eq = none
  41664c:	add	w12, w12, #0x7
  416650:	add	x10, x10, #0x1
  416654:	tbnz	w13, #7, 416614 <ferror@plt+0x12d74>
  416658:	and	w9, w9, #0xfffffffe
  41665c:	lsr	x12, x8, #32
  416660:	add	x19, x11, w10, uxtw
  416664:	mov	w10, #0x18                  	// #24
  416668:	orr	w11, w9, #0x2
  41666c:	cmp	x12, #0x0
  416670:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  416674:	madd	x10, x27, x10, x25
  416678:	csel	w9, w11, w9, ne  // ne = any
  41667c:	add	x1, x1, #0xc9
  416680:	str	w8, [x10, #12]
  416684:	tbnz	w9, #0, 416694 <ferror@plt+0x12df4>
  416688:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41668c:	add	x1, x1, #0xda
  416690:	tbz	w9, #1, 4166a8 <ferror@plt+0x12e08>
  416694:	mov	w2, #0x5                   	// #5
  416698:	mov	x0, xzr
  41669c:	bl	403700 <dcgettext@plt>
  4166a0:	bl	4400a0 <error@@Base>
  4166a4:	ldr	x18, [sp, #120]
  4166a8:	mov	x8, xzr
  4166ac:	mov	w10, wzr
  4166b0:	mov	w9, #0x1                   	// #1
  4166b4:	b	4166c8 <ferror@plt+0x12e28>
  4166b8:	orr	w13, w9, #0x2
  4166bc:	cmp	w12, #0x0
  4166c0:	csel	w9, w9, w13, eq  // eq = none
  4166c4:	tbz	w11, #7, 416704 <ferror@plt+0x12e64>
  4166c8:	cmp	x19, x18
  4166cc:	b.cs	416708 <ferror@plt+0x12e68>  // b.hs, b.nlast
  4166d0:	ldrb	w11, [x19], #1
  4166d4:	cmp	w10, #0x3f
  4166d8:	and	x12, x11, #0x7f
  4166dc:	b.hi	4166b8 <ferror@plt+0x12e18>  // b.pmore
  4166e0:	mov	w13, w10
  4166e4:	lsl	x15, x12, x13
  4166e8:	orr	x8, x15, x8
  4166ec:	lsr	x13, x8, x13
  4166f0:	orr	w14, w9, #0x2
  4166f4:	cmp	x13, x12
  4166f8:	csel	w9, w9, w14, eq  // eq = none
  4166fc:	add	w10, w10, #0x7
  416700:	tbnz	w11, #7, 4166c8 <ferror@plt+0x12e28>
  416704:	and	w9, w9, #0xfffffffe
  416708:	lsr	x12, x8, #32
  41670c:	mov	w10, #0x18                  	// #24
  416710:	orr	w11, w9, #0x2
  416714:	cmp	x12, #0x0
  416718:	madd	x10, x27, x10, x25
  41671c:	csel	w9, w11, w9, ne  // ne = any
  416720:	mov	x19, x25
  416724:	str	w8, [x10, #16]
  416728:	tbnz	w9, #0, 41683c <ferror@plt+0x12f9c>
  41672c:	tbz	w9, #1, 416854 <ferror@plt+0x12fb4>
  416730:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  416734:	mov	w2, #0x5                   	// #5
  416738:	mov	x0, xzr
  41673c:	add	x1, x1, #0xda
  416740:	b	41684c <ferror@plt+0x12fac>
  416744:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  416748:	mov	w2, #0x5                   	// #5
  41674c:	mov	x0, xzr
  416750:	add	x1, x1, #0xe4e
  416754:	bl	403700 <dcgettext@plt>
  416758:	sub	x2, x26, x21
  41675c:	mov	w1, w27
  416760:	bl	4037a0 <printf@plt>
  416764:	b	4159c0 <ferror@plt+0x12120>
  416768:	ldur	x21, [x29, #-128]
  41676c:	cmp	x21, x26
  416770:	b.cs	416888 <ferror@plt+0x12fe8>  // b.hs, b.nlast
  416774:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  416778:	mov	w2, #0x5                   	// #5
  41677c:	mov	x0, xzr
  416780:	add	x1, x1, #0xdbd
  416784:	bl	403700 <dcgettext@plt>
  416788:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  41678c:	add	x10, x10, #0x4f8
  416790:	ldrsw	x8, [x10, #56]
  416794:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  416798:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  41679c:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  4167a0:	add	w9, w8, #0x1
  4167a4:	add	x8, x10, x8, lsl #6
  4167a8:	mov	x20, x0
  4167ac:	add	x27, x8, #0x368
  4167b0:	and	w8, w9, #0xf
  4167b4:	sub	x0, x29, #0x28
  4167b8:	add	x1, x1, #0x92
  4167bc:	add	x2, x2, #0x248
  4167c0:	add	x3, x3, #0x289
  4167c4:	str	w8, [x10, #56]
  4167c8:	bl	4030a0 <sprintf@plt>
  4167cc:	sub	x2, x29, #0x28
  4167d0:	mov	w1, #0x40                  	// #64
  4167d4:	mov	x0, x27
  4167d8:	mov	x3, x21
  4167dc:	bl	403160 <snprintf@plt>
  4167e0:	mov	x0, x20
  4167e4:	mov	w1, w26
  4167e8:	mov	x2, x27
  4167ec:	bl	440164 <warn@@Base>
  4167f0:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4167f4:	mov	w2, #0x5                   	// #5
  4167f8:	mov	x0, xzr
  4167fc:	add	x1, x1, #0xf05
  416800:	bl	403700 <dcgettext@plt>
  416804:	mov	w1, w26
  416808:	bl	4037a0 <printf@plt>
  41680c:	b	4159c0 <ferror@plt+0x12120>
  416810:	mov	w20, w27
  416814:	add	x8, x26, w20, uxtw
  416818:	cmp	x25, #0x1
  41681c:	csel	w9, w27, wzr, hi  // hi = pmore
  416820:	cmp	x8, x12
  416824:	csel	w1, w20, w9, cc  // cc = lo, ul, last
  416828:	sub	w8, w1, #0x1
  41682c:	cmp	w8, #0x7
  416830:	b.ls	416860 <ferror@plt+0x12fc0>  // b.plast
  416834:	mov	x0, xzr
  416838:	b	416870 <ferror@plt+0x12fd0>
  41683c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  416840:	mov	w2, #0x5                   	// #5
  416844:	mov	x0, xzr
  416848:	add	x1, x1, #0xc9
  41684c:	bl	403700 <dcgettext@plt>
  416850:	bl	4400a0 <error@@Base>
  416854:	mov	w8, w21
  416858:	stur	x8, [x29, #-112]
  41685c:	b	4159c0 <ferror@plt+0x12120>
  416860:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  416864:	ldr	x8, [x8, #648]
  416868:	mov	x0, x26
  41686c:	blr	x8
  416870:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  416874:	add	x8, x8, #0x508
  416878:	str	x0, [x8, #176]
  41687c:	strb	wzr, [x8]
  416880:	str	wzr, [x8, #48]
  416884:	b	4159c0 <ferror@plt+0x12120>
  416888:	ldur	x9, [x29, #-120]
  41688c:	sub	w8, w26, #0x1
  416890:	ldr	x2, [x20]
  416894:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  416898:	ldr	x1, [x9, w8, uxtw #3]
  41689c:	add	x0, x0, #0xf2e
  4168a0:	bl	4037a0 <printf@plt>
  4168a4:	b	4159c0 <ferror@plt+0x12120>
  4168a8:	cbz	x19, 4168b4 <ferror@plt+0x13014>
  4168ac:	mov	x0, x19
  4168b0:	bl	403510 <free@plt>
  4168b4:	ldur	x21, [x29, #-104]
  4168b8:	ldur	x0, [x29, #-120]
  4168bc:	cbz	x0, 4168c4 <ferror@plt+0x13024>
  4168c0:	bl	403510 <free@plt>
  4168c4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4168c8:	ldr	x1, [x8, #3808]
  4168cc:	mov	w0, #0xa                   	// #10
  4168d0:	bl	4030b0 <putc@plt>
  4168d4:	cmp	x22, x23
  4168d8:	b.cc	414848 <ferror@plt+0x10fa8>  // b.lo, b.ul, b.last
  4168dc:	b	416940 <ferror@plt+0x130a0>
  4168e0:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4168e4:	add	x1, x1, #0xd69
  4168e8:	b	416930 <ferror@plt+0x13090>
  4168ec:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4168f0:	add	x1, x1, #0xd8c
  4168f4:	b	416930 <ferror@plt+0x13090>
  4168f8:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4168fc:	add	x1, x1, #0xd1e
  416900:	mov	w2, #0x5                   	// #5
  416904:	mov	x0, xzr
  416908:	bl	403700 <dcgettext@plt>
  41690c:	ldurb	w1, [x29, #-47]
  416910:	bl	440164 <warn@@Base>
  416914:	mov	w9, wzr
  416918:	b	416944 <ferror@plt+0x130a4>
  41691c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  416920:	add	x1, x1, #0xd4f
  416924:	b	416930 <ferror@plt+0x13090>
  416928:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  41692c:	add	x1, x1, #0xad3
  416930:	mov	w2, #0x5                   	// #5
  416934:	mov	x0, xzr
  416938:	bl	403700 <dcgettext@plt>
  41693c:	bl	440164 <warn@@Base>
  416940:	mov	w9, #0x1                   	// #1
  416944:	ldr	w0, [sp, #76]
  416948:	ldp	x20, x19, [sp, #352]
  41694c:	ldp	x22, x21, [sp, #336]
  416950:	ldp	x24, x23, [sp, #320]
  416954:	ldp	x26, x25, [sp, #304]
  416958:	ldp	x28, x27, [sp, #288]
  41695c:	ldp	x29, x30, [sp, #272]
  416960:	cmp	w0, #0x0
  416964:	cset	w8, ne  // ne = any
  416968:	and	w0, w8, w9
  41696c:	add	sp, sp, #0x170
  416970:	ret
  416974:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  416978:	add	x1, x1, #0x38d
  41697c:	mov	w2, #0x5                   	// #5
  416980:	mov	x0, xzr
  416984:	bl	403700 <dcgettext@plt>
  416988:	bl	440164 <warn@@Base>
  41698c:	mov	w9, wzr
  416990:	b	416944 <ferror@plt+0x130a4>
  416994:	stp	x29, x30, [sp, #-16]!
  416998:	mov	w2, wzr
  41699c:	mov	x29, sp
  4169a0:	bl	42b5a0 <ferror@plt+0x27d00>
  4169a4:	mov	w0, #0x1                   	// #1
  4169a8:	ldp	x29, x30, [sp], #16
  4169ac:	ret
  4169b0:	stp	x29, x30, [sp, #-16]!
  4169b4:	mov	w2, #0x1                   	// #1
  4169b8:	mov	x29, sp
  4169bc:	bl	42b5a0 <ferror@plt+0x27d00>
  4169c0:	mov	w0, #0x1                   	// #1
  4169c4:	ldp	x29, x30, [sp], #16
  4169c8:	ret
  4169cc:	stp	x29, x30, [sp, #-96]!
  4169d0:	stp	x28, x27, [sp, #16]
  4169d4:	stp	x26, x25, [sp, #32]
  4169d8:	stp	x24, x23, [sp, #48]
  4169dc:	stp	x22, x21, [sp, #64]
  4169e0:	stp	x20, x19, [sp, #80]
  4169e4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4169e8:	ldr	x20, [x0, #32]
  4169ec:	ldr	w8, [x8, #572]
  4169f0:	ldr	x21, [x0, #48]
  4169f4:	mov	x19, x0
  4169f8:	mov	x29, sp
  4169fc:	cbz	w8, 416a30 <ferror@plt+0x13190>
  416a00:	ldr	x8, [x19, #24]
  416a04:	cbz	x8, 416a30 <ferror@plt+0x13190>
  416a08:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  416a0c:	add	x1, x1, #0x999
  416a10:	mov	w2, #0x5                   	// #5
  416a14:	mov	x0, xzr
  416a18:	bl	403700 <dcgettext@plt>
  416a1c:	ldp	x1, x2, [x19, #16]
  416a20:	bl	4037a0 <printf@plt>
  416a24:	cmp	x21, #0x1
  416a28:	b.ge	416a54 <ferror@plt+0x131b4>  // b.tcont
  416a2c:	b	416ea8 <ferror@plt+0x13608>
  416a30:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  416a34:	add	x1, x1, #0x9c8
  416a38:	mov	w2, #0x5                   	// #5
  416a3c:	mov	x0, xzr
  416a40:	bl	403700 <dcgettext@plt>
  416a44:	ldr	x1, [x19, #16]
  416a48:	bl	4037a0 <printf@plt>
  416a4c:	cmp	x21, #0x1
  416a50:	b.lt	416ea8 <ferror@plt+0x13608>  // b.tstop
  416a54:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  416a58:	adrp	x28, 44b000 <warn@@Base+0xae9c>
  416a5c:	adrp	x19, 445000 <warn@@Base+0x4e9c>
  416a60:	adrp	x22, 44e000 <warn@@Base+0xde9c>
  416a64:	adrp	x23, 44e000 <warn@@Base+0xde9c>
  416a68:	add	x26, x20, x21
  416a6c:	add	x27, x27, #0xc9
  416a70:	add	x28, x28, #0xda
  416a74:	add	x19, x19, #0xcbe
  416a78:	add	x22, x22, #0x137
  416a7c:	add	x23, x23, #0x168
  416a80:	b	416ad0 <ferror@plt+0x13230>
  416a84:	mov	w2, #0x5                   	// #5
  416a88:	mov	x0, xzr
  416a8c:	bl	403700 <dcgettext@plt>
  416a90:	bl	4400a0 <error@@Base>
  416a94:	sub	x1, x26, x25
  416a98:	mov	x0, x25
  416a9c:	bl	403020 <strnlen@plt>
  416aa0:	add	x8, x0, x25
  416aa4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  416aa8:	add	x20, x8, #0x1
  416aac:	mov	w2, #0x5                   	// #5
  416ab0:	mov	x0, xzr
  416ab4:	add	x1, x1, #0x1d7
  416ab8:	bl	403700 <dcgettext@plt>
  416abc:	mov	w1, w24
  416ac0:	mov	x2, x25
  416ac4:	bl	4037a0 <printf@plt>
  416ac8:	cmp	x20, x26
  416acc:	b.cs	416ea8 <ferror@plt+0x13608>  // b.hs, b.nlast
  416ad0:	ldrb	w8, [x20], #1
  416ad4:	sub	w9, w8, #0x1
  416ad8:	cmp	w9, #0x3
  416adc:	b.hi	416bbc <ferror@plt+0x1331c>  // b.pmore
  416ae0:	adr	x8, 416af0 <ferror@plt+0x13250>
  416ae4:	ldrb	w10, [x19, x9]
  416ae8:	add	x8, x8, x10, lsl #2
  416aec:	br	x8
  416af0:	mov	x8, xzr
  416af4:	mov	x24, xzr
  416af8:	mov	w10, wzr
  416afc:	mov	w9, #0x1                   	// #1
  416b00:	b	416b18 <ferror@plt+0x13278>
  416b04:	orr	w13, w9, #0x2
  416b08:	cmp	w12, #0x0
  416b0c:	csel	w9, w9, w13, eq  // eq = none
  416b10:	add	x8, x8, #0x1
  416b14:	tbz	w11, #7, 416b5c <ferror@plt+0x132bc>
  416b18:	add	x11, x20, x8
  416b1c:	cmp	x11, x26
  416b20:	b.cs	416b60 <ferror@plt+0x132c0>  // b.hs, b.nlast
  416b24:	ldrb	w11, [x11]
  416b28:	cmp	w10, #0x3f
  416b2c:	and	x12, x11, #0x7f
  416b30:	b.hi	416b04 <ferror@plt+0x13264>  // b.pmore
  416b34:	mov	w13, w10
  416b38:	lsl	x15, x12, x13
  416b3c:	orr	x24, x15, x24
  416b40:	lsr	x13, x24, x13
  416b44:	orr	w14, w9, #0x2
  416b48:	cmp	x13, x12
  416b4c:	csel	w9, w9, w14, eq  // eq = none
  416b50:	add	w10, w10, #0x7
  416b54:	add	x8, x8, #0x1
  416b58:	tbnz	w11, #7, 416b18 <ferror@plt+0x13278>
  416b5c:	and	w9, w9, #0xfffffffe
  416b60:	lsr	x11, x24, #32
  416b64:	orr	w10, w9, #0x2
  416b68:	cmp	x11, #0x0
  416b6c:	csel	w9, w10, w9, ne  // ne = any
  416b70:	add	x25, x20, w8, uxtw
  416b74:	mov	x1, x27
  416b78:	tbnz	w9, #0, 416b84 <ferror@plt+0x132e4>
  416b7c:	mov	x1, x28
  416b80:	tbz	w9, #1, 416b94 <ferror@plt+0x132f4>
  416b84:	mov	w2, #0x5                   	// #5
  416b88:	mov	x0, xzr
  416b8c:	bl	403700 <dcgettext@plt>
  416b90:	bl	4400a0 <error@@Base>
  416b94:	sub	x1, x26, x25
  416b98:	mov	x0, x25
  416b9c:	bl	403020 <strnlen@plt>
  416ba0:	add	x8, x0, x25
  416ba4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  416ba8:	add	x20, x8, #0x1
  416bac:	mov	w2, #0x5                   	// #5
  416bb0:	mov	x0, xzr
  416bb4:	add	x1, x1, #0x17e
  416bb8:	b	416ab8 <ferror@plt+0x13218>
  416bbc:	cmp	w8, #0xff
  416bc0:	b.ne	416ac8 <ferror@plt+0x13228>  // b.any
  416bc4:	mov	x8, xzr
  416bc8:	mov	x24, xzr
  416bcc:	mov	w10, wzr
  416bd0:	mov	w9, #0x1                   	// #1
  416bd4:	b	416bec <ferror@plt+0x1334c>
  416bd8:	orr	w13, w9, #0x2
  416bdc:	cmp	w12, #0x0
  416be0:	csel	w9, w9, w13, eq  // eq = none
  416be4:	add	x8, x8, #0x1
  416be8:	tbz	w11, #7, 416c30 <ferror@plt+0x13390>
  416bec:	add	x11, x20, x8
  416bf0:	cmp	x11, x26
  416bf4:	b.cs	416c34 <ferror@plt+0x13394>  // b.hs, b.nlast
  416bf8:	ldrb	w11, [x11]
  416bfc:	cmp	w10, #0x3f
  416c00:	and	x12, x11, #0x7f
  416c04:	b.hi	416bd8 <ferror@plt+0x13338>  // b.pmore
  416c08:	mov	w13, w10
  416c0c:	lsl	x15, x12, x13
  416c10:	orr	x24, x15, x24
  416c14:	lsr	x13, x24, x13
  416c18:	orr	w14, w9, #0x2
  416c1c:	cmp	x13, x12
  416c20:	csel	w9, w9, w14, eq  // eq = none
  416c24:	add	w10, w10, #0x7
  416c28:	add	x8, x8, #0x1
  416c2c:	tbnz	w11, #7, 416bec <ferror@plt+0x1334c>
  416c30:	and	w9, w9, #0xfffffffe
  416c34:	lsr	x11, x24, #32
  416c38:	orr	w10, w9, #0x2
  416c3c:	cmp	x11, #0x0
  416c40:	csel	w9, w10, w9, ne  // ne = any
  416c44:	add	x25, x20, w8, uxtw
  416c48:	mov	x1, x27
  416c4c:	tbnz	w9, #0, 416a84 <ferror@plt+0x131e4>
  416c50:	mov	x1, x28
  416c54:	tbnz	w9, #1, 416a84 <ferror@plt+0x131e4>
  416c58:	b	416a94 <ferror@plt+0x131f4>
  416c5c:	mov	x8, xzr
  416c60:	mov	x24, xzr
  416c64:	mov	w10, wzr
  416c68:	mov	w9, #0x1                   	// #1
  416c6c:	b	416c84 <ferror@plt+0x133e4>
  416c70:	orr	w13, w9, #0x2
  416c74:	cmp	w12, #0x0
  416c78:	csel	w9, w9, w13, eq  // eq = none
  416c7c:	add	x8, x8, #0x1
  416c80:	tbz	w11, #7, 416cc8 <ferror@plt+0x13428>
  416c84:	add	x11, x20, x8
  416c88:	cmp	x11, x26
  416c8c:	b.cs	416ccc <ferror@plt+0x1342c>  // b.hs, b.nlast
  416c90:	ldrb	w11, [x11]
  416c94:	cmp	w10, #0x3f
  416c98:	and	x12, x11, #0x7f
  416c9c:	b.hi	416c70 <ferror@plt+0x133d0>  // b.pmore
  416ca0:	mov	w13, w10
  416ca4:	lsl	x15, x12, x13
  416ca8:	orr	x24, x15, x24
  416cac:	lsr	x13, x24, x13
  416cb0:	orr	w14, w9, #0x2
  416cb4:	cmp	x13, x12
  416cb8:	csel	w9, w9, w14, eq  // eq = none
  416cbc:	add	w10, w10, #0x7
  416cc0:	add	x8, x8, #0x1
  416cc4:	tbnz	w11, #7, 416c84 <ferror@plt+0x133e4>
  416cc8:	and	w9, w9, #0xfffffffe
  416ccc:	lsr	x11, x24, #32
  416cd0:	orr	w10, w9, #0x2
  416cd4:	cmp	x11, #0x0
  416cd8:	csel	w9, w10, w9, ne  // ne = any
  416cdc:	add	x25, x20, w8, uxtw
  416ce0:	mov	x1, x27
  416ce4:	tbnz	w9, #0, 416cf0 <ferror@plt+0x13450>
  416ce8:	mov	x1, x28
  416cec:	tbz	w9, #1, 416d00 <ferror@plt+0x13460>
  416cf0:	mov	w2, #0x5                   	// #5
  416cf4:	mov	x0, xzr
  416cf8:	bl	403700 <dcgettext@plt>
  416cfc:	bl	4400a0 <error@@Base>
  416d00:	sub	x1, x26, x25
  416d04:	mov	x0, x25
  416d08:	bl	403020 <strnlen@plt>
  416d0c:	add	x8, x0, x25
  416d10:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  416d14:	add	x20, x8, #0x1
  416d18:	mov	w2, #0x5                   	// #5
  416d1c:	mov	x0, xzr
  416d20:	add	x1, x1, #0x1ab
  416d24:	b	416ab8 <ferror@plt+0x13218>
  416d28:	mov	x21, xzr
  416d2c:	mov	x24, xzr
  416d30:	mov	w9, wzr
  416d34:	mov	w8, #0x1                   	// #1
  416d38:	b	416d50 <ferror@plt+0x134b0>
  416d3c:	orr	w12, w8, #0x2
  416d40:	cmp	w11, #0x0
  416d44:	csel	w8, w8, w12, eq  // eq = none
  416d48:	add	x21, x21, #0x1
  416d4c:	tbz	w10, #7, 416d94 <ferror@plt+0x134f4>
  416d50:	add	x10, x20, x21
  416d54:	cmp	x10, x26
  416d58:	b.cs	416d98 <ferror@plt+0x134f8>  // b.hs, b.nlast
  416d5c:	ldrb	w10, [x10]
  416d60:	cmp	w9, #0x3f
  416d64:	and	x11, x10, #0x7f
  416d68:	b.hi	416d3c <ferror@plt+0x1349c>  // b.pmore
  416d6c:	mov	w12, w9
  416d70:	lsl	x14, x11, x12
  416d74:	orr	x24, x14, x24
  416d78:	lsr	x12, x24, x12
  416d7c:	orr	w13, w8, #0x2
  416d80:	cmp	x12, x11
  416d84:	csel	w8, w8, w13, eq  // eq = none
  416d88:	add	w9, w9, #0x7
  416d8c:	add	x21, x21, #0x1
  416d90:	tbnz	w10, #7, 416d50 <ferror@plt+0x134b0>
  416d94:	and	w8, w8, #0xfffffffe
  416d98:	lsr	x10, x24, #32
  416d9c:	orr	w9, w8, #0x2
  416da0:	cmp	x10, #0x0
  416da4:	csel	w8, w9, w8, ne  // ne = any
  416da8:	mov	x1, x27
  416dac:	tbnz	w8, #0, 416db8 <ferror@plt+0x13518>
  416db0:	mov	x1, x28
  416db4:	tbz	w8, #1, 416dc8 <ferror@plt+0x13528>
  416db8:	mov	w2, #0x5                   	// #5
  416dbc:	mov	x0, xzr
  416dc0:	bl	403700 <dcgettext@plt>
  416dc4:	bl	4400a0 <error@@Base>
  416dc8:	mov	x8, xzr
  416dcc:	mov	x25, xzr
  416dd0:	mov	w11, wzr
  416dd4:	add	x9, x20, w21, uxtw
  416dd8:	mov	w10, #0x1                   	// #1
  416ddc:	b	416df4 <ferror@plt+0x13554>
  416de0:	orr	w14, w10, #0x2
  416de4:	cmp	w13, #0x0
  416de8:	csel	w10, w10, w14, eq  // eq = none
  416dec:	add	x8, x8, #0x1
  416df0:	tbz	w12, #7, 416e38 <ferror@plt+0x13598>
  416df4:	add	x12, x9, x8
  416df8:	cmp	x12, x26
  416dfc:	b.cs	416e3c <ferror@plt+0x1359c>  // b.hs, b.nlast
  416e00:	ldrb	w12, [x12]
  416e04:	cmp	w11, #0x3f
  416e08:	and	x13, x12, #0x7f
  416e0c:	b.hi	416de0 <ferror@plt+0x13540>  // b.pmore
  416e10:	mov	w14, w11
  416e14:	lsl	x16, x13, x14
  416e18:	orr	x25, x16, x25
  416e1c:	lsr	x14, x25, x14
  416e20:	orr	w15, w10, #0x2
  416e24:	cmp	x14, x13
  416e28:	csel	w10, w10, w15, eq  // eq = none
  416e2c:	add	w11, w11, #0x7
  416e30:	add	x8, x8, #0x1
  416e34:	tbnz	w12, #7, 416df4 <ferror@plt+0x13554>
  416e38:	and	w10, w10, #0xfffffffe
  416e3c:	lsr	x12, x25, #32
  416e40:	orr	w11, w10, #0x2
  416e44:	cmp	x12, #0x0
  416e48:	csel	w10, w11, w10, ne  // ne = any
  416e4c:	add	x20, x9, w8, uxtw
  416e50:	mov	x1, x27
  416e54:	tbnz	w10, #0, 416e60 <ferror@plt+0x135c0>
  416e58:	mov	x1, x28
  416e5c:	tbz	w10, #1, 416e70 <ferror@plt+0x135d0>
  416e60:	mov	w2, #0x5                   	// #5
  416e64:	mov	x0, xzr
  416e68:	bl	403700 <dcgettext@plt>
  416e6c:	bl	4400a0 <error@@Base>
  416e70:	mov	w2, #0x5                   	// #5
  416e74:	mov	x0, xzr
  416e78:	mov	x1, x22
  416e7c:	bl	403700 <dcgettext@plt>
  416e80:	mov	w1, w24
  416e84:	mov	w2, w25
  416e88:	bl	4037a0 <printf@plt>
  416e8c:	b	416ac8 <ferror@plt+0x13228>
  416e90:	mov	w2, #0x5                   	// #5
  416e94:	mov	x0, xzr
  416e98:	mov	x1, x23
  416e9c:	bl	403700 <dcgettext@plt>
  416ea0:	bl	4037a0 <printf@plt>
  416ea4:	b	416ac8 <ferror@plt+0x13228>
  416ea8:	ldp	x20, x19, [sp, #80]
  416eac:	ldp	x22, x21, [sp, #64]
  416eb0:	ldp	x24, x23, [sp, #48]
  416eb4:	ldp	x26, x25, [sp, #32]
  416eb8:	ldp	x28, x27, [sp, #16]
  416ebc:	mov	w0, #0x1                   	// #1
  416ec0:	ldp	x29, x30, [sp], #96
  416ec4:	ret
  416ec8:	stp	x29, x30, [sp, #-96]!
  416ecc:	stp	x28, x27, [sp, #16]
  416ed0:	stp	x26, x25, [sp, #32]
  416ed4:	stp	x24, x23, [sp, #48]
  416ed8:	stp	x22, x21, [sp, #64]
  416edc:	stp	x20, x19, [sp, #80]
  416ee0:	mov	x29, sp
  416ee4:	sub	sp, sp, #0x880
  416ee8:	ldr	x24, [x0, #32]
  416eec:	ldr	x19, [x0, #48]
  416ef0:	mov	x23, x0
  416ef4:	mov	w0, #0xa                   	// #10
  416ef8:	mov	x20, x1
  416efc:	bl	4039f8 <ferror@plt+0x158>
  416f00:	adrp	x21, 46c000 <_bfd_std_section+0x3118>
  416f04:	cbz	w0, 416f38 <ferror@plt+0x13698>
  416f08:	adrp	x8, 468000 <_sch_istable+0x1c50>
  416f0c:	ldr	x9, [x8, #104]
  416f10:	cbnz	x9, 416f64 <ferror@plt+0x136c4>
  416f14:	adrp	x9, 469000 <_bfd_std_section+0x118>
  416f18:	ldr	x9, [x9, #1248]
  416f1c:	cbz	x9, 416f64 <ferror@plt+0x136c4>
  416f20:	ldr	x10, [x9]
  416f24:	cmp	x10, x20
  416f28:	b.eq	416fe0 <ferror@plt+0x13740>  // b.none
  416f2c:	ldr	x9, [x9, #16]
  416f30:	cbnz	x9, 416f20 <ferror@plt+0x13680>
  416f34:	b	416f64 <ferror@plt+0x136c4>
  416f38:	ldr	w8, [x21, #572]
  416f3c:	cbz	w8, 416f64 <ferror@plt+0x136c4>
  416f40:	adrp	x8, 469000 <_bfd_std_section+0x118>
  416f44:	ldr	x22, [x8, #1248]
  416f48:	cbz	x22, 416f64 <ferror@plt+0x136c4>
  416f4c:	ldr	x1, [x22]
  416f50:	mov	w0, #0xa                   	// #10
  416f54:	bl	4039f8 <ferror@plt+0x158>
  416f58:	cbnz	w0, 416ffc <ferror@plt+0x1375c>
  416f5c:	ldr	x22, [x22, #16]
  416f60:	cbnz	x22, 416f4c <ferror@plt+0x136ac>
  416f64:	mov	w0, #0x4                   	// #4
  416f68:	mov	x1, x20
  416f6c:	bl	4039f8 <ferror@plt+0x158>
  416f70:	cbz	w0, 417018 <ferror@plt+0x13778>
  416f74:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  416f78:	ldr	x9, [x8, #3528]
  416f7c:	cbz	x9, 416fbc <ferror@plt+0x1371c>
  416f80:	ldr	w8, [x21, #572]
  416f84:	cbz	w8, 417048 <ferror@plt+0x137a8>
  416f88:	ldr	x8, [x23, #24]
  416f8c:	cbz	x8, 417048 <ferror@plt+0x137a8>
  416f90:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  416f94:	add	x1, x1, #0x999
  416f98:	mov	w2, #0x5                   	// #5
  416f9c:	mov	x0, xzr
  416fa0:	bl	403700 <dcgettext@plt>
  416fa4:	ldp	x1, x2, [x23, #16]
  416fa8:	bl	4037a0 <printf@plt>
  416fac:	cmp	x19, #0x1
  416fb0:	b.ge	41706c <ferror@plt+0x137cc>  // b.tcont
  416fb4:	mov	w0, #0x1                   	// #1
  416fb8:	b	418490 <ferror@plt+0x14bf0>
  416fbc:	adrp	x9, 469000 <_bfd_std_section+0x118>
  416fc0:	ldr	x9, [x9, #1248]
  416fc4:	cbz	x9, 416f80 <ferror@plt+0x136e0>
  416fc8:	ldr	x10, [x9]
  416fcc:	cmp	x10, x20
  416fd0:	b.eq	4183e4 <ferror@plt+0x14b44>  // b.none
  416fd4:	ldr	x9, [x9, #16]
  416fd8:	cbnz	x9, 416fc8 <ferror@plt+0x13728>
  416fdc:	b	416f80 <ferror@plt+0x136e0>
  416fe0:	ldr	x9, [x9, #8]
  416fe4:	str	x9, [x8, #104]
  416fe8:	mov	w0, #0x4                   	// #4
  416fec:	mov	x1, x20
  416ff0:	bl	4039f8 <ferror@plt+0x158>
  416ff4:	cbnz	w0, 416f74 <ferror@plt+0x136d4>
  416ff8:	b	417018 <ferror@plt+0x13778>
  416ffc:	ldr	x8, [x22, #8]
  417000:	adrp	x9, 468000 <_sch_istable+0x1c50>
  417004:	str	x8, [x9, #104]
  417008:	mov	w0, #0x4                   	// #4
  41700c:	mov	x1, x20
  417010:	bl	4039f8 <ferror@plt+0x158>
  417014:	cbnz	w0, 416f74 <ferror@plt+0x136d4>
  417018:	ldr	w8, [x21, #572]
  41701c:	cbz	w8, 417048 <ferror@plt+0x137a8>
  417020:	adrp	x8, 469000 <_bfd_std_section+0x118>
  417024:	ldr	x20, [x8, #1248]
  417028:	cbz	x20, 416f88 <ferror@plt+0x136e8>
  41702c:	ldr	x1, [x20]
  417030:	mov	w0, #0x4                   	// #4
  417034:	bl	4039f8 <ferror@plt+0x158>
  417038:	cbnz	w0, 4183f0 <ferror@plt+0x14b50>
  41703c:	ldr	x20, [x20, #16]
  417040:	cbnz	x20, 41702c <ferror@plt+0x1378c>
  417044:	b	416f80 <ferror@plt+0x136e0>
  417048:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41704c:	add	x1, x1, #0x9c8
  417050:	mov	w2, #0x5                   	// #5
  417054:	mov	x0, xzr
  417058:	bl	403700 <dcgettext@plt>
  41705c:	ldr	x1, [x23, #16]
  417060:	bl	4037a0 <printf@plt>
  417064:	cmp	x19, #0x1
  417068:	b.lt	416fb4 <ferror@plt+0x13714>  // b.tstop
  41706c:	str	x23, [sp, #88]
  417070:	add	x21, x24, x19
  417074:	mov	w9, #0x2                   	// #2
  417078:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  41707c:	mov	w23, #0x8                   	// #8
  417080:	mov	w25, #0x4                   	// #4
  417084:	adrp	x28, 468000 <_sch_istable+0x1c50>
  417088:	mov	x20, x24
  41708c:	add	x22, x20, #0x2
  417090:	sub	w8, w21, w20
  417094:	cmp	x22, x21
  417098:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  41709c:	sub	w8, w1, #0x1
  4170a0:	cmp	w8, #0x7
  4170a4:	b.hi	418400 <ferror@plt+0x14b60>  // b.pmore
  4170a8:	ldr	x8, [x19, #648]
  4170ac:	mov	x0, x20
  4170b0:	blr	x8
  4170b4:	mov	x27, x0
  4170b8:	orr	w8, w27, #0x1
  4170bc:	cmp	w8, #0x5
  4170c0:	b.ne	418400 <ferror@plt+0x14b60>  // b.any
  4170c4:	add	x26, x20, #0x3
  4170c8:	cmp	x26, x21
  4170cc:	sub	x20, x20, x24
  4170d0:	b.cs	4170e8 <ferror@plt+0x13848>  // b.hs, b.nlast
  4170d4:	mov	w1, #0x1                   	// #1
  4170d8:	ldr	x8, [x19, #648]
  4170dc:	mov	x0, x22
  4170e0:	blr	x8
  4170e4:	b	417104 <ferror@plt+0x13864>
  4170e8:	cmp	x22, x21
  4170ec:	b.cs	417100 <ferror@plt+0x13860>  // b.hs, b.nlast
  4170f0:	sub	w1, w21, w22
  4170f4:	sub	w8, w1, #0x1
  4170f8:	cmp	w8, #0x7
  4170fc:	b.ls	4170d8 <ferror@plt+0x13838>  // b.plast
  417100:	mov	w0, wzr
  417104:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  417108:	str	x0, [sp, #112]
  41710c:	tst	w0, #0x1
  417110:	mov	w2, #0x5                   	// #5
  417114:	mov	x0, xzr
  417118:	add	x1, x1, #0x3e0
  41711c:	csel	w22, w25, w23, eq  // eq = none
  417120:	bl	403700 <dcgettext@plt>
  417124:	mov	x1, x20
  417128:	bl	4037a0 <printf@plt>
  41712c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  417130:	mov	w2, #0x5                   	// #5
  417134:	mov	x0, xzr
  417138:	add	x1, x1, #0x24d
  41713c:	bl	403700 <dcgettext@plt>
  417140:	mov	w1, w27
  417144:	bl	4037a0 <printf@plt>
  417148:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41714c:	mov	w2, #0x5                   	// #5
  417150:	mov	x0, xzr
  417154:	add	x1, x1, #0x270
  417158:	bl	403700 <dcgettext@plt>
  41715c:	mov	w1, w22
  417160:	bl	4037a0 <printf@plt>
  417164:	ldr	x8, [sp, #112]
  417168:	tbnz	w8, #1, 4173fc <ferror@plt+0x13b5c>
  41716c:	mov	x23, xzr
  417170:	str	x23, [sp, #96]
  417174:	tbz	w8, #2, 41749c <ferror@plt+0x13bfc>
  417178:	add	x25, x26, #0x1
  41717c:	cmp	x25, x21
  417180:	b.cs	41742c <ferror@plt+0x13b8c>  // b.hs, b.nlast
  417184:	mov	w1, #0x1                   	// #1
  417188:	ldr	x8, [x19, #648]
  41718c:	mov	x0, x26
  417190:	blr	x8
  417194:	mov	x20, x0
  417198:	add	x0, sp, #0x78
  41719c:	mov	w2, #0x800                 	// #2048
  4171a0:	mov	w1, wzr
  4171a4:	bl	403280 <memset@plt>
  4171a8:	str	x20, [sp, #80]
  4171ac:	cbz	w20, 418334 <ferror@plt+0x14a94>
  4171b0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4171b4:	mov	w2, #0x5                   	// #5
  4171b8:	mov	x0, xzr
  4171bc:	add	x1, x1, #0x2b9
  4171c0:	bl	403700 <dcgettext@plt>
  4171c4:	bl	4037a0 <printf@plt>
  4171c8:	mov	w9, wzr
  4171cc:	add	x23, x25, #0x1
  4171d0:	cmp	x23, x21
  4171d4:	str	w9, [sp, #104]
  4171d8:	b.cs	4171f4 <ferror@plt+0x13954>  // b.hs, b.nlast
  4171dc:	mov	w1, #0x1                   	// #1
  4171e0:	ldr	x8, [x19, #648]
  4171e4:	mov	x0, x25
  4171e8:	blr	x8
  4171ec:	mov	x26, x0
  4171f0:	b	417210 <ferror@plt+0x13970>
  4171f4:	cmp	x25, x21
  4171f8:	b.cs	41720c <ferror@plt+0x1396c>  // b.hs, b.nlast
  4171fc:	sub	w1, w21, w25
  417200:	sub	w8, w1, #0x1
  417204:	cmp	w8, #0x7
  417208:	b.ls	4171e0 <ferror@plt+0x13940>  // b.plast
  41720c:	mov	w26, wzr
  417210:	add	x8, sp, #0x78
  417214:	mov	x9, xzr
  417218:	mov	x28, xzr
  41721c:	mov	w10, wzr
  417220:	str	x23, [x8, w26, uxtw #3]
  417224:	mov	w8, #0x1                   	// #1
  417228:	b	417240 <ferror@plt+0x139a0>
  41722c:	orr	w13, w8, #0x2
  417230:	cmp	w12, #0x0
  417234:	csel	w8, w8, w13, eq  // eq = none
  417238:	add	x9, x9, #0x1
  41723c:	tbz	w11, #7, 417284 <ferror@plt+0x139e4>
  417240:	add	x11, x23, x9
  417244:	cmp	x11, x21
  417248:	b.cs	417288 <ferror@plt+0x139e8>  // b.hs, b.nlast
  41724c:	ldrb	w11, [x11]
  417250:	cmp	w10, #0x3f
  417254:	and	x12, x11, #0x7f
  417258:	b.hi	41722c <ferror@plt+0x1398c>  // b.pmore
  41725c:	mov	w13, w10
  417260:	lsl	x15, x12, x13
  417264:	orr	x28, x15, x28
  417268:	lsr	x13, x28, x13
  41726c:	orr	w14, w8, #0x2
  417270:	cmp	x13, x12
  417274:	csel	w8, w8, w14, eq  // eq = none
  417278:	add	w10, w10, #0x7
  41727c:	add	x9, x9, #0x1
  417280:	tbnz	w11, #7, 417240 <ferror@plt+0x139a0>
  417284:	and	w8, w8, #0xfffffffe
  417288:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41728c:	add	x25, x23, w9, uxtw
  417290:	add	x1, x1, #0xc9
  417294:	tbnz	w8, #0, 4172a4 <ferror@plt+0x13a04>
  417298:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41729c:	add	x1, x1, #0xda
  4172a0:	tbz	w8, #1, 4172b4 <ferror@plt+0x13a14>
  4172a4:	mov	w2, #0x5                   	// #5
  4172a8:	mov	x0, xzr
  4172ac:	bl	403700 <dcgettext@plt>
  4172b0:	bl	4400a0 <error@@Base>
  4172b4:	mov	w2, #0x5                   	// #5
  4172b8:	mov	x0, xzr
  4172bc:	cbz	x28, 4173c4 <ferror@plt+0x13b24>
  4172c0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4172c4:	add	x1, x1, #0x2fc
  4172c8:	bl	403700 <dcgettext@plt>
  4172cc:	mov	w1, w26
  4172d0:	bl	4037a0 <printf@plt>
  4172d4:	mov	x0, x25
  4172d8:	b	417328 <ferror@plt+0x13a88>
  4172dc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4172e0:	mov	w19, #0x1                   	// #1
  4172e4:	add	x1, x1, #0xb59
  4172e8:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  4172ec:	adrp	x9, 44e000 <warn@@Base+0xde9c>
  4172f0:	cmp	x28, #0x1
  4172f4:	add	x8, x8, #0x75
  4172f8:	add	x9, x9, #0x783
  4172fc:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  417300:	csel	x2, x9, x8, eq  // eq = none
  417304:	add	x0, x0, #0x94
  417308:	bl	4037a0 <printf@plt>
  41730c:	sub	w8, w26, #0x3
  417310:	cmp	w8, #0xd
  417314:	b.cs	4173b8 <ferror@plt+0x13b18>  // b.hs, b.nlast
  417318:	subs	x28, x28, #0x1
  41731c:	mov	x0, x25
  417320:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  417324:	b.eq	4173d8 <ferror@plt+0x13b38>  // b.none
  417328:	add	x25, x0, #0x1
  41732c:	cmp	x25, x21
  417330:	b.cs	41733c <ferror@plt+0x13a9c>  // b.hs, b.nlast
  417334:	mov	w1, #0x1                   	// #1
  417338:	b	417354 <ferror@plt+0x13ab4>
  41733c:	cmp	x0, x21
  417340:	b.cs	418370 <ferror@plt+0x14ad0>  // b.hs, b.nlast
  417344:	sub	w1, w21, w0
  417348:	sub	w8, w1, #0x1
  41734c:	cmp	w8, #0x8
  417350:	b.cs	418370 <ferror@plt+0x14ad0>  // b.hs, b.nlast
  417354:	ldr	x8, [x19, #648]
  417358:	blr	x8
  41735c:	mov	x26, x0
  417360:	ands	x23, x0, #0xffffffff
  417364:	b.eq	4172dc <ferror@plt+0x13a3c>  // b.none
  417368:	mov	w0, w26
  41736c:	bl	44217c <warn@@Base+0x2018>
  417370:	cbz	x0, 417380 <ferror@plt+0x13ae0>
  417374:	mov	x1, x0
  417378:	mov	w19, wzr
  41737c:	b	4172e8 <ferror@plt+0x13a48>
  417380:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  417384:	mov	w2, #0x5                   	// #5
  417388:	add	x1, x1, #0xb6a
  41738c:	bl	403700 <dcgettext@plt>
  417390:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  417394:	add	x20, x20, #0x798
  417398:	mov	x2, x0
  41739c:	mov	w1, #0x64                  	// #100
  4173a0:	mov	x0, x20
  4173a4:	mov	x3, x23
  4173a8:	bl	403160 <snprintf@plt>
  4173ac:	mov	w19, wzr
  4173b0:	mov	x1, x20
  4173b4:	b	4172e8 <ferror@plt+0x13a48>
  4173b8:	cmp	w26, #0x17
  4173bc:	b.eq	417318 <ferror@plt+0x13a78>  // b.none
  4173c0:	b	4183bc <ferror@plt+0x14b1c>
  4173c4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4173c8:	add	x1, x1, #0x2d8
  4173cc:	bl	403700 <dcgettext@plt>
  4173d0:	mov	w1, w26
  4173d4:	bl	4037a0 <printf@plt>
  4173d8:	ldr	w9, [sp, #104]
  4173dc:	ldr	x8, [sp, #80]
  4173e0:	adrp	x28, 468000 <_sch_istable+0x1c50>
  4173e4:	add	w9, w9, #0x1
  4173e8:	cmp	w9, w8
  4173ec:	add	x8, sp, #0x78
  4173f0:	str	x8, [sp, #104]
  4173f4:	b.ne	4171cc <ferror@plt+0x1392c>  // b.any
  4173f8:	b	4174a4 <ferror@plt+0x13c04>
  4173fc:	add	x20, x26, x22
  417400:	cmp	x20, x21
  417404:	mov	w1, w22
  417408:	b.cc	417418 <ferror@plt+0x13b78>  // b.lo, b.ul, b.last
  41740c:	cmp	x26, x21
  417410:	b.cs	417424 <ferror@plt+0x13b84>  // b.hs, b.nlast
  417414:	sub	w1, w21, w26
  417418:	sub	w8, w1, #0x1
  41741c:	cmp	w8, #0x7
  417420:	b.ls	417460 <ferror@plt+0x13bc0>  // b.plast
  417424:	mov	x23, xzr
  417428:	b	417470 <ferror@plt+0x13bd0>
  41742c:	cmp	x26, x21
  417430:	b.cs	417444 <ferror@plt+0x13ba4>  // b.hs, b.nlast
  417434:	sub	w1, w21, w26
  417438:	sub	w8, w1, #0x1
  41743c:	cmp	w8, #0x8
  417440:	b.cc	417188 <ferror@plt+0x138e8>  // b.lo, b.ul, b.last
  417444:	add	x8, sp, #0x78
  417448:	add	x0, sp, #0x78
  41744c:	mov	w2, #0x800                 	// #2048
  417450:	mov	w1, wzr
  417454:	str	x8, [sp, #104]
  417458:	bl	403280 <memset@plt>
  41745c:	b	4174a4 <ferror@plt+0x13c04>
  417460:	ldr	x8, [x19, #648]
  417464:	mov	x0, x26
  417468:	blr	x8
  41746c:	mov	x23, x0
  417470:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  417474:	mov	w2, #0x5                   	// #5
  417478:	mov	x0, xzr
  41747c:	add	x1, x1, #0x293
  417480:	bl	403700 <dcgettext@plt>
  417484:	mov	x1, x23
  417488:	bl	4037a0 <printf@plt>
  41748c:	ldr	x8, [sp, #112]
  417490:	mov	x26, x20
  417494:	str	x23, [sp, #96]
  417498:	tbnz	w8, #2, 417178 <ferror@plt+0x138d8>
  41749c:	str	xzr, [sp, #104]
  4174a0:	mov	x25, x26
  4174a4:	ldr	x1, [x28, #3808]
  4174a8:	mov	w0, #0xa                   	// #10
  4174ac:	bl	4030b0 <putc@plt>
  4174b0:	cmp	x25, x21
  4174b4:	b.cc	4174ec <ferror@plt+0x13c4c>  // b.lo, b.ul, b.last
  4174b8:	b	418340 <ferror@plt+0x14aa0>
  4174bc:	mov	x20, xzr
  4174c0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4174c4:	mov	w2, #0x5                   	// #5
  4174c8:	mov	x0, xzr
  4174cc:	add	x1, x1, #0x4dc
  4174d0:	bl	403700 <dcgettext@plt>
  4174d4:	mov	x1, x20
  4174d8:	bl	4037a0 <printf@plt>
  4174dc:	mov	x20, x23
  4174e0:	cmp	x20, x21
  4174e4:	mov	x25, x20
  4174e8:	b.cs	418340 <ferror@plt+0x14aa0>  // b.hs, b.nlast
  4174ec:	add	x20, x25, #0x1
  4174f0:	cmp	x20, x21
  4174f4:	b.cs	417500 <ferror@plt+0x13c60>  // b.hs, b.nlast
  4174f8:	mov	w1, #0x1                   	// #1
  4174fc:	b	417510 <ferror@plt+0x13c70>
  417500:	sub	w1, w21, w25
  417504:	sub	w8, w1, #0x1
  417508:	cmp	w8, #0x8
  41750c:	b.cs	41835c <ferror@plt+0x14abc>  // b.hs, b.nlast
  417510:	ldr	x8, [x19, #648]
  417514:	mov	x0, x25
  417518:	blr	x8
  41751c:	mov	x25, x0
  417520:	cmp	w25, #0xa
  417524:	b.hi	41761c <ferror@plt+0x13d7c>  // b.pmore
  417528:	adrp	x11, 445000 <warn@@Base+0x4e9c>
  41752c:	and	x8, x25, #0xffffffff
  417530:	add	x11, x11, #0xcc2
  417534:	adr	x9, 417544 <ferror@plt+0x13ca4>
  417538:	ldrh	w10, [x11, x8, lsl #1]
  41753c:	add	x9, x9, x10, lsl #2
  417540:	br	x9
  417544:	mov	x8, xzr
  417548:	mov	x26, xzr
  41754c:	mov	w9, wzr
  417550:	b	417568 <ferror@plt+0x13cc8>
  417554:	orr	w12, w25, #0x2
  417558:	cmp	w11, #0x0
  41755c:	csel	w25, w25, w12, eq  // eq = none
  417560:	add	x8, x8, #0x1
  417564:	tbz	w10, #7, 4175ac <ferror@plt+0x13d0c>
  417568:	add	x10, x20, x8
  41756c:	cmp	x10, x21
  417570:	b.cs	4175b0 <ferror@plt+0x13d10>  // b.hs, b.nlast
  417574:	ldrb	w10, [x10]
  417578:	cmp	w9, #0x3f
  41757c:	and	x11, x10, #0x7f
  417580:	b.hi	417554 <ferror@plt+0x13cb4>  // b.pmore
  417584:	mov	w12, w9
  417588:	lsl	x14, x11, x12
  41758c:	orr	x26, x14, x26
  417590:	lsr	x12, x26, x12
  417594:	orr	w13, w25, #0x2
  417598:	cmp	x12, x11
  41759c:	csel	w25, w25, w13, eq  // eq = none
  4175a0:	add	w9, w9, #0x7
  4175a4:	add	x8, x8, #0x1
  4175a8:	tbnz	w10, #7, 417568 <ferror@plt+0x13cc8>
  4175ac:	and	w25, w25, #0xfffffffe
  4175b0:	lsr	x10, x26, #32
  4175b4:	orr	w9, w25, #0x2
  4175b8:	cmp	x10, #0x0
  4175bc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4175c0:	csel	w9, w9, w25, ne  // ne = any
  4175c4:	add	x23, x20, w8, uxtw
  4175c8:	add	x1, x1, #0xc9
  4175cc:	tbnz	w9, #0, 4175dc <ferror@plt+0x13d3c>
  4175d0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4175d4:	add	x1, x1, #0xda
  4175d8:	tbz	w9, #1, 4175ec <ferror@plt+0x13d4c>
  4175dc:	mov	w2, #0x5                   	// #5
  4175e0:	mov	x0, xzr
  4175e4:	bl	403700 <dcgettext@plt>
  4175e8:	bl	4400a0 <error@@Base>
  4175ec:	sub	x1, x21, x23
  4175f0:	mov	x0, x23
  4175f4:	bl	403020 <strnlen@plt>
  4175f8:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4175fc:	add	x8, x0, x23
  417600:	mov	w2, #0x5                   	// #5
  417604:	mov	x0, xzr
  417608:	add	x1, x1, #0x428
  41760c:	add	x20, x8, #0x1
  417610:	bl	403700 <dcgettext@plt>
  417614:	mov	w1, w26
  417618:	b	417f24 <ferror@plt+0x14684>
  41761c:	ldr	x8, [sp, #104]
  417620:	cbz	x8, 418420 <ferror@plt+0x14b80>
  417624:	ldr	x23, [x8, w25, uxtw #3]
  417628:	cbz	x23, 418420 <ferror@plt+0x14b80>
  41762c:	mov	x28, xzr
  417630:	mov	x26, xzr
  417634:	mov	w9, wzr
  417638:	mov	w8, #0x1                   	// #1
  41763c:	b	417654 <ferror@plt+0x13db4>
  417640:	orr	w12, w8, #0x2
  417644:	cmp	w11, #0x0
  417648:	csel	w8, w8, w12, eq  // eq = none
  41764c:	add	x28, x28, #0x1
  417650:	tbz	w10, #7, 417698 <ferror@plt+0x13df8>
  417654:	add	x10, x23, x28
  417658:	cmp	x10, x21
  41765c:	b.cs	41769c <ferror@plt+0x13dfc>  // b.hs, b.nlast
  417660:	ldrb	w10, [x10]
  417664:	cmp	w9, #0x3f
  417668:	and	x11, x10, #0x7f
  41766c:	b.hi	417640 <ferror@plt+0x13da0>  // b.pmore
  417670:	mov	w12, w9
  417674:	lsl	x14, x11, x12
  417678:	orr	x26, x14, x26
  41767c:	lsr	x12, x26, x12
  417680:	orr	w13, w8, #0x2
  417684:	cmp	x12, x11
  417688:	csel	w8, w8, w13, eq  // eq = none
  41768c:	add	w9, w9, #0x7
  417690:	add	x28, x28, #0x1
  417694:	tbnz	w10, #7, 417654 <ferror@plt+0x13db4>
  417698:	and	w8, w8, #0xfffffffe
  41769c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4176a0:	add	x1, x1, #0xc9
  4176a4:	tbnz	w8, #0, 4176b4 <ferror@plt+0x13e14>
  4176a8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4176ac:	add	x1, x1, #0xda
  4176b0:	tbz	w8, #1, 4176c4 <ferror@plt+0x13e24>
  4176b4:	mov	w2, #0x5                   	// #5
  4176b8:	mov	x0, xzr
  4176bc:	bl	403700 <dcgettext@plt>
  4176c0:	bl	4400a0 <error@@Base>
  4176c4:	cbz	x26, 417f54 <ferror@plt+0x146b4>
  4176c8:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4176cc:	mov	w2, #0x5                   	// #5
  4176d0:	mov	x0, xzr
  4176d4:	add	x1, x1, #0x5c8
  4176d8:	add	x23, x23, w28, uxtw
  4176dc:	bl	403700 <dcgettext@plt>
  4176e0:	mov	w1, w25
  4176e4:	bl	4037a0 <printf@plt>
  4176e8:	adrp	x28, 468000 <_sch_istable+0x1c50>
  4176ec:	b	4176fc <ferror@plt+0x13e5c>
  4176f0:	subs	x26, x26, #0x1
  4176f4:	mov	x23, x25
  4176f8:	b.eq	417de4 <ferror@plt+0x14544>  // b.none
  4176fc:	add	x25, x23, #0x1
  417700:	cmp	x25, x21
  417704:	b.cs	41771c <ferror@plt+0x13e7c>  // b.hs, b.nlast
  417708:	mov	w1, #0x1                   	// #1
  41770c:	ldr	x8, [x19, #648]
  417710:	mov	x0, x23
  417714:	blr	x8
  417718:	b	417738 <ferror@plt+0x13e98>
  41771c:	cmp	x23, x21
  417720:	b.cs	417734 <ferror@plt+0x13e94>  // b.hs, b.nlast
  417724:	sub	w1, w21, w23
  417728:	sub	w8, w1, #0x1
  41772c:	cmp	w8, #0x7
  417730:	b.ls	41770c <ferror@plt+0x13e6c>  // b.plast
  417734:	mov	x0, xzr
  417738:	mov	w8, #0xffffffff            	// #-1
  41773c:	sxtw	x1, w0
  417740:	str	w8, [sp, #56]
  417744:	mov	w8, #0x20                  	// #32
  417748:	mov	x0, xzr
  41774c:	mov	x2, xzr
  417750:	mov	x3, x24
  417754:	mov	x4, x20
  417758:	mov	x5, x21
  41775c:	mov	x6, xzr
  417760:	mov	x7, xzr
  417764:	stp	xzr, xzr, [sp, #32]
  417768:	strb	w8, [sp, #48]
  41776c:	str	wzr, [sp, #24]
  417770:	str	xzr, [sp, #16]
  417774:	str	w27, [sp, #8]
  417778:	str	x22, [sp]
  41777c:	bl	420400 <ferror@plt+0x1cb60>
  417780:	cmp	x26, #0x1
  417784:	mov	x20, x0
  417788:	b.eq	4176f0 <ferror@plt+0x13e50>  // b.none
  41778c:	ldr	x1, [x28, #3808]
  417790:	mov	w0, #0x2c                  	// #44
  417794:	bl	4030b0 <putc@plt>
  417798:	b	4176f0 <ferror@plt+0x13e50>
  41779c:	mov	x8, xzr
  4177a0:	mov	x25, xzr
  4177a4:	mov	w10, wzr
  4177a8:	mov	w9, #0x1                   	// #1
  4177ac:	b	4177c4 <ferror@plt+0x13f24>
  4177b0:	orr	w13, w9, #0x2
  4177b4:	cmp	w12, #0x0
  4177b8:	csel	w9, w9, w13, eq  // eq = none
  4177bc:	add	x8, x8, #0x1
  4177c0:	tbz	w11, #7, 417808 <ferror@plt+0x13f68>
  4177c4:	add	x11, x20, x8
  4177c8:	cmp	x11, x21
  4177cc:	b.cs	41780c <ferror@plt+0x13f6c>  // b.hs, b.nlast
  4177d0:	ldrb	w11, [x11]
  4177d4:	cmp	w10, #0x3f
  4177d8:	and	x12, x11, #0x7f
  4177dc:	b.hi	4177b0 <ferror@plt+0x13f10>  // b.pmore
  4177e0:	mov	w13, w10
  4177e4:	lsl	x15, x12, x13
  4177e8:	orr	x25, x15, x25
  4177ec:	lsr	x13, x25, x13
  4177f0:	orr	w14, w9, #0x2
  4177f4:	cmp	x13, x12
  4177f8:	csel	w9, w9, w14, eq  // eq = none
  4177fc:	add	w10, w10, #0x7
  417800:	add	x8, x8, #0x1
  417804:	tbnz	w11, #7, 4177c4 <ferror@plt+0x13f24>
  417808:	and	w9, w9, #0xfffffffe
  41780c:	lsr	x11, x25, #32
  417810:	orr	w10, w9, #0x2
  417814:	cmp	x11, #0x0
  417818:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41781c:	csel	w9, w10, w9, ne  // ne = any
  417820:	add	x23, x20, w8, uxtw
  417824:	add	x1, x1, #0xc9
  417828:	tbnz	w9, #0, 417838 <ferror@plt+0x13f98>
  41782c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  417830:	add	x1, x1, #0xda
  417834:	tbz	w9, #1, 417848 <ferror@plt+0x13fa8>
  417838:	mov	w2, #0x5                   	// #5
  41783c:	mov	x0, xzr
  417840:	bl	403700 <dcgettext@plt>
  417844:	bl	4400a0 <error@@Base>
  417848:	sub	x1, x21, x23
  41784c:	mov	x0, x23
  417850:	bl	403020 <strnlen@plt>
  417854:	add	x8, x0, x23
  417858:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41785c:	add	x20, x8, #0x1
  417860:	mov	w2, #0x5                   	// #5
  417864:	mov	x0, xzr
  417868:	add	x1, x1, #0x453
  41786c:	b	417f1c <ferror@plt+0x1467c>
  417870:	mov	x23, xzr
  417874:	mov	x26, xzr
  417878:	mov	w9, wzr
  41787c:	mov	w8, #0x1                   	// #1
  417880:	b	417898 <ferror@plt+0x13ff8>
  417884:	orr	w12, w8, #0x2
  417888:	cmp	w11, #0x0
  41788c:	csel	w8, w8, w12, eq  // eq = none
  417890:	add	x23, x23, #0x1
  417894:	tbz	w10, #7, 4178dc <ferror@plt+0x1403c>
  417898:	add	x10, x20, x23
  41789c:	cmp	x10, x21
  4178a0:	b.cs	4178e0 <ferror@plt+0x14040>  // b.hs, b.nlast
  4178a4:	ldrb	w10, [x10]
  4178a8:	cmp	w9, #0x3f
  4178ac:	and	x11, x10, #0x7f
  4178b0:	b.hi	417884 <ferror@plt+0x13fe4>  // b.pmore
  4178b4:	mov	w12, w9
  4178b8:	lsl	x14, x11, x12
  4178bc:	orr	x26, x14, x26
  4178c0:	lsr	x12, x26, x12
  4178c4:	orr	w13, w8, #0x2
  4178c8:	cmp	x12, x11
  4178cc:	csel	w8, w8, w13, eq  // eq = none
  4178d0:	add	w9, w9, #0x7
  4178d4:	add	x23, x23, #0x1
  4178d8:	tbnz	w10, #7, 417898 <ferror@plt+0x13ff8>
  4178dc:	and	w8, w8, #0xfffffffe
  4178e0:	lsr	x10, x26, #32
  4178e4:	orr	w9, w8, #0x2
  4178e8:	cmp	x10, #0x0
  4178ec:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4178f0:	csel	w8, w9, w8, ne  // ne = any
  4178f4:	add	x1, x1, #0xc9
  4178f8:	tbnz	w8, #0, 417908 <ferror@plt+0x14068>
  4178fc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  417900:	add	x1, x1, #0xda
  417904:	tbz	w8, #1, 417918 <ferror@plt+0x14078>
  417908:	mov	w2, #0x5                   	// #5
  41790c:	mov	x0, xzr
  417910:	bl	403700 <dcgettext@plt>
  417914:	bl	4400a0 <error@@Base>
  417918:	mov	x8, xzr
  41791c:	mov	x25, xzr
  417920:	mov	w11, wzr
  417924:	add	x9, x20, w23, uxtw
  417928:	mov	w10, #0x1                   	// #1
  41792c:	b	417944 <ferror@plt+0x140a4>
  417930:	orr	w14, w10, #0x2
  417934:	cmp	w13, #0x0
  417938:	csel	w10, w10, w14, eq  // eq = none
  41793c:	add	x8, x8, #0x1
  417940:	tbz	w12, #7, 417988 <ferror@plt+0x140e8>
  417944:	add	x12, x9, x8
  417948:	cmp	x12, x21
  41794c:	b.cs	41798c <ferror@plt+0x140ec>  // b.hs, b.nlast
  417950:	ldrb	w12, [x12]
  417954:	cmp	w11, #0x3f
  417958:	and	x13, x12, #0x7f
  41795c:	b.hi	417930 <ferror@plt+0x14090>  // b.pmore
  417960:	mov	w14, w11
  417964:	lsl	x16, x13, x14
  417968:	orr	x25, x16, x25
  41796c:	lsr	x14, x25, x14
  417970:	orr	w15, w10, #0x2
  417974:	cmp	x14, x13
  417978:	csel	w10, w10, w15, eq  // eq = none
  41797c:	add	w11, w11, #0x7
  417980:	add	x8, x8, #0x1
  417984:	tbnz	w12, #7, 417944 <ferror@plt+0x140a4>
  417988:	and	w10, w10, #0xfffffffe
  41798c:	lsr	x12, x25, #32
  417990:	orr	w11, w10, #0x2
  417994:	cmp	x12, #0x0
  417998:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41799c:	csel	w10, w11, w10, ne  // ne = any
  4179a0:	add	x20, x9, w8, uxtw
  4179a4:	add	x1, x1, #0xc9
  4179a8:	tbnz	w10, #0, 4179b8 <ferror@plt+0x14118>
  4179ac:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4179b0:	add	x1, x1, #0xda
  4179b4:	tbz	w10, #1, 4179c8 <ferror@plt+0x14128>
  4179b8:	mov	w2, #0x5                   	// #5
  4179bc:	mov	x0, xzr
  4179c0:	bl	403700 <dcgettext@plt>
  4179c4:	bl	4400a0 <error@@Base>
  4179c8:	ldr	x8, [sp, #112]
  4179cc:	tbnz	w8, #1, 417df4 <ferror@plt+0x14554>
  4179d0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4179d4:	mov	w2, #0x5                   	// #5
  4179d8:	mov	x0, xzr
  4179dc:	add	x1, x1, #0x366
  4179e0:	bl	403700 <dcgettext@plt>
  4179e4:	bl	4400a0 <error@@Base>
  4179e8:	b	4180e4 <ferror@plt+0x14844>
  4179ec:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4179f0:	mov	w2, #0x5                   	// #5
  4179f4:	mov	x0, xzr
  4179f8:	add	x1, x1, #0x414
  4179fc:	bl	403700 <dcgettext@plt>
  417a00:	bl	4037a0 <printf@plt>
  417a04:	b	4174e0 <ferror@plt+0x13c40>
  417a08:	mov	x8, xzr
  417a0c:	mov	x25, xzr
  417a10:	mov	w10, wzr
  417a14:	mov	w9, #0x1                   	// #1
  417a18:	b	417a30 <ferror@plt+0x14190>
  417a1c:	orr	w13, w9, #0x2
  417a20:	cmp	w12, #0x0
  417a24:	csel	w9, w9, w13, eq  // eq = none
  417a28:	add	x8, x8, #0x1
  417a2c:	tbz	w11, #7, 417a74 <ferror@plt+0x141d4>
  417a30:	add	x11, x20, x8
  417a34:	cmp	x11, x21
  417a38:	b.cs	417a78 <ferror@plt+0x141d8>  // b.hs, b.nlast
  417a3c:	ldrb	w11, [x11]
  417a40:	cmp	w10, #0x3f
  417a44:	and	x12, x11, #0x7f
  417a48:	b.hi	417a1c <ferror@plt+0x1417c>  // b.pmore
  417a4c:	mov	w13, w10
  417a50:	lsl	x15, x12, x13
  417a54:	orr	x25, x15, x25
  417a58:	lsr	x13, x25, x13
  417a5c:	orr	w14, w9, #0x2
  417a60:	cmp	x13, x12
  417a64:	csel	w9, w9, w14, eq  // eq = none
  417a68:	add	w10, w10, #0x7
  417a6c:	add	x8, x8, #0x1
  417a70:	tbnz	w11, #7, 417a30 <ferror@plt+0x14190>
  417a74:	and	w9, w9, #0xfffffffe
  417a78:	lsr	x11, x25, #32
  417a7c:	orr	w10, w9, #0x2
  417a80:	cmp	x11, #0x0
  417a84:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  417a88:	csel	w9, w10, w9, ne  // ne = any
  417a8c:	add	x23, x20, w8, uxtw
  417a90:	add	x1, x1, #0xc9
  417a94:	tbnz	w9, #0, 417aa4 <ferror@plt+0x14204>
  417a98:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  417a9c:	add	x1, x1, #0xda
  417aa0:	tbz	w9, #1, 417ab4 <ferror@plt+0x14214>
  417aa4:	mov	w2, #0x5                   	// #5
  417aa8:	mov	x0, xzr
  417aac:	bl	403700 <dcgettext@plt>
  417ab0:	bl	4400a0 <error@@Base>
  417ab4:	add	x20, x23, x22
  417ab8:	cmp	x20, x21
  417abc:	mov	w1, w22
  417ac0:	b.cc	417ad0 <ferror@plt+0x14230>  // b.lo, b.ul, b.last
  417ac4:	cmp	x23, x21
  417ac8:	b.cs	417adc <ferror@plt+0x1423c>  // b.hs, b.nlast
  417acc:	sub	w1, w21, w23
  417ad0:	sub	w8, w1, #0x1
  417ad4:	cmp	w8, #0x7
  417ad8:	b.ls	417e88 <ferror@plt+0x145e8>  // b.plast
  417adc:	mov	x0, xzr
  417ae0:	b	417e94 <ferror@plt+0x145f4>
  417ae4:	mov	x8, xzr
  417ae8:	mov	x25, xzr
  417aec:	mov	w10, wzr
  417af0:	mov	w9, #0x1                   	// #1
  417af4:	b	417b0c <ferror@plt+0x1426c>
  417af8:	orr	w13, w9, #0x2
  417afc:	cmp	w12, #0x0
  417b00:	csel	w9, w9, w13, eq  // eq = none
  417b04:	add	x8, x8, #0x1
  417b08:	tbz	w11, #7, 417b50 <ferror@plt+0x142b0>
  417b0c:	add	x11, x20, x8
  417b10:	cmp	x11, x21
  417b14:	b.cs	417b54 <ferror@plt+0x142b4>  // b.hs, b.nlast
  417b18:	ldrb	w11, [x11]
  417b1c:	cmp	w10, #0x3f
  417b20:	and	x12, x11, #0x7f
  417b24:	b.hi	417af8 <ferror@plt+0x14258>  // b.pmore
  417b28:	mov	w13, w10
  417b2c:	lsl	x15, x12, x13
  417b30:	orr	x25, x15, x25
  417b34:	lsr	x13, x25, x13
  417b38:	orr	w14, w9, #0x2
  417b3c:	cmp	x13, x12
  417b40:	csel	w9, w9, w14, eq  // eq = none
  417b44:	add	w10, w10, #0x7
  417b48:	add	x8, x8, #0x1
  417b4c:	tbnz	w11, #7, 417b0c <ferror@plt+0x1426c>
  417b50:	and	w9, w9, #0xfffffffe
  417b54:	lsr	x11, x25, #32
  417b58:	orr	w10, w9, #0x2
  417b5c:	cmp	x11, #0x0
  417b60:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  417b64:	csel	w9, w10, w9, ne  // ne = any
  417b68:	add	x23, x20, w8, uxtw
  417b6c:	add	x1, x1, #0xc9
  417b70:	tbnz	w9, #0, 417b80 <ferror@plt+0x142e0>
  417b74:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  417b78:	add	x1, x1, #0xda
  417b7c:	tbz	w9, #1, 417b90 <ferror@plt+0x142f0>
  417b80:	mov	w2, #0x5                   	// #5
  417b84:	mov	x0, xzr
  417b88:	bl	403700 <dcgettext@plt>
  417b8c:	bl	4400a0 <error@@Base>
  417b90:	add	x20, x23, x22
  417b94:	cmp	x20, x21
  417b98:	mov	w1, w22
  417b9c:	b.cc	417bac <ferror@plt+0x1430c>  // b.lo, b.ul, b.last
  417ba0:	cmp	x23, x21
  417ba4:	b.cs	417bb8 <ferror@plt+0x14318>  // b.hs, b.nlast
  417ba8:	sub	w1, w21, w23
  417bac:	sub	w8, w1, #0x1
  417bb0:	cmp	w8, #0x7
  417bb4:	b.ls	417eb0 <ferror@plt+0x14610>  // b.plast
  417bb8:	mov	x0, xzr
  417bbc:	b	417ebc <ferror@plt+0x1461c>
  417bc0:	add	x23, x20, x22
  417bc4:	cmp	x23, x21
  417bc8:	mov	w1, w22
  417bcc:	b.cc	417bdc <ferror@plt+0x1433c>  // b.lo, b.ul, b.last
  417bd0:	cmp	x20, x21
  417bd4:	b.cs	4174bc <ferror@plt+0x13c1c>  // b.hs, b.nlast
  417bd8:	sub	w1, w21, w20
  417bdc:	sub	w8, w1, #0x1
  417be0:	cmp	w8, #0x7
  417be4:	b.hi	4174bc <ferror@plt+0x13c1c>  // b.pmore
  417be8:	ldr	x8, [x19, #648]
  417bec:	mov	x0, x20
  417bf0:	blr	x8
  417bf4:	mov	x20, x0
  417bf8:	b	4174c0 <ferror@plt+0x13c20>
  417bfc:	mov	x8, xzr
  417c00:	mov	x25, xzr
  417c04:	mov	w10, wzr
  417c08:	mov	w9, #0x1                   	// #1
  417c0c:	b	417c24 <ferror@plt+0x14384>
  417c10:	orr	w13, w9, #0x2
  417c14:	cmp	w12, #0x0
  417c18:	csel	w9, w9, w13, eq  // eq = none
  417c1c:	add	x8, x8, #0x1
  417c20:	tbz	w11, #7, 417c68 <ferror@plt+0x143c8>
  417c24:	add	x11, x20, x8
  417c28:	cmp	x11, x21
  417c2c:	b.cs	417c6c <ferror@plt+0x143cc>  // b.hs, b.nlast
  417c30:	ldrb	w11, [x11]
  417c34:	cmp	w10, #0x3f
  417c38:	and	x12, x11, #0x7f
  417c3c:	b.hi	417c10 <ferror@plt+0x14370>  // b.pmore
  417c40:	mov	w13, w10
  417c44:	lsl	x15, x12, x13
  417c48:	orr	x25, x15, x25
  417c4c:	lsr	x13, x25, x13
  417c50:	orr	w14, w9, #0x2
  417c54:	cmp	x13, x12
  417c58:	csel	w9, w9, w14, eq  // eq = none
  417c5c:	add	w10, w10, #0x7
  417c60:	add	x8, x8, #0x1
  417c64:	tbnz	w11, #7, 417c24 <ferror@plt+0x14384>
  417c68:	and	w9, w9, #0xfffffffe
  417c6c:	lsr	x11, x25, #32
  417c70:	orr	w10, w9, #0x2
  417c74:	cmp	x11, #0x0
  417c78:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  417c7c:	csel	w9, w10, w9, ne  // ne = any
  417c80:	add	x23, x20, w8, uxtw
  417c84:	add	x1, x1, #0xc9
  417c88:	tbnz	w9, #0, 417c98 <ferror@plt+0x143f8>
  417c8c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  417c90:	add	x1, x1, #0xda
  417c94:	tbz	w9, #1, 417ca8 <ferror@plt+0x14408>
  417c98:	mov	w2, #0x5                   	// #5
  417c9c:	mov	x0, xzr
  417ca0:	bl	403700 <dcgettext@plt>
  417ca4:	bl	4400a0 <error@@Base>
  417ca8:	add	x20, x23, x22
  417cac:	cmp	x20, x21
  417cb0:	mov	w1, w22
  417cb4:	b.cc	417cc4 <ferror@plt+0x14424>  // b.lo, b.ul, b.last
  417cb8:	cmp	x23, x21
  417cbc:	b.cs	417cd0 <ferror@plt+0x14430>  // b.hs, b.nlast
  417cc0:	sub	w1, w21, w23
  417cc4:	sub	w8, w1, #0x1
  417cc8:	cmp	w8, #0x7
  417ccc:	b.ls	417ed8 <ferror@plt+0x14638>  // b.plast
  417cd0:	mov	x23, xzr
  417cd4:	b	417ee8 <ferror@plt+0x14648>
  417cd8:	mov	x8, xzr
  417cdc:	mov	x25, xzr
  417ce0:	mov	w10, wzr
  417ce4:	mov	w9, #0x1                   	// #1
  417ce8:	b	417d00 <ferror@plt+0x14460>
  417cec:	orr	w13, w9, #0x2
  417cf0:	cmp	w12, #0x0
  417cf4:	csel	w9, w9, w13, eq  // eq = none
  417cf8:	add	x8, x8, #0x1
  417cfc:	tbz	w11, #7, 417d44 <ferror@plt+0x144a4>
  417d00:	add	x11, x20, x8
  417d04:	cmp	x11, x21
  417d08:	b.cs	417d48 <ferror@plt+0x144a8>  // b.hs, b.nlast
  417d0c:	ldrb	w11, [x11]
  417d10:	cmp	w10, #0x3f
  417d14:	and	x12, x11, #0x7f
  417d18:	b.hi	417cec <ferror@plt+0x1444c>  // b.pmore
  417d1c:	mov	w13, w10
  417d20:	lsl	x15, x12, x13
  417d24:	orr	x25, x15, x25
  417d28:	lsr	x13, x25, x13
  417d2c:	orr	w14, w9, #0x2
  417d30:	cmp	x13, x12
  417d34:	csel	w9, w9, w14, eq  // eq = none
  417d38:	add	w10, w10, #0x7
  417d3c:	add	x8, x8, #0x1
  417d40:	tbnz	w11, #7, 417d00 <ferror@plt+0x14460>
  417d44:	and	w9, w9, #0xfffffffe
  417d48:	lsr	x11, x25, #32
  417d4c:	orr	w10, w9, #0x2
  417d50:	cmp	x11, #0x0
  417d54:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  417d58:	csel	w9, w10, w9, ne  // ne = any
  417d5c:	add	x23, x20, w8, uxtw
  417d60:	add	x1, x1, #0xc9
  417d64:	tbnz	w9, #0, 417d74 <ferror@plt+0x144d4>
  417d68:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  417d6c:	add	x1, x1, #0xda
  417d70:	tbz	w9, #1, 417d84 <ferror@plt+0x144e4>
  417d74:	mov	w2, #0x5                   	// #5
  417d78:	mov	x0, xzr
  417d7c:	bl	403700 <dcgettext@plt>
  417d80:	bl	4400a0 <error@@Base>
  417d84:	add	x20, x23, x22
  417d88:	cmp	x20, x21
  417d8c:	mov	w1, w22
  417d90:	b.cc	417da0 <ferror@plt+0x14500>  // b.lo, b.ul, b.last
  417d94:	cmp	x23, x21
  417d98:	b.cs	417dac <ferror@plt+0x1450c>  // b.hs, b.nlast
  417d9c:	sub	w1, w21, w23
  417da0:	sub	w8, w1, #0x1
  417da4:	cmp	w8, #0x7
  417da8:	b.ls	417efc <ferror@plt+0x1465c>  // b.plast
  417dac:	mov	x23, xzr
  417db0:	b	417f0c <ferror@plt+0x1466c>
  417db4:	add	x23, x20, x22
  417db8:	cmp	x23, x21
  417dbc:	mov	w1, w22
  417dc0:	b.cc	417dd0 <ferror@plt+0x14530>  // b.lo, b.ul, b.last
  417dc4:	cmp	x20, x21
  417dc8:	b.cs	417ddc <ferror@plt+0x1453c>  // b.hs, b.nlast
  417dcc:	sub	w1, w21, w20
  417dd0:	sub	w8, w1, #0x1
  417dd4:	cmp	w8, #0x7
  417dd8:	b.ls	417f30 <ferror@plt+0x14690>  // b.plast
  417ddc:	mov	x20, xzr
  417de0:	b	417f40 <ferror@plt+0x146a0>
  417de4:	ldr	x1, [x28, #3808]
  417de8:	mov	w0, #0xa                   	// #10
  417dec:	bl	4030b0 <putc@plt>
  417df0:	b	4174e0 <ferror@plt+0x13c40>
  417df4:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  417df8:	ldr	x8, [x8, #3536]
  417dfc:	cbz	x8, 4180e4 <ferror@plt+0x14844>
  417e00:	and	x9, x25, #0xffffffff
  417e04:	str	x9, [sp, #72]
  417e08:	cbz	x9, 4180e4 <ferror@plt+0x14844>
  417e0c:	adrp	x9, 467000 <memcpy@GLIBC_2.17>
  417e10:	ldr	x9, [x9, #3552]
  417e14:	ldr	x10, [sp, #96]
  417e18:	cmp	x9, x10
  417e1c:	b.ls	4180e4 <ferror@plt+0x14844>  // b.plast
  417e20:	ldr	x10, [sp, #96]
  417e24:	add	x11, x8, x9
  417e28:	str	x11, [sp, #80]
  417e2c:	add	x0, x8, x10
  417e30:	add	x23, x0, #0x4
  417e34:	cmp	x23, x11
  417e38:	b.cs	417f78 <ferror@plt+0x146d8>  // b.hs, b.nlast
  417e3c:	mov	w1, #0x4                   	// #4
  417e40:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  417e44:	ldr	x8, [x19, #648]
  417e48:	blr	x8
  417e4c:	mov	w8, #0xffffffff            	// #-1
  417e50:	cmp	x0, x8
  417e54:	b.ne	417fa8 <ferror@plt+0x14708>  // b.any
  417e58:	ldr	x11, [sp, #80]
  417e5c:	add	x10, x23, #0x8
  417e60:	cmp	x10, x11
  417e64:	b.cs	417fbc <ferror@plt+0x1471c>  // b.hs, b.nlast
  417e68:	mov	w1, #0x8                   	// #8
  417e6c:	ldr	x8, [x19, #648]
  417e70:	mov	x0, x23
  417e74:	mov	x19, x10
  417e78:	blr	x8
  417e7c:	ldr	x11, [sp, #80]
  417e80:	mov	x10, x19
  417e84:	b	417fd8 <ferror@plt+0x14738>
  417e88:	ldr	x8, [x19, #648]
  417e8c:	mov	x0, x23
  417e90:	blr	x8
  417e94:	bl	423458 <ferror@plt+0x1fbb8>
  417e98:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  417e9c:	mov	x23, x0
  417ea0:	mov	w2, #0x5                   	// #5
  417ea4:	mov	x0, xzr
  417ea8:	add	x1, x1, #0x47d
  417eac:	b	417f1c <ferror@plt+0x1467c>
  417eb0:	ldr	x8, [x19, #648]
  417eb4:	mov	x0, x23
  417eb8:	blr	x8
  417ebc:	bl	423458 <ferror@plt+0x1fbb8>
  417ec0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  417ec4:	mov	x23, x0
  417ec8:	mov	w2, #0x5                   	// #5
  417ecc:	mov	x0, xzr
  417ed0:	add	x1, x1, #0x4ad
  417ed4:	b	417f1c <ferror@plt+0x1467c>
  417ed8:	ldr	x8, [x19, #648]
  417edc:	mov	x0, x23
  417ee0:	blr	x8
  417ee4:	mov	x23, x0
  417ee8:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  417eec:	mov	w2, #0x5                   	// #5
  417ef0:	mov	x0, xzr
  417ef4:	add	x1, x1, #0x4ff
  417ef8:	b	417f1c <ferror@plt+0x1467c>
  417efc:	ldr	x8, [x19, #648]
  417f00:	mov	x0, x23
  417f04:	blr	x8
  417f08:	mov	x23, x0
  417f0c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  417f10:	mov	w2, #0x5                   	// #5
  417f14:	mov	x0, xzr
  417f18:	add	x1, x1, #0x538
  417f1c:	bl	403700 <dcgettext@plt>
  417f20:	mov	w1, w25
  417f24:	mov	x2, x23
  417f28:	bl	4037a0 <printf@plt>
  417f2c:	b	4174e0 <ferror@plt+0x13c40>
  417f30:	ldr	x8, [x19, #648]
  417f34:	mov	x0, x20
  417f38:	blr	x8
  417f3c:	mov	x20, x0
  417f40:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  417f44:	mov	w2, #0x5                   	// #5
  417f48:	mov	x0, xzr
  417f4c:	add	x1, x1, #0x570
  417f50:	b	4174d0 <ferror@plt+0x13c30>
  417f54:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  417f58:	mov	w2, #0x5                   	// #5
  417f5c:	mov	x0, xzr
  417f60:	add	x1, x1, #0x5b8
  417f64:	bl	403700 <dcgettext@plt>
  417f68:	mov	w1, w25
  417f6c:	bl	4037a0 <printf@plt>
  417f70:	adrp	x28, 468000 <_sch_istable+0x1c50>
  417f74:	b	4174e0 <ferror@plt+0x13c40>
  417f78:	cmp	x9, x10
  417f7c:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  417f80:	b.le	417f94 <ferror@plt+0x146f4>
  417f84:	sub	w1, w11, w0
  417f88:	sub	w8, w1, #0x1
  417f8c:	cmp	w8, #0x7
  417f90:	b.ls	417e44 <ferror@plt+0x145a4>  // b.plast
  417f94:	mov	x0, xzr
  417f98:	mov	x10, x23
  417f9c:	mov	w23, #0x5                   	// #5
  417fa0:	mov	w8, #0x4                   	// #4
  417fa4:	b	417fe0 <ferror@plt+0x14740>
  417fa8:	ldr	x11, [sp, #80]
  417fac:	mov	x10, x23
  417fb0:	mov	w23, #0x5                   	// #5
  417fb4:	mov	w8, #0x4                   	// #4
  417fb8:	b	417fe0 <ferror@plt+0x14740>
  417fbc:	cmp	x23, x11
  417fc0:	b.cs	417fd4 <ferror@plt+0x14734>  // b.hs, b.nlast
  417fc4:	sub	w1, w11, w23
  417fc8:	sub	w8, w1, #0x1
  417fcc:	cmp	w8, #0x7
  417fd0:	b.ls	417e6c <ferror@plt+0x145cc>  // b.plast
  417fd4:	mov	x0, xzr
  417fd8:	mov	w23, #0x9                   	// #9
  417fdc:	mov	w8, #0xc                   	// #12
  417fe0:	adds	x8, x0, x8
  417fe4:	b.cs	4180e4 <ferror@plt+0x14844>  // b.hs, b.nlast
  417fe8:	adrp	x9, 467000 <memcpy@GLIBC_2.17>
  417fec:	ldr	x9, [x9, #3552]
  417ff0:	cmp	x8, x9
  417ff4:	b.hi	4180e4 <ferror@plt+0x14844>  // b.pmore
  417ff8:	add	x19, x10, #0x2
  417ffc:	cmp	x19, x11
  418000:	b.cs	4180a0 <ferror@plt+0x14800>  // b.hs, b.nlast
  418004:	mov	w1, #0x2                   	// #2
  418008:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41800c:	ldr	x8, [x8, #648]
  418010:	mov	x0, x10
  418014:	blr	x8
  418018:	ldr	x9, [sp, #80]
  41801c:	sub	w8, w0, #0x2
  418020:	cmp	w8, #0x2
  418024:	b.hi	4180e4 <ferror@plt+0x14844>  // b.pmore
  418028:	add	x8, x19, x23
  41802c:	cmp	w0, #0x3
  418030:	cinc	x8, x8, hi  // hi = pmore
  418034:	add	x19, x8, #0x4
  418038:	cmp	x19, x9
  41803c:	add	x0, x8, #0x3
  418040:	b.cs	4180bc <ferror@plt+0x1481c>  // b.hs, b.nlast
  418044:	mov	w1, #0x1                   	// #1
  418048:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41804c:	ldr	x8, [x8, #648]
  418050:	blr	x8
  418054:	ldr	x11, [sp, #80]
  418058:	cbz	w0, 4180e4 <ferror@plt+0x14844>
  41805c:	sub	w8, w0, #0x1
  418060:	add	x8, x19, x8
  418064:	cmp	x8, x11
  418068:	str	x8, [sp, #64]
  41806c:	b.cs	4180e4 <ferror@plt+0x14844>  // b.hs, b.nlast
  418070:	ldr	x23, [sp, #64]
  418074:	ldrb	w8, [x23]
  418078:	cbz	w8, 4180d8 <ferror@plt+0x14838>
  41807c:	sub	x1, x11, x23
  418080:	mov	x0, x23
  418084:	bl	403020 <strnlen@plt>
  418088:	ldr	x11, [sp, #80]
  41808c:	add	x8, x0, x23
  418090:	add	x23, x8, #0x1
  418094:	cmp	x23, x11
  418098:	b.cc	418074 <ferror@plt+0x147d4>  // b.lo, b.ul, b.last
  41809c:	b	4180e4 <ferror@plt+0x14844>
  4180a0:	cmp	x10, x11
  4180a4:	b.cs	4180e4 <ferror@plt+0x14844>  // b.hs, b.nlast
  4180a8:	sub	w1, w11, w10
  4180ac:	sub	w8, w1, #0x1
  4180b0:	cmp	w8, #0x7
  4180b4:	b.ls	418008 <ferror@plt+0x14768>  // b.plast
  4180b8:	b	4180e4 <ferror@plt+0x14844>
  4180bc:	cmp	x0, x9
  4180c0:	b.cs	4180e4 <ferror@plt+0x14844>  // b.hs, b.nlast
  4180c4:	sub	w1, w9, w0
  4180c8:	sub	w8, w1, #0x1
  4180cc:	cmp	w8, #0x7
  4180d0:	b.ls	418048 <ferror@plt+0x147a8>  // b.plast
  4180d4:	b	4180e4 <ferror@plt+0x14844>
  4180d8:	add	x23, x23, #0x1
  4180dc:	cmp	x23, x11
  4180e0:	b.cc	418120 <ferror@plt+0x14880>  // b.lo, b.ul, b.last
  4180e4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4180e8:	mov	w2, #0x5                   	// #5
  4180ec:	mov	x0, xzr
  4180f0:	add	x1, x1, #0x3a5
  4180f4:	bl	403700 <dcgettext@plt>
  4180f8:	mov	w1, w26
  4180fc:	mov	w2, w25
  418100:	bl	4037a0 <printf@plt>
  418104:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  418108:	b	4174e0 <ferror@plt+0x13c40>
  41810c:	add	x23, x9, w8, uxtw
  418110:	cmp	x23, x11
  418114:	sub	x19, x19, #0x1
  418118:	str	x19, [sp, #72]
  41811c:	b.cs	4180e4 <ferror@plt+0x14844>  // b.hs, b.nlast
  418120:	ldr	x19, [sp, #72]
  418124:	ldrb	w8, [x23]
  418128:	cmp	x19, #0x2
  41812c:	b.cc	4181ac <ferror@plt+0x1490c>  // b.lo, b.ul, b.last
  418130:	cbz	w8, 4181ac <ferror@plt+0x1490c>
  418134:	sub	x1, x11, x23
  418138:	mov	x0, x23
  41813c:	bl	403020 <strnlen@plt>
  418140:	ldr	x11, [sp, #80]
  418144:	add	x9, x0, x23
  418148:	mov	x8, xzr
  41814c:	add	x10, x9, #0x1
  418150:	add	x9, x10, x8
  418154:	cmp	x9, x11
  418158:	b.cs	418168 <ferror@plt+0x148c8>  // b.hs, b.nlast
  41815c:	ldrsb	w9, [x9]
  418160:	add	x8, x8, #0x1
  418164:	tbnz	w9, #31, 418150 <ferror@plt+0x148b0>
  418168:	mov	x9, xzr
  41816c:	add	x10, x10, w8, uxtw
  418170:	add	x8, x10, x9
  418174:	cmp	x8, x11
  418178:	b.cs	418188 <ferror@plt+0x148e8>  // b.hs, b.nlast
  41817c:	ldrsb	w8, [x8]
  418180:	add	x9, x9, #0x1
  418184:	tbnz	w8, #31, 418170 <ferror@plt+0x148d0>
  418188:	mov	x8, xzr
  41818c:	add	x9, x10, w9, uxtw
  418190:	add	x10, x9, x8
  418194:	cmp	x10, x11
  418198:	b.cs	41810c <ferror@plt+0x1486c>  // b.hs, b.nlast
  41819c:	ldrsb	w10, [x10]
  4181a0:	add	x8, x8, #0x1
  4181a4:	tbnz	w10, #31, 418190 <ferror@plt+0x148f0>
  4181a8:	b	41810c <ferror@plt+0x1486c>
  4181ac:	cbz	w8, 4180e4 <ferror@plt+0x14844>
  4181b0:	mov	x8, x23
  4181b4:	sub	x1, x11, x8
  4181b8:	mov	x0, x23
  4181bc:	str	x23, [sp, #72]
  4181c0:	bl	403020 <strnlen@plt>
  4181c4:	ldp	x8, x16, [sp, #72]
  4181c8:	add	x8, x0, x8
  4181cc:	add	x9, x8, #0x1
  4181d0:	cmp	x9, x16
  4181d4:	b.cs	4180e4 <ferror@plt+0x14844>  // b.hs, b.nlast
  4181d8:	mov	x23, xzr
  4181dc:	mov	w10, wzr
  4181e0:	mov	w8, #0x1                   	// #1
  4181e4:	b	4181f8 <ferror@plt+0x14958>
  4181e8:	orr	w13, w8, #0x2
  4181ec:	cmp	w12, #0x0
  4181f0:	csel	w8, w8, w13, eq  // eq = none
  4181f4:	tbz	w11, #7, 418234 <ferror@plt+0x14994>
  4181f8:	cmp	x9, x16
  4181fc:	b.cs	418238 <ferror@plt+0x14998>  // b.hs, b.nlast
  418200:	ldrb	w11, [x9], #1
  418204:	cmp	w10, #0x3f
  418208:	and	x12, x11, #0x7f
  41820c:	b.hi	4181e8 <ferror@plt+0x14948>  // b.pmore
  418210:	mov	w13, w10
  418214:	lsl	x15, x12, x13
  418218:	orr	x23, x15, x23
  41821c:	lsr	x13, x23, x13
  418220:	orr	w14, w8, #0x2
  418224:	cmp	x13, x12
  418228:	csel	w8, w8, w14, eq  // eq = none
  41822c:	add	w10, w10, #0x7
  418230:	tbnz	w11, #7, 4181f8 <ferror@plt+0x14958>
  418234:	and	w8, w8, #0xfffffffe
  418238:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41823c:	add	x1, x1, #0xc9
  418240:	tbnz	w8, #0, 418250 <ferror@plt+0x149b0>
  418244:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  418248:	add	x1, x1, #0xda
  41824c:	tbz	w8, #1, 418260 <ferror@plt+0x149c0>
  418250:	mov	w2, #0x5                   	// #5
  418254:	mov	x0, xzr
  418258:	bl	403700 <dcgettext@plt>
  41825c:	bl	4400a0 <error@@Base>
  418260:	cbz	x23, 4182ac <ferror@plt+0x14a0c>
  418264:	ldr	x9, [sp, #80]
  418268:	ldr	x8, [sp, #64]
  41826c:	cmp	x23, #0x2
  418270:	ldrb	w8, [x8]
  418274:	b.cc	4182b8 <ferror@plt+0x14a18>  // b.lo, b.ul, b.last
  418278:	cbz	w8, 4182b8 <ferror@plt+0x14a18>
  41827c:	ldr	x19, [sp, #64]
  418280:	sub	x1, x9, x19
  418284:	mov	x0, x19
  418288:	bl	403020 <strnlen@plt>
  41828c:	ldr	x9, [sp, #80]
  418290:	add	x8, x0, x19
  418294:	add	x8, x8, #0x1
  418298:	sub	x23, x23, #0x1
  41829c:	cmp	x8, x9
  4182a0:	str	x8, [sp, #64]
  4182a4:	b.cc	418268 <ferror@plt+0x149c8>  // b.lo, b.ul, b.last
  4182a8:	b	4180e4 <ferror@plt+0x14844>
  4182ac:	ldr	x19, [sp, #72]
  4182b0:	str	xzr, [sp, #64]
  4182b4:	b	4182c0 <ferror@plt+0x14a20>
  4182b8:	ldr	x19, [sp, #72]
  4182bc:	cbz	w8, 4180e4 <ferror@plt+0x14844>
  4182c0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4182c4:	mov	w2, #0x5                   	// #5
  4182c8:	mov	x0, xzr
  4182cc:	add	x1, x1, #0x3d4
  4182d0:	bl	403700 <dcgettext@plt>
  4182d4:	ldr	x9, [sp, #64]
  4182d8:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  4182dc:	add	x8, x8, #0x830
  4182e0:	mov	w1, w26
  4182e4:	cmp	x9, #0x0
  4182e8:	csel	x3, x9, x8, ne  // ne = any
  4182ec:	adrp	x9, 44f000 <warn@@Base+0xee9c>
  4182f0:	add	x9, x9, #0xaab
  4182f4:	csel	x4, x9, x8, ne  // ne = any
  4182f8:	mov	w2, w25
  4182fc:	mov	x5, x19
  418300:	bl	4037a0 <printf@plt>
  418304:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  418308:	b	4174e0 <ferror@plt+0x13c40>
  41830c:	ldr	x1, [x28, #3808]
  418310:	mov	w0, #0xa                   	// #10
  418314:	bl	4030b0 <putc@plt>
  418318:	cmp	x20, x21
  41831c:	mov	w0, #0x1                   	// #1
  418320:	mov	w9, #0x2                   	// #2
  418324:	mov	w23, #0x8                   	// #8
  418328:	mov	w25, #0x4                   	// #4
  41832c:	b.cc	41708c <ferror@plt+0x137ec>  // b.lo, b.ul, b.last
  418330:	b	418490 <ferror@plt+0x14bf0>
  418334:	add	x8, sp, #0x78
  418338:	str	x8, [sp, #104]
  41833c:	b	4174a4 <ferror@plt+0x13c04>
  418340:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418344:	add	x1, x1, #0x33c
  418348:	mov	w2, #0x5                   	// #5
  41834c:	mov	x0, xzr
  418350:	bl	403700 <dcgettext@plt>
  418354:	bl	4400a0 <error@@Base>
  418358:	b	41848c <ferror@plt+0x14bec>
  41835c:	ldr	x1, [x28, #3808]
  418360:	mov	w0, #0xa                   	// #10
  418364:	bl	4030b0 <putc@plt>
  418368:	mov	w0, #0x1                   	// #1
  41836c:	b	418490 <ferror@plt+0x14bf0>
  418370:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  418374:	adrp	x9, 44e000 <warn@@Base+0xde9c>
  418378:	adrp	x20, 44b000 <warn@@Base+0xae9c>
  41837c:	cmp	x28, #0x1
  418380:	add	x8, x8, #0x75
  418384:	add	x9, x9, #0x783
  418388:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  41838c:	add	x20, x20, #0xb59
  418390:	csel	x2, x9, x8, eq  // eq = none
  418394:	add	x0, x0, #0x94
  418398:	mov	x1, x20
  41839c:	bl	4037a0 <printf@plt>
  4183a0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4183a4:	add	x1, x1, #0x31a
  4183a8:	mov	w2, #0x5                   	// #5
  4183ac:	mov	x0, xzr
  4183b0:	bl	403700 <dcgettext@plt>
  4183b4:	mov	x21, x0
  4183b8:	b	418480 <ferror@plt+0x14be0>
  4183bc:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4183c0:	add	x1, x1, #0x31a
  4183c4:	mov	w2, #0x5                   	// #5
  4183c8:	mov	x0, xzr
  4183cc:	bl	403700 <dcgettext@plt>
  4183d0:	mov	x21, x0
  4183d4:	tbz	w19, #0, 418440 <ferror@plt+0x14ba0>
  4183d8:	adrp	x20, 44b000 <warn@@Base+0xae9c>
  4183dc:	add	x20, x20, #0xb59
  4183e0:	b	418480 <ferror@plt+0x14be0>
  4183e4:	ldr	x9, [x9, #8]
  4183e8:	str	x9, [x8, #3528]
  4183ec:	b	416f80 <ferror@plt+0x136e0>
  4183f0:	ldr	x8, [x20, #8]
  4183f4:	adrp	x9, 467000 <memcpy@GLIBC_2.17>
  4183f8:	str	x8, [x9, #3528]
  4183fc:	b	416f80 <ferror@plt+0x136e0>
  418400:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418404:	add	x1, x1, #0x20b
  418408:	mov	w2, #0x5                   	// #5
  41840c:	mov	x0, xzr
  418410:	bl	403700 <dcgettext@plt>
  418414:	ldr	x8, [sp, #88]
  418418:	ldr	x1, [x8, #16]
  41841c:	b	418488 <ferror@plt+0x14be8>
  418420:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418424:	add	x1, x1, #0x597
  418428:	mov	w2, #0x5                   	// #5
  41842c:	mov	x0, xzr
  418430:	bl	403700 <dcgettext@plt>
  418434:	mov	w1, w25
  418438:	bl	4400a0 <error@@Base>
  41843c:	b	41848c <ferror@plt+0x14bec>
  418440:	mov	w0, w26
  418444:	bl	44217c <warn@@Base+0x2018>
  418448:	cbz	x0, 418454 <ferror@plt+0x14bb4>
  41844c:	mov	x20, x0
  418450:	b	418480 <ferror@plt+0x14be0>
  418454:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  418458:	add	x1, x1, #0xb6a
  41845c:	mov	w2, #0x5                   	// #5
  418460:	bl	403700 <dcgettext@plt>
  418464:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  418468:	add	x20, x20, #0x798
  41846c:	mov	x2, x0
  418470:	mov	w1, #0x64                  	// #100
  418474:	mov	x0, x20
  418478:	mov	x3, x23
  41847c:	bl	403160 <snprintf@plt>
  418480:	mov	x0, x21
  418484:	mov	x1, x20
  418488:	bl	4400a0 <error@@Base>
  41848c:	mov	w0, wzr
  418490:	add	sp, sp, #0x880
  418494:	ldp	x20, x19, [sp, #80]
  418498:	ldp	x22, x21, [sp, #64]
  41849c:	ldp	x24, x23, [sp, #48]
  4184a0:	ldp	x26, x25, [sp, #32]
  4184a4:	ldp	x28, x27, [sp, #16]
  4184a8:	ldp	x29, x30, [sp], #96
  4184ac:	ret
  4184b0:	stp	x29, x30, [sp, #-96]!
  4184b4:	stp	x28, x27, [sp, #16]
  4184b8:	stp	x26, x25, [sp, #32]
  4184bc:	stp	x24, x23, [sp, #48]
  4184c0:	stp	x22, x21, [sp, #64]
  4184c4:	stp	x20, x19, [sp, #80]
  4184c8:	ldr	x23, [x0, #48]
  4184cc:	mov	x20, x0
  4184d0:	mov	x29, sp
  4184d4:	cbz	x23, 418510 <ferror@plt+0x14c70>
  4184d8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4184dc:	ldr	w8, [x8, #572]
  4184e0:	ldp	x24, x19, [x20, #32]
  4184e4:	cbz	w8, 418534 <ferror@plt+0x14c94>
  4184e8:	ldr	x8, [x20, #24]
  4184ec:	cbz	x8, 418534 <ferror@plt+0x14c94>
  4184f0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4184f4:	add	x1, x1, #0x999
  4184f8:	mov	w2, #0x5                   	// #5
  4184fc:	mov	x0, xzr
  418500:	bl	403700 <dcgettext@plt>
  418504:	ldp	x1, x2, [x20, #16]
  418508:	bl	4037a0 <printf@plt>
  41850c:	b	418550 <ferror@plt+0x14cb0>
  418510:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418514:	add	x1, x1, #0x5d9
  418518:	mov	w2, #0x5                   	// #5
  41851c:	mov	x0, xzr
  418520:	bl	403700 <dcgettext@plt>
  418524:	ldr	x1, [x20, #16]
  418528:	bl	4037a0 <printf@plt>
  41852c:	mov	w0, wzr
  418530:	b	418648 <ferror@plt+0x14da8>
  418534:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  418538:	add	x1, x1, #0x9c8
  41853c:	mov	w2, #0x5                   	// #5
  418540:	mov	x0, xzr
  418544:	bl	403700 <dcgettext@plt>
  418548:	ldr	x1, [x20, #16]
  41854c:	bl	4037a0 <printf@plt>
  418550:	adrp	x20, 44e000 <warn@@Base+0xde9c>
  418554:	adrp	x21, 44e000 <warn@@Base+0xde9c>
  418558:	adrp	x22, 445000 <warn@@Base+0x4e9c>
  41855c:	add	x20, x20, #0x5f4
  418560:	add	x21, x21, #0x600
  418564:	adrp	x26, 468000 <_sch_istable+0x1c50>
  418568:	mov	w27, #0x2e                  	// #46
  41856c:	add	x22, x22, #0x23d
  418570:	b	418590 <ferror@plt+0x14cf0>
  418574:	ldr	x1, [x26, #3808]
  418578:	mov	w0, #0xa                   	// #10
  41857c:	bl	4030b0 <putc@plt>
  418580:	add	x24, x24, x28
  418584:	subs	x23, x23, x28
  418588:	add	x19, x28, x19
  41858c:	b.eq	418638 <ferror@plt+0x14d98>  // b.none
  418590:	cmp	x23, #0x10
  418594:	mov	w8, #0x10                  	// #16
  418598:	mov	x0, x20
  41859c:	mov	x1, x19
  4185a0:	csel	x28, x23, x8, cc  // cc = lo, ul, last
  4185a4:	bl	4037a0 <printf@plt>
  4185a8:	mov	x25, xzr
  4185ac:	b	4185bc <ferror@plt+0x14d1c>
  4185b0:	add	x25, x25, #0x1
  4185b4:	cmp	x25, #0x10
  4185b8:	b.eq	418604 <ferror@plt+0x14d64>  // b.none
  4185bc:	cmp	x25, x28
  4185c0:	b.cs	4185e0 <ferror@plt+0x14d40>  // b.hs, b.nlast
  4185c4:	ldrb	w1, [x24, x25]
  4185c8:	mov	x0, x21
  4185cc:	bl	4037a0 <printf@plt>
  4185d0:	mvn	w8, w25
  4185d4:	tst	x8, #0x3
  4185d8:	b.ne	4185b0 <ferror@plt+0x14d10>  // b.any
  4185dc:	b	4185f4 <ferror@plt+0x14d54>
  4185e0:	mov	x0, x22
  4185e4:	bl	4037a0 <printf@plt>
  4185e8:	mvn	w8, w25
  4185ec:	tst	x8, #0x3
  4185f0:	b.ne	4185b0 <ferror@plt+0x14d10>  // b.any
  4185f4:	ldr	x1, [x26, #3808]
  4185f8:	mov	w0, #0x20                  	// #32
  4185fc:	bl	4030b0 <putc@plt>
  418600:	b	4185b0 <ferror@plt+0x14d10>
  418604:	cbz	x28, 418574 <ferror@plt+0x14cd4>
  418608:	mov	x25, xzr
  41860c:	ldrsb	w8, [x24, x25]
  418610:	ldr	x1, [x26, #3808]
  418614:	and	w9, w8, #0xff
  418618:	cmn	w8, #0x1
  41861c:	ccmp	w9, #0x1f, #0x0, gt
  418620:	csel	w0, w9, w27, hi  // hi = pmore
  418624:	bl	4030b0 <putc@plt>
  418628:	add	x25, x25, #0x1
  41862c:	cmp	x25, x28
  418630:	b.cc	41860c <ferror@plt+0x14d6c>  // b.lo, b.ul, b.last
  418634:	b	418574 <ferror@plt+0x14cd4>
  418638:	ldr	x1, [x26, #3808]
  41863c:	mov	w0, #0xa                   	// #10
  418640:	bl	4030b0 <putc@plt>
  418644:	mov	w0, #0x1                   	// #1
  418648:	ldp	x20, x19, [sp, #80]
  41864c:	ldp	x22, x21, [sp, #64]
  418650:	ldp	x24, x23, [sp, #48]
  418654:	ldp	x26, x25, [sp, #32]
  418658:	ldp	x28, x27, [sp, #16]
  41865c:	ldp	x29, x30, [sp], #96
  418660:	ret
  418664:	sub	sp, sp, #0x170
  418668:	stp	x29, x30, [sp, #272]
  41866c:	stp	x28, x27, [sp, #288]
  418670:	stp	x26, x25, [sp, #304]
  418674:	stp	x24, x23, [sp, #320]
  418678:	stp	x22, x21, [sp, #336]
  41867c:	stp	x20, x19, [sp, #352]
  418680:	ldr	x22, [x0, #32]
  418684:	add	x29, sp, #0x110
  418688:	mov	x25, x0
  41868c:	mov	x19, x1
  418690:	stp	xzr, x22, [x29, #-56]
  418694:	ldr	x21, [x0, #16]
  418698:	mov	w1, #0x2e                  	// #46
  41869c:	mov	x0, x21
  4186a0:	bl	403390 <strrchr@plt>
  4186a4:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  4186a8:	mov	x20, x0
  4186ac:	add	x1, x1, #0x763
  4186b0:	mov	x0, x21
  4186b4:	bl	4036d0 <strstr@plt>
  4186b8:	str	x0, [sp, #136]
  4186bc:	cbz	x20, 41874c <ferror@plt+0x14eac>
  4186c0:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  4186c4:	add	x1, x1, #0x96c
  4186c8:	mov	x0, x20
  4186cc:	bl	4034a0 <strcmp@plt>
  4186d0:	cmp	w0, #0x0
  4186d4:	cset	w8, eq  // eq = none
  4186d8:	str	w8, [sp, #132]
  4186dc:	ldr	x23, [x25, #48]
  4186e0:	cbz	x23, 418758 <ferror@plt+0x14eb8>
  4186e4:	ldr	x8, [sp, #136]
  4186e8:	stur	x22, [x29, #-80]
  4186ec:	str	x23, [sp, #104]
  4186f0:	cbz	x8, 418778 <ferror@plt+0x14ed8>
  4186f4:	cmp	x23, #0x4
  4186f8:	mov	x8, x23
  4186fc:	add	x23, x22, x23
  418700:	b.gt	418888 <ferror@plt+0x14fe8>
  418704:	cmp	x8, #0x1
  418708:	b.lt	41871c <ferror@plt+0x14e7c>  // b.tstop
  41870c:	sub	w1, w23, w22
  418710:	sub	w8, w1, #0x1
  418714:	cmp	w8, #0x8
  418718:	b.cc	41888c <ferror@plt+0x14fec>  // b.lo, b.ul, b.last
  41871c:	add	x20, x22, #0x4
  418720:	add	x21, x20, #0x2
  418724:	cmp	x21, x23
  418728:	b.cc	4188e8 <ferror@plt+0x15048>  // b.lo, b.ul, b.last
  41872c:	cmp	x20, x23
  418730:	b.cs	418744 <ferror@plt+0x14ea4>  // b.hs, b.nlast
  418734:	sub	w1, w23, w20
  418738:	sub	w8, w1, #0x1
  41873c:	cmp	w8, #0x7
  418740:	b.ls	4188ec <ferror@plt+0x1504c>  // b.plast
  418744:	mov	w22, wzr
  418748:	b	41891c <ferror@plt+0x1507c>
  41874c:	str	wzr, [sp, #132]
  418750:	ldr	x23, [x25, #48]
  418754:	cbnz	x23, 4186e4 <ferror@plt+0x14e44>
  418758:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41875c:	add	x1, x1, #0x5d9
  418760:	mov	w2, #0x5                   	// #5
  418764:	mov	x0, xzr
  418768:	bl	403700 <dcgettext@plt>
  41876c:	ldr	x1, [x25, #16]
  418770:	bl	4037a0 <printf@plt>
  418774:	b	41aa5c <ferror@plt+0x171bc>
  418778:	mov	x20, xzr
  41877c:	mov	x0, x19
  418780:	bl	426ee4 <ferror@plt+0x23644>
  418784:	cbz	w0, 41aa40 <ferror@plt+0x171a0>
  418788:	adrp	x24, 46b000 <_bfd_std_section+0x2118>
  41878c:	ldr	w8, [x24, #1296]
  418790:	adrp	x27, 46b000 <_bfd_std_section+0x2118>
  418794:	stur	x25, [x29, #-120]
  418798:	cbz	w8, 418950 <ferror@plt+0x150b0>
  41879c:	ldr	x12, [x27, #1400]
  4187a0:	mov	w13, #0x1                   	// #1
  4187a4:	mov	x10, xzr
  4187a8:	mov	w9, wzr
  4187ac:	mov	x14, xzr
  4187b0:	mov	x15, xzr
  4187b4:	mov	w21, wzr
  4187b8:	mov	w11, wzr
  4187bc:	stur	w13, [x29, #-108]
  4187c0:	mov	w13, #0x68                  	// #104
  4187c4:	b	4187d8 <ferror@plt+0x14f38>
  4187c8:	stur	wzr, [x29, #-108]
  4187cc:	add	x10, x10, #0x1
  4187d0:	cmp	x10, x8
  4187d4:	b.cs	418940 <ferror@plt+0x150a0>  // b.hs, b.nlast
  4187d8:	madd	x16, x10, x13, x12
  4187dc:	ldr	w16, [x16, #72]
  4187e0:	ldur	w17, [x29, #-108]
  4187e4:	cmp	w16, w9
  4187e8:	csel	w9, w16, w9, hi  // hi = pmore
  4187ec:	cbz	w17, 4187cc <ferror@plt+0x14f2c>
  4187f0:	cbz	w16, 4187cc <ferror@plt+0x14f2c>
  4187f4:	cbz	w11, 418808 <ferror@plt+0x14f68>
  4187f8:	mov	w17, wzr
  4187fc:	cmp	w17, w16
  418800:	b.cs	4187cc <ferror@plt+0x14f2c>  // b.hs, b.nlast
  418804:	b	41882c <ferror@plt+0x14f8c>
  418808:	madd	x11, x10, x13, x12
  41880c:	ldp	x14, x11, [x11, #48]
  418810:	mov	w17, #0x1                   	// #1
  418814:	mov	w21, w10
  418818:	ldr	x14, [x14]
  41881c:	ldr	x15, [x11]
  418820:	mov	w11, #0x1                   	// #1
  418824:	cmp	w17, w16
  418828:	b.cs	4187cc <ferror@plt+0x14f2c>  // b.hs, b.nlast
  41882c:	madd	x18, x10, x13, x12
  418830:	ldr	x18, [x18, #48]
  418834:	madd	x0, x10, x13, x12
  418838:	add	x0, x0, #0x38
  41883c:	b	418854 <ferror@plt+0x14fb4>
  418840:	add	x17, x17, #0x1
  418844:	cmp	w16, w17
  418848:	mov	x14, x1
  41884c:	mov	x15, x2
  418850:	b.eq	41887c <ferror@plt+0x14fdc>  // b.none
  418854:	ldr	x1, [x18, x17, lsl #3]
  418858:	cmp	x14, x1
  41885c:	b.hi	4187c8 <ferror@plt+0x14f28>  // b.pmore
  418860:	ldr	x2, [x0]
  418864:	cmp	x14, x1
  418868:	ldr	x2, [x2, x17, lsl #3]
  41886c:	b.ne	418840 <ferror@plt+0x14fa0>  // b.any
  418870:	cmp	x15, x2
  418874:	b.ls	418840 <ferror@plt+0x14fa0>  // b.plast
  418878:	b	4187c8 <ferror@plt+0x14f28>
  41887c:	mov	x15, x2
  418880:	mov	x14, x1
  418884:	b	4187cc <ferror@plt+0x14f2c>
  418888:	mov	w1, #0x4                   	// #4
  41888c:	adrp	x21, 46c000 <_bfd_std_section+0x3118>
  418890:	ldr	x8, [x21, #648]
  418894:	mov	x0, x22
  418898:	blr	x8
  41889c:	mov	w8, #0xffffffff            	// #-1
  4188a0:	cmp	x0, x8
  4188a4:	add	x0, x22, #0x4
  4188a8:	b.ne	4188d8 <ferror@plt+0x15038>  // b.any
  4188ac:	ldr	x9, [sp, #104]
  4188b0:	add	x20, x22, #0xc
  4188b4:	cmp	x9, #0xc
  4188b8:	b.gt	41a940 <ferror@plt+0x170a0>
  4188bc:	cmp	x9, #0x5
  4188c0:	b.lt	4188dc <ferror@plt+0x1503c>  // b.tstop
  4188c4:	sub	w8, w9, #0x5
  4188c8:	cmp	w8, #0x7
  4188cc:	b.hi	4188dc <ferror@plt+0x1503c>  // b.pmore
  4188d0:	sub	w1, w9, #0x4
  4188d4:	b	41a944 <ferror@plt+0x170a4>
  4188d8:	mov	x20, x0
  4188dc:	add	x21, x20, #0x2
  4188e0:	cmp	x21, x23
  4188e4:	b.cs	41872c <ferror@plt+0x14e8c>  // b.hs, b.nlast
  4188e8:	mov	w1, #0x2                   	// #2
  4188ec:	adrp	x24, 46c000 <_bfd_std_section+0x3118>
  4188f0:	ldr	x8, [x24, #648]
  4188f4:	mov	x0, x20
  4188f8:	blr	x8
  4188fc:	and	w22, w0, #0xffff
  418900:	cmp	w22, #0x5
  418904:	b.ne	41891c <ferror@plt+0x1507c>  // b.any
  418908:	add	x22, x20, #0x3
  41890c:	cmp	x22, x23
  418910:	b.cs	41a95c <ferror@plt+0x170bc>  // b.hs, b.nlast
  418914:	mov	w1, #0x1                   	// #1
  418918:	b	41a974 <ferror@plt+0x170d4>
  41891c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418920:	add	x1, x1, #0x606
  418924:	mov	w2, #0x5                   	// #5
  418928:	mov	x0, xzr
  41892c:	bl	403700 <dcgettext@plt>
  418930:	ldr	x1, [x25, #16]
  418934:	mov	w2, w22
  418938:	bl	440164 <warn@@Base>
  41893c:	b	41aa5c <ferror@plt+0x171bc>
  418940:	mov	w8, w9
  418944:	lsl	x19, x8, #2
  418948:	cbnz	w11, 418978 <ferror@plt+0x150d8>
  41894c:	b	418960 <ferror@plt+0x150c0>
  418950:	mov	w8, #0x1                   	// #1
  418954:	mov	x19, xzr
  418958:	mov	w21, wzr
  41895c:	stur	w8, [x29, #-108]
  418960:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418964:	add	x1, x1, #0x6da
  418968:	mov	w2, #0x5                   	// #5
  41896c:	mov	x0, xzr
  418970:	bl	403700 <dcgettext@plt>
  418974:	bl	4400a0 <error@@Base>
  418978:	ldr	x8, [x27, #1400]
  41897c:	mov	w9, #0x68                  	// #104
  418980:	mov	w26, w21
  418984:	umaddl	x9, w21, w9, x8
  418988:	ldr	w9, [x9, #72]
  41898c:	cbz	w9, 418a60 <ferror@plt+0x151c0>
  418990:	mov	w9, #0x68                  	// #104
  418994:	madd	x9, x26, x9, x8
  418998:	ldr	x9, [x9, #48]
  41899c:	ldr	x9, [x9]
  4189a0:	cmp	x9, x20
  4189a4:	b.eq	418a60 <ferror@plt+0x151c0>  // b.none
  4189a8:	mov	w9, #0x68                  	// #104
  4189ac:	madd	x8, x26, x9, x8
  4189b0:	ldr	x8, [x8, #56]
  4189b4:	ldr	x8, [x8]
  4189b8:	cmp	x8, x20
  4189bc:	b.eq	418a60 <ferror@plt+0x151c0>  // b.none
  4189c0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4189c4:	add	x1, x1, #0x705
  4189c8:	mov	w2, #0x5                   	// #5
  4189cc:	mov	x0, xzr
  4189d0:	bl	403700 <dcgettext@plt>
  4189d4:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4189d8:	add	x8, x8, #0x4f8
  4189dc:	ldr	x9, [x8, #128]
  4189e0:	mov	w10, #0x68                  	// #104
  4189e4:	ldrsw	x11, [x8, #56]
  4189e8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4189ec:	madd	x9, x26, x10, x9
  4189f0:	ldr	x9, [x9, #48]
  4189f4:	ldur	x10, [x29, #-120]
  4189f8:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4189fc:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  418a00:	ldr	x23, [x9]
  418a04:	ldr	x21, [x10, #16]
  418a08:	add	w10, w11, #0x1
  418a0c:	add	x9, x8, x11, lsl #6
  418a10:	mov	x20, x0
  418a14:	add	x24, x9, #0x368
  418a18:	and	w9, w10, #0xf
  418a1c:	add	x1, x1, #0x92
  418a20:	add	x2, x2, #0x248
  418a24:	add	x3, x3, #0xfcb
  418a28:	sub	x0, x29, #0x28
  418a2c:	str	w9, [x8, #56]
  418a30:	bl	4030a0 <sprintf@plt>
  418a34:	mov	x3, x23
  418a38:	ldr	x23, [sp, #104]
  418a3c:	sub	x2, x29, #0x28
  418a40:	mov	w1, #0x40                  	// #64
  418a44:	mov	x0, x24
  418a48:	bl	403160 <snprintf@plt>
  418a4c:	mov	x0, x20
  418a50:	mov	x1, x21
  418a54:	mov	x2, x24
  418a58:	adrp	x24, 46b000 <_bfd_std_section+0x2118>
  418a5c:	bl	440164 <warn@@Base>
  418a60:	ldur	w21, [x29, #-108]
  418a64:	cbz	w21, 418a70 <ferror@plt+0x151d0>
  418a68:	stur	xzr, [x29, #-104]
  418a6c:	b	418a7c <ferror@plt+0x151dc>
  418a70:	mov	x0, x19
  418a74:	bl	403290 <xmalloc@plt>
  418a78:	stur	x0, [x29, #-104]
  418a7c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  418a80:	ldr	w8, [x8, #572]
  418a84:	ldur	x20, [x29, #-120]
  418a88:	ldur	x22, [x29, #-80]
  418a8c:	mov	x19, x26
  418a90:	cbz	w8, 418acc <ferror@plt+0x1522c>
  418a94:	ldr	x8, [x20, #24]
  418a98:	cbz	x8, 418acc <ferror@plt+0x1522c>
  418a9c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  418aa0:	add	x1, x1, #0x999
  418aa4:	mov	w2, #0x5                   	// #5
  418aa8:	mov	x0, xzr
  418aac:	bl	403700 <dcgettext@plt>
  418ab0:	ldp	x1, x2, [x20, #16]
  418ab4:	bl	4037a0 <printf@plt>
  418ab8:	mov	x0, x20
  418abc:	mov	x1, xzr
  418ac0:	bl	4039bc <ferror@plt+0x11c>
  418ac4:	cbnz	w0, 418af8 <ferror@plt+0x15258>
  418ac8:	b	418b10 <ferror@plt+0x15270>
  418acc:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  418ad0:	add	x1, x1, #0x9c8
  418ad4:	mov	w2, #0x5                   	// #5
  418ad8:	mov	x0, xzr
  418adc:	bl	403700 <dcgettext@plt>
  418ae0:	ldr	x1, [x20, #16]
  418ae4:	bl	4037a0 <printf@plt>
  418ae8:	mov	x0, x20
  418aec:	mov	x1, xzr
  418af0:	bl	4039bc <ferror@plt+0x11c>
  418af4:	cbz	w0, 418b10 <ferror@plt+0x15270>
  418af8:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418afc:	add	x1, x1, #0x731
  418b00:	mov	w2, #0x5                   	// #5
  418b04:	mov	x0, xzr
  418b08:	bl	403700 <dcgettext@plt>
  418b0c:	bl	4037a0 <printf@plt>
  418b10:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418b14:	add	x1, x1, #0x785
  418b18:	mov	w2, #0x5                   	// #5
  418b1c:	mov	x0, xzr
  418b20:	bl	403700 <dcgettext@plt>
  418b24:	bl	4037a0 <printf@plt>
  418b28:	ldr	w8, [x24, #1296]
  418b2c:	ldur	x24, [x29, #-104]
  418b30:	cmp	w19, w8
  418b34:	b.cs	41a8d4 <ferror@plt+0x17034>  // b.hs, b.nlast
  418b38:	mov	w20, wzr
  418b3c:	mov	w26, #0x68                  	// #104
  418b40:	stur	w21, [x29, #-108]
  418b44:	b	418b68 <ferror@plt+0x152c8>
  418b48:	mov	w9, w20
  418b4c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  418b50:	ldr	w8, [x8, #1296]
  418b54:	ldur	x24, [x29, #-104]
  418b58:	add	x19, x19, #0x1
  418b5c:	mov	w20, w9
  418b60:	cmp	x19, x8
  418b64:	b.cs	41a8cc <ferror@plt+0x1702c>  // b.hs, b.nlast
  418b68:	cbz	w21, 418b80 <ferror@plt+0x152e0>
  418b6c:	ldr	x8, [x27, #1400]
  418b70:	madd	x9, x19, x26, x8
  418b74:	ldr	w9, [x9, #72]
  418b78:	cbnz	w9, 418bec <ferror@plt+0x1534c>
  418b7c:	b	418b48 <ferror@plt+0x152a8>
  418b80:	ldr	x8, [x27, #1400]
  418b84:	madd	x9, x19, x26, x8
  418b88:	ldr	w10, [x9, #72]!
  418b8c:	cbz	w10, 418ba8 <ferror@plt+0x15308>
  418b90:	mov	x11, xzr
  418b94:	str	w11, [x24, x11, lsl #2]
  418b98:	ldr	w10, [x9]
  418b9c:	add	x11, x11, #0x1
  418ba0:	cmp	x11, x10
  418ba4:	b.cc	418b94 <ferror@plt+0x152f4>  // b.lo, b.ul, b.last
  418ba8:	madd	x8, x19, x26, x8
  418bac:	ldr	x9, [x8, #48]
  418bb0:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  418bb4:	add	x11, x11, #0x5a8
  418bb8:	adrp	x3, 42b000 <ferror@plt+0x27760>
  418bbc:	str	x9, [x11]
  418bc0:	ldr	x8, [x8, #56]
  418bc4:	mov	w1, w10
  418bc8:	mov	w2, #0x4                   	// #4
  418bcc:	mov	x0, x24
  418bd0:	add	x3, x3, #0xb6c
  418bd4:	str	x8, [x11, #8]
  418bd8:	bl	4030f0 <qsort@plt>
  418bdc:	ldr	x8, [x27, #1400]
  418be0:	madd	x9, x19, x26, x8
  418be4:	ldr	w9, [x9, #72]
  418be8:	cbz	w9, 418b48 <ferror@plt+0x152a8>
  418bec:	mov	x24, xzr
  418bf0:	mov	w9, #0x1                   	// #1
  418bf4:	stur	w9, [x29, #-92]
  418bf8:	stur	x19, [x29, #-72]
  418bfc:	b	418c48 <ferror@plt+0x153a8>
  418c00:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418c04:	mov	w2, #0x5                   	// #5
  418c08:	mov	x0, xzr
  418c0c:	add	x1, x1, #0x839
  418c10:	bl	403700 <dcgettext@plt>
  418c14:	mov	x1, x28
  418c18:	bl	440164 <warn@@Base>
  418c1c:	ldur	x19, [x29, #-72]
  418c20:	mov	w26, #0x68                  	// #104
  418c24:	mov	x27, x22
  418c28:	ldr	x8, [x27, #1400]
  418c2c:	add	x24, x24, #0x1
  418c30:	madd	x9, x19, x26, x8
  418c34:	ldr	w9, [x9, #72]
  418c38:	cmp	x24, x9
  418c3c:	ldur	w9, [x29, #-60]
  418c40:	mov	w20, w9
  418c44:	b.cs	418b4c <ferror@plt+0x152ac>  // b.hs, b.nlast
  418c48:	mov	w9, w24
  418c4c:	cbz	w21, 418cb8 <ferror@plt+0x15418>
  418c50:	madd	x10, x19, x26, x8
  418c54:	ldr	x12, [x10, #48]
  418c58:	mov	x22, x27
  418c5c:	cbz	x24, 418cd0 <ferror@plt+0x15430>
  418c60:	sub	w10, w24, #0x1
  418c64:	mov	w11, w10
  418c68:	cbnz	w21, 418c74 <ferror@plt+0x153d4>
  418c6c:	ldur	x11, [x29, #-104]
  418c70:	ldr	w11, [x11, w10, uxtw #2]
  418c74:	ldr	x11, [x12, w11, uxtw #3]
  418c78:	ldr	x28, [x12, w9, uxtw #3]
  418c7c:	mov	w9, w9
  418c80:	cmp	x11, x28
  418c84:	b.ne	418cd8 <ferror@plt+0x15438>  // b.any
  418c88:	madd	x12, x19, x26, x8
  418c8c:	ldr	x12, [x12, #56]
  418c90:	cbnz	w21, 418c9c <ferror@plt+0x153fc>
  418c94:	ldur	x13, [x29, #-104]
  418c98:	ldr	w10, [x13, w10, uxtw #2]
  418c9c:	ldr	x10, [x12, w10, uxtw #3]
  418ca0:	ldr	x12, [x12, x9, lsl #3]
  418ca4:	mov	x28, x11
  418ca8:	cmp	x10, x12
  418cac:	b.ne	418cd8 <ferror@plt+0x15438>  // b.any
  418cb0:	stur	w20, [x29, #-60]
  418cb4:	b	418c24 <ferror@plt+0x15384>
  418cb8:	ldur	x9, [x29, #-104]
  418cbc:	ldr	w9, [x9, x24, lsl #2]
  418cc0:	madd	x10, x19, x26, x8
  418cc4:	ldr	x12, [x10, #48]
  418cc8:	mov	x22, x27
  418ccc:	cbnz	x24, 418c60 <ferror@plt+0x153c0>
  418cd0:	ldr	x28, [x12, w9, uxtw #3]
  418cd4:	mov	w9, w9
  418cd8:	madd	x8, x19, x26, x8
  418cdc:	ldp	x10, x11, [x8, #56]
  418ce0:	ldr	x8, [x8, #24]
  418ce4:	mov	w25, #0x68                  	// #104
  418ce8:	ldr	x19, [x10, x9, lsl #3]
  418cec:	stur	x8, [x29, #-88]
  418cf0:	ldr	w8, [x11, x9, lsl #2]
  418cf4:	ldur	x9, [x29, #-80]
  418cf8:	cmn	x19, #0x1
  418cfc:	stur	w8, [x29, #-96]
  418d00:	add	x8, x9, x19
  418d04:	csel	x26, xzr, x8, eq  // eq = none
  418d08:	add	x3, x9, x28
  418d0c:	cbz	x26, 418d60 <ferror@plt+0x154c0>
  418d10:	cmp	x26, x3
  418d14:	b.cs	418d60 <ferror@plt+0x154c0>  // b.hs, b.nlast
  418d18:	ldur	x0, [x29, #-120]
  418d1c:	sub	x1, x29, #0x38
  418d20:	ldur	x2, [x29, #-72]
  418d24:	stur	x26, [x29, #-56]
  418d28:	mov	x27, x26
  418d2c:	mov	x26, x28
  418d30:	mov	x28, x23
  418d34:	mov	x23, x3
  418d38:	bl	42bbc8 <ferror@plt+0x28328>
  418d3c:	ldur	x8, [x29, #-48]
  418d40:	mov	x3, x23
  418d44:	mov	x23, x28
  418d48:	mov	x28, x26
  418d4c:	mov	x26, x27
  418d50:	cmp	x8, x27
  418d54:	b.ne	418d60 <ferror@plt+0x154c0>  // b.any
  418d58:	ldur	x8, [x29, #-56]
  418d5c:	stur	x8, [x29, #-48]
  418d60:	mov	w9, #0x1                   	// #1
  418d64:	cbz	w20, 418dd8 <ferror@plt+0x15538>
  418d68:	ldur	w8, [x29, #-92]
  418d6c:	cbz	w8, 418dd8 <ferror@plt+0x15538>
  418d70:	ldur	x21, [x29, #-48]
  418d74:	cmp	x21, x3
  418d78:	b.cs	418d90 <ferror@plt+0x154f0>  // b.hs, b.nlast
  418d7c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418d80:	mov	w2, #0x5                   	// #5
  418d84:	mov	x0, xzr
  418d88:	add	x1, x1, #0x7c0
  418d8c:	b	418da4 <ferror@plt+0x15504>
  418d90:	b.ls	418dd0 <ferror@plt+0x15530>  // b.plast
  418d94:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418d98:	mov	w2, #0x5                   	// #5
  418d9c:	mov	x0, xzr
  418da0:	add	x1, x1, #0x7f8
  418da4:	mov	x27, x26
  418da8:	mov	x26, x23
  418dac:	mov	x23, x3
  418db0:	bl	403700 <dcgettext@plt>
  418db4:	ldur	x8, [x29, #-80]
  418db8:	mov	x2, x28
  418dbc:	sub	x1, x21, x8
  418dc0:	bl	440164 <warn@@Base>
  418dc4:	mov	x3, x23
  418dc8:	mov	x23, x26
  418dcc:	mov	x26, x27
  418dd0:	ldur	w21, [x29, #-108]
  418dd4:	mov	w9, w20
  418dd8:	cmp	x28, x23
  418ddc:	stp	x26, x3, [x29, #-56]
  418de0:	stur	w9, [x29, #-60]
  418de4:	b.cs	418c00 <ferror@plt+0x15360>  // b.hs, b.nlast
  418de8:	cmp	x19, x23
  418dec:	b.cc	418e10 <ferror@plt+0x15570>  // b.lo, b.ul, b.last
  418df0:	cbz	x26, 418e10 <ferror@plt+0x15570>
  418df4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418df8:	mov	w2, #0x5                   	// #5
  418dfc:	mov	x0, xzr
  418e00:	add	x1, x1, #0x834
  418e04:	bl	403700 <dcgettext@plt>
  418e08:	mov	x1, x19
  418e0c:	b	418c18 <ferror@plt+0x15378>
  418e10:	ldr	x8, [sp, #136]
  418e14:	cbz	x8, 418e44 <ferror@plt+0x155a4>
  418e18:	ldr	w8, [sp, #132]
  418e1c:	ldur	x19, [x29, #-72]
  418e20:	cbz	w8, 418ea8 <ferror@plt+0x15608>
  418e24:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418e28:	mov	w2, #0x5                   	// #5
  418e2c:	mov	x0, xzr
  418e30:	add	x1, x1, #0x86f
  418e34:	mov	x20, x3
  418e38:	bl	403700 <dcgettext@plt>
  418e3c:	bl	440164 <warn@@Base>
  418e40:	b	418f70 <ferror@plt+0x156d0>
  418e44:	ldur	x8, [x29, #-120]
  418e48:	ldur	x19, [x29, #-72]
  418e4c:	stur	x3, [x29, #-128]
  418e50:	ldr	x9, [x8, #32]
  418e54:	ldr	x10, [x8, #48]
  418e58:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  418e5c:	ldr	w8, [x8, #1296]
  418e60:	add	x21, x9, x10
  418e64:	ldr	w9, [sp, #132]
  418e68:	cmp	x19, x8
  418e6c:	cbz	w9, 418efc <ferror@plt+0x1565c>
  418e70:	b.cs	418f3c <ferror@plt+0x1569c>  // b.hs, b.nlast
  418e74:	ldr	x8, [x22, #1400]
  418e78:	madd	x8, x19, x25, x8
  418e7c:	ldr	w20, [x8]
  418e80:	sub	w9, w20, #0x2
  418e84:	cmp	w9, #0x6
  418e88:	b.ls	419010 <ferror@plt+0x15770>  // b.plast
  418e8c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418e90:	mov	w2, #0x5                   	// #5
  418e94:	mov	x0, xzr
  418e98:	add	x1, x1, #0x992
  418e9c:	bl	403700 <dcgettext@plt>
  418ea0:	mov	w1, w20
  418ea4:	b	418f30 <ferror@plt+0x15690>
  418ea8:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  418eac:	ldr	w8, [x8, #1296]
  418eb0:	cmp	x19, x8
  418eb4:	b.cs	418f50 <ferror@plt+0x156b0>  // b.hs, b.nlast
  418eb8:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  418ebc:	ldr	x8, [x8, #1400]
  418ec0:	madd	x8, x19, x25, x8
  418ec4:	ldr	w25, [x8]
  418ec8:	sub	w9, w25, #0x2
  418ecc:	cmp	w9, #0x6
  418ed0:	b.ls	4197fc <ferror@plt+0x15f5c>  // b.plast
  418ed4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418ed8:	mov	w2, #0x5                   	// #5
  418edc:	mov	x0, xzr
  418ee0:	add	x1, x1, #0x992
  418ee4:	mov	x20, x3
  418ee8:	bl	403700 <dcgettext@plt>
  418eec:	mov	w1, w25
  418ef0:	mov	w2, w19
  418ef4:	bl	440164 <warn@@Base>
  418ef8:	b	418f70 <ferror@plt+0x156d0>
  418efc:	b.cs	418f80 <ferror@plt+0x156e0>  // b.hs, b.nlast
  418f00:	ldr	x8, [x22, #1400]
  418f04:	madd	x9, x19, x25, x8
  418f08:	ldr	w20, [x9]
  418f0c:	sub	w8, w20, #0x2
  418f10:	cmp	w8, #0x6
  418f14:	b.ls	419868 <ferror@plt+0x15fc8>  // b.plast
  418f18:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418f1c:	mov	w2, #0x5                   	// #5
  418f20:	mov	x0, xzr
  418f24:	add	x1, x1, #0x992
  418f28:	bl	403700 <dcgettext@plt>
  418f2c:	mov	w1, w20
  418f30:	mov	w2, w19
  418f34:	bl	440164 <warn@@Base>
  418f38:	b	418f9c <ferror@plt+0x156fc>
  418f3c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418f40:	mov	w2, #0x5                   	// #5
  418f44:	mov	x0, xzr
  418f48:	add	x1, x1, #0x961
  418f4c:	b	418f90 <ferror@plt+0x156f0>
  418f50:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418f54:	mov	w2, #0x5                   	// #5
  418f58:	mov	x0, xzr
  418f5c:	add	x1, x1, #0xae8
  418f60:	mov	x20, x3
  418f64:	bl	403700 <dcgettext@plt>
  418f68:	mov	w1, w19
  418f6c:	bl	440164 <warn@@Base>
  418f70:	mov	x9, x20
  418f74:	mov	x25, x26
  418f78:	mov	x27, x20
  418f7c:	b	418fac <ferror@plt+0x1570c>
  418f80:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418f84:	mov	w2, #0x5                   	// #5
  418f88:	mov	x0, xzr
  418f8c:	add	x1, x1, #0xa7e
  418f90:	bl	403700 <dcgettext@plt>
  418f94:	mov	w1, w19
  418f98:	bl	440164 <warn@@Base>
  418f9c:	ldur	x9, [x29, #-128]
  418fa0:	ldur	w21, [x29, #-108]
  418fa4:	mov	x25, x26
  418fa8:	mov	x27, x9
  418fac:	cmp	x26, x27
  418fb0:	b.eq	418fe4 <ferror@plt+0x15744>  // b.none
  418fb4:	ldur	w8, [x29, #-92]
  418fb8:	cbz	w8, 418fe4 <ferror@plt+0x15744>
  418fbc:	cbz	x26, 418fe4 <ferror@plt+0x15744>
  418fc0:	cmp	x25, x9
  418fc4:	b.eq	418fe4 <ferror@plt+0x15744>  // b.none
  418fc8:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  418fcc:	mov	w2, #0x5                   	// #5
  418fd0:	mov	x0, xzr
  418fd4:	add	x1, x1, #0x88a
  418fd8:	bl	403700 <dcgettext@plt>
  418fdc:	bl	440164 <warn@@Base>
  418fe0:	stur	wzr, [x29, #-92]
  418fe4:	cbz	x26, 419004 <ferror@plt+0x15764>
  418fe8:	cmp	x26, x27
  418fec:	b.ne	419004 <ferror@plt+0x15764>  // b.any
  418ff0:	ldur	x0, [x29, #-120]
  418ff4:	sub	x1, x29, #0x30
  418ff8:	mov	w2, w19
  418ffc:	mov	x3, x25
  419000:	bl	42bbc8 <ferror@plt+0x28328>
  419004:	adrp	x27, 46b000 <_bfd_std_section+0x2118>
  419008:	mov	w26, #0x68                  	// #104
  41900c:	b	418c28 <ferror@plt+0x15388>
  419010:	ldr	x19, [x8, #16]
  419014:	ldp	w25, w27, [x8, #4]
  419018:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  41901c:	add	x0, x0, #0x939
  419020:	mov	x1, x28
  419024:	bl	4037a0 <printf@plt>
  419028:	ldur	x10, [x29, #-128]
  41902c:	cmp	x10, x21
  419030:	b.cs	4198b0 <ferror@plt+0x16010>  // b.hs, b.nlast
  419034:	mov	x22, x21
  419038:	ldur	w21, [x29, #-108]
  41903c:	str	w25, [sp, #96]
  419040:	str	x19, [sp, #112]
  419044:	sub	x8, x28, x10
  419048:	mov	x19, x10
  41904c:	mov	x25, x26
  419050:	str	w20, [sp, #120]
  419054:	stur	x8, [x29, #-88]
  419058:	str	w27, [sp, #88]
  41905c:	b	419090 <ferror@plt+0x157f0>
  419060:	adrp	x8, 468000 <_sch_istable+0x1c50>
  419064:	ldr	x1, [x8, #3808]
  419068:	mov	w0, #0xa                   	// #10
  41906c:	bl	4030b0 <putc@plt>
  419070:	ldur	x8, [x29, #-88]
  419074:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  419078:	add	x0, x0, #0x939
  41907c:	add	x1, x8, x19
  419080:	bl	4037a0 <printf@plt>
  419084:	ldur	x10, [x29, #-128]
  419088:	cmp	x19, x22
  41908c:	b.cs	4198bc <ferror@plt+0x1601c>  // b.hs, b.nlast
  419090:	add	x27, x19, #0x1
  419094:	cmp	x27, x22
  419098:	b.cs	4190a4 <ferror@plt+0x15804>  // b.hs, b.nlast
  41909c:	mov	w1, #0x1                   	// #1
  4190a0:	b	4190c0 <ferror@plt+0x15820>
  4190a4:	sub	w1, w22, w19
  4190a8:	sub	w8, w1, #0x1
  4190ac:	cmp	w8, #0x7
  4190b0:	b.ls	4190c0 <ferror@plt+0x15820>  // b.plast
  4190b4:	mov	w23, wzr
  4190b8:	cbnz	x25, 4190dc <ferror@plt+0x1583c>
  4190bc:	b	41928c <ferror@plt+0x159ec>
  4190c0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4190c4:	ldr	x8, [x8, #648]
  4190c8:	mov	x0, x19
  4190cc:	blr	x8
  4190d0:	ldur	x10, [x29, #-128]
  4190d4:	mov	x23, x0
  4190d8:	cbz	x25, 41928c <ferror@plt+0x159ec>
  4190dc:	sub	w8, w23, #0x2
  4190e0:	cmp	w8, #0x2
  4190e4:	b.hi	41928c <ferror@plt+0x159ec>  // b.pmore
  4190e8:	mov	x8, x25
  4190ec:	mov	x20, x8
  4190f0:	add	x8, x28, x8
  4190f4:	sub	x8, x8, x10
  4190f8:	mov	x21, xzr
  4190fc:	mov	x25, xzr
  419100:	mov	w9, wzr
  419104:	str	x8, [sp, #80]
  419108:	mov	w8, #0x1                   	// #1
  41910c:	b	419124 <ferror@plt+0x15884>
  419110:	orr	w12, w8, #0x2
  419114:	cmp	w11, #0x0
  419118:	csel	w8, w8, w12, eq  // eq = none
  41911c:	add	x21, x21, #0x1
  419120:	tbz	w10, #7, 419168 <ferror@plt+0x158c8>
  419124:	add	x10, x20, x21
  419128:	cmp	x10, x22
  41912c:	b.cs	41916c <ferror@plt+0x158cc>  // b.hs, b.nlast
  419130:	ldrb	w10, [x10]
  419134:	cmp	w9, #0x3f
  419138:	and	x11, x10, #0x7f
  41913c:	b.hi	419110 <ferror@plt+0x15870>  // b.pmore
  419140:	mov	w12, w9
  419144:	lsl	x14, x11, x12
  419148:	orr	x25, x14, x25
  41914c:	lsr	x12, x25, x12
  419150:	orr	w13, w8, #0x2
  419154:	cmp	x12, x11
  419158:	csel	w8, w8, w13, eq  // eq = none
  41915c:	add	w9, w9, #0x7
  419160:	add	x21, x21, #0x1
  419164:	tbnz	w10, #7, 419124 <ferror@plt+0x15884>
  419168:	and	w8, w8, #0xfffffffe
  41916c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419170:	add	x1, x1, #0xc9
  419174:	tbnz	w8, #0, 419184 <ferror@plt+0x158e4>
  419178:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41917c:	add	x1, x1, #0xda
  419180:	tbz	w8, #1, 419194 <ferror@plt+0x158f4>
  419184:	mov	w2, #0x5                   	// #5
  419188:	mov	x0, xzr
  41918c:	bl	403700 <dcgettext@plt>
  419190:	bl	4400a0 <error@@Base>
  419194:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  419198:	mov	w1, #0xf                   	// #15
  41919c:	add	x0, x0, #0x959
  4191a0:	mov	x2, x25
  4191a4:	add	x21, x20, w21, uxtw
  4191a8:	bl	4037a0 <printf@plt>
  4191ac:	mov	x9, xzr
  4191b0:	mov	x25, xzr
  4191b4:	mov	w10, wzr
  4191b8:	mov	w8, #0x1                   	// #1
  4191bc:	b	4191d4 <ferror@plt+0x15934>
  4191c0:	orr	w13, w8, #0x2
  4191c4:	cmp	w12, #0x0
  4191c8:	csel	w8, w8, w13, eq  // eq = none
  4191cc:	add	x9, x9, #0x1
  4191d0:	tbz	w11, #7, 419218 <ferror@plt+0x15978>
  4191d4:	add	x11, x21, x9
  4191d8:	cmp	x11, x22
  4191dc:	b.cs	41921c <ferror@plt+0x1597c>  // b.hs, b.nlast
  4191e0:	ldrb	w11, [x11]
  4191e4:	cmp	w10, #0x3f
  4191e8:	and	x12, x11, #0x7f
  4191ec:	b.hi	4191c0 <ferror@plt+0x15920>  // b.pmore
  4191f0:	mov	w13, w10
  4191f4:	lsl	x15, x12, x13
  4191f8:	orr	x25, x15, x25
  4191fc:	lsr	x13, x25, x13
  419200:	orr	w14, w8, #0x2
  419204:	cmp	x13, x12
  419208:	csel	w8, w8, w14, eq  // eq = none
  41920c:	add	w10, w10, #0x7
  419210:	add	x9, x9, #0x1
  419214:	tbnz	w11, #7, 4191d4 <ferror@plt+0x15934>
  419218:	and	w8, w8, #0xfffffffe
  41921c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419220:	add	x20, x21, w9, uxtw
  419224:	add	x1, x1, #0xc9
  419228:	tbnz	w8, #0, 419238 <ferror@plt+0x15998>
  41922c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419230:	add	x1, x1, #0xda
  419234:	tbz	w8, #1, 419248 <ferror@plt+0x159a8>
  419238:	mov	w2, #0x5                   	// #5
  41923c:	mov	x0, xzr
  419240:	bl	403700 <dcgettext@plt>
  419244:	bl	4400a0 <error@@Base>
  419248:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  41924c:	mov	w1, #0xf                   	// #15
  419250:	add	x0, x0, #0x959
  419254:	mov	x2, x25
  419258:	bl	4037a0 <printf@plt>
  41925c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  419260:	mov	w2, #0x5                   	// #5
  419264:	mov	x0, xzr
  419268:	add	x1, x1, #0xa03
  41926c:	bl	403700 <dcgettext@plt>
  419270:	ldr	x1, [sp, #80]
  419274:	adrp	x3, 445000 <warn@@Base+0x4e9c>
  419278:	mov	w2, #0x8                   	// #8
  41927c:	add	x3, x3, #0x830
  419280:	bl	4037a0 <printf@plt>
  419284:	ldur	w21, [x29, #-108]
  419288:	mov	x25, x20
  41928c:	cmp	w23, #0x4
  419290:	b.hi	41a7a0 <ferror@plt+0x16f00>  // b.pmore
  419294:	adrp	x11, 445000 <warn@@Base+0x4e9c>
  419298:	mov	w8, w23
  41929c:	add	x11, x11, #0xcd8
  4192a0:	adr	x9, 4192b0 <ferror@plt+0x15a10>
  4192a4:	ldrh	w10, [x11, x8, lsl #1]
  4192a8:	add	x9, x9, x10, lsl #2
  4192ac:	br	x9
  4192b0:	mov	x8, xzr
  4192b4:	mov	x20, xzr
  4192b8:	mov	w9, wzr
  4192bc:	b	4192d4 <ferror@plt+0x15a34>
  4192c0:	orr	w12, w23, #0x2
  4192c4:	cmp	w11, #0x0
  4192c8:	csel	w23, w23, w12, eq  // eq = none
  4192cc:	add	x8, x8, #0x1
  4192d0:	tbz	w10, #7, 419318 <ferror@plt+0x15a78>
  4192d4:	add	x10, x27, x8
  4192d8:	cmp	x10, x22
  4192dc:	b.cs	41931c <ferror@plt+0x15a7c>  // b.hs, b.nlast
  4192e0:	ldrb	w10, [x10]
  4192e4:	cmp	w9, #0x3f
  4192e8:	and	x11, x10, #0x7f
  4192ec:	b.hi	4192c0 <ferror@plt+0x15a20>  // b.pmore
  4192f0:	mov	w12, w9
  4192f4:	lsl	x14, x11, x12
  4192f8:	orr	x20, x14, x20
  4192fc:	lsr	x12, x20, x12
  419300:	orr	w13, w23, #0x2
  419304:	cmp	x12, x11
  419308:	csel	w23, w23, w13, eq  // eq = none
  41930c:	add	w9, w9, #0x7
  419310:	add	x8, x8, #0x1
  419314:	tbnz	w10, #7, 4192d4 <ferror@plt+0x15a34>
  419318:	and	w23, w23, #0xfffffffe
  41931c:	lsr	x10, x20, #32
  419320:	orr	w9, w23, #0x2
  419324:	cmp	x10, #0x0
  419328:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41932c:	csel	w9, w9, w23, ne  // ne = any
  419330:	add	x19, x27, w8, uxtw
  419334:	add	x1, x1, #0xc9
  419338:	tbnz	w9, #0, 419348 <ferror@plt+0x15aa8>
  41933c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419340:	add	x1, x1, #0xda
  419344:	tbz	w9, #1, 419358 <ferror@plt+0x15ab8>
  419348:	mov	w2, #0x5                   	// #5
  41934c:	mov	x0, xzr
  419350:	bl	403700 <dcgettext@plt>
  419354:	bl	4400a0 <error@@Base>
  419358:	adrp	x23, 46b000 <_bfd_std_section+0x2118>
  41935c:	add	x23, x23, #0x5c0
  419360:	adrp	x2, 44d000 <warn@@Base+0xce9c>
  419364:	mov	w1, #0xf                   	// #15
  419368:	mov	x0, x23
  41936c:	add	x2, x2, #0xfb9
  419370:	mov	w3, w20
  419374:	bl	403160 <snprintf@plt>
  419378:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  41937c:	mov	w1, #0x8                   	// #8
  419380:	add	x0, x0, #0xa1c
  419384:	mov	x2, x23
  419388:	bl	4037a0 <printf@plt>
  41938c:	cmp	x25, #0x0
  419390:	mov	w8, #0x15                  	// #21
  419394:	mov	w9, #0x9                   	// #9
  419398:	adrp	x0, 451000 <warn@@Base+0x10e9c>
  41939c:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  4193a0:	csel	w1, w9, w8, eq  // eq = none
  4193a4:	add	x0, x0, #0xf54
  4193a8:	add	x2, x2, #0x830
  4193ac:	bl	4037a0 <printf@plt>
  4193b0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4193b4:	mov	w2, #0x5                   	// #5
  4193b8:	mov	x0, xzr
  4193bc:	add	x1, x1, #0xa30
  4193c0:	bl	403700 <dcgettext@plt>
  4193c4:	bl	4037a0 <printf@plt>
  4193c8:	b	419070 <ferror@plt+0x157d0>
  4193cc:	mov	x20, xzr
  4193d0:	mov	x19, xzr
  4193d4:	mov	w9, wzr
  4193d8:	mov	w8, #0x1                   	// #1
  4193dc:	b	4193f4 <ferror@plt+0x15b54>
  4193e0:	orr	w12, w8, #0x2
  4193e4:	cmp	w11, #0x0
  4193e8:	csel	w8, w8, w12, eq  // eq = none
  4193ec:	add	x20, x20, #0x1
  4193f0:	tbz	w10, #7, 419438 <ferror@plt+0x15b98>
  4193f4:	add	x10, x27, x20
  4193f8:	cmp	x10, x22
  4193fc:	b.cs	41943c <ferror@plt+0x15b9c>  // b.hs, b.nlast
  419400:	ldrb	w10, [x10]
  419404:	cmp	w9, #0x3f
  419408:	and	x11, x10, #0x7f
  41940c:	b.hi	4193e0 <ferror@plt+0x15b40>  // b.pmore
  419410:	mov	w12, w9
  419414:	lsl	x14, x11, x12
  419418:	orr	x19, x14, x19
  41941c:	lsr	x12, x19, x12
  419420:	orr	w13, w8, #0x2
  419424:	cmp	x12, x11
  419428:	csel	w8, w8, w13, eq  // eq = none
  41942c:	add	w9, w9, #0x7
  419430:	add	x20, x20, #0x1
  419434:	tbnz	w10, #7, 4193f4 <ferror@plt+0x15b54>
  419438:	and	w8, w8, #0xfffffffe
  41943c:	lsr	x10, x19, #32
  419440:	orr	w9, w8, #0x2
  419444:	cmp	x10, #0x0
  419448:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41944c:	csel	w8, w9, w8, ne  // ne = any
  419450:	add	x1, x1, #0xc9
  419454:	tbnz	w8, #0, 419464 <ferror@plt+0x15bc4>
  419458:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41945c:	add	x1, x1, #0xda
  419460:	tbz	w8, #1, 419474 <ferror@plt+0x15bd4>
  419464:	mov	w2, #0x5                   	// #5
  419468:	mov	x0, xzr
  41946c:	bl	403700 <dcgettext@plt>
  419470:	bl	4400a0 <error@@Base>
  419474:	add	x21, x27, w20, uxtw
  419478:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  41947c:	add	x20, x20, #0x5c0
  419480:	adrp	x2, 44d000 <warn@@Base+0xce9c>
  419484:	mov	w1, #0xf                   	// #15
  419488:	mov	x0, x20
  41948c:	add	x2, x2, #0xfb9
  419490:	mov	w3, w19
  419494:	bl	403160 <snprintf@plt>
  419498:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  41949c:	mov	w1, #0x8                   	// #8
  4194a0:	add	x0, x0, #0xa1c
  4194a4:	mov	x2, x20
  4194a8:	bl	4037a0 <printf@plt>
  4194ac:	mov	x8, xzr
  4194b0:	mov	x20, xzr
  4194b4:	mov	w10, wzr
  4194b8:	mov	w9, #0x1                   	// #1
  4194bc:	b	4194d4 <ferror@plt+0x15c34>
  4194c0:	orr	w13, w9, #0x2
  4194c4:	cmp	w12, #0x0
  4194c8:	csel	w9, w9, w13, eq  // eq = none
  4194cc:	add	x8, x8, #0x1
  4194d0:	tbz	w11, #7, 419518 <ferror@plt+0x15c78>
  4194d4:	add	x11, x21, x8
  4194d8:	cmp	x11, x22
  4194dc:	b.cs	41951c <ferror@plt+0x15c7c>  // b.hs, b.nlast
  4194e0:	ldrb	w11, [x11]
  4194e4:	cmp	w10, #0x3f
  4194e8:	and	x12, x11, #0x7f
  4194ec:	b.hi	4194c0 <ferror@plt+0x15c20>  // b.pmore
  4194f0:	mov	w13, w10
  4194f4:	lsl	x15, x12, x13
  4194f8:	orr	x20, x15, x20
  4194fc:	lsr	x13, x20, x13
  419500:	orr	w14, w9, #0x2
  419504:	cmp	x13, x12
  419508:	csel	w9, w9, w14, eq  // eq = none
  41950c:	add	w10, w10, #0x7
  419510:	add	x8, x8, #0x1
  419514:	tbnz	w11, #7, 4194d4 <ferror@plt+0x15c34>
  419518:	and	w9, w9, #0xfffffffe
  41951c:	lsr	x11, x20, #32
  419520:	orr	w10, w9, #0x2
  419524:	cmp	x11, #0x0
  419528:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41952c:	csel	w9, w10, w9, ne  // ne = any
  419530:	add	x19, x21, w8, uxtw
  419534:	add	x1, x1, #0xc9
  419538:	tbnz	w9, #0, 419548 <ferror@plt+0x15ca8>
  41953c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419540:	add	x1, x1, #0xda
  419544:	tbz	w9, #1, 419558 <ferror@plt+0x15cb8>
  419548:	mov	w2, #0x5                   	// #5
  41954c:	mov	x0, xzr
  419550:	bl	403700 <dcgettext@plt>
  419554:	bl	4400a0 <error@@Base>
  419558:	adrp	x21, 46b000 <_bfd_std_section+0x2118>
  41955c:	add	x21, x21, #0x5c0
  419560:	adrp	x2, 44d000 <warn@@Base+0xce9c>
  419564:	mov	w1, #0xf                   	// #15
  419568:	mov	x0, x21
  41956c:	add	x2, x2, #0xfb9
  419570:	mov	w3, w20
  419574:	bl	403160 <snprintf@plt>
  419578:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  41957c:	mov	w1, #0x8                   	// #8
  419580:	add	x0, x0, #0xa1c
  419584:	mov	x2, x21
  419588:	bl	4037a0 <printf@plt>
  41958c:	ldur	w21, [x29, #-108]
  419590:	add	x20, x19, #0x2
  419594:	cmp	x20, x22
  419598:	b.ls	41973c <ferror@plt+0x15e9c>  // b.plast
  41959c:	b	4198bc <ferror@plt+0x1601c>
  4195a0:	mov	x8, xzr
  4195a4:	mov	x19, xzr
  4195a8:	mov	w10, wzr
  4195ac:	mov	w9, #0x1                   	// #1
  4195b0:	b	4195c8 <ferror@plt+0x15d28>
  4195b4:	orr	w13, w9, #0x2
  4195b8:	cmp	w12, #0x0
  4195bc:	csel	w9, w9, w13, eq  // eq = none
  4195c0:	add	x8, x8, #0x1
  4195c4:	tbz	w11, #7, 41960c <ferror@plt+0x15d6c>
  4195c8:	add	x11, x27, x8
  4195cc:	cmp	x11, x22
  4195d0:	b.cs	419610 <ferror@plt+0x15d70>  // b.hs, b.nlast
  4195d4:	ldrb	w11, [x11]
  4195d8:	cmp	w10, #0x3f
  4195dc:	and	x12, x11, #0x7f
  4195e0:	b.hi	4195b4 <ferror@plt+0x15d14>  // b.pmore
  4195e4:	mov	w13, w10
  4195e8:	lsl	x15, x12, x13
  4195ec:	orr	x19, x15, x19
  4195f0:	lsr	x13, x19, x13
  4195f4:	orr	w14, w9, #0x2
  4195f8:	cmp	x13, x12
  4195fc:	csel	w9, w9, w14, eq  // eq = none
  419600:	add	w10, w10, #0x7
  419604:	add	x8, x8, #0x1
  419608:	tbnz	w11, #7, 4195c8 <ferror@plt+0x15d28>
  41960c:	and	w9, w9, #0xfffffffe
  419610:	lsr	x11, x19, #32
  419614:	orr	w10, w9, #0x2
  419618:	cmp	x11, #0x0
  41961c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419620:	csel	w9, w10, w9, ne  // ne = any
  419624:	add	x20, x27, w8, uxtw
  419628:	add	x1, x1, #0xc9
  41962c:	tbnz	w9, #0, 41963c <ferror@plt+0x15d9c>
  419630:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419634:	add	x1, x1, #0xda
  419638:	tbz	w9, #1, 41964c <ferror@plt+0x15dac>
  41963c:	mov	w2, #0x5                   	// #5
  419640:	mov	x0, xzr
  419644:	bl	403700 <dcgettext@plt>
  419648:	bl	4400a0 <error@@Base>
  41964c:	adrp	x23, 46b000 <_bfd_std_section+0x2118>
  419650:	add	x23, x23, #0x5c0
  419654:	adrp	x2, 44d000 <warn@@Base+0xce9c>
  419658:	mov	w1, #0xf                   	// #15
  41965c:	mov	x0, x23
  419660:	add	x2, x2, #0xfb9
  419664:	mov	w3, w19
  419668:	bl	403160 <snprintf@plt>
  41966c:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  419670:	mov	w1, #0x8                   	// #8
  419674:	add	x0, x0, #0xa1c
  419678:	mov	x2, x23
  41967c:	bl	4037a0 <printf@plt>
  419680:	add	x19, x20, #0x4
  419684:	cmp	x19, x22
  419688:	b.cc	41970c <ferror@plt+0x15e6c>  // b.lo, b.ul, b.last
  41968c:	cmp	x20, x22
  419690:	b.cs	4196a4 <ferror@plt+0x15e04>  // b.hs, b.nlast
  419694:	sub	w1, w22, w20
  419698:	sub	w8, w1, #0x1
  41969c:	cmp	w8, #0x7
  4196a0:	b.ls	419710 <ferror@plt+0x15e70>  // b.plast
  4196a4:	mov	w1, wzr
  4196a8:	b	419724 <ferror@plt+0x15e84>
  4196ac:	add	x20, x19, #0x5
  4196b0:	cmp	x20, x22
  4196b4:	b.cs	4196c0 <ferror@plt+0x15e20>  // b.hs, b.nlast
  4196b8:	mov	w1, #0x4                   	// #4
  4196bc:	b	4196e0 <ferror@plt+0x15e40>
  4196c0:	cmp	x27, x22
  4196c4:	b.cs	4196d8 <ferror@plt+0x15e38>  // b.hs, b.nlast
  4196c8:	sub	w1, w22, w27
  4196cc:	sub	w8, w1, #0x1
  4196d0:	cmp	w8, #0x7
  4196d4:	b.ls	4196e0 <ferror@plt+0x15e40>  // b.plast
  4196d8:	mov	w1, wzr
  4196dc:	b	4196f4 <ferror@plt+0x15e54>
  4196e0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4196e4:	ldr	x8, [x8, #648]
  4196e8:	mov	x0, x27
  4196ec:	blr	x8
  4196f0:	mov	x1, x0
  4196f4:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  4196f8:	add	x0, x0, #0xa50
  4196fc:	bl	4037a0 <printf@plt>
  419700:	add	x19, x19, #0x9
  419704:	cmp	x19, x22
  419708:	b.cs	41968c <ferror@plt+0x15dec>  // b.hs, b.nlast
  41970c:	mov	w1, #0x4                   	// #4
  419710:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  419714:	ldr	x8, [x8, #648]
  419718:	mov	x0, x20
  41971c:	blr	x8
  419720:	mov	x1, x0
  419724:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  419728:	add	x0, x0, #0xa50
  41972c:	bl	4037a0 <printf@plt>
  419730:	add	x20, x19, #0x2
  419734:	cmp	x20, x22
  419738:	b.hi	4198bc <ferror@plt+0x1601c>  // b.pmore
  41973c:	b.cs	419768 <ferror@plt+0x15ec8>  // b.hs, b.nlast
  419740:	mov	w1, #0x2                   	// #2
  419744:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  419748:	ldr	x8, [x8, #648]
  41974c:	mov	x0, x19
  419750:	blr	x8
  419754:	and	x23, x0, #0xffff
  419758:	add	x19, x20, x23
  41975c:	cmp	x19, x22
  419760:	b.ls	419794 <ferror@plt+0x15ef4>  // b.plast
  419764:	b	41a798 <ferror@plt+0x16ef8>
  419768:	cmp	x19, x22
  41976c:	b.cs	419780 <ferror@plt+0x15ee0>  // b.hs, b.nlast
  419770:	sub	w1, w22, w19
  419774:	sub	w8, w1, #0x1
  419778:	cmp	w8, #0x7
  41977c:	b.ls	419744 <ferror@plt+0x15ea4>  // b.plast
  419780:	mov	x0, xzr
  419784:	and	x23, x0, #0xffff
  419788:	add	x19, x20, x23
  41978c:	cmp	x19, x22
  419790:	b.hi	41a798 <ferror@plt+0x16ef8>  // b.pmore
  419794:	adrp	x27, 468000 <_sch_istable+0x1c50>
  419798:	ldr	x1, [x27, #3808]
  41979c:	mov	w0, #0x28                  	// #40
  4197a0:	bl	4030b0 <putc@plt>
  4197a4:	ldr	w1, [sp, #120]
  4197a8:	ldr	w2, [sp, #96]
  4197ac:	ldr	w3, [sp, #88]
  4197b0:	ldr	x5, [sp, #112]
  4197b4:	ldur	x6, [x29, #-120]
  4197b8:	mov	x0, x20
  4197bc:	mov	x4, x23
  4197c0:	bl	424130 <ferror@plt+0x20890>
  4197c4:	ldr	x1, [x27, #3808]
  4197c8:	mov	w20, w0
  4197cc:	mov	w0, #0x29                  	// #41
  4197d0:	bl	4030b0 <putc@plt>
  4197d4:	ldur	w8, [x29, #-96]
  4197d8:	cbnz	w8, 419060 <ferror@plt+0x157c0>
  4197dc:	cbz	w20, 419060 <ferror@plt+0x157c0>
  4197e0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4197e4:	mov	w2, #0x5                   	// #5
  4197e8:	mov	x0, xzr
  4197ec:	add	x1, x1, #0xad1
  4197f0:	bl	403700 <dcgettext@plt>
  4197f4:	bl	4037a0 <printf@plt>
  4197f8:	b	419060 <ferror@plt+0x157c0>
  4197fc:	ldur	x10, [x29, #-120]
  419800:	mov	x20, x3
  419804:	add	x27, x20, #0x1
  419808:	stur	x3, [x29, #-128]
  41980c:	ldr	x9, [x10, #32]
  419810:	ldr	x10, [x10, #48]
  419814:	add	x22, x9, x10
  419818:	cmp	x27, x22
  41981c:	b.ls	4198f0 <ferror@plt+0x16050>  // b.plast
  419820:	mov	x19, #0xffffffffffffffff    	// #-1
  419824:	mov	x8, #0xffffffffffffffff    	// #-1
  419828:	mov	x25, x26
  41982c:	str	x8, [sp, #112]
  419830:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  419834:	mov	w2, #0x5                   	// #5
  419838:	mov	x0, xzr
  41983c:	add	x1, x1, #0x9c8
  419840:	bl	403700 <dcgettext@plt>
  419844:	mov	x1, x28
  419848:	bl	440164 <warn@@Base>
  41984c:	ldur	x9, [x29, #-128]
  419850:	mov	x27, x20
  419854:	ldr	x8, [sp, #112]
  419858:	and	x8, x8, x19
  41985c:	cmn	x8, #0x1
  419860:	b.ne	41a770 <ferror@plt+0x16ed0>  // b.any
  419864:	b	41a78c <ferror@plt+0x16eec>
  419868:	ldur	x27, [x29, #-128]
  41986c:	lsl	x12, x20, #1
  419870:	add	x8, x27, x12
  419874:	cmp	x8, x21
  419878:	b.ls	41a140 <ferror@plt+0x168a0>  // b.plast
  41987c:	ldur	w21, [x29, #-108]
  419880:	mov	x25, x26
  419884:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  419888:	mov	w2, #0x5                   	// #5
  41988c:	mov	x0, xzr
  419890:	add	x1, x1, #0x9c8
  419894:	bl	403700 <dcgettext@plt>
  419898:	mov	x1, x28
  41989c:	bl	440164 <warn@@Base>
  4198a0:	ldur	x19, [x29, #-72]
  4198a4:	ldur	x9, [x29, #-128]
  4198a8:	stp	x25, x27, [x29, #-56]
  4198ac:	b	418fac <ferror@plt+0x1570c>
  4198b0:	ldur	w21, [x29, #-108]
  4198b4:	mov	x25, x26
  4198b8:	mov	x19, x10
  4198bc:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  4198c0:	mov	w2, #0x5                   	// #5
  4198c4:	mov	x0, xzr
  4198c8:	add	x1, x1, #0x9c8
  4198cc:	bl	403700 <dcgettext@plt>
  4198d0:	mov	x1, x28
  4198d4:	bl	440164 <warn@@Base>
  4198d8:	ldur	x9, [x29, #-128]
  4198dc:	stp	x25, x19, [x29, #-56]
  4198e0:	mov	x27, x19
  4198e4:	ldur	x19, [x29, #-72]
  4198e8:	ldr	x23, [sp, #104]
  4198ec:	b	418fac <ferror@plt+0x1570c>
  4198f0:	ldr	x9, [x8, #16]
  4198f4:	cmp	w25, #0x8
  4198f8:	mov	x19, #0xffffffffffffffff    	// #-1
  4198fc:	str	x9, [sp, #48]
  419900:	ldp	w9, w8, [x8, #4]
  419904:	stp	w8, w9, [sp, #36]
  419908:	lsl	w8, w25, #1
  41990c:	sub	w8, w8, #0x1
  419910:	sub	x9, x28, x20
  419914:	str	w8, [sp, #96]
  419918:	mov	w8, #0x8                   	// #8
  41991c:	stp	x25, x9, [sp, #80]
  419920:	csel	w8, w25, w8, cc  // cc = lo, ul, last
  419924:	mov	w9, #0x10                  	// #16
  419928:	sub	w8, w9, w8, lsl #1
  41992c:	str	x8, [sp, #72]
  419930:	mov	x8, #0xffffffffffffffff    	// #-1
  419934:	mov	x25, x26
  419938:	str	x8, [sp, #112]
  41993c:	b	4199b8 <ferror@plt+0x16118>
  419940:	mov	x3, xzr
  419944:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  419948:	add	x10, x10, #0x4f8
  41994c:	ldrsw	x8, [x10, #56]
  419950:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  419954:	mov	w1, #0x40                  	// #64
  419958:	add	x2, x2, #0x89
  41995c:	add	w9, w8, #0x1
  419960:	add	x8, x10, x8, lsl #6
  419964:	add	x21, x8, #0x368
  419968:	and	w8, w9, #0xf
  41996c:	mov	x0, x21
  419970:	str	w8, [x10, #56]
  419974:	stur	x3, [x29, #-88]
  419978:	bl	403160 <snprintf@plt>
  41997c:	ldr	x8, [sp, #72]
  419980:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  419984:	add	x0, x0, #0x380
  419988:	add	x1, x21, x8
  41998c:	bl	4037a0 <printf@plt>
  419990:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  419994:	mov	w2, #0x5                   	// #5
  419998:	mov	x0, xzr
  41999c:	add	x1, x1, #0xab9
  4199a0:	bl	403700 <dcgettext@plt>
  4199a4:	bl	4037a0 <printf@plt>
  4199a8:	ldur	w21, [x29, #-108]
  4199ac:	add	x27, x20, #0x1
  4199b0:	cmp	x27, x22
  4199b4:	b.hi	419830 <ferror@plt+0x15f90>  // b.pmore
  4199b8:	ldr	x8, [sp, #88]
  4199bc:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  4199c0:	add	x0, x0, #0x939
  4199c4:	add	x1, x8, x20
  4199c8:	bl	4037a0 <printf@plt>
  4199cc:	cmp	x27, x22
  4199d0:	b.cs	4199dc <ferror@plt+0x1613c>  // b.hs, b.nlast
  4199d4:	mov	w1, #0x1                   	// #1
  4199d8:	b	4199f4 <ferror@plt+0x16154>
  4199dc:	cmp	x20, x22
  4199e0:	b.cs	41a740 <ferror@plt+0x16ea0>  // b.hs, b.nlast
  4199e4:	sub	w1, w22, w20
  4199e8:	sub	w8, w1, #0x1
  4199ec:	cmp	w8, #0x7
  4199f0:	b.hi	41a740 <ferror@plt+0x16ea0>  // b.pmore
  4199f4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4199f8:	ldr	x8, [x8, #648]
  4199fc:	mov	x0, x20
  419a00:	blr	x8
  419a04:	mov	x21, x0
  419a08:	cbz	x25, 419bb4 <ferror@plt+0x16314>
  419a0c:	cmp	w21, #0x4
  419a10:	b.ne	419bb4 <ferror@plt+0x16314>  // b.any
  419a14:	ldur	x10, [x29, #-128]
  419a18:	add	x8, x28, x25
  419a1c:	mov	x19, xzr
  419a20:	mov	x2, xzr
  419a24:	mov	w9, wzr
  419a28:	sub	x20, x8, x10
  419a2c:	mov	w8, #0x1                   	// #1
  419a30:	b	419a48 <ferror@plt+0x161a8>
  419a34:	orr	w12, w8, #0x2
  419a38:	cmp	w11, #0x0
  419a3c:	csel	w8, w8, w12, eq  // eq = none
  419a40:	add	x19, x19, #0x1
  419a44:	tbz	w10, #7, 419a8c <ferror@plt+0x161ec>
  419a48:	add	x10, x25, x19
  419a4c:	cmp	x10, x22
  419a50:	b.cs	419a90 <ferror@plt+0x161f0>  // b.hs, b.nlast
  419a54:	ldrb	w10, [x10]
  419a58:	cmp	w9, #0x3f
  419a5c:	and	x11, x10, #0x7f
  419a60:	b.hi	419a34 <ferror@plt+0x16194>  // b.pmore
  419a64:	mov	w12, w9
  419a68:	lsl	x14, x11, x12
  419a6c:	orr	x2, x14, x2
  419a70:	lsr	x12, x2, x12
  419a74:	orr	w13, w8, #0x2
  419a78:	cmp	x12, x11
  419a7c:	csel	w8, w8, w13, eq  // eq = none
  419a80:	add	w9, w9, #0x7
  419a84:	add	x19, x19, #0x1
  419a88:	tbnz	w10, #7, 419a48 <ferror@plt+0x161a8>
  419a8c:	and	w8, w8, #0xfffffffe
  419a90:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419a94:	add	x1, x1, #0xc9
  419a98:	tbnz	w8, #0, 419aa8 <ferror@plt+0x16208>
  419a9c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419aa0:	add	x1, x1, #0xda
  419aa4:	tbz	w8, #1, 419ac0 <ferror@plt+0x16220>
  419aa8:	mov	x23, x2
  419aac:	mov	w2, #0x5                   	// #5
  419ab0:	mov	x0, xzr
  419ab4:	bl	403700 <dcgettext@plt>
  419ab8:	bl	4400a0 <error@@Base>
  419abc:	mov	x2, x23
  419ac0:	ldr	w1, [sp, #96]
  419ac4:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  419ac8:	add	x0, x0, #0x959
  419acc:	add	x23, x25, w19, uxtw
  419ad0:	str	x2, [sp, #112]
  419ad4:	bl	4037a0 <printf@plt>
  419ad8:	mov	x9, xzr
  419adc:	mov	x19, xzr
  419ae0:	mov	w10, wzr
  419ae4:	mov	w8, #0x1                   	// #1
  419ae8:	b	419b00 <ferror@plt+0x16260>
  419aec:	orr	w13, w8, #0x2
  419af0:	cmp	w12, #0x0
  419af4:	csel	w8, w8, w13, eq  // eq = none
  419af8:	add	x9, x9, #0x1
  419afc:	tbz	w11, #7, 419b44 <ferror@plt+0x162a4>
  419b00:	add	x11, x23, x9
  419b04:	cmp	x11, x22
  419b08:	b.cs	419b48 <ferror@plt+0x162a8>  // b.hs, b.nlast
  419b0c:	ldrb	w11, [x11]
  419b10:	cmp	w10, #0x3f
  419b14:	and	x12, x11, #0x7f
  419b18:	b.hi	419aec <ferror@plt+0x1624c>  // b.pmore
  419b1c:	mov	w13, w10
  419b20:	lsl	x15, x12, x13
  419b24:	orr	x19, x15, x19
  419b28:	lsr	x13, x19, x13
  419b2c:	orr	w14, w8, #0x2
  419b30:	cmp	x13, x12
  419b34:	csel	w8, w8, w14, eq  // eq = none
  419b38:	add	w10, w10, #0x7
  419b3c:	add	x9, x9, #0x1
  419b40:	tbnz	w11, #7, 419b00 <ferror@plt+0x16260>
  419b44:	and	w8, w8, #0xfffffffe
  419b48:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419b4c:	add	x25, x23, w9, uxtw
  419b50:	add	x1, x1, #0xc9
  419b54:	tbnz	w8, #0, 419b64 <ferror@plt+0x162c4>
  419b58:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419b5c:	add	x1, x1, #0xda
  419b60:	tbz	w8, #1, 419b74 <ferror@plt+0x162d4>
  419b64:	mov	w2, #0x5                   	// #5
  419b68:	mov	x0, xzr
  419b6c:	bl	403700 <dcgettext@plt>
  419b70:	bl	4400a0 <error@@Base>
  419b74:	ldr	w1, [sp, #96]
  419b78:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  419b7c:	add	x0, x0, #0x959
  419b80:	mov	x2, x19
  419b84:	bl	4037a0 <printf@plt>
  419b88:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  419b8c:	mov	w2, #0x5                   	// #5
  419b90:	mov	x0, xzr
  419b94:	add	x1, x1, #0xa03
  419b98:	bl	403700 <dcgettext@plt>
  419b9c:	adrp	x3, 445000 <warn@@Base+0x4e9c>
  419ba0:	mov	w2, #0x8                   	// #8
  419ba4:	mov	x1, x20
  419ba8:	add	x3, x3, #0x830
  419bac:	bl	4037a0 <printf@plt>
  419bb0:	ldr	x23, [sp, #104]
  419bb4:	cmp	w21, #0x9
  419bb8:	b.hi	41a7f4 <ferror@plt+0x16f54>  // b.pmore
  419bbc:	adrp	x11, 445000 <warn@@Base+0x4e9c>
  419bc0:	mov	w8, w21
  419bc4:	add	x11, x11, #0xce2
  419bc8:	adr	x9, 419bd8 <ferror@plt+0x16338>
  419bcc:	ldrh	w10, [x11, x8, lsl #1]
  419bd0:	add	x9, x9, x10, lsl #2
  419bd4:	br	x9
  419bd8:	mov	x20, xzr
  419bdc:	mov	x21, xzr
  419be0:	mov	w9, wzr
  419be4:	mov	w8, #0x1                   	// #1
  419be8:	b	419c00 <ferror@plt+0x16360>
  419bec:	orr	w12, w8, #0x2
  419bf0:	cmp	w11, #0x0
  419bf4:	csel	w8, w8, w12, eq  // eq = none
  419bf8:	add	x20, x20, #0x1
  419bfc:	tbz	w10, #7, 419c44 <ferror@plt+0x163a4>
  419c00:	add	x10, x27, x20
  419c04:	cmp	x10, x22
  419c08:	b.cs	419c48 <ferror@plt+0x163a8>  // b.hs, b.nlast
  419c0c:	ldrb	w10, [x10]
  419c10:	cmp	w9, #0x3f
  419c14:	and	x11, x10, #0x7f
  419c18:	b.hi	419bec <ferror@plt+0x1634c>  // b.pmore
  419c1c:	mov	w12, w9
  419c20:	lsl	x14, x11, x12
  419c24:	orr	x21, x14, x21
  419c28:	lsr	x12, x21, x12
  419c2c:	orr	w13, w8, #0x2
  419c30:	cmp	x12, x11
  419c34:	csel	w8, w8, w13, eq  // eq = none
  419c38:	add	w9, w9, #0x7
  419c3c:	add	x20, x20, #0x1
  419c40:	tbnz	w10, #7, 419c00 <ferror@plt+0x16360>
  419c44:	and	w8, w8, #0xfffffffe
  419c48:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419c4c:	add	x1, x1, #0xc9
  419c50:	str	x25, [sp, #120]
  419c54:	tbnz	w8, #0, 419c64 <ferror@plt+0x163c4>
  419c58:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419c5c:	add	x1, x1, #0xda
  419c60:	tbz	w8, #1, 419c74 <ferror@plt+0x163d4>
  419c64:	mov	w2, #0x5                   	// #5
  419c68:	mov	x0, xzr
  419c6c:	bl	403700 <dcgettext@plt>
  419c70:	bl	4400a0 <error@@Base>
  419c74:	mov	x9, xzr
  419c78:	mov	x25, xzr
  419c7c:	mov	w11, wzr
  419c80:	add	x10, x27, w20, uxtw
  419c84:	mov	w8, #0x1                   	// #1
  419c88:	b	419ca0 <ferror@plt+0x16400>
  419c8c:	orr	w14, w8, #0x2
  419c90:	cmp	w13, #0x0
  419c94:	csel	w8, w8, w14, eq  // eq = none
  419c98:	add	x9, x9, #0x1
  419c9c:	tbz	w12, #7, 419ce4 <ferror@plt+0x16444>
  419ca0:	add	x12, x10, x9
  419ca4:	cmp	x12, x22
  419ca8:	b.cs	419ce8 <ferror@plt+0x16448>  // b.hs, b.nlast
  419cac:	ldrb	w12, [x12]
  419cb0:	cmp	w11, #0x3f
  419cb4:	and	x13, x12, #0x7f
  419cb8:	b.hi	419c8c <ferror@plt+0x163ec>  // b.pmore
  419cbc:	mov	w14, w11
  419cc0:	lsl	x16, x13, x14
  419cc4:	orr	x25, x16, x25
  419cc8:	lsr	x14, x25, x14
  419ccc:	orr	w15, w8, #0x2
  419cd0:	cmp	x14, x13
  419cd4:	csel	w8, w8, w15, eq  // eq = none
  419cd8:	add	w11, w11, #0x7
  419cdc:	add	x9, x9, #0x1
  419ce0:	tbnz	w12, #7, 419ca0 <ferror@plt+0x16400>
  419ce4:	and	w8, w8, #0xfffffffe
  419ce8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419cec:	add	x27, x10, w9, uxtw
  419cf0:	add	x1, x1, #0xc9
  419cf4:	tbnz	w8, #0, 419d04 <ferror@plt+0x16464>
  419cf8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419cfc:	add	x1, x1, #0xda
  419d00:	tbz	w8, #1, 419d14 <ferror@plt+0x16474>
  419d04:	mov	w2, #0x5                   	// #5
  419d08:	mov	x0, xzr
  419d0c:	bl	403700 <dcgettext@plt>
  419d10:	bl	4400a0 <error@@Base>
  419d14:	add	x8, x27, #0x2
  419d18:	cmp	x8, x22
  419d1c:	b.hi	41a86c <ferror@plt+0x16fcc>  // b.pmore
  419d20:	ldur	x23, [x29, #-88]
  419d24:	mov	x9, xzr
  419d28:	mov	x20, xzr
  419d2c:	mov	w10, wzr
  419d30:	mov	w8, #0x1                   	// #1
  419d34:	b	419d4c <ferror@plt+0x164ac>
  419d38:	orr	w13, w8, #0x2
  419d3c:	cmp	w12, #0x0
  419d40:	csel	w8, w8, w13, eq  // eq = none
  419d44:	add	x9, x9, #0x1
  419d48:	tbz	w11, #7, 419d90 <ferror@plt+0x164f0>
  419d4c:	add	x11, x27, x9
  419d50:	cmp	x11, x22
  419d54:	b.cs	419d94 <ferror@plt+0x164f4>  // b.hs, b.nlast
  419d58:	ldrb	w11, [x11]
  419d5c:	cmp	w10, #0x3f
  419d60:	and	x12, x11, #0x7f
  419d64:	b.hi	419d38 <ferror@plt+0x16498>  // b.pmore
  419d68:	mov	w13, w10
  419d6c:	lsl	x15, x12, x13
  419d70:	orr	x20, x15, x20
  419d74:	lsr	x13, x20, x13
  419d78:	orr	w14, w8, #0x2
  419d7c:	cmp	x13, x12
  419d80:	csel	w8, w8, w14, eq  // eq = none
  419d84:	add	w10, w10, #0x7
  419d88:	add	x9, x9, #0x1
  419d8c:	tbnz	w11, #7, 419d4c <ferror@plt+0x164ac>
  419d90:	and	w8, w8, #0xfffffffe
  419d94:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419d98:	add	x9, x27, w9, uxtw
  419d9c:	add	x1, x1, #0xc9
  419da0:	str	x9, [sp, #56]
  419da4:	tbnz	w8, #0, 419db4 <ferror@plt+0x16514>
  419da8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419dac:	add	x1, x1, #0xda
  419db0:	tbz	w8, #1, 419dc4 <ferror@plt+0x16524>
  419db4:	mov	w2, #0x5                   	// #5
  419db8:	mov	x0, xzr
  419dbc:	bl	403700 <dcgettext@plt>
  419dc0:	bl	4400a0 <error@@Base>
  419dc4:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  419dc8:	add	x10, x10, #0x530
  419dcc:	ldrsw	x8, [x10]
  419dd0:	add	x27, x10, #0x330
  419dd4:	add	x3, x21, x23
  419dd8:	stur	x23, [x29, #-88]
  419ddc:	add	w9, w8, #0x1
  419de0:	add	x23, x27, x8, lsl #6
  419de4:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  419de8:	and	w8, w9, #0xf
  419dec:	mov	w1, #0x40                  	// #64
  419df0:	mov	x0, x23
  419df4:	add	x2, x2, #0x89
  419df8:	str	x21, [sp, #64]
  419dfc:	str	w8, [x10]
  419e00:	bl	403160 <snprintf@plt>
  419e04:	ldr	x21, [sp, #72]
  419e08:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  419e0c:	add	x0, x0, #0x380
  419e10:	add	x1, x23, x21
  419e14:	bl	4037a0 <printf@plt>
  419e18:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  419e1c:	add	x10, x10, #0x530
  419e20:	ldrsw	x8, [x10]
  419e24:	ldur	x9, [x29, #-88]
  419e28:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  419e2c:	mov	w1, #0x40                  	// #64
  419e30:	add	x23, x27, x8, lsl #6
  419e34:	add	x3, x25, x9
  419e38:	add	w9, w8, #0x1
  419e3c:	and	w8, w9, #0xf
  419e40:	mov	x0, x23
  419e44:	add	x2, x2, #0x89
  419e48:	str	w8, [x10]
  419e4c:	bl	403160 <snprintf@plt>
  419e50:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  419e54:	add	x1, x23, x21
  419e58:	add	x0, x0, #0x380
  419e5c:	bl	4037a0 <printf@plt>
  419e60:	adrp	x23, 468000 <_sch_istable+0x1c50>
  419e64:	ldr	x1, [x23, #3808]
  419e68:	mov	w0, #0x28                  	// #40
  419e6c:	bl	4030b0 <putc@plt>
  419e70:	ldp	x5, x21, [sp, #48]
  419e74:	ldp	w3, w2, [sp, #36]
  419e78:	ldur	x6, [x29, #-120]
  419e7c:	ldr	x1, [sp, #80]
  419e80:	mov	x0, x21
  419e84:	mov	x4, x20
  419e88:	bl	424130 <ferror@plt+0x20890>
  419e8c:	ldr	x1, [x23, #3808]
  419e90:	mov	w23, w0
  419e94:	mov	w0, #0x29                  	// #41
  419e98:	bl	4030b0 <putc@plt>
  419e9c:	ldur	w8, [x29, #-96]
  419ea0:	cbnz	w8, 419ec0 <ferror@plt+0x16620>
  419ea4:	cbz	w23, 419ec0 <ferror@plt+0x16620>
  419ea8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419eac:	mov	w2, #0x5                   	// #5
  419eb0:	mov	x0, xzr
  419eb4:	add	x1, x1, #0xad1
  419eb8:	bl	403700 <dcgettext@plt>
  419ebc:	bl	4037a0 <printf@plt>
  419ec0:	ldp	x27, x8, [sp, #104]
  419ec4:	ldr	x9, [sp, #64]
  419ec8:	cmp	x8, x19
  419ecc:	b.ne	419ee0 <ferror@plt+0x16640>  // b.any
  419ed0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  419ed4:	cmp	x9, x25
  419ed8:	add	x1, x1, #0xac9
  419edc:	b.eq	41a0f8 <ferror@plt+0x16858>  // b.none
  419ee0:	cmp	x8, x19
  419ee4:	cset	w8, hi  // hi = pmore
  419ee8:	cmp	x9, x25
  419eec:	cset	w9, eq  // eq = none
  419ef0:	b.hi	41a0f0 <ferror@plt+0x16850>  // b.pmore
  419ef4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  419ef8:	and	w8, w8, w9
  419efc:	add	x1, x1, #0xad9
  419f00:	cbz	w8, 41a110 <ferror@plt+0x16870>
  419f04:	b	41a0f8 <ferror@plt+0x16858>
  419f08:	ldr	x8, [sp, #80]
  419f0c:	add	x20, x27, x8
  419f10:	cmp	x20, x22
  419f14:	mov	w1, w8
  419f18:	b.cc	419f28 <ferror@plt+0x16688>  // b.lo, b.ul, b.last
  419f1c:	cmp	x27, x22
  419f20:	b.cs	419940 <ferror@plt+0x160a0>  // b.hs, b.nlast
  419f24:	sub	w1, w22, w27
  419f28:	sub	w8, w1, #0x1
  419f2c:	cmp	w8, #0x7
  419f30:	b.hi	419940 <ferror@plt+0x160a0>  // b.pmore
  419f34:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  419f38:	ldr	x8, [x8, #648]
  419f3c:	mov	x0, x27
  419f40:	blr	x8
  419f44:	mov	x3, x0
  419f48:	b	419944 <ferror@plt+0x160a4>
  419f4c:	cbz	x25, 419f68 <ferror@plt+0x166c8>
  419f50:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  419f54:	mov	w2, #0x5                   	// #5
  419f58:	mov	x0, xzr
  419f5c:	add	x1, x1, #0xb28
  419f60:	bl	403700 <dcgettext@plt>
  419f64:	bl	4037a0 <printf@plt>
  419f68:	ldur	w21, [x29, #-108]
  419f6c:	mov	x19, xzr
  419f70:	mov	x2, xzr
  419f74:	mov	w9, wzr
  419f78:	mov	w8, #0x1                   	// #1
  419f7c:	b	419f94 <ferror@plt+0x166f4>
  419f80:	orr	w12, w8, #0x2
  419f84:	cmp	w11, #0x0
  419f88:	csel	w8, w8, w12, eq  // eq = none
  419f8c:	add	x19, x19, #0x1
  419f90:	tbz	w10, #7, 419fd8 <ferror@plt+0x16738>
  419f94:	add	x10, x27, x19
  419f98:	cmp	x10, x22
  419f9c:	b.cs	419fdc <ferror@plt+0x1673c>  // b.hs, b.nlast
  419fa0:	ldrb	w10, [x10]
  419fa4:	cmp	w9, #0x3f
  419fa8:	and	x11, x10, #0x7f
  419fac:	b.hi	419f80 <ferror@plt+0x166e0>  // b.pmore
  419fb0:	mov	w12, w9
  419fb4:	lsl	x14, x11, x12
  419fb8:	orr	x2, x14, x2
  419fbc:	lsr	x12, x2, x12
  419fc0:	orr	w13, w8, #0x2
  419fc4:	cmp	x12, x11
  419fc8:	csel	w8, w8, w13, eq  // eq = none
  419fcc:	add	w9, w9, #0x7
  419fd0:	add	x19, x19, #0x1
  419fd4:	tbnz	w10, #7, 419f94 <ferror@plt+0x166f4>
  419fd8:	and	w8, w8, #0xfffffffe
  419fdc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419fe0:	add	x1, x1, #0xc9
  419fe4:	tbnz	w8, #0, 419ff4 <ferror@plt+0x16754>
  419fe8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  419fec:	add	x1, x1, #0xda
  419ff0:	tbz	w8, #1, 41a00c <ferror@plt+0x1676c>
  419ff4:	mov	x20, x2
  419ff8:	mov	w2, #0x5                   	// #5
  419ffc:	mov	x0, xzr
  41a000:	bl	403700 <dcgettext@plt>
  41a004:	bl	4400a0 <error@@Base>
  41a008:	mov	x2, x20
  41a00c:	ldr	w1, [sp, #96]
  41a010:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  41a014:	add	x0, x0, #0x959
  41a018:	add	x20, x27, w19, uxtw
  41a01c:	str	x2, [sp, #112]
  41a020:	bl	4037a0 <printf@plt>
  41a024:	mov	x9, xzr
  41a028:	mov	x19, xzr
  41a02c:	mov	w10, wzr
  41a030:	mov	w8, #0x1                   	// #1
  41a034:	b	41a04c <ferror@plt+0x167ac>
  41a038:	orr	w13, w8, #0x2
  41a03c:	cmp	w12, #0x0
  41a040:	csel	w8, w8, w13, eq  // eq = none
  41a044:	add	x9, x9, #0x1
  41a048:	tbz	w11, #7, 41a090 <ferror@plt+0x167f0>
  41a04c:	add	x11, x20, x9
  41a050:	cmp	x11, x22
  41a054:	b.cs	41a094 <ferror@plt+0x167f4>  // b.hs, b.nlast
  41a058:	ldrb	w11, [x11]
  41a05c:	cmp	w10, #0x3f
  41a060:	and	x12, x11, #0x7f
  41a064:	b.hi	41a038 <ferror@plt+0x16798>  // b.pmore
  41a068:	mov	w13, w10
  41a06c:	lsl	x15, x12, x13
  41a070:	orr	x19, x15, x19
  41a074:	lsr	x13, x19, x13
  41a078:	orr	w14, w8, #0x2
  41a07c:	cmp	x13, x12
  41a080:	csel	w8, w8, w14, eq  // eq = none
  41a084:	add	w10, w10, #0x7
  41a088:	add	x9, x9, #0x1
  41a08c:	tbnz	w11, #7, 41a04c <ferror@plt+0x167ac>
  41a090:	and	w8, w8, #0xfffffffe
  41a094:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41a098:	add	x20, x20, w9, uxtw
  41a09c:	add	x1, x1, #0xc9
  41a0a0:	tbnz	w8, #0, 41a0b0 <ferror@plt+0x16810>
  41a0a4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41a0a8:	add	x1, x1, #0xda
  41a0ac:	tbz	w8, #1, 41a0c0 <ferror@plt+0x16820>
  41a0b0:	mov	w2, #0x5                   	// #5
  41a0b4:	mov	x0, xzr
  41a0b8:	bl	403700 <dcgettext@plt>
  41a0bc:	bl	4400a0 <error@@Base>
  41a0c0:	ldr	w1, [sp, #96]
  41a0c4:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  41a0c8:	add	x0, x0, #0x959
  41a0cc:	mov	x2, x19
  41a0d0:	bl	4037a0 <printf@plt>
  41a0d4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a0d8:	mov	w2, #0x5                   	// #5
  41a0dc:	mov	x0, xzr
  41a0e0:	add	x1, x1, #0xb5c
  41a0e4:	bl	403700 <dcgettext@plt>
  41a0e8:	bl	4037a0 <printf@plt>
  41a0ec:	b	4199ac <ferror@plt+0x1610c>
  41a0f0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a0f4:	add	x1, x1, #0xad9
  41a0f8:	mov	w2, #0x5                   	// #5
  41a0fc:	mov	x0, xzr
  41a100:	bl	403700 <dcgettext@plt>
  41a104:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41a108:	ldr	x1, [x8, #3808]
  41a10c:	bl	402fe0 <fputs@plt>
  41a110:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41a114:	ldr	x1, [x8, #3808]
  41a118:	mov	w0, #0xa                   	// #10
  41a11c:	bl	4030b0 <putc@plt>
  41a120:	add	x20, x21, x20
  41a124:	ldur	w21, [x29, #-108]
  41a128:	ldr	x25, [sp, #120]
  41a12c:	mov	x19, #0xffffffffffffffff    	// #-1
  41a130:	mov	x8, #0xffffffffffffffff    	// #-1
  41a134:	mov	x23, x27
  41a138:	str	x8, [sp, #112]
  41a13c:	b	4199ac <ferror@plt+0x1610c>
  41a140:	ldr	x10, [x9, #16]
  41a144:	mov	x22, x21
  41a148:	mov	x11, #0xfffffffffffffffe    	// #-2
  41a14c:	ldur	w21, [x29, #-108]
  41a150:	str	x10, [sp, #16]
  41a154:	ldp	w10, w9, [x9, #4]
  41a158:	cmp	w20, #0x8
  41a15c:	mov	x8, xzr
  41a160:	mov	x25, x26
  41a164:	stp	w9, w10, [sp, #8]
  41a168:	lsl	w9, w20, #3
  41a16c:	sub	w9, w9, #0x1
  41a170:	mov	w10, #0x8                   	// #8
  41a174:	lsl	x9, x11, x9
  41a178:	csel	w10, w20, w10, cc  // cc = lo, ul, last
  41a17c:	mov	w11, #0x10                  	// #16
  41a180:	mvn	x9, x9
  41a184:	sub	w10, w11, w10, lsl #1
  41a188:	stp	x12, x9, [sp, #64]
  41a18c:	sub	w9, w12, #0x1
  41a190:	str	x20, [sp, #96]
  41a194:	str	x10, [sp, #56]
  41a198:	str	w9, [sp, #36]
  41a19c:	str	x22, [sp, #24]
  41a1a0:	b	41a26c <ferror@plt+0x169cc>
  41a1a4:	adrp	x25, 46b000 <_bfd_std_section+0x2118>
  41a1a8:	add	x25, x25, #0x530
  41a1ac:	ldrsw	x8, [x25]
  41a1b0:	add	x20, x25, #0x330
  41a1b4:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41a1b8:	mov	w1, #0x40                  	// #64
  41a1bc:	add	w9, w8, #0x1
  41a1c0:	add	x19, x20, x8, lsl #6
  41a1c4:	and	w8, w9, #0xf
  41a1c8:	mov	x0, x19
  41a1cc:	add	x2, x2, #0x89
  41a1d0:	str	w8, [x25]
  41a1d4:	mov	x21, x10
  41a1d8:	bl	403160 <snprintf@plt>
  41a1dc:	ldr	x23, [sp, #56]
  41a1e0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  41a1e4:	add	x0, x0, #0x380
  41a1e8:	add	x1, x19, x23
  41a1ec:	bl	4037a0 <printf@plt>
  41a1f0:	ldrsw	x8, [x25]
  41a1f4:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41a1f8:	mov	w1, #0x40                  	// #64
  41a1fc:	add	x2, x2, #0x89
  41a200:	add	w9, w8, #0x1
  41a204:	add	x19, x20, x8, lsl #6
  41a208:	and	w8, w9, #0xf
  41a20c:	str	w8, [x25]
  41a210:	ldr	x25, [sp, #120]
  41a214:	mov	x0, x19
  41a218:	mov	x3, x21
  41a21c:	bl	403160 <snprintf@plt>
  41a220:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  41a224:	add	x1, x19, x23
  41a228:	add	x0, x0, #0x380
  41a22c:	bl	4037a0 <printf@plt>
  41a230:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a234:	mov	w2, #0x5                   	// #5
  41a238:	mov	x0, xzr
  41a23c:	add	x1, x1, #0xab9
  41a240:	bl	403700 <dcgettext@plt>
  41a244:	bl	4037a0 <printf@plt>
  41a248:	stur	x21, [x29, #-88]
  41a24c:	ldur	w21, [x29, #-108]
  41a250:	ldr	x12, [sp, #64]
  41a254:	ldr	x23, [sp, #104]
  41a258:	add	x8, x27, x12
  41a25c:	cmp	x8, x22
  41a260:	ldur	x8, [x29, #-128]
  41a264:	sub	x8, x27, x8
  41a268:	b.hi	419884 <ferror@plt+0x15fe4>  // b.pmore
  41a26c:	add	x19, x8, x28
  41a270:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  41a274:	add	x0, x0, #0x939
  41a278:	mov	x1, x19
  41a27c:	bl	4037a0 <printf@plt>
  41a280:	ldr	x9, [sp, #96]
  41a284:	add	x20, x27, x9
  41a288:	cmp	x20, x22
  41a28c:	mov	w1, w9
  41a290:	b.cc	41a2a0 <ferror@plt+0x16a00>  // b.lo, b.ul, b.last
  41a294:	cmp	x27, x22
  41a298:	b.cs	41a2ac <ferror@plt+0x16a0c>  // b.hs, b.nlast
  41a29c:	sub	w1, w22, w27
  41a2a0:	sub	w8, w1, #0x1
  41a2a4:	cmp	w8, #0x7
  41a2a8:	b.ls	41a2b4 <ferror@plt+0x16a14>  // b.plast
  41a2ac:	mov	x3, xzr
  41a2b0:	b	41a2cc <ferror@plt+0x16a2c>
  41a2b4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41a2b8:	ldr	x8, [x8, #648]
  41a2bc:	mov	x0, x27
  41a2c0:	blr	x8
  41a2c4:	ldr	x9, [sp, #96]
  41a2c8:	mov	x3, x0
  41a2cc:	add	x27, x20, x9
  41a2d0:	cmp	x27, x22
  41a2d4:	mov	w1, w9
  41a2d8:	stp	x3, x25, [sp, #112]
  41a2dc:	b.cc	41a2ec <ferror@plt+0x16a4c>  // b.lo, b.ul, b.last
  41a2e0:	cmp	x20, x22
  41a2e4:	b.cs	41a2f8 <ferror@plt+0x16a58>  // b.hs, b.nlast
  41a2e8:	sub	w1, w22, w20
  41a2ec:	sub	w8, w1, #0x1
  41a2f0:	cmp	w8, #0x7
  41a2f4:	b.ls	41a30c <ferror@plt+0x16a6c>  // b.plast
  41a2f8:	mov	x10, xzr
  41a2fc:	ldr	x20, [sp, #72]
  41a300:	orr	x8, x10, x3
  41a304:	cbnz	x8, 41a368 <ferror@plt+0x16ac8>
  41a308:	b	41a330 <ferror@plt+0x16a90>
  41a30c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41a310:	ldr	x8, [x8, #648]
  41a314:	mov	x0, x20
  41a318:	blr	x8
  41a31c:	ldr	x3, [sp, #112]
  41a320:	mov	x10, x0
  41a324:	ldr	x20, [sp, #72]
  41a328:	orr	x8, x10, x3
  41a32c:	cbnz	x8, 41a368 <ferror@plt+0x16ac8>
  41a330:	ldur	x0, [x29, #-120]
  41a334:	mov	x1, x19
  41a338:	mov	x25, x10
  41a33c:	bl	4039bc <ferror@plt+0x11c>
  41a340:	ldr	x3, [sp, #112]
  41a344:	mov	x10, x25
  41a348:	cbnz	w0, 41a368 <ferror@plt+0x16ac8>
  41a34c:	ldr	x8, [sp, #96]
  41a350:	ldur	x0, [x29, #-120]
  41a354:	add	x1, x19, x8
  41a358:	bl	4039bc <ferror@plt+0x11c>
  41a35c:	ldr	x3, [sp, #112]
  41a360:	mov	x10, x25
  41a364:	cbz	w0, 41a8a4 <ferror@plt+0x17004>
  41a368:	bics	xzr, x20, x3
  41a36c:	b.ne	41a37c <ferror@plt+0x16adc>  // b.any
  41a370:	and	x8, x10, x20
  41a374:	cmp	x8, x20
  41a378:	b.ne	41a1a4 <ferror@plt+0x16904>  // b.any
  41a37c:	str	x10, [sp, #80]
  41a380:	ldur	x10, [x29, #-128]
  41a384:	ldr	x25, [sp, #120]
  41a388:	cbz	x25, 41a544 <ferror@plt+0x16ca4>
  41a38c:	ldur	x19, [x29, #-72]
  41a390:	add	x8, x28, x25
  41a394:	mov	x20, xzr
  41a398:	mov	x2, xzr
  41a39c:	mov	w9, wzr
  41a3a0:	sub	x15, x8, x10
  41a3a4:	mov	w8, #0x1                   	// #1
  41a3a8:	str	x15, [sp, #48]
  41a3ac:	b	41a3c4 <ferror@plt+0x16b24>
  41a3b0:	orr	w12, w8, #0x2
  41a3b4:	cmp	w11, #0x0
  41a3b8:	csel	w8, w8, w12, eq  // eq = none
  41a3bc:	add	x20, x20, #0x1
  41a3c0:	tbz	w10, #7, 41a408 <ferror@plt+0x16b68>
  41a3c4:	add	x10, x25, x20
  41a3c8:	cmp	x10, x22
  41a3cc:	b.cs	41a40c <ferror@plt+0x16b6c>  // b.hs, b.nlast
  41a3d0:	ldrb	w10, [x10]
  41a3d4:	cmp	w9, #0x3f
  41a3d8:	and	x11, x10, #0x7f
  41a3dc:	b.hi	41a3b0 <ferror@plt+0x16b10>  // b.pmore
  41a3e0:	mov	w12, w9
  41a3e4:	lsl	x14, x11, x12
  41a3e8:	orr	x2, x14, x2
  41a3ec:	lsr	x12, x2, x12
  41a3f0:	orr	w13, w8, #0x2
  41a3f4:	cmp	x12, x11
  41a3f8:	csel	w8, w8, w13, eq  // eq = none
  41a3fc:	add	w9, w9, #0x7
  41a400:	add	x20, x20, #0x1
  41a404:	tbnz	w10, #7, 41a3c4 <ferror@plt+0x16b24>
  41a408:	and	w8, w8, #0xfffffffe
  41a40c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41a410:	add	x1, x1, #0xc9
  41a414:	tbnz	w8, #0, 41a424 <ferror@plt+0x16b84>
  41a418:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41a41c:	add	x1, x1, #0xda
  41a420:	tbz	w8, #1, 41a43c <ferror@plt+0x16b9c>
  41a424:	mov	x21, x2
  41a428:	mov	w2, #0x5                   	// #5
  41a42c:	mov	x0, xzr
  41a430:	bl	403700 <dcgettext@plt>
  41a434:	bl	4400a0 <error@@Base>
  41a438:	mov	x2, x21
  41a43c:	ldr	w1, [sp, #36]
  41a440:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  41a444:	add	x0, x0, #0x959
  41a448:	add	x21, x25, w20, uxtw
  41a44c:	str	x2, [sp, #88]
  41a450:	bl	4037a0 <printf@plt>
  41a454:	mov	x9, xzr
  41a458:	mov	x20, xzr
  41a45c:	mov	w10, wzr
  41a460:	mov	w8, #0x1                   	// #1
  41a464:	b	41a47c <ferror@plt+0x16bdc>
  41a468:	orr	w13, w8, #0x2
  41a46c:	cmp	w12, #0x0
  41a470:	csel	w8, w8, w13, eq  // eq = none
  41a474:	add	x9, x9, #0x1
  41a478:	tbz	w11, #7, 41a4c0 <ferror@plt+0x16c20>
  41a47c:	add	x11, x21, x9
  41a480:	cmp	x11, x22
  41a484:	b.cs	41a4c4 <ferror@plt+0x16c24>  // b.hs, b.nlast
  41a488:	ldrb	w11, [x11]
  41a48c:	cmp	w10, #0x3f
  41a490:	and	x12, x11, #0x7f
  41a494:	b.hi	41a468 <ferror@plt+0x16bc8>  // b.pmore
  41a498:	mov	w13, w10
  41a49c:	lsl	x15, x12, x13
  41a4a0:	orr	x20, x15, x20
  41a4a4:	lsr	x13, x20, x13
  41a4a8:	orr	w14, w8, #0x2
  41a4ac:	cmp	x13, x12
  41a4b0:	csel	w8, w8, w14, eq  // eq = none
  41a4b4:	add	w10, w10, #0x7
  41a4b8:	add	x9, x9, #0x1
  41a4bc:	tbnz	w11, #7, 41a47c <ferror@plt+0x16bdc>
  41a4c0:	and	w8, w8, #0xfffffffe
  41a4c4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41a4c8:	add	x25, x21, w9, uxtw
  41a4cc:	add	x1, x1, #0xc9
  41a4d0:	tbnz	w8, #0, 41a4e0 <ferror@plt+0x16c40>
  41a4d4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41a4d8:	add	x1, x1, #0xda
  41a4dc:	tbz	w8, #1, 41a4f0 <ferror@plt+0x16c50>
  41a4e0:	mov	w2, #0x5                   	// #5
  41a4e4:	mov	x0, xzr
  41a4e8:	bl	403700 <dcgettext@plt>
  41a4ec:	bl	4400a0 <error@@Base>
  41a4f0:	ldr	w1, [sp, #36]
  41a4f4:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  41a4f8:	add	x0, x0, #0x959
  41a4fc:	mov	x2, x20
  41a500:	bl	4037a0 <printf@plt>
  41a504:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a508:	mov	w2, #0x5                   	// #5
  41a50c:	mov	x0, xzr
  41a510:	add	x1, x1, #0xa03
  41a514:	bl	403700 <dcgettext@plt>
  41a518:	ldr	x1, [sp, #48]
  41a51c:	adrp	x3, 445000 <warn@@Base+0x4e9c>
  41a520:	mov	w2, #0x8                   	// #8
  41a524:	add	x3, x3, #0x830
  41a528:	bl	4037a0 <printf@plt>
  41a52c:	ldur	w21, [x29, #-108]
  41a530:	ldr	x8, [sp, #88]
  41a534:	add	x10, x27, #0x2
  41a538:	cmp	x10, x22
  41a53c:	b.ls	41a55c <ferror@plt+0x16cbc>  // b.plast
  41a540:	b	41a824 <ferror@plt+0x16f84>
  41a544:	ldur	x19, [x29, #-72]
  41a548:	mov	x8, #0xffffffffffffffff    	// #-1
  41a54c:	mov	x20, #0xffffffffffffffff    	// #-1
  41a550:	add	x10, x27, #0x2
  41a554:	cmp	x10, x22
  41a558:	b.hi	41a824 <ferror@plt+0x16f84>  // b.pmore
  41a55c:	str	x25, [sp, #120]
  41a560:	str	x8, [sp, #88]
  41a564:	b.cs	41a570 <ferror@plt+0x16cd0>  // b.hs, b.nlast
  41a568:	mov	w1, #0x2                   	// #2
  41a56c:	b	41a590 <ferror@plt+0x16cf0>
  41a570:	cmp	x27, x22
  41a574:	b.cs	41a588 <ferror@plt+0x16ce8>  // b.hs, b.nlast
  41a578:	sub	w1, w22, w27
  41a57c:	sub	w8, w1, #0x1
  41a580:	cmp	w8, #0x7
  41a584:	b.ls	41a590 <ferror@plt+0x16cf0>  // b.plast
  41a588:	mov	x0, xzr
  41a58c:	b	41a5a8 <ferror@plt+0x16d08>
  41a590:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41a594:	ldr	x8, [x8, #648]
  41a598:	mov	x0, x27
  41a59c:	mov	x19, x10
  41a5a0:	blr	x8
  41a5a4:	mov	x10, x19
  41a5a8:	ldr	x9, [sp, #112]
  41a5ac:	and	x23, x0, #0xffff
  41a5b0:	add	x8, x10, x23
  41a5b4:	cmp	x8, x22
  41a5b8:	mov	x27, x10
  41a5bc:	b.hi	41a844 <ferror@plt+0x16fa4>  // b.pmore
  41a5c0:	adrp	x25, 46b000 <_bfd_std_section+0x2118>
  41a5c4:	add	x25, x25, #0x530
  41a5c8:	str	x8, [sp, #48]
  41a5cc:	ldrsw	x8, [x25]
  41a5d0:	ldur	x22, [x29, #-88]
  41a5d4:	add	x19, x25, #0x330
  41a5d8:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41a5dc:	add	x21, x19, x8, lsl #6
  41a5e0:	add	x3, x9, x22
  41a5e4:	add	w9, w8, #0x1
  41a5e8:	and	w8, w9, #0xf
  41a5ec:	mov	w1, #0x40                  	// #64
  41a5f0:	mov	x0, x21
  41a5f4:	add	x2, x2, #0x89
  41a5f8:	str	w8, [x25]
  41a5fc:	bl	403160 <snprintf@plt>
  41a600:	str	x27, [sp, #40]
  41a604:	ldr	x27, [sp, #56]
  41a608:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  41a60c:	add	x0, x0, #0x380
  41a610:	add	x1, x21, x27
  41a614:	bl	4037a0 <printf@plt>
  41a618:	ldrsw	x8, [x25]
  41a61c:	ldr	x9, [sp, #80]
  41a620:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41a624:	mov	w1, #0x40                  	// #64
  41a628:	add	x21, x19, x8, lsl #6
  41a62c:	add	x3, x9, x22
  41a630:	add	w9, w8, #0x1
  41a634:	and	w8, w9, #0xf
  41a638:	mov	x0, x21
  41a63c:	add	x2, x2, #0x89
  41a640:	str	w8, [x25]
  41a644:	bl	403160 <snprintf@plt>
  41a648:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  41a64c:	add	x1, x21, x27
  41a650:	add	x0, x0, #0x380
  41a654:	bl	4037a0 <printf@plt>
  41a658:	adrp	x19, 468000 <_sch_istable+0x1c50>
  41a65c:	ldr	x1, [x19, #3808]
  41a660:	mov	w0, #0x28                  	// #40
  41a664:	bl	4030b0 <putc@plt>
  41a668:	ldr	x0, [sp, #40]
  41a66c:	ldp	w3, w2, [sp, #8]
  41a670:	ldr	x5, [sp, #16]
  41a674:	ldur	x6, [x29, #-120]
  41a678:	ldr	x1, [sp, #96]
  41a67c:	mov	x4, x23
  41a680:	bl	424130 <ferror@plt+0x20890>
  41a684:	ldr	x1, [x19, #3808]
  41a688:	mov	w23, w0
  41a68c:	mov	w0, #0x29                  	// #41
  41a690:	bl	4030b0 <putc@plt>
  41a694:	ldur	w8, [x29, #-96]
  41a698:	cbnz	w8, 41a6b8 <ferror@plt+0x16e18>
  41a69c:	cbz	w23, 41a6b8 <ferror@plt+0x16e18>
  41a6a0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41a6a4:	mov	w2, #0x5                   	// #5
  41a6a8:	mov	x0, xzr
  41a6ac:	add	x1, x1, #0xad1
  41a6b0:	bl	403700 <dcgettext@plt>
  41a6b4:	bl	4037a0 <printf@plt>
  41a6b8:	ldp	x9, x25, [sp, #112]
  41a6bc:	ldp	x10, x8, [sp, #80]
  41a6c0:	ldur	w21, [x29, #-108]
  41a6c4:	ldr	x22, [sp, #24]
  41a6c8:	ldr	x27, [sp, #48]
  41a6cc:	cmp	x9, x10
  41a6d0:	b.ne	41a6e4 <ferror@plt+0x16e44>  // b.any
  41a6d4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a6d8:	cmp	x8, x20
  41a6dc:	add	x1, x1, #0xac9
  41a6e0:	b.eq	41a714 <ferror@plt+0x16e74>  // b.none
  41a6e4:	cmp	x8, x20
  41a6e8:	cset	w8, hi  // hi = pmore
  41a6ec:	cmp	x9, x10
  41a6f0:	cset	w9, eq  // eq = none
  41a6f4:	b.hi	41a70c <ferror@plt+0x16e6c>  // b.pmore
  41a6f8:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a6fc:	and	w8, w9, w8
  41a700:	add	x1, x1, #0xad9
  41a704:	cbz	w8, 41a72c <ferror@plt+0x16e8c>
  41a708:	b	41a714 <ferror@plt+0x16e74>
  41a70c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a710:	add	x1, x1, #0xad9
  41a714:	mov	w2, #0x5                   	// #5
  41a718:	mov	x0, xzr
  41a71c:	bl	403700 <dcgettext@plt>
  41a720:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41a724:	ldr	x1, [x8, #3808]
  41a728:	bl	402fe0 <fputs@plt>
  41a72c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41a730:	ldr	x1, [x8, #3808]
  41a734:	mov	w0, #0xa                   	// #10
  41a738:	bl	4030b0 <putc@plt>
  41a73c:	b	41a250 <ferror@plt+0x169b0>
  41a740:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a744:	mov	w2, #0x5                   	// #5
  41a748:	mov	x0, xzr
  41a74c:	add	x1, x1, #0xa21
  41a750:	bl	403700 <dcgettext@plt>
  41a754:	bl	4037a0 <printf@plt>
  41a758:	ldur	w21, [x29, #-108]
  41a75c:	ldur	x9, [x29, #-128]
  41a760:	ldr	x8, [sp, #112]
  41a764:	and	x8, x8, x19
  41a768:	cmn	x8, #0x1
  41a76c:	b.eq	41a78c <ferror@plt+0x16eec>  // b.none
  41a770:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a774:	mov	w2, #0x5                   	// #5
  41a778:	mov	x0, xzr
  41a77c:	add	x1, x1, #0xb8d
  41a780:	bl	403700 <dcgettext@plt>
  41a784:	bl	4037a0 <printf@plt>
  41a788:	ldur	x9, [x29, #-128]
  41a78c:	stp	x25, x27, [x29, #-56]
  41a790:	ldur	x19, [x29, #-72]
  41a794:	b	418fac <ferror@plt+0x1570c>
  41a798:	mov	x19, x20
  41a79c:	b	4198bc <ferror@plt+0x1601c>
  41a7a0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a7a4:	mov	w2, #0x5                   	// #5
  41a7a8:	mov	x0, xzr
  41a7ac:	add	x1, x1, #0xa56
  41a7b0:	bl	403700 <dcgettext@plt>
  41a7b4:	mov	w1, w23
  41a7b8:	bl	440164 <warn@@Base>
  41a7bc:	ldur	x9, [x29, #-128]
  41a7c0:	ldr	x23, [sp, #104]
  41a7c4:	b	41a78c <ferror@plt+0x16eec>
  41a7c8:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a7cc:	mov	w2, #0x5                   	// #5
  41a7d0:	mov	x0, xzr
  41a7d4:	add	x1, x1, #0xa21
  41a7d8:	stp	x25, x27, [x29, #-56]
  41a7dc:	bl	403700 <dcgettext@plt>
  41a7e0:	bl	4037a0 <printf@plt>
  41a7e4:	ldr	x23, [sp, #104]
  41a7e8:	ldur	x19, [x29, #-72]
  41a7ec:	ldur	x9, [x29, #-128]
  41a7f0:	b	418fac <ferror@plt+0x1570c>
  41a7f4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a7f8:	mov	w2, #0x5                   	// #5
  41a7fc:	mov	x0, xzr
  41a800:	add	x1, x1, #0xb68
  41a804:	bl	403700 <dcgettext@plt>
  41a808:	mov	w1, w21
  41a80c:	bl	4400a0 <error@@Base>
  41a810:	ldur	x9, [x29, #-128]
  41a814:	ldur	w21, [x29, #-108]
  41a818:	mov	x25, x26
  41a81c:	mov	x27, x9
  41a820:	b	41a790 <ferror@plt+0x16ef0>
  41a824:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a828:	mov	w2, #0x5                   	// #5
  41a82c:	mov	x0, xzr
  41a830:	add	x1, x1, #0x9c8
  41a834:	bl	403700 <dcgettext@plt>
  41a838:	mov	x1, x28
  41a83c:	bl	440164 <warn@@Base>
  41a840:	b	4198a4 <ferror@plt+0x16004>
  41a844:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a848:	mov	w2, #0x5                   	// #5
  41a84c:	mov	x0, xzr
  41a850:	add	x1, x1, #0x9c8
  41a854:	bl	403700 <dcgettext@plt>
  41a858:	mov	x1, x28
  41a85c:	bl	440164 <warn@@Base>
  41a860:	ldr	x23, [sp, #104]
  41a864:	ldur	w21, [x29, #-108]
  41a868:	b	41a8bc <ferror@plt+0x1701c>
  41a86c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a870:	mov	w2, #0x5                   	// #5
  41a874:	mov	x0, xzr
  41a878:	add	x1, x1, #0x9c8
  41a87c:	bl	403700 <dcgettext@plt>
  41a880:	mov	x1, x28
  41a884:	bl	440164 <warn@@Base>
  41a888:	ldur	w21, [x29, #-108]
  41a88c:	ldur	x9, [x29, #-128]
  41a890:	ldp	x8, x25, [sp, #112]
  41a894:	and	x8, x8, x19
  41a898:	cmn	x8, #0x1
  41a89c:	b.ne	41a770 <ferror@plt+0x16ed0>  // b.any
  41a8a0:	b	41a78c <ferror@plt+0x16eec>
  41a8a4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a8a8:	mov	w2, #0x5                   	// #5
  41a8ac:	mov	x0, xzr
  41a8b0:	add	x1, x1, #0xa21
  41a8b4:	bl	403700 <dcgettext@plt>
  41a8b8:	bl	4037a0 <printf@plt>
  41a8bc:	ldur	x19, [x29, #-72]
  41a8c0:	ldur	x9, [x29, #-128]
  41a8c4:	ldr	x25, [sp, #120]
  41a8c8:	b	4198a8 <ferror@plt+0x16008>
  41a8cc:	ldur	x22, [x29, #-48]
  41a8d0:	ldur	x20, [x29, #-120]
  41a8d4:	ldr	x8, [x20, #32]
  41a8d8:	ldr	x9, [x20, #48]
  41a8dc:	add	x8, x8, x9
  41a8e0:	cmp	x22, x8
  41a8e4:	b.cs	41a920 <ferror@plt+0x17080>  // b.hs, b.nlast
  41a8e8:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a8ec:	adrp	x2, 44e000 <warn@@Base+0xde9c>
  41a8f0:	sub	x3, x8, x22
  41a8f4:	add	x1, x1, #0x8d1
  41a8f8:	add	x2, x2, #0x904
  41a8fc:	mov	w4, #0x5                   	// #5
  41a900:	mov	x0, xzr
  41a904:	bl	4035d0 <dcngettext@plt>
  41a908:	ldr	x8, [x20, #32]
  41a90c:	ldr	x9, [x20, #48]
  41a910:	ldr	x2, [x20, #16]
  41a914:	add	x8, x8, x9
  41a918:	sub	x1, x8, x22
  41a91c:	bl	440164 <warn@@Base>
  41a920:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41a924:	ldr	x1, [x8, #3808]
  41a928:	mov	w0, #0xa                   	// #10
  41a92c:	bl	4030b0 <putc@plt>
  41a930:	mov	x0, x24
  41a934:	bl	403510 <free@plt>
  41a938:	mov	w0, #0x1                   	// #1
  41a93c:	b	41aa60 <ferror@plt+0x171c0>
  41a940:	mov	w1, #0x8                   	// #8
  41a944:	ldr	x8, [x21, #648]
  41a948:	blr	x8
  41a94c:	add	x21, x20, #0x2
  41a950:	cmp	x21, x23
  41a954:	b.cc	4188e8 <ferror@plt+0x15048>  // b.lo, b.ul, b.last
  41a958:	b	41872c <ferror@plt+0x14e8c>
  41a95c:	cmp	x21, x23
  41a960:	b.cs	41a980 <ferror@plt+0x170e0>  // b.hs, b.nlast
  41a964:	sub	w1, w23, w21
  41a968:	sub	w8, w1, #0x1
  41a96c:	cmp	w8, #0x7
  41a970:	b.hi	41a980 <ferror@plt+0x170e0>  // b.pmore
  41a974:	ldr	x8, [x24, #648]
  41a978:	mov	x0, x21
  41a97c:	blr	x8
  41a980:	add	x21, x20, #0x4
  41a984:	cmp	x21, x23
  41a988:	b.cs	41a994 <ferror@plt+0x170f4>  // b.hs, b.nlast
  41a98c:	mov	w1, #0x1                   	// #1
  41a990:	b	41a9ac <ferror@plt+0x1710c>
  41a994:	cmp	x22, x23
  41a998:	b.cs	41a9cc <ferror@plt+0x1712c>  // b.hs, b.nlast
  41a99c:	sub	w1, w23, w22
  41a9a0:	sub	w8, w1, #0x1
  41a9a4:	cmp	w8, #0x7
  41a9a8:	b.hi	41a9cc <ferror@plt+0x1712c>  // b.pmore
  41a9ac:	ldr	x8, [x24, #648]
  41a9b0:	mov	x0, x22
  41a9b4:	blr	x8
  41a9b8:	ands	w22, w0, #0xff
  41a9bc:	b.eq	41a9cc <ferror@plt+0x1712c>  // b.none
  41a9c0:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  41a9c4:	add	x1, x1, #0x9db
  41a9c8:	b	418924 <ferror@plt+0x15084>
  41a9cc:	add	x22, x20, #0x8
  41a9d0:	cmp	x22, x23
  41a9d4:	b.cs	41aa10 <ferror@plt+0x17170>  // b.hs, b.nlast
  41a9d8:	mov	w1, #0x4                   	// #4
  41a9dc:	ldr	x8, [x24, #648]
  41a9e0:	mov	x0, x21
  41a9e4:	blr	x8
  41a9e8:	mov	x20, x0
  41a9ec:	cbz	w20, 41aa28 <ferror@plt+0x17188>
  41a9f0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41a9f4:	add	x1, x1, #0x64a
  41a9f8:	mov	w2, #0x5                   	// #5
  41a9fc:	mov	x0, xzr
  41aa00:	bl	403700 <dcgettext@plt>
  41aa04:	ldr	x1, [x25, #16]
  41aa08:	mov	w2, w20
  41aa0c:	b	418938 <ferror@plt+0x15098>
  41aa10:	cmp	x21, x23
  41aa14:	b.cs	41aa28 <ferror@plt+0x17188>  // b.hs, b.nlast
  41aa18:	sub	w1, w23, w21
  41aa1c:	sub	w8, w1, #0x1
  41aa20:	cmp	w8, #0x7
  41aa24:	b.ls	41a9dc <ferror@plt+0x1713c>  // b.plast
  41aa28:	ldur	x8, [x29, #-80]
  41aa2c:	ldr	x23, [sp, #104]
  41aa30:	sub	x20, x22, x8
  41aa34:	mov	x0, x19
  41aa38:	bl	426ee4 <ferror@plt+0x23644>
  41aa3c:	cbnz	w0, 418788 <ferror@plt+0x14ee8>
  41aa40:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41aa44:	add	x1, x1, #0x687
  41aa48:	mov	w2, #0x5                   	// #5
  41aa4c:	mov	x0, xzr
  41aa50:	bl	403700 <dcgettext@plt>
  41aa54:	ldr	x1, [x25, #16]
  41aa58:	bl	440164 <warn@@Base>
  41aa5c:	mov	w0, wzr
  41aa60:	ldp	x20, x19, [sp, #352]
  41aa64:	ldp	x22, x21, [sp, #336]
  41aa68:	ldp	x24, x23, [sp, #320]
  41aa6c:	ldp	x26, x25, [sp, #304]
  41aa70:	ldp	x28, x27, [sp, #288]
  41aa74:	ldp	x29, x30, [sp, #272]
  41aa78:	add	sp, sp, #0x170
  41aa7c:	ret
  41aa80:	sub	sp, sp, #0xa0
  41aa84:	stp	x29, x30, [sp, #64]
  41aa88:	stp	x28, x27, [sp, #80]
  41aa8c:	stp	x26, x25, [sp, #96]
  41aa90:	stp	x24, x23, [sp, #112]
  41aa94:	stp	x22, x21, [sp, #128]
  41aa98:	stp	x20, x19, [sp, #144]
  41aa9c:	mov	x19, x0
  41aaa0:	ldr	x20, [x0, #32]
  41aaa4:	ldr	x21, [x0, #48]
  41aaa8:	ldr	x0, [x0, #16]
  41aaac:	mov	x23, x1
  41aab0:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  41aab4:	add	x1, x1, #0x7eb
  41aab8:	add	x29, sp, #0x40
  41aabc:	bl	4036d0 <strstr@plt>
  41aac0:	cbz	x21, 41ab18 <ferror@plt+0x17278>
  41aac4:	mov	x22, x0
  41aac8:	add	x26, x20, x21
  41aacc:	cbz	x0, 41ab3c <ferror@plt+0x1729c>
  41aad0:	cmp	x21, #0x0
  41aad4:	csel	w8, w21, wzr, gt
  41aad8:	cmp	x21, #0x5
  41aadc:	mov	w9, #0x4                   	// #4
  41aae0:	csel	w1, w8, w9, lt  // lt = tstop
  41aae4:	sub	w8, w1, #0x1
  41aae8:	cmp	w8, #0x8
  41aaec:	adrp	x27, 46c000 <_bfd_std_section+0x3118>
  41aaf0:	b.cc	41ab7c <ferror@plt+0x172dc>  // b.lo, b.ul, b.last
  41aaf4:	mov	x25, xzr
  41aaf8:	add	x24, x20, #0x4
  41aafc:	mov	x8, #0xfffffffffffffffc    	// #-4
  41ab00:	mov	w9, #0x4                   	// #4
  41ab04:	ldr	x10, [x19, #48]
  41ab08:	add	x9, x9, x25
  41ab0c:	cmp	x9, x10
  41ab10:	b.hi	41adfc <ferror@plt+0x1755c>  // b.pmore
  41ab14:	b	41ae14 <ferror@plt+0x17574>
  41ab18:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41ab1c:	add	x1, x1, #0x5d9
  41ab20:	mov	w2, #0x5                   	// #5
  41ab24:	mov	x0, xzr
  41ab28:	bl	403700 <dcgettext@plt>
  41ab2c:	ldr	x1, [x19, #16]
  41ab30:	bl	4037a0 <printf@plt>
  41ab34:	mov	w0, wzr
  41ab38:	b	41b2fc <ferror@plt+0x17a5c>
  41ab3c:	mov	w25, wzr
  41ab40:	mov	x28, x20
  41ab44:	mov	x0, x23
  41ab48:	bl	426ee4 <ferror@plt+0x23644>
  41ab4c:	cbz	w0, 41abc4 <ferror@plt+0x17324>
  41ab50:	stur	x20, [x29, #-16]
  41ab54:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  41ab58:	ldr	w8, [x20, #1296]
  41ab5c:	cbz	w8, 41ad38 <ferror@plt+0x17498>
  41ab60:	adrp	x23, 46b000 <_bfd_std_section+0x2118>
  41ab64:	ldr	x10, [x23, #1400]
  41ab68:	cmp	w8, #0x1
  41ab6c:	b.ne	41ac00 <ferror@plt+0x17360>  // b.any
  41ab70:	mov	x9, xzr
  41ab74:	mov	w11, wzr
  41ab78:	b	41ac38 <ferror@plt+0x17398>
  41ab7c:	ldr	x8, [x27, #648]
  41ab80:	mov	x0, x20
  41ab84:	blr	x8
  41ab88:	mov	w8, #0xffffffff            	// #-1
  41ab8c:	mov	x25, x0
  41ab90:	cmp	x0, x8
  41ab94:	add	x0, x20, #0x4
  41ab98:	b.ne	41abe0 <ferror@plt+0x17340>  // b.any
  41ab9c:	cmp	x21, #0xc
  41aba0:	add	x24, x20, #0xc
  41aba4:	b.gt	41add4 <ferror@plt+0x17534>
  41aba8:	cmp	x21, #0x5
  41abac:	b.lt	41abbc <ferror@plt+0x1731c>  // b.tstop
  41abb0:	sub	w8, w21, #0x5
  41abb4:	cmp	w8, #0x7
  41abb8:	b.ls	41b31c <ferror@plt+0x17a7c>  // b.plast
  41abbc:	mov	x25, xzr
  41abc0:	b	41ade4 <ferror@plt+0x17544>
  41abc4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41abc8:	add	x1, x1, #0x687
  41abcc:	mov	w2, #0x5                   	// #5
  41abd0:	mov	x0, xzr
  41abd4:	bl	403700 <dcgettext@plt>
  41abd8:	ldr	x1, [x19, #16]
  41abdc:	b	41af08 <ferror@plt+0x17668>
  41abe0:	mov	x8, #0xfffffffffffffffc    	// #-4
  41abe4:	mov	w9, #0x4                   	// #4
  41abe8:	mov	x24, x0
  41abec:	ldr	x10, [x19, #48]
  41abf0:	add	x9, x9, x25
  41abf4:	cmp	x9, x10
  41abf8:	b.hi	41adfc <ferror@plt+0x1755c>  // b.pmore
  41abfc:	b	41ae14 <ferror@plt+0x17574>
  41ac00:	and	x9, x8, #0xfffffffe
  41ac04:	mov	w11, wzr
  41ac08:	mov	w12, wzr
  41ac0c:	add	x13, x10, #0xc8
  41ac10:	mov	x14, x9
  41ac14:	ldur	w15, [x13, #-104]
  41ac18:	ldr	w16, [x13], #208
  41ac1c:	subs	x14, x14, #0x2
  41ac20:	add	w11, w15, w11
  41ac24:	add	w12, w16, w12
  41ac28:	b.ne	41ac14 <ferror@plt+0x17374>  // b.any
  41ac2c:	cmp	x9, x8
  41ac30:	add	w11, w12, w11
  41ac34:	b.eq	41ac58 <ferror@plt+0x173b8>  // b.none
  41ac38:	mov	w12, #0x68                  	// #104
  41ac3c:	madd	x10, x9, x12, x10
  41ac40:	add	x10, x10, #0x60
  41ac44:	ldr	w12, [x10], #104
  41ac48:	add	x9, x9, #0x1
  41ac4c:	cmp	x9, x8
  41ac50:	add	w11, w12, w11
  41ac54:	b.cc	41ac44 <ferror@plt+0x173a4>  // b.lo, b.ul, b.last
  41ac58:	cbz	w11, 41ad38 <ferror@plt+0x17498>
  41ac5c:	mov	w24, w11
  41ac60:	lsl	x0, x24, #4
  41ac64:	bl	403290 <xmalloc@plt>
  41ac68:	ldr	w8, [x20, #1296]
  41ac6c:	mov	x20, x0
  41ac70:	cbz	w8, 41ad54 <ferror@plt+0x174b4>
  41ac74:	ldr	x10, [x23, #1400]
  41ac78:	mov	x9, xzr
  41ac7c:	mov	w11, #0x68                  	// #104
  41ac80:	mov	x15, x20
  41ac84:	b	41ac94 <ferror@plt+0x173f4>
  41ac88:	add	x9, x9, #0x1
  41ac8c:	cmp	x9, x8
  41ac90:	b.cs	41ad54 <ferror@plt+0x174b4>  // b.hs, b.nlast
  41ac94:	madd	x12, x9, x11, x10
  41ac98:	ldr	w13, [x12, #96]
  41ac9c:	cbz	w13, 41ac88 <ferror@plt+0x173e8>
  41aca0:	madd	x14, x9, x11, x10
  41aca4:	ldr	x14, [x14, #88]
  41aca8:	cmp	w13, #0x4
  41acac:	b.cs	41acb8 <ferror@plt+0x17418>  // b.hs, b.nlast
  41acb0:	mov	x16, xzr
  41acb4:	b	41ad20 <ferror@plt+0x17480>
  41acb8:	add	x16, x14, x13, lsl #3
  41acbc:	cmp	x15, x16
  41acc0:	b.cs	41acdc <ferror@plt+0x1743c>  // b.hs, b.nlast
  41acc4:	add	x16, x15, x13, lsl #4
  41acc8:	sub	x16, x16, #0x8
  41accc:	cmp	x14, x16
  41acd0:	b.cs	41acdc <ferror@plt+0x1743c>  // b.hs, b.nlast
  41acd4:	mov	x16, xzr
  41acd8:	b	41ad20 <ferror@plt+0x17480>
  41acdc:	and	x16, x13, #0xfffffffc
  41ace0:	dup	v1.2d, x12
  41ace4:	add	x17, x15, #0x20
  41ace8:	add	x15, x15, x16, lsl #4
  41acec:	add	x18, x14, #0x10
  41acf0:	mov	x0, x16
  41acf4:	ldp	q0, q2, [x18, #-16]
  41acf8:	sub	x1, x17, #0x20
  41acfc:	mov	v3.16b, v1.16b
  41ad00:	subs	x0, x0, #0x4
  41ad04:	st2	{v0.2d, v1.2d}, [x1]
  41ad08:	st2	{v2.2d, v3.2d}, [x17]
  41ad0c:	add	x17, x17, #0x40
  41ad10:	add	x18, x18, #0x20
  41ad14:	b.ne	41acf4 <ferror@plt+0x17454>  // b.any
  41ad18:	cmp	x16, x13
  41ad1c:	b.eq	41ac88 <ferror@plt+0x173e8>  // b.none
  41ad20:	ldr	x17, [x14, x16, lsl #3]
  41ad24:	add	x16, x16, #0x1
  41ad28:	cmp	x16, x13
  41ad2c:	stp	x17, x12, [x15], #16
  41ad30:	b.cc	41ad20 <ferror@plt+0x17480>  // b.lo, b.ul, b.last
  41ad34:	b	41ac88 <ferror@plt+0x173e8>
  41ad38:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41ad3c:	add	x1, x1, #0xc8e
  41ad40:	mov	w2, #0x5                   	// #5
  41ad44:	mov	x0, xzr
  41ad48:	bl	403700 <dcgettext@plt>
  41ad4c:	bl	4037a0 <printf@plt>
  41ad50:	b	41b2f8 <ferror@plt+0x17a58>
  41ad54:	adrp	x3, 42b000 <ferror@plt+0x27760>
  41ad58:	add	x3, x3, #0xe30
  41ad5c:	mov	w2, #0x10                  	// #16
  41ad60:	mov	x0, x20
  41ad64:	mov	x1, x24
  41ad68:	bl	4030f0 <qsort@plt>
  41ad6c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  41ad70:	ldr	w8, [x8, #1256]
  41ad74:	cbz	w8, 41ada0 <ferror@plt+0x17500>
  41ad78:	ldr	x8, [x20]
  41ad7c:	cbz	x8, 41ada0 <ferror@plt+0x17500>
  41ad80:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41ad84:	add	x1, x1, #0xcb6
  41ad88:	mov	w2, #0x5                   	// #5
  41ad8c:	mov	x0, xzr
  41ad90:	bl	403700 <dcgettext@plt>
  41ad94:	ldr	x1, [x19, #16]
  41ad98:	ldr	x2, [x20]
  41ad9c:	bl	440164 <warn@@Base>
  41ada0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41ada4:	ldr	w8, [x8, #572]
  41ada8:	cbz	w8, 41af34 <ferror@plt+0x17694>
  41adac:	ldr	x8, [x19, #24]
  41adb0:	cbz	x8, 41af34 <ferror@plt+0x17694>
  41adb4:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41adb8:	add	x1, x1, #0x999
  41adbc:	mov	w2, #0x5                   	// #5
  41adc0:	mov	x0, xzr
  41adc4:	bl	403700 <dcgettext@plt>
  41adc8:	ldp	x1, x2, [x19, #16]
  41adcc:	bl	4037a0 <printf@plt>
  41add0:	b	41af50 <ferror@plt+0x176b0>
  41add4:	mov	w1, #0x8                   	// #8
  41add8:	ldr	x8, [x27, #648]
  41addc:	blr	x8
  41ade0:	mov	x25, x0
  41ade4:	mov	x8, #0xfffffffffffffff8    	// #-8
  41ade8:	mov	w9, #0xc                   	// #12
  41adec:	ldr	x10, [x19, #48]
  41adf0:	add	x9, x9, x25
  41adf4:	cmp	x9, x10
  41adf8:	b.ls	41ae14 <ferror@plt+0x17574>  // b.plast
  41adfc:	ldr	x9, [x19, #32]
  41ae00:	add	x8, x8, x24
  41ae04:	mov	x0, x19
  41ae08:	sub	x1, x8, x9
  41ae0c:	bl	4039bc <ferror@plt+0x11c>
  41ae10:	cbz	w0, 41aef0 <ferror@plt+0x17650>
  41ae14:	add	x25, x24, #0x2
  41ae18:	cmp	x25, x26
  41ae1c:	b.cs	41ae28 <ferror@plt+0x17588>  // b.hs, b.nlast
  41ae20:	mov	w1, #0x2                   	// #2
  41ae24:	b	41ae40 <ferror@plt+0x175a0>
  41ae28:	cmp	x24, x26
  41ae2c:	b.cs	41aed0 <ferror@plt+0x17630>  // b.hs, b.nlast
  41ae30:	sub	w1, w26, w24
  41ae34:	sub	w8, w1, #0x1
  41ae38:	cmp	w8, #0x7
  41ae3c:	b.hi	41aed0 <ferror@plt+0x17630>  // b.pmore
  41ae40:	ldr	x8, [x27, #648]
  41ae44:	mov	x0, x24
  41ae48:	blr	x8
  41ae4c:	and	x8, x0, #0xffff
  41ae50:	cmp	x8, #0x5
  41ae54:	b.ne	41aed0 <ferror@plt+0x17630>  // b.any
  41ae58:	mov	x8, x26
  41ae5c:	add	x26, x24, #0x3
  41ae60:	cmp	x26, x8
  41ae64:	b.cs	41af14 <ferror@plt+0x17674>  // b.hs, b.nlast
  41ae68:	mov	x28, x8
  41ae6c:	mov	w1, #0x1                   	// #1
  41ae70:	ldr	x8, [x27, #648]
  41ae74:	mov	x0, x25
  41ae78:	blr	x8
  41ae7c:	mov	x25, x0
  41ae80:	add	x27, x24, #0x4
  41ae84:	mov	x8, x28
  41ae88:	cmp	x27, x28
  41ae8c:	b.cs	41b0ec <ferror@plt+0x1784c>  // b.hs, b.nlast
  41ae90:	mov	x28, x8
  41ae94:	mov	w1, #0x1                   	// #1
  41ae98:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41ae9c:	ldr	x8, [x8, #648]
  41aea0:	mov	x0, x26
  41aea4:	blr	x8
  41aea8:	ands	w26, w0, #0xff
  41aeac:	b.eq	41b108 <ferror@plt+0x17868>  // b.none
  41aeb0:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  41aeb4:	add	x1, x1, #0x9db
  41aeb8:	mov	w2, #0x5                   	// #5
  41aebc:	mov	x0, xzr
  41aec0:	bl	403700 <dcgettext@plt>
  41aec4:	ldr	x1, [x19, #16]
  41aec8:	mov	w2, w26
  41aecc:	b	41b154 <ferror@plt+0x178b4>
  41aed0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41aed4:	add	x1, x1, #0xc0f
  41aed8:	mov	w2, #0x5                   	// #5
  41aedc:	mov	x0, xzr
  41aee0:	bl	403700 <dcgettext@plt>
  41aee4:	bl	440164 <warn@@Base>
  41aee8:	mov	w0, wzr
  41aeec:	b	41b2fc <ferror@plt+0x17a5c>
  41aef0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41aef4:	add	x1, x1, #0xbb4
  41aef8:	mov	w2, #0x5                   	// #5
  41aefc:	mov	x0, xzr
  41af00:	bl	403700 <dcgettext@plt>
  41af04:	mov	x1, x25
  41af08:	bl	440164 <warn@@Base>
  41af0c:	mov	w0, wzr
  41af10:	b	41b2fc <ferror@plt+0x17a5c>
  41af14:	cmp	x25, x8
  41af18:	b.cs	41b0d4 <ferror@plt+0x17834>  // b.hs, b.nlast
  41af1c:	sub	w1, w8, w25
  41af20:	mov	x28, x8
  41af24:	sub	w8, w1, #0x1
  41af28:	cmp	w8, #0x7
  41af2c:	b.ls	41ae70 <ferror@plt+0x175d0>  // b.plast
  41af30:	b	41b0d8 <ferror@plt+0x17838>
  41af34:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41af38:	add	x1, x1, #0x9c8
  41af3c:	mov	w2, #0x5                   	// #5
  41af40:	mov	x0, xzr
  41af44:	bl	403700 <dcgettext@plt>
  41af48:	ldr	x1, [x19, #16]
  41af4c:	bl	4037a0 <printf@plt>
  41af50:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41af54:	add	x1, x1, #0xce0
  41af58:	mov	w2, #0x5                   	// #5
  41af5c:	mov	x0, xzr
  41af60:	bl	403700 <dcgettext@plt>
  41af64:	bl	4037a0 <printf@plt>
  41af68:	adrp	x8, 42c000 <ferror@plt+0x28760>
  41af6c:	adrp	x9, 42b000 <ferror@plt+0x27760>
  41af70:	add	x8, x8, #0x61c
  41af74:	add	x9, x9, #0xe50
  41af78:	cmp	x22, #0x0
  41af7c:	csel	x8, x9, x8, ne  // ne = any
  41af80:	stp	x21, x8, [sp, #16]
  41af84:	stur	x24, [x29, #-24]
  41af88:	str	x26, [sp, #32]
  41af8c:	str	x20, [sp]
  41af90:	cbz	x22, 41b17c <ferror@plt+0x178dc>
  41af94:	and	w8, w25, #0xff
  41af98:	add	x26, x20, #0x8
  41af9c:	stur	w8, [x29, #-4]
  41afa0:	sub	w20, w8, #0x2
  41afa4:	ldur	x8, [x29, #-16]
  41afa8:	adrp	x25, 44e000 <warn@@Base+0xde9c>
  41afac:	mov	x22, xzr
  41afb0:	add	x25, x25, #0xcfb
  41afb4:	str	x8, [sp, #8]
  41afb8:	b	41afe8 <ferror@plt+0x17748>
  41afbc:	mov	w2, #0x5                   	// #5
  41afc0:	mov	x0, xzr
  41afc4:	mov	x1, x25
  41afc8:	bl	403700 <dcgettext@plt>
  41afcc:	ldur	w1, [x29, #-4]
  41afd0:	mov	x2, x27
  41afd4:	bl	440164 <warn@@Base>
  41afd8:	add	x22, x22, #0x1
  41afdc:	cmp	x22, x24
  41afe0:	add	x26, x26, #0x10
  41afe4:	b.cs	41b2e0 <ferror@plt+0x17a40>  // b.hs, b.nlast
  41afe8:	ldur	x27, [x26, #-8]
  41afec:	cmp	w20, #0x6
  41aff0:	b.hi	41afbc <ferror@plt+0x1771c>  // b.pmore
  41aff4:	tbnz	x27, #63, 41b044 <ferror@plt+0x177a4>
  41aff8:	cmp	x27, x21
  41affc:	b.ge	41b044 <ferror@plt+0x177a4>  // b.tcont
  41b000:	ldr	x8, [x26]
  41b004:	ldr	x24, [x8, #24]
  41b008:	ldur	x8, [x29, #-16]
  41b00c:	add	x23, x8, x27
  41b010:	cbz	x22, 41b0a0 <ferror@plt+0x17800>
  41b014:	adrp	x8, 469000 <_bfd_std_section+0x118>
  41b018:	ldr	w8, [x8, #1256]
  41b01c:	cbz	w8, 41b0a0 <ferror@plt+0x17800>
  41b020:	mov	x21, x28
  41b024:	cmp	x21, x23
  41b028:	b.cs	41b068 <ferror@plt+0x177c8>  // b.hs, b.nlast
  41b02c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b030:	mov	w2, #0x5                   	// #5
  41b034:	mov	x0, xzr
  41b038:	add	x1, x1, #0xd62
  41b03c:	mov	x28, x21
  41b040:	b	41b088 <ferror@plt+0x177e8>
  41b044:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b048:	mov	w2, #0x5                   	// #5
  41b04c:	mov	x0, xzr
  41b050:	add	x1, x1, #0xd36
  41b054:	bl	403700 <dcgettext@plt>
  41b058:	mov	x1, x27
  41b05c:	mov	w2, w22
  41b060:	bl	440164 <warn@@Base>
  41b064:	b	41afd8 <ferror@plt+0x17738>
  41b068:	b.ls	41b0a0 <ferror@plt+0x17800>  // b.plast
  41b06c:	ldr	x8, [sp, #8]
  41b070:	cmp	x23, x8
  41b074:	b.eq	41b0cc <ferror@plt+0x1782c>  // b.none
  41b078:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b07c:	mov	w2, #0x5                   	// #5
  41b080:	mov	x0, xzr
  41b084:	add	x1, x1, #0xd92
  41b088:	bl	403700 <dcgettext@plt>
  41b08c:	ldur	x8, [x29, #-16]
  41b090:	ldr	x3, [x19, #16]
  41b094:	sub	x1, x21, x8
  41b098:	mov	x2, x27
  41b09c:	bl	440164 <warn@@Base>
  41b0a0:	ldp	x8, x1, [sp, #24]
  41b0a4:	ldur	w2, [x29, #-4]
  41b0a8:	mov	x0, x23
  41b0ac:	mov	x3, x27
  41b0b0:	mov	x4, x24
  41b0b4:	blr	x8
  41b0b8:	str	x23, [sp, #8]
  41b0bc:	mov	x28, x23
  41b0c0:	ldr	x21, [sp, #16]
  41b0c4:	ldur	x24, [x29, #-24]
  41b0c8:	b	41afd8 <ferror@plt+0x17738>
  41b0cc:	mov	x28, x21
  41b0d0:	b	41b0c0 <ferror@plt+0x17820>
  41b0d4:	mov	x28, x8
  41b0d8:	mov	w25, wzr
  41b0dc:	add	x27, x24, #0x4
  41b0e0:	mov	x8, x28
  41b0e4:	cmp	x27, x28
  41b0e8:	b.cc	41ae90 <ferror@plt+0x175f0>  // b.lo, b.ul, b.last
  41b0ec:	mov	x28, x8
  41b0f0:	cmp	x26, x8
  41b0f4:	b.cs	41b108 <ferror@plt+0x17868>  // b.hs, b.nlast
  41b0f8:	sub	w1, w28, w26
  41b0fc:	sub	w8, w1, #0x1
  41b100:	cmp	w8, #0x7
  41b104:	b.ls	41ae98 <ferror@plt+0x175f8>  // b.plast
  41b108:	add	x8, x24, #0x8
  41b10c:	mov	x26, x28
  41b110:	mov	x28, x8
  41b114:	cmp	x8, x26
  41b118:	b.cs	41b160 <ferror@plt+0x178c0>  // b.hs, b.nlast
  41b11c:	mov	w1, #0x4                   	// #4
  41b120:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41b124:	ldr	x8, [x8, #648]
  41b128:	mov	x0, x27
  41b12c:	blr	x8
  41b130:	mov	x24, x0
  41b134:	cbz	w24, 41ab44 <ferror@plt+0x172a4>
  41b138:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b13c:	add	x1, x1, #0xc51
  41b140:	mov	w2, #0x5                   	// #5
  41b144:	mov	x0, xzr
  41b148:	bl	403700 <dcgettext@plt>
  41b14c:	ldr	x1, [x19, #16]
  41b150:	mov	w2, w24
  41b154:	bl	440164 <warn@@Base>
  41b158:	mov	w0, wzr
  41b15c:	b	41b2fc <ferror@plt+0x17a5c>
  41b160:	cmp	x27, x26
  41b164:	b.cs	41ab44 <ferror@plt+0x172a4>  // b.hs, b.nlast
  41b168:	sub	w1, w26, w27
  41b16c:	sub	w8, w1, #0x1
  41b170:	cmp	w8, #0x7
  41b174:	b.hi	41ab44 <ferror@plt+0x172a4>  // b.pmore
  41b178:	b	41b120 <ferror@plt+0x17880>
  41b17c:	add	x25, x20, #0x8
  41b180:	ldur	x20, [x29, #-16]
  41b184:	adrp	x23, 44e000 <warn@@Base+0xde9c>
  41b188:	add	x23, x23, #0xcfb
  41b18c:	b	41b1bc <ferror@plt+0x1791c>
  41b190:	mov	w2, #0x5                   	// #5
  41b194:	mov	x0, xzr
  41b198:	mov	x1, x23
  41b19c:	bl	403700 <dcgettext@plt>
  41b1a0:	mov	w1, w26
  41b1a4:	mov	x2, x27
  41b1a8:	bl	440164 <warn@@Base>
  41b1ac:	add	x22, x22, #0x1
  41b1b0:	cmp	x22, x24
  41b1b4:	add	x25, x25, #0x10
  41b1b8:	b.cs	41b2e0 <ferror@plt+0x17a40>  // b.hs, b.nlast
  41b1bc:	ldp	x27, x8, [x25, #-8]
  41b1c0:	ldr	w26, [x8]
  41b1c4:	sub	w9, w26, #0x2
  41b1c8:	cmp	w9, #0x7
  41b1cc:	b.cs	41b190 <ferror@plt+0x178f0>  // b.hs, b.nlast
  41b1d0:	tbnz	x27, #63, 41b240 <ferror@plt+0x179a0>
  41b1d4:	cmp	x27, x21
  41b1d8:	b.ge	41b240 <ferror@plt+0x179a0>  // b.tcont
  41b1dc:	mov	x24, x28
  41b1e0:	ldr	x28, [x8, #24]
  41b1e4:	ldur	x8, [x29, #-16]
  41b1e8:	mov	x9, x20
  41b1ec:	mov	x20, x23
  41b1f0:	add	x23, x8, x27
  41b1f4:	cbz	x22, 41b29c <ferror@plt+0x179fc>
  41b1f8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  41b1fc:	ldr	w8, [x8, #1256]
  41b200:	cbz	w8, 41b29c <ferror@plt+0x179fc>
  41b204:	cmp	x24, x23
  41b208:	b.cs	41b264 <ferror@plt+0x179c4>  // b.hs, b.nlast
  41b20c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b210:	mov	w2, #0x5                   	// #5
  41b214:	mov	x0, xzr
  41b218:	add	x1, x1, #0xd62
  41b21c:	mov	x21, x24
  41b220:	bl	403700 <dcgettext@plt>
  41b224:	ldur	x8, [x29, #-16]
  41b228:	ldr	x3, [x19, #16]
  41b22c:	mov	x2, x27
  41b230:	sub	x1, x24, x8
  41b234:	bl	440164 <warn@@Base>
  41b238:	ldr	x21, [sp, #16]
  41b23c:	b	41b29c <ferror@plt+0x179fc>
  41b240:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b244:	mov	w2, #0x5                   	// #5
  41b248:	mov	x0, xzr
  41b24c:	add	x1, x1, #0xd36
  41b250:	bl	403700 <dcgettext@plt>
  41b254:	mov	x1, x27
  41b258:	mov	w2, w22
  41b25c:	bl	440164 <warn@@Base>
  41b260:	b	41b1ac <ferror@plt+0x1790c>
  41b264:	ldr	x21, [sp, #16]
  41b268:	b.ls	41b29c <ferror@plt+0x179fc>  // b.plast
  41b26c:	cmp	x23, x9
  41b270:	b.eq	41b2cc <ferror@plt+0x17a2c>  // b.none
  41b274:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b278:	mov	w2, #0x5                   	// #5
  41b27c:	mov	x0, xzr
  41b280:	add	x1, x1, #0xd92
  41b284:	bl	403700 <dcgettext@plt>
  41b288:	ldur	x8, [x29, #-16]
  41b28c:	ldr	x3, [x19, #16]
  41b290:	mov	x2, x27
  41b294:	sub	x1, x24, x8
  41b298:	bl	440164 <warn@@Base>
  41b29c:	ldp	x8, x1, [sp, #24]
  41b2a0:	mov	x0, x23
  41b2a4:	mov	w2, w26
  41b2a8:	mov	x3, x27
  41b2ac:	mov	x4, x28
  41b2b0:	blr	x8
  41b2b4:	ldur	x24, [x29, #-24]
  41b2b8:	mov	x8, x23
  41b2bc:	mov	x28, x23
  41b2c0:	mov	x23, x20
  41b2c4:	mov	x20, x8
  41b2c8:	b	41b1ac <ferror@plt+0x1790c>
  41b2cc:	mov	x28, x24
  41b2d0:	ldur	x24, [x29, #-24]
  41b2d4:	mov	x23, x20
  41b2d8:	mov	x20, x9
  41b2dc:	b	41b1ac <ferror@plt+0x1790c>
  41b2e0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41b2e4:	ldr	x1, [x8, #3808]
  41b2e8:	mov	w0, #0xa                   	// #10
  41b2ec:	bl	4030b0 <putc@plt>
  41b2f0:	ldr	x0, [sp]
  41b2f4:	bl	403510 <free@plt>
  41b2f8:	mov	w0, #0x1                   	// #1
  41b2fc:	ldp	x20, x19, [sp, #144]
  41b300:	ldp	x22, x21, [sp, #128]
  41b304:	ldp	x24, x23, [sp, #112]
  41b308:	ldp	x26, x25, [sp, #96]
  41b30c:	ldp	x28, x27, [sp, #80]
  41b310:	ldp	x29, x30, [sp, #64]
  41b314:	add	sp, sp, #0xa0
  41b318:	ret
  41b31c:	sub	w1, w21, #0x4
  41b320:	b	41add8 <ferror@plt+0x17538>
  41b324:	stp	x29, x30, [sp, #-32]!
  41b328:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b32c:	str	x19, [sp, #16]
  41b330:	mov	x19, x0
  41b334:	add	x1, x1, #0xe20
  41b338:	mov	w2, #0x5                   	// #5
  41b33c:	mov	x0, xzr
  41b340:	mov	x29, sp
  41b344:	bl	403700 <dcgettext@plt>
  41b348:	ldr	x1, [x19, #16]
  41b34c:	bl	4037a0 <printf@plt>
  41b350:	ldr	x19, [sp, #16]
  41b354:	mov	w0, #0x1                   	// #1
  41b358:	ldp	x29, x30, [sp], #32
  41b35c:	ret
  41b360:	ldr	w2, [x0, #56]
  41b364:	mov	w4, #0x1                   	// #1
  41b368:	mov	w3, wzr
  41b36c:	b	40c568 <ferror@plt+0x8cc8>
  41b370:	sub	sp, sp, #0xb0
  41b374:	stp	x29, x30, [sp, #80]
  41b378:	stp	x28, x27, [sp, #96]
  41b37c:	stp	x26, x25, [sp, #112]
  41b380:	stp	x24, x23, [sp, #128]
  41b384:	stp	x22, x21, [sp, #144]
  41b388:	stp	x20, x19, [sp, #160]
  41b38c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41b390:	ldr	w8, [x8, #572]
  41b394:	ldr	x21, [x0, #32]
  41b398:	mov	x19, x0
  41b39c:	add	x29, sp, #0x50
  41b3a0:	cbz	w8, 41b42c <ferror@plt+0x17b8c>
  41b3a4:	ldr	x8, [x19, #24]
  41b3a8:	cbz	x8, 41b42c <ferror@plt+0x17b8c>
  41b3ac:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41b3b0:	add	x1, x1, #0x999
  41b3b4:	mov	w2, #0x5                   	// #5
  41b3b8:	mov	x0, xzr
  41b3bc:	bl	403700 <dcgettext@plt>
  41b3c0:	ldp	x1, x2, [x19, #16]
  41b3c4:	bl	4037a0 <printf@plt>
  41b3c8:	ldr	x8, [x19, #48]
  41b3cc:	cmp	x8, #0x17
  41b3d0:	b.ls	41b454 <ferror@plt+0x17bb4>  // b.plast
  41b3d4:	mov	w1, #0x4                   	// #4
  41b3d8:	mov	x0, x21
  41b3dc:	bl	44034c <warn@@Base+0x1e8>
  41b3e0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b3e4:	mov	x20, x0
  41b3e8:	add	x1, x1, #0xe88
  41b3ec:	mov	w2, #0x5                   	// #5
  41b3f0:	mov	x0, xzr
  41b3f4:	bl	403700 <dcgettext@plt>
  41b3f8:	and	x22, x20, #0xffffffff
  41b3fc:	mov	x1, x22
  41b400:	bl	4037a0 <printf@plt>
  41b404:	sub	w8, w20, #0x3
  41b408:	cmp	w8, #0x6
  41b40c:	b.cc	41b460 <ferror@plt+0x17bc0>  // b.lo, b.ul, b.last
  41b410:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b414:	add	x1, x1, #0xe95
  41b418:	mov	w2, #0x5                   	// #5
  41b41c:	mov	x0, xzr
  41b420:	bl	403700 <dcgettext@plt>
  41b424:	mov	x1, x22
  41b428:	b	41b57c <ferror@plt+0x17cdc>
  41b42c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41b430:	add	x1, x1, #0x9c8
  41b434:	mov	w2, #0x5                   	// #5
  41b438:	mov	x0, xzr
  41b43c:	bl	403700 <dcgettext@plt>
  41b440:	ldr	x1, [x19, #16]
  41b444:	bl	4037a0 <printf@plt>
  41b448:	ldr	x8, [x19, #48]
  41b44c:	cmp	x8, #0x17
  41b450:	b.hi	41b3d4 <ferror@plt+0x17b34>  // b.pmore
  41b454:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b458:	add	x1, x1, #0xe63
  41b45c:	b	41b56c <ferror@plt+0x17ccc>
  41b460:	cmp	w20, #0x3
  41b464:	b.hi	41b484 <ferror@plt+0x17be4>  // b.pmore
  41b468:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b46c:	add	x1, x1, #0xeaf
  41b470:	mov	w2, #0x5                   	// #5
  41b474:	mov	x0, xzr
  41b478:	bl	403700 <dcgettext@plt>
  41b47c:	bl	440164 <warn@@Base>
  41b480:	b	41b48c <ferror@plt+0x17bec>
  41b484:	cmp	w20, #0x4
  41b488:	b.ne	41b5a4 <ferror@plt+0x17d04>  // b.any
  41b48c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b490:	add	x1, x1, #0xee2
  41b494:	mov	w2, #0x5                   	// #5
  41b498:	mov	x0, xzr
  41b49c:	bl	403700 <dcgettext@plt>
  41b4a0:	bl	440164 <warn@@Base>
  41b4a4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b4a8:	add	x1, x1, #0xf18
  41b4ac:	mov	w2, #0x5                   	// #5
  41b4b0:	mov	x0, xzr
  41b4b4:	bl	403700 <dcgettext@plt>
  41b4b8:	bl	440164 <warn@@Base>
  41b4bc:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b4c0:	add	x1, x1, #0xf47
  41b4c4:	mov	w2, #0x5                   	// #5
  41b4c8:	mov	x0, xzr
  41b4cc:	bl	403700 <dcgettext@plt>
  41b4d0:	bl	440164 <warn@@Base>
  41b4d4:	add	x0, x21, #0x4
  41b4d8:	mov	w1, #0x4                   	// #4
  41b4dc:	bl	44034c <warn@@Base+0x1e8>
  41b4e0:	mov	x25, x0
  41b4e4:	add	x0, x21, #0x8
  41b4e8:	mov	w1, #0x4                   	// #4
  41b4ec:	bl	44034c <warn@@Base+0x1e8>
  41b4f0:	mov	x22, x0
  41b4f4:	add	x0, x21, #0xc
  41b4f8:	mov	w1, #0x4                   	// #4
  41b4fc:	bl	44034c <warn@@Base+0x1e8>
  41b500:	mov	x23, x0
  41b504:	add	x0, x21, #0x10
  41b508:	mov	w1, #0x4                   	// #4
  41b50c:	bl	44034c <warn@@Base+0x1e8>
  41b510:	mov	x24, x0
  41b514:	add	x0, x21, #0x14
  41b518:	mov	w1, #0x4                   	// #4
  41b51c:	bl	44034c <warn@@Base+0x1e8>
  41b520:	ldr	x8, [x19, #48]
  41b524:	and	x26, x25, #0xffffffff
  41b528:	cmp	x26, x8
  41b52c:	b.hi	41b564 <ferror@plt+0x17cc4>  // b.pmore
  41b530:	and	x27, x22, #0xffffffff
  41b534:	cmp	x27, x8
  41b538:	b.hi	41b564 <ferror@plt+0x17cc4>  // b.pmore
  41b53c:	and	x9, x23, #0xffffffff
  41b540:	cmp	x9, x8
  41b544:	b.hi	41b564 <ferror@plt+0x17cc4>  // b.pmore
  41b548:	and	x12, x24, #0xffffffff
  41b54c:	cmp	x12, x8
  41b550:	b.hi	41b564 <ferror@plt+0x17cc4>  // b.pmore
  41b554:	and	x13, x0, #0xffffffff
  41b558:	mov	x20, x0
  41b55c:	cmp	x13, x8
  41b560:	b.ls	41b5b8 <ferror@plt+0x17d18>  // b.plast
  41b564:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b568:	add	x1, x1, #0xf76
  41b56c:	mov	w2, #0x5                   	// #5
  41b570:	mov	x0, xzr
  41b574:	bl	403700 <dcgettext@plt>
  41b578:	ldr	x1, [x19, #16]
  41b57c:	bl	440164 <warn@@Base>
  41b580:	mov	w0, wzr
  41b584:	ldp	x20, x19, [sp, #160]
  41b588:	ldp	x22, x21, [sp, #144]
  41b58c:	ldp	x24, x23, [sp, #128]
  41b590:	ldp	x26, x25, [sp, #112]
  41b594:	ldp	x28, x27, [sp, #96]
  41b598:	ldp	x29, x30, [sp, #80]
  41b59c:	add	sp, sp, #0xb0
  41b5a0:	ret
  41b5a4:	cmp	w20, #0x5
  41b5a8:	b.ls	41b4a4 <ferror@plt+0x17c04>  // b.plast
  41b5ac:	cmp	w20, #0x6
  41b5b0:	b.eq	41b4bc <ferror@plt+0x17c1c>  // b.none
  41b5b4:	b	41b4d4 <ferror@plt+0x17c34>
  41b5b8:	subs	w14, w22, w25
  41b5bc:	b.cs	41b5e0 <ferror@plt+0x17d40>  // b.hs, b.nlast
  41b5c0:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b5c4:	add	x1, x1, #0xf99
  41b5c8:	mov	w2, #0x5                   	// #5
  41b5cc:	mov	x0, xzr
  41b5d0:	bl	403700 <dcgettext@plt>
  41b5d4:	mov	w1, w22
  41b5d8:	mov	w2, w25
  41b5dc:	b	41b658 <ferror@plt+0x17db8>
  41b5e0:	subs	w10, w23, w22
  41b5e4:	b.cs	41b608 <ferror@plt+0x17d68>  // b.hs, b.nlast
  41b5e8:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b5ec:	add	x1, x1, #0xfc5
  41b5f0:	mov	w2, #0x5                   	// #5
  41b5f4:	mov	x0, xzr
  41b5f8:	bl	403700 <dcgettext@plt>
  41b5fc:	mov	w1, w23
  41b600:	mov	w2, w22
  41b604:	b	41b658 <ferror@plt+0x17db8>
  41b608:	subs	w11, w24, w23
  41b60c:	stur	w11, [x29, #-20]
  41b610:	b.cs	41b634 <ferror@plt+0x17d94>  // b.hs, b.nlast
  41b614:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41b618:	add	x1, x1, #0xffc
  41b61c:	mov	w2, #0x5                   	// #5
  41b620:	mov	x0, xzr
  41b624:	bl	403700 <dcgettext@plt>
  41b628:	mov	w1, w24
  41b62c:	mov	w2, w23
  41b630:	b	41b658 <ferror@plt+0x17db8>
  41b634:	subs	w16, w20, w24
  41b638:	b.cs	41b660 <ferror@plt+0x17dc0>  // b.hs, b.nlast
  41b63c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41b640:	add	x1, x1, #0x3d
  41b644:	mov	w2, #0x5                   	// #5
  41b648:	mov	x0, xzr
  41b64c:	bl	403700 <dcgettext@plt>
  41b650:	mov	w1, w20
  41b654:	mov	w2, w24
  41b658:	bl	440164 <warn@@Base>
  41b65c:	b	41b580 <ferror@plt+0x17ce0>
  41b660:	ldr	x11, [x19, #32]
  41b664:	add	x15, x21, x9
  41b668:	ldur	w9, [x29, #-20]
  41b66c:	stur	x15, [x29, #-32]
  41b670:	add	x8, x11, x8
  41b674:	add	x9, x15, w9, uxtw
  41b678:	cmp	x9, x8
  41b67c:	b.ls	41b69c <ferror@plt+0x17dfc>  // b.plast
  41b680:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41b684:	add	x1, x1, #0x7e
  41b688:	mov	w2, #0x5                   	// #5
  41b68c:	mov	x0, xzr
  41b690:	bl	403700 <dcgettext@plt>
  41b694:	bl	440164 <warn@@Base>
  41b698:	b	41b580 <ferror@plt+0x17ce0>
  41b69c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41b6a0:	lsr	w8, w10, #3
  41b6a4:	add	x1, x1, #0xac
  41b6a8:	mov	w2, #0x5                   	// #5
  41b6ac:	mov	x0, xzr
  41b6b0:	stur	w16, [x29, #-16]
  41b6b4:	stp	x13, x12, [sp, #16]
  41b6b8:	str	w14, [sp, #12]
  41b6bc:	lsr	w28, w14, #3
  41b6c0:	stur	x8, [x29, #-8]
  41b6c4:	bl	403700 <dcgettext@plt>
  41b6c8:	bl	4037a0 <printf@plt>
  41b6cc:	cbz	w28, 41b738 <ferror@plt+0x17e98>
  41b6d0:	mov	w22, wzr
  41b6d4:	mov	x24, xzr
  41b6d8:	add	x23, x21, x26
  41b6dc:	mov	w1, #0x8                   	// #8
  41b6e0:	mov	x0, x23
  41b6e4:	bl	44034c <warn@@Base+0x1e8>
  41b6e8:	mov	x25, x0
  41b6ec:	add	x0, x23, #0x8
  41b6f0:	mov	w1, #0x8                   	// #8
  41b6f4:	bl	44034c <warn@@Base+0x1e8>
  41b6f8:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41b6fc:	mov	x26, x0
  41b700:	mov	w2, #0x5                   	// #5
  41b704:	mov	x0, xzr
  41b708:	add	x1, x1, #0xb8
  41b70c:	bl	403700 <dcgettext@plt>
  41b710:	add	x8, x25, x26
  41b714:	sub	x3, x8, #0x1
  41b718:	mov	w1, w22
  41b71c:	mov	x2, x25
  41b720:	bl	4037a0 <printf@plt>
  41b724:	add	x24, x24, #0x2
  41b728:	add	x23, x23, #0x10
  41b72c:	cmp	x24, x28
  41b730:	add	w22, w22, #0x1
  41b734:	b.cc	41b6dc <ferror@plt+0x17e3c>  // b.lo, b.ul, b.last
  41b738:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41b73c:	add	x1, x1, #0xcd
  41b740:	mov	w2, #0x5                   	// #5
  41b744:	mov	x0, xzr
  41b748:	bl	403700 <dcgettext@plt>
  41b74c:	bl	4037a0 <printf@plt>
  41b750:	ldur	x8, [x29, #-8]
  41b754:	adrp	x26, 468000 <_sch_istable+0x1c50>
  41b758:	cbz	w8, 41b828 <ferror@plt+0x17f88>
  41b75c:	mov	w22, wzr
  41b760:	mov	x25, xzr
  41b764:	add	x23, x21, x27
  41b768:	mov	w1, #0x8                   	// #8
  41b76c:	mov	x0, x23
  41b770:	bl	44034c <warn@@Base+0x1e8>
  41b774:	mov	x27, x0
  41b778:	add	x0, x23, #0x8
  41b77c:	mov	w1, #0x8                   	// #8
  41b780:	bl	44034c <warn@@Base+0x1e8>
  41b784:	mov	x28, x0
  41b788:	add	x0, x23, #0x10
  41b78c:	mov	w1, #0x8                   	// #8
  41b790:	bl	44034c <warn@@Base+0x1e8>
  41b794:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41b798:	mov	x24, x0
  41b79c:	mov	w2, #0x5                   	// #5
  41b7a0:	mov	x0, xzr
  41b7a4:	add	x1, x1, #0xd9
  41b7a8:	bl	403700 <dcgettext@plt>
  41b7ac:	mov	w1, w22
  41b7b0:	mov	x2, x27
  41b7b4:	mov	x3, x28
  41b7b8:	bl	4037a0 <printf@plt>
  41b7bc:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  41b7c0:	add	x10, x10, #0x4f8
  41b7c4:	ldrsw	x8, [x10, #56]
  41b7c8:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41b7cc:	mov	w1, #0x40                  	// #64
  41b7d0:	add	x2, x2, #0x89
  41b7d4:	add	w9, w8, #0x1
  41b7d8:	add	x8, x10, x8, lsl #6
  41b7dc:	add	x27, x8, #0x368
  41b7e0:	and	w8, w9, #0xf
  41b7e4:	mov	x0, x27
  41b7e8:	mov	x3, x24
  41b7ec:	str	w8, [x10, #56]
  41b7f0:	bl	403160 <snprintf@plt>
  41b7f4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  41b7f8:	add	x0, x0, #0x380
  41b7fc:	mov	x1, x27
  41b800:	bl	4037a0 <printf@plt>
  41b804:	ldr	x1, [x26, #3808]
  41b808:	mov	w0, #0xa                   	// #10
  41b80c:	bl	4030b0 <putc@plt>
  41b810:	ldur	x8, [x29, #-8]
  41b814:	add	x25, x25, #0x3
  41b818:	add	w22, w22, #0x1
  41b81c:	add	x23, x23, #0x18
  41b820:	cmp	x25, x8
  41b824:	b.cc	41b768 <ferror@plt+0x17ec8>  // b.lo, b.ul, b.last
  41b828:	ldur	w8, [x29, #-16]
  41b82c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41b830:	add	x1, x1, #0xec
  41b834:	mov	w2, #0x5                   	// #5
  41b838:	lsr	w8, w8, #3
  41b83c:	mov	x0, xzr
  41b840:	str	x8, [sp, #32]
  41b844:	bl	403700 <dcgettext@plt>
  41b848:	bl	4037a0 <printf@plt>
  41b84c:	ldur	w8, [x29, #-20]
  41b850:	cbz	w8, 41b95c <ferror@plt+0x180bc>
  41b854:	ldur	w8, [x29, #-20]
  41b858:	adrp	x22, 44b000 <warn@@Base+0xae9c>
  41b85c:	adrp	x27, 44c000 <warn@@Base+0xbe9c>
  41b860:	mov	w24, wzr
  41b864:	sub	w8, w8, #0x14
  41b868:	add	x22, x22, #0x89
  41b86c:	add	x27, x27, #0x380
  41b870:	stur	w8, [x29, #-36]
  41b874:	ldur	x8, [x29, #-32]
  41b878:	mov	w1, #0x8                   	// #8
  41b87c:	add	x25, x8, w24, uxtw
  41b880:	mov	x0, x25
  41b884:	bl	44034c <warn@@Base+0x1e8>
  41b888:	mov	x26, x0
  41b88c:	add	x0, x25, #0x8
  41b890:	mov	w1, #0x8                   	// #8
  41b894:	bl	44034c <warn@@Base+0x1e8>
  41b898:	stur	x0, [x29, #-16]
  41b89c:	add	x0, x25, #0x10
  41b8a0:	mov	w1, #0x4                   	// #4
  41b8a4:	bl	44034c <warn@@Base+0x1e8>
  41b8a8:	adrp	x25, 46b000 <_bfd_std_section+0x2118>
  41b8ac:	add	x25, x25, #0x530
  41b8b0:	ldrsw	x8, [x25]
  41b8b4:	add	x23, x25, #0x330
  41b8b8:	stur	x0, [x29, #-8]
  41b8bc:	mov	w1, #0x40                  	// #64
  41b8c0:	add	w9, w8, #0x1
  41b8c4:	add	x28, x23, x8, lsl #6
  41b8c8:	and	w8, w9, #0xf
  41b8cc:	mov	x0, x28
  41b8d0:	mov	x2, x22
  41b8d4:	mov	x3, x26
  41b8d8:	str	w8, [x25]
  41b8dc:	bl	403160 <snprintf@plt>
  41b8e0:	mov	x0, x27
  41b8e4:	mov	x1, x28
  41b8e8:	bl	4037a0 <printf@plt>
  41b8ec:	ldrsw	x8, [x25]
  41b8f0:	ldur	x3, [x29, #-16]
  41b8f4:	mov	w1, #0x40                  	// #64
  41b8f8:	mov	x2, x22
  41b8fc:	add	w9, w8, #0x1
  41b900:	add	x26, x23, x8, lsl #6
  41b904:	and	w8, w9, #0xf
  41b908:	mov	x0, x26
  41b90c:	str	w8, [x25]
  41b910:	bl	403160 <snprintf@plt>
  41b914:	mov	x0, x27
  41b918:	mov	x1, x26
  41b91c:	bl	4037a0 <printf@plt>
  41b920:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  41b924:	mov	w2, #0x5                   	// #5
  41b928:	mov	x0, xzr
  41b92c:	add	x1, x1, #0xdd0
  41b930:	bl	403700 <dcgettext@plt>
  41b934:	ldur	x8, [x29, #-8]
  41b938:	and	x1, x8, #0xffffffff
  41b93c:	bl	4037a0 <printf@plt>
  41b940:	ldur	w8, [x29, #-20]
  41b944:	add	w24, w24, #0x14
  41b948:	cmp	w24, w8
  41b94c:	b.cs	41b95c <ferror@plt+0x180bc>  // b.hs, b.nlast
  41b950:	ldur	w8, [x29, #-36]
  41b954:	cmp	w24, w8
  41b958:	b.ls	41b874 <ferror@plt+0x17fd4>  // b.plast
  41b95c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41b960:	add	x1, x1, #0xfd
  41b964:	mov	w2, #0x5                   	// #5
  41b968:	mov	x0, xzr
  41b96c:	bl	403700 <dcgettext@plt>
  41b970:	bl	4037a0 <printf@plt>
  41b974:	ldr	x25, [sp, #32]
  41b978:	cbz	w25, 41bccc <ferror@plt+0x1842c>
  41b97c:	ldr	x8, [sp, #24]
  41b980:	mov	x22, xzr
  41b984:	adrp	x23, 468000 <_sch_istable+0x1c50>
  41b988:	add	x27, x21, x8
  41b98c:	ldr	x8, [sp, #16]
  41b990:	add	x8, x21, x8
  41b994:	stp	x27, x8, [x29, #-16]
  41b998:	ldr	w8, [sp, #12]
  41b99c:	lsr	w28, w8, #4
  41b9a0:	b	41b9f0 <ferror@plt+0x18150>
  41b9a4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41b9a8:	mov	w2, #0x5                   	// #5
  41b9ac:	mov	x0, xzr
  41b9b0:	add	x1, x1, #0x170
  41b9b4:	bl	403700 <dcgettext@plt>
  41b9b8:	mov	w1, w24
  41b9bc:	bl	4037a0 <printf@plt>
  41b9c0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41b9c4:	mov	w2, #0x5                   	// #5
  41b9c8:	mov	x0, xzr
  41b9cc:	add	x1, x1, #0x190
  41b9d0:	bl	403700 <dcgettext@plt>
  41b9d4:	mov	w1, w24
  41b9d8:	mov	w2, w22
  41b9dc:	bl	440164 <warn@@Base>
  41b9e0:	add	x22, x22, #0x1
  41b9e4:	cmp	x22, x25
  41b9e8:	mov	w0, #0x1                   	// #1
  41b9ec:	b.eq	41b584 <ferror@plt+0x17ce4>  // b.none
  41b9f0:	add	x24, x27, x22, lsl #3
  41b9f4:	mov	w1, #0x4                   	// #4
  41b9f8:	mov	x0, x24
  41b9fc:	bl	44034c <warn@@Base+0x1e8>
  41ba00:	mov	x21, x0
  41ba04:	add	x0, x24, #0x4
  41ba08:	mov	w1, #0x4                   	// #4
  41ba0c:	bl	44034c <warn@@Base+0x1e8>
  41ba10:	mov	x24, x0
  41ba14:	orr	w8, w24, w21
  41ba18:	cbz	w8, 41b9e0 <ferror@plt+0x18140>
  41ba1c:	ldr	x9, [x19, #32]
  41ba20:	ldr	x8, [x19, #48]
  41ba24:	ldur	x10, [x29, #-8]
  41ba28:	add	x9, x9, x8
  41ba2c:	add	x3, x10, w21, uxtw
  41ba30:	cmp	x3, x9
  41ba34:	b.cs	41ba54 <ferror@plt+0x181b4>  // b.hs, b.nlast
  41ba38:	add	w9, w21, w20
  41ba3c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  41ba40:	sub	w2, w8, w9
  41ba44:	add	x0, x0, #0x164
  41ba48:	mov	w1, w22
  41ba4c:	bl	4037a0 <printf@plt>
  41ba50:	b	41ba94 <ferror@plt+0x181f4>
  41ba54:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41ba58:	mov	w2, #0x5                   	// #5
  41ba5c:	mov	x0, xzr
  41ba60:	add	x1, x1, #0x10d
  41ba64:	bl	403700 <dcgettext@plt>
  41ba68:	mov	w1, w22
  41ba6c:	mov	w2, w21
  41ba70:	bl	4037a0 <printf@plt>
  41ba74:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41ba78:	mov	w2, #0x5                   	// #5
  41ba7c:	mov	x0, xzr
  41ba80:	add	x1, x1, #0x128
  41ba84:	bl	403700 <dcgettext@plt>
  41ba88:	mov	w1, w21
  41ba8c:	mov	w2, w22
  41ba90:	bl	440164 <warn@@Base>
  41ba94:	ldr	x8, [x19, #32]
  41ba98:	ldr	x9, [x19, #48]
  41ba9c:	ldur	x10, [x29, #-8]
  41baa0:	add	x8, x8, x9
  41baa4:	add	x21, x10, w24, uxtw
  41baa8:	sub	x8, x8, #0x3
  41baac:	cmp	x21, x8
  41bab0:	b.cs	41b9a4 <ferror@plt+0x18104>  // b.hs, b.nlast
  41bab4:	mov	w1, #0x4                   	// #4
  41bab8:	mov	x0, x21
  41babc:	bl	44034c <warn@@Base+0x1e8>
  41bac0:	mov	x24, x0
  41bac4:	lsl	w8, w24, #2
  41bac8:	cmp	w8, w24
  41bacc:	b.cs	41baf4 <ferror@plt+0x18254>  // b.hs, b.nlast
  41bad0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  41bad4:	add	x0, x0, #0x1d1
  41bad8:	mov	w1, w24
  41badc:	bl	4037a0 <printf@plt>
  41bae0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41bae4:	mov	w2, #0x5                   	// #5
  41bae8:	mov	x0, xzr
  41baec:	add	x1, x1, #0x1ee
  41baf0:	b	41b9d0 <ferror@plt+0x18130>
  41baf4:	ldur	x9, [x29, #-8]
  41baf8:	add	x26, x21, #0x4
  41bafc:	add	x8, x26, x8
  41bb00:	cmp	x8, x9
  41bb04:	b.cc	41bad0 <ferror@plt+0x18230>  // b.lo, b.ul, b.last
  41bb08:	ldr	x9, [x19, #32]
  41bb0c:	ldr	x10, [x19, #48]
  41bb10:	add	x9, x9, x10
  41bb14:	cmp	x8, x9
  41bb18:	b.cs	41bad0 <ferror@plt+0x18230>  // b.hs, b.nlast
  41bb1c:	cmp	w24, #0x1
  41bb20:	b.ls	41bbf4 <ferror@plt+0x18354>  // b.plast
  41bb24:	ldr	x1, [x23, #3808]
  41bb28:	mov	w0, #0xa                   	// #10
  41bb2c:	bl	4030b0 <putc@plt>
  41bb30:	and	x8, x24, #0xffffffff
  41bb34:	mov	x23, xzr
  41bb38:	lsl	x25, x8, #2
  41bb3c:	and	x8, x23, #0xfffffffc
  41bb40:	add	x0, x26, x8
  41bb44:	mov	w1, #0x4                   	// #4
  41bb48:	bl	44034c <warn@@Base+0x1e8>
  41bb4c:	mov	x21, x0
  41bb50:	and	w8, w21, #0xffffff
  41bb54:	cmp	w8, w28
  41bb58:	adrp	x10, 44f000 <warn@@Base+0xee9c>
  41bb5c:	adrp	x11, 44f000 <warn@@Base+0xee9c>
  41bb60:	csel	w9, wzr, w28, cc  // cc = lo, ul, last
  41bb64:	add	x10, x10, #0x225
  41bb68:	add	x11, x11, #0x22c
  41bb6c:	ubfx	x27, x0, #28, #3
  41bb70:	csel	x0, x11, x10, cc  // cc = lo, ul, last
  41bb74:	sub	w2, w8, w9
  41bb78:	mov	w1, #0x9                   	// #9
  41bb7c:	bl	4037a0 <printf@plt>
  41bb80:	adrp	x8, 44f000 <warn@@Base+0xee9c>
  41bb84:	adrp	x9, 44f000 <warn@@Base+0xee9c>
  41bb88:	cmp	w21, #0x0
  41bb8c:	add	x8, x8, #0x243
  41bb90:	add	x9, x9, #0x23c
  41bb94:	csel	x1, x9, x8, lt  // lt = tstop
  41bb98:	mov	w2, #0x5                   	// #5
  41bb9c:	mov	x0, xzr
  41bba0:	bl	403700 <dcgettext@plt>
  41bba4:	adrp	x8, 449000 <warn@@Base+0x8e9c>
  41bba8:	add	x8, x8, #0x3a0
  41bbac:	ldr	x1, [x8, x27, lsl #3]
  41bbb0:	mov	x21, x0
  41bbb4:	mov	w2, #0x5                   	// #5
  41bbb8:	mov	x0, xzr
  41bbbc:	bl	403700 <dcgettext@plt>
  41bbc0:	mov	x2, x0
  41bbc4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  41bbc8:	add	x0, x0, #0x232
  41bbcc:	mov	x1, x21
  41bbd0:	bl	4037a0 <printf@plt>
  41bbd4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41bbd8:	ldr	x1, [x8, #3808]
  41bbdc:	mov	w0, #0xa                   	// #10
  41bbe0:	bl	4030b0 <putc@plt>
  41bbe4:	add	x23, x23, #0x4
  41bbe8:	cmp	x25, x23
  41bbec:	b.ne	41bb3c <ferror@plt+0x1829c>  // b.any
  41bbf0:	b	41bca8 <ferror@plt+0x18408>
  41bbf4:	cbz	w24, 41bcbc <ferror@plt+0x1841c>
  41bbf8:	and	x8, x24, #0xffffffff
  41bbfc:	mov	x23, xzr
  41bc00:	lsl	x25, x8, #2
  41bc04:	and	x8, x23, #0xfffffffc
  41bc08:	add	x0, x26, x8
  41bc0c:	mov	w1, #0x4                   	// #4
  41bc10:	bl	44034c <warn@@Base+0x1e8>
  41bc14:	mov	x21, x0
  41bc18:	and	w8, w21, #0xffffff
  41bc1c:	cmp	w8, w28
  41bc20:	adrp	x10, 44f000 <warn@@Base+0xee9c>
  41bc24:	adrp	x11, 44f000 <warn@@Base+0xee9c>
  41bc28:	csel	w9, wzr, w28, cc  // cc = lo, ul, last
  41bc2c:	add	x10, x10, #0x225
  41bc30:	add	x11, x11, #0x22c
  41bc34:	ubfx	x27, x0, #28, #3
  41bc38:	csel	x0, x11, x10, cc  // cc = lo, ul, last
  41bc3c:	sub	w2, w8, w9
  41bc40:	mov	w1, #0x20                  	// #32
  41bc44:	bl	4037a0 <printf@plt>
  41bc48:	adrp	x8, 44f000 <warn@@Base+0xee9c>
  41bc4c:	adrp	x9, 44f000 <warn@@Base+0xee9c>
  41bc50:	cmp	w21, #0x0
  41bc54:	add	x8, x8, #0x243
  41bc58:	add	x9, x9, #0x23c
  41bc5c:	csel	x1, x9, x8, lt  // lt = tstop
  41bc60:	mov	w2, #0x5                   	// #5
  41bc64:	mov	x0, xzr
  41bc68:	bl	403700 <dcgettext@plt>
  41bc6c:	adrp	x8, 449000 <warn@@Base+0x8e9c>
  41bc70:	add	x8, x8, #0x3a0
  41bc74:	ldr	x1, [x8, x27, lsl #3]
  41bc78:	mov	x21, x0
  41bc7c:	mov	w2, #0x5                   	// #5
  41bc80:	mov	x0, xzr
  41bc84:	bl	403700 <dcgettext@plt>
  41bc88:	mov	x2, x0
  41bc8c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  41bc90:	add	x0, x0, #0x232
  41bc94:	mov	x1, x21
  41bc98:	bl	4037a0 <printf@plt>
  41bc9c:	add	x23, x23, #0x4
  41bca0:	cmp	x25, x23
  41bca4:	b.ne	41bc04 <ferror@plt+0x18364>  // b.any
  41bca8:	ldr	x25, [sp, #32]
  41bcac:	ldur	x27, [x29, #-16]
  41bcb0:	cmp	w24, #0x1
  41bcb4:	adrp	x23, 468000 <_sch_istable+0x1c50>
  41bcb8:	b.hi	41b9e0 <ferror@plt+0x18140>  // b.pmore
  41bcbc:	ldr	x1, [x23, #3808]
  41bcc0:	mov	w0, #0xa                   	// #10
  41bcc4:	bl	4030b0 <putc@plt>
  41bcc8:	b	41b9e0 <ferror@plt+0x18140>
  41bccc:	mov	w0, #0x1                   	// #1
  41bcd0:	b	41b584 <ferror@plt+0x17ce4>
  41bcd4:	sub	sp, sp, #0x150
  41bcd8:	stp	x29, x30, [sp, #240]
  41bcdc:	stp	x28, x27, [sp, #256]
  41bce0:	stp	x26, x25, [sp, #272]
  41bce4:	stp	x24, x23, [sp, #288]
  41bce8:	stp	x22, x21, [sp, #304]
  41bcec:	stp	x20, x19, [sp, #320]
  41bcf0:	adrp	x21, 46c000 <_bfd_std_section+0x3118>
  41bcf4:	ldr	x28, [x0, #32]
  41bcf8:	ldr	w8, [x21, #572]
  41bcfc:	ldr	x20, [x0, #48]
  41bd00:	mov	x26, x0
  41bd04:	mov	x19, x1
  41bd08:	add	x29, sp, #0xf0
  41bd0c:	cbz	w8, 41bd74 <ferror@plt+0x184d4>
  41bd10:	ldr	x8, [x26, #24]
  41bd14:	cbz	x8, 41bd74 <ferror@plt+0x184d4>
  41bd18:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41bd1c:	add	x1, x1, #0x999
  41bd20:	mov	w2, #0x5                   	// #5
  41bd24:	mov	x0, xzr
  41bd28:	bl	403700 <dcgettext@plt>
  41bd2c:	ldp	x1, x2, [x26, #16]
  41bd30:	bl	4037a0 <printf@plt>
  41bd34:	mov	w0, #0xa                   	// #10
  41bd38:	mov	x1, x19
  41bd3c:	bl	4039f8 <ferror@plt+0x158>
  41bd40:	cbnz	w0, 41bda0 <ferror@plt+0x18500>
  41bd44:	ldr	w8, [x21, #572]
  41bd48:	cbz	w8, 41bdac <ferror@plt+0x1850c>
  41bd4c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  41bd50:	ldr	x19, [x8, #1248]
  41bd54:	cbz	x19, 41bdac <ferror@plt+0x1850c>
  41bd58:	ldr	x1, [x19]
  41bd5c:	mov	w0, #0xa                   	// #10
  41bd60:	bl	4039f8 <ferror@plt+0x158>
  41bd64:	cbnz	w0, 41d0d4 <ferror@plt+0x19834>
  41bd68:	ldr	x19, [x19, #16]
  41bd6c:	cbnz	x19, 41bd58 <ferror@plt+0x184b8>
  41bd70:	b	41bdac <ferror@plt+0x1850c>
  41bd74:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41bd78:	add	x1, x1, #0x9c8
  41bd7c:	mov	w2, #0x5                   	// #5
  41bd80:	mov	x0, xzr
  41bd84:	bl	403700 <dcgettext@plt>
  41bd88:	ldr	x1, [x26, #16]
  41bd8c:	bl	4037a0 <printf@plt>
  41bd90:	mov	w0, #0xa                   	// #10
  41bd94:	mov	x1, x19
  41bd98:	bl	4039f8 <ferror@plt+0x158>
  41bd9c:	cbz	w0, 41bd44 <ferror@plt+0x184a4>
  41bda0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41bda4:	ldr	x9, [x8, #104]
  41bda8:	cbz	x9, 41d044 <ferror@plt+0x197a4>
  41bdac:	cmp	x20, #0x1
  41bdb0:	b.lt	41cfb0 <ferror@plt+0x19710>  // b.tstop
  41bdb4:	mov	w8, #0x1                   	// #1
  41bdb8:	add	x20, x28, x20
  41bdbc:	adrp	x25, 468000 <_sch_istable+0x1c50>
  41bdc0:	dup	v0.2d, x8
  41bdc4:	str	q0, [sp, #64]
  41bdc8:	stp	x20, x26, [sp, #88]
  41bdcc:	b	41bde8 <ferror@plt+0x18548>
  41bdd0:	ldur	x0, [x29, #-72]
  41bdd4:	bl	403510 <free@plt>
  41bdd8:	ldr	x20, [sp, #88]
  41bddc:	ldur	x28, [x29, #-48]
  41bde0:	cmp	x28, x20
  41bde4:	b.cs	41cfb0 <ferror@plt+0x19710>  // b.hs, b.nlast
  41bde8:	add	x19, x28, #0x4
  41bdec:	sub	w8, w20, w28
  41bdf0:	cmp	x19, x20
  41bdf4:	mov	w22, #0x4                   	// #4
  41bdf8:	csel	w1, w22, w8, cc  // cc = lo, ul, last
  41bdfc:	sub	w8, w1, #0x1
  41be00:	cmp	w8, #0x7
  41be04:	b.ls	41be10 <ferror@plt+0x18570>  // b.plast
  41be08:	mov	x23, xzr
  41be0c:	b	41be5c <ferror@plt+0x185bc>
  41be10:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41be14:	ldr	x8, [x8, #648]
  41be18:	mov	x0, x28
  41be1c:	blr	x8
  41be20:	mov	w8, #0xffffffff            	// #-1
  41be24:	cmp	x0, x8
  41be28:	b.ne	41be54 <ferror@plt+0x185b4>  // b.any
  41be2c:	add	x27, x28, #0xc
  41be30:	cmp	x27, x20
  41be34:	b.cs	41be74 <ferror@plt+0x185d4>  // b.hs, b.nlast
  41be38:	mov	w1, #0x8                   	// #8
  41be3c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41be40:	ldr	x8, [x8, #648]
  41be44:	mov	x0, x19
  41be48:	blr	x8
  41be4c:	mov	x23, x0
  41be50:	b	41be90 <ferror@plt+0x185f0>
  41be54:	mov	x23, x0
  41be58:	mov	w22, #0x4                   	// #4
  41be5c:	mov	x27, x19
  41be60:	ldr	x8, [x26, #32]
  41be64:	sub	x8, x27, x8
  41be68:	adds	x8, x8, x23
  41be6c:	b.cc	41bea4 <ferror@plt+0x18604>  // b.lo, b.ul, b.last
  41be70:	b	41cfb8 <ferror@plt+0x19718>
  41be74:	cmp	x19, x20
  41be78:	b.cs	41be8c <ferror@plt+0x185ec>  // b.hs, b.nlast
  41be7c:	sub	w1, w20, w19
  41be80:	sub	w8, w1, #0x1
  41be84:	cmp	w8, #0x7
  41be88:	b.ls	41be3c <ferror@plt+0x1859c>  // b.plast
  41be8c:	mov	x23, xzr
  41be90:	mov	w22, #0x8                   	// #8
  41be94:	ldr	x8, [x26, #32]
  41be98:	sub	x8, x27, x8
  41be9c:	adds	x8, x8, x23
  41bea0:	b.cs	41cfb8 <ferror@plt+0x19718>  // b.hs, b.nlast
  41bea4:	ldr	x9, [x26, #48]
  41bea8:	cmp	x8, x9
  41beac:	b.hi	41cfb8 <ferror@plt+0x19718>  // b.pmore
  41beb0:	cmp	x23, #0x0
  41beb4:	csel	w8, w23, wzr, gt
  41beb8:	cmp	x23, #0x3
  41bebc:	mov	w9, #0x2                   	// #2
  41bec0:	csel	w1, w8, w9, lt  // lt = tstop
  41bec4:	sub	w8, w1, #0x1
  41bec8:	cmp	w8, #0x7
  41becc:	mov	w19, wzr
  41bed0:	b.hi	41bee8 <ferror@plt+0x18648>  // b.pmore
  41bed4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41bed8:	ldr	x8, [x8, #648]
  41bedc:	mov	x0, x27
  41bee0:	blr	x8
  41bee4:	mov	x19, x0
  41bee8:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41beec:	mov	w2, #0x5                   	// #5
  41bef0:	mov	x0, xzr
  41bef4:	add	x1, x1, #0xe88
  41bef8:	bl	403700 <dcgettext@plt>
  41befc:	and	x1, x19, #0xffff
  41bf00:	and	w19, w19, #0xffff
  41bf04:	bl	4037a0 <printf@plt>
  41bf08:	cmp	w19, #0x5
  41bf0c:	b.ne	41d068 <ferror@plt+0x197c8>  // b.any
  41bf10:	cmp	x23, #0x4
  41bf14:	b.gt	41bf34 <ferror@plt+0x18694>
  41bf18:	cmp	x23, #0x3
  41bf1c:	b.lt	41bf2c <ferror@plt+0x1868c>  // b.tstop
  41bf20:	sub	w8, w23, #0x3
  41bf24:	cmp	w8, #0x8
  41bf28:	b.cc	41cebc <ferror@plt+0x1961c>  // b.lo, b.ul, b.last
  41bf2c:	add	x21, x27, #0x8
  41bf30:	b	41bfb0 <ferror@plt+0x18710>
  41bf34:	mov	w1, #0x2                   	// #2
  41bf38:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41bf3c:	ldr	x8, [x8, #648]
  41bf40:	add	x0, x27, #0x2
  41bf44:	blr	x8
  41bf48:	ands	w19, w0, #0xffff
  41bf4c:	b.eq	41bf6c <ferror@plt+0x186cc>  // b.none
  41bf50:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41bf54:	mov	w2, #0x5                   	// #5
  41bf58:	mov	x0, xzr
  41bf5c:	add	x1, x1, #0x285
  41bf60:	bl	403700 <dcgettext@plt>
  41bf64:	mov	w1, w19
  41bf68:	bl	440164 <warn@@Base>
  41bf6c:	cmp	x23, #0x8
  41bf70:	add	x21, x27, #0x8
  41bf74:	b.gt	41bf94 <ferror@plt+0x186f4>
  41bf78:	cmp	x23, #0x5
  41bf7c:	b.lt	41bfb0 <ferror@plt+0x18710>  // b.tstop
  41bf80:	sub	w8, w23, #0x5
  41bf84:	cmp	w8, #0x7
  41bf88:	b.hi	41bfb0 <ferror@plt+0x18710>  // b.pmore
  41bf8c:	sub	w1, w23, #0x4
  41bf90:	b	41bf98 <ferror@plt+0x186f8>
  41bf94:	mov	w1, #0x4                   	// #4
  41bf98:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41bf9c:	ldr	x8, [x8, #648]
  41bfa0:	add	x0, x27, #0x4
  41bfa4:	blr	x8
  41bfa8:	mov	x19, x0
  41bfac:	cbnz	w19, 41bfcc <ferror@plt+0x1872c>
  41bfb0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41bfb4:	mov	w2, #0x5                   	// #5
  41bfb8:	mov	x0, xzr
  41bfbc:	add	x1, x1, #0x2bb
  41bfc0:	bl	403700 <dcgettext@plt>
  41bfc4:	bl	440164 <warn@@Base>
  41bfc8:	mov	w19, wzr
  41bfcc:	cmp	x23, #0xc
  41bfd0:	add	x8, x27, x23
  41bfd4:	stur	x8, [x29, #-48]
  41bfd8:	stur	x27, [x29, #-96]
  41bfdc:	b.gt	41c000 <ferror@plt+0x18760>
  41bfe0:	cmp	x23, #0x9
  41bfe4:	b.lt	41bff4 <ferror@plt+0x18754>  // b.tstop
  41bfe8:	sub	w8, w23, #0x9
  41bfec:	cmp	w8, #0x7
  41bff0:	b.ls	41cec4 <ferror@plt+0x19624>  // b.plast
  41bff4:	mov	w24, wzr
  41bff8:	stur	xzr, [x29, #-72]
  41bffc:	b	41c070 <ferror@plt+0x187d0>
  41c000:	mov	w1, #0x4                   	// #4
  41c004:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41c008:	ldr	x8, [x8, #648]
  41c00c:	mov	x0, x21
  41c010:	blr	x8
  41c014:	cmp	x23, #0x10
  41c018:	mov	x24, x0
  41c01c:	b.gt	41c03c <ferror@plt+0x1879c>
  41c020:	cmp	x23, #0xd
  41c024:	b.lt	41c034 <ferror@plt+0x18794>  // b.tstop
  41c028:	sub	w8, w23, #0xd
  41c02c:	cmp	w8, #0x7
  41c030:	b.ls	41cf08 <ferror@plt+0x19668>  // b.plast
  41c034:	stur	xzr, [x29, #-72]
  41c038:	b	41c070 <ferror@plt+0x187d0>
  41c03c:	mov	w1, #0x4                   	// #4
  41c040:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41c044:	ldr	x8, [x8, #648]
  41c048:	add	x0, x27, #0xc
  41c04c:	blr	x8
  41c050:	cmp	x23, #0x14
  41c054:	stur	x0, [x29, #-72]
  41c058:	b.gt	41ce80 <ferror@plt+0x195e0>
  41c05c:	cmp	x23, #0x11
  41c060:	b.lt	41c070 <ferror@plt+0x187d0>  // b.tstop
  41c064:	sub	w8, w23, #0x11
  41c068:	cmp	w8, #0x7
  41c06c:	b.ls	41cf50 <ferror@plt+0x196b0>  // b.plast
  41c070:	stur	xzr, [x29, #-64]
  41c074:	stur	xzr, [x29, #-80]
  41c078:	stur	xzr, [x29, #-88]
  41c07c:	mov	w23, wzr
  41c080:	add	x27, x27, #0x20
  41c084:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41c088:	mov	w2, #0x5                   	// #5
  41c08c:	mov	x0, xzr
  41c090:	add	x1, x1, #0x346
  41c094:	bl	403700 <dcgettext@plt>
  41c098:	bl	4037a0 <printf@plt>
  41c09c:	stur	x22, [x29, #-56]
  41c0a0:	cbz	w23, 41c184 <ferror@plt+0x188e4>
  41c0a4:	ldur	x8, [x29, #-48]
  41c0a8:	mov	w20, #0x1                   	// #1
  41c0ac:	mov	w22, w23
  41c0b0:	b	41c0d0 <ferror@plt+0x18830>
  41c0b4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  41c0b8:	add	x0, x0, #0x771
  41c0bc:	mov	w1, wzr
  41c0c0:	bl	4037a0 <printf@plt>
  41c0c4:	ldur	x8, [x29, #-48]
  41c0c8:	subs	w22, w22, #0x1
  41c0cc:	b.eq	41c140 <ferror@plt+0x188a0>  // b.none
  41c0d0:	mov	x0, x27
  41c0d4:	add	x27, x27, #0x1
  41c0d8:	cmp	x27, x8
  41c0dc:	b.cs	41c120 <ferror@plt+0x18880>  // b.hs, b.nlast
  41c0e0:	mov	w1, #0x1                   	// #1
  41c0e4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41c0e8:	ldr	x8, [x8, #648]
  41c0ec:	blr	x8
  41c0f0:	and	w21, w0, #0xff
  41c0f4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  41c0f8:	add	x0, x0, #0x771
  41c0fc:	mov	w1, w21
  41c100:	bl	4037a0 <printf@plt>
  41c104:	cbz	w21, 41c0c4 <ferror@plt+0x18824>
  41c108:	adrp	x8, 466000 <warn@@Base+0x25e9c>
  41c10c:	add	x8, x8, #0x3b0
  41c110:	ldrh	w8, [x8, w21, uxtw #1]
  41c114:	lsl	w8, w8, #27
  41c118:	and	w20, w20, w8, asr #31
  41c11c:	b	41c0c4 <ferror@plt+0x18824>
  41c120:	cmp	x0, x8
  41c124:	b.cs	41c0b4 <ferror@plt+0x18814>  // b.hs, b.nlast
  41c128:	ldur	x8, [x29, #-48]
  41c12c:	sub	w1, w8, w0
  41c130:	sub	w8, w1, #0x1
  41c134:	cmp	w8, #0x8
  41c138:	b.cs	41c0b4 <ferror@plt+0x18814>  // b.hs, b.nlast
  41c13c:	b	41c0e4 <ferror@plt+0x18844>
  41c140:	cbz	w20, 41c1a0 <ferror@plt+0x18900>
  41c144:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  41c148:	add	x0, x0, #0x35b
  41c14c:	bl	4037a0 <printf@plt>
  41c150:	ldur	x22, [x29, #-56]
  41c154:	cbz	w23, 41c190 <ferror@plt+0x188f0>
  41c158:	ldur	x8, [x29, #-96]
  41c15c:	mov	w21, w23
  41c160:	add	x20, x8, #0x20
  41c164:	ldrb	w0, [x20]
  41c168:	cbz	w0, 41c190 <ferror@plt+0x188f0>
  41c16c:	ldr	x1, [x25, #3808]
  41c170:	bl	4030b0 <putc@plt>
  41c174:	subs	x21, x21, #0x1
  41c178:	add	x20, x20, #0x1
  41c17c:	b.ne	41c164 <ferror@plt+0x188c4>  // b.any
  41c180:	b	41c190 <ferror@plt+0x188f0>
  41c184:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  41c188:	add	x0, x0, #0x35b
  41c18c:	bl	4037a0 <printf@plt>
  41c190:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  41c194:	add	x0, x0, #0x360
  41c198:	bl	4037a0 <printf@plt>
  41c19c:	b	41c1a4 <ferror@plt+0x18904>
  41c1a0:	ldur	x22, [x29, #-56]
  41c1a4:	ldr	x1, [x25, #3808]
  41c1a8:	mov	w0, #0xa                   	// #10
  41c1ac:	bl	4030b0 <putc@plt>
  41c1b0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41c1b4:	mov	w2, #0x5                   	// #5
  41c1b8:	mov	x0, xzr
  41c1bc:	add	x1, x1, #0xad
  41c1c0:	bl	403700 <dcgettext@plt>
  41c1c4:	bl	4037a0 <printf@plt>
  41c1c8:	cbz	w19, 41c25c <ferror@plt+0x189bc>
  41c1cc:	mov	w21, wzr
  41c1d0:	b	41c208 <ferror@plt+0x18968>
  41c1d4:	mov	x27, xzr
  41c1d8:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41c1dc:	mov	w2, #0x5                   	// #5
  41c1e0:	mov	x0, xzr
  41c1e4:	add	x1, x1, #0x363
  41c1e8:	bl	403700 <dcgettext@plt>
  41c1ec:	mov	w1, w21
  41c1f0:	mov	x2, x27
  41c1f4:	bl	4037a0 <printf@plt>
  41c1f8:	add	w21, w21, #0x1
  41c1fc:	cmp	w19, w21
  41c200:	mov	x27, x23
  41c204:	b.eq	41c260 <ferror@plt+0x189c0>  // b.none
  41c208:	ldur	x8, [x29, #-48]
  41c20c:	add	x23, x27, x22
  41c210:	cmp	x23, x8
  41c214:	b.cs	41c22c <ferror@plt+0x1898c>  // b.hs, b.nlast
  41c218:	mov	w1, w22
  41c21c:	sub	w8, w1, #0x1
  41c220:	cmp	w8, #0x7
  41c224:	b.ls	41c244 <ferror@plt+0x189a4>  // b.plast
  41c228:	b	41c1d4 <ferror@plt+0x18934>
  41c22c:	cmp	x27, x8
  41c230:	b.cs	41c1d4 <ferror@plt+0x18934>  // b.hs, b.nlast
  41c234:	sub	w1, w8, w27
  41c238:	sub	w8, w1, #0x1
  41c23c:	cmp	w8, #0x7
  41c240:	b.hi	41c1d4 <ferror@plt+0x18934>  // b.pmore
  41c244:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41c248:	ldr	x8, [x8, #648]
  41c24c:	mov	x0, x27
  41c250:	blr	x8
  41c254:	mov	x27, x0
  41c258:	b	41c1d8 <ferror@plt+0x18938>
  41c25c:	mov	x23, x27
  41c260:	ldr	x1, [x25, #3808]
  41c264:	mov	w0, #0xa                   	// #10
  41c268:	bl	4030b0 <putc@plt>
  41c26c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41c270:	mov	w2, #0x5                   	// #5
  41c274:	mov	x0, xzr
  41c278:	add	x1, x1, #0xce
  41c27c:	bl	403700 <dcgettext@plt>
  41c280:	bl	4037a0 <printf@plt>
  41c284:	cbz	w24, 41c318 <ferror@plt+0x18a78>
  41c288:	mov	w21, wzr
  41c28c:	b	41c2c4 <ferror@plt+0x18a24>
  41c290:	mov	x23, xzr
  41c294:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41c298:	mov	w2, #0x5                   	// #5
  41c29c:	mov	x0, xzr
  41c2a0:	add	x1, x1, #0x363
  41c2a4:	bl	403700 <dcgettext@plt>
  41c2a8:	mov	w1, w21
  41c2ac:	mov	x2, x23
  41c2b0:	bl	4037a0 <printf@plt>
  41c2b4:	add	w21, w21, #0x1
  41c2b8:	cmp	w24, w21
  41c2bc:	mov	x23, x19
  41c2c0:	b.eq	41c31c <ferror@plt+0x18a7c>  // b.none
  41c2c4:	ldur	x8, [x29, #-48]
  41c2c8:	add	x19, x23, x22
  41c2cc:	cmp	x19, x8
  41c2d0:	b.cs	41c2e8 <ferror@plt+0x18a48>  // b.hs, b.nlast
  41c2d4:	mov	w1, w22
  41c2d8:	sub	w8, w1, #0x1
  41c2dc:	cmp	w8, #0x7
  41c2e0:	b.ls	41c300 <ferror@plt+0x18a60>  // b.plast
  41c2e4:	b	41c290 <ferror@plt+0x189f0>
  41c2e8:	cmp	x23, x8
  41c2ec:	b.cs	41c290 <ferror@plt+0x189f0>  // b.hs, b.nlast
  41c2f0:	sub	w1, w8, w23
  41c2f4:	sub	w8, w1, #0x1
  41c2f8:	cmp	w8, #0x7
  41c2fc:	b.hi	41c290 <ferror@plt+0x189f0>  // b.pmore
  41c300:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41c304:	ldr	x8, [x8, #648]
  41c308:	mov	x0, x23
  41c30c:	blr	x8
  41c310:	mov	x23, x0
  41c314:	b	41c294 <ferror@plt+0x189f4>
  41c318:	mov	x19, x23
  41c31c:	ldr	x1, [x25, #3808]
  41c320:	mov	w0, #0xa                   	// #10
  41c324:	bl	4030b0 <putc@plt>
  41c328:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41c32c:	mov	w2, #0x5                   	// #5
  41c330:	mov	x0, xzr
  41c334:	add	x1, x1, #0x370
  41c338:	bl	403700 <dcgettext@plt>
  41c33c:	bl	4037a0 <printf@plt>
  41c340:	ldur	x22, [x29, #-72]
  41c344:	cbz	w22, 41c420 <ferror@plt+0x18b80>
  41c348:	ldur	x20, [x29, #-80]
  41c34c:	mov	w23, wzr
  41c350:	b	41c3d8 <ferror@plt+0x18b38>
  41c354:	mov	x19, xzr
  41c358:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41c35c:	mov	w2, #0x5                   	// #5
  41c360:	mov	x0, xzr
  41c364:	add	x1, x1, #0x383
  41c368:	bl	403700 <dcgettext@plt>
  41c36c:	mov	w1, w23
  41c370:	bl	4037a0 <printf@plt>
  41c374:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  41c378:	add	x10, x10, #0x4f8
  41c37c:	ldrsw	x8, [x10, #56]
  41c380:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41c384:	mov	w1, #0x40                  	// #64
  41c388:	add	x2, x2, #0x89
  41c38c:	add	w9, w8, #0x1
  41c390:	add	x8, x10, x8, lsl #6
  41c394:	add	x21, x8, #0x368
  41c398:	and	w8, w9, #0xf
  41c39c:	mov	x0, x21
  41c3a0:	mov	x3, x19
  41c3a4:	str	w8, [x10, #56]
  41c3a8:	bl	403160 <snprintf@plt>
  41c3ac:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  41c3b0:	add	x0, x0, #0x380
  41c3b4:	mov	x1, x21
  41c3b8:	bl	4037a0 <printf@plt>
  41c3bc:	ldr	x1, [x25, #3808]
  41c3c0:	mov	w0, #0xa                   	// #10
  41c3c4:	bl	4030b0 <putc@plt>
  41c3c8:	add	w23, w23, #0x1
  41c3cc:	cmp	w22, w23
  41c3d0:	mov	x19, x27
  41c3d4:	b.eq	41c428 <ferror@plt+0x18b88>  // b.none
  41c3d8:	ldur	x8, [x29, #-48]
  41c3dc:	add	x27, x19, #0x8
  41c3e0:	cmp	x27, x8
  41c3e4:	b.cs	41c404 <ferror@plt+0x18b64>  // b.hs, b.nlast
  41c3e8:	mov	w1, #0x8                   	// #8
  41c3ec:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41c3f0:	ldr	x8, [x8, #648]
  41c3f4:	mov	x0, x19
  41c3f8:	blr	x8
  41c3fc:	mov	x19, x0
  41c400:	b	41c358 <ferror@plt+0x18ab8>
  41c404:	cmp	x19, x8
  41c408:	b.cs	41c354 <ferror@plt+0x18ab4>  // b.hs, b.nlast
  41c40c:	sub	w1, w8, w19
  41c410:	sub	w8, w1, #0x1
  41c414:	cmp	w8, #0x7
  41c418:	b.hi	41c354 <ferror@plt+0x18ab4>  // b.pmore
  41c41c:	b	41c3ec <ferror@plt+0x18b4c>
  41c420:	ldur	x20, [x29, #-80]
  41c424:	mov	x27, x19
  41c428:	ldr	x1, [x25, #3808]
  41c42c:	mov	w0, #0xa                   	// #10
  41c430:	bl	4030b0 <putc@plt>
  41c434:	ldur	x10, [x29, #-64]
  41c438:	mov	w23, w10
  41c43c:	lsl	x22, x23, #2
  41c440:	add	x8, x27, x22
  41c444:	stur	x8, [x29, #-112]
  41c448:	add	x9, x8, w20, uxtw #2
  41c44c:	ldur	x8, [x29, #-56]
  41c450:	str	x9, [sp, #112]
  41c454:	mul	w8, w20, w8
  41c458:	add	x9, x9, x8
  41c45c:	add	x25, x9, x8
  41c460:	ldur	x8, [x29, #-88]
  41c464:	str	x9, [sp, #104]
  41c468:	add	x21, x25, w8, uxtw
  41c46c:	ldur	x8, [x29, #-48]
  41c470:	cmp	x21, x8
  41c474:	b.hi	41d084 <ferror@plt+0x197e4>  // b.pmore
  41c478:	mov	w8, w20
  41c47c:	stur	x8, [x29, #-104]
  41c480:	cbz	w10, 41c498 <ferror@plt+0x18bf8>
  41c484:	cmp	w10, #0x3
  41c488:	b.hi	41c4a0 <ferror@plt+0x18c00>  // b.pmore
  41c48c:	mov	x8, xzr
  41c490:	mov	x19, xzr
  41c494:	b	41c504 <ferror@plt+0x18c64>
  41c498:	mov	x19, xzr
  41c49c:	b	41c520 <ferror@plt+0x18c80>
  41c4a0:	ldr	q4, [sp, #64]
  41c4a4:	and	x8, x23, #0xfffffffc
  41c4a8:	add	x9, x27, #0x8
  41c4ac:	movi	v0.2d, #0x0
  41c4b0:	mov	x10, x8
  41c4b4:	movi	v1.2d, #0x0
  41c4b8:	ldp	d2, d3, [x9, #-8]
  41c4bc:	subs	x10, x10, #0x4
  41c4c0:	add	x9, x9, #0x10
  41c4c4:	cmeq	v2.2s, v2.2s, #0
  41c4c8:	cmeq	v3.2s, v3.2s, #0
  41c4cc:	mvn	v2.8b, v2.8b
  41c4d0:	mvn	v3.8b, v3.8b
  41c4d4:	uxtl	v2.2d, v2.2s
  41c4d8:	uxtl	v3.2d, v3.2s
  41c4dc:	and	v2.16b, v2.16b, v4.16b
  41c4e0:	and	v3.16b, v3.16b, v4.16b
  41c4e4:	add	v0.2d, v0.2d, v2.2d
  41c4e8:	add	v1.2d, v1.2d, v3.2d
  41c4ec:	b.ne	41c4b8 <ferror@plt+0x18c18>  // b.any
  41c4f0:	add	v0.2d, v1.2d, v0.2d
  41c4f4:	addp	d0, v0.2d
  41c4f8:	cmp	x8, x23
  41c4fc:	fmov	x19, d0
  41c500:	b.eq	41c520 <ferror@plt+0x18c80>  // b.none
  41c504:	sub	x9, x23, x8
  41c508:	add	x8, x27, x8, lsl #2
  41c50c:	ldr	w10, [x8], #4
  41c510:	cmp	w10, #0x0
  41c514:	cinc	x19, x19, ne  // ne = any
  41c518:	subs	x9, x9, #0x1
  41c51c:	b.ne	41c50c <ferror@plt+0x18c6c>  // b.any
  41c520:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41c524:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  41c528:	mov	w4, #0x5                   	// #5
  41c52c:	mov	x0, xzr
  41c530:	add	x1, x1, #0x3df
  41c534:	add	x2, x2, #0x3f8
  41c538:	mov	x3, x23
  41c53c:	bl	4035d0 <dcngettext@plt>
  41c540:	mov	x1, x19
  41c544:	mov	x2, x23
  41c548:	bl	4037a0 <printf@plt>
  41c54c:	cbz	w20, 41c55c <ferror@plt+0x18cbc>
  41c550:	ldur	x15, [x29, #-64]
  41c554:	cmp	w20, #0x1
  41c558:	b.ne	41c568 <ferror@plt+0x18cc8>  // b.any
  41c55c:	mov	x23, xzr
  41c560:	mov	x24, xzr
  41c564:	b	41c5c8 <ferror@plt+0x18d28>
  41c568:	ldur	x9, [x29, #-112]
  41c56c:	add	x10, x27, x22
  41c570:	mov	x8, xzr
  41c574:	mov	x24, xzr
  41c578:	ldr	w11, [x9]
  41c57c:	ldur	x9, [x29, #-104]
  41c580:	mov	x23, xzr
  41c584:	add	x10, x10, #0x4
  41c588:	sub	x9, x9, #0x1
  41c58c:	udiv	w12, w11, w15
  41c590:	msub	w11, w12, w15, w11
  41c594:	ldr	w12, [x10], #4
  41c598:	add	x13, x8, #0x1
  41c59c:	cmp	x24, x13
  41c5a0:	csinc	x13, x24, x8, hi  // hi = pmore
  41c5a4:	udiv	w14, w12, w15
  41c5a8:	msub	w14, w14, w15, w12
  41c5ac:	cmp	w11, w14
  41c5b0:	cinc	x23, x23, eq  // eq = none
  41c5b4:	csel	x24, x13, x24, eq  // eq = none
  41c5b8:	csinc	x8, xzr, x8, ne  // ne = any
  41c5bc:	subs	x9, x9, #0x1
  41c5c0:	mov	w11, w12
  41c5c4:	b.ne	41c58c <ferror@plt+0x18cec>  // b.any
  41c5c8:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41c5cc:	mov	w2, #0x5                   	// #5
  41c5d0:	mov	x0, xzr
  41c5d4:	add	x1, x1, #0x412
  41c5d8:	bl	403700 <dcgettext@plt>
  41c5dc:	ldur	x20, [x29, #-104]
  41c5e0:	mov	x2, x23
  41c5e4:	mov	x3, x24
  41c5e8:	mov	x1, x20
  41c5ec:	bl	4037a0 <printf@plt>
  41c5f0:	add	x8, x23, x19
  41c5f4:	adrp	x24, 44b000 <warn@@Base+0xae9c>
  41c5f8:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  41c5fc:	cmp	x8, x20
  41c600:	add	x24, x24, #0xc9
  41c604:	add	x27, x27, #0xda
  41c608:	b.ne	41d110 <ferror@plt+0x19870>  // b.any
  41c60c:	mov	x23, xzr
  41c610:	stp	xzr, xzr, [x29, #-72]
  41c614:	mov	x22, xzr
  41c618:	mov	x19, xzr
  41c61c:	mov	w9, wzr
  41c620:	mov	w8, #0x1                   	// #1
  41c624:	b	41c63c <ferror@plt+0x18d9c>
  41c628:	orr	w12, w8, #0x2
  41c62c:	cmp	w11, #0x0
  41c630:	csel	w8, w8, w12, eq  // eq = none
  41c634:	add	x22, x22, #0x1
  41c638:	tbz	w10, #7, 41c680 <ferror@plt+0x18de0>
  41c63c:	add	x10, x25, x22
  41c640:	cmp	x10, x21
  41c644:	b.cs	41c684 <ferror@plt+0x18de4>  // b.hs, b.nlast
  41c648:	ldrb	w10, [x10]
  41c64c:	cmp	w9, #0x3f
  41c650:	and	x11, x10, #0x7f
  41c654:	b.hi	41c628 <ferror@plt+0x18d88>  // b.pmore
  41c658:	mov	w12, w9
  41c65c:	lsl	x14, x11, x12
  41c660:	orr	x19, x14, x19
  41c664:	lsr	x12, x19, x12
  41c668:	orr	w13, w8, #0x2
  41c66c:	cmp	x12, x11
  41c670:	csel	w8, w8, w13, eq  // eq = none
  41c674:	add	w9, w9, #0x7
  41c678:	add	x22, x22, #0x1
  41c67c:	tbnz	w10, #7, 41c63c <ferror@plt+0x18d9c>
  41c680:	and	w8, w8, #0xfffffffe
  41c684:	mov	x1, x24
  41c688:	tbnz	w8, #0, 41c694 <ferror@plt+0x18df4>
  41c68c:	mov	x1, x27
  41c690:	tbz	w8, #1, 41c6a4 <ferror@plt+0x18e04>
  41c694:	mov	w2, #0x5                   	// #5
  41c698:	mov	x0, xzr
  41c69c:	bl	403700 <dcgettext@plt>
  41c6a0:	bl	4400a0 <error@@Base>
  41c6a4:	cbz	x19, 41c8ac <ferror@plt+0x1900c>
  41c6a8:	ldur	x8, [x29, #-64]
  41c6ac:	cmp	x8, x23
  41c6b0:	b.ne	41c6d8 <ferror@plt+0x18e38>  // b.any
  41c6b4:	lsl	x8, x8, #1
  41c6b8:	ldur	x0, [x29, #-72]
  41c6bc:	cmp	x8, #0x100
  41c6c0:	mov	w9, #0x100                 	// #256
  41c6c4:	csel	x23, x8, x9, hi  // hi = pmore
  41c6c8:	lsl	x1, x23, #4
  41c6cc:	bl	4031e0 <xrealloc@plt>
  41c6d0:	ldur	x8, [x29, #-64]
  41c6d4:	stur	x0, [x29, #-72]
  41c6d8:	cmp	x8, x23
  41c6dc:	b.cs	41d0f0 <ferror@plt+0x19850>  // b.hs, b.nlast
  41c6e0:	ldur	x9, [x29, #-72]
  41c6e4:	add	x20, x25, w22, uxtw
  41c6e8:	cmp	x8, #0x1
  41c6ec:	add	x22, x9, x8, lsl #4
  41c6f0:	mov	x8, x9
  41c6f4:	b.lt	41c734 <ferror@plt+0x18e94>  // b.tstop
  41c6f8:	ldr	x9, [x8], #16
  41c6fc:	cmp	x9, x19
  41c700:	b.eq	41c710 <ferror@plt+0x18e70>  // b.none
  41c704:	cmp	x8, x22
  41c708:	b.cc	41c6f8 <ferror@plt+0x18e58>  // b.lo, b.ul, b.last
  41c70c:	b	41c734 <ferror@plt+0x18e94>
  41c710:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41c714:	mov	w2, #0x5                   	// #5
  41c718:	mov	x0, xzr
  41c71c:	add	x1, x1, #0x4f0
  41c720:	bl	403700 <dcgettext@plt>
  41c724:	ldr	x8, [x26, #32]
  41c728:	mov	x1, x19
  41c72c:	sub	x2, x28, x8
  41c730:	bl	440164 <warn@@Base>
  41c734:	ldur	x10, [x29, #-64]
  41c738:	mov	x8, xzr
  41c73c:	mov	w9, wzr
  41c740:	add	x10, x10, #0x1
  41c744:	stur	x10, [x29, #-64]
  41c748:	stp	x19, x20, [x22]
  41c74c:	add	x10, x20, x8
  41c750:	cmp	x10, x21
  41c754:	b.cs	41c770 <ferror@plt+0x18ed0>  // b.hs, b.nlast
  41c758:	ldrsb	w10, [x10]
  41c75c:	add	w11, w9, #0x7
  41c760:	cmp	w9, #0x40
  41c764:	csel	w9, w11, w9, cc  // cc = lo, ul, last
  41c768:	add	x8, x8, #0x1
  41c76c:	tbnz	w10, #31, 41c74c <ferror@plt+0x18eac>
  41c770:	add	x25, x20, w8, uxtw
  41c774:	b	41c790 <ferror@plt+0x18ef0>
  41c778:	mov	w2, #0x5                   	// #5
  41c77c:	mov	x0, xzr
  41c780:	bl	403700 <dcgettext@plt>
  41c784:	bl	4400a0 <error@@Base>
  41c788:	orr	x8, x20, x19
  41c78c:	cbz	x8, 41c614 <ferror@plt+0x18d74>
  41c790:	mov	x22, xzr
  41c794:	mov	x19, xzr
  41c798:	mov	w9, wzr
  41c79c:	mov	w8, #0x1                   	// #1
  41c7a0:	b	41c7b8 <ferror@plt+0x18f18>
  41c7a4:	orr	w12, w8, #0x2
  41c7a8:	cmp	w11, #0x0
  41c7ac:	csel	w8, w8, w12, eq  // eq = none
  41c7b0:	add	x22, x22, #0x1
  41c7b4:	tbz	w10, #7, 41c7fc <ferror@plt+0x18f5c>
  41c7b8:	add	x10, x25, x22
  41c7bc:	cmp	x10, x21
  41c7c0:	b.cs	41c800 <ferror@plt+0x18f60>  // b.hs, b.nlast
  41c7c4:	ldrb	w10, [x10]
  41c7c8:	cmp	w9, #0x3f
  41c7cc:	and	x11, x10, #0x7f
  41c7d0:	b.hi	41c7a4 <ferror@plt+0x18f04>  // b.pmore
  41c7d4:	mov	w12, w9
  41c7d8:	lsl	x14, x11, x12
  41c7dc:	orr	x19, x14, x19
  41c7e0:	lsr	x12, x19, x12
  41c7e4:	orr	w13, w8, #0x2
  41c7e8:	cmp	x12, x11
  41c7ec:	csel	w8, w8, w13, eq  // eq = none
  41c7f0:	add	w9, w9, #0x7
  41c7f4:	add	x22, x22, #0x1
  41c7f8:	tbnz	w10, #7, 41c7b8 <ferror@plt+0x18f18>
  41c7fc:	and	w8, w8, #0xfffffffe
  41c800:	mov	x1, x24
  41c804:	tbnz	w8, #0, 41c810 <ferror@plt+0x18f70>
  41c808:	mov	x1, x27
  41c80c:	tbz	w8, #1, 41c820 <ferror@plt+0x18f80>
  41c810:	mov	w2, #0x5                   	// #5
  41c814:	mov	x0, xzr
  41c818:	bl	403700 <dcgettext@plt>
  41c81c:	bl	4400a0 <error@@Base>
  41c820:	mov	x9, xzr
  41c824:	mov	x20, xzr
  41c828:	mov	w11, wzr
  41c82c:	add	x10, x25, w22, uxtw
  41c830:	mov	w8, #0x1                   	// #1
  41c834:	b	41c84c <ferror@plt+0x18fac>
  41c838:	orr	w14, w8, #0x2
  41c83c:	cmp	w13, #0x0
  41c840:	csel	w8, w8, w14, eq  // eq = none
  41c844:	add	x9, x9, #0x1
  41c848:	tbz	w12, #7, 41c890 <ferror@plt+0x18ff0>
  41c84c:	add	x12, x10, x9
  41c850:	cmp	x12, x21
  41c854:	b.cs	41c894 <ferror@plt+0x18ff4>  // b.hs, b.nlast
  41c858:	ldrb	w12, [x12]
  41c85c:	cmp	w11, #0x3f
  41c860:	and	x13, x12, #0x7f
  41c864:	b.hi	41c838 <ferror@plt+0x18f98>  // b.pmore
  41c868:	mov	w14, w11
  41c86c:	lsl	x16, x13, x14
  41c870:	orr	x20, x16, x20
  41c874:	lsr	x14, x20, x14
  41c878:	orr	w15, w8, #0x2
  41c87c:	cmp	x14, x13
  41c880:	csel	w8, w8, w15, eq  // eq = none
  41c884:	add	w11, w11, #0x7
  41c888:	add	x9, x9, #0x1
  41c88c:	tbnz	w12, #7, 41c84c <ferror@plt+0x18fac>
  41c890:	and	w8, w8, #0xfffffffe
  41c894:	add	x25, x10, w9, uxtw
  41c898:	mov	x1, x24
  41c89c:	tbnz	w8, #0, 41c778 <ferror@plt+0x18ed8>
  41c8a0:	mov	x1, x27
  41c8a4:	tbnz	w8, #1, 41c778 <ferror@plt+0x18ed8>
  41c8a8:	b	41c788 <ferror@plt+0x18ee8>
  41c8ac:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41c8b0:	mov	w2, #0x5                   	// #5
  41c8b4:	mov	x0, xzr
  41c8b8:	add	x1, x1, #0xfd
  41c8bc:	bl	403700 <dcgettext@plt>
  41c8c0:	bl	4037a0 <printf@plt>
  41c8c4:	ldur	x22, [x29, #-56]
  41c8c8:	ldur	x8, [x29, #-80]
  41c8cc:	adrp	x25, 468000 <_sch_istable+0x1c50>
  41c8d0:	cbz	w8, 41bdd0 <ferror@plt+0x18530>
  41c8d4:	ldp	x9, x8, [x29, #-72]
  41c8d8:	mov	x23, xzr
  41c8dc:	add	x20, x9, x8, lsl #4
  41c8e0:	stur	x20, [x29, #-96]
  41c8e4:	b	41c90c <ferror@plt+0x1906c>
  41c8e8:	ldr	x1, [x25, #3808]
  41c8ec:	mov	w0, #0xa                   	// #10
  41c8f0:	bl	4030b0 <putc@plt>
  41c8f4:	ldur	x23, [x29, #-88]
  41c8f8:	ldur	x8, [x29, #-104]
  41c8fc:	ldur	x22, [x29, #-56]
  41c900:	add	x23, x23, #0x1
  41c904:	cmp	x23, x8
  41c908:	b.eq	41bdd0 <ferror@plt+0x18530>  // b.none
  41c90c:	ldr	x8, [sp, #112]
  41c910:	ldur	x9, [x29, #-48]
  41c914:	mul	w20, w22, w23
  41c918:	mov	w1, w22
  41c91c:	add	x0, x8, x20
  41c920:	add	x8, x0, x22
  41c924:	cmp	x8, x9
  41c928:	b.cc	41c938 <ferror@plt+0x19098>  // b.lo, b.ul, b.last
  41c92c:	cmp	x0, x9
  41c930:	b.cs	41c964 <ferror@plt+0x190c4>  // b.hs, b.nlast
  41c934:	sub	w1, w9, w0
  41c938:	sub	w8, w1, #0x1
  41c93c:	cmp	w8, #0x7
  41c940:	b.ls	41c94c <ferror@plt+0x190ac>  // b.plast
  41c944:	mov	x19, xzr
  41c948:	b	41c95c <ferror@plt+0x190bc>
  41c94c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41c950:	ldr	x8, [x8, #648]
  41c954:	blr	x8
  41c958:	mov	x19, x0
  41c95c:	ldur	x9, [x29, #-48]
  41c960:	b	41c968 <ferror@plt+0x190c8>
  41c964:	mov	x19, xzr
  41c968:	ldr	x8, [sp, #104]
  41c96c:	mov	w1, w22
  41c970:	add	x0, x8, x20
  41c974:	ldur	x20, [x29, #-96]
  41c978:	add	x8, x0, x22
  41c97c:	cmp	x8, x9
  41c980:	b.cc	41c990 <ferror@plt+0x190f0>  // b.lo, b.ul, b.last
  41c984:	cmp	x0, x9
  41c988:	b.cs	41c99c <ferror@plt+0x190fc>  // b.hs, b.nlast
  41c98c:	sub	w1, w9, w0
  41c990:	sub	w8, w1, #0x1
  41c994:	cmp	w8, #0x7
  41c998:	b.ls	41c9a4 <ferror@plt+0x19104>  // b.plast
  41c99c:	mov	x24, xzr
  41c9a0:	b	41c9b4 <ferror@plt+0x19114>
  41c9a4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41c9a8:	ldr	x8, [x8, #648]
  41c9ac:	blr	x8
  41c9b0:	mov	x24, x0
  41c9b4:	ldur	x8, [x29, #-112]
  41c9b8:	mov	x0, x19
  41c9bc:	ldr	w27, [x8, x23, lsl #2]
  41c9c0:	bl	423458 <ferror@plt+0x1fbb8>
  41c9c4:	mov	x3, x0
  41c9c8:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  41c9cc:	add	x0, x0, #0x531
  41c9d0:	mov	w1, w23
  41c9d4:	mov	w2, w27
  41c9d8:	stur	x23, [x29, #-88]
  41c9dc:	bl	4037a0 <printf@plt>
  41c9e0:	ldur	x15, [x29, #-48]
  41c9e4:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  41c9e8:	add	x19, x21, x24
  41c9ec:	mov	x8, #0xffffffffffffffff    	// #-1
  41c9f0:	mov	w23, #0xfffffffe            	// #-2
  41c9f4:	add	x27, x27, #0xc9
  41c9f8:	stur	x8, [x29, #-80]
  41c9fc:	str	x19, [sp, #120]
  41ca00:	mov	x22, xzr
  41ca04:	mov	x24, xzr
  41ca08:	mov	w9, wzr
  41ca0c:	mov	w8, #0x1                   	// #1
  41ca10:	b	41ca28 <ferror@plt+0x19188>
  41ca14:	orr	w12, w8, #0x2
  41ca18:	cmp	w11, #0x0
  41ca1c:	csel	w8, w8, w12, eq  // eq = none
  41ca20:	add	x22, x22, #0x1
  41ca24:	tbz	w10, #7, 41ca6c <ferror@plt+0x191cc>
  41ca28:	add	x10, x19, x22
  41ca2c:	cmp	x10, x15
  41ca30:	b.cs	41ca70 <ferror@plt+0x191d0>  // b.hs, b.nlast
  41ca34:	ldrb	w10, [x10]
  41ca38:	cmp	w9, #0x3f
  41ca3c:	and	x11, x10, #0x7f
  41ca40:	b.hi	41ca14 <ferror@plt+0x19174>  // b.pmore
  41ca44:	mov	w12, w9
  41ca48:	lsl	x14, x11, x12
  41ca4c:	orr	x24, x14, x24
  41ca50:	lsr	x12, x24, x12
  41ca54:	orr	w13, w8, #0x2
  41ca58:	cmp	x12, x11
  41ca5c:	csel	w8, w8, w13, eq  // eq = none
  41ca60:	add	w9, w9, #0x7
  41ca64:	add	x22, x22, #0x1
  41ca68:	tbnz	w10, #7, 41ca28 <ferror@plt+0x19188>
  41ca6c:	and	w8, w8, #0xfffffffe
  41ca70:	mov	x1, x27
  41ca74:	tbnz	w8, #0, 41caf4 <ferror@plt+0x19254>
  41ca78:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41ca7c:	add	x1, x1, #0xda
  41ca80:	tbnz	w8, #1, 41caf4 <ferror@plt+0x19254>
  41ca84:	cmn	w23, #0x1
  41ca88:	b.eq	41cb0c <ferror@plt+0x1926c>  // b.none
  41ca8c:	cbz	x24, 41ce5c <ferror@plt+0x195bc>
  41ca90:	tbnz	w23, #31, 41cac4 <ferror@plt+0x19224>
  41ca94:	ldur	x8, [x29, #-80]
  41ca98:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  41ca9c:	add	x9, x9, #0x23e
  41caa0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  41caa4:	cmp	x8, #0x0
  41caa8:	adrp	x8, 44f000 <warn@@Base+0xee9c>
  41caac:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  41cab0:	add	x8, x8, #0x549
  41cab4:	csel	x1, x9, x8, eq  // eq = none
  41cab8:	add	x0, x0, #0x541
  41cabc:	mov	x2, x24
  41cac0:	bl	4037a0 <printf@plt>
  41cac4:	ldur	x8, [x29, #-64]
  41cac8:	cmp	x8, #0x1
  41cacc:	b.lt	41ce38 <ferror@plt+0x19598>  // b.tstop
  41cad0:	ldur	x8, [x29, #-72]
  41cad4:	add	x19, x19, w22, uxtw
  41cad8:	ldr	x9, [x8]
  41cadc:	cmp	x9, x24
  41cae0:	b.eq	41cb20 <ferror@plt+0x19280>  // b.none
  41cae4:	add	x8, x8, #0x10
  41cae8:	cmp	x8, x20
  41caec:	b.cc	41cad8 <ferror@plt+0x19238>  // b.lo, b.ul, b.last
  41caf0:	b	41ce38 <ferror@plt+0x19598>
  41caf4:	mov	w2, #0x5                   	// #5
  41caf8:	mov	x0, xzr
  41cafc:	bl	403700 <dcgettext@plt>
  41cb00:	bl	4400a0 <error@@Base>
  41cb04:	cmn	w23, #0x1
  41cb08:	b.ne	41ca8c <ferror@plt+0x191ec>  // b.any
  41cb0c:	ldur	x15, [x29, #-48]
  41cb10:	ldr	x19, [sp, #120]
  41cb14:	mov	w23, wzr
  41cb18:	stur	x24, [x29, #-80]
  41cb1c:	b	41ca00 <ferror@plt+0x19160>
  41cb20:	ldr	x22, [x8, #8]
  41cb24:	mov	x20, xzr
  41cb28:	mov	x24, xzr
  41cb2c:	mov	w9, wzr
  41cb30:	mov	w8, #0x1                   	// #1
  41cb34:	b	41cb4c <ferror@plt+0x192ac>
  41cb38:	orr	w12, w8, #0x2
  41cb3c:	cmp	w11, #0x0
  41cb40:	csel	w8, w8, w12, eq  // eq = none
  41cb44:	add	x20, x20, #0x1
  41cb48:	tbz	w10, #7, 41cb90 <ferror@plt+0x192f0>
  41cb4c:	add	x10, x22, x20
  41cb50:	cmp	x10, x21
  41cb54:	b.cs	41cb94 <ferror@plt+0x192f4>  // b.hs, b.nlast
  41cb58:	ldrb	w10, [x10]
  41cb5c:	cmp	w9, #0x3f
  41cb60:	and	x11, x10, #0x7f
  41cb64:	b.hi	41cb38 <ferror@plt+0x19298>  // b.pmore
  41cb68:	mov	w12, w9
  41cb6c:	lsl	x14, x11, x12
  41cb70:	orr	x24, x14, x24
  41cb74:	lsr	x12, x24, x12
  41cb78:	orr	w13, w8, #0x2
  41cb7c:	cmp	x12, x11
  41cb80:	csel	w8, w8, w13, eq  // eq = none
  41cb84:	add	w9, w9, #0x7
  41cb88:	add	x20, x20, #0x1
  41cb8c:	tbnz	w10, #7, 41cb4c <ferror@plt+0x192ac>
  41cb90:	and	w8, w8, #0xfffffffe
  41cb94:	mov	x1, x27
  41cb98:	tbnz	w8, #0, 41cba8 <ferror@plt+0x19308>
  41cb9c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41cba0:	add	x1, x1, #0xda
  41cba4:	tbz	w8, #1, 41cbb8 <ferror@plt+0x19318>
  41cba8:	mov	w2, #0x5                   	// #5
  41cbac:	mov	x0, xzr
  41cbb0:	bl	403700 <dcgettext@plt>
  41cbb4:	bl	4400a0 <error@@Base>
  41cbb8:	add	x22, x22, w20, uxtw
  41cbbc:	tbnz	w23, #31, 41cc28 <ferror@plt+0x19388>
  41cbc0:	mov	w0, w24
  41cbc4:	bl	441cb0 <warn@@Base+0x1b4c>
  41cbc8:	mov	x1, x0
  41cbcc:	cbnz	x0, 41cc1c <ferror@plt+0x1937c>
  41cbd0:	mov	x8, #0xffffffffffffbf80    	// #-16512
  41cbd4:	add	x8, x24, x8
  41cbd8:	lsr	x8, x8, #7
  41cbdc:	cmp	x8, #0x17f
  41cbe0:	adrp	x8, 44b000 <warn@@Base+0xae9c>
  41cbe4:	adrp	x9, 44b000 <warn@@Base+0xae9c>
  41cbe8:	add	x8, x8, #0x104
  41cbec:	add	x9, x9, #0xef
  41cbf0:	csel	x1, x9, x8, cc  // cc = lo, ul, last
  41cbf4:	mov	w2, #0x5                   	// #5
  41cbf8:	bl	403700 <dcgettext@plt>
  41cbfc:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  41cc00:	add	x20, x20, #0x6d0
  41cc04:	mov	x2, x0
  41cc08:	mov	w1, #0x64                  	// #100
  41cc0c:	mov	x0, x20
  41cc10:	mov	x3, x24
  41cc14:	bl	403160 <snprintf@plt>
  41cc18:	mov	x1, x20
  41cc1c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  41cc20:	add	x0, x0, #0x279
  41cc24:	bl	4037a0 <printf@plt>
  41cc28:	lsr	w25, w23, #31
  41cc2c:	b	41cc94 <ferror@plt+0x193f4>
  41cc30:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  41cc34:	add	x0, x0, #0x279
  41cc38:	bl	4037a0 <printf@plt>
  41cc3c:	mov	w8, #0xffffffff            	// #-1
  41cc40:	str	w8, [sp, #56]
  41cc44:	mov	w8, #0x3d                  	// #61
  41cc48:	strb	w8, [sp, #48]
  41cc4c:	mov	w8, #0x5                   	// #5
  41cc50:	str	w8, [sp, #8]
  41cc54:	ldp	x8, x5, [x29, #-56]
  41cc58:	mov	x0, xzr
  41cc5c:	mov	x1, x27
  41cc60:	mov	x2, xzr
  41cc64:	mov	x3, x28
  41cc68:	mov	x4, x19
  41cc6c:	mov	x6, xzr
  41cc70:	mov	x7, xzr
  41cc74:	stp	xzr, xzr, [sp, #32]
  41cc78:	str	w25, [sp, #24]
  41cc7c:	str	xzr, [sp, #16]
  41cc80:	str	x8, [sp]
  41cc84:	bl	420400 <ferror@plt+0x1cb60>
  41cc88:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  41cc8c:	mov	x19, x0
  41cc90:	add	x27, x27, #0xc9
  41cc94:	mov	x26, xzr
  41cc98:	mov	x24, xzr
  41cc9c:	mov	w9, wzr
  41cca0:	mov	w8, #0x1                   	// #1
  41cca4:	b	41ccbc <ferror@plt+0x1941c>
  41cca8:	orr	w12, w8, #0x2
  41ccac:	cmp	w11, #0x0
  41ccb0:	csel	w8, w8, w12, eq  // eq = none
  41ccb4:	add	x26, x26, #0x1
  41ccb8:	tbz	w10, #7, 41cd00 <ferror@plt+0x19460>
  41ccbc:	add	x10, x22, x26
  41ccc0:	cmp	x10, x21
  41ccc4:	b.cs	41cd04 <ferror@plt+0x19464>  // b.hs, b.nlast
  41ccc8:	ldrb	w10, [x10]
  41cccc:	cmp	w9, #0x3f
  41ccd0:	and	x11, x10, #0x7f
  41ccd4:	b.hi	41cca8 <ferror@plt+0x19408>  // b.pmore
  41ccd8:	mov	w12, w9
  41ccdc:	lsl	x14, x11, x12
  41cce0:	orr	x24, x14, x24
  41cce4:	lsr	x12, x24, x12
  41cce8:	orr	w13, w8, #0x2
  41ccec:	cmp	x12, x11
  41ccf0:	csel	w8, w8, w13, eq  // eq = none
  41ccf4:	add	w9, w9, #0x7
  41ccf8:	add	x26, x26, #0x1
  41ccfc:	tbnz	w10, #7, 41ccbc <ferror@plt+0x1941c>
  41cd00:	and	w8, w8, #0xfffffffe
  41cd04:	mov	x1, x27
  41cd08:	tbnz	w8, #0, 41cd18 <ferror@plt+0x19478>
  41cd0c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41cd10:	add	x1, x1, #0xda
  41cd14:	tbz	w8, #1, 41cd28 <ferror@plt+0x19488>
  41cd18:	mov	w2, #0x5                   	// #5
  41cd1c:	mov	x0, xzr
  41cd20:	bl	403700 <dcgettext@plt>
  41cd24:	bl	4400a0 <error@@Base>
  41cd28:	mov	x20, xzr
  41cd2c:	mov	x27, xzr
  41cd30:	mov	w9, wzr
  41cd34:	add	x22, x22, w26, uxtw
  41cd38:	mov	w8, #0x1                   	// #1
  41cd3c:	b	41cd54 <ferror@plt+0x194b4>
  41cd40:	orr	w12, w8, #0x2
  41cd44:	cmp	w11, #0x0
  41cd48:	csel	w8, w8, w12, eq  // eq = none
  41cd4c:	add	x20, x20, #0x1
  41cd50:	tbz	w10, #7, 41cd98 <ferror@plt+0x194f8>
  41cd54:	add	x10, x22, x20
  41cd58:	cmp	x10, x21
  41cd5c:	b.cs	41cd9c <ferror@plt+0x194fc>  // b.hs, b.nlast
  41cd60:	ldrb	w10, [x10]
  41cd64:	cmp	w9, #0x3f
  41cd68:	and	x11, x10, #0x7f
  41cd6c:	b.hi	41cd40 <ferror@plt+0x194a0>  // b.pmore
  41cd70:	mov	w12, w9
  41cd74:	lsl	x14, x11, x12
  41cd78:	orr	x27, x14, x27
  41cd7c:	lsr	x12, x27, x12
  41cd80:	orr	w13, w8, #0x2
  41cd84:	cmp	x12, x11
  41cd88:	csel	w8, w8, w13, eq  // eq = none
  41cd8c:	add	w9, w9, #0x7
  41cd90:	add	x20, x20, #0x1
  41cd94:	tbnz	w10, #7, 41cd54 <ferror@plt+0x194b4>
  41cd98:	and	w8, w8, #0xfffffffe
  41cd9c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41cda0:	add	x1, x1, #0xc9
  41cda4:	tbnz	w8, #0, 41cdb4 <ferror@plt+0x19514>
  41cda8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41cdac:	add	x1, x1, #0xda
  41cdb0:	tbz	w8, #1, 41cdc4 <ferror@plt+0x19524>
  41cdb4:	mov	w2, #0x5                   	// #5
  41cdb8:	mov	x0, xzr
  41cdbc:	bl	403700 <dcgettext@plt>
  41cdc0:	bl	4400a0 <error@@Base>
  41cdc4:	orr	x8, x27, x24
  41cdc8:	cbz	x8, 41ce18 <ferror@plt+0x19578>
  41cdcc:	add	x22, x22, w20, uxtw
  41cdd0:	tbnz	w23, #31, 41cc3c <ferror@plt+0x1939c>
  41cdd4:	mov	w0, w24
  41cdd8:	bl	443270 <warn@@Base+0x310c>
  41cddc:	mov	x1, x0
  41cde0:	cbnz	x0, 41cc30 <ferror@plt+0x19390>
  41cde4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41cde8:	mov	w2, #0x5                   	// #5
  41cdec:	add	x1, x1, #0x59b
  41cdf0:	bl	403700 <dcgettext@plt>
  41cdf4:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  41cdf8:	add	x20, x20, #0x7fc
  41cdfc:	mov	x2, x0
  41ce00:	mov	w1, #0x64                  	// #100
  41ce04:	mov	x0, x20
  41ce08:	mov	x3, x24
  41ce0c:	bl	403160 <snprintf@plt>
  41ce10:	mov	x1, x20
  41ce14:	b	41cc30 <ferror@plt+0x19390>
  41ce18:	ldr	x26, [sp, #96]
  41ce1c:	ldur	x15, [x29, #-48]
  41ce20:	ldur	x20, [x29, #-96]
  41ce24:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  41ce28:	add	w23, w23, #0x1
  41ce2c:	adrp	x25, 468000 <_sch_istable+0x1c50>
  41ce30:	add	x27, x27, #0xc9
  41ce34:	b	41ca00 <ferror@plt+0x19160>
  41ce38:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41ce3c:	mov	w2, #0x5                   	// #5
  41ce40:	mov	x0, xzr
  41ce44:	add	x1, x1, #0x54c
  41ce48:	bl	403700 <dcgettext@plt>
  41ce4c:	ldr	x8, [x26, #32]
  41ce50:	mov	x1, x24
  41ce54:	sub	x2, x28, x8
  41ce58:	bl	440164 <warn@@Base>
  41ce5c:	cmp	w23, #0x0
  41ce60:	b.gt	41c8e8 <ferror@plt+0x19048>
  41ce64:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41ce68:	mov	w2, #0x5                   	// #5
  41ce6c:	mov	x0, xzr
  41ce70:	add	x1, x1, #0x58d
  41ce74:	bl	403700 <dcgettext@plt>
  41ce78:	bl	4037a0 <printf@plt>
  41ce7c:	b	41c8e8 <ferror@plt+0x19048>
  41ce80:	mov	w1, #0x4                   	// #4
  41ce84:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41ce88:	ldr	x8, [x8, #648]
  41ce8c:	add	x0, x27, #0x10
  41ce90:	blr	x8
  41ce94:	cmp	x23, #0x18
  41ce98:	stur	x0, [x29, #-64]
  41ce9c:	b.gt	41cecc <ferror@plt+0x1962c>
  41cea0:	cmp	x23, #0x15
  41cea4:	b.lt	41c074 <ferror@plt+0x187d4>  // b.tstop
  41cea8:	sub	w8, w23, #0x15
  41ceac:	cmp	w8, #0x7
  41ceb0:	b.hi	41c074 <ferror@plt+0x187d4>  // b.pmore
  41ceb4:	sub	w1, w23, #0x14
  41ceb8:	b	41ced0 <ferror@plt+0x19630>
  41cebc:	sub	w1, w23, #0x2
  41cec0:	b	41bf38 <ferror@plt+0x18698>
  41cec4:	sub	w1, w23, #0x8
  41cec8:	b	41c004 <ferror@plt+0x18764>
  41cecc:	mov	w1, #0x4                   	// #4
  41ced0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41ced4:	ldr	x8, [x8, #648]
  41ced8:	add	x0, x27, #0x14
  41cedc:	blr	x8
  41cee0:	cmp	x23, #0x1c
  41cee4:	stur	x0, [x29, #-80]
  41cee8:	b.gt	41cf10 <ferror@plt+0x19670>
  41ceec:	cmp	x23, #0x19
  41cef0:	b.lt	41c078 <ferror@plt+0x187d8>  // b.tstop
  41cef4:	sub	w8, w23, #0x19
  41cef8:	cmp	w8, #0x8
  41cefc:	b.cs	41c078 <ferror@plt+0x187d8>  // b.hs, b.nlast
  41cf00:	sub	w1, w23, #0x18
  41cf04:	b	41cf14 <ferror@plt+0x19674>
  41cf08:	sub	w1, w23, #0xc
  41cf0c:	b	41c040 <ferror@plt+0x187a0>
  41cf10:	mov	w1, #0x4                   	// #4
  41cf14:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41cf18:	ldr	x8, [x8, #648]
  41cf1c:	add	x0, x27, #0x18
  41cf20:	blr	x8
  41cf24:	cmp	x23, #0x20
  41cf28:	add	x27, x27, #0x20
  41cf2c:	stur	x0, [x29, #-88]
  41cf30:	b.gt	41cf58 <ferror@plt+0x196b8>
  41cf34:	cmp	x23, #0x1d
  41cf38:	b.lt	41cf48 <ferror@plt+0x196a8>  // b.tstop
  41cf3c:	sub	w8, w23, #0x1d
  41cf40:	cmp	w8, #0x7
  41cf44:	b.ls	41cf60 <ferror@plt+0x196c0>  // b.plast
  41cf48:	mov	w23, wzr
  41cf4c:	b	41c084 <ferror@plt+0x187e4>
  41cf50:	sub	w1, w23, #0x10
  41cf54:	b	41ce84 <ferror@plt+0x195e4>
  41cf58:	mov	w1, #0x4                   	// #4
  41cf5c:	b	41cf64 <ferror@plt+0x196c4>
  41cf60:	sub	w1, w23, #0x1c
  41cf64:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41cf68:	ldur	x9, [x29, #-96]
  41cf6c:	ldr	x8, [x8, #648]
  41cf70:	add	x0, x9, #0x1c
  41cf74:	blr	x8
  41cf78:	mov	x23, x0
  41cf7c:	tst	w23, #0x3
  41cf80:	b.eq	41c084 <ferror@plt+0x187e4>  // b.none
  41cf84:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41cf88:	mov	w2, #0x5                   	// #5
  41cf8c:	mov	x0, xzr
  41cf90:	add	x1, x1, #0x2f0
  41cf94:	bl	403700 <dcgettext@plt>
  41cf98:	mov	w1, w23
  41cf9c:	bl	440164 <warn@@Base>
  41cfa0:	neg	w8, w23
  41cfa4:	and	w8, w8, #0x3
  41cfa8:	add	w23, w8, w23
  41cfac:	b	41c084 <ferror@plt+0x187e4>
  41cfb0:	mov	w0, #0x1                   	// #1
  41cfb4:	b	41d0b4 <ferror@plt+0x19814>
  41cfb8:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41cfbc:	add	x1, x1, #0xcb7
  41cfc0:	mov	w2, #0x5                   	// #5
  41cfc4:	mov	x0, xzr
  41cfc8:	bl	403700 <dcgettext@plt>
  41cfcc:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  41cfd0:	add	x10, x10, #0x4f8
  41cfd4:	ldr	x8, [x26, #32]
  41cfd8:	ldrsw	x9, [x10, #56]
  41cfdc:	ldr	x20, [x26, #16]
  41cfe0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41cfe4:	sub	x21, x28, x8
  41cfe8:	add	w8, w9, #0x1
  41cfec:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  41cff0:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  41cff4:	mov	x19, x0
  41cff8:	add	x9, x10, x9, lsl #6
  41cffc:	and	w8, w8, #0xf
  41d000:	add	x1, x1, #0x92
  41d004:	add	x2, x2, #0x248
  41d008:	add	x3, x3, #0xfcb
  41d00c:	sub	x0, x29, #0x28
  41d010:	add	x22, x9, #0x368
  41d014:	str	w8, [x10, #56]
  41d018:	bl	4030a0 <sprintf@plt>
  41d01c:	sub	x2, x29, #0x28
  41d020:	mov	w1, #0x40                  	// #64
  41d024:	mov	x0, x22
  41d028:	mov	x3, x23
  41d02c:	bl	403160 <snprintf@plt>
  41d030:	mov	x0, x19
  41d034:	mov	x1, x20
  41d038:	mov	x2, x21
  41d03c:	mov	x3, x22
  41d040:	b	41d0ac <ferror@plt+0x1980c>
  41d044:	adrp	x9, 469000 <_bfd_std_section+0x118>
  41d048:	ldr	x9, [x9, #1248]
  41d04c:	cbz	x9, 41bdac <ferror@plt+0x1850c>
  41d050:	ldr	x10, [x9]
  41d054:	cmp	x10, x19
  41d058:	b.eq	41d0e4 <ferror@plt+0x19844>  // b.none
  41d05c:	ldr	x9, [x9, #16]
  41d060:	cbnz	x9, 41d050 <ferror@plt+0x197b0>
  41d064:	b	41bdac <ferror@plt+0x1850c>
  41d068:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41d06c:	add	x1, x1, #0x24a
  41d070:	mov	w2, #0x5                   	// #5
  41d074:	mov	x0, xzr
  41d078:	bl	403700 <dcgettext@plt>
  41d07c:	bl	440164 <warn@@Base>
  41d080:	b	41d0b0 <ferror@plt+0x19810>
  41d084:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41d088:	add	x1, x1, #0x38a
  41d08c:	mov	w2, #0x5                   	// #5
  41d090:	mov	x0, xzr
  41d094:	mov	x19, x8
  41d098:	bl	403700 <dcgettext@plt>
  41d09c:	ldr	x8, [x26, #32]
  41d0a0:	sub	x1, x21, x8
  41d0a4:	sub	x2, x19, x8
  41d0a8:	sub	x3, x28, x8
  41d0ac:	bl	440164 <warn@@Base>
  41d0b0:	mov	w0, wzr
  41d0b4:	ldp	x20, x19, [sp, #320]
  41d0b8:	ldp	x22, x21, [sp, #304]
  41d0bc:	ldp	x24, x23, [sp, #288]
  41d0c0:	ldp	x26, x25, [sp, #272]
  41d0c4:	ldp	x28, x27, [sp, #256]
  41d0c8:	ldp	x29, x30, [sp, #240]
  41d0cc:	add	sp, sp, #0x150
  41d0d0:	ret
  41d0d4:	ldr	x8, [x19, #8]
  41d0d8:	adrp	x9, 468000 <_sch_istable+0x1c50>
  41d0dc:	str	x8, [x9, #104]
  41d0e0:	b	41bdac <ferror@plt+0x1850c>
  41d0e4:	ldr	x9, [x9, #8]
  41d0e8:	str	x9, [x8, #104]
  41d0ec:	b	41bdac <ferror@plt+0x1850c>
  41d0f0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  41d0f4:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41d0f8:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  41d0fc:	add	x0, x0, #0x4c3
  41d100:	add	x1, x1, #0xf8f
  41d104:	add	x3, x3, #0x48b
  41d108:	mov	w2, #0x2323                	// #8995
  41d10c:	bl	4037c0 <__assert_fail@plt>
  41d110:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  41d114:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41d118:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  41d11c:	add	x0, x0, #0x45b
  41d120:	add	x1, x1, #0xf8f
  41d124:	add	x3, x3, #0x48b
  41d128:	mov	w2, #0x2308                	// #8968
  41d12c:	bl	4037c0 <__assert_fail@plt>
  41d130:	ldr	w2, [x0, #56]
  41d134:	mov	w4, #0x1                   	// #1
  41d138:	mov	w3, wzr
  41d13c:	b	40c568 <ferror@plt+0x8cc8>
  41d140:	stp	x29, x30, [sp, #-32]!
  41d144:	ldr	x8, [x0, #48]
  41d148:	str	x19, [sp, #16]
  41d14c:	mov	x29, sp
  41d150:	cbz	x8, 41d164 <ferror@plt+0x198c4>
  41d154:	mov	w0, #0x1                   	// #1
  41d158:	ldr	x19, [sp, #16]
  41d15c:	ldp	x29, x30, [sp], #32
  41d160:	ret
  41d164:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41d168:	mov	x19, x0
  41d16c:	add	x1, x1, #0x5d9
  41d170:	mov	w2, #0x5                   	// #5
  41d174:	mov	x0, xzr
  41d178:	bl	403700 <dcgettext@plt>
  41d17c:	ldr	x1, [x19, #16]
  41d180:	bl	4037a0 <printf@plt>
  41d184:	mov	w0, wzr
  41d188:	ldr	x19, [sp, #16]
  41d18c:	ldp	x29, x30, [sp], #32
  41d190:	ret
  41d194:	sub	sp, sp, #0xa0
  41d198:	stp	x29, x30, [sp, #64]
  41d19c:	stp	x28, x27, [sp, #80]
  41d1a0:	stp	x26, x25, [sp, #96]
  41d1a4:	stp	x24, x23, [sp, #112]
  41d1a8:	stp	x22, x21, [sp, #128]
  41d1ac:	stp	x20, x19, [sp, #144]
  41d1b0:	ldr	x8, [x0, #48]
  41d1b4:	mov	x26, x0
  41d1b8:	add	x29, sp, #0x40
  41d1bc:	cbz	x8, 41d200 <ferror@plt+0x19960>
  41d1c0:	mov	x0, x1
  41d1c4:	bl	426ee4 <ferror@plt+0x23644>
  41d1c8:	cbz	w0, 41d224 <ferror@plt+0x19984>
  41d1cc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41d1d0:	ldr	w8, [x8, #572]
  41d1d4:	cbz	w8, 41d248 <ferror@plt+0x199a8>
  41d1d8:	ldr	x8, [x26, #24]
  41d1dc:	cbz	x8, 41d248 <ferror@plt+0x199a8>
  41d1e0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41d1e4:	add	x1, x1, #0x999
  41d1e8:	mov	w2, #0x5                   	// #5
  41d1ec:	mov	x0, xzr
  41d1f0:	bl	403700 <dcgettext@plt>
  41d1f4:	ldp	x1, x2, [x26, #16]
  41d1f8:	bl	4037a0 <printf@plt>
  41d1fc:	b	41d264 <ferror@plt+0x199c4>
  41d200:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41d204:	add	x1, x1, #0x5d9
  41d208:	mov	w2, #0x5                   	// #5
  41d20c:	mov	x0, xzr
  41d210:	bl	403700 <dcgettext@plt>
  41d214:	ldr	x1, [x26, #16]
  41d218:	bl	4037a0 <printf@plt>
  41d21c:	mov	w0, wzr
  41d220:	b	41d5cc <ferror@plt+0x19d2c>
  41d224:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  41d228:	add	x1, x1, #0x687
  41d22c:	mov	w2, #0x5                   	// #5
  41d230:	mov	x0, xzr
  41d234:	bl	403700 <dcgettext@plt>
  41d238:	ldr	x1, [x26, #16]
  41d23c:	bl	440164 <warn@@Base>
  41d240:	mov	w0, wzr
  41d244:	b	41d5cc <ferror@plt+0x19d2c>
  41d248:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41d24c:	add	x1, x1, #0x9c8
  41d250:	mov	w2, #0x5                   	// #5
  41d254:	mov	x0, xzr
  41d258:	bl	403700 <dcgettext@plt>
  41d25c:	ldr	x1, [x26, #16]
  41d260:	bl	4037a0 <printf@plt>
  41d264:	adrp	x19, 46b000 <_bfd_std_section+0x2118>
  41d268:	ldr	w8, [x19, #1296]
  41d26c:	mov	w1, #0x8                   	// #8
  41d270:	add	w0, w8, #0x1
  41d274:	bl	403840 <xcalloc@plt>
  41d278:	ldr	w8, [x19, #1296]
  41d27c:	str	x0, [sp, #16]
  41d280:	cbz	w8, 41d314 <ferror@plt+0x19a74>
  41d284:	adrp	x22, 44f000 <warn@@Base+0xee9c>
  41d288:	adrp	x25, 46b000 <_bfd_std_section+0x2118>
  41d28c:	mov	x21, xzr
  41d290:	mov	w19, wzr
  41d294:	mov	w20, #0x20                  	// #32
  41d298:	adrp	x23, 46b000 <_bfd_std_section+0x2118>
  41d29c:	mov	w24, #0xffffffff            	// #-1
  41d2a0:	add	x22, x22, #0x5b2
  41d2a4:	add	x25, x25, #0x510
  41d2a8:	b	41d2cc <ferror@plt+0x19a2c>
  41d2ac:	ldr	x11, [sp, #16]
  41d2b0:	add	w10, w19, #0x1
  41d2b4:	str	x9, [x11, w19, uxtw #3]
  41d2b8:	mov	w19, w10
  41d2bc:	add	x21, x21, #0x1
  41d2c0:	cmp	x21, w8, uxtw
  41d2c4:	add	x20, x20, #0x68
  41d2c8:	b.cs	41d318 <ferror@plt+0x19a78>  // b.hs, b.nlast
  41d2cc:	ldr	x9, [x23, #1400]
  41d2d0:	add	x9, x9, x20
  41d2d4:	ldr	x10, [x9], #-32
  41d2d8:	cmp	x10, x24
  41d2dc:	b.eq	41d2bc <ferror@plt+0x19a1c>  // b.none
  41d2e0:	ldr	x11, [x26, #48]
  41d2e4:	cmp	x10, x11
  41d2e8:	b.cc	41d2ac <ferror@plt+0x19a0c>  // b.lo, b.ul, b.last
  41d2ec:	mov	w2, #0x5                   	// #5
  41d2f0:	mov	x0, xzr
  41d2f4:	mov	x1, x22
  41d2f8:	bl	403700 <dcgettext@plt>
  41d2fc:	ldr	x8, [x25, #104]
  41d300:	mov	w2, w21
  41d304:	ldr	x1, [x8, x20]
  41d308:	bl	440164 <warn@@Base>
  41d30c:	ldr	w8, [x25]
  41d310:	b	41d2bc <ferror@plt+0x19a1c>
  41d314:	mov	w19, wzr
  41d318:	mov	w0, #0x68                  	// #104
  41d31c:	bl	403290 <xmalloc@plt>
  41d320:	ldr	x9, [sp, #16]
  41d324:	adrp	x3, 42c000 <ferror@plt+0x28760>
  41d328:	mov	w1, w19
  41d32c:	add	x3, x3, #0xa64
  41d330:	str	x0, [x9, w19, uxtw #3]
  41d334:	ldr	x8, [x26, #48]
  41d338:	mov	w2, #0x8                   	// #8
  41d33c:	stp	x26, x1, [sp]
  41d340:	str	x8, [x0, #32]
  41d344:	mov	x0, x9
  41d348:	bl	4030f0 <qsort@plt>
  41d34c:	cbz	w19, 41d5b0 <ferror@plt+0x19d10>
  41d350:	adrp	x24, 46b000 <_bfd_std_section+0x2118>
  41d354:	mov	x27, xzr
  41d358:	add	x24, x24, #0x4f8
  41d35c:	b	41d370 <ferror@plt+0x19ad0>
  41d360:	ldr	x8, [sp, #8]
  41d364:	ldr	x27, [sp, #24]
  41d368:	cmp	x27, x8
  41d36c:	b.eq	41d5b0 <ferror@plt+0x19d10>  // b.none
  41d370:	ldr	x23, [sp, #16]
  41d374:	lsl	x20, x27, #3
  41d378:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41d37c:	mov	w2, #0x5                   	// #5
  41d380:	ldr	x8, [x23, x20]
  41d384:	mov	x0, xzr
  41d388:	add	x1, x1, #0x5e8
  41d38c:	ldr	w25, [x8]
  41d390:	bl	403700 <dcgettext@plt>
  41d394:	ldr	x8, [x23, x20]
  41d398:	ldrsw	x9, [x24, #56]
  41d39c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41d3a0:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  41d3a4:	ldr	x26, [x8, #16]
  41d3a8:	add	w8, w9, #0x1
  41d3ac:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  41d3b0:	mov	x19, x0
  41d3b4:	add	x9, x24, x9, lsl #6
  41d3b8:	and	w8, w8, #0xf
  41d3bc:	add	x0, sp, #0x20
  41d3c0:	add	x1, x1, #0x92
  41d3c4:	add	x2, x2, #0x248
  41d3c8:	add	x3, x3, #0xfcb
  41d3cc:	add	x21, x9, #0x368
  41d3d0:	str	w8, [x24, #56]
  41d3d4:	bl	4030a0 <sprintf@plt>
  41d3d8:	add	x2, sp, #0x20
  41d3dc:	mov	w1, #0x40                  	// #64
  41d3e0:	mov	x0, x21
  41d3e4:	mov	x3, x26
  41d3e8:	bl	403160 <snprintf@plt>
  41d3ec:	mov	x0, x19
  41d3f0:	mov	x1, x21
  41d3f4:	bl	4037a0 <printf@plt>
  41d3f8:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41d3fc:	mov	w2, #0x5                   	// #5
  41d400:	mov	x0, xzr
  41d404:	add	x1, x1, #0x610
  41d408:	bl	403700 <dcgettext@plt>
  41d40c:	bl	4037a0 <printf@plt>
  41d410:	add	x27, x27, #0x1
  41d414:	ldr	x8, [x23, x20]
  41d418:	ldr	x9, [x23, x27, lsl #3]
  41d41c:	str	x27, [sp, #24]
  41d420:	ldr	x8, [x8, #32]
  41d424:	ldr	x9, [x9, #32]
  41d428:	cmp	x8, x9
  41d42c:	b.ge	41d360 <ferror@plt+0x19ac0>  // b.tcont
  41d430:	ldr	x10, [sp]
  41d434:	cmp	w25, #0x8
  41d438:	mov	w19, wzr
  41d43c:	ldr	x10, [x10, #32]
  41d440:	add	x26, x10, x8
  41d444:	mov	w8, #0x8                   	// #8
  41d448:	add	x28, x10, x9
  41d44c:	csel	w8, w25, w8, cc  // cc = lo, ul, last
  41d450:	cbz	w25, 41d4fc <ferror@plt+0x19c5c>
  41d454:	mov	w9, #0x10                  	// #16
  41d458:	adrp	x27, 44f000 <warn@@Base+0xee9c>
  41d45c:	adrp	x22, 44c000 <warn@@Base+0xbe9c>
  41d460:	sub	w23, w9, w8, lsl #1
  41d464:	add	x27, x27, #0x620
  41d468:	add	x22, x22, #0x380
  41d46c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41d470:	ldr	x8, [x8, #648]
  41d474:	mov	x0, x26
  41d478:	mov	w1, w25
  41d47c:	blr	x8
  41d480:	mov	x20, x0
  41d484:	mov	w2, #0x5                   	// #5
  41d488:	mov	x0, xzr
  41d48c:	mov	x1, x27
  41d490:	bl	403700 <dcgettext@plt>
  41d494:	mov	w1, w19
  41d498:	bl	4037a0 <printf@plt>
  41d49c:	ldrsw	x8, [x24, #56]
  41d4a0:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41d4a4:	mov	w1, #0x40                  	// #64
  41d4a8:	add	x2, x2, #0x89
  41d4ac:	add	w9, w8, #0x1
  41d4b0:	add	x8, x24, x8, lsl #6
  41d4b4:	add	x21, x8, #0x368
  41d4b8:	and	w8, w9, #0xf
  41d4bc:	mov	x0, x21
  41d4c0:	mov	x3, x20
  41d4c4:	str	w8, [x24, #56]
  41d4c8:	bl	403160 <snprintf@plt>
  41d4cc:	add	x1, x21, x23
  41d4d0:	mov	x0, x22
  41d4d4:	bl	4037a0 <printf@plt>
  41d4d8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41d4dc:	ldr	x1, [x8, #3808]
  41d4e0:	mov	w0, #0xa                   	// #10
  41d4e4:	bl	4030b0 <putc@plt>
  41d4e8:	add	x26, x26, x25
  41d4ec:	cmp	x26, x28
  41d4f0:	add	w19, w19, #0x1
  41d4f4:	b.cc	41d46c <ferror@plt+0x19bcc>  // b.lo, b.ul, b.last
  41d4f8:	b	41d360 <ferror@plt+0x19ac0>
  41d4fc:	adrp	x22, 44f000 <warn@@Base+0xee9c>
  41d500:	adrp	x23, 44c000 <warn@@Base+0xbe9c>
  41d504:	adrp	x27, 46c000 <_bfd_std_section+0x3118>
  41d508:	add	x22, x22, #0x620
  41d50c:	add	x23, x23, #0x380
  41d510:	ldr	x8, [x27, #648]
  41d514:	mov	x0, x26
  41d518:	mov	w1, wzr
  41d51c:	blr	x8
  41d520:	mov	x21, x0
  41d524:	mov	w2, #0x5                   	// #5
  41d528:	mov	x0, xzr
  41d52c:	mov	x1, x22
  41d530:	bl	403700 <dcgettext@plt>
  41d534:	mov	w1, w19
  41d538:	bl	4037a0 <printf@plt>
  41d53c:	ldrsw	x8, [x24, #56]
  41d540:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  41d544:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  41d548:	add	x0, sp, #0x20
  41d54c:	add	w9, w8, #0x1
  41d550:	add	x8, x24, x8, lsl #6
  41d554:	add	x20, x8, #0x368
  41d558:	and	w8, w9, #0xf
  41d55c:	add	x1, x1, #0x99
  41d560:	add	x2, x2, #0x248
  41d564:	str	w8, [x24, #56]
  41d568:	bl	4030a0 <sprintf@plt>
  41d56c:	add	x2, sp, #0x20
  41d570:	mov	w1, #0x40                  	// #64
  41d574:	mov	x0, x20
  41d578:	mov	x3, x21
  41d57c:	bl	403160 <snprintf@plt>
  41d580:	mov	x0, x23
  41d584:	mov	x1, x20
  41d588:	bl	4037a0 <printf@plt>
  41d58c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41d590:	ldr	x1, [x8, #3808]
  41d594:	mov	w0, #0xa                   	// #10
  41d598:	bl	4030b0 <putc@plt>
  41d59c:	add	x26, x26, x25
  41d5a0:	cmp	x26, x28
  41d5a4:	add	w19, w19, #0x1
  41d5a8:	b.cc	41d510 <ferror@plt+0x19c70>  // b.lo, b.ul, b.last
  41d5ac:	b	41d360 <ferror@plt+0x19ac0>
  41d5b0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41d5b4:	ldr	x1, [x8, #3808]
  41d5b8:	mov	w0, #0xa                   	// #10
  41d5bc:	bl	4030b0 <putc@plt>
  41d5c0:	ldr	x0, [sp, #16]
  41d5c4:	bl	403510 <free@plt>
  41d5c8:	mov	w0, #0x1                   	// #1
  41d5cc:	ldp	x20, x19, [sp, #144]
  41d5d0:	ldp	x22, x21, [sp, #128]
  41d5d4:	ldp	x24, x23, [sp, #112]
  41d5d8:	ldp	x26, x25, [sp, #96]
  41d5dc:	ldp	x28, x27, [sp, #80]
  41d5e0:	ldp	x29, x30, [sp, #64]
  41d5e4:	add	sp, sp, #0xa0
  41d5e8:	ret
  41d5ec:	mov	w1, #0x1                   	// #1
  41d5f0:	b	41f038 <ferror@plt+0x1b798>
  41d5f4:	stp	x29, x30, [sp, #-80]!
  41d5f8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41d5fc:	ldr	w8, [x8, #572]
  41d600:	stp	x20, x19, [sp, #64]
  41d604:	mov	x19, x0
  41d608:	stp	x26, x25, [sp, #16]
  41d60c:	stp	x24, x23, [sp, #32]
  41d610:	stp	x22, x21, [sp, #48]
  41d614:	mov	x29, sp
  41d618:	cbz	w8, 41d644 <ferror@plt+0x19da4>
  41d61c:	ldr	x8, [x19, #24]
  41d620:	cbz	x8, 41d644 <ferror@plt+0x19da4>
  41d624:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41d628:	add	x1, x1, #0x999
  41d62c:	mov	w2, #0x5                   	// #5
  41d630:	mov	x0, xzr
  41d634:	bl	403700 <dcgettext@plt>
  41d638:	ldp	x1, x2, [x19, #16]
  41d63c:	bl	4037a0 <printf@plt>
  41d640:	b	41d660 <ferror@plt+0x19dc0>
  41d644:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41d648:	add	x1, x1, #0x9c8
  41d64c:	mov	w2, #0x5                   	// #5
  41d650:	mov	x0, xzr
  41d654:	bl	403700 <dcgettext@plt>
  41d658:	ldr	x1, [x19, #16]
  41d65c:	bl	4037a0 <printf@plt>
  41d660:	ldr	x20, [x19, #32]
  41d664:	ldr	x22, [x19, #48]
  41d668:	mov	x0, x20
  41d66c:	mov	x1, x22
  41d670:	bl	403020 <strnlen@plt>
  41d674:	and	x23, x0, #0xffffffff
  41d678:	cmp	x23, x22
  41d67c:	b.ne	41d6a0 <ferror@plt+0x19e00>  // b.any
  41d680:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41d684:	add	x1, x1, #0x626
  41d688:	mov	w2, #0x5                   	// #5
  41d68c:	mov	x0, xzr
  41d690:	bl	403700 <dcgettext@plt>
  41d694:	bl	440164 <warn@@Base>
  41d698:	mov	w0, wzr
  41d69c:	b	41d828 <ferror@plt+0x19f88>
  41d6a0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41d6a4:	mov	x21, x0
  41d6a8:	add	x1, x1, #0x651
  41d6ac:	mov	w2, #0x5                   	// #5
  41d6b0:	mov	x0, xzr
  41d6b4:	bl	403700 <dcgettext@plt>
  41d6b8:	mov	x1, x20
  41d6bc:	bl	4037a0 <printf@plt>
  41d6c0:	ldr	x0, [x19, #16]
  41d6c4:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  41d6c8:	add	x1, x1, #0xa79
  41d6cc:	mov	w2, #0xe                   	// #14
  41d6d0:	bl	403210 <strncmp@plt>
  41d6d4:	cbz	w0, 41d708 <ferror@plt+0x19e68>
  41d6d8:	ldr	x8, [x19, #48]
  41d6dc:	add	w9, w21, #0x1
  41d6e0:	sub	x20, x8, x9
  41d6e4:	cmp	x20, #0x13
  41d6e8:	b.hi	41d72c <ferror@plt+0x19e8c>  // b.pmore
  41d6ec:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41d6f0:	add	x1, x1, #0x6dc
  41d6f4:	mov	w2, #0x5                   	// #5
  41d6f8:	mov	x0, xzr
  41d6fc:	bl	403700 <dcgettext@plt>
  41d700:	mov	x1, x20
  41d704:	b	41d808 <ferror@plt+0x19f68>
  41d708:	ldr	x9, [x19, #48]
  41d70c:	add	w8, w21, #0x4
  41d710:	and	w8, w8, #0xfffffffc
  41d714:	add	w21, w8, #0x4
  41d718:	cmp	x9, x21
  41d71c:	b.cs	41d7ac <ferror@plt+0x19f0c>  // b.hs, b.nlast
  41d720:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41d724:	add	x1, x1, #0x671
  41d728:	b	41d688 <ferror@plt+0x19de8>
  41d72c:	ldr	x8, [x19, #32]
  41d730:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41d734:	add	x1, x1, #0x700
  41d738:	mov	w2, #0x5                   	// #5
  41d73c:	add	x8, x8, x23
  41d740:	mov	x0, xzr
  41d744:	add	x21, x8, #0x1
  41d748:	bl	403700 <dcgettext@plt>
  41d74c:	mov	x1, x20
  41d750:	bl	4037a0 <printf@plt>
  41d754:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41d758:	ldr	w8, [x8, #584]
  41d75c:	adrp	x22, 468000 <_sch_istable+0x1c50>
  41d760:	cbnz	w8, 41d780 <ferror@plt+0x19ee0>
  41d764:	mov	w8, #0x50                  	// #80
  41d768:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  41d76c:	sub	x8, x8, w0, sxtw
  41d770:	movk	x9, #0xaaab
  41d774:	umulh	x8, x8, x9
  41d778:	cmp	x20, x8, lsr #1
  41d77c:	b.cs	41d840 <ferror@plt+0x19fa0>  // b.hs, b.nlast
  41d780:	adrp	x19, 44c000 <warn@@Base+0xbe9c>
  41d784:	add	x19, x19, #0x771
  41d788:	ldrb	w1, [x21], #1
  41d78c:	mov	x0, x19
  41d790:	bl	4037a0 <printf@plt>
  41d794:	subs	x20, x20, #0x1
  41d798:	b.ne	41d788 <ferror@plt+0x19ee8>  // b.any
  41d79c:	ldr	x1, [x22, #3808]
  41d7a0:	mov	w0, #0xa                   	// #10
  41d7a4:	bl	4030b0 <putc@plt>
  41d7a8:	b	41d814 <ferror@plt+0x19f74>
  41d7ac:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  41d7b0:	ldr	x9, [x9, #648]
  41d7b4:	add	x0, x20, w8, uxtw
  41d7b8:	mov	w1, #0x4                   	// #4
  41d7bc:	blr	x9
  41d7c0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41d7c4:	mov	x20, x0
  41d7c8:	add	x1, x1, #0x68f
  41d7cc:	mov	w2, #0x5                   	// #5
  41d7d0:	mov	x0, xzr
  41d7d4:	bl	403700 <dcgettext@plt>
  41d7d8:	mov	w1, w20
  41d7dc:	bl	4037a0 <printf@plt>
  41d7e0:	ldr	x8, [x19, #48]
  41d7e4:	cmp	x8, x21
  41d7e8:	b.ls	41d814 <ferror@plt+0x19f74>  // b.plast
  41d7ec:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  41d7f0:	add	x1, x1, #0x6a1
  41d7f4:	mov	w2, #0x5                   	// #5
  41d7f8:	mov	x0, xzr
  41d7fc:	bl	403700 <dcgettext@plt>
  41d800:	ldr	x8, [x19, #48]
  41d804:	sub	x1, x8, x21
  41d808:	bl	440164 <warn@@Base>
  41d80c:	mov	w0, wzr
  41d810:	b	41d828 <ferror@plt+0x19f88>
  41d814:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41d818:	ldr	x1, [x8, #3808]
  41d81c:	mov	w0, #0xa                   	// #10
  41d820:	bl	4030b0 <putc@plt>
  41d824:	mov	w0, #0x1                   	// #1
  41d828:	ldp	x20, x19, [sp, #64]
  41d82c:	ldp	x22, x21, [sp, #48]
  41d830:	ldp	x24, x23, [sp, #32]
  41d834:	ldp	x26, x25, [sp, #16]
  41d838:	ldp	x29, x30, [sp], #80
  41d83c:	ret
  41d840:	mov	x25, #0x4ec5                	// #20165
  41d844:	movk	x25, #0xc4ec, lsl #16
  41d848:	movk	x25, #0xec4e, lsl #32
  41d84c:	adrp	x19, 44c000 <warn@@Base+0xbe9c>
  41d850:	mov	x23, xzr
  41d854:	mov	x24, xzr
  41d858:	movk	x25, #0x4ec4, lsl #48
  41d85c:	mov	w26, #0x1a                  	// #26
  41d860:	add	x19, x19, #0x771
  41d864:	b	41d884 <ferror@plt+0x19fe4>
  41d868:	ldrb	w1, [x21], #1
  41d86c:	mov	x0, x19
  41d870:	bl	4037a0 <printf@plt>
  41d874:	add	x24, x24, #0x1
  41d878:	sub	x20, x20, #0x1
  41d87c:	sub	x23, x23, #0x1
  41d880:	cbz	x20, 41d79c <ferror@plt+0x19efc>
  41d884:	umulh	x8, x24, x25
  41d888:	lsr	x8, x8, #3
  41d88c:	madd	x8, x8, x26, x23
  41d890:	cbnz	x8, 41d868 <ferror@plt+0x19fc8>
  41d894:	ldr	x1, [x22, #3808]
  41d898:	mov	w0, #0xa                   	// #10
  41d89c:	bl	4030b0 <putc@plt>
  41d8a0:	b	41d868 <ferror@plt+0x19fc8>
  41d8a4:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  41d8a8:	add	x9, x9, #0x518
  41d8ac:	ldr	x8, [x9, #104]
  41d8b0:	cbz	x8, 41d8cc <ferror@plt+0x1a02c>
  41d8b4:	ldr	w9, [x9]
  41d8b8:	cmp	w9, w0
  41d8bc:	b.ls	41d8cc <ferror@plt+0x1a02c>  // b.plast
  41d8c0:	ldr	x0, [x8, w0, uxtw #3]
  41d8c4:	cbz	x0, 41d8cc <ferror@plt+0x1a02c>
  41d8c8:	ret
  41d8cc:	mov	x0, xzr
  41d8d0:	ret
  41d8d4:	stp	x29, x30, [sp, #-32]!
  41d8d8:	cmp	w0, #0x3f
  41d8dc:	str	x19, [sp, #16]
  41d8e0:	mov	x29, sp
  41d8e4:	b.hi	41d904 <ferror@plt+0x1a064>  // b.pmore
  41d8e8:	adrp	x8, 448000 <warn@@Base+0x7e9c>
  41d8ec:	add	x8, x8, #0x9a0
  41d8f0:	ldr	x19, [x8, w0, uxtw #3]
  41d8f4:	mov	x0, x19
  41d8f8:	ldr	x19, [sp, #16]
  41d8fc:	ldp	x29, x30, [sp], #32
  41d900:	ret
  41d904:	and	w8, w0, #0xfffff000
  41d908:	cmp	w8, #0x1, lsl #12
  41d90c:	b.ne	41d950 <ferror@plt+0x1a0b0>  // b.any
  41d910:	mov	w8, #0xffffe860            	// #-6048
  41d914:	add	w8, w0, w8
  41d918:	cmp	w8, #0x4ff
  41d91c:	b.hi	41d964 <ferror@plt+0x1a0c4>  // b.pmore
  41d920:	adrp	x9, 446000 <warn@@Base+0x5e9c>
  41d924:	add	x9, x9, #0x476
  41d928:	adr	x10, 41d938 <ferror@plt+0x1a098>
  41d92c:	ldrh	w11, [x9, x8, lsl #1]
  41d930:	add	x10, x10, x11, lsl #2
  41d934:	br	x10
  41d938:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41d93c:	add	x19, x19, #0x481
  41d940:	mov	x0, x19
  41d944:	ldr	x19, [sp, #16]
  41d948:	ldp	x29, x30, [sp], #32
  41d94c:	ret
  41d950:	mov	x19, xzr
  41d954:	mov	x0, x19
  41d958:	ldr	x19, [sp, #16]
  41d95c:	ldp	x29, x30, [sp], #32
  41d960:	ret
  41d964:	sub	w8, w0, #0x1, lsl #12
  41d968:	cmp	w8, #0x3bf
  41d96c:	b.hi	41d9a8 <ferror@plt+0x1a108>  // b.pmore
  41d970:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  41d974:	add	x9, x9, #0xcf6
  41d978:	adr	x10, 41d8f4 <ferror@plt+0x1a054>
  41d97c:	ldrh	w11, [x9, x8, lsl #1]
  41d980:	add	x10, x10, x11, lsl #2
  41d984:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41d988:	add	x19, x19, #0xe15
  41d98c:	br	x10
  41d990:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41d994:	add	x19, x19, #0xe46
  41d998:	mov	x0, x19
  41d99c:	ldr	x19, [sp, #16]
  41d9a0:	ldp	x29, x30, [sp], #32
  41d9a4:	ret
  41d9a8:	mov	w8, #0xffffe0ef            	// #-7953
  41d9ac:	add	w8, w0, w8
  41d9b0:	cmp	w8, #0x3
  41d9b4:	b.hi	41d9e8 <ferror@plt+0x1a148>  // b.pmore
  41d9b8:	adrp	x9, 446000 <warn@@Base+0x5e9c>
  41d9bc:	add	x9, x9, #0xe76
  41d9c0:	adr	x10, 41d9d0 <ferror@plt+0x1a130>
  41d9c4:	ldrh	w11, [x9, x8, lsl #1]
  41d9c8:	add	x10, x10, x11, lsl #2
  41d9cc:	br	x10
  41d9d0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41d9d4:	add	x19, x19, #0xea7
  41d9d8:	mov	x0, x19
  41d9dc:	ldr	x19, [sp, #16]
  41d9e0:	ldp	x29, x30, [sp], #32
  41d9e4:	ret
  41d9e8:	adrp	x19, 469000 <_bfd_std_section+0x118>
  41d9ec:	add	x19, x19, #0x4ec
  41d9f0:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  41d9f4:	sub	w3, w0, #0x1, lsl #12
  41d9f8:	add	x2, x2, #0x543
  41d9fc:	mov	w1, #0xa                   	// #10
  41da00:	mov	x0, x19
  41da04:	bl	403160 <snprintf@plt>
  41da08:	mov	x0, x19
  41da0c:	ldr	x19, [sp, #16]
  41da10:	ldp	x29, x30, [sp], #32
  41da14:	ret
  41da18:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41da1c:	add	x19, x19, #0x489
  41da20:	mov	x0, x19
  41da24:	ldr	x19, [sp, #16]
  41da28:	ldp	x29, x30, [sp], #32
  41da2c:	ret
  41da30:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41da34:	add	x19, x19, #0x490
  41da38:	mov	x0, x19
  41da3c:	ldr	x19, [sp, #16]
  41da40:	ldp	x29, x30, [sp], #32
  41da44:	ret
  41da48:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41da4c:	add	x19, x19, #0x497
  41da50:	mov	x0, x19
  41da54:	ldr	x19, [sp, #16]
  41da58:	ldp	x29, x30, [sp], #32
  41da5c:	ret
  41da60:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41da64:	add	x19, x19, #0x49e
  41da68:	mov	x0, x19
  41da6c:	ldr	x19, [sp, #16]
  41da70:	ldp	x29, x30, [sp], #32
  41da74:	ret
  41da78:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41da7c:	add	x19, x19, #0x4a3
  41da80:	mov	x0, x19
  41da84:	ldr	x19, [sp, #16]
  41da88:	ldp	x29, x30, [sp], #32
  41da8c:	ret
  41da90:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41da94:	add	x19, x19, #0x4a7
  41da98:	mov	x0, x19
  41da9c:	ldr	x19, [sp, #16]
  41daa0:	ldp	x29, x30, [sp], #32
  41daa4:	ret
  41daa8:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41daac:	add	x19, x19, #0xfcf
  41dab0:	mov	x0, x19
  41dab4:	ldr	x19, [sp, #16]
  41dab8:	ldp	x29, x30, [sp], #32
  41dabc:	ret
  41dac0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41dac4:	add	x19, x19, #0xfd6
  41dac8:	mov	x0, x19
  41dacc:	ldr	x19, [sp, #16]
  41dad0:	ldp	x29, x30, [sp], #32
  41dad4:	ret
  41dad8:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41dadc:	add	x19, x19, #0xfdf
  41dae0:	mov	x0, x19
  41dae4:	ldr	x19, [sp, #16]
  41dae8:	ldp	x29, x30, [sp], #32
  41daec:	ret
  41daf0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41daf4:	add	x19, x19, #0xfec
  41daf8:	mov	x0, x19
  41dafc:	ldr	x19, [sp, #16]
  41db00:	ldp	x29, x30, [sp], #32
  41db04:	ret
  41db08:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41db0c:	add	x19, x19, #0xff9
  41db10:	mov	x0, x19
  41db14:	ldr	x19, [sp, #16]
  41db18:	ldp	x29, x30, [sp], #32
  41db1c:	ret
  41db20:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41db24:	add	x19, x19, #0x6
  41db28:	mov	x0, x19
  41db2c:	ldr	x19, [sp, #16]
  41db30:	ldp	x29, x30, [sp], #32
  41db34:	ret
  41db38:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41db3c:	add	x19, x19, #0x13
  41db40:	mov	x0, x19
  41db44:	ldr	x19, [sp, #16]
  41db48:	ldp	x29, x30, [sp], #32
  41db4c:	ret
  41db50:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41db54:	add	x19, x19, #0x20
  41db58:	mov	x0, x19
  41db5c:	ldr	x19, [sp, #16]
  41db60:	ldp	x29, x30, [sp], #32
  41db64:	ret
  41db68:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41db6c:	add	x19, x19, #0x2d
  41db70:	mov	x0, x19
  41db74:	ldr	x19, [sp, #16]
  41db78:	ldp	x29, x30, [sp], #32
  41db7c:	ret
  41db80:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41db84:	add	x19, x19, #0x3a
  41db88:	mov	x0, x19
  41db8c:	ldr	x19, [sp, #16]
  41db90:	ldp	x29, x30, [sp], #32
  41db94:	ret
  41db98:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41db9c:	add	x19, x19, #0x48
  41dba0:	mov	x0, x19
  41dba4:	ldr	x19, [sp, #16]
  41dba8:	ldp	x29, x30, [sp], #32
  41dbac:	ret
  41dbb0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dbb4:	add	x19, x19, #0x56
  41dbb8:	mov	x0, x19
  41dbbc:	ldr	x19, [sp, #16]
  41dbc0:	ldp	x29, x30, [sp], #32
  41dbc4:	ret
  41dbc8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dbcc:	add	x19, x19, #0x64
  41dbd0:	mov	x0, x19
  41dbd4:	ldr	x19, [sp, #16]
  41dbd8:	ldp	x29, x30, [sp], #32
  41dbdc:	ret
  41dbe0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dbe4:	add	x19, x19, #0x72
  41dbe8:	mov	x0, x19
  41dbec:	ldr	x19, [sp, #16]
  41dbf0:	ldp	x29, x30, [sp], #32
  41dbf4:	ret
  41dbf8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dbfc:	add	x19, x19, #0x80
  41dc00:	mov	x0, x19
  41dc04:	ldr	x19, [sp, #16]
  41dc08:	ldp	x29, x30, [sp], #32
  41dc0c:	ret
  41dc10:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dc14:	add	x19, x19, #0x8e
  41dc18:	mov	x0, x19
  41dc1c:	ldr	x19, [sp, #16]
  41dc20:	ldp	x29, x30, [sp], #32
  41dc24:	ret
  41dc28:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dc2c:	add	x19, x19, #0x9c
  41dc30:	mov	x0, x19
  41dc34:	ldr	x19, [sp, #16]
  41dc38:	ldp	x29, x30, [sp], #32
  41dc3c:	ret
  41dc40:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dc44:	add	x19, x19, #0xaa
  41dc48:	mov	x0, x19
  41dc4c:	ldr	x19, [sp, #16]
  41dc50:	ldp	x29, x30, [sp], #32
  41dc54:	ret
  41dc58:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dc5c:	add	x19, x19, #0xb8
  41dc60:	mov	x0, x19
  41dc64:	ldr	x19, [sp, #16]
  41dc68:	ldp	x29, x30, [sp], #32
  41dc6c:	ret
  41dc70:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dc74:	add	x19, x19, #0xc6
  41dc78:	mov	x0, x19
  41dc7c:	ldr	x19, [sp, #16]
  41dc80:	ldp	x29, x30, [sp], #32
  41dc84:	ret
  41dc88:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dc8c:	add	x19, x19, #0xd4
  41dc90:	mov	x0, x19
  41dc94:	ldr	x19, [sp, #16]
  41dc98:	ldp	x29, x30, [sp], #32
  41dc9c:	ret
  41dca0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dca4:	add	x19, x19, #0xe2
  41dca8:	mov	x0, x19
  41dcac:	ldr	x19, [sp, #16]
  41dcb0:	ldp	x29, x30, [sp], #32
  41dcb4:	ret
  41dcb8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dcbc:	add	x19, x19, #0xf0
  41dcc0:	mov	x0, x19
  41dcc4:	ldr	x19, [sp, #16]
  41dcc8:	ldp	x29, x30, [sp], #32
  41dccc:	ret
  41dcd0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dcd4:	add	x19, x19, #0xfe
  41dcd8:	mov	x0, x19
  41dcdc:	ldr	x19, [sp, #16]
  41dce0:	ldp	x29, x30, [sp], #32
  41dce4:	ret
  41dce8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dcec:	add	x19, x19, #0x10c
  41dcf0:	mov	x0, x19
  41dcf4:	ldr	x19, [sp, #16]
  41dcf8:	ldp	x29, x30, [sp], #32
  41dcfc:	ret
  41dd00:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dd04:	add	x19, x19, #0x11a
  41dd08:	mov	x0, x19
  41dd0c:	ldr	x19, [sp, #16]
  41dd10:	ldp	x29, x30, [sp], #32
  41dd14:	ret
  41dd18:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dd1c:	add	x19, x19, #0x128
  41dd20:	mov	x0, x19
  41dd24:	ldr	x19, [sp, #16]
  41dd28:	ldp	x29, x30, [sp], #32
  41dd2c:	ret
  41dd30:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dd34:	add	x19, x19, #0x136
  41dd38:	mov	x0, x19
  41dd3c:	ldr	x19, [sp, #16]
  41dd40:	ldp	x29, x30, [sp], #32
  41dd44:	ret
  41dd48:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dd4c:	add	x19, x19, #0x144
  41dd50:	mov	x0, x19
  41dd54:	ldr	x19, [sp, #16]
  41dd58:	ldp	x29, x30, [sp], #32
  41dd5c:	ret
  41dd60:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dd64:	add	x19, x19, #0x152
  41dd68:	mov	x0, x19
  41dd6c:	ldr	x19, [sp, #16]
  41dd70:	ldp	x29, x30, [sp], #32
  41dd74:	ret
  41dd78:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dd7c:	add	x19, x19, #0x160
  41dd80:	mov	x0, x19
  41dd84:	ldr	x19, [sp, #16]
  41dd88:	ldp	x29, x30, [sp], #32
  41dd8c:	ret
  41dd90:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dd94:	add	x19, x19, #0x16e
  41dd98:	mov	x0, x19
  41dd9c:	ldr	x19, [sp, #16]
  41dda0:	ldp	x29, x30, [sp], #32
  41dda4:	ret
  41dda8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ddac:	add	x19, x19, #0x176
  41ddb0:	mov	x0, x19
  41ddb4:	ldr	x19, [sp, #16]
  41ddb8:	ldp	x29, x30, [sp], #32
  41ddbc:	ret
  41ddc0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ddc4:	add	x19, x19, #0x180
  41ddc8:	mov	x0, x19
  41ddcc:	ldr	x19, [sp, #16]
  41ddd0:	ldp	x29, x30, [sp], #32
  41ddd4:	ret
  41ddd8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dddc:	add	x19, x19, #0x18e
  41dde0:	mov	x0, x19
  41dde4:	ldr	x19, [sp, #16]
  41dde8:	ldp	x29, x30, [sp], #32
  41ddec:	ret
  41ddf0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ddf4:	add	x19, x19, #0x19c
  41ddf8:	mov	x0, x19
  41ddfc:	ldr	x19, [sp, #16]
  41de00:	ldp	x29, x30, [sp], #32
  41de04:	ret
  41de08:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41de0c:	add	x19, x19, #0x1aa
  41de10:	mov	x0, x19
  41de14:	ldr	x19, [sp, #16]
  41de18:	ldp	x29, x30, [sp], #32
  41de1c:	ret
  41de20:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41de24:	add	x19, x19, #0x1b8
  41de28:	mov	x0, x19
  41de2c:	ldr	x19, [sp, #16]
  41de30:	ldp	x29, x30, [sp], #32
  41de34:	ret
  41de38:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41de3c:	add	x19, x19, #0x1c6
  41de40:	mov	x0, x19
  41de44:	ldr	x19, [sp, #16]
  41de48:	ldp	x29, x30, [sp], #32
  41de4c:	ret
  41de50:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41de54:	add	x19, x19, #0x1d4
  41de58:	mov	x0, x19
  41de5c:	ldr	x19, [sp, #16]
  41de60:	ldp	x29, x30, [sp], #32
  41de64:	ret
  41de68:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41de6c:	add	x19, x19, #0x1e2
  41de70:	mov	x0, x19
  41de74:	ldr	x19, [sp, #16]
  41de78:	ldp	x29, x30, [sp], #32
  41de7c:	ret
  41de80:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41de84:	add	x19, x19, #0x1f1
  41de88:	mov	x0, x19
  41de8c:	ldr	x19, [sp, #16]
  41de90:	ldp	x29, x30, [sp], #32
  41de94:	ret
  41de98:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41de9c:	add	x19, x19, #0x200
  41dea0:	mov	x0, x19
  41dea4:	ldr	x19, [sp, #16]
  41dea8:	ldp	x29, x30, [sp], #32
  41deac:	ret
  41deb0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41deb4:	add	x19, x19, #0x20f
  41deb8:	mov	x0, x19
  41debc:	ldr	x19, [sp, #16]
  41dec0:	ldp	x29, x30, [sp], #32
  41dec4:	ret
  41dec8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41decc:	add	x19, x19, #0x21e
  41ded0:	mov	x0, x19
  41ded4:	ldr	x19, [sp, #16]
  41ded8:	ldp	x29, x30, [sp], #32
  41dedc:	ret
  41dee0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dee4:	add	x19, x19, #0x22d
  41dee8:	mov	x0, x19
  41deec:	ldr	x19, [sp, #16]
  41def0:	ldp	x29, x30, [sp], #32
  41def4:	ret
  41def8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41defc:	add	x19, x19, #0x23c
  41df00:	mov	x0, x19
  41df04:	ldr	x19, [sp, #16]
  41df08:	ldp	x29, x30, [sp], #32
  41df0c:	ret
  41df10:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41df14:	add	x19, x19, #0x24b
  41df18:	mov	x0, x19
  41df1c:	ldr	x19, [sp, #16]
  41df20:	ldp	x29, x30, [sp], #32
  41df24:	ret
  41df28:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41df2c:	add	x19, x19, #0x25a
  41df30:	mov	x0, x19
  41df34:	ldr	x19, [sp, #16]
  41df38:	ldp	x29, x30, [sp], #32
  41df3c:	ret
  41df40:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41df44:	add	x19, x19, #0x269
  41df48:	mov	x0, x19
  41df4c:	ldr	x19, [sp, #16]
  41df50:	ldp	x29, x30, [sp], #32
  41df54:	ret
  41df58:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41df5c:	add	x19, x19, #0x278
  41df60:	mov	x0, x19
  41df64:	ldr	x19, [sp, #16]
  41df68:	ldp	x29, x30, [sp], #32
  41df6c:	ret
  41df70:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41df74:	add	x19, x19, #0x287
  41df78:	mov	x0, x19
  41df7c:	ldr	x19, [sp, #16]
  41df80:	ldp	x29, x30, [sp], #32
  41df84:	ret
  41df88:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41df8c:	add	x19, x19, #0x296
  41df90:	mov	x0, x19
  41df94:	ldr	x19, [sp, #16]
  41df98:	ldp	x29, x30, [sp], #32
  41df9c:	ret
  41dfa0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dfa4:	add	x19, x19, #0x2a5
  41dfa8:	mov	x0, x19
  41dfac:	ldr	x19, [sp, #16]
  41dfb0:	ldp	x29, x30, [sp], #32
  41dfb4:	ret
  41dfb8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dfbc:	add	x19, x19, #0x2b4
  41dfc0:	mov	x0, x19
  41dfc4:	ldr	x19, [sp, #16]
  41dfc8:	ldp	x29, x30, [sp], #32
  41dfcc:	ret
  41dfd0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dfd4:	add	x19, x19, #0x2c3
  41dfd8:	mov	x0, x19
  41dfdc:	ldr	x19, [sp, #16]
  41dfe0:	ldp	x29, x30, [sp], #32
  41dfe4:	ret
  41dfe8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41dfec:	add	x19, x19, #0x2d2
  41dff0:	mov	x0, x19
  41dff4:	ldr	x19, [sp, #16]
  41dff8:	ldp	x29, x30, [sp], #32
  41dffc:	ret
  41e000:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e004:	add	x19, x19, #0x2e1
  41e008:	mov	x0, x19
  41e00c:	ldr	x19, [sp, #16]
  41e010:	ldp	x29, x30, [sp], #32
  41e014:	ret
  41e018:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e01c:	add	x19, x19, #0x2f0
  41e020:	mov	x0, x19
  41e024:	ldr	x19, [sp, #16]
  41e028:	ldp	x29, x30, [sp], #32
  41e02c:	ret
  41e030:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e034:	add	x19, x19, #0x2ff
  41e038:	mov	x0, x19
  41e03c:	ldr	x19, [sp, #16]
  41e040:	ldp	x29, x30, [sp], #32
  41e044:	ret
  41e048:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e04c:	add	x19, x19, #0x30e
  41e050:	mov	x0, x19
  41e054:	ldr	x19, [sp, #16]
  41e058:	ldp	x29, x30, [sp], #32
  41e05c:	ret
  41e060:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e064:	add	x19, x19, #0x31d
  41e068:	mov	x0, x19
  41e06c:	ldr	x19, [sp, #16]
  41e070:	ldp	x29, x30, [sp], #32
  41e074:	ret
  41e078:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e07c:	add	x19, x19, #0xfd0
  41e080:	mov	x0, x19
  41e084:	ldr	x19, [sp, #16]
  41e088:	ldp	x29, x30, [sp], #32
  41e08c:	ret
  41e090:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e094:	add	x19, x19, #0xe56
  41e098:	mov	x0, x19
  41e09c:	ldr	x19, [sp, #16]
  41e0a0:	ldp	x29, x30, [sp], #32
  41e0a4:	ret
  41e0a8:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e0ac:	add	x19, x19, #0xfd7
  41e0b0:	mov	x0, x19
  41e0b4:	ldr	x19, [sp, #16]
  41e0b8:	ldp	x29, x30, [sp], #32
  41e0bc:	ret
  41e0c0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e0c4:	add	x19, x19, #0xfe0
  41e0c8:	mov	x0, x19
  41e0cc:	ldr	x19, [sp, #16]
  41e0d0:	ldp	x29, x30, [sp], #32
  41e0d4:	ret
  41e0d8:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e0dc:	add	x19, x19, #0xfed
  41e0e0:	mov	x0, x19
  41e0e4:	ldr	x19, [sp, #16]
  41e0e8:	ldp	x29, x30, [sp], #32
  41e0ec:	ret
  41e0f0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e0f4:	add	x19, x19, #0xffa
  41e0f8:	mov	x0, x19
  41e0fc:	ldr	x19, [sp, #16]
  41e100:	ldp	x29, x30, [sp], #32
  41e104:	ret
  41e108:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e10c:	add	x19, x19, #0x7
  41e110:	mov	x0, x19
  41e114:	ldr	x19, [sp, #16]
  41e118:	ldp	x29, x30, [sp], #32
  41e11c:	ret
  41e120:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e124:	add	x19, x19, #0x14
  41e128:	mov	x0, x19
  41e12c:	ldr	x19, [sp, #16]
  41e130:	ldp	x29, x30, [sp], #32
  41e134:	ret
  41e138:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e13c:	add	x19, x19, #0x21
  41e140:	mov	x0, x19
  41e144:	ldr	x19, [sp, #16]
  41e148:	ldp	x29, x30, [sp], #32
  41e14c:	ret
  41e150:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e154:	add	x19, x19, #0x2e
  41e158:	mov	x0, x19
  41e15c:	ldr	x19, [sp, #16]
  41e160:	ldp	x29, x30, [sp], #32
  41e164:	ret
  41e168:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e16c:	add	x19, x19, #0x3b
  41e170:	mov	x0, x19
  41e174:	ldr	x19, [sp, #16]
  41e178:	ldp	x29, x30, [sp], #32
  41e17c:	ret
  41e180:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e184:	add	x19, x19, #0x49
  41e188:	mov	x0, x19
  41e18c:	ldr	x19, [sp, #16]
  41e190:	ldp	x29, x30, [sp], #32
  41e194:	ret
  41e198:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e19c:	add	x19, x19, #0x57
  41e1a0:	mov	x0, x19
  41e1a4:	ldr	x19, [sp, #16]
  41e1a8:	ldp	x29, x30, [sp], #32
  41e1ac:	ret
  41e1b0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e1b4:	add	x19, x19, #0x65
  41e1b8:	mov	x0, x19
  41e1bc:	ldr	x19, [sp, #16]
  41e1c0:	ldp	x29, x30, [sp], #32
  41e1c4:	ret
  41e1c8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e1cc:	add	x19, x19, #0x73
  41e1d0:	mov	x0, x19
  41e1d4:	ldr	x19, [sp, #16]
  41e1d8:	ldp	x29, x30, [sp], #32
  41e1dc:	ret
  41e1e0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e1e4:	add	x19, x19, #0x81
  41e1e8:	mov	x0, x19
  41e1ec:	ldr	x19, [sp, #16]
  41e1f0:	ldp	x29, x30, [sp], #32
  41e1f4:	ret
  41e1f8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e1fc:	add	x19, x19, #0x8f
  41e200:	mov	x0, x19
  41e204:	ldr	x19, [sp, #16]
  41e208:	ldp	x29, x30, [sp], #32
  41e20c:	ret
  41e210:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e214:	add	x19, x19, #0x9d
  41e218:	mov	x0, x19
  41e21c:	ldr	x19, [sp, #16]
  41e220:	ldp	x29, x30, [sp], #32
  41e224:	ret
  41e228:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e22c:	add	x19, x19, #0xab
  41e230:	mov	x0, x19
  41e234:	ldr	x19, [sp, #16]
  41e238:	ldp	x29, x30, [sp], #32
  41e23c:	ret
  41e240:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e244:	add	x19, x19, #0xb9
  41e248:	mov	x0, x19
  41e24c:	ldr	x19, [sp, #16]
  41e250:	ldp	x29, x30, [sp], #32
  41e254:	ret
  41e258:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e25c:	add	x19, x19, #0xc7
  41e260:	mov	x0, x19
  41e264:	ldr	x19, [sp, #16]
  41e268:	ldp	x29, x30, [sp], #32
  41e26c:	ret
  41e270:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e274:	add	x19, x19, #0xd5
  41e278:	mov	x0, x19
  41e27c:	ldr	x19, [sp, #16]
  41e280:	ldp	x29, x30, [sp], #32
  41e284:	ret
  41e288:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e28c:	add	x19, x19, #0xe3
  41e290:	mov	x0, x19
  41e294:	ldr	x19, [sp, #16]
  41e298:	ldp	x29, x30, [sp], #32
  41e29c:	ret
  41e2a0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e2a4:	add	x19, x19, #0xf1
  41e2a8:	mov	x0, x19
  41e2ac:	ldr	x19, [sp, #16]
  41e2b0:	ldp	x29, x30, [sp], #32
  41e2b4:	ret
  41e2b8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e2bc:	add	x19, x19, #0xff
  41e2c0:	mov	x0, x19
  41e2c4:	ldr	x19, [sp, #16]
  41e2c8:	ldp	x29, x30, [sp], #32
  41e2cc:	ret
  41e2d0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e2d4:	add	x19, x19, #0x10d
  41e2d8:	mov	x0, x19
  41e2dc:	ldr	x19, [sp, #16]
  41e2e0:	ldp	x29, x30, [sp], #32
  41e2e4:	ret
  41e2e8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e2ec:	add	x19, x19, #0x11b
  41e2f0:	mov	x0, x19
  41e2f4:	ldr	x19, [sp, #16]
  41e2f8:	ldp	x29, x30, [sp], #32
  41e2fc:	ret
  41e300:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e304:	add	x19, x19, #0x129
  41e308:	mov	x0, x19
  41e30c:	ldr	x19, [sp, #16]
  41e310:	ldp	x29, x30, [sp], #32
  41e314:	ret
  41e318:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e31c:	add	x19, x19, #0x137
  41e320:	mov	x0, x19
  41e324:	ldr	x19, [sp, #16]
  41e328:	ldp	x29, x30, [sp], #32
  41e32c:	ret
  41e330:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e334:	add	x19, x19, #0x145
  41e338:	mov	x0, x19
  41e33c:	ldr	x19, [sp, #16]
  41e340:	ldp	x29, x30, [sp], #32
  41e344:	ret
  41e348:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e34c:	add	x19, x19, #0x153
  41e350:	mov	x0, x19
  41e354:	ldr	x19, [sp, #16]
  41e358:	ldp	x29, x30, [sp], #32
  41e35c:	ret
  41e360:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e364:	add	x19, x19, #0x161
  41e368:	mov	x0, x19
  41e36c:	ldr	x19, [sp, #16]
  41e370:	ldp	x29, x30, [sp], #32
  41e374:	ret
  41e378:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e37c:	add	x19, x19, #0x16f
  41e380:	mov	x0, x19
  41e384:	ldr	x19, [sp, #16]
  41e388:	ldp	x29, x30, [sp], #32
  41e38c:	ret
  41e390:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e394:	add	x19, x19, #0xe5b
  41e398:	mov	x0, x19
  41e39c:	ldr	x19, [sp, #16]
  41e3a0:	ldp	x29, x30, [sp], #32
  41e3a4:	ret
  41e3a8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e3ac:	add	x19, x19, #0x177
  41e3b0:	mov	x0, x19
  41e3b4:	ldr	x19, [sp, #16]
  41e3b8:	ldp	x29, x30, [sp], #32
  41e3bc:	ret
  41e3c0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e3c4:	add	x19, x19, #0x181
  41e3c8:	mov	x0, x19
  41e3cc:	ldr	x19, [sp, #16]
  41e3d0:	ldp	x29, x30, [sp], #32
  41e3d4:	ret
  41e3d8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e3dc:	add	x19, x19, #0x18f
  41e3e0:	mov	x0, x19
  41e3e4:	ldr	x19, [sp, #16]
  41e3e8:	ldp	x29, x30, [sp], #32
  41e3ec:	ret
  41e3f0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e3f4:	add	x19, x19, #0x19d
  41e3f8:	mov	x0, x19
  41e3fc:	ldr	x19, [sp, #16]
  41e400:	ldp	x29, x30, [sp], #32
  41e404:	ret
  41e408:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e40c:	add	x19, x19, #0x1ab
  41e410:	mov	x0, x19
  41e414:	ldr	x19, [sp, #16]
  41e418:	ldp	x29, x30, [sp], #32
  41e41c:	ret
  41e420:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e424:	add	x19, x19, #0x1b9
  41e428:	mov	x0, x19
  41e42c:	ldr	x19, [sp, #16]
  41e430:	ldp	x29, x30, [sp], #32
  41e434:	ret
  41e438:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e43c:	add	x19, x19, #0x1c7
  41e440:	mov	x0, x19
  41e444:	ldr	x19, [sp, #16]
  41e448:	ldp	x29, x30, [sp], #32
  41e44c:	ret
  41e450:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e454:	add	x19, x19, #0x1d5
  41e458:	mov	x0, x19
  41e45c:	ldr	x19, [sp, #16]
  41e460:	ldp	x29, x30, [sp], #32
  41e464:	ret
  41e468:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e46c:	add	x19, x19, #0x1e3
  41e470:	mov	x0, x19
  41e474:	ldr	x19, [sp, #16]
  41e478:	ldp	x29, x30, [sp], #32
  41e47c:	ret
  41e480:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e484:	add	x19, x19, #0x1f2
  41e488:	mov	x0, x19
  41e48c:	ldr	x19, [sp, #16]
  41e490:	ldp	x29, x30, [sp], #32
  41e494:	ret
  41e498:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e49c:	add	x19, x19, #0x201
  41e4a0:	mov	x0, x19
  41e4a4:	ldr	x19, [sp, #16]
  41e4a8:	ldp	x29, x30, [sp], #32
  41e4ac:	ret
  41e4b0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e4b4:	add	x19, x19, #0x210
  41e4b8:	mov	x0, x19
  41e4bc:	ldr	x19, [sp, #16]
  41e4c0:	ldp	x29, x30, [sp], #32
  41e4c4:	ret
  41e4c8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e4cc:	add	x19, x19, #0x21f
  41e4d0:	mov	x0, x19
  41e4d4:	ldr	x19, [sp, #16]
  41e4d8:	ldp	x29, x30, [sp], #32
  41e4dc:	ret
  41e4e0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e4e4:	add	x19, x19, #0x22e
  41e4e8:	mov	x0, x19
  41e4ec:	ldr	x19, [sp, #16]
  41e4f0:	ldp	x29, x30, [sp], #32
  41e4f4:	ret
  41e4f8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e4fc:	add	x19, x19, #0x23d
  41e500:	mov	x0, x19
  41e504:	ldr	x19, [sp, #16]
  41e508:	ldp	x29, x30, [sp], #32
  41e50c:	ret
  41e510:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e514:	add	x19, x19, #0x24c
  41e518:	mov	x0, x19
  41e51c:	ldr	x19, [sp, #16]
  41e520:	ldp	x29, x30, [sp], #32
  41e524:	ret
  41e528:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e52c:	add	x19, x19, #0x25b
  41e530:	mov	x0, x19
  41e534:	ldr	x19, [sp, #16]
  41e538:	ldp	x29, x30, [sp], #32
  41e53c:	ret
  41e540:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e544:	add	x19, x19, #0x26a
  41e548:	mov	x0, x19
  41e54c:	ldr	x19, [sp, #16]
  41e550:	ldp	x29, x30, [sp], #32
  41e554:	ret
  41e558:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e55c:	add	x19, x19, #0x279
  41e560:	mov	x0, x19
  41e564:	ldr	x19, [sp, #16]
  41e568:	ldp	x29, x30, [sp], #32
  41e56c:	ret
  41e570:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e574:	add	x19, x19, #0x288
  41e578:	mov	x0, x19
  41e57c:	ldr	x19, [sp, #16]
  41e580:	ldp	x29, x30, [sp], #32
  41e584:	ret
  41e588:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e58c:	add	x19, x19, #0x297
  41e590:	mov	x0, x19
  41e594:	ldr	x19, [sp, #16]
  41e598:	ldp	x29, x30, [sp], #32
  41e59c:	ret
  41e5a0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e5a4:	add	x19, x19, #0x2a6
  41e5a8:	mov	x0, x19
  41e5ac:	ldr	x19, [sp, #16]
  41e5b0:	ldp	x29, x30, [sp], #32
  41e5b4:	ret
  41e5b8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e5bc:	add	x19, x19, #0x2b5
  41e5c0:	mov	x0, x19
  41e5c4:	ldr	x19, [sp, #16]
  41e5c8:	ldp	x29, x30, [sp], #32
  41e5cc:	ret
  41e5d0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e5d4:	add	x19, x19, #0x2c4
  41e5d8:	mov	x0, x19
  41e5dc:	ldr	x19, [sp, #16]
  41e5e0:	ldp	x29, x30, [sp], #32
  41e5e4:	ret
  41e5e8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e5ec:	add	x19, x19, #0x2d3
  41e5f0:	mov	x0, x19
  41e5f4:	ldr	x19, [sp, #16]
  41e5f8:	ldp	x29, x30, [sp], #32
  41e5fc:	ret
  41e600:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e604:	add	x19, x19, #0x2e2
  41e608:	mov	x0, x19
  41e60c:	ldr	x19, [sp, #16]
  41e610:	ldp	x29, x30, [sp], #32
  41e614:	ret
  41e618:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e61c:	add	x19, x19, #0x2f1
  41e620:	mov	x0, x19
  41e624:	ldr	x19, [sp, #16]
  41e628:	ldp	x29, x30, [sp], #32
  41e62c:	ret
  41e630:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e634:	add	x19, x19, #0x300
  41e638:	mov	x0, x19
  41e63c:	ldr	x19, [sp, #16]
  41e640:	ldp	x29, x30, [sp], #32
  41e644:	ret
  41e648:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e64c:	add	x19, x19, #0x30f
  41e650:	mov	x0, x19
  41e654:	ldr	x19, [sp, #16]
  41e658:	ldp	x29, x30, [sp], #32
  41e65c:	ret
  41e660:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e664:	add	x19, x19, #0x31e
  41e668:	mov	x0, x19
  41e66c:	ldr	x19, [sp, #16]
  41e670:	ldp	x29, x30, [sp], #32
  41e674:	ret
  41e678:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e67c:	add	x19, x19, #0xe4d
  41e680:	mov	x0, x19
  41e684:	ldr	x19, [sp, #16]
  41e688:	ldp	x29, x30, [sp], #32
  41e68c:	ret
  41e690:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e694:	add	x19, x19, #0xe51
  41e698:	mov	x0, x19
  41e69c:	ldr	x19, [sp, #16]
  41e6a0:	ldp	x29, x30, [sp], #32
  41e6a4:	ret
  41e6a8:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e6ac:	add	x19, x19, #0xe1d
  41e6b0:	mov	x0, x19
  41e6b4:	ldr	x19, [sp, #16]
  41e6b8:	ldp	x29, x30, [sp], #32
  41e6bc:	ret
  41e6c0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e6c4:	add	x19, x19, #0xe21
  41e6c8:	mov	x0, x19
  41e6cc:	ldr	x19, [sp, #16]
  41e6d0:	ldp	x29, x30, [sp], #32
  41e6d4:	ret
  41e6d8:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e6dc:	add	x19, x19, #0xe27
  41e6e0:	mov	x0, x19
  41e6e4:	ldr	x19, [sp, #16]
  41e6e8:	ldp	x29, x30, [sp], #32
  41e6ec:	ret
  41e6f0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e6f4:	add	x19, x19, #0xe30
  41e6f8:	mov	x0, x19
  41e6fc:	ldr	x19, [sp, #16]
  41e700:	ldp	x29, x30, [sp], #32
  41e704:	ret
  41e708:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e70c:	add	x19, x19, #0xe35
  41e710:	mov	x0, x19
  41e714:	ldr	x19, [sp, #16]
  41e718:	ldp	x29, x30, [sp], #32
  41e71c:	ret
  41e720:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e724:	add	x19, x19, #0xe3c
  41e728:	mov	x0, x19
  41e72c:	ldr	x19, [sp, #16]
  41e730:	ldp	x29, x30, [sp], #32
  41e734:	ret
  41e738:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e73c:	add	x19, x19, #0xe42
  41e740:	mov	x0, x19
  41e744:	ldr	x19, [sp, #16]
  41e748:	ldp	x29, x30, [sp], #32
  41e74c:	ret
  41e750:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e754:	add	x19, x19, #0xe61
  41e758:	mov	x0, x19
  41e75c:	ldr	x19, [sp, #16]
  41e760:	ldp	x29, x30, [sp], #32
  41e764:	ret
  41e768:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e76c:	add	x19, x19, #0xe69
  41e770:	mov	x0, x19
  41e774:	ldr	x19, [sp, #16]
  41e778:	ldp	x29, x30, [sp], #32
  41e77c:	ret
  41e780:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e784:	add	x19, x19, #0xe71
  41e788:	mov	x0, x19
  41e78c:	ldr	x19, [sp, #16]
  41e790:	ldp	x29, x30, [sp], #32
  41e794:	ret
  41e798:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e79c:	add	x19, x19, #0xe79
  41e7a0:	mov	x0, x19
  41e7a4:	ldr	x19, [sp, #16]
  41e7a8:	ldp	x29, x30, [sp], #32
  41e7ac:	ret
  41e7b0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e7b4:	add	x19, x19, #0xe7d
  41e7b8:	mov	x0, x19
  41e7bc:	ldr	x19, [sp, #16]
  41e7c0:	ldp	x29, x30, [sp], #32
  41e7c4:	ret
  41e7c8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e7cc:	add	x19, x19, #0x52c
  41e7d0:	mov	x0, x19
  41e7d4:	ldr	x19, [sp, #16]
  41e7d8:	ldp	x29, x30, [sp], #32
  41e7dc:	ret
  41e7e0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e7e4:	add	x19, x19, #0xe83
  41e7e8:	mov	x0, x19
  41e7ec:	ldr	x19, [sp, #16]
  41e7f0:	ldp	x29, x30, [sp], #32
  41e7f4:	ret
  41e7f8:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e7fc:	add	x19, x19, #0xe8c
  41e800:	mov	x0, x19
  41e804:	ldr	x19, [sp, #16]
  41e808:	ldp	x29, x30, [sp], #32
  41e80c:	ret
  41e810:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e814:	add	x19, x19, #0xe91
  41e818:	mov	x0, x19
  41e81c:	ldr	x19, [sp, #16]
  41e820:	ldp	x29, x30, [sp], #32
  41e824:	ret
  41e828:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e82c:	add	x19, x19, #0xe98
  41e830:	mov	x0, x19
  41e834:	ldr	x19, [sp, #16]
  41e838:	ldp	x29, x30, [sp], #32
  41e83c:	ret
  41e840:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e844:	add	x19, x19, #0xe9e
  41e848:	mov	x0, x19
  41e84c:	ldr	x19, [sp, #16]
  41e850:	ldp	x29, x30, [sp], #32
  41e854:	ret
  41e858:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e85c:	add	x19, x19, #0xea2
  41e860:	mov	x0, x19
  41e864:	ldr	x19, [sp, #16]
  41e868:	ldp	x29, x30, [sp], #32
  41e86c:	ret
  41e870:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e874:	add	x19, x19, #0x4b0
  41e878:	mov	x0, x19
  41e87c:	ldr	x19, [sp, #16]
  41e880:	ldp	x29, x30, [sp], #32
  41e884:	ret
  41e888:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e88c:	add	x19, x19, #0x4b8
  41e890:	mov	x0, x19
  41e894:	ldr	x19, [sp, #16]
  41e898:	ldp	x29, x30, [sp], #32
  41e89c:	ret
  41e8a0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e8a4:	add	x19, x19, #0x4c0
  41e8a8:	mov	x0, x19
  41e8ac:	ldr	x19, [sp, #16]
  41e8b0:	ldp	x29, x30, [sp], #32
  41e8b4:	ret
  41e8b8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e8bc:	add	x19, x19, #0x4c8
  41e8c0:	mov	x0, x19
  41e8c4:	ldr	x19, [sp, #16]
  41e8c8:	ldp	x29, x30, [sp], #32
  41e8cc:	ret
  41e8d0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e8d4:	add	x19, x19, #0x4cc
  41e8d8:	mov	x0, x19
  41e8dc:	ldr	x19, [sp, #16]
  41e8e0:	ldp	x29, x30, [sp], #32
  41e8e4:	ret
  41e8e8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e8ec:	add	x19, x19, #0x4d2
  41e8f0:	mov	x0, x19
  41e8f4:	ldr	x19, [sp, #16]
  41e8f8:	ldp	x29, x30, [sp], #32
  41e8fc:	ret
  41e900:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e904:	add	x19, x19, #0x4db
  41e908:	mov	x0, x19
  41e90c:	ldr	x19, [sp, #16]
  41e910:	ldp	x29, x30, [sp], #32
  41e914:	ret
  41e918:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e91c:	add	x19, x19, #0x4e0
  41e920:	mov	x0, x19
  41e924:	ldr	x19, [sp, #16]
  41e928:	ldp	x29, x30, [sp], #32
  41e92c:	ret
  41e930:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e934:	add	x19, x19, #0x4e7
  41e938:	mov	x0, x19
  41e93c:	ldr	x19, [sp, #16]
  41e940:	ldp	x29, x30, [sp], #32
  41e944:	ret
  41e948:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41e94c:	add	x19, x19, #0x4f0
  41e950:	mov	x0, x19
  41e954:	ldr	x19, [sp, #16]
  41e958:	ldp	x29, x30, [sp], #32
  41e95c:	ret
  41e960:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e964:	add	x19, x19, #0xec8
  41e968:	mov	x0, x19
  41e96c:	ldr	x19, [sp, #16]
  41e970:	ldp	x29, x30, [sp], #32
  41e974:	ret
  41e978:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e97c:	add	x19, x19, #0xed0
  41e980:	mov	x0, x19
  41e984:	ldr	x19, [sp, #16]
  41e988:	ldp	x29, x30, [sp], #32
  41e98c:	ret
  41e990:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e994:	add	x19, x19, #0xed5
  41e998:	mov	x0, x19
  41e99c:	ldr	x19, [sp, #16]
  41e9a0:	ldp	x29, x30, [sp], #32
  41e9a4:	ret
  41e9a8:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e9ac:	add	x19, x19, #0xedd
  41e9b0:	mov	x0, x19
  41e9b4:	ldr	x19, [sp, #16]
  41e9b8:	ldp	x29, x30, [sp], #32
  41e9bc:	ret
  41e9c0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e9c4:	add	x19, x19, #0xee5
  41e9c8:	mov	x0, x19
  41e9cc:	ldr	x19, [sp, #16]
  41e9d0:	ldp	x29, x30, [sp], #32
  41e9d4:	ret
  41e9d8:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e9dc:	add	x19, x19, #0xee9
  41e9e0:	mov	x0, x19
  41e9e4:	ldr	x19, [sp, #16]
  41e9e8:	ldp	x29, x30, [sp], #32
  41e9ec:	ret
  41e9f0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41e9f4:	add	x19, x19, #0xeef
  41e9f8:	mov	x0, x19
  41e9fc:	ldr	x19, [sp, #16]
  41ea00:	ldp	x29, x30, [sp], #32
  41ea04:	ret
  41ea08:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ea0c:	add	x19, x19, #0x51f
  41ea10:	mov	x0, x19
  41ea14:	ldr	x19, [sp, #16]
  41ea18:	ldp	x29, x30, [sp], #32
  41ea1c:	ret
  41ea20:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ea24:	add	x19, x19, #0x52b
  41ea28:	mov	x0, x19
  41ea2c:	ldr	x19, [sp, #16]
  41ea30:	ldp	x29, x30, [sp], #32
  41ea34:	ret
  41ea38:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ea3c:	add	x19, x19, #0x537
  41ea40:	mov	x0, x19
  41ea44:	ldr	x19, [sp, #16]
  41ea48:	ldp	x29, x30, [sp], #32
  41ea4c:	ret
  41ea50:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ea54:	add	x19, x19, #0x32c
  41ea58:	mov	x0, x19
  41ea5c:	ldr	x19, [sp, #16]
  41ea60:	ldp	x29, x30, [sp], #32
  41ea64:	ret
  41ea68:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ea6c:	add	x19, x19, #0x337
  41ea70:	mov	x0, x19
  41ea74:	ldr	x19, [sp, #16]
  41ea78:	ldp	x29, x30, [sp], #32
  41ea7c:	ret
  41ea80:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ea84:	add	x19, x19, #0x342
  41ea88:	mov	x0, x19
  41ea8c:	ldr	x19, [sp, #16]
  41ea90:	ldp	x29, x30, [sp], #32
  41ea94:	ret
  41ea98:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ea9c:	add	x19, x19, #0x34d
  41eaa0:	mov	x0, x19
  41eaa4:	ldr	x19, [sp, #16]
  41eaa8:	ldp	x29, x30, [sp], #32
  41eaac:	ret
  41eab0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41eab4:	add	x19, x19, #0x358
  41eab8:	mov	x0, x19
  41eabc:	ldr	x19, [sp, #16]
  41eac0:	ldp	x29, x30, [sp], #32
  41eac4:	ret
  41eac8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41eacc:	add	x19, x19, #0x363
  41ead0:	mov	x0, x19
  41ead4:	ldr	x19, [sp, #16]
  41ead8:	ldp	x29, x30, [sp], #32
  41eadc:	ret
  41eae0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41eae4:	add	x19, x19, #0x36e
  41eae8:	mov	x0, x19
  41eaec:	ldr	x19, [sp, #16]
  41eaf0:	ldp	x29, x30, [sp], #32
  41eaf4:	ret
  41eaf8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41eafc:	add	x19, x19, #0x379
  41eb00:	mov	x0, x19
  41eb04:	ldr	x19, [sp, #16]
  41eb08:	ldp	x29, x30, [sp], #32
  41eb0c:	ret
  41eb10:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41eb14:	add	x19, x19, #0x385
  41eb18:	mov	x0, x19
  41eb1c:	ldr	x19, [sp, #16]
  41eb20:	ldp	x29, x30, [sp], #32
  41eb24:	ret
  41eb28:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41eb2c:	add	x19, x19, #0x391
  41eb30:	mov	x0, x19
  41eb34:	ldr	x19, [sp, #16]
  41eb38:	ldp	x29, x30, [sp], #32
  41eb3c:	ret
  41eb40:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41eb44:	add	x19, x19, #0x39d
  41eb48:	mov	x0, x19
  41eb4c:	ldr	x19, [sp, #16]
  41eb50:	ldp	x29, x30, [sp], #32
  41eb54:	ret
  41eb58:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41eb5c:	add	x19, x19, #0x3a9
  41eb60:	mov	x0, x19
  41eb64:	ldr	x19, [sp, #16]
  41eb68:	ldp	x29, x30, [sp], #32
  41eb6c:	ret
  41eb70:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41eb74:	add	x19, x19, #0x3b5
  41eb78:	mov	x0, x19
  41eb7c:	ldr	x19, [sp, #16]
  41eb80:	ldp	x29, x30, [sp], #32
  41eb84:	ret
  41eb88:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41eb8c:	add	x19, x19, #0x3c1
  41eb90:	mov	x0, x19
  41eb94:	ldr	x19, [sp, #16]
  41eb98:	ldp	x29, x30, [sp], #32
  41eb9c:	ret
  41eba0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41eba4:	add	x19, x19, #0x3cd
  41eba8:	mov	x0, x19
  41ebac:	ldr	x19, [sp, #16]
  41ebb0:	ldp	x29, x30, [sp], #32
  41ebb4:	ret
  41ebb8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ebbc:	add	x19, x19, #0x3d9
  41ebc0:	mov	x0, x19
  41ebc4:	ldr	x19, [sp, #16]
  41ebc8:	ldp	x29, x30, [sp], #32
  41ebcc:	ret
  41ebd0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ebd4:	add	x19, x19, #0x3e5
  41ebd8:	mov	x0, x19
  41ebdc:	ldr	x19, [sp, #16]
  41ebe0:	ldp	x29, x30, [sp], #32
  41ebe4:	ret
  41ebe8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ebec:	add	x19, x19, #0x3f1
  41ebf0:	mov	x0, x19
  41ebf4:	ldr	x19, [sp, #16]
  41ebf8:	ldp	x29, x30, [sp], #32
  41ebfc:	ret
  41ec00:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ec04:	add	x19, x19, #0x3fd
  41ec08:	mov	x0, x19
  41ec0c:	ldr	x19, [sp, #16]
  41ec10:	ldp	x29, x30, [sp], #32
  41ec14:	ret
  41ec18:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ec1c:	add	x19, x19, #0x409
  41ec20:	mov	x0, x19
  41ec24:	ldr	x19, [sp, #16]
  41ec28:	ldp	x29, x30, [sp], #32
  41ec2c:	ret
  41ec30:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ec34:	add	x19, x19, #0x415
  41ec38:	mov	x0, x19
  41ec3c:	ldr	x19, [sp, #16]
  41ec40:	ldp	x29, x30, [sp], #32
  41ec44:	ret
  41ec48:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ec4c:	add	x19, x19, #0x421
  41ec50:	mov	x0, x19
  41ec54:	ldr	x19, [sp, #16]
  41ec58:	ldp	x29, x30, [sp], #32
  41ec5c:	ret
  41ec60:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ec64:	add	x19, x19, #0x42d
  41ec68:	mov	x0, x19
  41ec6c:	ldr	x19, [sp, #16]
  41ec70:	ldp	x29, x30, [sp], #32
  41ec74:	ret
  41ec78:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ec7c:	add	x19, x19, #0x439
  41ec80:	mov	x0, x19
  41ec84:	ldr	x19, [sp, #16]
  41ec88:	ldp	x29, x30, [sp], #32
  41ec8c:	ret
  41ec90:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ec94:	add	x19, x19, #0x445
  41ec98:	mov	x0, x19
  41ec9c:	ldr	x19, [sp, #16]
  41eca0:	ldp	x29, x30, [sp], #32
  41eca4:	ret
  41eca8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ecac:	add	x19, x19, #0x451
  41ecb0:	mov	x0, x19
  41ecb4:	ldr	x19, [sp, #16]
  41ecb8:	ldp	x29, x30, [sp], #32
  41ecbc:	ret
  41ecc0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ecc4:	add	x19, x19, #0x45d
  41ecc8:	mov	x0, x19
  41eccc:	ldr	x19, [sp, #16]
  41ecd0:	ldp	x29, x30, [sp], #32
  41ecd4:	ret
  41ecd8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ecdc:	add	x19, x19, #0x469
  41ece0:	mov	x0, x19
  41ece4:	ldr	x19, [sp, #16]
  41ece8:	ldp	x29, x30, [sp], #32
  41ecec:	ret
  41ecf0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ecf4:	add	x19, x19, #0x475
  41ecf8:	mov	x0, x19
  41ecfc:	ldr	x19, [sp, #16]
  41ed00:	ldp	x29, x30, [sp], #32
  41ed04:	ret
  41ed08:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ed0c:	add	x19, x19, #0xefa
  41ed10:	mov	x0, x19
  41ed14:	ldr	x19, [sp, #16]
  41ed18:	ldp	x29, x30, [sp], #32
  41ed1c:	ret
  41ed20:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ed24:	add	x19, x19, #0xf03
  41ed28:	mov	x0, x19
  41ed2c:	ldr	x19, [sp, #16]
  41ed30:	ldp	x29, x30, [sp], #32
  41ed34:	ret
  41ed38:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ed3c:	add	x19, x19, #0xf08
  41ed40:	mov	x0, x19
  41ed44:	ldr	x19, [sp, #16]
  41ed48:	ldp	x29, x30, [sp], #32
  41ed4c:	ret
  41ed50:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ed54:	add	x19, x19, #0xf0f
  41ed58:	mov	x0, x19
  41ed5c:	ldr	x19, [sp, #16]
  41ed60:	ldp	x29, x30, [sp], #32
  41ed64:	ret
  41ed68:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ed6c:	add	x19, x19, #0xf15
  41ed70:	mov	x0, x19
  41ed74:	ldr	x19, [sp, #16]
  41ed78:	ldp	x29, x30, [sp], #32
  41ed7c:	ret
  41ed80:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ed84:	add	x19, x19, #0x4f4
  41ed88:	mov	x0, x19
  41ed8c:	ldr	x19, [sp, #16]
  41ed90:	ldp	x29, x30, [sp], #32
  41ed94:	ret
  41ed98:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ed9c:	add	x19, x19, #0x4fa
  41eda0:	mov	x0, x19
  41eda4:	ldr	x19, [sp, #16]
  41eda8:	ldp	x29, x30, [sp], #32
  41edac:	ret
  41edb0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41edb4:	add	x19, x19, #0x501
  41edb8:	mov	x0, x19
  41edbc:	ldr	x19, [sp, #16]
  41edc0:	ldp	x29, x30, [sp], #32
  41edc4:	ret
  41edc8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41edcc:	add	x19, x19, #0x508
  41edd0:	mov	x0, x19
  41edd4:	ldr	x19, [sp, #16]
  41edd8:	ldp	x29, x30, [sp], #32
  41eddc:	ret
  41ede0:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41ede4:	add	x19, x19, #0x510
  41ede8:	mov	x0, x19
  41edec:	ldr	x19, [sp, #16]
  41edf0:	ldp	x29, x30, [sp], #32
  41edf4:	ret
  41edf8:	adrp	x19, 44a000 <warn@@Base+0x9e9c>
  41edfc:	add	x19, x19, #0x517
  41ee00:	mov	x0, x19
  41ee04:	ldr	x19, [sp, #16]
  41ee08:	ldp	x29, x30, [sp], #32
  41ee0c:	ret
  41ee10:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ee14:	add	x19, x19, #0xf19
  41ee18:	mov	x0, x19
  41ee1c:	ldr	x19, [sp, #16]
  41ee20:	ldp	x29, x30, [sp], #32
  41ee24:	ret
  41ee28:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ee2c:	add	x19, x19, #0xf21
  41ee30:	mov	x0, x19
  41ee34:	ldr	x19, [sp, #16]
  41ee38:	ldp	x29, x30, [sp], #32
  41ee3c:	ret
  41ee40:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ee44:	add	x19, x19, #0xf29
  41ee48:	mov	x0, x19
  41ee4c:	ldr	x19, [sp, #16]
  41ee50:	ldp	x29, x30, [sp], #32
  41ee54:	ret
  41ee58:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ee5c:	add	x19, x19, #0xf31
  41ee60:	mov	x0, x19
  41ee64:	ldr	x19, [sp, #16]
  41ee68:	ldp	x29, x30, [sp], #32
  41ee6c:	ret
  41ee70:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ee74:	add	x19, x19, #0xf39
  41ee78:	mov	x0, x19
  41ee7c:	ldr	x19, [sp, #16]
  41ee80:	ldp	x29, x30, [sp], #32
  41ee84:	ret
  41ee88:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ee8c:	add	x19, x19, #0xf42
  41ee90:	mov	x0, x19
  41ee94:	ldr	x19, [sp, #16]
  41ee98:	ldp	x29, x30, [sp], #32
  41ee9c:	ret
  41eea0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41eea4:	add	x19, x19, #0xf4b
  41eea8:	mov	x0, x19
  41eeac:	ldr	x19, [sp, #16]
  41eeb0:	ldp	x29, x30, [sp], #32
  41eeb4:	ret
  41eeb8:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41eebc:	add	x19, x19, #0xf54
  41eec0:	mov	x0, x19
  41eec4:	ldr	x19, [sp, #16]
  41eec8:	ldp	x29, x30, [sp], #32
  41eecc:	ret
  41eed0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41eed4:	add	x19, x19, #0xf5d
  41eed8:	mov	x0, x19
  41eedc:	ldr	x19, [sp, #16]
  41eee0:	ldp	x29, x30, [sp], #32
  41eee4:	ret
  41eee8:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41eeec:	add	x19, x19, #0xf66
  41eef0:	mov	x0, x19
  41eef4:	ldr	x19, [sp, #16]
  41eef8:	ldp	x29, x30, [sp], #32
  41eefc:	ret
  41ef00:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ef04:	add	x19, x19, #0xf6f
  41ef08:	mov	x0, x19
  41ef0c:	ldr	x19, [sp, #16]
  41ef10:	ldp	x29, x30, [sp], #32
  41ef14:	ret
  41ef18:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ef1c:	add	x19, x19, #0xf78
  41ef20:	mov	x0, x19
  41ef24:	ldr	x19, [sp, #16]
  41ef28:	ldp	x29, x30, [sp], #32
  41ef2c:	ret
  41ef30:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ef34:	add	x19, x19, #0xf81
  41ef38:	mov	x0, x19
  41ef3c:	ldr	x19, [sp, #16]
  41ef40:	ldp	x29, x30, [sp], #32
  41ef44:	ret
  41ef48:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ef4c:	add	x19, x19, #0xf8a
  41ef50:	mov	x0, x19
  41ef54:	ldr	x19, [sp, #16]
  41ef58:	ldp	x29, x30, [sp], #32
  41ef5c:	ret
  41ef60:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ef64:	add	x19, x19, #0xf93
  41ef68:	mov	x0, x19
  41ef6c:	ldr	x19, [sp, #16]
  41ef70:	ldp	x29, x30, [sp], #32
  41ef74:	ret
  41ef78:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ef7c:	add	x19, x19, #0xf9d
  41ef80:	mov	x0, x19
  41ef84:	ldr	x19, [sp, #16]
  41ef88:	ldp	x29, x30, [sp], #32
  41ef8c:	ret
  41ef90:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41ef94:	add	x19, x19, #0xfa7
  41ef98:	mov	x0, x19
  41ef9c:	ldr	x19, [sp, #16]
  41efa0:	ldp	x29, x30, [sp], #32
  41efa4:	ret
  41efa8:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41efac:	add	x19, x19, #0xfb1
  41efb0:	mov	x0, x19
  41efb4:	ldr	x19, [sp, #16]
  41efb8:	ldp	x29, x30, [sp], #32
  41efbc:	ret
  41efc0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41efc4:	add	x19, x19, #0xfbb
  41efc8:	mov	x0, x19
  41efcc:	ldr	x19, [sp, #16]
  41efd0:	ldp	x29, x30, [sp], #32
  41efd4:	ret
  41efd8:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41efdc:	add	x19, x19, #0xfc5
  41efe0:	mov	x0, x19
  41efe4:	ldr	x19, [sp, #16]
  41efe8:	ldp	x29, x30, [sp], #32
  41efec:	ret
  41eff0:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41eff4:	add	x19, x19, #0xeb1
  41eff8:	mov	x0, x19
  41effc:	ldr	x19, [sp, #16]
  41f000:	ldp	x29, x30, [sp], #32
  41f004:	ret
  41f008:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41f00c:	add	x19, x19, #0xeb9
  41f010:	mov	x0, x19
  41f014:	ldr	x19, [sp, #16]
  41f018:	ldp	x29, x30, [sp], #32
  41f01c:	ret
  41f020:	adrp	x19, 449000 <warn@@Base+0x8e9c>
  41f024:	add	x19, x19, #0xec0
  41f028:	mov	x0, x19
  41f02c:	ldr	x19, [sp, #16]
  41f030:	ldp	x29, x30, [sp], #32
  41f034:	ret
  41f038:	sub	sp, sp, #0x110
  41f03c:	stp	x29, x30, [sp, #176]
  41f040:	stp	x28, x27, [sp, #192]
  41f044:	stp	x26, x25, [sp, #208]
  41f048:	stp	x24, x23, [sp, #224]
  41f04c:	stp	x22, x21, [sp, #240]
  41f050:	stp	x20, x19, [sp, #256]
  41f054:	ldr	x22, [x0, #32]
  41f058:	mov	x23, x0
  41f05c:	add	x29, sp, #0xb0
  41f060:	cbz	x22, 41f07c <ferror@plt+0x1b7dc>
  41f064:	ldr	x19, [x23, #48]
  41f068:	cmp	x19, #0x17
  41f06c:	b.hi	41f0bc <ferror@plt+0x1b81c>  // b.pmore
  41f070:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f074:	add	x1, x1, #0x5ea
  41f078:	b	41f084 <ferror@plt+0x1b7e4>
  41f07c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f080:	add	x1, x1, #0x5d5
  41f084:	mov	w2, #0x5                   	// #5
  41f088:	mov	x0, xzr
  41f08c:	bl	403700 <dcgettext@plt>
  41f090:	ldr	x1, [x23, #16]
  41f094:	bl	440164 <warn@@Base>
  41f098:	mov	w0, wzr
  41f09c:	ldp	x20, x19, [sp, #256]
  41f0a0:	ldp	x22, x21, [sp, #240]
  41f0a4:	ldp	x24, x23, [sp, #224]
  41f0a8:	ldp	x26, x25, [sp, #208]
  41f0ac:	ldp	x28, x27, [sp, #192]
  41f0b0:	ldp	x29, x30, [sp, #176]
  41f0b4:	add	sp, sp, #0x110
  41f0b8:	ret
  41f0bc:	cmp	x19, #0x0
  41f0c0:	csel	w8, w19, wzr, gt
  41f0c4:	cmp	x19, #0x5
  41f0c8:	mov	w9, #0x4                   	// #4
  41f0cc:	mov	w28, w1
  41f0d0:	csel	w1, w8, w9, lt  // lt = tstop
  41f0d4:	sub	w8, w1, #0x1
  41f0d8:	mov	w26, wzr
  41f0dc:	cmp	w8, #0x7
  41f0e0:	b.hi	41f11c <ferror@plt+0x1b87c>  // b.pmore
  41f0e4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41f0e8:	ldr	x8, [x8, #648]
  41f0ec:	mov	x0, x22
  41f0f0:	blr	x8
  41f0f4:	mov	x26, x0
  41f0f8:	cmp	w26, #0x2
  41f0fc:	b.cc	41f11c <ferror@plt+0x1b87c>  // b.lo, b.ul, b.last
  41f100:	cmp	x19, #0x9
  41f104:	b.ge	41f140 <ferror@plt+0x1b8a0>  // b.tcont
  41f108:	mov	w25, wzr
  41f10c:	str	xzr, [sp, #56]
  41f110:	mov	w27, wzr
  41f114:	mov	w21, #0x1                   	// #1
  41f118:	b	41f190 <ferror@plt+0x1b8f0>
  41f11c:	mov	w20, wzr
  41f120:	mov	w24, wzr
  41f124:	mov	w21, wzr
  41f128:	mov	w25, wzr
  41f12c:	cmp	x19, #0xd
  41f130:	mov	w27, wzr
  41f134:	str	xzr, [sp, #56]
  41f138:	b.ge	41f15c <ferror@plt+0x1b8bc>  // b.tcont
  41f13c:	b	41f190 <ferror@plt+0x1b8f0>
  41f140:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41f144:	ldr	x8, [x8, #648]
  41f148:	add	x0, x22, #0x4
  41f14c:	mov	w1, #0x4                   	// #4
  41f150:	blr	x8
  41f154:	mov	x20, x0
  41f158:	mov	w24, #0x1                   	// #1
  41f15c:	adrp	x21, 46c000 <_bfd_std_section+0x3118>
  41f160:	ldr	x8, [x21, #648]
  41f164:	add	x0, x22, #0x8
  41f168:	mov	w1, #0x4                   	// #4
  41f16c:	blr	x8
  41f170:	ldr	x8, [x21, #648]
  41f174:	str	x0, [sp, #56]
  41f178:	add	x0, x22, #0xc
  41f17c:	mov	w1, #0x4                   	// #4
  41f180:	blr	x8
  41f184:	mov	x27, x0
  41f188:	mov	w21, w24
  41f18c:	mov	w25, w20
  41f190:	mov	w24, w27
  41f194:	cbz	w28, 41f25c <ferror@plt+0x1b9bc>
  41f198:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41f19c:	ldr	w8, [x8, #572]
  41f1a0:	cbz	w8, 41f1cc <ferror@plt+0x1b92c>
  41f1a4:	ldr	x8, [x23, #24]
  41f1a8:	cbz	x8, 41f1cc <ferror@plt+0x1b92c>
  41f1ac:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f1b0:	add	x1, x1, #0x999
  41f1b4:	mov	w2, #0x5                   	// #5
  41f1b8:	mov	x0, xzr
  41f1bc:	bl	403700 <dcgettext@plt>
  41f1c0:	ldp	x1, x2, [x23, #16]
  41f1c4:	bl	4037a0 <printf@plt>
  41f1c8:	b	41f1e8 <ferror@plt+0x1b948>
  41f1cc:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f1d0:	add	x1, x1, #0x9c8
  41f1d4:	mov	w2, #0x5                   	// #5
  41f1d8:	mov	x0, xzr
  41f1dc:	bl	403700 <dcgettext@plt>
  41f1e0:	ldr	x1, [x23, #16]
  41f1e4:	bl	4037a0 <printf@plt>
  41f1e8:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f1ec:	add	x1, x1, #0x6ae
  41f1f0:	mov	w2, #0x5                   	// #5
  41f1f4:	mov	x0, xzr
  41f1f8:	bl	403700 <dcgettext@plt>
  41f1fc:	mov	w1, w26
  41f200:	bl	4037a0 <printf@plt>
  41f204:	cbz	w21, 41f224 <ferror@plt+0x1b984>
  41f208:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f20c:	add	x1, x1, #0x6cd
  41f210:	mov	w2, #0x5                   	// #5
  41f214:	mov	x0, xzr
  41f218:	bl	403700 <dcgettext@plt>
  41f21c:	mov	w1, w25
  41f220:	bl	4037a0 <printf@plt>
  41f224:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f228:	add	x1, x1, #0x6ec
  41f22c:	mov	w2, #0x5                   	// #5
  41f230:	mov	x0, xzr
  41f234:	bl	403700 <dcgettext@plt>
  41f238:	ldr	x1, [sp, #56]
  41f23c:	bl	4037a0 <printf@plt>
  41f240:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f244:	add	x1, x1, #0x70b
  41f248:	mov	w2, #0x5                   	// #5
  41f24c:	mov	x0, xzr
  41f250:	bl	403700 <dcgettext@plt>
  41f254:	mov	w1, w24
  41f258:	bl	4037a0 <printf@plt>
  41f25c:	cmp	x19, #0x10
  41f260:	b.lt	41f2e8 <ferror@plt+0x1ba48>  // b.tstop
  41f264:	add	x20, x22, #0x10
  41f268:	add	x21, x22, x19
  41f26c:	add	x22, x20, w27, uxtw #3
  41f270:	cmp	x22, x21
  41f274:	b.hi	41f2e8 <ferror@plt+0x1ba48>  // b.pmore
  41f278:	add	x8, x22, w27, uxtw #2
  41f27c:	cmp	x8, x21
  41f280:	str	x8, [sp, #80]
  41f284:	b.hi	41f2e8 <ferror@plt+0x1ba48>  // b.pmore
  41f288:	cmp	w26, #0x2
  41f28c:	str	w28, [sp, #68]
  41f290:	str	x24, [sp, #48]
  41f294:	b.eq	41f318 <ferror@plt+0x1ba78>  // b.none
  41f298:	cmp	w26, #0x1
  41f29c:	b.ne	41f4a4 <ferror@plt+0x1bc04>  // b.any
  41f2a0:	cbnz	w28, 41f52c <ferror@plt+0x1bc8c>
  41f2a4:	ldr	x8, [sp, #80]
  41f2a8:	adrp	x19, 46b000 <_bfd_std_section+0x2118>
  41f2ac:	ldr	x0, [x19, #1384]
  41f2b0:	sub	x8, x21, x8
  41f2b4:	add	x9, x8, #0x3
  41f2b8:	cmp	x8, #0x0
  41f2bc:	csel	x8, x9, x8, lt  // lt = tstop
  41f2c0:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  41f2c4:	asr	x8, x8, #2
  41f2c8:	add	x9, x9, #0x50c
  41f2cc:	cbz	x0, 41f518 <ferror@plt+0x1bc78>
  41f2d0:	ldr	w10, [x9]
  41f2d4:	add	w8, w10, w8
  41f2d8:	lsl	x1, x8, #2
  41f2dc:	str	w8, [x9, #24]
  41f2e0:	bl	4031e0 <xrealloc@plt>
  41f2e4:	b	41f528 <ferror@plt+0x1bc88>
  41f2e8:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f2ec:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  41f2f0:	add	x1, x1, #0x72b
  41f2f4:	add	x2, x2, #0x750
  41f2f8:	mov	w4, #0x5                   	// #5
  41f2fc:	mov	x0, xzr
  41f300:	mov	x3, x24
  41f304:	bl	4035d0 <dcngettext@plt>
  41f308:	ldr	x1, [x23, #16]
  41f30c:	mov	w2, w24
  41f310:	bl	440164 <warn@@Base>
  41f314:	b	41f098 <ferror@plt+0x1b7f8>
  41f318:	mov	w8, w25
  41f31c:	ldr	x9, [sp, #56]
  41f320:	lsl	x19, x8, #2
  41f324:	ldr	x8, [sp, #80]
  41f328:	ldr	x0, [x23, #16]
  41f32c:	mov	w24, w9
  41f330:	mul	x26, x19, x24
  41f334:	add	x9, x8, x19
  41f338:	umulh	x8, x19, x24
  41f33c:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  41f340:	cmp	xzr, x8
  41f344:	add	x8, x9, x26
  41f348:	add	x1, x1, #0xa69
  41f34c:	mov	w27, w25
  41f350:	cset	w25, ne  // ne = any
  41f354:	stp	x9, x8, [sp, #8]
  41f358:	bl	4034a0 <strcmp@plt>
  41f35c:	str	w27, [sp, #36]
  41f360:	cbz	w27, 41f394 <ferror@plt+0x1baf4>
  41f364:	ldr	x8, [sp, #16]
  41f368:	add	x8, x8, x26
  41f36c:	cmp	x8, x21
  41f370:	b.hi	41f4e0 <ferror@plt+0x1bc40>  // b.pmore
  41f374:	ldr	x8, [sp, #16]
  41f378:	cmp	x8, x21
  41f37c:	b.hi	41f4e0 <ferror@plt+0x1bc40>  // b.pmore
  41f380:	tbnz	x26, #63, 41f4e0 <ferror@plt+0x1bc40>
  41f384:	ldr	x8, [sp, #8]
  41f388:	cmp	x8, x21
  41f38c:	b.hi	41f4e0 <ferror@plt+0x1bc40>  // b.pmore
  41f390:	cbnz	w25, 41f4e0 <ferror@plt+0x1bc40>
  41f394:	adrp	x25, 454000 <warn@@Base+0x13e9c>
  41f398:	adrp	x26, 453000 <warn@@Base+0x12e9c>
  41f39c:	add	x25, x25, #0x75d
  41f3a0:	add	x26, x26, #0xf64
  41f3a4:	str	w0, [sp, #4]
  41f3a8:	cbz	w28, 41f4ec <ferror@plt+0x1bc4c>
  41f3ac:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f3b0:	add	x1, x1, #0x7f1
  41f3b4:	mov	w2, #0x5                   	// #5
  41f3b8:	mov	w23, w0
  41f3bc:	mov	x0, xzr
  41f3c0:	bl	403700 <dcgettext@plt>
  41f3c4:	bl	4037a0 <printf@plt>
  41f3c8:	cmp	w23, #0x0
  41f3cc:	csel	x1, x26, x25, eq  // eq = none
  41f3d0:	mov	w2, #0x5                   	// #5
  41f3d4:	mov	x0, xzr
  41f3d8:	bl	403700 <dcgettext@plt>
  41f3dc:	mov	x1, x0
  41f3e0:	adrp	x0, 44a000 <warn@@Base+0x9e9c>
  41f3e4:	add	x0, x0, #0x801
  41f3e8:	bl	4037a0 <printf@plt>
  41f3ec:	ldr	w8, [sp, #36]
  41f3f0:	cbz	w8, 41f4c8 <ferror@plt+0x1bc28>
  41f3f4:	adrp	x27, 449000 <warn@@Base+0x8e9c>
  41f3f8:	adrp	x23, 44a000 <warn@@Base+0x9e9c>
  41f3fc:	adrp	x24, 46b000 <_bfd_std_section+0x2118>
  41f400:	adrp	x26, 44d000 <warn@@Base+0xce9c>
  41f404:	mov	x25, xzr
  41f408:	add	x27, x27, #0x3e0
  41f40c:	add	x23, x23, #0x811
  41f410:	add	x24, x24, #0x5cf
  41f414:	add	x26, x26, #0xb33
  41f418:	b	41f448 <ferror@plt+0x1bba8>
  41f41c:	mov	w3, wzr
  41f420:	mov	w1, #0x10                  	// #16
  41f424:	mov	x0, x24
  41f428:	mov	x2, x26
  41f42c:	bl	403160 <snprintf@plt>
  41f430:	mov	x1, x24
  41f434:	mov	x0, x23
  41f438:	bl	4037a0 <printf@plt>
  41f43c:	add	x25, x25, #0x4
  41f440:	cmp	x19, x25
  41f444:	b.eq	41f4c8 <ferror@plt+0x1bc28>  // b.none
  41f448:	ldr	x9, [sp, #80]
  41f44c:	and	x8, x25, #0xfffffffc
  41f450:	add	x0, x9, x8
  41f454:	add	x8, x0, #0x4
  41f458:	cmp	x8, x21
  41f45c:	b.cs	41f468 <ferror@plt+0x1bbc8>  // b.hs, b.nlast
  41f460:	mov	w1, #0x4                   	// #4
  41f464:	b	41f480 <ferror@plt+0x1bbe0>
  41f468:	cmp	x0, x21
  41f46c:	b.cs	41f41c <ferror@plt+0x1bb7c>  // b.hs, b.nlast
  41f470:	sub	w1, w21, w0
  41f474:	sub	w8, w1, #0x1
  41f478:	cmp	w8, #0x7
  41f47c:	b.hi	41f41c <ferror@plt+0x1bb7c>  // b.pmore
  41f480:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41f484:	ldr	x8, [x8, #648]
  41f488:	blr	x8
  41f48c:	mov	x3, x0
  41f490:	sub	w8, w3, #0x1
  41f494:	cmp	w8, #0x8
  41f498:	b.cs	41f420 <ferror@plt+0x1bb80>  // b.hs, b.nlast
  41f49c:	ldr	x1, [x27, w8, sxtw #3]
  41f4a0:	b	41f434 <ferror@plt+0x1bb94>
  41f4a4:	cbz	w28, 41ff2c <ferror@plt+0x1c68c>
  41f4a8:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f4ac:	add	x1, x1, #0x914
  41f4b0:	mov	w2, #0x5                   	// #5
  41f4b4:	mov	x0, xzr
  41f4b8:	bl	403700 <dcgettext@plt>
  41f4bc:	mov	w1, w26
  41f4c0:	bl	4037a0 <printf@plt>
  41f4c4:	b	41ff1c <ferror@plt+0x1c67c>
  41f4c8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41f4cc:	ldr	x1, [x8, #3808]
  41f4d0:	mov	w0, #0xa                   	// #10
  41f4d4:	bl	4030b0 <putc@plt>
  41f4d8:	str	xzr, [sp, #72]
  41f4dc:	b	41f7fc <ferror@plt+0x1bf5c>
  41f4e0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f4e4:	add	x1, x1, #0x7c0
  41f4e8:	b	41f084 <ferror@plt+0x1b7e4>
  41f4ec:	cbz	w0, 41f7d8 <ferror@plt+0x1bf38>
  41f4f0:	ldr	x8, [sp, #56]
  41f4f4:	adrp	x23, 46b000 <_bfd_std_section+0x2118>
  41f4f8:	add	x23, x23, #0x520
  41f4fc:	mov	w1, #0x88                  	// #136
  41f500:	mov	x0, x24
  41f504:	str	w8, [x23]
  41f508:	bl	403840 <xcalloc@plt>
  41f50c:	str	x0, [sp, #72]
  41f510:	str	x0, [x23, #112]
  41f514:	b	41f7fc <ferror@plt+0x1bf5c>
  41f518:	ubfiz	x0, x8, #2, #32
  41f51c:	str	w8, [x9, #24]
  41f520:	str	wzr, [x9]
  41f524:	bl	403290 <xmalloc@plt>
  41f528:	str	x0, [x19, #1384]
  41f52c:	cbz	w24, 41f7cc <ferror@plt+0x1bf2c>
  41f530:	adrp	x28, 44d000 <warn@@Base+0xce9c>
  41f534:	adrp	x19, 46b000 <_bfd_std_section+0x2118>
  41f538:	adrp	x25, 44a000 <warn@@Base+0x9e9c>
  41f53c:	mov	w26, wzr
  41f540:	add	x28, x28, #0xb32
  41f544:	add	x19, x19, #0x50c
  41f548:	add	x25, x25, #0x9e6
  41f54c:	b	41f580 <ferror@plt+0x1bce0>
  41f550:	ldr	w8, [sp, #68]
  41f554:	cbz	w8, 41f784 <ferror@plt+0x1bee4>
  41f558:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41f55c:	ldr	x1, [x8, #3808]
  41f560:	mov	w0, #0xa                   	// #10
  41f564:	bl	4030b0 <putc@plt>
  41f568:	ldr	x24, [sp, #48]
  41f56c:	add	w26, w26, #0x1
  41f570:	cmp	w26, w24
  41f574:	add	x22, x22, #0x4
  41f578:	mov	x20, x27
  41f57c:	b.eq	41f7cc <ferror@plt+0x1bf2c>  // b.none
  41f580:	add	x27, x20, #0x8
  41f584:	cmp	x27, x21
  41f588:	b.ls	41f5a4 <ferror@plt+0x1bd04>  // b.plast
  41f58c:	mov	x9, xzr
  41f590:	mov	x8, xzr
  41f594:	stp	xzr, xzr, [x29, #-24]
  41f598:	orr	x8, x9, x8
  41f59c:	cbnz	x8, 41f5c0 <ferror@plt+0x1bd20>
  41f5a0:	b	41f56c <ferror@plt+0x1bccc>
  41f5a4:	sub	x1, x29, #0x10
  41f5a8:	sub	x2, x29, #0x18
  41f5ac:	mov	x0, x20
  41f5b0:	bl	440648 <warn@@Base+0x4e4>
  41f5b4:	ldp	x9, x8, [x29, #-24]
  41f5b8:	orr	x8, x9, x8
  41f5bc:	cbz	x8, 41f56c <ferror@plt+0x1bccc>
  41f5c0:	add	x8, x22, #0x4
  41f5c4:	cmp	x8, x21
  41f5c8:	b.cs	41f5d4 <ferror@plt+0x1bd34>  // b.hs, b.nlast
  41f5cc:	mov	w1, #0x4                   	// #4
  41f5d0:	b	41f5f4 <ferror@plt+0x1bd54>
  41f5d4:	cmp	x22, x21
  41f5d8:	b.cs	41f5ec <ferror@plt+0x1bd4c>  // b.hs, b.nlast
  41f5dc:	sub	w1, w21, w22
  41f5e0:	sub	w8, w1, #0x1
  41f5e4:	cmp	w8, #0x7
  41f5e8:	b.ls	41f5f4 <ferror@plt+0x1bd54>  // b.plast
  41f5ec:	mov	x0, xzr
  41f5f0:	b	41f604 <ferror@plt+0x1bd64>
  41f5f4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41f5f8:	ldr	x8, [x8, #648]
  41f5fc:	mov	x0, x22
  41f600:	blr	x8
  41f604:	ldr	x9, [sp, #80]
  41f608:	lsl	w8, w0, #2
  41f60c:	add	x24, x9, x8
  41f610:	ldr	w8, [sp, #68]
  41f614:	cbz	w8, 41f698 <ferror@plt+0x1bdf8>
  41f618:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f61c:	mov	w2, #0x5                   	// #5
  41f620:	mov	x0, xzr
  41f624:	add	x1, x1, #0x776
  41f628:	str	x27, [sp, #72]
  41f62c:	mov	x27, x28
  41f630:	mov	x28, x25
  41f634:	bl	403700 <dcgettext@plt>
  41f638:	ldp	x25, x3, [x29, #-24]
  41f63c:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41f640:	mov	x20, x0
  41f644:	add	x0, sp, #0x58
  41f648:	mov	w1, #0x40                  	// #64
  41f64c:	add	x2, x2, #0xb7e
  41f650:	cbz	x3, 41f674 <ferror@plt+0x1bdd4>
  41f654:	bl	403160 <snprintf@plt>
  41f658:	add	x8, sp, #0x58
  41f65c:	add	x8, x8, w0, sxtw
  41f660:	mov	w9, #0x40                  	// #64
  41f664:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41f668:	sub	w1, w9, w0
  41f66c:	mov	x0, x8
  41f670:	add	x2, x2, #0x1eb
  41f674:	mov	x3, x25
  41f678:	bl	403160 <snprintf@plt>
  41f67c:	mov	x25, x28
  41f680:	mov	x28, x27
  41f684:	ldr	x27, [sp, #72]
  41f688:	add	x2, sp, #0x58
  41f68c:	mov	x0, x20
  41f690:	mov	w1, w26
  41f694:	bl	4037a0 <printf@plt>
  41f698:	cmp	x24, x21
  41f69c:	b.cs	41f7c0 <ferror@plt+0x1bf20>  // b.hs, b.nlast
  41f6a0:	ldr	w8, [sp, #68]
  41f6a4:	cbz	w8, 41f718 <ferror@plt+0x1be78>
  41f6a8:	add	x20, x24, #0x4
  41f6ac:	cmp	x20, x21
  41f6b0:	b.cs	41f6bc <ferror@plt+0x1be1c>  // b.hs, b.nlast
  41f6b4:	mov	w1, #0x4                   	// #4
  41f6b8:	b	41f6cc <ferror@plt+0x1be2c>
  41f6bc:	sub	w1, w21, w24
  41f6c0:	sub	w8, w1, #0x1
  41f6c4:	cmp	w8, #0x7
  41f6c8:	b.hi	41f550 <ferror@plt+0x1bcb0>  // b.pmore
  41f6cc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41f6d0:	ldr	x8, [x8, #648]
  41f6d4:	mov	x0, x24
  41f6d8:	blr	x8
  41f6dc:	mov	x1, x0
  41f6e0:	cbz	w1, 41f550 <ferror@plt+0x1bcb0>
  41f6e4:	mov	x0, x28
  41f6e8:	bl	4037a0 <printf@plt>
  41f6ec:	cmp	x20, x21
  41f6f0:	mov	x24, x20
  41f6f4:	b.cc	41f6a8 <ferror@plt+0x1be08>  // b.lo, b.ul, b.last
  41f6f8:	b	41f7c0 <ferror@plt+0x1bf20>
  41f6fc:	ldur	x9, [x19, #92]
  41f700:	add	w10, w8, #0x1
  41f704:	str	w10, [x19]
  41f708:	str	w0, [x9, x8, lsl #2]
  41f70c:	cmp	x20, x21
  41f710:	mov	x24, x20
  41f714:	b.cs	41f7c0 <ferror@plt+0x1bf20>  // b.hs, b.nlast
  41f718:	add	x20, x24, #0x4
  41f71c:	cmp	x20, x21
  41f720:	b.cs	41f72c <ferror@plt+0x1be8c>  // b.hs, b.nlast
  41f724:	mov	w1, #0x4                   	// #4
  41f728:	b	41f73c <ferror@plt+0x1be9c>
  41f72c:	sub	w1, w21, w24
  41f730:	sub	w8, w1, #0x1
  41f734:	cmp	w8, #0x7
  41f738:	b.hi	41f550 <ferror@plt+0x1bcb0>  // b.pmore
  41f73c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41f740:	ldr	x8, [x8, #648]
  41f744:	mov	x0, x24
  41f748:	blr	x8
  41f74c:	cbz	w0, 41f550 <ferror@plt+0x1bcb0>
  41f750:	ldr	w8, [x19]
  41f754:	ldr	w9, [x19, #24]
  41f758:	cmp	w8, w9
  41f75c:	b.cc	41f6fc <ferror@plt+0x1be5c>  // b.lo, b.ul, b.last
  41f760:	mov	w2, #0x5                   	// #5
  41f764:	mov	x0, xzr
  41f768:	mov	x1, x25
  41f76c:	bl	403700 <dcgettext@plt>
  41f770:	bl	4400a0 <error@@Base>
  41f774:	cmp	x20, x21
  41f778:	mov	x24, x20
  41f77c:	b.cc	41f718 <ferror@plt+0x1be78>  // b.lo, b.ul, b.last
  41f780:	b	41f7c0 <ferror@plt+0x1bf20>
  41f784:	ldr	w8, [x19]
  41f788:	ldr	w9, [x19, #24]
  41f78c:	cmp	w8, w9
  41f790:	b.cs	41f7a8 <ferror@plt+0x1bf08>  // b.hs, b.nlast
  41f794:	ldur	x9, [x19, #92]
  41f798:	add	w10, w8, #0x1
  41f79c:	str	w10, [x19]
  41f7a0:	str	wzr, [x9, x8, lsl #2]
  41f7a4:	b	41f568 <ferror@plt+0x1bcc8>
  41f7a8:	mov	w2, #0x5                   	// #5
  41f7ac:	mov	x0, xzr
  41f7b0:	mov	x1, x25
  41f7b4:	bl	403700 <dcgettext@plt>
  41f7b8:	bl	4400a0 <error@@Base>
  41f7bc:	b	41f568 <ferror@plt+0x1bcc8>
  41f7c0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f7c4:	add	x1, x1, #0x79b
  41f7c8:	b	41f084 <ferror@plt+0x1b7e4>
  41f7cc:	ldr	w8, [sp, #68]
  41f7d0:	cbnz	w8, 41ff1c <ferror@plt+0x1c67c>
  41f7d4:	b	41ff2c <ferror@plt+0x1c68c>
  41f7d8:	ldr	x8, [sp, #56]
  41f7dc:	adrp	x23, 46b000 <_bfd_std_section+0x2118>
  41f7e0:	add	x23, x23, #0x51c
  41f7e4:	mov	w1, #0x88                  	// #136
  41f7e8:	mov	x0, x24
  41f7ec:	str	w8, [x23]
  41f7f0:	bl	403840 <xcalloc@plt>
  41f7f4:	str	x0, [sp, #72]
  41f7f8:	stur	x0, [x23, #108]
  41f7fc:	ldr	w25, [sp, #36]
  41f800:	ldr	x8, [sp, #48]
  41f804:	lsl	w9, w25, #2
  41f808:	str	w9, [sp, #32]
  41f80c:	cbz	w8, 41faf8 <ferror@plt+0x1c258>
  41f810:	mov	w27, wzr
  41f814:	mov	x26, x22
  41f818:	mov	x24, x20
  41f81c:	b	41f834 <ferror@plt+0x1bf94>
  41f820:	ldp	x26, x8, [sp, #40]
  41f824:	add	w27, w27, #0x1
  41f828:	mov	x24, x23
  41f82c:	cmp	w27, w8
  41f830:	b.eq	41faf8 <ferror@plt+0x1c258>  // b.none
  41f834:	add	x23, x24, #0x8
  41f838:	cmp	x23, x21
  41f83c:	b.ls	41f870 <ferror@plt+0x1bfd0>  // b.plast
  41f840:	stp	xzr, xzr, [x29, #-24]
  41f844:	add	x8, x26, #0x4
  41f848:	cmp	x8, x21
  41f84c:	str	x8, [sp, #40]
  41f850:	b.cc	41f890 <ferror@plt+0x1bff0>  // b.lo, b.ul, b.last
  41f854:	cmp	x26, x21
  41f858:	b.cs	41f820 <ferror@plt+0x1bf80>  // b.hs, b.nlast
  41f85c:	sub	w1, w21, w26
  41f860:	sub	w8, w1, #0x1
  41f864:	cmp	w8, #0x7
  41f868:	b.hi	41f820 <ferror@plt+0x1bf80>  // b.pmore
  41f86c:	b	41f894 <ferror@plt+0x1bff4>
  41f870:	sub	x1, x29, #0x10
  41f874:	sub	x2, x29, #0x18
  41f878:	mov	x0, x24
  41f87c:	bl	440648 <warn@@Base+0x4e4>
  41f880:	add	x8, x26, #0x4
  41f884:	cmp	x8, x21
  41f888:	str	x8, [sp, #40]
  41f88c:	b.cs	41f854 <ferror@plt+0x1bfb4>  // b.hs, b.nlast
  41f890:	mov	w1, #0x4                   	// #4
  41f894:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41f898:	ldr	x8, [x8, #648]
  41f89c:	mov	x0, x26
  41f8a0:	blr	x8
  41f8a4:	mov	x26, x0
  41f8a8:	cbz	w26, 41f820 <ferror@plt+0x1bf80>
  41f8ac:	ldr	x8, [sp, #56]
  41f8b0:	cmp	w8, w26
  41f8b4:	b.cc	41ff34 <ferror@plt+0x1c694>  // b.lo, b.ul, b.last
  41f8b8:	cbnz	w28, 41f8dc <ferror@plt+0x1c03c>
  41f8bc:	cmp	x23, x21
  41f8c0:	b.cs	41ff78 <ferror@plt+0x1c6d8>  // b.hs, b.nlast
  41f8c4:	sub	w9, w26, #0x1
  41f8c8:	mov	w10, #0x88                  	// #136
  41f8cc:	ldr	x8, [x24]
  41f8d0:	umull	x9, w9, w10
  41f8d4:	ldr	x10, [sp, #72]
  41f8d8:	str	x8, [x10, x9]
  41f8dc:	ldr	w8, [sp, #32]
  41f8e0:	ldr	x9, [sp, #8]
  41f8e4:	str	x23, [sp, #24]
  41f8e8:	sub	w23, w26, #0x1
  41f8ec:	mul	w8, w8, w23
  41f8f0:	add	x28, x9, x8
  41f8f4:	cmp	x28, x21
  41f8f8:	b.hi	41ff54 <ferror@plt+0x1c6b4>  // b.pmore
  41f8fc:	ldr	w8, [sp, #68]
  41f900:	cbz	w8, 41f96c <ferror@plt+0x1c0cc>
  41f904:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f908:	mov	w2, #0x5                   	// #5
  41f90c:	mov	x0, xzr
  41f910:	add	x1, x1, #0x8c8
  41f914:	bl	403700 <dcgettext@plt>
  41f918:	ldp	x26, x3, [x29, #-24]
  41f91c:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41f920:	mov	x24, x0
  41f924:	add	x0, sp, #0x58
  41f928:	mov	w1, #0x40                  	// #64
  41f92c:	add	x2, x2, #0xb7e
  41f930:	cbz	x3, 41f954 <ferror@plt+0x1c0b4>
  41f934:	bl	403160 <snprintf@plt>
  41f938:	add	x8, sp, #0x58
  41f93c:	add	x8, x8, w0, sxtw
  41f940:	mov	w9, #0x40                  	// #64
  41f944:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41f948:	sub	w1, w9, w0
  41f94c:	mov	x0, x8
  41f950:	add	x2, x2, #0x1eb
  41f954:	mov	x3, x26
  41f958:	bl	403160 <snprintf@plt>
  41f95c:	add	x2, sp, #0x58
  41f960:	mov	x0, x24
  41f964:	mov	w1, w27
  41f968:	bl	4037a0 <printf@plt>
  41f96c:	cbz	w25, 41fad4 <ferror@plt+0x1c234>
  41f970:	ldr	w8, [sp, #68]
  41f974:	cbz	w8, 41f9e4 <ferror@plt+0x1c144>
  41f978:	mov	x23, xzr
  41f97c:	b	41f99c <ferror@plt+0x1c0fc>
  41f980:	mov	w1, wzr
  41f984:	adrp	x0, 44a000 <warn@@Base+0x9e9c>
  41f988:	add	x0, x0, #0x8d5
  41f98c:	bl	4037a0 <printf@plt>
  41f990:	add	x23, x23, #0x4
  41f994:	cmp	x19, x23
  41f998:	b.eq	41fad4 <ferror@plt+0x1c234>  // b.none
  41f99c:	and	x8, x23, #0xfffffffc
  41f9a0:	add	x0, x28, x8
  41f9a4:	add	x8, x0, #0x4
  41f9a8:	cmp	x8, x21
  41f9ac:	b.cs	41f9b8 <ferror@plt+0x1c118>  // b.hs, b.nlast
  41f9b0:	mov	w1, #0x4                   	// #4
  41f9b4:	b	41f9d0 <ferror@plt+0x1c130>
  41f9b8:	cmp	x0, x21
  41f9bc:	b.cs	41f980 <ferror@plt+0x1c0e0>  // b.hs, b.nlast
  41f9c0:	sub	w1, w21, w0
  41f9c4:	sub	w8, w1, #0x1
  41f9c8:	cmp	w8, #0x7
  41f9cc:	b.hi	41f980 <ferror@plt+0x1c0e0>  // b.pmore
  41f9d0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41f9d4:	ldr	x8, [x8, #648]
  41f9d8:	blr	x8
  41f9dc:	mov	x1, x0
  41f9e0:	b	41f984 <ferror@plt+0x1c0e4>
  41f9e4:	mov	x25, xzr
  41f9e8:	mov	w23, w23
  41f9ec:	b	41fa18 <ferror@plt+0x1c178>
  41f9f0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41f9f4:	mov	w2, #0x5                   	// #5
  41f9f8:	mov	x0, xzr
  41f9fc:	add	x1, x1, #0x8da
  41fa00:	bl	403700 <dcgettext@plt>
  41fa04:	mov	w1, w26
  41fa08:	bl	440164 <warn@@Base>
  41fa0c:	add	x25, x25, #0x4
  41fa10:	cmp	x19, x25
  41fa14:	b.eq	41fad4 <ferror@plt+0x1c234>  // b.none
  41fa18:	and	x26, x25, #0xfffffffc
  41fa1c:	add	x0, x28, x26
  41fa20:	add	x8, x0, #0x4
  41fa24:	cmp	x8, x21
  41fa28:	b.cs	41fa44 <ferror@plt+0x1c1a4>  // b.hs, b.nlast
  41fa2c:	mov	w1, #0x4                   	// #4
  41fa30:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41fa34:	ldr	x8, [x8, #648]
  41fa38:	blr	x8
  41fa3c:	mov	x24, x0
  41fa40:	b	41fa60 <ferror@plt+0x1c1c0>
  41fa44:	cmp	x0, x21
  41fa48:	b.cs	41fa5c <ferror@plt+0x1c1bc>  // b.hs, b.nlast
  41fa4c:	sub	w1, w21, w0
  41fa50:	sub	w8, w1, #0x1
  41fa54:	cmp	w8, #0x7
  41fa58:	b.ls	41fa30 <ferror@plt+0x1c190>  // b.plast
  41fa5c:	mov	x24, xzr
  41fa60:	ldr	x8, [sp, #80]
  41fa64:	add	x0, x8, x26
  41fa68:	add	x8, x0, #0x4
  41fa6c:	cmp	x8, x21
  41fa70:	b.cs	41fa94 <ferror@plt+0x1c1f4>  // b.hs, b.nlast
  41fa74:	mov	w1, #0x4                   	// #4
  41fa78:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41fa7c:	ldr	x8, [x8, #648]
  41fa80:	blr	x8
  41fa84:	mov	x26, x0
  41fa88:	cmp	w26, #0x8
  41fa8c:	b.cc	41fab0 <ferror@plt+0x1c210>  // b.lo, b.ul, b.last
  41fa90:	b	41f9f0 <ferror@plt+0x1c150>
  41fa94:	cmp	x0, x21
  41fa98:	b.cs	41faac <ferror@plt+0x1c20c>  // b.hs, b.nlast
  41fa9c:	sub	w1, w21, w0
  41faa0:	sub	w8, w1, #0x1
  41faa4:	cmp	w8, #0x7
  41faa8:	b.ls	41fa78 <ferror@plt+0x1c1d8>  // b.plast
  41faac:	mov	x26, xzr
  41fab0:	ldr	x9, [sp, #72]
  41fab4:	mov	w10, #0x88                  	// #136
  41fab8:	and	x8, x24, #0xffffffff
  41fabc:	madd	x9, x23, x10, x9
  41fac0:	add	x9, x9, w26, uxtw #3
  41fac4:	str	x8, [x9, #8]
  41fac8:	add	x25, x25, #0x4
  41facc:	cmp	x19, x25
  41fad0:	b.ne	41fa18 <ferror@plt+0x1c178>  // b.any
  41fad4:	ldr	w28, [sp, #68]
  41fad8:	ldr	w25, [sp, #36]
  41fadc:	ldr	x23, [sp, #24]
  41fae0:	cbz	w28, 41f820 <ferror@plt+0x1bf80>
  41fae4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41fae8:	ldr	x1, [x8, #3808]
  41faec:	mov	w0, #0xa                   	// #10
  41faf0:	bl	4030b0 <putc@plt>
  41faf4:	b	41f820 <ferror@plt+0x1bf80>
  41faf8:	cbz	w28, 41fb5c <ferror@plt+0x1c2bc>
  41fafc:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41fb00:	ldr	x1, [x8, #3808]
  41fb04:	mov	w0, #0xa                   	// #10
  41fb08:	bl	4030b0 <putc@plt>
  41fb0c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41fb10:	add	x1, x1, #0x906
  41fb14:	mov	w2, #0x5                   	// #5
  41fb18:	mov	x0, xzr
  41fb1c:	bl	403700 <dcgettext@plt>
  41fb20:	bl	4037a0 <printf@plt>
  41fb24:	ldr	w8, [sp, #4]
  41fb28:	adrp	x9, 453000 <warn@@Base+0x12e9c>
  41fb2c:	add	x9, x9, #0xf64
  41fb30:	mov	w2, #0x5                   	// #5
  41fb34:	cmp	w8, #0x0
  41fb38:	adrp	x8, 454000 <warn@@Base+0x13e9c>
  41fb3c:	add	x8, x8, #0x75d
  41fb40:	csel	x1, x9, x8, eq  // eq = none
  41fb44:	mov	x0, xzr
  41fb48:	bl	403700 <dcgettext@plt>
  41fb4c:	mov	x1, x0
  41fb50:	adrp	x0, 44a000 <warn@@Base+0x9e9c>
  41fb54:	add	x0, x0, #0x801
  41fb58:	bl	4037a0 <printf@plt>
  41fb5c:	cbz	w25, 41fc64 <ferror@plt+0x1c3c4>
  41fb60:	mov	x23, xzr
  41fb64:	cbz	w28, 41fc30 <ferror@plt+0x1c390>
  41fb68:	adrp	x27, 449000 <warn@@Base+0x8e9c>
  41fb6c:	adrp	x24, 44a000 <warn@@Base+0x9e9c>
  41fb70:	adrp	x25, 46b000 <_bfd_std_section+0x2118>
  41fb74:	adrp	x26, 44d000 <warn@@Base+0xce9c>
  41fb78:	add	x27, x27, #0x3e0
  41fb7c:	add	x24, x24, #0x811
  41fb80:	add	x25, x25, #0x5cf
  41fb84:	add	x26, x26, #0xb33
  41fb88:	b	41fbb8 <ferror@plt+0x1c318>
  41fb8c:	mov	w3, wzr
  41fb90:	mov	w1, #0x10                  	// #16
  41fb94:	mov	x0, x25
  41fb98:	mov	x2, x26
  41fb9c:	bl	403160 <snprintf@plt>
  41fba0:	mov	x1, x25
  41fba4:	mov	x0, x24
  41fba8:	bl	4037a0 <printf@plt>
  41fbac:	add	x23, x23, #0x4
  41fbb0:	cmp	x19, x23
  41fbb4:	b.eq	41fc64 <ferror@plt+0x1c3c4>  // b.none
  41fbb8:	ldr	x9, [sp, #80]
  41fbbc:	and	x8, x23, #0xfffffffc
  41fbc0:	add	x0, x9, x8
  41fbc4:	add	x8, x0, #0x4
  41fbc8:	cmp	x8, x21
  41fbcc:	b.cs	41fbd8 <ferror@plt+0x1c338>  // b.hs, b.nlast
  41fbd0:	mov	w1, #0x4                   	// #4
  41fbd4:	b	41fbf0 <ferror@plt+0x1c350>
  41fbd8:	cmp	x0, x21
  41fbdc:	b.cs	41fb8c <ferror@plt+0x1c2ec>  // b.hs, b.nlast
  41fbe0:	sub	w1, w21, w0
  41fbe4:	sub	w8, w1, #0x1
  41fbe8:	cmp	w8, #0x7
  41fbec:	b.hi	41fb8c <ferror@plt+0x1c2ec>  // b.pmore
  41fbf0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41fbf4:	ldr	x8, [x8, #648]
  41fbf8:	blr	x8
  41fbfc:	mov	x3, x0
  41fc00:	sub	w8, w3, #0x1
  41fc04:	cmp	w8, #0x8
  41fc08:	b.cs	41fb90 <ferror@plt+0x1c2f0>  // b.hs, b.nlast
  41fc0c:	ldr	x1, [x27, w8, sxtw #3]
  41fc10:	b	41fba4 <ferror@plt+0x1c304>
  41fc14:	mov	w1, #0x4                   	// #4
  41fc18:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41fc1c:	ldr	x8, [x8, #648]
  41fc20:	blr	x8
  41fc24:	add	x23, x23, #0x4
  41fc28:	cmp	x19, x23
  41fc2c:	b.eq	41fc64 <ferror@plt+0x1c3c4>  // b.none
  41fc30:	ldr	x9, [sp, #80]
  41fc34:	and	x8, x23, #0xfffffffc
  41fc38:	add	x0, x9, x8
  41fc3c:	add	x8, x0, #0x4
  41fc40:	cmp	x8, x21
  41fc44:	b.cc	41fc14 <ferror@plt+0x1c374>  // b.lo, b.ul, b.last
  41fc48:	cmp	x0, x21
  41fc4c:	b.cs	41fc24 <ferror@plt+0x1c384>  // b.hs, b.nlast
  41fc50:	sub	w1, w21, w0
  41fc54:	sub	w8, w1, #0x1
  41fc58:	cmp	w8, #0x7
  41fc5c:	b.ls	41fc18 <ferror@plt+0x1c378>  // b.plast
  41fc60:	b	41fc24 <ferror@plt+0x1c384>
  41fc64:	cbz	w28, 41fc78 <ferror@plt+0x1c3d8>
  41fc68:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41fc6c:	ldr	x1, [x8, #3808]
  41fc70:	mov	w0, #0xa                   	// #10
  41fc74:	bl	4030b0 <putc@plt>
  41fc78:	ldr	x24, [sp, #48]
  41fc7c:	cbz	w24, 41ff18 <ferror@plt+0x1c678>
  41fc80:	mov	w25, wzr
  41fc84:	b	41fc9c <ferror@plt+0x1c3fc>
  41fc88:	add	w25, w25, #0x1
  41fc8c:	cmp	w25, w24
  41fc90:	mov	x22, x26
  41fc94:	mov	x20, x23
  41fc98:	b.eq	41ff18 <ferror@plt+0x1c678>  // b.none
  41fc9c:	add	x23, x20, #0x8
  41fca0:	cmp	x23, x21
  41fca4:	b.ls	41fcd4 <ferror@plt+0x1c434>  // b.plast
  41fca8:	stp	xzr, xzr, [x29, #-24]
  41fcac:	add	x26, x22, #0x4
  41fcb0:	cmp	x26, x21
  41fcb4:	b.cc	41fcf0 <ferror@plt+0x1c450>  // b.lo, b.ul, b.last
  41fcb8:	cmp	x22, x21
  41fcbc:	b.cs	41fc88 <ferror@plt+0x1c3e8>  // b.hs, b.nlast
  41fcc0:	sub	w1, w21, w22
  41fcc4:	sub	w8, w1, #0x1
  41fcc8:	cmp	w8, #0x7
  41fccc:	b.hi	41fc88 <ferror@plt+0x1c3e8>  // b.pmore
  41fcd0:	b	41fcf4 <ferror@plt+0x1c454>
  41fcd4:	sub	x1, x29, #0x10
  41fcd8:	sub	x2, x29, #0x18
  41fcdc:	mov	x0, x20
  41fce0:	bl	440648 <warn@@Base+0x4e4>
  41fce4:	add	x26, x22, #0x4
  41fce8:	cmp	x26, x21
  41fcec:	b.cs	41fcb8 <ferror@plt+0x1c418>  // b.hs, b.nlast
  41fcf0:	mov	w1, #0x4                   	// #4
  41fcf4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41fcf8:	ldr	x8, [x8, #648]
  41fcfc:	mov	x0, x22
  41fd00:	blr	x8
  41fd04:	mov	x20, x0
  41fd08:	cbz	w20, 41fc88 <ferror@plt+0x1c3e8>
  41fd0c:	cbz	w28, 41fd78 <ferror@plt+0x1c4d8>
  41fd10:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41fd14:	mov	w2, #0x5                   	// #5
  41fd18:	mov	x0, xzr
  41fd1c:	add	x1, x1, #0x8c8
  41fd20:	bl	403700 <dcgettext@plt>
  41fd24:	ldp	x24, x3, [x29, #-24]
  41fd28:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41fd2c:	mov	x22, x0
  41fd30:	add	x0, sp, #0x58
  41fd34:	mov	w1, #0x40                  	// #64
  41fd38:	add	x2, x2, #0xb7e
  41fd3c:	cbz	x3, 41fd60 <ferror@plt+0x1c4c0>
  41fd40:	bl	403160 <snprintf@plt>
  41fd44:	add	x8, sp, #0x58
  41fd48:	add	x8, x8, w0, sxtw
  41fd4c:	mov	w9, #0x40                  	// #64
  41fd50:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  41fd54:	sub	w1, w9, w0
  41fd58:	mov	x0, x8
  41fd5c:	add	x2, x2, #0x1eb
  41fd60:	mov	x3, x24
  41fd64:	bl	403160 <snprintf@plt>
  41fd68:	add	x2, sp, #0x58
  41fd6c:	mov	x0, x22
  41fd70:	mov	w1, w25
  41fd74:	bl	4037a0 <printf@plt>
  41fd78:	ldr	w8, [sp, #36]
  41fd7c:	cbz	w8, 41fef8 <ferror@plt+0x1c658>
  41fd80:	ldr	w9, [sp, #32]
  41fd84:	ldr	x10, [sp, #16]
  41fd88:	sub	w8, w20, #0x1
  41fd8c:	mul	w9, w9, w8
  41fd90:	add	x24, x10, x9
  41fd94:	ldr	w9, [sp, #68]
  41fd98:	cbz	w9, 41fe08 <ferror@plt+0x1c568>
  41fd9c:	mov	x20, xzr
  41fda0:	b	41fdc0 <ferror@plt+0x1c520>
  41fda4:	mov	w1, wzr
  41fda8:	adrp	x0, 44a000 <warn@@Base+0x9e9c>
  41fdac:	add	x0, x0, #0x8d5
  41fdb0:	bl	4037a0 <printf@plt>
  41fdb4:	add	x20, x20, #0x4
  41fdb8:	cmp	x19, x20
  41fdbc:	b.eq	41fef8 <ferror@plt+0x1c658>  // b.none
  41fdc0:	and	x8, x20, #0xfffffffc
  41fdc4:	add	x0, x24, x8
  41fdc8:	add	x8, x0, #0x4
  41fdcc:	cmp	x8, x21
  41fdd0:	b.cs	41fddc <ferror@plt+0x1c53c>  // b.hs, b.nlast
  41fdd4:	mov	w1, #0x4                   	// #4
  41fdd8:	b	41fdf4 <ferror@plt+0x1c554>
  41fddc:	cmp	x0, x21
  41fde0:	b.cs	41fda4 <ferror@plt+0x1c504>  // b.hs, b.nlast
  41fde4:	sub	w1, w21, w0
  41fde8:	sub	w8, w1, #0x1
  41fdec:	cmp	w8, #0x7
  41fdf0:	b.hi	41fda4 <ferror@plt+0x1c504>  // b.pmore
  41fdf4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41fdf8:	ldr	x8, [x8, #648]
  41fdfc:	blr	x8
  41fe00:	mov	x1, x0
  41fe04:	b	41fda8 <ferror@plt+0x1c508>
  41fe08:	mov	x27, xzr
  41fe0c:	mov	w28, w8
  41fe10:	b	41fe3c <ferror@plt+0x1c59c>
  41fe14:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41fe18:	mov	w2, #0x5                   	// #5
  41fe1c:	mov	x0, xzr
  41fe20:	add	x1, x1, #0x8da
  41fe24:	bl	403700 <dcgettext@plt>
  41fe28:	mov	w1, w22
  41fe2c:	bl	440164 <warn@@Base>
  41fe30:	add	x27, x27, #0x4
  41fe34:	cmp	x19, x27
  41fe38:	b.eq	41fef8 <ferror@plt+0x1c658>  // b.none
  41fe3c:	and	x22, x27, #0xfffffffc
  41fe40:	add	x0, x24, x22
  41fe44:	add	x8, x0, #0x4
  41fe48:	cmp	x8, x21
  41fe4c:	b.cs	41fe68 <ferror@plt+0x1c5c8>  // b.hs, b.nlast
  41fe50:	mov	w1, #0x4                   	// #4
  41fe54:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41fe58:	ldr	x8, [x8, #648]
  41fe5c:	blr	x8
  41fe60:	mov	x20, x0
  41fe64:	b	41fe84 <ferror@plt+0x1c5e4>
  41fe68:	cmp	x0, x21
  41fe6c:	b.cs	41fe80 <ferror@plt+0x1c5e0>  // b.hs, b.nlast
  41fe70:	sub	w1, w21, w0
  41fe74:	sub	w8, w1, #0x1
  41fe78:	cmp	w8, #0x7
  41fe7c:	b.ls	41fe54 <ferror@plt+0x1c5b4>  // b.plast
  41fe80:	mov	x20, xzr
  41fe84:	ldr	x8, [sp, #80]
  41fe88:	add	x0, x8, x22
  41fe8c:	add	x8, x0, #0x4
  41fe90:	cmp	x8, x21
  41fe94:	b.cs	41feb8 <ferror@plt+0x1c618>  // b.hs, b.nlast
  41fe98:	mov	w1, #0x4                   	// #4
  41fe9c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  41fea0:	ldr	x8, [x8, #648]
  41fea4:	blr	x8
  41fea8:	mov	x22, x0
  41feac:	cmp	w22, #0x8
  41feb0:	b.cc	41fed4 <ferror@plt+0x1c634>  // b.lo, b.ul, b.last
  41feb4:	b	41fe14 <ferror@plt+0x1c574>
  41feb8:	cmp	x0, x21
  41febc:	b.cs	41fed0 <ferror@plt+0x1c630>  // b.hs, b.nlast
  41fec0:	sub	w1, w21, w0
  41fec4:	sub	w8, w1, #0x1
  41fec8:	cmp	w8, #0x7
  41fecc:	b.ls	41fe9c <ferror@plt+0x1c5fc>  // b.plast
  41fed0:	mov	x22, xzr
  41fed4:	ldr	x9, [sp, #72]
  41fed8:	mov	w10, #0x88                  	// #136
  41fedc:	and	x8, x20, #0xffffffff
  41fee0:	madd	x9, x28, x10, x9
  41fee4:	add	x9, x9, w22, uxtw #3
  41fee8:	str	x8, [x9, #72]
  41feec:	add	x27, x27, #0x4
  41fef0:	cmp	x19, x27
  41fef4:	b.ne	41fe3c <ferror@plt+0x1c59c>  // b.any
  41fef8:	ldr	w28, [sp, #68]
  41fefc:	ldr	x24, [sp, #48]
  41ff00:	cbz	w28, 41fc88 <ferror@plt+0x1c3e8>
  41ff04:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41ff08:	ldr	x1, [x8, #3808]
  41ff0c:	mov	w0, #0xa                   	// #10
  41ff10:	bl	4030b0 <putc@plt>
  41ff14:	b	41fc88 <ferror@plt+0x1c3e8>
  41ff18:	cbz	w28, 41ff2c <ferror@plt+0x1c68c>
  41ff1c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  41ff20:	ldr	x1, [x8, #3808]
  41ff24:	mov	w0, #0xa                   	// #10
  41ff28:	bl	4030b0 <putc@plt>
  41ff2c:	mov	w0, #0x1                   	// #1
  41ff30:	b	41f09c <ferror@plt+0x1b7fc>
  41ff34:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41ff38:	add	x1, x1, #0x816
  41ff3c:	mov	w2, #0x5                   	// #5
  41ff40:	mov	x0, xzr
  41ff44:	bl	403700 <dcgettext@plt>
  41ff48:	ldr	x2, [sp, #56]
  41ff4c:	mov	w1, w26
  41ff50:	b	41ff70 <ferror@plt+0x1c6d0>
  41ff54:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41ff58:	add	x1, x1, #0x888
  41ff5c:	mov	w2, #0x5                   	// #5
  41ff60:	mov	x0, xzr
  41ff64:	bl	403700 <dcgettext@plt>
  41ff68:	mov	w1, w26
  41ff6c:	mov	w2, w25
  41ff70:	bl	440164 <warn@@Base>
  41ff74:	b	41f098 <ferror@plt+0x1b7f8>
  41ff78:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  41ff7c:	add	x1, x1, #0x851
  41ff80:	mov	w2, #0x5                   	// #5
  41ff84:	mov	x0, xzr
  41ff88:	bl	403700 <dcgettext@plt>
  41ff8c:	mov	x1, x24
  41ff90:	b	41f094 <ferror@plt+0x1b7f4>
  41ff94:	stp	x29, x30, [sp, #-96]!
  41ff98:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  41ff9c:	ldr	x8, [x8, #1432]
  41ffa0:	stp	x28, x27, [sp, #16]
  41ffa4:	stp	x26, x25, [sp, #32]
  41ffa8:	stp	x24, x23, [sp, #48]
  41ffac:	stp	x22, x21, [sp, #64]
  41ffb0:	stp	x20, x19, [sp, #80]
  41ffb4:	mov	x29, sp
  41ffb8:	cbnz	x8, 4203dc <ferror@plt+0x1cb3c>
  41ffbc:	mov	x19, x1
  41ffc0:	mov	x20, x0
  41ffc4:	cmp	x0, x1
  41ffc8:	b.cs	4203c4 <ferror@plt+0x1cb24>  // b.hs, b.nlast
  41ffcc:	adrp	x21, 44b000 <warn@@Base+0xae9c>
  41ffd0:	adrp	x22, 44b000 <warn@@Base+0xae9c>
  41ffd4:	adrp	x26, 46b000 <_bfd_std_section+0x2118>
  41ffd8:	add	x21, x21, #0xc9
  41ffdc:	add	x22, x22, #0xda
  41ffe0:	mov	x23, #0xffffffffffffffff    	// #-1
  41ffe4:	adrp	x25, 46b000 <_bfd_std_section+0x2118>
  41ffe8:	add	x26, x26, #0x598
  41ffec:	mov	x9, xzr
  41fff0:	mov	x27, xzr
  41fff4:	mov	w10, wzr
  41fff8:	mov	w8, #0x1                   	// #1
  41fffc:	b	420014 <ferror@plt+0x1c774>
  420000:	orr	w13, w8, #0x2
  420004:	cmp	w12, #0x0
  420008:	csel	w8, w8, w13, eq  // eq = none
  42000c:	add	x9, x9, #0x1
  420010:	tbz	w11, #7, 420058 <ferror@plt+0x1c7b8>
  420014:	add	x11, x20, x9
  420018:	cmp	x11, x19
  42001c:	b.cs	42005c <ferror@plt+0x1c7bc>  // b.hs, b.nlast
  420020:	ldrb	w11, [x11]
  420024:	cmp	w10, #0x3f
  420028:	and	x12, x11, #0x7f
  42002c:	b.hi	420000 <ferror@plt+0x1c760>  // b.pmore
  420030:	mov	w13, w10
  420034:	lsl	x15, x12, x13
  420038:	orr	x27, x15, x27
  42003c:	lsr	x13, x27, x13
  420040:	orr	w14, w8, #0x2
  420044:	cmp	x13, x12
  420048:	csel	w8, w8, w14, eq  // eq = none
  42004c:	add	w10, w10, #0x7
  420050:	add	x9, x9, #0x1
  420054:	tbnz	w11, #7, 420014 <ferror@plt+0x1c774>
  420058:	and	w8, w8, #0xfffffffe
  42005c:	add	x20, x20, w9, uxtw
  420060:	mov	x1, x21
  420064:	tbnz	w8, #0, 420070 <ferror@plt+0x1c7d0>
  420068:	mov	x1, x22
  42006c:	tbz	w8, #1, 420080 <ferror@plt+0x1c7e0>
  420070:	mov	w2, #0x5                   	// #5
  420074:	mov	x0, xzr
  420078:	bl	403700 <dcgettext@plt>
  42007c:	bl	4400a0 <error@@Base>
  420080:	cmp	x20, x19
  420084:	b.eq	4203dc <ferror@plt+0x1cb3c>  // b.none
  420088:	cbz	x27, 4203e0 <ferror@plt+0x1cb40>
  42008c:	mov	x9, xzr
  420090:	mov	x28, xzr
  420094:	mov	w10, wzr
  420098:	mov	w8, #0x1                   	// #1
  42009c:	b	4200b4 <ferror@plt+0x1c814>
  4200a0:	orr	w13, w8, #0x2
  4200a4:	cmp	w12, #0x0
  4200a8:	csel	w8, w8, w13, eq  // eq = none
  4200ac:	add	x9, x9, #0x1
  4200b0:	tbz	w11, #7, 4200f8 <ferror@plt+0x1c858>
  4200b4:	add	x11, x20, x9
  4200b8:	cmp	x11, x19
  4200bc:	b.cs	4200fc <ferror@plt+0x1c85c>  // b.hs, b.nlast
  4200c0:	ldrb	w11, [x11]
  4200c4:	cmp	w10, #0x3f
  4200c8:	and	x12, x11, #0x7f
  4200cc:	b.hi	4200a0 <ferror@plt+0x1c800>  // b.pmore
  4200d0:	mov	w13, w10
  4200d4:	lsl	x15, x12, x13
  4200d8:	orr	x28, x15, x28
  4200dc:	lsr	x13, x28, x13
  4200e0:	orr	w14, w8, #0x2
  4200e4:	cmp	x13, x12
  4200e8:	csel	w8, w8, w14, eq  // eq = none
  4200ec:	add	w10, w10, #0x7
  4200f0:	add	x9, x9, #0x1
  4200f4:	tbnz	w11, #7, 4200b4 <ferror@plt+0x1c814>
  4200f8:	and	w8, w8, #0xfffffffe
  4200fc:	add	x20, x20, w9, uxtw
  420100:	mov	x1, x21
  420104:	tbnz	w8, #0, 420110 <ferror@plt+0x1c870>
  420108:	mov	x1, x22
  42010c:	tbz	w8, #1, 420120 <ferror@plt+0x1c880>
  420110:	mov	w2, #0x5                   	// #5
  420114:	mov	x0, xzr
  420118:	bl	403700 <dcgettext@plt>
  42011c:	bl	4400a0 <error@@Base>
  420120:	cmp	x20, x19
  420124:	b.eq	4203dc <ferror@plt+0x1cb3c>  // b.none
  420128:	ldrb	w24, [x20], #1
  42012c:	mov	w0, #0x30                  	// #48
  420130:	bl	4031c0 <malloc@plt>
  420134:	cbz	x0, 420160 <ferror@plt+0x1c8c0>
  420138:	ldp	x8, x9, [x26]
  42013c:	stp	x27, x28, [x0]
  420140:	str	w24, [x0, #16]
  420144:	stp	xzr, xzr, [x0, #32]
  420148:	add	x9, x9, #0x28
  42014c:	cmp	x8, #0x0
  420150:	csel	x8, x26, x9, eq  // eq = none
  420154:	str	xzr, [x0, #24]
  420158:	str	x0, [x8]
  42015c:	str	x0, [x26, #8]
  420160:	mov	w24, #0x21                  	// #33
  420164:	b	420174 <ferror@plt+0x1c8d4>
  420168:	str	x0, [x9]
  42016c:	str	x0, [x8, #32]
  420170:	cbz	x27, 4203bc <ferror@plt+0x1cb1c>
  420174:	mov	x9, xzr
  420178:	mov	x27, xzr
  42017c:	mov	w10, wzr
  420180:	mov	w8, #0x1                   	// #1
  420184:	b	42019c <ferror@plt+0x1c8fc>
  420188:	orr	w13, w8, #0x2
  42018c:	cmp	w12, #0x0
  420190:	csel	w8, w8, w13, eq  // eq = none
  420194:	add	x9, x9, #0x1
  420198:	tbz	w11, #7, 4201e0 <ferror@plt+0x1c940>
  42019c:	add	x11, x20, x9
  4201a0:	cmp	x11, x19
  4201a4:	b.cs	4201e4 <ferror@plt+0x1c944>  // b.hs, b.nlast
  4201a8:	ldrb	w11, [x11]
  4201ac:	cmp	w10, #0x3f
  4201b0:	and	x12, x11, #0x7f
  4201b4:	b.hi	420188 <ferror@plt+0x1c8e8>  // b.pmore
  4201b8:	mov	w13, w10
  4201bc:	lsl	x15, x12, x13
  4201c0:	orr	x27, x15, x27
  4201c4:	lsr	x13, x27, x13
  4201c8:	orr	w14, w8, #0x2
  4201cc:	cmp	x13, x12
  4201d0:	csel	w8, w8, w14, eq  // eq = none
  4201d4:	add	w10, w10, #0x7
  4201d8:	add	x9, x9, #0x1
  4201dc:	tbnz	w11, #7, 42019c <ferror@plt+0x1c8fc>
  4201e0:	and	w8, w8, #0xfffffffe
  4201e4:	add	x20, x20, w9, uxtw
  4201e8:	mov	x1, x21
  4201ec:	tbnz	w8, #0, 4201f8 <ferror@plt+0x1c958>
  4201f0:	mov	x1, x22
  4201f4:	tbz	w8, #1, 420208 <ferror@plt+0x1c968>
  4201f8:	mov	w2, #0x5                   	// #5
  4201fc:	mov	x0, xzr
  420200:	bl	403700 <dcgettext@plt>
  420204:	bl	4400a0 <error@@Base>
  420208:	cmp	x20, x19
  42020c:	b.eq	4203c4 <ferror@plt+0x1cb24>  // b.none
  420210:	mov	x9, xzr
  420214:	mov	x28, xzr
  420218:	mov	w10, wzr
  42021c:	mov	w8, #0x1                   	// #1
  420220:	b	420238 <ferror@plt+0x1c998>
  420224:	orr	w13, w8, #0x2
  420228:	cmp	w12, #0x0
  42022c:	csel	w8, w8, w13, eq  // eq = none
  420230:	add	x9, x9, #0x1
  420234:	tbz	w11, #7, 42027c <ferror@plt+0x1c9dc>
  420238:	add	x11, x20, x9
  42023c:	cmp	x11, x19
  420240:	b.cs	420280 <ferror@plt+0x1c9e0>  // b.hs, b.nlast
  420244:	ldrb	w11, [x11]
  420248:	cmp	w10, #0x3f
  42024c:	and	x12, x11, #0x7f
  420250:	b.hi	420224 <ferror@plt+0x1c984>  // b.pmore
  420254:	mov	w13, w10
  420258:	lsl	x15, x12, x13
  42025c:	orr	x28, x15, x28
  420260:	lsr	x13, x28, x13
  420264:	orr	w14, w8, #0x2
  420268:	cmp	x13, x12
  42026c:	csel	w8, w8, w14, eq  // eq = none
  420270:	add	w10, w10, #0x7
  420274:	add	x9, x9, #0x1
  420278:	tbnz	w11, #7, 420238 <ferror@plt+0x1c998>
  42027c:	and	w8, w8, #0xfffffffe
  420280:	add	x20, x20, w9, uxtw
  420284:	mov	x1, x21
  420288:	tbnz	w8, #0, 420294 <ferror@plt+0x1c9f4>
  42028c:	mov	x1, x22
  420290:	tbz	w8, #1, 4202a4 <ferror@plt+0x1ca04>
  420294:	mov	w2, #0x5                   	// #5
  420298:	mov	x0, xzr
  42029c:	bl	403700 <dcgettext@plt>
  4202a0:	bl	4400a0 <error@@Base>
  4202a4:	cmp	x20, x19
  4202a8:	b.eq	4203c4 <ferror@plt+0x1cb24>  // b.none
  4202ac:	cmp	x28, #0x21
  4202b0:	b.ne	42038c <ferror@plt+0x1caec>  // b.any
  4202b4:	mov	x9, xzr
  4202b8:	mov	x28, xzr
  4202bc:	mov	w10, wzr
  4202c0:	mov	w8, #0x1                   	// #1
  4202c4:	b	4202dc <ferror@plt+0x1ca3c>
  4202c8:	orr	w13, w8, #0x2
  4202cc:	cmp	w12, #0x0
  4202d0:	csel	w8, w8, w13, eq  // eq = none
  4202d4:	add	x9, x9, #0x1
  4202d8:	tbz	w11, #7, 420320 <ferror@plt+0x1ca80>
  4202dc:	add	x11, x20, x9
  4202e0:	cmp	x11, x19
  4202e4:	b.cs	420338 <ferror@plt+0x1ca98>  // b.hs, b.nlast
  4202e8:	ldrb	w11, [x11]
  4202ec:	cmp	w10, #0x3f
  4202f0:	and	x12, x11, #0x7f
  4202f4:	b.hi	4202c8 <ferror@plt+0x1ca28>  // b.pmore
  4202f8:	mov	w13, w10
  4202fc:	lsl	x15, x12, x13
  420300:	orr	x28, x15, x28
  420304:	lsr	x13, x28, x13
  420308:	orr	w14, w8, #0x2
  42030c:	cmp	x13, x12
  420310:	csel	w8, w8, w14, eq  // eq = none
  420314:	add	w10, w10, #0x7
  420318:	add	x9, x9, #0x1
  42031c:	tbnz	w11, #7, 4202dc <ferror@plt+0x1ca3c>
  420320:	and	w8, w8, #0xfffffffe
  420324:	tbz	w11, #6, 420338 <ferror@plt+0x1ca98>
  420328:	cmp	w10, #0x40
  42032c:	b.cs	420338 <ferror@plt+0x1ca98>  // b.hs, b.nlast
  420330:	lsl	x10, x23, x10
  420334:	orr	x28, x10, x28
  420338:	add	x20, x20, w9, uxtw
  42033c:	mov	x1, x21
  420340:	tbnz	w8, #0, 42034c <ferror@plt+0x1caac>
  420344:	mov	x1, x22
  420348:	tbz	w8, #1, 42035c <ferror@plt+0x1cabc>
  42034c:	mov	w2, #0x5                   	// #5
  420350:	mov	x0, xzr
  420354:	bl	403700 <dcgettext@plt>
  420358:	bl	4400a0 <error@@Base>
  42035c:	cmp	x20, x19
  420360:	b.eq	4203c4 <ferror@plt+0x1cb24>  // b.none
  420364:	mov	w0, #0x20                  	// #32
  420368:	bl	4031c0 <malloc@plt>
  42036c:	cbz	x0, 420170 <ferror@plt+0x1c8d0>
  420370:	ldr	x8, [x25, #1440]
  420374:	stp	x27, x24, [x0]
  420378:	stp	x28, xzr, [x0, #16]
  42037c:	mov	x9, x8
  420380:	ldr	x10, [x9, #24]!
  420384:	cbnz	x10, 4203b0 <ferror@plt+0x1cb10>
  420388:	b	420168 <ferror@plt+0x1c8c8>
  42038c:	mov	w0, #0x20                  	// #32
  420390:	bl	4031c0 <malloc@plt>
  420394:	cbz	x0, 420170 <ferror@plt+0x1c8d0>
  420398:	ldr	x8, [x25, #1440]
  42039c:	stp	x27, x28, [x0]
  4203a0:	stp	x23, xzr, [x0, #16]
  4203a4:	mov	x9, x8
  4203a8:	ldr	x10, [x9, #24]!
  4203ac:	cbz	x10, 420168 <ferror@plt+0x1c8c8>
  4203b0:	ldr	x9, [x8, #32]
  4203b4:	add	x9, x9, #0x18
  4203b8:	b	420168 <ferror@plt+0x1c8c8>
  4203bc:	cmp	x20, x19
  4203c0:	b.cc	41ffec <ferror@plt+0x1c74c>  // b.lo, b.ul, b.last
  4203c4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4203c8:	add	x1, x1, #0x9e
  4203cc:	mov	w2, #0x5                   	// #5
  4203d0:	mov	x0, xzr
  4203d4:	bl	403700 <dcgettext@plt>
  4203d8:	bl	4400a0 <error@@Base>
  4203dc:	mov	x20, xzr
  4203e0:	mov	x0, x20
  4203e4:	ldp	x20, x19, [sp, #80]
  4203e8:	ldp	x22, x21, [sp, #64]
  4203ec:	ldp	x24, x23, [sp, #48]
  4203f0:	ldp	x26, x25, [sp, #32]
  4203f4:	ldp	x28, x27, [sp, #16]
  4203f8:	ldp	x29, x30, [sp], #96
  4203fc:	ret
  420400:	sub	sp, sp, #0x170
  420404:	stp	x29, x30, [sp, #272]
  420408:	stp	x28, x27, [sp, #288]
  42040c:	add	x29, sp, #0x110
  420410:	mov	x28, x4
  420414:	cmp	x4, x5
  420418:	stp	x26, x25, [sp, #304]
  42041c:	stp	x24, x23, [sp, #320]
  420420:	stp	x22, x21, [sp, #336]
  420424:	stp	x20, x19, [sp, #352]
  420428:	stur	xzr, [x29, #-16]
  42042c:	b.hi	420450 <ferror@plt+0x1cbb0>  // b.pmore
  420430:	mov	x20, x5
  420434:	mov	x26, x2
  420438:	mov	x21, x1
  42043c:	mov	x27, x0
  420440:	cmp	x1, #0x19
  420444:	b.eq	420490 <ferror@plt+0x1cbf0>  // b.none
  420448:	cmp	x28, x20
  42044c:	b.ne	420490 <ferror@plt+0x1cbf0>  // b.any
  420450:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420454:	add	x1, x1, #0x173
  420458:	mov	w2, #0x5                   	// #5
  42045c:	mov	x0, xzr
  420460:	bl	403700 <dcgettext@plt>
  420464:	bl	440164 <warn@@Base>
  420468:	mov	x25, x28
  42046c:	mov	x0, x25
  420470:	ldp	x20, x19, [sp, #352]
  420474:	ldp	x22, x21, [sp, #336]
  420478:	ldp	x24, x23, [sp, #320]
  42047c:	ldp	x26, x25, [sp, #304]
  420480:	ldp	x28, x27, [sp, #288]
  420484:	ldp	x29, x30, [sp, #272]
  420488:	add	sp, sp, #0x170
  42048c:	ret
  420490:	ldr	w8, [x29, #152]
  420494:	ldr	x22, [x29, #128]
  420498:	ldr	x16, [x29, #112]
  42049c:	sub	x23, x21, #0x1
  4204a0:	str	w8, [sp, #108]
  4204a4:	ldrb	w8, [x29, #144]
  4204a8:	mov	x24, xzr
  4204ac:	cmp	x23, #0x1e
  4204b0:	str	x3, [sp, #96]
  4204b4:	str	w8, [sp, #136]
  4204b8:	ldr	x8, [x29, #136]
  4204bc:	stp	x6, x7, [sp, #120]
  4204c0:	stur	x16, [x29, #-112]
  4204c4:	str	x8, [sp, #112]
  4204c8:	ldr	w8, [x29, #120]
  4204cc:	stur	w8, [x29, #-116]
  4204d0:	ldr	w8, [x29, #104]
  4204d4:	stur	w8, [x29, #-120]
  4204d8:	ldr	x8, [x29, #96]
  4204dc:	stur	x8, [x29, #-128]
  4204e0:	b.hi	420514 <ferror@plt+0x1cc74>  // b.pmore
  4204e4:	adrp	x8, 446000 <warn@@Base+0x5e9c>
  4204e8:	add	x8, x8, #0xe7e
  4204ec:	adr	x9, 420500 <ferror@plt+0x1cc60>
  4204f0:	ldrh	w10, [x8, x23, lsl #1]
  4204f4:	add	x9, x9, x10, lsl #2
  4204f8:	mov	x25, x28
  4204fc:	br	x9
  420500:	add	x25, x28, #0x1
  420504:	cmp	x25, x20
  420508:	b.cs	42066c <ferror@plt+0x1cdcc>  // b.hs, b.nlast
  42050c:	mov	w1, #0x1                   	// #1
  420510:	b	42068c <ferror@plt+0x1cdec>
  420514:	mov	x8, #0xffffffffffffe0ff    	// #-7937
  420518:	add	x8, x21, x8
  42051c:	cmp	x8, #0x2
  420520:	b.cc	420588 <ferror@plt+0x1cce8>  // b.lo, b.ul, b.last
  420524:	mov	x8, #0xffffffffffffe0e0    	// #-7968
  420528:	add	x8, x21, x8
  42052c:	cmp	x8, #0x2
  420530:	mov	x25, x28
  420534:	b.cs	4206f0 <ferror@plt+0x1ce50>  // b.hs, b.nlast
  420538:	ldur	x25, [x29, #-128]
  42053c:	and	x3, x25, #0xffffffff
  420540:	cmp	x3, #0x9
  420544:	b.cc	420614 <ferror@plt+0x1cd74>  // b.lo, b.ul, b.last
  420548:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  42054c:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  420550:	add	x1, x1, #0x61d
  420554:	add	x2, x2, #0x665
  420558:	mov	w4, #0x5                   	// #5
  42055c:	mov	x0, xzr
  420560:	bl	4035d0 <dcngettext@plt>
  420564:	mov	w2, #0x8                   	// #8
  420568:	mov	w1, w25
  42056c:	mov	w19, #0x8                   	// #8
  420570:	bl	4400a0 <error@@Base>
  420574:	ldur	x16, [x29, #-112]
  420578:	add	x8, x28, w19, uxtw
  42057c:	cmp	x8, x20
  420580:	b.cs	420624 <ferror@plt+0x1cd84>  // b.hs, b.nlast
  420584:	b	420630 <ferror@plt+0x1cd90>
  420588:	mov	x9, xzr
  42058c:	mov	x24, xzr
  420590:	mov	w10, wzr
  420594:	mov	w8, #0x1                   	// #1
  420598:	b	4205b0 <ferror@plt+0x1cd10>
  42059c:	orr	w13, w8, #0x2
  4205a0:	cmp	w12, #0x0
  4205a4:	csel	w8, w8, w13, eq  // eq = none
  4205a8:	add	x9, x9, #0x1
  4205ac:	tbz	w11, #7, 4205f4 <ferror@plt+0x1cd54>
  4205b0:	add	x11, x28, x9
  4205b4:	cmp	x11, x20
  4205b8:	b.cs	4205f8 <ferror@plt+0x1cd58>  // b.hs, b.nlast
  4205bc:	ldrb	w11, [x11]
  4205c0:	cmp	w10, #0x3f
  4205c4:	and	x12, x11, #0x7f
  4205c8:	b.hi	42059c <ferror@plt+0x1ccfc>  // b.pmore
  4205cc:	mov	w13, w10
  4205d0:	lsl	x15, x12, x13
  4205d4:	orr	x24, x15, x24
  4205d8:	lsr	x13, x24, x13
  4205dc:	orr	w14, w8, #0x2
  4205e0:	cmp	x13, x12
  4205e4:	csel	w8, w8, w14, eq  // eq = none
  4205e8:	add	w10, w10, #0x7
  4205ec:	add	x9, x9, #0x1
  4205f0:	tbnz	w11, #7, 4205b0 <ferror@plt+0x1cd10>
  4205f4:	and	w8, w8, #0xfffffffe
  4205f8:	add	x25, x28, w9, uxtw
  4205fc:	stur	x24, [x29, #-16]
  420600:	tbnz	w8, #0, 4206ac <ferror@plt+0x1ce0c>
  420604:	tbz	w8, #1, 4206f0 <ferror@plt+0x1ce50>
  420608:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42060c:	add	x1, x1, #0xda
  420610:	b	4206b4 <ferror@plt+0x1ce14>
  420614:	mov	w19, w25
  420618:	add	x8, x28, w19, uxtw
  42061c:	cmp	x8, x20
  420620:	b.cc	420630 <ferror@plt+0x1cd90>  // b.lo, b.ul, b.last
  420624:	cmp	x28, x20
  420628:	b.cs	42063c <ferror@plt+0x1cd9c>  // b.hs, b.nlast
  42062c:	sub	w19, w20, w28
  420630:	sub	w8, w19, #0x1
  420634:	cmp	w8, #0x7
  420638:	b.ls	4206cc <ferror@plt+0x1ce2c>  // b.plast
  42063c:	mov	x24, xzr
  420640:	b	4206e8 <ferror@plt+0x1ce48>
  420644:	add	x25, x28, #0x4
  420648:	cmp	x25, x20
  42064c:	b.cs	42066c <ferror@plt+0x1cdcc>  // b.hs, b.nlast
  420650:	mov	w1, #0x4                   	// #4
  420654:	b	42068c <ferror@plt+0x1cdec>
  420658:	add	x25, x28, #0x2
  42065c:	cmp	x25, x20
  420660:	b.cs	42066c <ferror@plt+0x1cdcc>  // b.hs, b.nlast
  420664:	mov	w1, #0x2                   	// #2
  420668:	b	42068c <ferror@plt+0x1cdec>
  42066c:	cmp	x28, x20
  420670:	b.cs	420684 <ferror@plt+0x1cde4>  // b.hs, b.nlast
  420674:	sub	w1, w20, w28
  420678:	sub	w8, w1, #0x1
  42067c:	cmp	w8, #0x7
  420680:	b.ls	42068c <ferror@plt+0x1cdec>  // b.plast
  420684:	mov	x24, xzr
  420688:	b	4206a4 <ferror@plt+0x1ce04>
  42068c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  420690:	ldr	x8, [x8, #648]
  420694:	mov	x0, x28
  420698:	blr	x8
  42069c:	ldur	x16, [x29, #-112]
  4206a0:	mov	x24, x0
  4206a4:	stur	x24, [x29, #-16]
  4206a8:	b	4206f0 <ferror@plt+0x1ce50>
  4206ac:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4206b0:	add	x1, x1, #0xc9
  4206b4:	mov	w2, #0x5                   	// #5
  4206b8:	mov	x0, xzr
  4206bc:	bl	403700 <dcgettext@plt>
  4206c0:	bl	4400a0 <error@@Base>
  4206c4:	ldur	x16, [x29, #-112]
  4206c8:	b	4206f0 <ferror@plt+0x1ce50>
  4206cc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4206d0:	ldr	x8, [x8, #648]
  4206d4:	mov	x0, x28
  4206d8:	mov	w1, w19
  4206dc:	blr	x8
  4206e0:	ldur	x16, [x29, #-112]
  4206e4:	mov	x24, x0
  4206e8:	stur	x24, [x29, #-16]
  4206ec:	add	x25, x28, x25
  4206f0:	cmp	x23, #0x20
  4206f4:	b.hi	42073c <ferror@plt+0x1ce9c>  // b.pmore
  4206f8:	adrp	x8, 446000 <warn@@Base+0x5e9c>
  4206fc:	add	x8, x8, #0xebc
  420700:	adr	x9, 420718 <ferror@plt+0x1ce78>
  420704:	ldrh	w10, [x8, x23, lsl #1]
  420708:	add	x9, x9, x10, lsl #2
  42070c:	ldur	w23, [x29, #-116]
  420710:	mov	x19, xzr
  420714:	br	x9
  420718:	cbnz	w23, 421690 <ferror@plt+0x1ddf0>
  42071c:	ldr	w10, [sp, #136]
  420720:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  420724:	add	x8, x8, #0x4f8
  420728:	ldrsw	x9, [x8, #56]
  42072c:	and	w19, w10, #0xff
  420730:	ldr	x10, [sp, #120]
  420734:	add	x24, x24, x10
  420738:	b	4216b4 <ferror@plt+0x1de14>
  42073c:	ldur	w23, [x29, #-116]
  420740:	mov	x8, #0xffffffffffffe0ff    	// #-7937
  420744:	add	x8, x21, x8
  420748:	cmp	x8, #0x20
  42074c:	b.hi	42116c <ferror@plt+0x1d8cc>  // b.pmore
  420750:	adrp	x9, 446000 <warn@@Base+0x5e9c>
  420754:	add	x9, x9, #0xefe
  420758:	adr	x10, 420768 <ferror@plt+0x1cec8>
  42075c:	ldrh	w11, [x9, x8, lsl #1]
  420760:	add	x10, x10, x11, lsl #2
  420764:	br	x10
  420768:	cbnz	w23, 421690 <ferror@plt+0x1ddf0>
  42076c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420770:	add	x1, x1, #0x2b9
  420774:	mov	w2, #0x5                   	// #5
  420778:	mov	x0, xzr
  42077c:	str	x22, [sp, #88]
  420780:	bl	403700 <dcgettext@plt>
  420784:	adrp	x22, 46b000 <_bfd_std_section+0x2118>
  420788:	add	x22, x22, #0x4f8
  42078c:	ldr	w9, [sp, #136]
  420790:	ldrsw	x8, [x22, #56]
  420794:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420798:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42079c:	and	w9, w9, #0xff
  4207a0:	str	w9, [sp, #136]
  4207a4:	add	w9, w8, #0x1
  4207a8:	add	x8, x22, x8, lsl #6
  4207ac:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  4207b0:	mov	x26, x0
  4207b4:	add	x19, x8, #0x368
  4207b8:	and	w8, w9, #0xf
  4207bc:	add	x1, x1, #0x92
  4207c0:	add	x2, x2, #0x248
  4207c4:	add	x3, x3, #0xfcb
  4207c8:	sub	x0, x29, #0x58
  4207cc:	str	w8, [x22, #56]
  4207d0:	bl	4030a0 <sprintf@plt>
  4207d4:	sub	x2, x29, #0x58
  4207d8:	mov	w1, #0x40                  	// #64
  4207dc:	mov	x0, x19
  4207e0:	mov	x3, x24
  4207e4:	bl	403160 <snprintf@plt>
  4207e8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4207ec:	ldr	x8, [x8, #3136]
  4207f0:	cbz	x8, 422334 <ferror@plt+0x1ea94>
  4207f4:	ldur	x9, [x29, #-16]
  4207f8:	ldr	x1, [sp, #128]
  4207fc:	adrp	x10, 468000 <_sch_istable+0x1c50>
  420800:	ldr	x10, [x10, #3152]
  420804:	mul	x24, x9, x1
  420808:	add	x9, x24, x1
  42080c:	cmp	x9, x10
  420810:	b.ls	422404 <ferror@plt+0x1eb64>  // b.plast
  420814:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420818:	add	x1, x1, #0xe65
  42081c:	mov	w2, #0x5                   	// #5
  420820:	mov	x0, xzr
  420824:	bl	403700 <dcgettext@plt>
  420828:	adrp	x9, 468000 <_sch_istable+0x1c50>
  42082c:	ldrsw	x8, [x22, #56]
  420830:	ldr	x9, [x9, #3120]
  420834:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420838:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42083c:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  420840:	stp	x9, x0, [sp, #72]
  420844:	add	w9, w8, #0x1
  420848:	add	x8, x22, x8, lsl #6
  42084c:	mov	x23, x26
  420850:	add	x26, x8, #0x368
  420854:	and	w8, w9, #0xf
  420858:	add	x1, x1, #0x92
  42085c:	add	x2, x2, #0x248
  420860:	add	x3, x3, #0xfcb
  420864:	sub	x0, x29, #0x58
  420868:	str	w8, [x22, #56]
  42086c:	bl	4030a0 <sprintf@plt>
  420870:	sub	x2, x29, #0x58
  420874:	mov	w1, #0x40                  	// #64
  420878:	mov	x0, x26
  42087c:	mov	x3, x24
  420880:	bl	403160 <snprintf@plt>
  420884:	ldp	x1, x0, [sp, #72]
  420888:	mov	x2, x26
  42088c:	mov	x26, x23
  420890:	bl	440164 <warn@@Base>
  420894:	adrp	x24, 44b000 <warn@@Base+0xae9c>
  420898:	add	x24, x24, #0xe89
  42089c:	b	422464 <ferror@plt+0x1ebc4>
  4208a0:	cbnz	w23, 421538 <ferror@plt+0x1dc98>
  4208a4:	add	x8, x25, #0x8
  4208a8:	cmp	x8, x20
  4208ac:	b.ls	421428 <ferror@plt+0x1db88>  // b.plast
  4208b0:	mov	x19, xzr
  4208b4:	stp	xzr, xzr, [x29, #-24]
  4208b8:	b	42143c <ferror@plt+0x1db9c>
  4208bc:	mov	x9, xzr
  4208c0:	mov	x24, xzr
  4208c4:	mov	w10, wzr
  4208c8:	mov	w8, #0x1                   	// #1
  4208cc:	b	4208e4 <ferror@plt+0x1d044>
  4208d0:	orr	w13, w8, #0x2
  4208d4:	cmp	w12, #0x0
  4208d8:	csel	w8, w8, w13, eq  // eq = none
  4208dc:	add	x9, x9, #0x1
  4208e0:	tbz	w11, #7, 420928 <ferror@plt+0x1d088>
  4208e4:	add	x11, x25, x9
  4208e8:	cmp	x11, x20
  4208ec:	b.cs	42092c <ferror@plt+0x1d08c>  // b.hs, b.nlast
  4208f0:	ldrb	w11, [x11]
  4208f4:	cmp	w10, #0x3f
  4208f8:	and	x12, x11, #0x7f
  4208fc:	b.hi	4208d0 <ferror@plt+0x1d030>  // b.pmore
  420900:	mov	w13, w10
  420904:	lsl	x15, x12, x13
  420908:	orr	x24, x15, x24
  42090c:	lsr	x13, x24, x13
  420910:	orr	w14, w8, #0x2
  420914:	cmp	x13, x12
  420918:	csel	w8, w8, w14, eq  // eq = none
  42091c:	add	w10, w10, #0x7
  420920:	add	x9, x9, #0x1
  420924:	tbnz	w11, #7, 4208e4 <ferror@plt+0x1d044>
  420928:	and	w8, w8, #0xfffffffe
  42092c:	add	x19, x25, w9, uxtw
  420930:	stur	x24, [x29, #-16]
  420934:	tbnz	w8, #0, 420c30 <ferror@plt+0x1d390>
  420938:	tbz	w8, #1, 420ea4 <ferror@plt+0x1d604>
  42093c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420940:	add	x1, x1, #0xda
  420944:	b	420c38 <ferror@plt+0x1d398>
  420948:	ldur	w8, [x29, #-120]
  42094c:	cmp	w8, #0x2
  420950:	b.ne	4211d8 <ferror@plt+0x1d938>  // b.any
  420954:	ldr	x23, [sp, #128]
  420958:	and	x3, x23, #0xffffffff
  42095c:	cmp	x3, #0x9
  420960:	b.cc	421318 <ferror@plt+0x1da78>  // b.lo, b.ul, b.last
  420964:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  420968:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  42096c:	add	x1, x1, #0x61d
  420970:	add	x2, x2, #0x665
  420974:	mov	w4, #0x5                   	// #5
  420978:	mov	x0, xzr
  42097c:	bl	4035d0 <dcngettext@plt>
  420980:	mov	w2, #0x8                   	// #8
  420984:	mov	w1, w23
  420988:	mov	w19, #0x8                   	// #8
  42098c:	bl	4400a0 <error@@Base>
  420990:	ldur	x16, [x29, #-112]
  420994:	b	42131c <ferror@plt+0x1da7c>
  420998:	mov	x23, xzr
  42099c:	mov	x19, xzr
  4209a0:	mov	w9, wzr
  4209a4:	mov	w8, #0x1                   	// #1
  4209a8:	b	4209c0 <ferror@plt+0x1d120>
  4209ac:	orr	w12, w8, #0x2
  4209b0:	cmp	w11, #0x0
  4209b4:	csel	w8, w8, w12, eq  // eq = none
  4209b8:	add	x23, x23, #0x1
  4209bc:	tbz	w10, #7, 420a04 <ferror@plt+0x1d164>
  4209c0:	add	x10, x28, x23
  4209c4:	cmp	x10, x20
  4209c8:	b.cs	420a08 <ferror@plt+0x1d168>  // b.hs, b.nlast
  4209cc:	ldrb	w10, [x10]
  4209d0:	cmp	w9, #0x3f
  4209d4:	and	x11, x10, #0x7f
  4209d8:	b.hi	4209ac <ferror@plt+0x1d10c>  // b.pmore
  4209dc:	mov	w12, w9
  4209e0:	lsl	x14, x11, x12
  4209e4:	orr	x19, x14, x19
  4209e8:	lsr	x12, x19, x12
  4209ec:	orr	w13, w8, #0x2
  4209f0:	cmp	x12, x11
  4209f4:	csel	w8, w8, w13, eq  // eq = none
  4209f8:	add	w9, w9, #0x7
  4209fc:	add	x23, x23, #0x1
  420a00:	tbnz	w10, #7, 4209c0 <ferror@plt+0x1d120>
  420a04:	and	w8, w8, #0xfffffffe
  420a08:	ldr	x25, [sp, #128]
  420a0c:	ldur	w24, [x29, #-120]
  420a10:	tbnz	w8, #0, 421228 <ferror@plt+0x1d988>
  420a14:	tbnz	w8, #1, 42136c <ferror@plt+0x1dacc>
  420a18:	ldur	w8, [x29, #-116]
  420a1c:	cbz	w8, 42138c <ferror@plt+0x1daec>
  420a20:	cmp	x19, #0x21
  420a24:	add	x4, x28, w23, uxtw
  420a28:	b.ne	4215d8 <ferror@plt+0x1dd38>  // b.any
  420a2c:	ldur	w23, [x29, #-116]
  420a30:	mov	x9, xzr
  420a34:	mov	x19, xzr
  420a38:	mov	w10, wzr
  420a3c:	mov	w8, #0x1                   	// #1
  420a40:	b	420a58 <ferror@plt+0x1d1b8>
  420a44:	orr	w13, w8, #0x2
  420a48:	cmp	w12, #0x0
  420a4c:	csel	w8, w8, w13, eq  // eq = none
  420a50:	add	x9, x9, #0x1
  420a54:	tbz	w11, #7, 420a9c <ferror@plt+0x1d1fc>
  420a58:	add	x11, x4, x9
  420a5c:	cmp	x11, x20
  420a60:	b.cs	420ab8 <ferror@plt+0x1d218>  // b.hs, b.nlast
  420a64:	ldrb	w11, [x11]
  420a68:	cmp	w10, #0x3f
  420a6c:	and	x12, x11, #0x7f
  420a70:	b.hi	420a44 <ferror@plt+0x1d1a4>  // b.pmore
  420a74:	mov	w13, w10
  420a78:	lsl	x15, x12, x13
  420a7c:	orr	x19, x15, x19
  420a80:	lsr	x13, x19, x13
  420a84:	orr	w14, w8, #0x2
  420a88:	cmp	x13, x12
  420a8c:	csel	w8, w8, w14, eq  // eq = none
  420a90:	add	w10, w10, #0x7
  420a94:	add	x9, x9, #0x1
  420a98:	tbnz	w11, #7, 420a58 <ferror@plt+0x1d1b8>
  420a9c:	and	w8, w8, #0xfffffffe
  420aa0:	tbz	w11, #6, 420ab8 <ferror@plt+0x1d218>
  420aa4:	cmp	w10, #0x40
  420aa8:	b.cs	420ab8 <ferror@plt+0x1d218>  // b.hs, b.nlast
  420aac:	mov	x11, #0xffffffffffffffff    	// #-1
  420ab0:	lsl	x10, x11, x10
  420ab4:	orr	x19, x10, x19
  420ab8:	add	x21, x4, w9, uxtw
  420abc:	tbnz	w8, #0, 4213d8 <ferror@plt+0x1db38>
  420ac0:	tbz	w8, #1, 4213f0 <ferror@plt+0x1db50>
  420ac4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420ac8:	add	x1, x1, #0xda
  420acc:	b	4213e0 <ferror@plt+0x1db40>
  420ad0:	ldr	x23, [sp, #128]
  420ad4:	and	x3, x23, #0xffffffff
  420ad8:	cmp	x3, #0x9
  420adc:	b.cc	421234 <ferror@plt+0x1d994>  // b.lo, b.ul, b.last
  420ae0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  420ae4:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  420ae8:	add	x1, x1, #0x61d
  420aec:	add	x2, x2, #0x665
  420af0:	mov	w4, #0x5                   	// #5
  420af4:	mov	x0, xzr
  420af8:	bl	4035d0 <dcngettext@plt>
  420afc:	mov	w2, #0x8                   	// #8
  420b00:	mov	w1, w23
  420b04:	mov	w19, #0x8                   	// #8
  420b08:	bl	4400a0 <error@@Base>
  420b0c:	ldur	x16, [x29, #-112]
  420b10:	b	421238 <ferror@plt+0x1d998>
  420b14:	mov	x9, xzr
  420b18:	mov	x24, xzr
  420b1c:	mov	w10, wzr
  420b20:	mov	w8, #0x1                   	// #1
  420b24:	b	420b3c <ferror@plt+0x1d29c>
  420b28:	orr	w13, w8, #0x2
  420b2c:	cmp	w12, #0x0
  420b30:	csel	w8, w8, w13, eq  // eq = none
  420b34:	add	x9, x9, #0x1
  420b38:	tbz	w11, #7, 420b80 <ferror@plt+0x1d2e0>
  420b3c:	add	x11, x28, x9
  420b40:	cmp	x11, x20
  420b44:	b.cs	420b9c <ferror@plt+0x1d2fc>  // b.hs, b.nlast
  420b48:	ldrb	w11, [x11]
  420b4c:	cmp	w10, #0x3f
  420b50:	and	x12, x11, #0x7f
  420b54:	b.hi	420b28 <ferror@plt+0x1d288>  // b.pmore
  420b58:	mov	w13, w10
  420b5c:	lsl	x15, x12, x13
  420b60:	orr	x24, x15, x24
  420b64:	lsr	x13, x24, x13
  420b68:	orr	w14, w8, #0x2
  420b6c:	cmp	x13, x12
  420b70:	csel	w8, w8, w14, eq  // eq = none
  420b74:	add	w10, w10, #0x7
  420b78:	add	x9, x9, #0x1
  420b7c:	tbnz	w11, #7, 420b3c <ferror@plt+0x1d29c>
  420b80:	and	w8, w8, #0xfffffffe
  420b84:	tbz	w11, #6, 420b9c <ferror@plt+0x1d2fc>
  420b88:	cmp	w10, #0x40
  420b8c:	b.cs	420b9c <ferror@plt+0x1d2fc>  // b.hs, b.nlast
  420b90:	mov	x11, #0xffffffffffffffff    	// #-1
  420b94:	lsl	x10, x11, x10
  420b98:	orr	x24, x10, x24
  420b9c:	add	x25, x28, w9, uxtw
  420ba0:	tbnz	w8, #0, 421264 <ferror@plt+0x1d9c4>
  420ba4:	tbz	w8, #1, 4206a4 <ferror@plt+0x1ce04>
  420ba8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420bac:	add	x1, x1, #0xda
  420bb0:	b	42126c <ferror@plt+0x1d9cc>
  420bb4:	ldur	w23, [x29, #-116]
  420bb8:	mov	w24, #0x1                   	// #1
  420bbc:	mov	x25, x28
  420bc0:	stur	x24, [x29, #-16]
  420bc4:	cbnz	w23, 421690 <ferror@plt+0x1ddf0>
  420bc8:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  420bcc:	add	x8, x8, #0x4f8
  420bd0:	ldrsw	x9, [x8, #56]
  420bd4:	ldr	w10, [sp, #136]
  420bd8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420bdc:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  420be0:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  420be4:	and	w19, w10, #0xff
  420be8:	add	w10, w9, #0x1
  420bec:	add	x9, x8, x9, lsl #6
  420bf0:	add	x26, x9, #0x368
  420bf4:	and	w9, w10, #0xf
  420bf8:	add	x1, x1, #0x92
  420bfc:	add	x2, x2, #0x248
  420c00:	add	x3, x3, #0xb34
  420c04:	sub	x0, x29, #0x58
  420c08:	str	w9, [x8, #56]
  420c0c:	bl	4030a0 <sprintf@plt>
  420c10:	sub	x2, x29, #0x58
  420c14:	mov	w1, #0x40                  	// #64
  420c18:	mov	x0, x26
  420c1c:	mov	x3, x24
  420c20:	bl	403160 <snprintf@plt>
  420c24:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  420c28:	add	x0, x0, #0x1b7
  420c2c:	b	421704 <ferror@plt+0x1de64>
  420c30:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420c34:	add	x1, x1, #0xc9
  420c38:	mov	w2, #0x5                   	// #5
  420c3c:	mov	x0, xzr
  420c40:	bl	403700 <dcgettext@plt>
  420c44:	bl	4400a0 <error@@Base>
  420c48:	b	420ea4 <ferror@plt+0x1d604>
  420c4c:	cbnz	w23, 421690 <ferror@plt+0x1ddf0>
  420c50:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420c54:	add	x1, x1, #0x236
  420c58:	mov	w2, #0x5                   	// #5
  420c5c:	mov	x0, xzr
  420c60:	bl	403700 <dcgettext@plt>
  420c64:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  420c68:	add	x8, x8, #0x4f8
  420c6c:	ldrsw	x9, [x8, #56]
  420c70:	ldr	w10, [sp, #136]
  420c74:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420c78:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  420c7c:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  420c80:	and	w23, w10, #0xff
  420c84:	add	w10, w9, #0x1
  420c88:	add	x9, x8, x9, lsl #6
  420c8c:	mov	x19, x0
  420c90:	add	x26, x9, #0x368
  420c94:	and	w9, w10, #0xf
  420c98:	add	x1, x1, #0x92
  420c9c:	add	x2, x2, #0x248
  420ca0:	add	x3, x3, #0xfcb
  420ca4:	sub	x0, x29, #0x58
  420ca8:	str	w9, [x8, #56]
  420cac:	bl	4030a0 <sprintf@plt>
  420cb0:	sub	x2, x29, #0x58
  420cb4:	mov	w1, #0x40                  	// #64
  420cb8:	mov	x0, x26
  420cbc:	mov	x3, x24
  420cc0:	bl	403160 <snprintf@plt>
  420cc4:	ldur	x0, [x29, #-16]
  420cc8:	bl	423570 <ferror@plt+0x1fcd0>
  420ccc:	b	420e2c <ferror@plt+0x1d58c>
  420cd0:	add	x19, x25, #0x4
  420cd4:	cmp	x19, x20
  420cd8:	b.cs	420e68 <ferror@plt+0x1d5c8>  // b.hs, b.nlast
  420cdc:	mov	w1, #0x4                   	// #4
  420ce0:	b	420e8c <ferror@plt+0x1d5ec>
  420ce4:	cbnz	w23, 422320 <ferror@plt+0x1ea80>
  420ce8:	add	x19, x25, #0x8
  420cec:	cmp	x19, x20
  420cf0:	b.ls	422118 <ferror@plt+0x1e878>  // b.plast
  420cf4:	stur	xzr, [x29, #-88]
  420cf8:	stur	xzr, [x29, #-24]
  420cfc:	b	422128 <ferror@plt+0x1e888>
  420d00:	cbnz	w23, 422204 <ferror@plt+0x1e964>
  420d04:	add	x8, x25, #0x8
  420d08:	cmp	x8, x20
  420d0c:	b.ls	422174 <ferror@plt+0x1e8d4>  // b.plast
  420d10:	ldr	w8, [sp, #136]
  420d14:	mov	x24, xzr
  420d18:	stp	xzr, xzr, [x29, #-24]
  420d1c:	and	w19, w8, #0xff
  420d20:	b	4221d4 <ferror@plt+0x1e934>
  420d24:	cbnz	w23, 421690 <ferror@plt+0x1ddf0>
  420d28:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  420d2c:	add	x8, x8, #0x4f8
  420d30:	ldrsw	x9, [x8, #56]
  420d34:	ldr	w10, [sp, #136]
  420d38:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420d3c:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  420d40:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  420d44:	and	w19, w10, #0xff
  420d48:	add	w10, w9, #0x1
  420d4c:	add	x9, x8, x9, lsl #6
  420d50:	add	x24, x9, #0x368
  420d54:	and	w9, w10, #0xf
  420d58:	add	x1, x1, #0x92
  420d5c:	add	x2, x2, #0x248
  420d60:	add	x3, x3, #0xb34
  420d64:	sub	x0, x29, #0x58
  420d68:	str	w9, [x8, #56]
  420d6c:	bl	4030a0 <sprintf@plt>
  420d70:	sub	x2, x29, #0x58
  420d74:	mov	w1, #0x40                  	// #64
  420d78:	mov	x0, x24
  420d7c:	mov	x3, x26
  420d80:	bl	403160 <snprintf@plt>
  420d84:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  420d88:	add	x0, x0, #0x1b7
  420d8c:	mov	w1, w19
  420d90:	mov	x2, x24
  420d94:	b	42170c <ferror@plt+0x1de6c>
  420d98:	add	x19, x25, #0x2
  420d9c:	cmp	x19, x20
  420da0:	b.cs	420e68 <ferror@plt+0x1d5c8>  // b.hs, b.nlast
  420da4:	mov	w1, #0x2                   	// #2
  420da8:	b	420e8c <ferror@plt+0x1d5ec>
  420dac:	cbnz	w23, 421690 <ferror@plt+0x1ddf0>
  420db0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420db4:	add	x1, x1, #0x210
  420db8:	mov	w2, #0x5                   	// #5
  420dbc:	mov	x0, xzr
  420dc0:	bl	403700 <dcgettext@plt>
  420dc4:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  420dc8:	add	x8, x8, #0x4f8
  420dcc:	ldrsw	x9, [x8, #56]
  420dd0:	ldr	w10, [sp, #136]
  420dd4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420dd8:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  420ddc:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  420de0:	and	w23, w10, #0xff
  420de4:	add	w10, w9, #0x1
  420de8:	add	x9, x8, x9, lsl #6
  420dec:	mov	x19, x0
  420df0:	add	x26, x9, #0x368
  420df4:	and	w9, w10, #0xf
  420df8:	add	x1, x1, #0x92
  420dfc:	add	x2, x2, #0x248
  420e00:	add	x3, x3, #0xfcb
  420e04:	sub	x0, x29, #0x58
  420e08:	str	w9, [x8, #56]
  420e0c:	bl	4030a0 <sprintf@plt>
  420e10:	sub	x2, x29, #0x58
  420e14:	mov	w1, #0x40                  	// #64
  420e18:	mov	x0, x26
  420e1c:	mov	x3, x24
  420e20:	bl	403160 <snprintf@plt>
  420e24:	ldur	x0, [x29, #-16]
  420e28:	bl	423458 <ferror@plt+0x1fbb8>
  420e2c:	mov	w1, w23
  420e30:	ldur	w23, [x29, #-116]
  420e34:	mov	x3, x0
  420e38:	mov	x0, x19
  420e3c:	mov	x2, x26
  420e40:	bl	4037a0 <printf@plt>
  420e44:	b	421710 <ferror@plt+0x1de70>
  420e48:	cbz	w23, 4214b0 <ferror@plt+0x1dc10>
  420e4c:	sub	x19, x20, x25
  420e50:	b	4214d0 <ferror@plt+0x1dc30>
  420e54:	add	x19, x25, #0x1
  420e58:	cmp	x19, x20
  420e5c:	b.cs	420e68 <ferror@plt+0x1d5c8>  // b.hs, b.nlast
  420e60:	mov	w1, #0x1                   	// #1
  420e64:	b	420e8c <ferror@plt+0x1d5ec>
  420e68:	cmp	x25, x20
  420e6c:	b.cs	420e80 <ferror@plt+0x1d5e0>  // b.hs, b.nlast
  420e70:	sub	w1, w20, w25
  420e74:	sub	w8, w1, #0x1
  420e78:	cmp	w8, #0x7
  420e7c:	b.ls	420e8c <ferror@plt+0x1d5ec>  // b.plast
  420e80:	mov	x24, xzr
  420e84:	stur	xzr, [x29, #-16]
  420e88:	b	420ea4 <ferror@plt+0x1d604>
  420e8c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  420e90:	ldr	x8, [x8, #648]
  420e94:	mov	x0, x25
  420e98:	blr	x8
  420e9c:	mov	x24, x0
  420ea0:	stur	x0, [x29, #-16]
  420ea4:	cmp	x19, x20
  420ea8:	str	x22, [sp, #88]
  420eac:	b.cs	420ee0 <ferror@plt+0x1d640>  // b.hs, b.nlast
  420eb0:	sub	x22, x20, x19
  420eb4:	cmp	x22, x24
  420eb8:	b.cs	420f08 <ferror@plt+0x1d668>  // b.hs, b.nlast
  420ebc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420ec0:	add	x1, x1, #0xb82
  420ec4:	mov	w2, #0x5                   	// #5
  420ec8:	mov	x0, xzr
  420ecc:	bl	403700 <dcgettext@plt>
  420ed0:	mov	x1, x24
  420ed4:	bl	440164 <warn@@Base>
  420ed8:	mov	x24, x22
  420edc:	b	420f08 <ferror@plt+0x1d668>
  420ee0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420ee4:	add	x1, x1, #0x1f8
  420ee8:	mov	w2, #0x5                   	// #5
  420eec:	mov	x0, xzr
  420ef0:	bl	403700 <dcgettext@plt>
  420ef4:	bl	440164 <warn@@Base>
  420ef8:	mov	x22, xzr
  420efc:	mov	x24, xzr
  420f00:	stur	xzr, [x29, #-16]
  420f04:	mov	x19, x20
  420f08:	ldur	x16, [x29, #-112]
  420f0c:	stur	x24, [x29, #-16]
  420f10:	cbz	w23, 420f28 <ferror@plt+0x1d688>
  420f14:	ldr	x22, [sp, #88]
  420f18:	add	x25, x19, x24
  420f1c:	ldur	w24, [x29, #-120]
  420f20:	cbnz	x16, 421720 <ferror@plt+0x1de80>
  420f24:	b	4217d4 <ferror@plt+0x1df34>
  420f28:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420f2c:	add	x1, x1, #0xba7
  420f30:	mov	w2, #0x5                   	// #5
  420f34:	mov	x0, xzr
  420f38:	bl	403700 <dcgettext@plt>
  420f3c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  420f40:	add	x8, x8, #0x4f8
  420f44:	ldrsw	x9, [x8, #56]
  420f48:	ldr	w10, [sp, #136]
  420f4c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420f50:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  420f54:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  420f58:	and	w26, w10, #0xff
  420f5c:	add	w10, w9, #0x1
  420f60:	add	x9, x8, x9, lsl #6
  420f64:	mov	x25, x0
  420f68:	add	x23, x9, #0x368
  420f6c:	and	w9, w10, #0xf
  420f70:	add	x1, x1, #0x92
  420f74:	add	x2, x2, #0x248
  420f78:	add	x3, x3, #0x289
  420f7c:	sub	x0, x29, #0x58
  420f80:	str	w9, [x8, #56]
  420f84:	bl	4030a0 <sprintf@plt>
  420f88:	sub	x2, x29, #0x58
  420f8c:	mov	w1, #0x40                  	// #64
  420f90:	mov	x0, x23
  420f94:	mov	x3, x24
  420f98:	bl	403160 <snprintf@plt>
  420f9c:	mov	x0, x25
  420fa0:	mov	w1, w26
  420fa4:	mov	x2, x23
  420fa8:	bl	4037a0 <printf@plt>
  420fac:	cmp	x19, x20
  420fb0:	b.ls	42118c <ferror@plt+0x1d8ec>  // b.plast
  420fb4:	mov	x25, x20
  420fb8:	b	4214fc <ferror@plt+0x1dc5c>
  420fbc:	cbnz	w23, 421690 <ferror@plt+0x1ddf0>
  420fc0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420fc4:	add	x1, x1, #0x27e
  420fc8:	mov	w2, #0x5                   	// #5
  420fcc:	mov	x0, xzr
  420fd0:	bl	403700 <dcgettext@plt>
  420fd4:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  420fd8:	add	x10, x10, #0x4f8
  420fdc:	ldrsw	x8, [x10, #56]
  420fe0:	ldr	w9, [sp, #136]
  420fe4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  420fe8:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  420fec:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  420ff0:	and	w26, w9, #0xff
  420ff4:	add	w9, w8, #0x1
  420ff8:	add	x8, x10, x8, lsl #6
  420ffc:	str	x0, [sp, #80]
  421000:	add	x19, x8, #0x368
  421004:	and	w8, w9, #0xf
  421008:	add	x1, x1, #0x92
  42100c:	add	x2, x2, #0x248
  421010:	add	x3, x3, #0xfcb
  421014:	sub	x0, x29, #0x58
  421018:	str	w8, [x10, #56]
  42101c:	bl	4030a0 <sprintf@plt>
  421020:	sub	x2, x29, #0x58
  421024:	mov	w1, #0x40                  	// #64
  421028:	mov	x0, x19
  42102c:	mov	x3, x24
  421030:	str	x19, [sp, #136]
  421034:	bl	403160 <snprintf@plt>
  421038:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42103c:	ldr	w8, [x8, #572]
  421040:	cbz	w8, 422354 <ferror@plt+0x1eab4>
  421044:	adrp	x8, 469000 <_bfd_std_section+0x118>
  421048:	ldr	x23, [x8, #1248]
  42104c:	cbz	x23, 4226e4 <ferror@plt+0x1ee44>
  421050:	ldur	x24, [x29, #-16]
  421054:	str	x22, [sp, #88]
  421058:	adrp	x19, 468000 <_sch_istable+0x1c50>
  42105c:	adrp	x22, 468000 <_sch_istable+0x1c50>
  421060:	str	w26, [sp, #72]
  421064:	b	421070 <ferror@plt+0x1d7d0>
  421068:	ldr	x23, [x23, #16]
  42106c:	cbz	x23, 422594 <ferror@plt+0x1ecf4>
  421070:	ldr	x1, [x23]
  421074:	mov	w0, #0x2a                  	// #42
  421078:	bl	4039f8 <ferror@plt+0x158>
  42107c:	cbz	w0, 421068 <ferror@plt+0x1d7c8>
  421080:	ldr	x8, [x19, #3696]
  421084:	cbz	x8, 421068 <ferror@plt+0x1d7c8>
  421088:	ldr	x9, [x22, #3712]
  42108c:	subs	x26, x9, x24
  421090:	b.ls	421068 <ferror@plt+0x1d7c8>  // b.plast
  421094:	add	x24, x8, x24
  421098:	mov	x0, x24
  42109c:	mov	x1, x26
  4210a0:	bl	403020 <strnlen@plt>
  4210a4:	cmp	x0, x26
  4210a8:	ldp	x19, x22, [sp, #80]
  4210ac:	ldur	w23, [x29, #-116]
  4210b0:	ldr	w26, [sp, #72]
  4210b4:	b.ne	422704 <ferror@plt+0x1ee64>  // b.any
  4210b8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4210bc:	add	x1, x1, #0xdd3
  4210c0:	mov	w2, #0x5                   	// #5
  4210c4:	mov	x0, xzr
  4210c8:	bl	403700 <dcgettext@plt>
  4210cc:	b	422700 <ferror@plt+0x1ee60>
  4210d0:	cbnz	w23, 421690 <ferror@plt+0x1ddf0>
  4210d4:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4210d8:	add	x8, x8, #0x4f8
  4210dc:	ldrsw	x9, [x8, #56]
  4210e0:	ldr	w10, [sp, #136]
  4210e4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4210e8:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4210ec:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  4210f0:	and	w19, w10, #0xff
  4210f4:	add	w10, w9, #0x1
  4210f8:	add	x9, x8, x9, lsl #6
  4210fc:	add	x26, x9, #0x368
  421100:	and	w9, w10, #0xf
  421104:	add	x1, x1, #0x92
  421108:	add	x2, x2, #0x248
  42110c:	add	x3, x3, #0xfcb
  421110:	sub	x0, x29, #0x58
  421114:	str	w9, [x8, #56]
  421118:	bl	4030a0 <sprintf@plt>
  42111c:	sub	x2, x29, #0x58
  421120:	mov	w1, #0x40                  	// #64
  421124:	mov	x0, x26
  421128:	mov	x3, x24
  42112c:	bl	403160 <snprintf@plt>
  421130:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421134:	add	x0, x0, #0x1c5
  421138:	b	421704 <ferror@plt+0x1de64>
  42113c:	cbnz	w23, 421690 <ferror@plt+0x1ddf0>
  421140:	ldr	x0, [x22, #16]
  421144:	mov	w1, #0x2e                  	// #46
  421148:	bl	403390 <strrchr@plt>
  42114c:	cbz	x0, 422364 <ferror@plt+0x1eac4>
  421150:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  421154:	add	x1, x1, #0x96c
  421158:	bl	4034a0 <strcmp@plt>
  42115c:	cmp	w0, #0x0
  421160:	cset	w8, eq  // eq = none
  421164:	str	w8, [sp, #88]
  421168:	b	422368 <ferror@plt+0x1eac8>
  42116c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421170:	add	x1, x1, #0x2d2
  421174:	mov	w2, #0x5                   	// #5
  421178:	mov	x0, xzr
  42117c:	bl	403700 <dcgettext@plt>
  421180:	mov	x1, x21
  421184:	bl	440164 <warn@@Base>
  421188:	b	421710 <ferror@plt+0x1de70>
  42118c:	cmp	x22, x24
  421190:	csel	x22, x22, x24, cc  // cc = lo, ul, last
  421194:	cbz	x22, 4214f8 <ferror@plt+0x1dc58>
  421198:	adrp	x24, 44f000 <warn@@Base+0xee9c>
  42119c:	mov	x23, xzr
  4211a0:	adrp	x25, 46c000 <_bfd_std_section+0x3118>
  4211a4:	add	x24, x24, #0xe7
  4211a8:	ldr	x8, [x25, #648]
  4211ac:	add	x0, x19, x23
  4211b0:	mov	w1, #0x1                   	// #1
  4211b4:	blr	x8
  4211b8:	mov	x1, x0
  4211bc:	mov	x0, x24
  4211c0:	bl	4037a0 <printf@plt>
  4211c4:	add	x23, x23, #0x1
  4211c8:	cmp	x22, x23
  4211cc:	b.ne	4211a8 <ferror@plt+0x1d908>  // b.any
  4211d0:	add	x25, x19, x23
  4211d4:	b	4214fc <ferror@plt+0x1dc5c>
  4211d8:	sub	w8, w8, #0x3
  4211dc:	cmp	w8, #0x1
  4211e0:	b.hi	421344 <ferror@plt+0x1daa4>  // b.pmore
  4211e4:	ldur	x23, [x29, #-128]
  4211e8:	and	x3, x23, #0xffffffff
  4211ec:	cmp	x3, #0x9
  4211f0:	b.cc	421634 <ferror@plt+0x1dd94>  // b.lo, b.ul, b.last
  4211f4:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4211f8:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  4211fc:	add	x1, x1, #0x61d
  421200:	add	x2, x2, #0x665
  421204:	mov	w4, #0x5                   	// #5
  421208:	mov	x0, xzr
  42120c:	bl	4035d0 <dcngettext@plt>
  421210:	mov	w2, #0x8                   	// #8
  421214:	mov	w1, w23
  421218:	mov	w19, #0x8                   	// #8
  42121c:	bl	4400a0 <error@@Base>
  421220:	ldur	x16, [x29, #-112]
  421224:	b	421638 <ferror@plt+0x1dd98>
  421228:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42122c:	add	x1, x1, #0xc9
  421230:	b	421374 <ferror@plt+0x1dad4>
  421234:	mov	w19, w23
  421238:	add	x8, x28, w19, uxtw
  42123c:	cmp	x8, x20
  421240:	b.cc	421250 <ferror@plt+0x1d9b0>  // b.lo, b.ul, b.last
  421244:	cmp	x28, x20
  421248:	b.cs	42125c <ferror@plt+0x1d9bc>  // b.hs, b.nlast
  42124c:	sub	w19, w20, w28
  421250:	sub	w8, w19, #0x1
  421254:	cmp	w8, #0x7
  421258:	b.ls	421284 <ferror@plt+0x1d9e4>  // b.plast
  42125c:	mov	x24, xzr
  421260:	b	4212a0 <ferror@plt+0x1da00>
  421264:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421268:	add	x1, x1, #0xc9
  42126c:	mov	w2, #0x5                   	// #5
  421270:	mov	x0, xzr
  421274:	bl	403700 <dcgettext@plt>
  421278:	bl	4400a0 <error@@Base>
  42127c:	ldur	x16, [x29, #-112]
  421280:	b	4206a4 <ferror@plt+0x1ce04>
  421284:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  421288:	ldr	x8, [x8, #648]
  42128c:	mov	x0, x28
  421290:	mov	w1, w19
  421294:	blr	x8
  421298:	ldur	x16, [x29, #-112]
  42129c:	mov	x24, x0
  4212a0:	add	x25, x28, x23
  4212a4:	ldur	w23, [x29, #-116]
  4212a8:	stur	x24, [x29, #-16]
  4212ac:	cbnz	w23, 421690 <ferror@plt+0x1ddf0>
  4212b0:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4212b4:	add	x8, x8, #0x4f8
  4212b8:	ldrsw	x9, [x8, #56]
  4212bc:	ldr	w10, [sp, #136]
  4212c0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4212c4:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4212c8:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  4212cc:	and	w19, w10, #0xff
  4212d0:	add	w10, w9, #0x1
  4212d4:	add	x9, x8, x9, lsl #6
  4212d8:	add	x26, x9, #0x368
  4212dc:	and	w9, w10, #0xf
  4212e0:	add	x1, x1, #0x92
  4212e4:	add	x2, x2, #0x248
  4212e8:	add	x3, x3, #0xfcb
  4212ec:	sub	x0, x29, #0x58
  4212f0:	str	w9, [x8, #56]
  4212f4:	bl	4030a0 <sprintf@plt>
  4212f8:	sub	x2, x29, #0x58
  4212fc:	mov	w1, #0x40                  	// #64
  421300:	mov	x0, x26
  421304:	mov	x3, x24
  421308:	bl	403160 <snprintf@plt>
  42130c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421310:	add	x0, x0, #0x1d2
  421314:	b	421704 <ferror@plt+0x1de64>
  421318:	mov	w19, w23
  42131c:	add	x8, x28, w19, uxtw
  421320:	cmp	x8, x20
  421324:	b.cc	421334 <ferror@plt+0x1da94>  // b.lo, b.ul, b.last
  421328:	cmp	x28, x20
  42132c:	b.cs	42165c <ferror@plt+0x1ddbc>  // b.hs, b.nlast
  421330:	sub	w19, w20, w28
  421334:	sub	w8, w19, #0x1
  421338:	cmp	w8, #0x7
  42133c:	b.ls	421664 <ferror@plt+0x1ddc4>  // b.plast
  421340:	b	42165c <ferror@plt+0x1ddbc>
  421344:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421348:	add	x1, x1, #0x186
  42134c:	mov	w2, #0x5                   	// #5
  421350:	mov	x0, xzr
  421354:	bl	403700 <dcgettext@plt>
  421358:	bl	4400a0 <error@@Base>
  42135c:	ldur	x16, [x29, #-112]
  421360:	mov	x24, xzr
  421364:	mov	x25, x28
  421368:	b	421688 <ferror@plt+0x1dde8>
  42136c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421370:	add	x1, x1, #0xda
  421374:	mov	w2, #0x5                   	// #5
  421378:	mov	x0, xzr
  42137c:	bl	403700 <dcgettext@plt>
  421380:	bl	4400a0 <error@@Base>
  421384:	ldur	w8, [x29, #-116]
  421388:	cbnz	w8, 420a20 <ferror@plt+0x1d180>
  42138c:	ldr	w8, [sp, #136]
  421390:	and	w21, w8, #0xff
  421394:	cbz	x19, 4215ac <ferror@plt+0x1dd0c>
  421398:	mov	w0, w19
  42139c:	bl	44217c <warn@@Base+0x2018>
  4213a0:	mov	x24, x0
  4213a4:	cbnz	x0, 4215b4 <ferror@plt+0x1dd14>
  4213a8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4213ac:	add	x1, x1, #0xb6a
  4213b0:	mov	w2, #0x5                   	// #5
  4213b4:	bl	403700 <dcgettext@plt>
  4213b8:	adrp	x24, 46b000 <_bfd_std_section+0x2118>
  4213bc:	add	x24, x24, #0x798
  4213c0:	mov	x2, x0
  4213c4:	mov	w1, #0x64                  	// #100
  4213c8:	mov	x0, x24
  4213cc:	mov	x3, x19
  4213d0:	bl	403160 <snprintf@plt>
  4213d4:	b	4215b4 <ferror@plt+0x1dd14>
  4213d8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4213dc:	add	x1, x1, #0xc9
  4213e0:	mov	w2, #0x5                   	// #5
  4213e4:	mov	x0, xzr
  4213e8:	bl	403700 <dcgettext@plt>
  4213ec:	bl	4400a0 <error@@Base>
  4213f0:	ldr	w8, [sp, #108]
  4213f4:	ldr	x3, [sp, #96]
  4213f8:	mov	w1, #0x21                  	// #33
  4213fc:	mov	x0, x27
  421400:	str	w8, [sp, #56]
  421404:	ldr	w8, [sp, #136]
  421408:	mov	x2, x19
  42140c:	mov	x4, x21
  421410:	str	w23, [sp, #24]
  421414:	strb	w8, [sp, #48]
  421418:	ldr	x8, [sp, #112]
  42141c:	str	w24, [sp, #8]
  421420:	stp	x22, x8, [sp, #32]
  421424:	b	42160c <ferror@plt+0x1dd6c>
  421428:	sub	x1, x29, #0x18
  42142c:	sub	x2, x29, #0x10
  421430:	mov	x0, x25
  421434:	bl	440648 <warn@@Base+0x4e4>
  421438:	ldur	x19, [x29, #-16]
  42143c:	cmp	x21, #0x14
  421440:	b.ne	421460 <ferror@plt+0x1dbc0>  // b.any
  421444:	ldr	x8, [sp, #120]
  421448:	adds	x19, x19, x8
  42144c:	b.cc	421460 <ferror@plt+0x1dbc0>  // b.lo, b.ul, b.last
  421450:	ldur	x8, [x29, #-24]
  421454:	add	x3, x8, #0x1
  421458:	stur	x3, [x29, #-24]
  42145c:	b	421464 <ferror@plt+0x1dbc4>
  421460:	ldur	x3, [x29, #-24]
  421464:	ldr	w8, [sp, #136]
  421468:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  42146c:	add	x2, x2, #0xb7e
  421470:	and	w24, w8, #0xff
  421474:	cbz	x3, 421510 <ferror@plt+0x1dc70>
  421478:	sub	x0, x29, #0x58
  42147c:	mov	w1, #0x40                  	// #64
  421480:	mov	x26, x22
  421484:	mov	w22, #0x40                  	// #64
  421488:	sub	x23, x29, #0x58
  42148c:	bl	403160 <snprintf@plt>
  421490:	add	x8, x23, w0, sxtw
  421494:	ldur	w23, [x29, #-116]
  421498:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  42149c:	sub	w1, w22, w0
  4214a0:	mov	x22, x26
  4214a4:	add	x2, x2, #0x1eb
  4214a8:	mov	x0, x8
  4214ac:	b	421518 <ferror@plt+0x1dc78>
  4214b0:	ldr	w8, [sp, #136]
  4214b4:	sub	x19, x20, x25
  4214b8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4214bc:	add	x0, x0, #0x1f1
  4214c0:	and	w1, w8, #0xff
  4214c4:	mov	w2, w19
  4214c8:	mov	x3, x25
  4214cc:	bl	4037a0 <printf@plt>
  4214d0:	mov	x0, x25
  4214d4:	mov	x1, x19
  4214d8:	bl	403020 <strnlen@plt>
  4214dc:	ldur	x16, [x29, #-112]
  4214e0:	add	x8, x0, x25
  4214e4:	mov	x19, xzr
  4214e8:	add	x25, x8, #0x1
  4214ec:	ldur	w24, [x29, #-120]
  4214f0:	cbnz	x16, 421720 <ferror@plt+0x1de80>
  4214f4:	b	4217d4 <ferror@plt+0x1df34>
  4214f8:	mov	x25, x19
  4214fc:	ldr	x22, [sp, #88]
  421500:	ldp	w24, w23, [x29, #-120]
  421504:	ldur	x16, [x29, #-112]
  421508:	cbnz	x16, 421720 <ferror@plt+0x1de80>
  42150c:	b	4217d4 <ferror@plt+0x1df34>
  421510:	sub	x0, x29, #0x58
  421514:	mov	w1, #0x40                  	// #64
  421518:	mov	x3, x19
  42151c:	bl	403160 <snprintf@plt>
  421520:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421524:	add	x0, x0, #0x1d2
  421528:	sub	x2, x29, #0x58
  42152c:	mov	w1, w24
  421530:	bl	4037a0 <printf@plt>
  421534:	ldur	x16, [x29, #-112]
  421538:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42153c:	ldr	w8, [x8, #564]
  421540:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  421544:	ldr	w9, [x9, #600]
  421548:	orr	w8, w8, w23
  42154c:	orr	w8, w8, w9
  421550:	cbz	w8, 422204 <ferror@plt+0x1e964>
  421554:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  421558:	ldr	w8, [x8, #1296]
  42155c:	cbnz	w8, 422204 <ferror@plt+0x1e964>
  421560:	add	x8, x25, #0x8
  421564:	cmp	x8, x20
  421568:	b.cs	421588 <ferror@plt+0x1dce8>  // b.hs, b.nlast
  42156c:	mov	w1, #0x8                   	// #8
  421570:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  421574:	ldr	x8, [x8, #648]
  421578:	mov	x0, x25
  42157c:	blr	x8
  421580:	ldur	x16, [x29, #-112]
  421584:	b	4215a4 <ferror@plt+0x1dd04>
  421588:	cmp	x25, x20
  42158c:	b.cs	4215a0 <ferror@plt+0x1dd00>  // b.hs, b.nlast
  421590:	sub	w1, w20, w25
  421594:	sub	w8, w1, #0x1
  421598:	cmp	w8, #0x7
  42159c:	b.ls	421570 <ferror@plt+0x1dcd0>  // b.plast
  4215a0:	mov	x0, xzr
  4215a4:	stur	x0, [x29, #-16]
  4215a8:	b	422204 <ferror@plt+0x1e964>
  4215ac:	adrp	x24, 44b000 <warn@@Base+0xae9c>
  4215b0:	add	x24, x24, #0xb59
  4215b4:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4215b8:	add	x0, x0, #0x1b7
  4215bc:	mov	w1, w21
  4215c0:	mov	x2, x24
  4215c4:	bl	4037a0 <printf@plt>
  4215c8:	ldur	w24, [x29, #-120]
  4215cc:	cmp	x19, #0x21
  4215d0:	add	x4, x28, w23, uxtw
  4215d4:	b.eq	420a2c <ferror@plt+0x1d18c>  // b.none
  4215d8:	ldr	w8, [sp, #108]
  4215dc:	ldr	x3, [sp, #96]
  4215e0:	str	w24, [sp, #8]
  4215e4:	mov	x0, x27
  4215e8:	str	w8, [sp, #56]
  4215ec:	ldr	w8, [sp, #136]
  4215f0:	mov	x1, x19
  4215f4:	mov	x2, x26
  4215f8:	strb	w8, [sp, #48]
  4215fc:	ldr	x8, [sp, #112]
  421600:	stp	x22, x8, [sp, #32]
  421604:	ldur	w8, [x29, #-116]
  421608:	str	w8, [sp, #24]
  42160c:	ldur	x8, [x29, #-112]
  421610:	str	x8, [sp, #16]
  421614:	ldur	x8, [x29, #-128]
  421618:	str	x8, [sp]
  42161c:	ldr	x6, [sp, #120]
  421620:	mov	x5, x20
  421624:	mov	x7, x25
  421628:	bl	420400 <ferror@plt+0x1cb60>
  42162c:	mov	x25, x0
  421630:	b	42046c <ferror@plt+0x1cbcc>
  421634:	mov	w19, w23
  421638:	add	x8, x28, w19, uxtw
  42163c:	cmp	x8, x20
  421640:	b.cc	421650 <ferror@plt+0x1ddb0>  // b.lo, b.ul, b.last
  421644:	cmp	x28, x20
  421648:	b.cs	42165c <ferror@plt+0x1ddbc>  // b.hs, b.nlast
  42164c:	sub	w19, w20, w28
  421650:	sub	w8, w19, #0x1
  421654:	cmp	w8, #0x7
  421658:	b.ls	421664 <ferror@plt+0x1ddc4>  // b.plast
  42165c:	mov	x24, xzr
  421660:	b	421680 <ferror@plt+0x1dde0>
  421664:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  421668:	ldr	x8, [x8, #648]
  42166c:	mov	x0, x28
  421670:	mov	w1, w19
  421674:	blr	x8
  421678:	ldur	x16, [x29, #-112]
  42167c:	mov	x24, x0
  421680:	stur	x24, [x29, #-16]
  421684:	add	x25, x28, x23
  421688:	ldur	w23, [x29, #-116]
  42168c:	cbz	w23, 4216a0 <ferror@plt+0x1de00>
  421690:	mov	x19, xzr
  421694:	ldur	w24, [x29, #-120]
  421698:	cbnz	x16, 421720 <ferror@plt+0x1de80>
  42169c:	b	4217d4 <ferror@plt+0x1df34>
  4216a0:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4216a4:	add	x8, x8, #0x4f8
  4216a8:	ldr	w10, [sp, #136]
  4216ac:	ldrsw	x9, [x8, #56]
  4216b0:	and	w19, w10, #0xff
  4216b4:	add	w10, w9, #0x1
  4216b8:	add	x9, x8, x9, lsl #6
  4216bc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4216c0:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4216c4:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  4216c8:	add	x26, x9, #0x368
  4216cc:	and	w9, w10, #0xf
  4216d0:	add	x1, x1, #0x92
  4216d4:	add	x2, x2, #0x248
  4216d8:	add	x3, x3, #0xfcb
  4216dc:	sub	x0, x29, #0x58
  4216e0:	str	w9, [x8, #56]
  4216e4:	bl	4030a0 <sprintf@plt>
  4216e8:	sub	x2, x29, #0x58
  4216ec:	mov	w1, #0x40                  	// #64
  4216f0:	mov	x0, x26
  4216f4:	mov	x3, x24
  4216f8:	bl	403160 <snprintf@plt>
  4216fc:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421700:	add	x0, x0, #0x1bc
  421704:	mov	w1, w19
  421708:	mov	x2, x26
  42170c:	bl	4037a0 <printf@plt>
  421710:	ldur	x16, [x29, #-112]
  421714:	mov	x19, xzr
  421718:	ldur	w24, [x29, #-120]
  42171c:	cbz	x16, 4217d4 <ferror@plt+0x1df34>
  421720:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  421724:	ldr	w8, [x8, #564]
  421728:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  42172c:	ldr	w9, [x9, #600]
  421730:	orr	w8, w8, w23
  421734:	orr	w8, w8, w9
  421738:	cbz	w8, 4217d4 <ferror@plt+0x1df34>
  42173c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  421740:	ldr	w8, [x8, #1296]
  421744:	cbnz	w8, 4217d4 <ferror@plt+0x1df34>
  421748:	sub	x8, x27, #0x2
  42174c:	cmp	x8, #0x84
  421750:	b.hi	421788 <ferror@plt+0x1dee8>  // b.pmore
  421754:	adrp	x9, 446000 <warn@@Base+0x5e9c>
  421758:	add	x9, x9, #0xf40
  42175c:	adr	x10, 42176c <ferror@plt+0x1decc>
  421760:	ldrb	w11, [x9, x8]
  421764:	add	x10, x10, x11, lsl #2
  421768:	br	x10
  42176c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  421770:	ldrb	w8, [x8, #1272]
  421774:	cmp	w8, #0x1
  421778:	b.ne	4217d4 <ferror@plt+0x1df34>  // b.any
  42177c:	ldur	x8, [x29, #-16]
  421780:	str	x8, [x16, #24]
  421784:	b	4217d4 <ferror@plt+0x1df34>
  421788:	mov	x8, #0xffffffffffffdeef    	// #-8465
  42178c:	add	x8, x27, x8
  421790:	cmp	x8, #0x26
  421794:	b.hi	4217d4 <ferror@plt+0x1df34>  // b.pmore
  421798:	adrp	x9, 446000 <warn@@Base+0x5e9c>
  42179c:	add	x9, x9, #0xfc5
  4217a0:	adr	x10, 4217b0 <ferror@plt+0x1df10>
  4217a4:	ldrb	w11, [x9, x8]
  4217a8:	add	x10, x10, x11, lsl #2
  4217ac:	br	x10
  4217b0:	cmp	w24, #0x4
  4217b4:	orr	x9, x21, #0x1
  4217b8:	cset	w8, lt  // lt = tstop
  4217bc:	cmp	x9, #0x7
  4217c0:	cset	w9, eq  // eq = none
  4217c4:	cmp	x21, #0x17
  4217c8:	b.eq	421844 <ferror@plt+0x1dfa4>  // b.none
  4217cc:	and	w8, w9, w8
  4217d0:	cbnz	w8, 421844 <ferror@plt+0x1dfa4>
  4217d4:	cbz	x27, 42046c <ferror@plt+0x1cbcc>
  4217d8:	cbnz	w23, 42046c <ferror@plt+0x1cbcc>
  4217dc:	sub	x8, x27, #0x2
  4217e0:	cmp	x8, #0x89
  4217e4:	b.hi	421950 <ferror@plt+0x1e0b0>  // b.pmore
  4217e8:	adrp	x9, 446000 <warn@@Base+0x5e9c>
  4217ec:	add	x9, x9, #0xfec
  4217f0:	adr	x10, 42046c <ferror@plt+0x1cbcc>
  4217f4:	ldrh	w11, [x9, x8, lsl #1]
  4217f8:	add	x10, x10, x11, lsl #2
  4217fc:	br	x10
  421800:	cmp	x21, #0x18
  421804:	b.ne	42046c <ferror@plt+0x1cbcc>  // b.any
  421808:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42180c:	add	x0, x0, #0xace
  421810:	bl	4037a0 <printf@plt>
  421814:	ldur	x4, [x29, #-16]
  421818:	ldp	x5, x1, [sp, #120]
  42181c:	mov	x0, x19
  421820:	ldur	x2, [x29, #-128]
  421824:	mov	w3, w24
  421828:	mov	x6, x22
  42182c:	bl	424130 <ferror@plt+0x20890>
  421830:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421834:	ldr	x1, [x8, #3808]
  421838:	mov	w0, #0x29                  	// #41
  42183c:	bl	4030b0 <putc@plt>
  421840:	b	42046c <ferror@plt+0x1cbcc>
  421844:	mov	x26, x22
  421848:	ldp	w22, w8, [x16, #72]
  42184c:	cmp	w22, w8
  421850:	b.cc	4218b4 <ferror@plt+0x1e014>  // b.lo, b.ul, b.last
  421854:	ldr	x0, [x16, #48]
  421858:	add	w24, w8, #0x400
  42185c:	lsl	x23, x24, #3
  421860:	mov	x1, x23
  421864:	bl	4031e0 <xrealloc@plt>
  421868:	ldur	x8, [x29, #-112]
  42186c:	ldur	x9, [x29, #-112]
  421870:	mov	x1, x23
  421874:	ldur	w23, [x29, #-116]
  421878:	ldr	x8, [x8, #56]
  42187c:	str	x0, [x9, #48]
  421880:	mov	x0, x8
  421884:	bl	4031e0 <xrealloc@plt>
  421888:	ldur	x8, [x29, #-112]
  42188c:	ldur	x9, [x29, #-112]
  421890:	lsl	x1, x24, #2
  421894:	ldr	x8, [x8, #64]
  421898:	str	x0, [x9, #56]
  42189c:	mov	x0, x8
  4218a0:	bl	4031e0 <xrealloc@plt>
  4218a4:	ldur	x16, [x29, #-112]
  4218a8:	str	w24, [x16, #76]
  4218ac:	ldur	w24, [x29, #-120]
  4218b0:	str	x0, [x16, #64]
  4218b4:	ldr	x8, [sp, #112]
  4218b8:	cbz	x8, 4218cc <ferror@plt+0x1e02c>
  4218bc:	ldr	x8, [x8, #48]
  4218c0:	ldur	x9, [x29, #-16]
  4218c4:	add	x8, x9, x8
  4218c8:	stur	x8, [x29, #-16]
  4218cc:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4218d0:	ldrb	w8, [x8, #1276]
  4218d4:	ldr	x9, [x16, #64]
  4218d8:	mov	w10, #0x2137                	// #8503
  4218dc:	cmp	x27, x10
  4218e0:	str	w8, [x9, x22, lsl #2]
  4218e4:	b.ne	421920 <ferror@plt+0x1e080>  // b.any
  4218e8:	ldr	w8, [x16, #80]
  4218ec:	cmp	w8, w22
  4218f0:	b.hi	4233b8 <ferror@plt+0x1fb18>  // b.pmore
  4218f4:	ldr	w9, [x16, #72]
  4218f8:	mov	x22, x26
  4218fc:	cmp	w8, w9
  421900:	b.ls	421980 <ferror@plt+0x1e0e0>  // b.plast
  421904:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421908:	add	x1, x1, #0x44e
  42190c:	mov	w2, #0x5                   	// #5
  421910:	mov	x0, xzr
  421914:	bl	403700 <dcgettext@plt>
  421918:	bl	440164 <warn@@Base>
  42191c:	b	4217d4 <ferror@plt+0x1df34>
  421920:	ldr	w8, [x16, #72]
  421924:	ldr	w9, [x16, #80]
  421928:	cmp	w8, w9
  42192c:	b.ls	421964 <ferror@plt+0x1e0c4>  // b.plast
  421930:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421934:	add	x1, x1, #0x2ea
  421938:	mov	w2, #0x5                   	// #5
  42193c:	mov	x0, xzr
  421940:	bl	403700 <dcgettext@plt>
  421944:	bl	440164 <warn@@Base>
  421948:	mov	x22, x26
  42194c:	b	4217d4 <ferror@plt+0x1df34>
  421950:	mov	x8, #0xffffffffffffdeef    	// #-8465
  421954:	add	x8, x27, x8
  421958:	cmp	x8, #0x4
  42195c:	b.cc	421d5c <ferror@plt+0x1e4bc>  // b.lo, b.ul, b.last
  421960:	b	42046c <ferror@plt+0x1cbcc>
  421964:	ldur	x9, [x29, #-16]
  421968:	ldr	x10, [x16, #48]
  42196c:	add	w8, w8, #0x1
  421970:	str	x9, [x10, x22, lsl #3]
  421974:	str	w8, [x16, #72]
  421978:	mov	x22, x26
  42197c:	b	4217d4 <ferror@plt+0x1df34>
  421980:	ldur	x9, [x29, #-16]
  421984:	ldr	x10, [x16, #56]
  421988:	add	w11, w8, #0x1
  42198c:	str	x9, [x10, x8, lsl #3]
  421990:	str	w11, [x16, #80]
  421994:	b	4217d4 <ferror@plt+0x1df34>
  421998:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  42199c:	ldr	w8, [x8, #1324]
  4219a0:	cbz	w8, 4217d4 <ferror@plt+0x1df34>
  4219a4:	cmp	x21, #0x8
  4219a8:	b.eq	421f6c <ferror@plt+0x1e6cc>  // b.none
  4219ac:	mov	w8, #0x1f02                	// #7938
  4219b0:	cmp	x21, x8
  4219b4:	b.eq	421f3c <ferror@plt+0x1e69c>  // b.none
  4219b8:	cmp	x21, #0xe
  4219bc:	b.ne	421f88 <ferror@plt+0x1e6e8>  // b.any
  4219c0:	ldur	x0, [x29, #-16]
  4219c4:	bl	423458 <ferror@plt+0x1fbb8>
  4219c8:	b	421f50 <ferror@plt+0x1e6b0>
  4219cc:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4219d0:	ldr	w8, [x8, #1324]
  4219d4:	cbz	w8, 4217d4 <ferror@plt+0x1df34>
  4219d8:	cmp	x21, #0x1e
  4219dc:	b.gt	421f10 <ferror@plt+0x1e670>
  4219e0:	cmp	x21, #0x8
  4219e4:	b.eq	42268c <ferror@plt+0x1edec>  // b.none
  4219e8:	cmp	x21, #0xe
  4219ec:	b.ne	422630 <ferror@plt+0x1ed90>  // b.any
  4219f0:	ldur	x0, [x29, #-16]
  4219f4:	bl	423458 <ferror@plt+0x1fbb8>
  4219f8:	b	4226b4 <ferror@plt+0x1ee14>
  4219fc:	cmp	w24, #0x4
  421a00:	orr	x9, x21, #0x1
  421a04:	cset	w8, lt  // lt = tstop
  421a08:	cmp	x9, #0x7
  421a0c:	cset	w9, eq  // eq = none
  421a10:	cmp	x21, #0x17
  421a14:	b.eq	421a20 <ferror@plt+0x1e180>  // b.none
  421a18:	and	w8, w9, w8
  421a1c:	cbz	w8, 4217d4 <ferror@plt+0x1df34>
  421a20:	mov	x24, x22
  421a24:	ldp	w22, w8, [x16, #96]
  421a28:	cmp	w22, w8
  421a2c:	b.cs	422218 <ferror@plt+0x1e978>  // b.hs, b.nlast
  421a30:	ldr	x0, [x16, #88]
  421a34:	mov	w8, w22
  421a38:	b	42223c <ferror@plt+0x1e99c>
  421a3c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  421a40:	mov	w9, #0x1                   	// #1
  421a44:	strb	w9, [x8, #1276]
  421a48:	b	4217b0 <ferror@plt+0x1df10>
  421a4c:	ldur	x8, [x29, #-16]
  421a50:	str	x8, [x16, #40]
  421a54:	b	4217d4 <ferror@plt+0x1df34>
  421a58:	ldur	x8, [x29, #-16]
  421a5c:	str	x8, [x16, #32]
  421a60:	b	4217d4 <ferror@plt+0x1df34>
  421a64:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  421a68:	ldr	w8, [x8, #1324]
  421a6c:	cbz	w8, 4217d4 <ferror@plt+0x1df34>
  421a70:	cmp	x21, #0x7
  421a74:	b.ne	421fe4 <ferror@plt+0x1e744>  // b.any
  421a78:	mov	w0, #0x18                  	// #24
  421a7c:	mov	x23, x22
  421a80:	sub	x22, x25, #0x8
  421a84:	bl	403290 <xmalloc@plt>
  421a88:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  421a8c:	ldr	x9, [x8, #1392]
  421a90:	mov	w10, #0x2                   	// #2
  421a94:	str	w10, [x0]
  421a98:	str	x22, [x0, #8]
  421a9c:	mov	x22, x23
  421aa0:	b	4226d4 <ferror@plt+0x1ee34>
  421aa4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421aa8:	ldr	x1, [x8, #3808]
  421aac:	mov	w0, #0x9                   	// #9
  421ab0:	bl	4030b0 <putc@plt>
  421ab4:	ldur	x8, [x29, #-16]
  421ab8:	sub	x8, x8, #0x1
  421abc:	cmp	x8, #0x4
  421ac0:	b.hi	422254 <ferror@plt+0x1e9b4>  // b.pmore
  421ac4:	adrp	x9, 447000 <warn@@Base+0x6e9c>
  421ac8:	add	x9, x9, #0x100
  421acc:	adr	x10, 421adc <ferror@plt+0x1e23c>
  421ad0:	ldrh	w11, [x9, x8, lsl #1]
  421ad4:	add	x10, x10, x11, lsl #2
  421ad8:	br	x10
  421adc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421ae0:	add	x1, x1, #0xfe0
  421ae4:	b	421df0 <ferror@plt+0x1e550>
  421ae8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421aec:	ldr	x1, [x8, #3808]
  421af0:	mov	w0, #0x9                   	// #9
  421af4:	bl	4030b0 <putc@plt>
  421af8:	ldur	x8, [x29, #-16]
  421afc:	cmp	x8, #0x2
  421b00:	b.eq	42248c <ferror@plt+0x1ebec>  // b.none
  421b04:	cmp	x8, #0x1
  421b08:	b.eq	42247c <ferror@plt+0x1ebdc>  // b.none
  421b0c:	cbnz	x8, 42249c <ferror@plt+0x1ebfc>
  421b10:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421b14:	add	x0, x0, #0x8da
  421b18:	bl	4037a0 <printf@plt>
  421b1c:	b	42046c <ferror@plt+0x1cbcc>
  421b20:	adrp	x19, 468000 <_sch_istable+0x1c50>
  421b24:	ldr	x1, [x19, #3808]
  421b28:	mov	w0, #0x9                   	// #9
  421b2c:	bl	4030b0 <putc@plt>
  421b30:	ldur	x26, [x29, #-16]
  421b34:	cbz	x26, 422260 <ferror@plt+0x1e9c0>
  421b38:	cmp	x21, #0xa
  421b3c:	b.hi	422de0 <ferror@plt+0x1f540>  // b.pmore
  421b40:	mov	w8, #0x1                   	// #1
  421b44:	lsl	x8, x8, x21
  421b48:	mov	w9, #0x618                 	// #1560
  421b4c:	tst	x8, x9
  421b50:	b.eq	422de0 <ferror@plt+0x1f540>  // b.none
  421b54:	cmp	x26, #0x2
  421b58:	b.cs	4224b4 <ferror@plt+0x1ec14>  // b.hs, b.nlast
  421b5c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  421b60:	add	x0, x0, #0x792
  421b64:	bl	403440 <puts@plt>
  421b68:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421b6c:	add	x1, x1, #0xed1
  421b70:	b	422df4 <ferror@plt+0x1f554>
  421b74:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421b78:	ldr	x1, [x8, #3808]
  421b7c:	mov	w0, #0x9                   	// #9
  421b80:	bl	4030b0 <putc@plt>
  421b84:	ldur	x8, [x29, #-16]
  421b88:	cmp	x8, #0x3
  421b8c:	b.eq	422508 <ferror@plt+0x1ec68>  // b.none
  421b90:	cmp	x8, #0x2
  421b94:	b.eq	4224f8 <ferror@plt+0x1ec58>  // b.none
  421b98:	cmp	x8, #0x1
  421b9c:	b.ne	422518 <ferror@plt+0x1ec78>  // b.any
  421ba0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421ba4:	add	x0, x0, #0x86f
  421ba8:	bl	4037a0 <printf@plt>
  421bac:	b	42046c <ferror@plt+0x1cbcc>
  421bb0:	ldr	w19, [sp, #108]
  421bb4:	cmp	w19, #0xff
  421bb8:	b.hi	42046c <ferror@plt+0x1cbcc>  // b.pmore
  421bbc:	ldr	x0, [sp, #96]
  421bc0:	ldur	x8, [x29, #-16]
  421bc4:	sub	x9, x20, x0
  421bc8:	cmp	x8, x9
  421bcc:	b.cs	42046c <ferror@plt+0x1cbcc>  // b.hs, b.nlast
  421bd0:	ldr	x3, [sp, #128]
  421bd4:	ldur	x4, [x29, #-128]
  421bd8:	add	x1, x0, x8
  421bdc:	sub	x6, x29, #0x58
  421be0:	mov	x2, x20
  421be4:	mov	w5, w24
  421be8:	mov	w7, wzr
  421bec:	stur	wzr, [x29, #-88]
  421bf0:	bl	4238bc <ferror@plt+0x2001c>
  421bf4:	ldur	w8, [x29, #-88]
  421bf8:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  421bfc:	add	x9, x9, #0x4f8
  421c00:	add	x9, x9, w19, uxtw #2
  421c04:	str	w8, [x9, #1896]
  421c08:	b	42046c <ferror@plt+0x1cbcc>
  421c0c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421c10:	ldr	x1, [x8, #3808]
  421c14:	mov	w0, #0x9                   	// #9
  421c18:	bl	4030b0 <putc@plt>
  421c1c:	ldur	x8, [x29, #-16]
  421c20:	cmp	x8, #0x3
  421c24:	b.hi	422780 <ferror@plt+0x1eee0>  // b.pmore
  421c28:	adrp	x9, 447000 <warn@@Base+0x6e9c>
  421c2c:	add	x9, x9, #0x18c
  421c30:	adr	x10, 421c40 <ferror@plt+0x1e3a0>
  421c34:	ldrh	w11, [x9, x8, lsl #1]
  421c38:	add	x10, x10, x11, lsl #2
  421c3c:	br	x10
  421c40:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421c44:	add	x0, x0, #0x94d
  421c48:	bl	4037a0 <printf@plt>
  421c4c:	b	42046c <ferror@plt+0x1cbcc>
  421c50:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421c54:	ldr	x1, [x8, #3808]
  421c58:	mov	w0, #0x9                   	// #9
  421c5c:	bl	4030b0 <putc@plt>
  421c60:	ldur	x8, [x29, #-16]
  421c64:	cmp	x8, #0x2
  421c68:	b.eq	422530 <ferror@plt+0x1ec90>  // b.none
  421c6c:	cmp	x8, #0x1
  421c70:	b.eq	422524 <ferror@plt+0x1ec84>  // b.none
  421c74:	cbnz	x8, 422254 <ferror@plt+0x1e9b4>
  421c78:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421c7c:	add	x1, x1, #0xa9e
  421c80:	b	421df0 <ferror@plt+0x1e550>
  421c84:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421c88:	ldr	x1, [x8, #3808]
  421c8c:	mov	w0, #0x9                   	// #9
  421c90:	bl	4030b0 <putc@plt>
  421c94:	ldur	x8, [x29, #-16]
  421c98:	sub	x9, x8, #0x1
  421c9c:	cmp	x9, #0x40
  421ca0:	b.hi	422e18 <ferror@plt+0x1f578>  // b.pmore
  421ca4:	adrp	x10, 447000 <warn@@Base+0x6e9c>
  421ca8:	add	x10, x10, #0x10a
  421cac:	adr	x11, 421cbc <ferror@plt+0x1e41c>
  421cb0:	ldrh	w12, [x10, x9, lsl #1]
  421cb4:	add	x11, x11, x12, lsl #2
  421cb8:	br	x11
  421cbc:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421cc0:	add	x0, x0, #0x996
  421cc4:	bl	4037a0 <printf@plt>
  421cc8:	b	42046c <ferror@plt+0x1cbcc>
  421ccc:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421cd0:	ldr	x1, [x8, #3808]
  421cd4:	mov	w0, #0x9                   	// #9
  421cd8:	bl	4030b0 <putc@plt>
  421cdc:	ldur	x8, [x29, #-16]
  421ce0:	cmp	x8, #0x86
  421ce4:	b.hi	423100 <ferror@plt+0x1f860>  // b.pmore
  421ce8:	adrp	x9, 447000 <warn@@Base+0x6e9c>
  421cec:	add	x9, x9, #0x194
  421cf0:	adr	x10, 421d00 <ferror@plt+0x1e460>
  421cf4:	ldrh	w11, [x9, x8, lsl #1]
  421cf8:	add	x10, x10, x11, lsl #2
  421cfc:	br	x10
  421d00:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421d04:	add	x0, x0, #0x6e0
  421d08:	bl	4037a0 <printf@plt>
  421d0c:	b	42046c <ferror@plt+0x1cbcc>
  421d10:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421d14:	ldr	x1, [x8, #3808]
  421d18:	mov	w0, #0x9                   	// #9
  421d1c:	bl	4030b0 <putc@plt>
  421d20:	ldur	x8, [x29, #-16]
  421d24:	cmp	x8, #0x3
  421d28:	b.hi	42279c <ferror@plt+0x1eefc>  // b.pmore
  421d2c:	adrp	x9, 447000 <warn@@Base+0x6e9c>
  421d30:	add	x9, x9, #0x2ea
  421d34:	adr	x10, 421d44 <ferror@plt+0x1e4a4>
  421d38:	ldrh	w11, [x9, x8, lsl #1]
  421d3c:	add	x10, x10, x11, lsl #2
  421d40:	br	x10
  421d44:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421d48:	add	x1, x1, #0x4b9
  421d4c:	b	421df0 <ferror@plt+0x1e550>
  421d50:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  421d54:	mov	w9, #0x1                   	// #1
  421d58:	strb	w9, [x8, #1276]
  421d5c:	cmp	w24, #0x4
  421d60:	orr	x9, x21, #0x1
  421d64:	cset	w8, lt  // lt = tstop
  421d68:	cmp	x9, #0x7
  421d6c:	cset	w9, eq  // eq = none
  421d70:	cmp	x21, #0x17
  421d74:	b.eq	421d80 <ferror@plt+0x1e4e0>  // b.none
  421d78:	and	w8, w9, w8
  421d7c:	cbz	w8, 421d98 <ferror@plt+0x1e4f8>
  421d80:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421d84:	add	x1, x1, #0xabd
  421d88:	mov	w2, #0x5                   	// #5
  421d8c:	mov	x0, xzr
  421d90:	bl	403700 <dcgettext@plt>
  421d94:	bl	4037a0 <printf@plt>
  421d98:	cbz	x19, 42046c <ferror@plt+0x1cbcc>
  421d9c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421da0:	add	x0, x0, #0xace
  421da4:	bl	4037a0 <printf@plt>
  421da8:	ldur	x4, [x29, #-16]
  421dac:	ldp	x5, x1, [sp, #120]
  421db0:	mov	x0, x19
  421db4:	ldur	x2, [x29, #-128]
  421db8:	mov	w3, w24
  421dbc:	mov	x6, x22
  421dc0:	bl	424130 <ferror@plt+0x20890>
  421dc4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421dc8:	ldr	x1, [x8, #3808]
  421dcc:	mov	w19, w0
  421dd0:	mov	w0, #0x29                  	// #41
  421dd4:	bl	4030b0 <putc@plt>
  421dd8:	cbz	w19, 42046c <ferror@plt+0x1cbcc>
  421ddc:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  421de0:	ldrb	w8, [x8, #1276]
  421de4:	tbnz	w8, #0, 42046c <ferror@plt+0x1cbcc>
  421de8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421dec:	add	x1, x1, #0xad1
  421df0:	mov	w2, #0x5                   	// #5
  421df4:	mov	x0, xzr
  421df8:	bl	403700 <dcgettext@plt>
  421dfc:	bl	4037a0 <printf@plt>
  421e00:	b	42046c <ferror@plt+0x1cbcc>
  421e04:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421e08:	ldr	x1, [x8, #3808]
  421e0c:	mov	w0, #0x9                   	// #9
  421e10:	bl	4030b0 <putc@plt>
  421e14:	ldur	x8, [x29, #-16]
  421e18:	cmp	x8, #0x3
  421e1c:	b.eq	42255c <ferror@plt+0x1ecbc>  // b.none
  421e20:	cmp	x8, #0x2
  421e24:	b.eq	42253c <ferror@plt+0x1ec9c>  // b.none
  421e28:	cmp	x8, #0x1
  421e2c:	b.ne	42256c <ferror@plt+0x1eccc>  // b.any
  421e30:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421e34:	add	x0, x0, #0x8a6
  421e38:	bl	4037a0 <printf@plt>
  421e3c:	b	42046c <ferror@plt+0x1cbcc>
  421e40:	cmp	x21, #0x14
  421e44:	b.gt	422040 <ferror@plt+0x1e7a0>
  421e48:	sub	x8, x21, #0x11
  421e4c:	cmp	x8, #0x3
  421e50:	b.cc	422064 <ferror@plt+0x1e7c4>  // b.lo, b.ul, b.last
  421e54:	b	42205c <ferror@plt+0x1e7bc>
  421e58:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421e5c:	ldr	x1, [x8, #3808]
  421e60:	mov	w0, #0x9                   	// #9
  421e64:	bl	4030b0 <putc@plt>
  421e68:	ldur	x8, [x29, #-16]
  421e6c:	cmp	x8, #0x2
  421e70:	b.eq	422578 <ferror@plt+0x1ecd8>  // b.none
  421e74:	cmp	x8, #0x1
  421e78:	b.eq	42254c <ferror@plt+0x1ecac>  // b.none
  421e7c:	cbnz	x8, 422588 <ferror@plt+0x1ece8>
  421e80:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421e84:	add	x0, x0, #0x918
  421e88:	bl	4037a0 <printf@plt>
  421e8c:	b	42046c <ferror@plt+0x1cbcc>
  421e90:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421e94:	ldr	x1, [x8, #3808]
  421e98:	mov	w0, #0x9                   	// #9
  421e9c:	bl	4030b0 <putc@plt>
  421ea0:	ldur	x8, [x29, #-16]
  421ea4:	cmp	x8, #0x0
  421ea8:	b.gt	4220fc <ferror@plt+0x1e85c>
  421eac:	cmn	x8, #0x1
  421eb0:	b.eq	42210c <ferror@plt+0x1e86c>  // b.none
  421eb4:	cbnz	x8, 42046c <ferror@plt+0x1cbcc>
  421eb8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421ebc:	add	x0, x0, #0xa24
  421ec0:	bl	4037a0 <printf@plt>
  421ec4:	b	42046c <ferror@plt+0x1cbcc>
  421ec8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  421ecc:	ldr	x1, [x8, #3808]
  421ed0:	mov	w0, #0x9                   	// #9
  421ed4:	bl	4030b0 <putc@plt>
  421ed8:	ldur	x8, [x29, #-16]
  421edc:	sub	x9, x8, #0x1
  421ee0:	cmp	x9, #0x23
  421ee4:	b.hi	422ef0 <ferror@plt+0x1f650>  // b.pmore
  421ee8:	adrp	x8, 447000 <warn@@Base+0x6e9c>
  421eec:	add	x8, x8, #0x2a2
  421ef0:	adr	x10, 421f00 <ferror@plt+0x1e660>
  421ef4:	ldrh	w11, [x8, x9, lsl #1]
  421ef8:	add	x10, x10, x11, lsl #2
  421efc:	br	x10
  421f00:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  421f04:	add	x0, x0, #0x53a
  421f08:	bl	4037a0 <printf@plt>
  421f0c:	b	42046c <ferror@plt+0x1cbcc>
  421f10:	cmp	x21, #0x1f
  421f14:	b.eq	4226ac <ferror@plt+0x1ee0c>  // b.none
  421f18:	mov	w8, #0x1f02                	// #7938
  421f1c:	cmp	x21, x8
  421f20:	b.ne	422630 <ferror@plt+0x1ed90>  // b.any
  421f24:	ldur	x0, [x29, #-16]
  421f28:	ldr	x1, [sp, #112]
  421f2c:	ldur	x2, [x29, #-128]
  421f30:	mov	w3, wzr
  421f34:	bl	423688 <ferror@plt+0x1fde8>
  421f38:	b	4226b4 <ferror@plt+0x1ee14>
  421f3c:	ldur	x0, [x29, #-16]
  421f40:	ldr	x1, [sp, #112]
  421f44:	ldur	x2, [x29, #-128]
  421f48:	mov	w3, wzr
  421f4c:	bl	423688 <ferror@plt+0x1fde8>
  421f50:	mov	x23, x0
  421f54:	mov	w0, #0x18                  	// #24
  421f58:	bl	403290 <xmalloc@plt>
  421f5c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  421f60:	ldr	x9, [x8, #1392]
  421f64:	str	wzr, [x0]
  421f68:	b	4226d0 <ferror@plt+0x1ee30>
  421f6c:	mov	w0, #0x18                  	// #24
  421f70:	bl	403290 <xmalloc@plt>
  421f74:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  421f78:	ldr	x9, [x8, #1392]
  421f7c:	str	wzr, [x0]
  421f80:	str	x28, [x0, #8]
  421f84:	b	4226d8 <ferror@plt+0x1ee38>
  421f88:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421f8c:	add	x1, x1, #0x491
  421f90:	mov	w2, #0x5                   	// #5
  421f94:	mov	x0, xzr
  421f98:	bl	403700 <dcgettext@plt>
  421f9c:	stur	x0, [x29, #-112]
  421fa0:	cbz	x21, 42281c <ferror@plt+0x1ef7c>
  421fa4:	mov	w0, w21
  421fa8:	bl	44217c <warn@@Base+0x2018>
  421fac:	mov	x26, x0
  421fb0:	cbnz	x0, 422824 <ferror@plt+0x1ef84>
  421fb4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421fb8:	add	x1, x1, #0xb6a
  421fbc:	mov	w2, #0x5                   	// #5
  421fc0:	bl	403700 <dcgettext@plt>
  421fc4:	adrp	x26, 46b000 <_bfd_std_section+0x2118>
  421fc8:	add	x26, x26, #0x798
  421fcc:	mov	x2, x0
  421fd0:	mov	w1, #0x64                  	// #100
  421fd4:	mov	x0, x26
  421fd8:	mov	x3, x21
  421fdc:	bl	403160 <snprintf@plt>
  421fe0:	b	422824 <ferror@plt+0x1ef84>
  421fe4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  421fe8:	add	x1, x1, #0x491
  421fec:	mov	w2, #0x5                   	// #5
  421ff0:	mov	x0, xzr
  421ff4:	bl	403700 <dcgettext@plt>
  421ff8:	stur	x0, [x29, #-112]
  421ffc:	cbz	x21, 422878 <ferror@plt+0x1efd8>
  422000:	mov	w0, w21
  422004:	bl	44217c <warn@@Base+0x2018>
  422008:	mov	x26, x0
  42200c:	cbnz	x0, 422880 <ferror@plt+0x1efe0>
  422010:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422014:	add	x1, x1, #0xb6a
  422018:	mov	w2, #0x5                   	// #5
  42201c:	bl	403700 <dcgettext@plt>
  422020:	adrp	x26, 46b000 <_bfd_std_section+0x2118>
  422024:	add	x26, x26, #0x798
  422028:	mov	x2, x0
  42202c:	mov	w1, #0x64                  	// #100
  422030:	mov	x0, x26
  422034:	mov	x3, x21
  422038:	bl	403160 <snprintf@plt>
  42203c:	b	422880 <ferror@plt+0x1efe0>
  422040:	cmp	x21, #0x15
  422044:	b.eq	422064 <ferror@plt+0x1e7c4>  // b.none
  422048:	cmp	x21, #0x20
  42204c:	b.eq	42046c <ferror@plt+0x1cbcc>  // b.none
  422050:	mov	w8, #0x1f20                	// #7968
  422054:	cmp	x21, x8
  422058:	b.eq	42046c <ferror@plt+0x1cbcc>  // b.none
  42205c:	ldur	x8, [x29, #-16]
  422060:	b	422074 <ferror@plt+0x1e7d4>
  422064:	ldur	x8, [x29, #-16]
  422068:	ldr	x9, [sp, #120]
  42206c:	add	x8, x8, x9
  422070:	stur	x8, [x29, #-16]
  422074:	ldr	x9, [x22, #48]
  422078:	cmp	x8, x9
  42207c:	b.cs	422270 <ferror@plt+0x1e9d0>  // b.hs, b.nlast
  422080:	ldr	x10, [x22, #32]
  422084:	mov	x19, xzr
  422088:	mov	w9, wzr
  42208c:	add	x10, x10, x8
  422090:	mov	w8, #0x1                   	// #1
  422094:	b	4220a8 <ferror@plt+0x1e808>
  422098:	orr	w13, w8, #0x2
  42209c:	cmp	w12, #0x0
  4220a0:	csel	w8, w8, w13, eq  // eq = none
  4220a4:	tbz	w11, #7, 4220e4 <ferror@plt+0x1e844>
  4220a8:	cmp	x10, x20
  4220ac:	b.cs	4220e8 <ferror@plt+0x1e848>  // b.hs, b.nlast
  4220b0:	ldrb	w11, [x10], #1
  4220b4:	cmp	w9, #0x3f
  4220b8:	and	x12, x11, #0x7f
  4220bc:	b.hi	422098 <ferror@plt+0x1e7f8>  // b.pmore
  4220c0:	mov	w13, w9
  4220c4:	lsl	x15, x12, x13
  4220c8:	orr	x19, x15, x19
  4220cc:	lsr	x13, x19, x13
  4220d0:	orr	w14, w8, #0x2
  4220d4:	cmp	x13, x12
  4220d8:	csel	w8, w8, w14, eq  // eq = none
  4220dc:	add	w9, w9, #0x7
  4220e0:	tbnz	w11, #7, 4220a8 <ferror@plt+0x1e808>
  4220e4:	and	w8, w8, #0xfffffffe
  4220e8:	tbnz	w8, #0, 4228b8 <ferror@plt+0x1f018>
  4220ec:	tbz	w8, #1, 4228d0 <ferror@plt+0x1f030>
  4220f0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4220f4:	add	x1, x1, #0xda
  4220f8:	b	4228c0 <ferror@plt+0x1f020>
  4220fc:	cmp	x8, #0x1
  422100:	b.eq	42278c <ferror@plt+0x1eeec>  // b.none
  422104:	cmp	x8, #0xff
  422108:	b.ne	42046c <ferror@plt+0x1cbcc>  // b.any
  42210c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422110:	add	x1, x1, #0xa18
  422114:	b	421df0 <ferror@plt+0x1e550>
  422118:	sub	x1, x29, #0x58
  42211c:	sub	x2, x29, #0x18
  422120:	mov	x0, x25
  422124:	bl	440648 <warn@@Base+0x4e4>
  422128:	add	x8, x25, #0x10
  42212c:	cmp	x8, x20
  422130:	b.ls	42213c <ferror@plt+0x1e89c>  // b.plast
  422134:	stp	xzr, xzr, [x29, #-104]
  422138:	b	42214c <ferror@plt+0x1e8ac>
  42213c:	sub	x1, x29, #0x60
  422140:	sub	x2, x29, #0x68
  422144:	mov	x0, x19
  422148:	bl	440648 <warn@@Base+0x4e4>
  42214c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  422150:	ldr	x8, [x8, #648]
  422154:	adrp	x9, 440000 <ferror@plt+0x3c760>
  422158:	add	x9, x9, #0x34c
  42215c:	cmp	x8, x9
  422160:	b.eq	4222f8 <ferror@plt+0x1ea58>  // b.none
  422164:	ldp	x3, x1, [x29, #-96]
  422168:	ldur	x2, [x29, #-24]
  42216c:	ldur	x4, [x29, #-104]
  422170:	b	422310 <ferror@plt+0x1ea70>
  422174:	sub	x1, x29, #0x18
  422178:	sub	x2, x29, #0x10
  42217c:	mov	x0, x25
  422180:	bl	440648 <warn@@Base+0x4e4>
  422184:	ldr	w8, [sp, #136]
  422188:	ldp	x3, x24, [x29, #-24]
  42218c:	and	w19, w8, #0xff
  422190:	cbz	x3, 4221d4 <ferror@plt+0x1e934>
  422194:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  422198:	add	x2, x2, #0xb7e
  42219c:	sub	x0, x29, #0x58
  4221a0:	mov	w1, #0x40                  	// #64
  4221a4:	mov	x26, x22
  4221a8:	mov	w22, #0x40                  	// #64
  4221ac:	sub	x23, x29, #0x58
  4221b0:	bl	403160 <snprintf@plt>
  4221b4:	add	x8, x23, w0, sxtw
  4221b8:	ldur	w23, [x29, #-116]
  4221bc:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  4221c0:	sub	w1, w22, w0
  4221c4:	mov	x22, x26
  4221c8:	add	x2, x2, #0x1eb
  4221cc:	mov	x0, x8
  4221d0:	b	4221e4 <ferror@plt+0x1e944>
  4221d4:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  4221d8:	add	x2, x2, #0xb7e
  4221dc:	sub	x0, x29, #0x58
  4221e0:	mov	w1, #0x40                  	// #64
  4221e4:	mov	x3, x24
  4221e8:	bl	403160 <snprintf@plt>
  4221ec:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4221f0:	add	x0, x0, #0x2a7
  4221f4:	sub	x2, x29, #0x58
  4221f8:	mov	w1, w19
  4221fc:	bl	4037a0 <printf@plt>
  422200:	ldur	x16, [x29, #-112]
  422204:	mov	x19, xzr
  422208:	add	x25, x25, #0x8
  42220c:	ldur	w24, [x29, #-120]
  422210:	cbnz	x16, 421720 <ferror@plt+0x1de80>
  422214:	b	4217d4 <ferror@plt+0x1df34>
  422218:	ldr	x0, [x16, #88]
  42221c:	add	w23, w8, #0x400
  422220:	lsl	x1, x23, #3
  422224:	bl	4031e0 <xrealloc@plt>
  422228:	ldur	x16, [x29, #-112]
  42222c:	ldr	w8, [x16, #96]
  422230:	str	w23, [x16, #100]
  422234:	ldur	w23, [x29, #-116]
  422238:	str	x0, [x16, #88]
  42223c:	ldur	x9, [x29, #-16]
  422240:	add	w8, w8, #0x1
  422244:	str	x9, [x0, x22, lsl #3]
  422248:	str	w8, [x16, #96]
  42224c:	mov	x22, x24
  422250:	b	422ee8 <ferror@plt+0x1f648>
  422254:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422258:	add	x1, x1, #0xa8f
  42225c:	b	421df0 <ferror@plt+0x1e550>
  422260:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422264:	add	x0, x0, #0xe9a
  422268:	bl	4037a0 <printf@plt>
  42226c:	b	42046c <ferror@plt+0x1cbcc>
  422270:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422274:	add	x1, x1, #0xaed
  422278:	mov	w2, #0x5                   	// #5
  42227c:	mov	x0, xzr
  422280:	bl	403700 <dcgettext@plt>
  422284:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  422288:	add	x8, x8, #0x4f8
  42228c:	ldrsw	x9, [x8, #56]
  422290:	ldur	x20, [x29, #-16]
  422294:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422298:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42229c:	add	w10, w9, #0x1
  4222a0:	add	x9, x8, x9, lsl #6
  4222a4:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  4222a8:	mov	x19, x0
  4222ac:	add	x21, x9, #0x368
  4222b0:	and	w9, w10, #0xf
  4222b4:	add	x1, x1, #0x92
  4222b8:	add	x2, x2, #0x248
  4222bc:	add	x3, x3, #0xfcb
  4222c0:	sub	x0, x29, #0x58
  4222c4:	str	w9, [x8, #56]
  4222c8:	bl	4030a0 <sprintf@plt>
  4222cc:	sub	x2, x29, #0x58
  4222d0:	mov	w1, #0x40                  	// #64
  4222d4:	mov	x0, x21
  4222d8:	mov	x3, x20
  4222dc:	bl	403160 <snprintf@plt>
  4222e0:	ldr	x8, [x22, #32]
  4222e4:	mov	x0, x19
  4222e8:	mov	x1, x21
  4222ec:	sub	x2, x28, x8
  4222f0:	bl	440164 <warn@@Base>
  4222f4:	b	42046c <ferror@plt+0x1cbcc>
  4222f8:	ldp	x1, x3, [x29, #-96]
  4222fc:	ldur	x4, [x29, #-24]
  422300:	ldur	x2, [x29, #-104]
  422304:	stp	x3, x1, [x29, #-96]
  422308:	stur	x4, [x29, #-104]
  42230c:	stur	x2, [x29, #-24]
  422310:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422314:	add	x0, x0, #0x1d9
  422318:	bl	4037a0 <printf@plt>
  42231c:	ldur	x16, [x29, #-112]
  422320:	mov	x19, xzr
  422324:	add	x25, x25, #0x10
  422328:	ldur	w24, [x29, #-120]
  42232c:	cbnz	x16, 421720 <ferror@plt+0x1de80>
  422330:	b	4217d4 <ferror@plt+0x1df34>
  422334:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422338:	add	x1, x1, #0xe4c
  42233c:	mov	w2, #0x5                   	// #5
  422340:	mov	x0, xzr
  422344:	bl	403700 <dcgettext@plt>
  422348:	ldr	x22, [sp, #88]
  42234c:	mov	x24, x0
  422350:	b	42246c <ferror@plt+0x1ebcc>
  422354:	ldr	x19, [sp, #80]
  422358:	adrp	x24, 445000 <warn@@Base+0x4e9c>
  42235c:	add	x24, x24, #0x830
  422360:	b	422704 <ferror@plt+0x1ee64>
  422364:	str	wzr, [sp, #88]
  422368:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42236c:	add	x1, x1, #0x261
  422370:	mov	w2, #0x5                   	// #5
  422374:	mov	x0, xzr
  422378:	bl	403700 <dcgettext@plt>
  42237c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  422380:	add	x8, x8, #0x4f8
  422384:	ldrsw	x9, [x8, #56]
  422388:	ldr	w10, [sp, #136]
  42238c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422390:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  422394:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  422398:	and	w26, w10, #0xff
  42239c:	add	w10, w9, #0x1
  4223a0:	add	x9, x8, x9, lsl #6
  4223a4:	str	x0, [sp, #80]
  4223a8:	add	x19, x9, #0x368
  4223ac:	and	w9, w10, #0xf
  4223b0:	add	x1, x1, #0x92
  4223b4:	add	x2, x2, #0x248
  4223b8:	add	x3, x3, #0xfcb
  4223bc:	sub	x0, x29, #0x58
  4223c0:	str	w9, [x8, #56]
  4223c4:	bl	4030a0 <sprintf@plt>
  4223c8:	sub	x2, x29, #0x58
  4223cc:	mov	w1, #0x40                  	// #64
  4223d0:	mov	x0, x19
  4223d4:	mov	x3, x24
  4223d8:	bl	403160 <snprintf@plt>
  4223dc:	ldur	x0, [x29, #-16]
  4223e0:	ldr	x1, [sp, #112]
  4223e4:	ldur	x2, [x29, #-128]
  4223e8:	ldr	w3, [sp, #88]
  4223ec:	bl	423688 <ferror@plt+0x1fde8>
  4223f0:	mov	x3, x0
  4223f4:	ldr	x0, [sp, #80]
  4223f8:	mov	w1, w26
  4223fc:	mov	x2, x19
  422400:	b	422714 <ferror@plt+0x1ee74>
  422404:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  422408:	ldr	x9, [x9, #648]
  42240c:	add	x0, x8, x24
  422410:	blr	x9
  422414:	ldrsw	x8, [x22, #56]
  422418:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42241c:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  422420:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  422424:	add	w9, w8, #0x1
  422428:	add	x8, x22, x8, lsl #6
  42242c:	mov	x23, x0
  422430:	add	x24, x8, #0x368
  422434:	and	w8, w9, #0xf
  422438:	add	x1, x1, #0x92
  42243c:	add	x2, x2, #0x248
  422440:	add	x3, x3, #0xfcb
  422444:	sub	x0, x29, #0x58
  422448:	str	w8, [x22, #56]
  42244c:	bl	4030a0 <sprintf@plt>
  422450:	sub	x2, x29, #0x58
  422454:	mov	w1, #0x40                  	// #64
  422458:	mov	x0, x24
  42245c:	mov	x3, x23
  422460:	bl	403160 <snprintf@plt>
  422464:	ldr	x22, [sp, #88]
  422468:	ldur	w23, [x29, #-116]
  42246c:	ldr	w1, [sp, #136]
  422470:	mov	x0, x26
  422474:	mov	x2, x19
  422478:	b	422710 <ferror@plt+0x1ee70>
  42247c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422480:	add	x0, x0, #0x8e4
  422484:	bl	4037a0 <printf@plt>
  422488:	b	42046c <ferror@plt+0x1cbcc>
  42248c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422490:	add	x0, x0, #0x8ea
  422494:	bl	4037a0 <printf@plt>
  422498:	b	42046c <ferror@plt+0x1cbcc>
  42249c:	sub	x8, x8, #0x40
  4224a0:	cmp	x8, #0xbf
  4224a4:	b.hi	422948 <ferror@plt+0x1f0a8>  // b.pmore
  4224a8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4224ac:	add	x1, x1, #0x8f3
  4224b0:	b	421df0 <ferror@plt+0x1e550>
  4224b4:	ldr	w8, [sp, #108]
  4224b8:	sub	x21, x25, x26
  4224bc:	sub	w8, w8, #0x1
  4224c0:	cmp	w8, #0x100
  4224c4:	b.cs	422954 <ferror@plt+0x1f0b4>  // b.hs, b.nlast
  4224c8:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  4224cc:	add	x9, x9, #0x4f8
  4224d0:	add	x8, x9, w8, uxtw #2
  4224d4:	ldr	x1, [x19, #3808]
  4224d8:	ldr	w22, [x8, #1896]
  4224dc:	mov	w0, #0x28                  	// #40
  4224e0:	bl	4030b0 <putc@plt>
  4224e4:	cbz	w22, 422960 <ferror@plt+0x1f0c0>
  4224e8:	adrp	x19, 44d000 <warn@@Base+0xce9c>
  4224ec:	mov	w28, wzr
  4224f0:	add	x19, x19, #0xb34
  4224f4:	b	42296c <ferror@plt+0x1f0cc>
  4224f8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4224fc:	add	x0, x0, #0x878
  422500:	bl	4037a0 <printf@plt>
  422504:	b	42046c <ferror@plt+0x1cbcc>
  422508:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42250c:	add	x0, x0, #0x884
  422510:	bl	4037a0 <printf@plt>
  422514:	b	42046c <ferror@plt+0x1cbcc>
  422518:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42251c:	add	x1, x1, #0x88e
  422520:	b	421df0 <ferror@plt+0x1e550>
  422524:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422528:	add	x1, x1, #0xaa3
  42252c:	b	421df0 <ferror@plt+0x1e550>
  422530:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422534:	add	x1, x1, #0xaae
  422538:	b	421df0 <ferror@plt+0x1e550>
  42253c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422540:	add	x0, x0, #0x8ae
  422544:	bl	4037a0 <printf@plt>
  422548:	b	42046c <ferror@plt+0x1cbcc>
  42254c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422550:	add	x0, x0, #0x91f
  422554:	bl	4037a0 <printf@plt>
  422558:	b	42046c <ferror@plt+0x1cbcc>
  42255c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422560:	add	x0, x0, #0x8b9
  422564:	bl	4037a0 <printf@plt>
  422568:	b	42046c <ferror@plt+0x1cbcc>
  42256c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422570:	add	x1, x1, #0x8c5
  422574:	b	421df0 <ferror@plt+0x1e550>
  422578:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42257c:	add	x0, x0, #0x929
  422580:	bl	4037a0 <printf@plt>
  422584:	b	42046c <ferror@plt+0x1cbcc>
  422588:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42258c:	add	x1, x1, #0x938
  422590:	b	421df0 <ferror@plt+0x1e550>
  422594:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422598:	add	x1, x1, #0xe02
  42259c:	mov	w2, #0x5                   	// #5
  4225a0:	mov	x0, xzr
  4225a4:	bl	403700 <dcgettext@plt>
  4225a8:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  4225ac:	add	x10, x10, #0x4f8
  4225b0:	ldrsw	x8, [x10, #56]
  4225b4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4225b8:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4225bc:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  4225c0:	add	w9, w8, #0x1
  4225c4:	add	x8, x10, x8, lsl #6
  4225c8:	mov	x23, x0
  4225cc:	add	x26, x8, #0x368
  4225d0:	and	w8, w9, #0xf
  4225d4:	add	x1, x1, #0x92
  4225d8:	add	x2, x2, #0x248
  4225dc:	add	x3, x3, #0xfcb
  4225e0:	sub	x0, x29, #0x58
  4225e4:	str	w8, [x10, #56]
  4225e8:	bl	4030a0 <sprintf@plt>
  4225ec:	sub	x2, x29, #0x58
  4225f0:	mov	w1, #0x40                  	// #64
  4225f4:	mov	x0, x26
  4225f8:	mov	x3, x24
  4225fc:	bl	403160 <snprintf@plt>
  422600:	mov	x0, x23
  422604:	mov	x1, x26
  422608:	bl	440164 <warn@@Base>
  42260c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422610:	add	x1, x1, #0xbf2
  422614:	mov	w2, #0x5                   	// #5
  422618:	mov	x0, xzr
  42261c:	bl	403700 <dcgettext@plt>
  422620:	ldp	x19, x22, [sp, #80]
  422624:	ldur	w23, [x29, #-116]
  422628:	ldr	w26, [sp, #72]
  42262c:	b	422700 <ferror@plt+0x1ee60>
  422630:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422634:	add	x1, x1, #0x491
  422638:	mov	w2, #0x5                   	// #5
  42263c:	mov	x0, xzr
  422640:	bl	403700 <dcgettext@plt>
  422644:	stur	x0, [x29, #-112]
  422648:	cbz	x21, 422e94 <ferror@plt+0x1f5f4>
  42264c:	mov	w0, w21
  422650:	bl	44217c <warn@@Base+0x2018>
  422654:	mov	x26, x0
  422658:	cbnz	x0, 422e9c <ferror@plt+0x1f5fc>
  42265c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422660:	add	x1, x1, #0xb6a
  422664:	mov	w2, #0x5                   	// #5
  422668:	bl	403700 <dcgettext@plt>
  42266c:	adrp	x26, 46b000 <_bfd_std_section+0x2118>
  422670:	add	x26, x26, #0x798
  422674:	mov	x2, x0
  422678:	mov	w1, #0x64                  	// #100
  42267c:	mov	x0, x26
  422680:	mov	x3, x21
  422684:	bl	403160 <snprintf@plt>
  422688:	b	422e9c <ferror@plt+0x1f5fc>
  42268c:	mov	w0, #0x18                  	// #24
  422690:	bl	403290 <xmalloc@plt>
  422694:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  422698:	ldr	x9, [x8, #1392]
  42269c:	mov	w10, #0x1                   	// #1
  4226a0:	str	w10, [x0]
  4226a4:	str	x28, [x0, #8]
  4226a8:	b	4226d8 <ferror@plt+0x1ee38>
  4226ac:	ldur	x0, [x29, #-16]
  4226b0:	bl	423570 <ferror@plt+0x1fcd0>
  4226b4:	mov	x23, x0
  4226b8:	mov	w0, #0x18                  	// #24
  4226bc:	bl	403290 <xmalloc@plt>
  4226c0:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4226c4:	ldr	x9, [x8, #1392]
  4226c8:	mov	w10, #0x1                   	// #1
  4226cc:	str	w10, [x0]
  4226d0:	str	x23, [x0, #8]
  4226d4:	ldur	w23, [x29, #-116]
  4226d8:	str	x9, [x0, #16]
  4226dc:	str	x0, [x8, #1392]
  4226e0:	b	4217d4 <ferror@plt+0x1df34>
  4226e4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4226e8:	add	x1, x1, #0xdbe
  4226ec:	mov	w2, #0x5                   	// #5
  4226f0:	mov	x0, xzr
  4226f4:	bl	403700 <dcgettext@plt>
  4226f8:	ldur	w23, [x29, #-116]
  4226fc:	ldr	x19, [sp, #80]
  422700:	mov	x24, x0
  422704:	ldr	x2, [sp, #136]
  422708:	mov	x0, x19
  42270c:	mov	w1, w26
  422710:	mov	x3, x24
  422714:	bl	4037a0 <printf@plt>
  422718:	ldur	x16, [x29, #-112]
  42271c:	mov	x19, xzr
  422720:	ldur	w24, [x29, #-120]
  422724:	cbnz	x16, 421720 <ferror@plt+0x1de80>
  422728:	b	4217d4 <ferror@plt+0x1df34>
  42272c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422730:	add	x0, x0, #0x968
  422734:	bl	4037a0 <printf@plt>
  422738:	b	42046c <ferror@plt+0x1cbcc>
  42273c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422740:	add	x0, x0, #0x95e
  422744:	bl	4037a0 <printf@plt>
  422748:	b	42046c <ferror@plt+0x1cbcc>
  42274c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422750:	add	x0, x0, #0x974
  422754:	bl	4037a0 <printf@plt>
  422758:	b	42046c <ferror@plt+0x1cbcc>
  42275c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422760:	add	x1, x1, #0x4d1
  422764:	b	421df0 <ferror@plt+0x1e550>
  422768:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42276c:	add	x1, x1, #0x4c7
  422770:	b	421df0 <ferror@plt+0x1e550>
  422774:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422778:	add	x1, x1, #0x4f2
  42277c:	b	421df0 <ferror@plt+0x1e550>
  422780:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422784:	add	x1, x1, #0x987
  422788:	b	421df0 <ferror@plt+0x1e550>
  42278c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422790:	add	x0, x0, #0xa30
  422794:	bl	4037a0 <printf@plt>
  422798:	b	42046c <ferror@plt+0x1cbcc>
  42279c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4227a0:	add	x1, x1, #0x513
  4227a4:	mov	w2, #0x5                   	// #5
  4227a8:	mov	x0, xzr
  4227ac:	bl	403700 <dcgettext@plt>
  4227b0:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4227b4:	add	x8, x8, #0x4f8
  4227b8:	ldrsw	x9, [x8, #56]
  4227bc:	ldur	x20, [x29, #-16]
  4227c0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4227c4:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4227c8:	add	w10, w9, #0x1
  4227cc:	add	x9, x8, x9, lsl #6
  4227d0:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  4227d4:	mov	x19, x0
  4227d8:	add	x21, x9, #0x368
  4227dc:	and	w9, w10, #0xf
  4227e0:	add	x1, x1, #0x92
  4227e4:	add	x2, x2, #0x248
  4227e8:	add	x3, x3, #0xfcb
  4227ec:	sub	x0, x29, #0x58
  4227f0:	str	w9, [x8, #56]
  4227f4:	bl	4030a0 <sprintf@plt>
  4227f8:	sub	x2, x29, #0x58
  4227fc:	mov	w1, #0x40                  	// #64
  422800:	mov	x0, x21
  422804:	mov	x3, x20
  422808:	bl	403160 <snprintf@plt>
  42280c:	mov	x0, x19
  422810:	mov	x1, x21
  422814:	bl	4037a0 <printf@plt>
  422818:	b	42046c <ferror@plt+0x1cbcc>
  42281c:	adrp	x26, 44b000 <warn@@Base+0xae9c>
  422820:	add	x26, x26, #0xb59
  422824:	mov	w8, #0x2001                	// #8193
  422828:	cmp	x27, x8
  42282c:	b.ne	42283c <ferror@plt+0x1ef9c>  // b.any
  422830:	adrp	x24, 44b000 <warn@@Base+0xae9c>
  422834:	add	x24, x24, #0x135
  422838:	b	422ed8 <ferror@plt+0x1f638>
  42283c:	mov	w0, w27
  422840:	bl	442400 <warn@@Base+0x229c>
  422844:	mov	x24, x0
  422848:	cbnz	x0, 422ed8 <ferror@plt+0x1f638>
  42284c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422850:	add	x1, x1, #0x15d
  422854:	mov	w2, #0x5                   	// #5
  422858:	bl	403700 <dcgettext@plt>
  42285c:	adrp	x24, 46b000 <_bfd_std_section+0x2118>
  422860:	add	x24, x24, #0x734
  422864:	mov	x2, x0
  422868:	mov	w1, #0x64                  	// #100
  42286c:	mov	x0, x24
  422870:	mov	x3, x27
  422874:	b	422ed4 <ferror@plt+0x1f634>
  422878:	adrp	x26, 44b000 <warn@@Base+0xae9c>
  42287c:	add	x26, x26, #0xb59
  422880:	mov	w0, #0x2131                	// #8497
  422884:	bl	442400 <warn@@Base+0x229c>
  422888:	mov	x24, x0
  42288c:	cbnz	x0, 422ed8 <ferror@plt+0x1f638>
  422890:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422894:	add	x1, x1, #0x15d
  422898:	mov	w2, #0x5                   	// #5
  42289c:	bl	403700 <dcgettext@plt>
  4228a0:	adrp	x24, 46b000 <_bfd_std_section+0x2118>
  4228a4:	mov	x2, x0
  4228a8:	add	x24, x24, #0x734
  4228ac:	mov	w1, #0x64                  	// #100
  4228b0:	mov	w3, #0x2131                	// #8497
  4228b4:	b	422ed0 <ferror@plt+0x1f630>
  4228b8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4228bc:	add	x1, x1, #0xc9
  4228c0:	mov	w2, #0x5                   	// #5
  4228c4:	mov	x0, xzr
  4228c8:	bl	403700 <dcgettext@plt>
  4228cc:	bl	4400a0 <error@@Base>
  4228d0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4228d4:	add	x1, x1, #0xb44
  4228d8:	mov	w2, #0x5                   	// #5
  4228dc:	mov	x0, xzr
  4228e0:	bl	403700 <dcgettext@plt>
  4228e4:	mov	x1, x19
  4228e8:	bl	4037a0 <printf@plt>
  4228ec:	cmp	x21, #0x10
  4228f0:	b.eq	422fa0 <ferror@plt+0x1f700>  // b.none
  4228f4:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4228f8:	ldr	x8, [x8, #1432]
  4228fc:	cbz	x8, 422fa0 <ferror@plt+0x1f700>
  422900:	ldr	x9, [x8]
  422904:	cmp	x9, x19
  422908:	b.eq	422f34 <ferror@plt+0x1f694>  // b.none
  42290c:	ldr	x8, [x8, #40]
  422910:	cbnz	x8, 422900 <ferror@plt+0x1f060>
  422914:	b	422fa0 <ferror@plt+0x1f700>
  422918:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42291c:	add	x1, x1, #0xa53
  422920:	b	421df0 <ferror@plt+0x1e550>
  422924:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422928:	add	x1, x1, #0xa7b
  42292c:	b	421df0 <ferror@plt+0x1e550>
  422930:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422934:	add	x1, x1, #0xa3f
  422938:	b	421df0 <ferror@plt+0x1e550>
  42293c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422940:	add	x1, x1, #0xa68
  422944:	b	421df0 <ferror@plt+0x1e550>
  422948:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42294c:	add	x1, x1, #0x904
  422950:	b	421df0 <ferror@plt+0x1e550>
  422954:	ldr	x1, [x19, #3808]
  422958:	mov	w0, #0x28                  	// #40
  42295c:	bl	4030b0 <putc@plt>
  422960:	adrp	x19, 450000 <warn@@Base+0xfe9c>
  422964:	add	x19, x19, #0x289
  422968:	mov	w28, #0x1                   	// #1
  42296c:	adrp	x23, 46b000 <_bfd_std_section+0x2118>
  422970:	add	x23, x23, #0x4f8
  422974:	add	x24, x21, #0x1
  422978:	cmp	x24, x20
  42297c:	b.cs	422d64 <ferror@plt+0x1f4c4>  // b.hs, b.nlast
  422980:	b	422d84 <ferror@plt+0x1f4e4>
  422984:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422988:	add	x0, x0, #0xf67
  42298c:	bl	4037a0 <printf@plt>
  422990:	mov	x27, xzr
  422994:	mov	x21, xzr
  422998:	mov	w9, wzr
  42299c:	mov	w8, #0x1                   	// #1
  4229a0:	b	4229b8 <ferror@plt+0x1f118>
  4229a4:	orr	w12, w8, #0x2
  4229a8:	cmp	w11, #0x0
  4229ac:	csel	w8, w8, w12, eq  // eq = none
  4229b0:	add	x27, x27, #0x1
  4229b4:	tbz	w10, #7, 4229fc <ferror@plt+0x1f15c>
  4229b8:	add	x10, x24, x27
  4229bc:	cmp	x10, x20
  4229c0:	b.cs	422a1c <ferror@plt+0x1f17c>  // b.hs, b.nlast
  4229c4:	ldrb	w10, [x10]
  4229c8:	cmp	w9, #0x3f
  4229cc:	and	x11, x10, #0x7f
  4229d0:	b.hi	4229a4 <ferror@plt+0x1f104>  // b.pmore
  4229d4:	mov	w12, w9
  4229d8:	lsl	x14, x11, x12
  4229dc:	orr	x21, x14, x21
  4229e0:	lsr	x12, x21, x12
  4229e4:	orr	w13, w8, #0x2
  4229e8:	cmp	x12, x11
  4229ec:	csel	w8, w8, w13, eq  // eq = none
  4229f0:	add	w9, w9, #0x7
  4229f4:	add	x27, x27, #0x1
  4229f8:	tbnz	w10, #7, 4229b8 <ferror@plt+0x1f118>
  4229fc:	and	w8, w8, #0xfffffffe
  422a00:	cbnz	w28, 422a1c <ferror@plt+0x1f17c>
  422a04:	tbz	w10, #6, 422a1c <ferror@plt+0x1f17c>
  422a08:	cmp	w9, #0x40
  422a0c:	b.cs	422a1c <ferror@plt+0x1f17c>  // b.hs, b.nlast
  422a10:	mov	x10, #0xffffffffffffffff    	// #-1
  422a14:	lsl	x9, x10, x9
  422a18:	orr	x21, x9, x21
  422a1c:	cbz	w8, 422af4 <ferror@plt+0x1f254>
  422a20:	tbnz	w8, #0, 422bac <ferror@plt+0x1f30c>
  422a24:	tbz	w8, #1, 422bc4 <ferror@plt+0x1f324>
  422a28:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422a2c:	mov	w2, #0x5                   	// #5
  422a30:	mov	x0, xzr
  422a34:	add	x1, x1, #0xda
  422a38:	b	422bbc <ferror@plt+0x1f31c>
  422a3c:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422a40:	add	x0, x0, #0xf95
  422a44:	bl	4037a0 <printf@plt>
  422a48:	mov	x27, xzr
  422a4c:	mov	x21, xzr
  422a50:	mov	w9, wzr
  422a54:	mov	w8, #0x1                   	// #1
  422a58:	b	422a70 <ferror@plt+0x1f1d0>
  422a5c:	orr	w12, w8, #0x2
  422a60:	cmp	w11, #0x0
  422a64:	csel	w8, w8, w12, eq  // eq = none
  422a68:	add	x27, x27, #0x1
  422a6c:	tbz	w10, #7, 422ab4 <ferror@plt+0x1f214>
  422a70:	add	x10, x24, x27
  422a74:	cmp	x10, x20
  422a78:	b.cs	422ad4 <ferror@plt+0x1f234>  // b.hs, b.nlast
  422a7c:	ldrb	w10, [x10]
  422a80:	cmp	w9, #0x3f
  422a84:	and	x11, x10, #0x7f
  422a88:	b.hi	422a5c <ferror@plt+0x1f1bc>  // b.pmore
  422a8c:	mov	w12, w9
  422a90:	lsl	x14, x11, x12
  422a94:	orr	x21, x14, x21
  422a98:	lsr	x12, x21, x12
  422a9c:	orr	w13, w8, #0x2
  422aa0:	cmp	x12, x11
  422aa4:	csel	w8, w8, w13, eq  // eq = none
  422aa8:	add	w9, w9, #0x7
  422aac:	add	x27, x27, #0x1
  422ab0:	tbnz	w10, #7, 422a70 <ferror@plt+0x1f1d0>
  422ab4:	and	w8, w8, #0xfffffffe
  422ab8:	cbnz	w28, 422ad4 <ferror@plt+0x1f234>
  422abc:	tbz	w10, #6, 422ad4 <ferror@plt+0x1f234>
  422ac0:	cmp	w9, #0x40
  422ac4:	b.cs	422ad4 <ferror@plt+0x1f234>  // b.hs, b.nlast
  422ac8:	mov	x10, #0xffffffffffffffff    	// #-1
  422acc:	lsl	x9, x10, x9
  422ad0:	orr	x21, x9, x21
  422ad4:	cbz	w8, 422b50 <ferror@plt+0x1f2b0>
  422ad8:	tbnz	w8, #0, 422bdc <ferror@plt+0x1f33c>
  422adc:	tbz	w8, #1, 422bf4 <ferror@plt+0x1f354>
  422ae0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422ae4:	mov	w2, #0x5                   	// #5
  422ae8:	mov	x0, xzr
  422aec:	add	x1, x1, #0xda
  422af0:	b	422bec <ferror@plt+0x1f34c>
  422af4:	ldrsw	x8, [x23, #56]
  422af8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422afc:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  422b00:	sub	x0, x29, #0x58
  422b04:	add	w9, w8, #0x1
  422b08:	add	x8, x23, x8, lsl #6
  422b0c:	add	x26, x8, #0x368
  422b10:	and	w8, w9, #0xf
  422b14:	add	x1, x1, #0x92
  422b18:	add	x2, x2, #0x248
  422b1c:	mov	x3, x19
  422b20:	str	w8, [x23, #56]
  422b24:	bl	4030a0 <sprintf@plt>
  422b28:	sub	x2, x29, #0x58
  422b2c:	mov	w1, #0x40                  	// #64
  422b30:	mov	x0, x26
  422b34:	mov	x3, x21
  422b38:	bl	403160 <snprintf@plt>
  422b3c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  422b40:	add	x0, x0, #0x27a
  422b44:	mov	x1, x26
  422b48:	bl	4037a0 <printf@plt>
  422b4c:	b	422bc4 <ferror@plt+0x1f324>
  422b50:	ldrsw	x8, [x23, #56]
  422b54:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422b58:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  422b5c:	sub	x0, x29, #0x58
  422b60:	add	w9, w8, #0x1
  422b64:	add	x8, x23, x8, lsl #6
  422b68:	add	x26, x8, #0x368
  422b6c:	and	w8, w9, #0xf
  422b70:	add	x1, x1, #0x92
  422b74:	add	x2, x2, #0x248
  422b78:	mov	x3, x19
  422b7c:	str	w8, [x23, #56]
  422b80:	bl	4030a0 <sprintf@plt>
  422b84:	sub	x2, x29, #0x58
  422b88:	mov	w1, #0x40                  	// #64
  422b8c:	mov	x0, x26
  422b90:	mov	x3, x21
  422b94:	bl	403160 <snprintf@plt>
  422b98:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  422b9c:	add	x0, x0, #0x27a
  422ba0:	mov	x1, x26
  422ba4:	bl	4037a0 <printf@plt>
  422ba8:	b	422bf4 <ferror@plt+0x1f354>
  422bac:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422bb0:	mov	w2, #0x5                   	// #5
  422bb4:	mov	x0, xzr
  422bb8:	add	x1, x1, #0xc9
  422bbc:	bl	403700 <dcgettext@plt>
  422bc0:	bl	4400a0 <error@@Base>
  422bc4:	cbz	w27, 4233d8 <ferror@plt+0x1fb38>
  422bc8:	mov	w8, w27
  422bcc:	subs	x26, x22, x8
  422bd0:	b.cc	4233d8 <ferror@plt+0x1fb38>  // b.lo, b.ul, b.last
  422bd4:	add	x21, x24, x8
  422bd8:	b	422d48 <ferror@plt+0x1f4a8>
  422bdc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422be0:	mov	w2, #0x5                   	// #5
  422be4:	mov	x0, xzr
  422be8:	add	x1, x1, #0xc9
  422bec:	bl	403700 <dcgettext@plt>
  422bf0:	bl	4400a0 <error@@Base>
  422bf4:	cbz	w27, 4233f8 <ferror@plt+0x1fb58>
  422bf8:	mov	w8, w27
  422bfc:	subs	x27, x22, x8
  422c00:	b.cc	4233f8 <ferror@plt+0x1fb58>  // b.lo, b.ul, b.last
  422c04:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  422c08:	add	x0, x0, #0x929
  422c0c:	add	x22, x24, x8
  422c10:	bl	4037a0 <printf@plt>
  422c14:	mov	x24, xzr
  422c18:	mov	x21, xzr
  422c1c:	mov	w9, wzr
  422c20:	mov	w8, #0x1                   	// #1
  422c24:	b	422c3c <ferror@plt+0x1f39c>
  422c28:	orr	w12, w8, #0x2
  422c2c:	cmp	w11, #0x0
  422c30:	csel	w8, w8, w12, eq  // eq = none
  422c34:	add	x24, x24, #0x1
  422c38:	tbz	w10, #7, 422c80 <ferror@plt+0x1f3e0>
  422c3c:	add	x10, x22, x24
  422c40:	cmp	x10, x20
  422c44:	b.cs	422ca0 <ferror@plt+0x1f400>  // b.hs, b.nlast
  422c48:	ldrb	w10, [x10]
  422c4c:	cmp	w9, #0x3f
  422c50:	and	x11, x10, #0x7f
  422c54:	b.hi	422c28 <ferror@plt+0x1f388>  // b.pmore
  422c58:	mov	w12, w9
  422c5c:	lsl	x14, x11, x12
  422c60:	orr	x21, x14, x21
  422c64:	lsr	x12, x21, x12
  422c68:	orr	w13, w8, #0x2
  422c6c:	cmp	x12, x11
  422c70:	csel	w8, w8, w13, eq  // eq = none
  422c74:	add	w9, w9, #0x7
  422c78:	add	x24, x24, #0x1
  422c7c:	tbnz	w10, #7, 422c3c <ferror@plt+0x1f39c>
  422c80:	and	w8, w8, #0xfffffffe
  422c84:	cbnz	w28, 422ca0 <ferror@plt+0x1f400>
  422c88:	tbz	w10, #6, 422ca0 <ferror@plt+0x1f400>
  422c8c:	cmp	w9, #0x40
  422c90:	b.cs	422ca0 <ferror@plt+0x1f400>  // b.hs, b.nlast
  422c94:	mov	x10, #0xffffffffffffffff    	// #-1
  422c98:	lsl	x9, x10, x9
  422c9c:	orr	x21, x9, x21
  422ca0:	cbz	w8, 422cc0 <ferror@plt+0x1f420>
  422ca4:	tbnz	w8, #0, 422d1c <ferror@plt+0x1f47c>
  422ca8:	tbz	w8, #1, 422d34 <ferror@plt+0x1f494>
  422cac:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422cb0:	mov	w2, #0x5                   	// #5
  422cb4:	mov	x0, xzr
  422cb8:	add	x1, x1, #0xda
  422cbc:	b	422d2c <ferror@plt+0x1f48c>
  422cc0:	ldrsw	x8, [x23, #56]
  422cc4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422cc8:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  422ccc:	sub	x0, x29, #0x58
  422cd0:	add	w9, w8, #0x1
  422cd4:	add	x8, x23, x8, lsl #6
  422cd8:	add	x26, x8, #0x368
  422cdc:	and	w8, w9, #0xf
  422ce0:	add	x1, x1, #0x92
  422ce4:	add	x2, x2, #0x248
  422ce8:	mov	x3, x19
  422cec:	str	w8, [x23, #56]
  422cf0:	bl	4030a0 <sprintf@plt>
  422cf4:	sub	x2, x29, #0x58
  422cf8:	mov	w1, #0x40                  	// #64
  422cfc:	mov	x0, x26
  422d00:	mov	x3, x21
  422d04:	bl	403160 <snprintf@plt>
  422d08:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  422d0c:	add	x0, x0, #0x27a
  422d10:	mov	x1, x26
  422d14:	bl	4037a0 <printf@plt>
  422d18:	b	422d34 <ferror@plt+0x1f494>
  422d1c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422d20:	mov	w2, #0x5                   	// #5
  422d24:	mov	x0, xzr
  422d28:	add	x1, x1, #0xc9
  422d2c:	bl	403700 <dcgettext@plt>
  422d30:	bl	4400a0 <error@@Base>
  422d34:	cbz	w24, 423418 <ferror@plt+0x1fb78>
  422d38:	mov	w8, w24
  422d3c:	subs	x26, x27, x8
  422d40:	b.cc	423418 <ferror@plt+0x1fb78>  // b.lo, b.ul, b.last
  422d44:	add	x21, x22, x8
  422d48:	cbz	x26, 422e80 <ferror@plt+0x1f5e0>
  422d4c:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  422d50:	add	x0, x0, #0x75
  422d54:	bl	4037a0 <printf@plt>
  422d58:	add	x24, x21, #0x1
  422d5c:	cmp	x24, x20
  422d60:	b.cc	422d84 <ferror@plt+0x1f4e4>  // b.lo, b.ul, b.last
  422d64:	cmp	x21, x20
  422d68:	b.cs	422d7c <ferror@plt+0x1f4dc>  // b.hs, b.nlast
  422d6c:	sub	w1, w20, w21
  422d70:	sub	w8, w1, #0x1
  422d74:	cmp	w8, #0x7
  422d78:	b.ls	422d88 <ferror@plt+0x1f4e8>  // b.plast
  422d7c:	mov	w0, wzr
  422d80:	b	422d98 <ferror@plt+0x1f4f8>
  422d84:	mov	w1, #0x1                   	// #1
  422d88:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  422d8c:	ldr	x8, [x8, #648]
  422d90:	mov	x0, x21
  422d94:	blr	x8
  422d98:	subs	x22, x26, #0x1
  422d9c:	b.eq	423438 <ferror@plt+0x1fb98>  // b.none
  422da0:	and	w8, w0, #0xff
  422da4:	cmp	w8, #0x1
  422da8:	b.eq	422a3c <ferror@plt+0x1f19c>  // b.none
  422dac:	cbz	w8, 422984 <ferror@plt+0x1f0e4>
  422db0:	and	w19, w0, #0xff
  422db4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  422db8:	add	x0, x0, #0x792
  422dbc:	bl	403440 <puts@plt>
  422dc0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422dc4:	add	x1, x1, #0xf9c
  422dc8:	mov	w2, #0x5                   	// #5
  422dcc:	mov	x0, xzr
  422dd0:	bl	403700 <dcgettext@plt>
  422dd4:	mov	w1, w19
  422dd8:	bl	440164 <warn@@Base>
  422ddc:	b	42046c <ferror@plt+0x1cbcc>
  422de0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  422de4:	add	x0, x0, #0x792
  422de8:	bl	403440 <puts@plt>
  422dec:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422df0:	add	x1, x1, #0xea4
  422df4:	mov	w2, #0x5                   	// #5
  422df8:	mov	x0, xzr
  422dfc:	bl	403700 <dcgettext@plt>
  422e00:	bl	440164 <warn@@Base>
  422e04:	b	42046c <ferror@plt+0x1cbcc>
  422e08:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422e0c:	add	x0, x0, #0x99f
  422e10:	bl	4037a0 <printf@plt>
  422e14:	b	42046c <ferror@plt+0x1cbcc>
  422e18:	sub	x8, x8, #0x40
  422e1c:	cmp	x8, #0xbf
  422e20:	b.hi	422f18 <ferror@plt+0x1f678>  // b.pmore
  422e24:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422e28:	add	x1, x1, #0x9f4
  422e2c:	b	421df0 <ferror@plt+0x1e550>
  422e30:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422e34:	add	x0, x0, #0x9d0
  422e38:	bl	4037a0 <printf@plt>
  422e3c:	b	42046c <ferror@plt+0x1cbcc>
  422e40:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422e44:	add	x0, x0, #0x9a9
  422e48:	bl	4037a0 <printf@plt>
  422e4c:	b	42046c <ferror@plt+0x1cbcc>
  422e50:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422e54:	add	x0, x0, #0x9b2
  422e58:	bl	4037a0 <printf@plt>
  422e5c:	b	42046c <ferror@plt+0x1cbcc>
  422e60:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422e64:	add	x0, x0, #0x9c0
  422e68:	bl	4037a0 <printf@plt>
  422e6c:	b	42046c <ferror@plt+0x1cbcc>
  422e70:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422e74:	add	x0, x0, #0x9dc
  422e78:	bl	4037a0 <printf@plt>
  422e7c:	b	42046c <ferror@plt+0x1cbcc>
  422e80:	tbz	w28, #0, 422f24 <ferror@plt+0x1f684>
  422e84:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422e88:	add	x0, x0, #0xfdf
  422e8c:	bl	4037a0 <printf@plt>
  422e90:	b	42046c <ferror@plt+0x1cbcc>
  422e94:	adrp	x26, 44b000 <warn@@Base+0xae9c>
  422e98:	add	x26, x26, #0xb59
  422e9c:	mov	w0, #0x1b                  	// #27
  422ea0:	bl	442400 <warn@@Base+0x229c>
  422ea4:	mov	x24, x0
  422ea8:	cbnz	x0, 422ed8 <ferror@plt+0x1f638>
  422eac:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422eb0:	add	x1, x1, #0x15d
  422eb4:	mov	w2, #0x5                   	// #5
  422eb8:	bl	403700 <dcgettext@plt>
  422ebc:	adrp	x24, 46b000 <_bfd_std_section+0x2118>
  422ec0:	mov	x2, x0
  422ec4:	add	x24, x24, #0x734
  422ec8:	mov	w1, #0x64                  	// #100
  422ecc:	mov	w3, #0x1b                  	// #27
  422ed0:	mov	x0, x24
  422ed4:	bl	403160 <snprintf@plt>
  422ed8:	ldur	x0, [x29, #-112]
  422edc:	mov	x1, x26
  422ee0:	mov	x2, x24
  422ee4:	bl	440164 <warn@@Base>
  422ee8:	ldur	w24, [x29, #-120]
  422eec:	b	4217d4 <ferror@plt+0x1df34>
  422ef0:	mov	w9, #0x8001                	// #32769
  422ef4:	cmp	x8, x9
  422ef8:	b.eq	423378 <ferror@plt+0x1fad8>  // b.none
  422efc:	mov	w9, #0x8765                	// #34661
  422f00:	cmp	x8, x9
  422f04:	b.ne	423388 <ferror@plt+0x1fae8>  // b.any
  422f08:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422f0c:	add	x0, x0, #0x5f1
  422f10:	bl	4037a0 <printf@plt>
  422f14:	b	42046c <ferror@plt+0x1cbcc>
  422f18:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  422f1c:	add	x1, x1, #0xa03
  422f20:	b	421df0 <ferror@plt+0x1e550>
  422f24:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422f28:	add	x0, x0, #0xfd5
  422f2c:	bl	4037a0 <printf@plt>
  422f30:	b	42046c <ferror@plt+0x1cbcc>
  422f34:	ldr	x19, [x8, #8]
  422f38:	mov	w0, w19
  422f3c:	bl	441cb0 <warn@@Base+0x1b4c>
  422f40:	mov	x20, x0
  422f44:	cbnz	x0, 422f90 <ferror@plt+0x1f6f0>
  422f48:	mov	x8, #0xffffffffffffbf80    	// #-16512
  422f4c:	add	x8, x19, x8
  422f50:	adrp	x9, 44b000 <warn@@Base+0xae9c>
  422f54:	lsr	x8, x8, #7
  422f58:	adrp	x10, 44b000 <warn@@Base+0xae9c>
  422f5c:	add	x9, x9, #0x104
  422f60:	add	x10, x10, #0xef
  422f64:	cmp	x8, #0x17f
  422f68:	csel	x1, x10, x9, cc  // cc = lo, ul, last
  422f6c:	mov	w2, #0x5                   	// #5
  422f70:	bl	403700 <dcgettext@plt>
  422f74:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  422f78:	add	x20, x20, #0x6d0
  422f7c:	mov	x2, x0
  422f80:	mov	w1, #0x64                  	// #100
  422f84:	mov	x0, x20
  422f88:	mov	x3, x19
  422f8c:	bl	403160 <snprintf@plt>
  422f90:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  422f94:	add	x0, x0, #0x225
  422f98:	mov	x1, x20
  422f9c:	bl	4037a0 <printf@plt>
  422fa0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  422fa4:	ldr	x1, [x8, #3808]
  422fa8:	mov	w0, #0x5d                  	// #93
  422fac:	b	42183c <ferror@plt+0x1df9c>
  422fb0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422fb4:	add	x0, x0, #0x75b
  422fb8:	bl	4037a0 <printf@plt>
  422fbc:	b	42046c <ferror@plt+0x1cbcc>
  422fc0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422fc4:	add	x0, x0, #0x786
  422fc8:	bl	4037a0 <printf@plt>
  422fcc:	b	42046c <ferror@plt+0x1cbcc>
  422fd0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422fd4:	add	x0, x0, #0x7bd
  422fd8:	bl	4037a0 <printf@plt>
  422fdc:	b	42046c <ferror@plt+0x1cbcc>
  422fe0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422fe4:	add	x0, x0, #0x7e7
  422fe8:	bl	4037a0 <printf@plt>
  422fec:	b	42046c <ferror@plt+0x1cbcc>
  422ff0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  422ff4:	add	x0, x0, #0x80b
  422ff8:	bl	4037a0 <printf@plt>
  422ffc:	b	42046c <ferror@plt+0x1cbcc>
  423000:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  423004:	add	x0, x0, #0x834
  423008:	bl	4037a0 <printf@plt>
  42300c:	b	42046c <ferror@plt+0x1cbcc>
  423010:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  423014:	add	x0, x0, #0x6e7
  423018:	bl	4037a0 <printf@plt>
  42301c:	b	42046c <ferror@plt+0x1cbcc>
  423020:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  423024:	add	x0, x0, #0x6f9
  423028:	bl	4037a0 <printf@plt>
  42302c:	b	42046c <ferror@plt+0x1cbcc>
  423030:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  423034:	add	x0, x0, #0x703
  423038:	bl	4037a0 <printf@plt>
  42303c:	b	42046c <ferror@plt+0x1cbcc>
  423040:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  423044:	add	x0, x0, #0x713
  423048:	bl	4037a0 <printf@plt>
  42304c:	b	42046c <ferror@plt+0x1cbcc>
  423050:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  423054:	add	x0, x0, #0xfd6
  423058:	bl	4037a0 <printf@plt>
  42305c:	b	42046c <ferror@plt+0x1cbcc>
  423060:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  423064:	add	x0, x0, #0x71b
  423068:	bl	4037a0 <printf@plt>
  42306c:	b	42046c <ferror@plt+0x1cbcc>
  423070:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  423074:	add	x0, x0, #0xfe0
  423078:	bl	4037a0 <printf@plt>
  42307c:	b	42046c <ferror@plt+0x1cbcc>
  423080:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  423084:	add	x0, x0, #0x729
  423088:	bl	4037a0 <printf@plt>
  42308c:	b	42046c <ferror@plt+0x1cbcc>
  423090:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  423094:	add	x0, x0, #0x739
  423098:	bl	4037a0 <printf@plt>
  42309c:	b	42046c <ferror@plt+0x1cbcc>
  4230a0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4230a4:	add	x0, x0, #0x76c
  4230a8:	bl	4037a0 <printf@plt>
  4230ac:	b	42046c <ferror@plt+0x1cbcc>
  4230b0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4230b4:	add	x0, x0, #0x77d
  4230b8:	bl	4037a0 <printf@plt>
  4230bc:	b	42046c <ferror@plt+0x1cbcc>
  4230c0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4230c4:	add	x0, x0, #0x795
  4230c8:	bl	4037a0 <printf@plt>
  4230cc:	b	42046c <ferror@plt+0x1cbcc>
  4230d0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4230d4:	add	x0, x0, #0x74b
  4230d8:	bl	4037a0 <printf@plt>
  4230dc:	b	42046c <ferror@plt+0x1cbcc>
  4230e0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4230e4:	add	x0, x0, #0x7a6
  4230e8:	bl	4037a0 <printf@plt>
  4230ec:	b	42046c <ferror@plt+0x1cbcc>
  4230f0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4230f4:	add	x0, x0, #0x7b7
  4230f8:	bl	4037a0 <printf@plt>
  4230fc:	b	42046c <ferror@plt+0x1cbcc>
  423100:	and	x8, x8, #0xffffffffffffff80
  423104:	cmp	x8, #0x80
  423108:	b.ne	4233a0 <ferror@plt+0x1fb00>  // b.any
  42310c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  423110:	add	x1, x1, #0x84c
  423114:	b	421df0 <ferror@plt+0x1e550>
  423118:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42311c:	add	x0, x0, #0x7c5
  423120:	bl	4037a0 <printf@plt>
  423124:	b	42046c <ferror@plt+0x1cbcc>
  423128:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42312c:	add	x0, x0, #0x7d2
  423130:	bl	4037a0 <printf@plt>
  423134:	b	42046c <ferror@plt+0x1cbcc>
  423138:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42313c:	add	x0, x0, #0x7f5
  423140:	bl	4037a0 <printf@plt>
  423144:	b	42046c <ferror@plt+0x1cbcc>
  423148:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42314c:	add	x0, x0, #0x81d
  423150:	bl	4037a0 <printf@plt>
  423154:	b	42046c <ferror@plt+0x1cbcc>
  423158:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42315c:	add	x0, x0, #0x5c0
  423160:	bl	4037a0 <printf@plt>
  423164:	b	42046c <ferror@plt+0x1cbcc>
  423168:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42316c:	add	x0, x0, #0x5d3
  423170:	bl	4037a0 <printf@plt>
  423174:	b	42046c <ferror@plt+0x1cbcc>
  423178:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42317c:	add	x0, x0, #0x64e
  423180:	bl	4037a0 <printf@plt>
  423184:	b	42046c <ferror@plt+0x1cbcc>
  423188:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42318c:	add	x0, x0, #0x67b
  423190:	bl	4037a0 <printf@plt>
  423194:	b	42046c <ferror@plt+0x1cbcc>
  423198:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42319c:	add	x0, x0, #0x688
  4231a0:	bl	4037a0 <printf@plt>
  4231a4:	b	42046c <ferror@plt+0x1cbcc>
  4231a8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4231ac:	add	x0, x0, #0x695
  4231b0:	bl	4037a0 <printf@plt>
  4231b4:	b	42046c <ferror@plt+0x1cbcc>
  4231b8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4231bc:	add	x0, x0, #0x543
  4231c0:	bl	4037a0 <printf@plt>
  4231c4:	b	42046c <ferror@plt+0x1cbcc>
  4231c8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4231cc:	add	x0, x0, #0x550
  4231d0:	bl	4037a0 <printf@plt>
  4231d4:	b	42046c <ferror@plt+0x1cbcc>
  4231d8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4231dc:	add	x0, x0, #0x556
  4231e0:	bl	4037a0 <printf@plt>
  4231e4:	b	42046c <ferror@plt+0x1cbcc>
  4231e8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4231ec:	add	x0, x0, #0x55c
  4231f0:	bl	4037a0 <printf@plt>
  4231f4:	b	42046c <ferror@plt+0x1cbcc>
  4231f8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4231fc:	add	x0, x0, #0x567
  423200:	bl	4037a0 <printf@plt>
  423204:	b	42046c <ferror@plt+0x1cbcc>
  423208:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42320c:	add	x0, x0, #0x572
  423210:	bl	4037a0 <printf@plt>
  423214:	b	42046c <ferror@plt+0x1cbcc>
  423218:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42321c:	add	x0, x0, #0x57f
  423220:	bl	4037a0 <printf@plt>
  423224:	b	42046c <ferror@plt+0x1cbcc>
  423228:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42322c:	add	x0, x0, #0x58c
  423230:	bl	4037a0 <printf@plt>
  423234:	b	42046c <ferror@plt+0x1cbcc>
  423238:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42323c:	add	x0, x0, #0x59a
  423240:	bl	4037a0 <printf@plt>
  423244:	b	42046c <ferror@plt+0x1cbcc>
  423248:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42324c:	add	x0, x0, #0x5a5
  423250:	bl	4037a0 <printf@plt>
  423254:	b	42046c <ferror@plt+0x1cbcc>
  423258:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42325c:	add	x0, x0, #0x5ac
  423260:	bl	4037a0 <printf@plt>
  423264:	b	42046c <ferror@plt+0x1cbcc>
  423268:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42326c:	add	x0, x0, #0x5b7
  423270:	bl	4037a0 <printf@plt>
  423274:	b	42046c <ferror@plt+0x1cbcc>
  423278:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42327c:	add	x0, x0, #0x5cd
  423280:	bl	4037a0 <printf@plt>
  423284:	b	42046c <ferror@plt+0x1cbcc>
  423288:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42328c:	add	x0, x0, #0x5e1
  423290:	bl	4037a0 <printf@plt>
  423294:	b	42046c <ferror@plt+0x1cbcc>
  423298:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42329c:	add	x0, x0, #0x606
  4232a0:	bl	4037a0 <printf@plt>
  4232a4:	b	42046c <ferror@plt+0x1cbcc>
  4232a8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4232ac:	add	x0, x0, #0x60a
  4232b0:	bl	4037a0 <printf@plt>
  4232b4:	b	42046c <ferror@plt+0x1cbcc>
  4232b8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4232bc:	add	x0, x0, #0x613
  4232c0:	bl	4037a0 <printf@plt>
  4232c4:	b	42046c <ferror@plt+0x1cbcc>
  4232c8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4232cc:	add	x0, x0, #0x61c
  4232d0:	bl	4037a0 <printf@plt>
  4232d4:	b	42046c <ferror@plt+0x1cbcc>
  4232d8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4232dc:	add	x0, x0, #0x621
  4232e0:	bl	4037a0 <printf@plt>
  4232e4:	b	42046c <ferror@plt+0x1cbcc>
  4232e8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4232ec:	add	x0, x0, #0x62c
  4232f0:	bl	4037a0 <printf@plt>
  4232f4:	b	42046c <ferror@plt+0x1cbcc>
  4232f8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4232fc:	add	x0, x0, #0x636
  423300:	bl	4037a0 <printf@plt>
  423304:	b	42046c <ferror@plt+0x1cbcc>
  423308:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42330c:	add	x0, x0, #0x63e
  423310:	bl	4037a0 <printf@plt>
  423314:	b	42046c <ferror@plt+0x1cbcc>
  423318:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42331c:	add	x0, x0, #0x646
  423320:	bl	4037a0 <printf@plt>
  423324:	b	42046c <ferror@plt+0x1cbcc>
  423328:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42332c:	add	x0, x0, #0x655
  423330:	bl	4037a0 <printf@plt>
  423334:	b	42046c <ferror@plt+0x1cbcc>
  423338:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42333c:	add	x0, x0, #0x65b
  423340:	bl	4037a0 <printf@plt>
  423344:	b	42046c <ferror@plt+0x1cbcc>
  423348:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42334c:	add	x0, x0, #0x663
  423350:	bl	4037a0 <printf@plt>
  423354:	b	42046c <ferror@plt+0x1cbcc>
  423358:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42335c:	add	x0, x0, #0x66b
  423360:	bl	4037a0 <printf@plt>
  423364:	b	42046c <ferror@plt+0x1cbcc>
  423368:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42336c:	add	x0, x0, #0x673
  423370:	bl	4037a0 <printf@plt>
  423374:	b	42046c <ferror@plt+0x1cbcc>
  423378:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42337c:	add	x0, x0, #0x6a4
  423380:	bl	4037a0 <printf@plt>
  423384:	b	42046c <ferror@plt+0x1cbcc>
  423388:	and	x8, x8, #0xffffffffffff8000
  42338c:	cmp	x8, #0x8, lsl #12
  423390:	b.ne	4233ac <ferror@plt+0x1fb0c>  // b.any
  423394:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  423398:	add	x1, x1, #0x6b5
  42339c:	b	4227a4 <ferror@plt+0x1ef04>
  4233a0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4233a4:	add	x1, x1, #0x860
  4233a8:	b	421df0 <ferror@plt+0x1e550>
  4233ac:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4233b0:	add	x1, x1, #0x6d2
  4233b4:	b	4227a4 <ferror@plt+0x1ef04>
  4233b8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4233bc:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4233c0:	adrp	x3, 44b000 <warn@@Base+0xae9c>
  4233c4:	add	x0, x0, #0x32d
  4233c8:	add	x1, x1, #0xf8f
  4233cc:	add	x3, x3, #0x350
  4233d0:	mov	w2, #0x9aa                 	// #2474
  4233d4:	bl	4037c0 <__assert_fail@plt>
  4233d8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4233dc:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4233e0:	adrp	x3, 44b000 <warn@@Base+0xae9c>
  4233e4:	add	x0, x0, #0xf6e
  4233e8:	add	x1, x1, #0xf8f
  4233ec:	add	x3, x3, #0xf08
  4233f0:	mov	w2, #0x817                 	// #2071
  4233f4:	bl	4037c0 <__assert_fail@plt>
  4233f8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4233fc:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  423400:	adrp	x3, 44b000 <warn@@Base+0xae9c>
  423404:	add	x0, x0, #0xf6e
  423408:	add	x1, x1, #0xf8f
  42340c:	add	x3, x3, #0xf08
  423410:	mov	w2, #0x81f                 	// #2079
  423414:	bl	4037c0 <__assert_fail@plt>
  423418:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42341c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  423420:	adrp	x3, 44b000 <warn@@Base+0xae9c>
  423424:	add	x0, x0, #0xf6e
  423428:	add	x1, x1, #0xf8f
  42342c:	add	x3, x3, #0xf08
  423430:	mov	w2, #0x825                 	// #2085
  423434:	bl	4037c0 <__assert_fail@plt>
  423438:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  42343c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  423440:	adrp	x3, 44b000 <warn@@Base+0xae9c>
  423444:	add	x0, x0, #0xefd
  423448:	add	x1, x1, #0xf8f
  42344c:	add	x3, x3, #0xf08
  423450:	mov	w2, #0x811                 	// #2065
  423454:	bl	4037c0 <__assert_fail@plt>
  423458:	sub	sp, sp, #0x50
  42345c:	stp	x29, x30, [sp, #32]
  423460:	stp	x20, x19, [sp, #64]
  423464:	adrp	x8, 468000 <_sch_istable+0x1c50>
  423468:	ldr	x8, [x8, #112]
  42346c:	str	x21, [sp, #48]
  423470:	add	x29, sp, #0x20
  423474:	cbz	x8, 4234b0 <ferror@plt+0x1fc10>
  423478:	adrp	x9, 468000 <_sch_istable+0x1c50>
  42347c:	ldr	x9, [x9, #128]
  423480:	mov	x19, x0
  423484:	subs	x20, x9, x0
  423488:	b.ls	4234bc <ferror@plt+0x1fc1c>  // b.plast
  42348c:	add	x19, x8, x19
  423490:	mov	x0, x19
  423494:	mov	x1, x20
  423498:	bl	403020 <strnlen@plt>
  42349c:	cmp	x0, x20
  4234a0:	b.ne	423558 <ferror@plt+0x1fcb8>  // b.any
  4234a4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4234a8:	add	x1, x1, #0xc06
  4234ac:	b	42353c <ferror@plt+0x1fc9c>
  4234b0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4234b4:	add	x1, x1, #0xbb9
  4234b8:	b	42353c <ferror@plt+0x1fc9c>
  4234bc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4234c0:	add	x1, x1, #0xbd1
  4234c4:	mov	w2, #0x5                   	// #5
  4234c8:	mov	x0, xzr
  4234cc:	bl	403700 <dcgettext@plt>
  4234d0:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4234d4:	add	x8, x8, #0x4f8
  4234d8:	ldrsw	x9, [x8, #56]
  4234dc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4234e0:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4234e4:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  4234e8:	add	w10, w9, #0x1
  4234ec:	add	x9, x8, x9, lsl #6
  4234f0:	mov	x20, x0
  4234f4:	add	x21, x9, #0x368
  4234f8:	and	w9, w10, #0xf
  4234fc:	add	x1, x1, #0x92
  423500:	add	x2, x2, #0x248
  423504:	add	x3, x3, #0xfcb
  423508:	mov	x0, sp
  42350c:	str	w9, [x8, #56]
  423510:	bl	4030a0 <sprintf@plt>
  423514:	mov	x2, sp
  423518:	mov	w1, #0x40                  	// #64
  42351c:	mov	x0, x21
  423520:	mov	x3, x19
  423524:	bl	403160 <snprintf@plt>
  423528:	mov	x0, x20
  42352c:	mov	x1, x21
  423530:	bl	440164 <warn@@Base>
  423534:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  423538:	add	x1, x1, #0xbf2
  42353c:	ldp	x20, x19, [sp, #64]
  423540:	ldr	x21, [sp, #48]
  423544:	ldp	x29, x30, [sp, #32]
  423548:	mov	w2, #0x5                   	// #5
  42354c:	mov	x0, xzr
  423550:	add	sp, sp, #0x50
  423554:	b	403700 <dcgettext@plt>
  423558:	mov	x0, x19
  42355c:	ldp	x20, x19, [sp, #64]
  423560:	ldr	x21, [sp, #48]
  423564:	ldp	x29, x30, [sp, #32]
  423568:	add	sp, sp, #0x50
  42356c:	ret
  423570:	sub	sp, sp, #0x50
  423574:	stp	x29, x30, [sp, #32]
  423578:	stp	x20, x19, [sp, #64]
  42357c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  423580:	ldr	x8, [x8, #224]
  423584:	str	x21, [sp, #48]
  423588:	add	x29, sp, #0x20
  42358c:	cbz	x8, 4235c8 <ferror@plt+0x1fd28>
  423590:	adrp	x9, 468000 <_sch_istable+0x1c50>
  423594:	ldr	x9, [x9, #240]
  423598:	mov	x19, x0
  42359c:	subs	x20, x9, x0
  4235a0:	b.ls	4235d4 <ferror@plt+0x1fd34>  // b.plast
  4235a4:	add	x19, x8, x19
  4235a8:	mov	x0, x19
  4235ac:	mov	x1, x20
  4235b0:	bl	403020 <strnlen@plt>
  4235b4:	cmp	x0, x20
  4235b8:	b.ne	423670 <ferror@plt+0x1fdd0>  // b.any
  4235bc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4235c0:	add	x1, x1, #0xc74
  4235c4:	b	423654 <ferror@plt+0x1fdb4>
  4235c8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4235cc:	add	x1, x1, #0xc31
  4235d0:	b	423654 <ferror@plt+0x1fdb4>
  4235d4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4235d8:	add	x1, x1, #0xc4e
  4235dc:	mov	w2, #0x5                   	// #5
  4235e0:	mov	x0, xzr
  4235e4:	bl	403700 <dcgettext@plt>
  4235e8:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4235ec:	add	x8, x8, #0x4f8
  4235f0:	ldrsw	x9, [x8, #56]
  4235f4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4235f8:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4235fc:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  423600:	add	w10, w9, #0x1
  423604:	add	x9, x8, x9, lsl #6
  423608:	mov	x20, x0
  42360c:	add	x21, x9, #0x368
  423610:	and	w9, w10, #0xf
  423614:	add	x1, x1, #0x92
  423618:	add	x2, x2, #0x248
  42361c:	add	x3, x3, #0xfcb
  423620:	mov	x0, sp
  423624:	str	w9, [x8, #56]
  423628:	bl	4030a0 <sprintf@plt>
  42362c:	mov	x2, sp
  423630:	mov	w1, #0x40                  	// #64
  423634:	mov	x0, x21
  423638:	mov	x3, x19
  42363c:	bl	403160 <snprintf@plt>
  423640:	mov	x0, x20
  423644:	mov	x1, x21
  423648:	bl	440164 <warn@@Base>
  42364c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  423650:	add	x1, x1, #0xbf2
  423654:	ldp	x20, x19, [sp, #64]
  423658:	ldr	x21, [sp, #48]
  42365c:	ldp	x29, x30, [sp, #32]
  423660:	mov	w2, #0x5                   	// #5
  423664:	mov	x0, xzr
  423668:	add	sp, sp, #0x50
  42366c:	b	403700 <dcgettext@plt>
  423670:	mov	x0, x19
  423674:	ldp	x20, x19, [sp, #64]
  423678:	ldr	x21, [sp, #48]
  42367c:	ldp	x29, x30, [sp, #32]
  423680:	add	sp, sp, #0x50
  423684:	ret
  423688:	sub	sp, sp, #0x50
  42368c:	stp	x20, x19, [sp, #64]
  423690:	cmp	w3, #0x0
  423694:	mov	w8, #0x23                  	// #35
  423698:	adrp	x20, 467000 <memcpy@GLIBC_2.17>
  42369c:	mov	w10, #0x70                  	// #112
  4236a0:	cinc	x9, x8, ne  // ne = any
  4236a4:	add	x20, x20, #0xbf0
  4236a8:	stp	x29, x30, [sp, #32]
  4236ac:	stp	x22, x21, [sp, #48]
  4236b0:	madd	x8, x9, x10, x20
  4236b4:	ldr	x8, [x8, #32]
  4236b8:	mov	w10, #0xa                   	// #10
  4236bc:	mov	w11, #0x22                  	// #34
  4236c0:	csel	x21, x11, x10, ne  // ne = any
  4236c4:	add	x29, sp, #0x20
  4236c8:	cbz	x8, 423754 <ferror@plt+0x1feb4>
  4236cc:	mul	x19, x2, x0
  4236d0:	cbz	x1, 4236dc <ferror@plt+0x1fe3c>
  4236d4:	ldr	x10, [x1, #56]
  4236d8:	add	x19, x10, x19
  4236dc:	mov	w10, #0x70                  	// #112
  4236e0:	madd	x9, x9, x10, x20
  4236e4:	ldr	x9, [x9, #48]
  4236e8:	cmp	x19, x9
  4236ec:	b.cs	423768 <ferror@plt+0x1fec8>  // b.hs, b.nlast
  4236f0:	mov	w9, #0x70                  	// #112
  4236f4:	madd	x22, x21, x9, x20
  4236f8:	ldr	x9, [x22, #32]!
  4236fc:	cbz	x9, 4237ec <ferror@plt+0x1ff4c>
  423700:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  423704:	ldr	x9, [x9, #648]
  423708:	add	x0, x8, x19
  42370c:	mov	w1, w2
  423710:	blr	x9
  423714:	mov	w8, #0x70                  	// #112
  423718:	madd	x8, x21, x8, x20
  42371c:	ldp	x9, x8, [x8, #40]
  423720:	sub	x19, x0, x9
  423724:	subs	x20, x8, x19
  423728:	b.ls	423820 <ferror@plt+0x1ff80>  // b.plast
  42372c:	ldr	x8, [x22]
  423730:	mov	x1, x20
  423734:	add	x19, x8, x19
  423738:	mov	x0, x19
  42373c:	bl	403020 <strnlen@plt>
  423740:	cmp	x0, x20
  423744:	b.ne	4238a4 <ferror@plt+0x20004>  // b.any
  423748:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42374c:	add	x1, x1, #0xd9e
  423750:	b	423804 <ferror@plt+0x1ff64>
  423754:	adrp	x8, 44b000 <warn@@Base+0xae9c>
  423758:	adrp	x9, 44b000 <warn@@Base+0xae9c>
  42375c:	add	x8, x8, #0xcc8
  423760:	add	x9, x9, #0xca4
  423764:	b	4237fc <ferror@plt+0x1ff5c>
  423768:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42376c:	add	x1, x1, #0xce8
  423770:	mov	w2, #0x5                   	// #5
  423774:	mov	x0, xzr
  423778:	bl	403700 <dcgettext@plt>
  42377c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  423780:	add	x8, x8, #0x4f8
  423784:	ldrsw	x9, [x8, #56]
  423788:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42378c:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  423790:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  423794:	add	w10, w9, #0x1
  423798:	add	x9, x8, x9, lsl #6
  42379c:	mov	x20, x0
  4237a0:	add	x21, x9, #0x368
  4237a4:	and	w9, w10, #0xf
  4237a8:	add	x1, x1, #0x92
  4237ac:	add	x2, x2, #0x248
  4237b0:	add	x3, x3, #0xfcb
  4237b4:	mov	x0, sp
  4237b8:	str	w9, [x8, #56]
  4237bc:	bl	4030a0 <sprintf@plt>
  4237c0:	mov	x2, sp
  4237c4:	mov	w1, #0x40                  	// #64
  4237c8:	mov	x0, x21
  4237cc:	mov	x3, x19
  4237d0:	bl	403160 <snprintf@plt>
  4237d4:	mov	x0, x20
  4237d8:	mov	x1, x21
  4237dc:	bl	440164 <warn@@Base>
  4237e0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4237e4:	add	x1, x1, #0xd12
  4237e8:	b	423804 <ferror@plt+0x1ff64>
  4237ec:	adrp	x8, 44b000 <warn@@Base+0xae9c>
  4237f0:	adrp	x9, 44b000 <warn@@Base+0xae9c>
  4237f4:	add	x8, x8, #0xbb9
  4237f8:	add	x9, x9, #0xd2c
  4237fc:	cmp	w3, #0x0
  423800:	csel	x1, x9, x8, ne  // ne = any
  423804:	ldp	x20, x19, [sp, #64]
  423808:	ldp	x22, x21, [sp, #48]
  42380c:	ldp	x29, x30, [sp, #32]
  423810:	mov	w2, #0x5                   	// #5
  423814:	mov	x0, xzr
  423818:	add	sp, sp, #0x50
  42381c:	b	403700 <dcgettext@plt>
  423820:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  423824:	add	x1, x1, #0xd48
  423828:	mov	w2, #0x5                   	// #5
  42382c:	mov	x0, xzr
  423830:	bl	403700 <dcgettext@plt>
  423834:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  423838:	add	x8, x8, #0x4f8
  42383c:	ldrsw	x9, [x8, #56]
  423840:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  423844:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  423848:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  42384c:	add	w10, w9, #0x1
  423850:	add	x9, x8, x9, lsl #6
  423854:	mov	x20, x0
  423858:	add	x21, x9, #0x368
  42385c:	and	w9, w10, #0xf
  423860:	add	x1, x1, #0x92
  423864:	add	x2, x2, #0x248
  423868:	add	x3, x3, #0xfcb
  42386c:	mov	x0, sp
  423870:	str	w9, [x8, #56]
  423874:	bl	4030a0 <sprintf@plt>
  423878:	mov	x2, sp
  42387c:	mov	w1, #0x40                  	// #64
  423880:	mov	x0, x21
  423884:	mov	x3, x19
  423888:	bl	403160 <snprintf@plt>
  42388c:	mov	x0, x20
  423890:	mov	x1, x21
  423894:	bl	440164 <warn@@Base>
  423898:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42389c:	add	x1, x1, #0xd7b
  4238a0:	b	423804 <ferror@plt+0x1ff64>
  4238a4:	mov	x0, x19
  4238a8:	ldp	x20, x19, [sp, #64]
  4238ac:	ldp	x22, x21, [sp, #48]
  4238b0:	ldp	x29, x30, [sp, #32]
  4238b4:	add	sp, sp, #0x50
  4238b8:	ret
  4238bc:	sub	sp, sp, #0x90
  4238c0:	stp	x28, x27, [sp, #64]
  4238c4:	stp	x26, x25, [sp, #80]
  4238c8:	stp	x24, x23, [sp, #96]
  4238cc:	stp	x22, x21, [sp, #112]
  4238d0:	stp	x20, x19, [sp, #128]
  4238d4:	mov	w22, w7
  4238d8:	mov	x20, x6
  4238dc:	mov	w21, w5
  4238e0:	mov	x19, x4
  4238e4:	mov	x23, x3
  4238e8:	mov	x24, x2
  4238ec:	mov	x26, x1
  4238f0:	mov	x25, x0
  4238f4:	mov	x28, xzr
  4238f8:	mov	x27, xzr
  4238fc:	mov	w9, wzr
  423900:	mov	w8, #0x1                   	// #1
  423904:	stp	x29, x30, [sp, #48]
  423908:	add	x29, sp, #0x30
  42390c:	str	wzr, [x6]
  423910:	b	423928 <ferror@plt+0x20088>
  423914:	orr	w12, w8, #0x2
  423918:	cmp	w11, #0x0
  42391c:	csel	w8, w8, w12, eq  // eq = none
  423920:	add	x28, x28, #0x1
  423924:	tbz	w10, #7, 42396c <ferror@plt+0x200cc>
  423928:	add	x10, x26, x28
  42392c:	cmp	x10, x24
  423930:	b.cs	423970 <ferror@plt+0x200d0>  // b.hs, b.nlast
  423934:	ldrb	w10, [x10]
  423938:	cmp	w9, #0x3f
  42393c:	and	x11, x10, #0x7f
  423940:	b.hi	423914 <ferror@plt+0x20074>  // b.pmore
  423944:	mov	w12, w9
  423948:	lsl	x14, x11, x12
  42394c:	orr	x27, x14, x27
  423950:	lsr	x12, x27, x12
  423954:	orr	w13, w8, #0x2
  423958:	cmp	x12, x11
  42395c:	csel	w8, w8, w13, eq  // eq = none
  423960:	add	w9, w9, #0x7
  423964:	add	x28, x28, #0x1
  423968:	tbnz	w10, #7, 423928 <ferror@plt+0x20088>
  42396c:	and	w8, w8, #0xfffffffe
  423970:	tbnz	w8, #0, 423984 <ferror@plt+0x200e4>
  423974:	tbz	w8, #1, 42399c <ferror@plt+0x200fc>
  423978:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42397c:	add	x1, x1, #0xda
  423980:	b	42398c <ferror@plt+0x200ec>
  423984:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  423988:	add	x1, x1, #0xc9
  42398c:	mov	w2, #0x5                   	// #5
  423990:	mov	x0, xzr
  423994:	bl	403700 <dcgettext@plt>
  423998:	bl	4400a0 <error@@Base>
  42399c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4239a0:	ldr	x8, [x8, #1432]
  4239a4:	cbz	x8, 424110 <ferror@plt+0x20870>
  4239a8:	add	x28, x26, w28, uxtw
  4239ac:	ldr	x9, [x8]
  4239b0:	cmp	x9, x27
  4239b4:	b.eq	4239c4 <ferror@plt+0x20124>  // b.none
  4239b8:	ldr	x8, [x8, #40]
  4239bc:	cbnz	x8, 4239ac <ferror@plt+0x2010c>
  4239c0:	b	424110 <ferror@plt+0x20870>
  4239c4:	ldr	x26, [x8, #24]
  4239c8:	cbz	x26, 424110 <ferror@plt+0x20870>
  4239cc:	sub	x8, x24, x25
  4239d0:	stur	x8, [x29, #-16]
  4239d4:	sub	w8, w21, #0x3
  4239d8:	str	w8, [sp, #4]
  4239dc:	and	x16, x19, #0xffffffff
  4239e0:	and	x8, x23, #0xffffffff
  4239e4:	str	x8, [sp, #16]
  4239e8:	stur	x16, [x29, #-8]
  4239ec:	str	x25, [sp, #24]
  4239f0:	b	423a04 <ferror@plt+0x20164>
  4239f4:	mov	w8, #0x1                   	// #1
  4239f8:	str	w8, [x20]
  4239fc:	ldr	x26, [x26, #24]
  423a00:	cbz	x26, 424110 <ferror@plt+0x20870>
  423a04:	ldr	x8, [x26]
  423a08:	cbz	x8, 424110 <ferror@plt+0x20870>
  423a0c:	ldr	x8, [x26, #8]
  423a10:	sub	x9, x8, #0x1
  423a14:	cmp	x9, #0x1f
  423a18:	b.hi	423a68 <ferror@plt+0x201c8>  // b.pmore
  423a1c:	adrp	x11, 447000 <warn@@Base+0x6e9c>
  423a20:	add	x11, x11, #0x2f2
  423a24:	adr	x8, 423a38 <ferror@plt+0x20198>
  423a28:	ldrh	w10, [x11, x9, lsl #1]
  423a2c:	add	x8, x8, x10, lsl #2
  423a30:	mov	w27, #0x1                   	// #1
  423a34:	br	x8
  423a38:	mov	w8, w22
  423a3c:	mov	x22, x19
  423a40:	add	x19, x28, #0x1
  423a44:	str	x20, [sp, #8]
  423a48:	mov	x20, x25
  423a4c:	mov	x25, x23
  423a50:	mov	w23, w21
  423a54:	mov	w21, w8
  423a58:	cmp	x19, x24
  423a5c:	b.cs	423cd8 <ferror@plt+0x20438>  // b.hs, b.nlast
  423a60:	mov	w1, #0x1                   	// #1
  423a64:	b	423cf8 <ferror@plt+0x20458>
  423a68:	mov	x9, #0xffffffffffffe0ff    	// #-7937
  423a6c:	add	x9, x8, x9
  423a70:	cmp	x9, #0x2
  423a74:	b.cc	423af8 <ferror@plt+0x20258>  // b.lo, b.ul, b.last
  423a78:	mov	x9, #0xffffffffffffe0e0    	// #-7968
  423a7c:	add	x8, x8, x9
  423a80:	cmp	x8, #0x2
  423a84:	b.cs	424110 <ferror@plt+0x20870>  // b.hs, b.nlast
  423a88:	cmp	x16, #0x9
  423a8c:	mov	w27, w19
  423a90:	b.cc	423ac8 <ferror@plt+0x20228>  // b.lo, b.ul, b.last
  423a94:	ldur	x3, [x29, #-8]
  423a98:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  423a9c:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  423aa0:	mov	w4, #0x5                   	// #5
  423aa4:	mov	x0, xzr
  423aa8:	add	x1, x1, #0x61d
  423aac:	add	x2, x2, #0x665
  423ab0:	bl	4035d0 <dcngettext@plt>
  423ab4:	mov	w2, #0x8                   	// #8
  423ab8:	mov	w1, w19
  423abc:	mov	w27, #0x8                   	// #8
  423ac0:	bl	4400a0 <error@@Base>
  423ac4:	ldur	x16, [x29, #-8]
  423ac8:	add	x8, x28, w27, uxtw
  423acc:	cmp	x8, x24
  423ad0:	b.cc	423ae0 <ferror@plt+0x20240>  // b.lo, b.ul, b.last
  423ad4:	cmp	x28, x24
  423ad8:	b.cs	423aec <ferror@plt+0x2024c>  // b.hs, b.nlast
  423adc:	sub	w27, w24, w28
  423ae0:	sub	w8, w27, #0x1
  423ae4:	cmp	w8, #0x7
  423ae8:	b.ls	424070 <ferror@plt+0x207d0>  // b.plast
  423aec:	mov	x27, xzr
  423af0:	add	x28, x28, x19
  423af4:	b	424090 <ferror@plt+0x207f0>
  423af8:	mov	x9, xzr
  423afc:	mov	x27, xzr
  423b00:	mov	w10, wzr
  423b04:	mov	w8, #0x1                   	// #1
  423b08:	b	423b20 <ferror@plt+0x20280>
  423b0c:	orr	w13, w8, #0x2
  423b10:	cmp	w12, #0x0
  423b14:	csel	w8, w8, w13, eq  // eq = none
  423b18:	add	x9, x9, #0x1
  423b1c:	tbz	w11, #7, 423c38 <ferror@plt+0x20398>
  423b20:	add	x11, x28, x9
  423b24:	cmp	x11, x24
  423b28:	b.cs	423c3c <ferror@plt+0x2039c>  // b.hs, b.nlast
  423b2c:	ldrb	w11, [x11]
  423b30:	cmp	w10, #0x3f
  423b34:	and	x12, x11, #0x7f
  423b38:	b.hi	423b0c <ferror@plt+0x2026c>  // b.pmore
  423b3c:	mov	w13, w10
  423b40:	lsl	x15, x12, x13
  423b44:	orr	x27, x15, x27
  423b48:	lsr	x13, x27, x13
  423b4c:	orr	w14, w8, #0x2
  423b50:	cmp	x13, x12
  423b54:	csel	w8, w8, w14, eq  // eq = none
  423b58:	add	w10, w10, #0x7
  423b5c:	add	x9, x9, #0x1
  423b60:	tbnz	w11, #7, 423b20 <ferror@plt+0x20280>
  423b64:	b	423c38 <ferror@plt+0x20398>
  423b68:	mov	x27, xzr
  423b6c:	add	x28, x28, #0x8
  423b70:	b	424090 <ferror@plt+0x207f0>
  423b74:	mov	w8, w22
  423b78:	mov	x22, x20
  423b7c:	mov	x20, x19
  423b80:	add	x19, x28, #0x2
  423b84:	mov	x25, x23
  423b88:	mov	w23, w21
  423b8c:	mov	w21, w8
  423b90:	cmp	x19, x24
  423b94:	b.cs	423c7c <ferror@plt+0x203dc>  // b.hs, b.nlast
  423b98:	mov	w1, #0x2                   	// #2
  423b9c:	b	423c9c <ferror@plt+0x203fc>
  423ba0:	mov	w8, w22
  423ba4:	mov	x22, x20
  423ba8:	mov	x20, x19
  423bac:	add	x19, x28, #0x4
  423bb0:	mov	x25, x23
  423bb4:	mov	w23, w21
  423bb8:	mov	w21, w8
  423bbc:	cmp	x19, x24
  423bc0:	b.cs	423c7c <ferror@plt+0x203dc>  // b.hs, b.nlast
  423bc4:	mov	w1, #0x4                   	// #4
  423bc8:	b	423c9c <ferror@plt+0x203fc>
  423bcc:	mov	x9, xzr
  423bd0:	mov	x27, xzr
  423bd4:	mov	w10, wzr
  423bd8:	mov	w8, #0x1                   	// #1
  423bdc:	b	423bf4 <ferror@plt+0x20354>
  423be0:	orr	w13, w8, #0x2
  423be4:	cmp	w12, #0x0
  423be8:	csel	w8, w8, w13, eq  // eq = none
  423bec:	add	x9, x9, #0x1
  423bf0:	tbz	w11, #7, 423c38 <ferror@plt+0x20398>
  423bf4:	add	x11, x28, x9
  423bf8:	cmp	x11, x24
  423bfc:	b.cs	423c3c <ferror@plt+0x2039c>  // b.hs, b.nlast
  423c00:	ldrb	w11, [x11]
  423c04:	cmp	w10, #0x3f
  423c08:	and	x12, x11, #0x7f
  423c0c:	b.hi	423be0 <ferror@plt+0x20340>  // b.pmore
  423c10:	mov	w13, w10
  423c14:	lsl	x15, x12, x13
  423c18:	orr	x27, x15, x27
  423c1c:	lsr	x13, x27, x13
  423c20:	orr	w14, w8, #0x2
  423c24:	cmp	x13, x12
  423c28:	csel	w8, w8, w14, eq  // eq = none
  423c2c:	add	w10, w10, #0x7
  423c30:	add	x9, x9, #0x1
  423c34:	tbnz	w11, #7, 423bf4 <ferror@plt+0x20354>
  423c38:	and	w8, w8, #0xfffffffe
  423c3c:	add	x28, x28, w9, uxtw
  423c40:	tbnz	w8, #0, 423c5c <ferror@plt+0x203bc>
  423c44:	tbz	w8, #1, 424090 <ferror@plt+0x207f0>
  423c48:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  423c4c:	mov	w2, #0x5                   	// #5
  423c50:	mov	x0, xzr
  423c54:	add	x1, x1, #0xda
  423c58:	b	423c6c <ferror@plt+0x203cc>
  423c5c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  423c60:	mov	w2, #0x5                   	// #5
  423c64:	mov	x0, xzr
  423c68:	add	x1, x1, #0xc9
  423c6c:	bl	403700 <dcgettext@plt>
  423c70:	bl	4400a0 <error@@Base>
  423c74:	ldur	x16, [x29, #-8]
  423c78:	b	424090 <ferror@plt+0x207f0>
  423c7c:	cmp	x28, x24
  423c80:	b.cs	423c94 <ferror@plt+0x203f4>  // b.hs, b.nlast
  423c84:	sub	w1, w24, w28
  423c88:	sub	w8, w1, #0x1
  423c8c:	cmp	w8, #0x7
  423c90:	b.ls	423c9c <ferror@plt+0x203fc>  // b.plast
  423c94:	mov	x27, xzr
  423c98:	b	423cb4 <ferror@plt+0x20414>
  423c9c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  423ca0:	ldr	x8, [x8, #648]
  423ca4:	mov	x0, x28
  423ca8:	blr	x8
  423cac:	ldur	x16, [x29, #-8]
  423cb0:	mov	x27, x0
  423cb4:	mov	w8, w21
  423cb8:	mov	w21, w23
  423cbc:	mov	x23, x25
  423cc0:	ldr	x25, [sp, #24]
  423cc4:	mov	x28, x19
  423cc8:	mov	x19, x20
  423ccc:	mov	x20, x22
  423cd0:	mov	w22, w8
  423cd4:	b	424090 <ferror@plt+0x207f0>
  423cd8:	cmp	x28, x24
  423cdc:	b.cs	423cf0 <ferror@plt+0x20450>  // b.hs, b.nlast
  423ce0:	sub	w1, w24, w28
  423ce4:	sub	w8, w1, #0x1
  423ce8:	cmp	w8, #0x7
  423cec:	b.ls	423cf8 <ferror@plt+0x20458>  // b.plast
  423cf0:	mov	x27, xzr
  423cf4:	b	423d10 <ferror@plt+0x20470>
  423cf8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  423cfc:	ldr	x8, [x8, #648]
  423d00:	mov	x0, x28
  423d04:	blr	x8
  423d08:	ldur	x16, [x29, #-8]
  423d0c:	mov	x27, x0
  423d10:	mov	w8, w21
  423d14:	mov	w21, w23
  423d18:	mov	x23, x25
  423d1c:	mov	x25, x20
  423d20:	ldr	x20, [sp, #8]
  423d24:	mov	x28, x19
  423d28:	mov	x19, x22
  423d2c:	mov	w22, w8
  423d30:	b	424090 <ferror@plt+0x207f0>
  423d34:	ldr	x8, [sp, #16]
  423d38:	mov	w27, w23
  423d3c:	cmp	x8, #0x9
  423d40:	b.cc	423d78 <ferror@plt+0x204d8>  // b.lo, b.ul, b.last
  423d44:	ldr	x3, [sp, #16]
  423d48:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  423d4c:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  423d50:	mov	w4, #0x5                   	// #5
  423d54:	mov	x0, xzr
  423d58:	add	x1, x1, #0x61d
  423d5c:	add	x2, x2, #0x665
  423d60:	bl	4035d0 <dcngettext@plt>
  423d64:	mov	w2, #0x8                   	// #8
  423d68:	mov	w1, w23
  423d6c:	mov	w27, #0x8                   	// #8
  423d70:	bl	4400a0 <error@@Base>
  423d74:	ldur	x16, [x29, #-8]
  423d78:	add	x8, x28, w27, uxtw
  423d7c:	cmp	x8, x24
  423d80:	b.cc	423d90 <ferror@plt+0x204f0>  // b.lo, b.ul, b.last
  423d84:	cmp	x28, x24
  423d88:	b.cs	423ef8 <ferror@plt+0x20658>  // b.hs, b.nlast
  423d8c:	sub	w27, w24, w28
  423d90:	sub	w8, w27, #0x1
  423d94:	cmp	w8, #0x7
  423d98:	b.ls	423f10 <ferror@plt+0x20670>  // b.plast
  423d9c:	b	423ef8 <ferror@plt+0x20658>
  423da0:	add	x8, x28, #0x2
  423da4:	cmp	x8, x24
  423da8:	b.cs	423f34 <ferror@plt+0x20694>  // b.hs, b.nlast
  423dac:	mov	w1, #0x2                   	// #2
  423db0:	b	423f54 <ferror@plt+0x206b4>
  423db4:	add	x8, x28, #0x4
  423db8:	cmp	x8, x24
  423dbc:	b.cs	423f78 <ferror@plt+0x206d8>  // b.hs, b.nlast
  423dc0:	mov	w1, #0x4                   	// #4
  423dc4:	b	423f98 <ferror@plt+0x206f8>
  423dc8:	sub	x1, x24, x28
  423dcc:	mov	x0, x28
  423dd0:	bl	403020 <strnlen@plt>
  423dd4:	ldur	x16, [x29, #-8]
  423dd8:	add	x8, x0, x28
  423ddc:	mov	x27, xzr
  423de0:	add	x28, x8, #0x1
  423de4:	b	424090 <ferror@plt+0x207f0>
  423de8:	add	x8, x28, #0x1
  423dec:	cmp	x8, x24
  423df0:	b.cs	423fbc <ferror@plt+0x2071c>  // b.hs, b.nlast
  423df4:	mov	w1, #0x1                   	// #1
  423df8:	b	423fdc <ferror@plt+0x2073c>
  423dfc:	mov	x9, xzr
  423e00:	mov	x27, xzr
  423e04:	mov	w10, wzr
  423e08:	mov	w8, #0x1                   	// #1
  423e0c:	b	423e24 <ferror@plt+0x20584>
  423e10:	orr	w13, w8, #0x2
  423e14:	cmp	w12, #0x0
  423e18:	csel	w8, w8, w13, eq  // eq = none
  423e1c:	add	x9, x9, #0x1
  423e20:	tbz	w11, #7, 423e68 <ferror@plt+0x205c8>
  423e24:	add	x11, x28, x9
  423e28:	cmp	x11, x24
  423e2c:	b.cs	423c3c <ferror@plt+0x2039c>  // b.hs, b.nlast
  423e30:	ldrb	w11, [x11]
  423e34:	cmp	w10, #0x3f
  423e38:	and	x12, x11, #0x7f
  423e3c:	b.hi	423e10 <ferror@plt+0x20570>  // b.pmore
  423e40:	mov	w13, w10
  423e44:	lsl	x15, x12, x13
  423e48:	orr	x27, x15, x27
  423e4c:	lsr	x13, x27, x13
  423e50:	orr	w14, w8, #0x2
  423e54:	cmp	x13, x12
  423e58:	csel	w8, w8, w14, eq  // eq = none
  423e5c:	add	w10, w10, #0x7
  423e60:	add	x9, x9, #0x1
  423e64:	tbnz	w11, #7, 423e24 <ferror@plt+0x20584>
  423e68:	and	w8, w8, #0xfffffffe
  423e6c:	tbz	w11, #6, 423c3c <ferror@plt+0x2039c>
  423e70:	cmp	w10, #0x40
  423e74:	b.cs	423c3c <ferror@plt+0x2039c>  // b.hs, b.nlast
  423e78:	mov	x11, #0xffffffffffffffff    	// #-1
  423e7c:	lsl	x10, x11, x10
  423e80:	orr	x27, x10, x27
  423e84:	b	423c3c <ferror@plt+0x2039c>
  423e88:	cmp	w21, #0x2
  423e8c:	b.ne	424000 <ferror@plt+0x20760>  // b.any
  423e90:	ldr	x8, [sp, #16]
  423e94:	mov	w27, w23
  423e98:	cmp	x8, #0x9
  423e9c:	b.cc	423ed4 <ferror@plt+0x20634>  // b.lo, b.ul, b.last
  423ea0:	ldr	x3, [sp, #16]
  423ea4:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  423ea8:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  423eac:	mov	w4, #0x5                   	// #5
  423eb0:	mov	x0, xzr
  423eb4:	add	x1, x1, #0x61d
  423eb8:	add	x2, x2, #0x665
  423ebc:	bl	4035d0 <dcngettext@plt>
  423ec0:	mov	w2, #0x8                   	// #8
  423ec4:	mov	w1, w23
  423ec8:	mov	w27, #0x8                   	// #8
  423ecc:	bl	4400a0 <error@@Base>
  423ed0:	ldur	x16, [x29, #-8]
  423ed4:	add	x8, x28, w27, uxtw
  423ed8:	cmp	x8, x24
  423edc:	b.cc	423eec <ferror@plt+0x2064c>  // b.lo, b.ul, b.last
  423ee0:	cmp	x28, x24
  423ee4:	b.cs	423ef8 <ferror@plt+0x20658>  // b.hs, b.nlast
  423ee8:	sub	w27, w24, w28
  423eec:	sub	w8, w27, #0x1
  423ef0:	cmp	w8, #0x7
  423ef4:	b.ls	423f10 <ferror@plt+0x20670>  // b.plast
  423ef8:	mov	x27, xzr
  423efc:	add	x28, x28, x23
  423f00:	b	424090 <ferror@plt+0x207f0>
  423f04:	mov	x27, xzr
  423f08:	add	x28, x28, #0x10
  423f0c:	b	424090 <ferror@plt+0x207f0>
  423f10:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  423f14:	ldr	x8, [x8, #648]
  423f18:	mov	x0, x28
  423f1c:	mov	w1, w27
  423f20:	blr	x8
  423f24:	ldur	x16, [x29, #-8]
  423f28:	mov	x27, x0
  423f2c:	add	x28, x28, x23
  423f30:	b	424090 <ferror@plt+0x207f0>
  423f34:	cmp	x28, x24
  423f38:	b.cs	423f4c <ferror@plt+0x206ac>  // b.hs, b.nlast
  423f3c:	sub	w1, w24, w28
  423f40:	sub	w8, w1, #0x1
  423f44:	cmp	w8, #0x7
  423f48:	b.ls	423f54 <ferror@plt+0x206b4>  // b.plast
  423f4c:	mov	x27, xzr
  423f50:	b	423f6c <ferror@plt+0x206cc>
  423f54:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  423f58:	ldr	x8, [x8, #648]
  423f5c:	mov	x0, x28
  423f60:	blr	x8
  423f64:	ldur	x16, [x29, #-8]
  423f68:	mov	x27, x0
  423f6c:	add	x8, x27, x28
  423f70:	add	x28, x8, #0x2
  423f74:	b	424090 <ferror@plt+0x207f0>
  423f78:	cmp	x28, x24
  423f7c:	b.cs	423f90 <ferror@plt+0x206f0>  // b.hs, b.nlast
  423f80:	sub	w1, w24, w28
  423f84:	sub	w8, w1, #0x1
  423f88:	cmp	w8, #0x7
  423f8c:	b.ls	423f98 <ferror@plt+0x206f8>  // b.plast
  423f90:	mov	x27, xzr
  423f94:	b	423fb0 <ferror@plt+0x20710>
  423f98:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  423f9c:	ldr	x8, [x8, #648]
  423fa0:	mov	x0, x28
  423fa4:	blr	x8
  423fa8:	ldur	x16, [x29, #-8]
  423fac:	mov	x27, x0
  423fb0:	add	x8, x27, x28
  423fb4:	add	x28, x8, #0x4
  423fb8:	b	424090 <ferror@plt+0x207f0>
  423fbc:	cmp	x28, x24
  423fc0:	b.cs	423fd4 <ferror@plt+0x20734>  // b.hs, b.nlast
  423fc4:	sub	w1, w24, w28
  423fc8:	sub	w8, w1, #0x1
  423fcc:	cmp	w8, #0x7
  423fd0:	b.ls	423fdc <ferror@plt+0x2073c>  // b.plast
  423fd4:	mov	x27, xzr
  423fd8:	b	423ff4 <ferror@plt+0x20754>
  423fdc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  423fe0:	ldr	x8, [x8, #648]
  423fe4:	mov	x0, x28
  423fe8:	blr	x8
  423fec:	ldur	x16, [x29, #-8]
  423ff0:	mov	x27, x0
  423ff4:	add	x8, x27, x28
  423ff8:	add	x28, x8, #0x1
  423ffc:	b	424090 <ferror@plt+0x207f0>
  424000:	ldr	w8, [sp, #4]
  424004:	cmp	w8, #0x1
  424008:	b.hi	424110 <ferror@plt+0x20870>  // b.pmore
  42400c:	cmp	x16, #0x9
  424010:	mov	w27, w19
  424014:	b.cc	42404c <ferror@plt+0x207ac>  // b.lo, b.ul, b.last
  424018:	ldur	x3, [x29, #-8]
  42401c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  424020:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  424024:	mov	w4, #0x5                   	// #5
  424028:	mov	x0, xzr
  42402c:	add	x1, x1, #0x61d
  424030:	add	x2, x2, #0x665
  424034:	bl	4035d0 <dcngettext@plt>
  424038:	mov	w2, #0x8                   	// #8
  42403c:	mov	w1, w19
  424040:	mov	w27, #0x8                   	// #8
  424044:	bl	4400a0 <error@@Base>
  424048:	ldur	x16, [x29, #-8]
  42404c:	add	x8, x28, w27, uxtw
  424050:	cmp	x8, x24
  424054:	b.cc	424064 <ferror@plt+0x207c4>  // b.lo, b.ul, b.last
  424058:	cmp	x28, x24
  42405c:	b.cs	423aec <ferror@plt+0x2024c>  // b.hs, b.nlast
  424060:	sub	w27, w24, w28
  424064:	sub	w8, w27, #0x1
  424068:	cmp	w8, #0x7
  42406c:	b.hi	423aec <ferror@plt+0x2024c>  // b.pmore
  424070:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  424074:	ldr	x8, [x8, #648]
  424078:	mov	x0, x28
  42407c:	mov	w1, w27
  424080:	blr	x8
  424084:	ldur	x16, [x29, #-8]
  424088:	mov	x27, x0
  42408c:	add	x28, x28, x19
  424090:	cmp	x28, x24
  424094:	csel	x28, x24, x28, hi  // hi = pmore
  424098:	cbz	x28, 424110 <ferror@plt+0x20870>
  42409c:	ldr	x8, [x26]
  4240a0:	cmp	x8, #0x3e
  4240a4:	b.eq	4240ec <ferror@plt+0x2084c>  // b.none
  4240a8:	cmp	x8, #0x49
  4240ac:	b.ne	4239fc <ferror@plt+0x2015c>  // b.any
  4240b0:	cbnz	w22, 424110 <ferror@plt+0x20870>
  4240b4:	ldur	x8, [x29, #-16]
  4240b8:	cmp	x27, x8
  4240bc:	b.cs	424110 <ferror@plt+0x20870>  // b.hs, b.nlast
  4240c0:	add	x1, x25, x27
  4240c4:	mov	w7, #0x1                   	// #1
  4240c8:	mov	x0, x25
  4240cc:	mov	x2, x24
  4240d0:	mov	x3, x23
  4240d4:	mov	x4, x19
  4240d8:	mov	w5, w21
  4240dc:	mov	x6, x20
  4240e0:	bl	4238bc <ferror@plt+0x2001c>
  4240e4:	ldur	x16, [x29, #-8]
  4240e8:	b	4239fc <ferror@plt+0x2015c>
  4240ec:	cmp	x27, #0xe
  4240f0:	b.hi	4239f4 <ferror@plt+0x20154>  // b.pmore
  4240f4:	mov	w8, #0x1                   	// #1
  4240f8:	lsl	x8, x8, x27
  4240fc:	mov	w9, #0x4186                	// #16774
  424100:	tst	x8, x9
  424104:	b.eq	4239f4 <ferror@plt+0x20154>  // b.none
  424108:	str	wzr, [x20]
  42410c:	b	4239fc <ferror@plt+0x2015c>
  424110:	ldp	x20, x19, [sp, #128]
  424114:	ldp	x22, x21, [sp, #112]
  424118:	ldp	x24, x23, [sp, #96]
  42411c:	ldp	x26, x25, [sp, #80]
  424120:	ldp	x28, x27, [sp, #64]
  424124:	ldp	x29, x30, [sp, #48]
  424128:	add	sp, sp, #0x90
  42412c:	ret
  424130:	sub	sp, sp, #0xc0
  424134:	stp	x29, x30, [sp, #96]
  424138:	add	x29, sp, #0x60
  42413c:	cmp	x4, #0x1
  424140:	stp	x28, x27, [sp, #112]
  424144:	stp	x26, x25, [sp, #128]
  424148:	stp	x24, x23, [sp, #144]
  42414c:	stp	x22, x21, [sp, #160]
  424150:	stp	x20, x19, [sp, #176]
  424154:	str	x5, [sp, #48]
  424158:	stur	x0, [x29, #-40]
  42415c:	b.lt	426d14 <ferror@plt+0x23474>  // b.tstop
  424160:	mov	w8, w1
  424164:	str	x8, [sp, #32]
  424168:	mov	w8, w2
  42416c:	str	x8, [sp, #24]
  424170:	cmp	w1, #0x8
  424174:	mov	w8, #0x8                   	// #8
  424178:	mov	w9, #0x10                  	// #16
  42417c:	csel	w8, w1, w8, cc  // cc = lo, ul, last
  424180:	adrp	x27, 447000 <warn@@Base+0x6e9c>
  424184:	mov	x22, x6
  424188:	mov	w21, w1
  42418c:	mov	x25, x0
  424190:	mov	w23, wzr
  424194:	add	x24, x0, x4
  424198:	sub	w8, w9, w8, lsl #1
  42419c:	add	x27, x27, #0x332
  4241a0:	stp	w2, w3, [sp, #40]
  4241a4:	str	x8, [sp, #16]
  4241a8:	add	x28, x25, #0x1
  4241ac:	stur	x28, [x29, #-40]
  4241b0:	ldrb	w26, [x25]
  4241b4:	sub	w8, w26, #0x3
  4241b8:	cmp	w8, #0xfa
  4241bc:	b.hi	426d1c <ferror@plt+0x2347c>  // b.pmore
  4241c0:	adr	x9, 4241d0 <ferror@plt+0x20930>
  4241c4:	ldrh	w10, [x27, x8, lsl #1]
  4241c8:	add	x9, x9, x10, lsl #2
  4241cc:	br	x9
  4241d0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4241d4:	sub	w1, w26, #0x30
  4241d8:	add	x0, x0, #0x20e
  4241dc:	bl	4037a0 <printf@plt>
  4241e0:	b	42518c <ferror@plt+0x218ec>
  4241e4:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4241e8:	ldr	x8, [x8, #1376]
  4241ec:	sub	w19, w26, #0x50
  4241f0:	cbz	x8, 424204 <ferror@plt+0x20964>
  4241f4:	mov	w0, w19
  4241f8:	blr	x8
  4241fc:	mov	x25, x0
  424200:	cbnz	x0, 424224 <ferror@plt+0x20984>
  424204:	adrp	x25, 46b000 <_bfd_std_section+0x2118>
  424208:	add	x25, x25, #0x630
  42420c:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  424210:	add	x2, x2, #0x545
  424214:	mov	w1, #0x40                  	// #64
  424218:	mov	x0, x25
  42421c:	mov	w3, w19
  424220:	bl	403160 <snprintf@plt>
  424224:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424228:	add	x0, x0, #0x21a
  42422c:	mov	w1, w19
  424230:	mov	x2, x25
  424234:	bl	4037a0 <printf@plt>
  424238:	b	42518c <ferror@plt+0x218ec>
  42423c:	mov	x9, xzr
  424240:	mov	x25, xzr
  424244:	mov	w10, wzr
  424248:	mov	w8, #0x1                   	// #1
  42424c:	b	424264 <ferror@plt+0x209c4>
  424250:	orr	w13, w8, #0x2
  424254:	cmp	w12, #0x0
  424258:	csel	w8, w8, w13, eq  // eq = none
  42425c:	add	x9, x9, #0x1
  424260:	tbz	w11, #7, 4242a8 <ferror@plt+0x20a08>
  424264:	add	x11, x28, x9
  424268:	cmp	x11, x24
  42426c:	b.cs	4242c4 <ferror@plt+0x20a24>  // b.hs, b.nlast
  424270:	ldrb	w11, [x11]
  424274:	cmp	w10, #0x3f
  424278:	and	x12, x11, #0x7f
  42427c:	b.hi	424250 <ferror@plt+0x209b0>  // b.pmore
  424280:	mov	w13, w10
  424284:	lsl	x15, x12, x13
  424288:	orr	x25, x15, x25
  42428c:	lsr	x13, x25, x13
  424290:	orr	w14, w8, #0x2
  424294:	cmp	x13, x12
  424298:	csel	w8, w8, w14, eq  // eq = none
  42429c:	add	w10, w10, #0x7
  4242a0:	add	x9, x9, #0x1
  4242a4:	tbnz	w11, #7, 424264 <ferror@plt+0x209c4>
  4242a8:	and	w8, w8, #0xfffffffe
  4242ac:	tbz	w11, #6, 4242c4 <ferror@plt+0x20a24>
  4242b0:	cmp	w10, #0x40
  4242b4:	b.cs	4242c4 <ferror@plt+0x20a24>  // b.hs, b.nlast
  4242b8:	mov	x11, #0xffffffffffffffff    	// #-1
  4242bc:	lsl	x10, x11, x10
  4242c0:	orr	x25, x10, x25
  4242c4:	add	x9, x28, w9, uxtw
  4242c8:	stur	x9, [x29, #-40]
  4242cc:	tbnz	w8, #0, 4242e0 <ferror@plt+0x20a40>
  4242d0:	tbz	w8, #1, 4242f8 <ferror@plt+0x20a58>
  4242d4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4242d8:	add	x1, x1, #0xda
  4242dc:	b	4242e8 <ferror@plt+0x20a48>
  4242e0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4242e4:	add	x1, x1, #0xc9
  4242e8:	mov	w2, #0x5                   	// #5
  4242ec:	mov	x0, xzr
  4242f0:	bl	403700 <dcgettext@plt>
  4242f4:	bl	4400a0 <error@@Base>
  4242f8:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4242fc:	ldr	x8, [x8, #1376]
  424300:	sub	w19, w26, #0x70
  424304:	cbz	x8, 424318 <ferror@plt+0x20a78>
  424308:	mov	w0, w19
  42430c:	blr	x8
  424310:	mov	x26, x0
  424314:	cbnz	x0, 424338 <ferror@plt+0x20a98>
  424318:	adrp	x26, 46b000 <_bfd_std_section+0x2118>
  42431c:	add	x26, x26, #0x630
  424320:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  424324:	add	x2, x2, #0x545
  424328:	mov	w1, #0x40                  	// #64
  42432c:	mov	x0, x26
  424330:	mov	w3, w19
  424334:	bl	403160 <snprintf@plt>
  424338:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  42433c:	add	x8, x8, #0x4f8
  424340:	ldrsw	x9, [x8, #56]
  424344:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  424348:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42434c:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  424350:	add	w10, w9, #0x1
  424354:	add	x9, x8, x9, lsl #6
  424358:	add	x28, x9, #0x368
  42435c:	and	w9, w10, #0xf
  424360:	add	x1, x1, #0x92
  424364:	add	x2, x2, #0x248
  424368:	add	x3, x3, #0xb34
  42436c:	sub	x0, x29, #0x20
  424370:	str	w9, [x8, #56]
  424374:	bl	4030a0 <sprintf@plt>
  424378:	sub	x2, x29, #0x20
  42437c:	mov	w1, #0x40                  	// #64
  424380:	mov	x0, x28
  424384:	mov	x3, x25
  424388:	bl	403160 <snprintf@plt>
  42438c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424390:	add	x0, x0, #0x22b
  424394:	mov	w1, w19
  424398:	mov	x2, x26
  42439c:	mov	x3, x28
  4243a0:	bl	4037a0 <printf@plt>
  4243a4:	b	42518c <ferror@plt+0x218ec>
  4243a8:	ldr	w8, [sp, #44]
  4243ac:	str	w21, [sp, #8]
  4243b0:	adrp	x20, 44c000 <warn@@Base+0xbe9c>
  4243b4:	adrp	x21, 44c000 <warn@@Base+0xbe9c>
  4243b8:	cmp	w8, #0x2
  4243bc:	add	x20, x20, #0x448
  4243c0:	add	x21, x21, #0x431
  4243c4:	b.eq	4258fc <ferror@plt+0x2205c>  // b.none
  4243c8:	ldr	w19, [sp, #40]
  4243cc:	cmn	w8, #0x1
  4243d0:	b.eq	426d70 <ferror@plt+0x234d0>  // b.none
  4243d4:	cmp	w19, #0x9
  4243d8:	b.cc	42440c <ferror@plt+0x20b6c>  // b.lo, b.ul, b.last
  4243dc:	ldr	x3, [sp, #24]
  4243e0:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4243e4:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  4243e8:	add	x1, x1, #0x61d
  4243ec:	add	x2, x2, #0x665
  4243f0:	mov	w4, #0x5                   	// #5
  4243f4:	mov	x0, xzr
  4243f8:	bl	4035d0 <dcngettext@plt>
  4243fc:	ldr	w1, [sp, #40]
  424400:	mov	w2, #0x8                   	// #8
  424404:	mov	w19, #0x8                   	// #8
  424408:	bl	4400a0 <error@@Base>
  42440c:	add	x8, x28, w19, uxtw
  424410:	cmp	x8, x24
  424414:	b.cc	424424 <ferror@plt+0x20b84>  // b.lo, b.ul, b.last
  424418:	cmp	x28, x24
  42441c:	b.cs	424430 <ferror@plt+0x20b90>  // b.hs, b.nlast
  424420:	sub	w19, w24, w28
  424424:	sub	w8, w19, #0x1
  424428:	cmp	w8, #0x7
  42442c:	b.ls	426804 <ferror@plt+0x22f64>  // b.plast
  424430:	mov	x25, xzr
  424434:	b	42681c <ferror@plt+0x22f7c>
  424438:	mov	x9, xzr
  42443c:	mov	x20, xzr
  424440:	mov	w10, wzr
  424444:	mov	w8, #0x1                   	// #1
  424448:	b	424460 <ferror@plt+0x20bc0>
  42444c:	orr	w13, w8, #0x2
  424450:	cmp	w12, #0x0
  424454:	csel	w8, w8, w13, eq  // eq = none
  424458:	add	x9, x9, #0x1
  42445c:	tbz	w11, #7, 4244a4 <ferror@plt+0x20c04>
  424460:	add	x11, x28, x9
  424464:	cmp	x11, x24
  424468:	b.cs	4244a8 <ferror@plt+0x20c08>  // b.hs, b.nlast
  42446c:	ldrb	w11, [x11]
  424470:	cmp	w10, #0x3f
  424474:	and	x12, x11, #0x7f
  424478:	b.hi	42444c <ferror@plt+0x20bac>  // b.pmore
  42447c:	mov	w13, w10
  424480:	lsl	x15, x12, x13
  424484:	orr	x20, x15, x20
  424488:	lsr	x13, x20, x13
  42448c:	orr	w14, w8, #0x2
  424490:	cmp	x13, x12
  424494:	csel	w8, w8, w14, eq  // eq = none
  424498:	add	w10, w10, #0x7
  42449c:	add	x9, x9, #0x1
  4244a0:	tbnz	w11, #7, 424460 <ferror@plt+0x20bc0>
  4244a4:	and	w8, w8, #0xfffffffe
  4244a8:	add	x19, x28, w9, uxtw
  4244ac:	stur	x19, [x29, #-40]
  4244b0:	tbnz	w8, #0, 425350 <ferror@plt+0x21ab0>
  4244b4:	tbz	w8, #1, 425368 <ferror@plt+0x21ac8>
  4244b8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4244bc:	add	x1, x1, #0xda
  4244c0:	b	425358 <ferror@plt+0x21ab8>
  4244c4:	mov	x9, xzr
  4244c8:	mov	x19, xzr
  4244cc:	mov	w10, wzr
  4244d0:	mov	w8, #0x1                   	// #1
  4244d4:	b	4244ec <ferror@plt+0x20c4c>
  4244d8:	orr	w13, w8, #0x2
  4244dc:	cmp	w12, #0x0
  4244e0:	csel	w8, w8, w13, eq  // eq = none
  4244e4:	add	x9, x9, #0x1
  4244e8:	tbz	w11, #7, 424530 <ferror@plt+0x20c90>
  4244ec:	add	x11, x28, x9
  4244f0:	cmp	x11, x24
  4244f4:	b.cs	424534 <ferror@plt+0x20c94>  // b.hs, b.nlast
  4244f8:	ldrb	w11, [x11]
  4244fc:	cmp	w10, #0x3f
  424500:	and	x12, x11, #0x7f
  424504:	b.hi	4244d8 <ferror@plt+0x20c38>  // b.pmore
  424508:	mov	w13, w10
  42450c:	lsl	x15, x12, x13
  424510:	orr	x19, x15, x19
  424514:	lsr	x13, x19, x13
  424518:	orr	w14, w8, #0x2
  42451c:	cmp	x13, x12
  424520:	csel	w8, w8, w14, eq  // eq = none
  424524:	add	w10, w10, #0x7
  424528:	add	x9, x9, #0x1
  42452c:	tbnz	w11, #7, 4244ec <ferror@plt+0x20c4c>
  424530:	and	w8, w8, #0xfffffffe
  424534:	add	x9, x28, w9, uxtw
  424538:	stur	x9, [x29, #-40]
  42453c:	tbnz	w8, #0, 4253e0 <ferror@plt+0x21b40>
  424540:	tbz	w8, #1, 4253f8 <ferror@plt+0x21b58>
  424544:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  424548:	add	x1, x1, #0xda
  42454c:	b	4253e8 <ferror@plt+0x21b48>
  424550:	mov	x9, xzr
  424554:	mov	x19, xzr
  424558:	mov	w10, wzr
  42455c:	mov	w8, #0x1                   	// #1
  424560:	b	424578 <ferror@plt+0x20cd8>
  424564:	orr	w13, w8, #0x2
  424568:	cmp	w12, #0x0
  42456c:	csel	w8, w8, w13, eq  // eq = none
  424570:	add	x9, x9, #0x1
  424574:	tbz	w11, #7, 4245bc <ferror@plt+0x20d1c>
  424578:	add	x11, x28, x9
  42457c:	cmp	x11, x24
  424580:	b.cs	4245c0 <ferror@plt+0x20d20>  // b.hs, b.nlast
  424584:	ldrb	w11, [x11]
  424588:	cmp	w10, #0x3f
  42458c:	and	x12, x11, #0x7f
  424590:	b.hi	424564 <ferror@plt+0x20cc4>  // b.pmore
  424594:	mov	w13, w10
  424598:	lsl	x15, x12, x13
  42459c:	orr	x19, x15, x19
  4245a0:	lsr	x13, x19, x13
  4245a4:	orr	w14, w8, #0x2
  4245a8:	cmp	x13, x12
  4245ac:	csel	w8, w8, w14, eq  // eq = none
  4245b0:	add	w10, w10, #0x7
  4245b4:	add	x9, x9, #0x1
  4245b8:	tbnz	w11, #7, 424578 <ferror@plt+0x20cd8>
  4245bc:	and	w8, w8, #0xfffffffe
  4245c0:	add	x9, x28, w9, uxtw
  4245c4:	stur	x9, [x29, #-40]
  4245c8:	tbnz	w8, #0, 4254a4 <ferror@plt+0x21c04>
  4245cc:	tbz	w8, #1, 4254bc <ferror@plt+0x21c1c>
  4245d0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4245d4:	add	x1, x1, #0xda
  4245d8:	b	4254ac <ferror@plt+0x21c0c>
  4245dc:	add	x8, x25, #0x2
  4245e0:	cmp	x8, x24
  4245e4:	b.cs	425614 <ferror@plt+0x21d74>  // b.hs, b.nlast
  4245e8:	mov	w1, #0x1                   	// #1
  4245ec:	b	425634 <ferror@plt+0x21d94>
  4245f0:	mov	x9, xzr
  4245f4:	mov	x20, xzr
  4245f8:	mov	w10, wzr
  4245fc:	mov	w8, #0x1                   	// #1
  424600:	b	424618 <ferror@plt+0x20d78>
  424604:	orr	w13, w8, #0x2
  424608:	cmp	w12, #0x0
  42460c:	csel	w8, w8, w13, eq  // eq = none
  424610:	add	x9, x9, #0x1
  424614:	tbz	w11, #7, 42465c <ferror@plt+0x20dbc>
  424618:	add	x11, x28, x9
  42461c:	cmp	x11, x24
  424620:	b.cs	424718 <ferror@plt+0x20e78>  // b.hs, b.nlast
  424624:	ldrb	w11, [x11]
  424628:	cmp	w10, #0x3f
  42462c:	and	x12, x11, #0x7f
  424630:	b.hi	424604 <ferror@plt+0x20d64>  // b.pmore
  424634:	mov	w13, w10
  424638:	lsl	x15, x12, x13
  42463c:	orr	x20, x15, x20
  424640:	lsr	x13, x20, x13
  424644:	orr	w14, w8, #0x2
  424648:	cmp	x13, x12
  42464c:	csel	w8, w8, w14, eq  // eq = none
  424650:	add	w10, w10, #0x7
  424654:	add	x9, x9, #0x1
  424658:	tbnz	w11, #7, 424618 <ferror@plt+0x20d78>
  42465c:	mov	x25, x22
  424660:	mov	w22, w23
  424664:	and	w8, w8, #0xfffffffe
  424668:	mov	w23, w21
  42466c:	add	x9, x28, w9, uxtw
  424670:	stur	x9, [x29, #-40]
  424674:	tbz	w8, #0, 424730 <ferror@plt+0x20e90>
  424678:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42467c:	add	x1, x1, #0xc9
  424680:	b	42473c <ferror@plt+0x20e9c>
  424684:	mov	x9, xzr
  424688:	mov	x20, xzr
  42468c:	mov	w10, wzr
  424690:	mov	w8, #0x1                   	// #1
  424694:	b	4246ac <ferror@plt+0x20e0c>
  424698:	orr	w13, w8, #0x2
  42469c:	cmp	w12, #0x0
  4246a0:	csel	w8, w8, w13, eq  // eq = none
  4246a4:	add	x9, x9, #0x1
  4246a8:	tbz	w11, #7, 4246f0 <ferror@plt+0x20e50>
  4246ac:	add	x11, x28, x9
  4246b0:	cmp	x11, x24
  4246b4:	b.cs	424764 <ferror@plt+0x20ec4>  // b.hs, b.nlast
  4246b8:	ldrb	w11, [x11]
  4246bc:	cmp	w10, #0x3f
  4246c0:	and	x12, x11, #0x7f
  4246c4:	b.hi	424698 <ferror@plt+0x20df8>  // b.pmore
  4246c8:	mov	w13, w10
  4246cc:	lsl	x15, x12, x13
  4246d0:	orr	x20, x15, x20
  4246d4:	lsr	x13, x20, x13
  4246d8:	orr	w14, w8, #0x2
  4246dc:	cmp	x13, x12
  4246e0:	csel	w8, w8, w14, eq  // eq = none
  4246e4:	add	w10, w10, #0x7
  4246e8:	add	x9, x9, #0x1
  4246ec:	tbnz	w11, #7, 4246ac <ferror@plt+0x20e0c>
  4246f0:	mov	x25, x22
  4246f4:	mov	w22, w23
  4246f8:	and	w8, w8, #0xfffffffe
  4246fc:	mov	w23, w21
  424700:	add	x9, x28, w9, uxtw
  424704:	stur	x9, [x29, #-40]
  424708:	tbz	w8, #0, 42477c <ferror@plt+0x20edc>
  42470c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  424710:	add	x1, x1, #0xc9
  424714:	b	424788 <ferror@plt+0x20ee8>
  424718:	mov	x25, x22
  42471c:	mov	w22, w23
  424720:	mov	w23, w21
  424724:	add	x9, x28, w9, uxtw
  424728:	stur	x9, [x29, #-40]
  42472c:	tbnz	w8, #0, 424678 <ferror@plt+0x20dd8>
  424730:	tbz	w8, #1, 42474c <ferror@plt+0x20eac>
  424734:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  424738:	add	x1, x1, #0xda
  42473c:	mov	w2, #0x5                   	// #5
  424740:	mov	x0, xzr
  424744:	bl	403700 <dcgettext@plt>
  424748:	bl	4400a0 <error@@Base>
  42474c:	adrp	x8, 44c000 <warn@@Base+0xbe9c>
  424750:	adrp	x9, 44c000 <warn@@Base+0xbe9c>
  424754:	add	x8, x8, #0x54b
  424758:	add	x9, x9, #0x53d
  42475c:	cmp	w26, #0xa8
  424760:	b	4247ac <ferror@plt+0x20f0c>
  424764:	mov	x25, x22
  424768:	mov	w22, w23
  42476c:	mov	w23, w21
  424770:	add	x9, x28, w9, uxtw
  424774:	stur	x9, [x29, #-40]
  424778:	tbnz	w8, #0, 42470c <ferror@plt+0x20e6c>
  42477c:	tbz	w8, #1, 424798 <ferror@plt+0x20ef8>
  424780:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  424784:	add	x1, x1, #0xda
  424788:	mov	w2, #0x5                   	// #5
  42478c:	mov	x0, xzr
  424790:	bl	403700 <dcgettext@plt>
  424794:	bl	4400a0 <error@@Base>
  424798:	adrp	x8, 44c000 <warn@@Base+0xbe9c>
  42479c:	adrp	x9, 44c000 <warn@@Base+0xbe9c>
  4247a0:	add	x8, x8, #0x56f
  4247a4:	add	x9, x9, #0x55d
  4247a8:	cmp	w26, #0xa9
  4247ac:	adrp	x11, 46b000 <_bfd_std_section+0x2118>
  4247b0:	add	x11, x11, #0x4f8
  4247b4:	ldrsw	x12, [x11, #56]
  4247b8:	ldr	x10, [sp, #48]
  4247bc:	csel	x19, x9, x8, eq  // eq = none
  4247c0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4247c4:	add	w8, w12, #0x1
  4247c8:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4247cc:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  4247d0:	add	x10, x20, x10
  4247d4:	cmp	x20, #0x0
  4247d8:	add	x9, x11, x12, lsl #6
  4247dc:	and	w8, w8, #0xf
  4247e0:	add	x1, x1, #0x92
  4247e4:	add	x2, x2, #0x248
  4247e8:	add	x3, x3, #0xfcb
  4247ec:	sub	x0, x29, #0x20
  4247f0:	csel	x20, xzr, x10, eq  // eq = none
  4247f4:	add	x21, x9, #0x368
  4247f8:	str	w8, [x11, #56]
  4247fc:	bl	4030a0 <sprintf@plt>
  424800:	sub	x2, x29, #0x20
  424804:	mov	w1, #0x40                  	// #64
  424808:	mov	x0, x21
  42480c:	mov	x3, x20
  424810:	bl	403160 <snprintf@plt>
  424814:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424818:	add	x0, x0, #0x533
  42481c:	mov	x1, x19
  424820:	mov	x2, x21
  424824:	bl	4037a0 <printf@plt>
  424828:	mov	w21, w23
  42482c:	mov	w23, w22
  424830:	mov	x22, x25
  424834:	b	42518c <ferror@plt+0x218ec>
  424838:	cmp	w21, #0x9
  42483c:	mov	w19, w21
  424840:	b.cc	424874 <ferror@plt+0x20fd4>  // b.lo, b.ul, b.last
  424844:	ldr	x3, [sp, #32]
  424848:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  42484c:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  424850:	add	x1, x1, #0x61d
  424854:	add	x2, x2, #0x665
  424858:	mov	w4, #0x5                   	// #5
  42485c:	mov	x0, xzr
  424860:	bl	4035d0 <dcngettext@plt>
  424864:	mov	w2, #0x8                   	// #8
  424868:	mov	w1, w21
  42486c:	mov	w19, #0x8                   	// #8
  424870:	bl	4400a0 <error@@Base>
  424874:	add	x8, x28, w19, uxtw
  424878:	cmp	x8, x24
  42487c:	b.cc	42488c <ferror@plt+0x20fec>  // b.lo, b.ul, b.last
  424880:	cmp	x28, x24
  424884:	b.cs	424898 <ferror@plt+0x20ff8>  // b.hs, b.nlast
  424888:	sub	w19, w24, w28
  42488c:	sub	w8, w19, #0x1
  424890:	cmp	w8, #0x7
  424894:	b.ls	426730 <ferror@plt+0x22e90>  // b.plast
  424898:	mov	x19, xzr
  42489c:	b	426748 <ferror@plt+0x22ea8>
  4248a0:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4248a4:	add	x0, x0, #0xffa
  4248a8:	b	425188 <ferror@plt+0x218e8>
  4248ac:	add	x8, x25, #0x2
  4248b0:	cmp	x8, x24
  4248b4:	b.cs	425968 <ferror@plt+0x220c8>  // b.hs, b.nlast
  4248b8:	mov	w1, #0x1                   	// #1
  4248bc:	b	425988 <ferror@plt+0x220e8>
  4248c0:	add	x8, x25, #0x2
  4248c4:	cmp	x8, x24
  4248c8:	b.cs	4259b4 <ferror@plt+0x22114>  // b.hs, b.nlast
  4248cc:	mov	w1, #0x1                   	// #1
  4248d0:	b	4259c4 <ferror@plt+0x22124>
  4248d4:	add	x8, x25, #0x3
  4248d8:	cmp	x8, x24
  4248dc:	b.cs	4259d4 <ferror@plt+0x22134>  // b.hs, b.nlast
  4248e0:	mov	w1, #0x2                   	// #2
  4248e4:	b	4259f4 <ferror@plt+0x22154>
  4248e8:	add	x8, x25, #0x3
  4248ec:	cmp	x8, x24
  4248f0:	b.cs	425a20 <ferror@plt+0x22180>  // b.hs, b.nlast
  4248f4:	mov	w1, #0x2                   	// #2
  4248f8:	b	425a30 <ferror@plt+0x22190>
  4248fc:	add	x8, x25, #0x5
  424900:	cmp	x8, x24
  424904:	b.cs	425a40 <ferror@plt+0x221a0>  // b.hs, b.nlast
  424908:	mov	w1, #0x4                   	// #4
  42490c:	b	425a60 <ferror@plt+0x221c0>
  424910:	add	x8, x25, #0x5
  424914:	cmp	x8, x24
  424918:	b.cs	425a8c <ferror@plt+0x221ec>  // b.hs, b.nlast
  42491c:	mov	w1, #0x4                   	// #4
  424920:	b	425a9c <ferror@plt+0x221fc>
  424924:	add	x8, x25, #0x5
  424928:	cmp	x8, x24
  42492c:	b.cs	425aac <ferror@plt+0x2220c>  // b.hs, b.nlast
  424930:	mov	w1, #0x4                   	// #4
  424934:	b	425acc <ferror@plt+0x2222c>
  424938:	add	x8, x25, #0x5
  42493c:	cmp	x8, x24
  424940:	b.cs	425b08 <ferror@plt+0x22268>  // b.hs, b.nlast
  424944:	mov	w1, #0x4                   	// #4
  424948:	b	425b18 <ferror@plt+0x22278>
  42494c:	mov	x9, xzr
  424950:	mov	x19, xzr
  424954:	mov	w10, wzr
  424958:	mov	w8, #0x1                   	// #1
  42495c:	b	424974 <ferror@plt+0x210d4>
  424960:	orr	w13, w8, #0x2
  424964:	cmp	w12, #0x0
  424968:	csel	w8, w8, w13, eq  // eq = none
  42496c:	add	x9, x9, #0x1
  424970:	tbz	w11, #7, 4249b8 <ferror@plt+0x21118>
  424974:	add	x11, x28, x9
  424978:	cmp	x11, x24
  42497c:	b.cs	4249bc <ferror@plt+0x2111c>  // b.hs, b.nlast
  424980:	ldrb	w11, [x11]
  424984:	cmp	w10, #0x3f
  424988:	and	x12, x11, #0x7f
  42498c:	b.hi	424960 <ferror@plt+0x210c0>  // b.pmore
  424990:	mov	w13, w10
  424994:	lsl	x15, x12, x13
  424998:	orr	x19, x15, x19
  42499c:	lsr	x13, x19, x13
  4249a0:	orr	w14, w8, #0x2
  4249a4:	cmp	x13, x12
  4249a8:	csel	w8, w8, w14, eq  // eq = none
  4249ac:	add	w10, w10, #0x7
  4249b0:	add	x9, x9, #0x1
  4249b4:	tbnz	w11, #7, 424974 <ferror@plt+0x210d4>
  4249b8:	and	w8, w8, #0xfffffffe
  4249bc:	add	x9, x28, w9, uxtw
  4249c0:	stur	x9, [x29, #-40]
  4249c4:	tbnz	w8, #0, 425b28 <ferror@plt+0x22288>
  4249c8:	tbz	w8, #1, 425b40 <ferror@plt+0x222a0>
  4249cc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4249d0:	add	x1, x1, #0xda
  4249d4:	b	425b30 <ferror@plt+0x22290>
  4249d8:	mov	x9, xzr
  4249dc:	mov	x19, xzr
  4249e0:	mov	w10, wzr
  4249e4:	mov	w8, #0x1                   	// #1
  4249e8:	b	424a00 <ferror@plt+0x21160>
  4249ec:	orr	w13, w8, #0x2
  4249f0:	cmp	w12, #0x0
  4249f4:	csel	w8, w8, w13, eq  // eq = none
  4249f8:	add	x9, x9, #0x1
  4249fc:	tbz	w11, #7, 424a44 <ferror@plt+0x211a4>
  424a00:	add	x11, x28, x9
  424a04:	cmp	x11, x24
  424a08:	b.cs	424a60 <ferror@plt+0x211c0>  // b.hs, b.nlast
  424a0c:	ldrb	w11, [x11]
  424a10:	cmp	w10, #0x3f
  424a14:	and	x12, x11, #0x7f
  424a18:	b.hi	4249ec <ferror@plt+0x2114c>  // b.pmore
  424a1c:	mov	w13, w10
  424a20:	lsl	x15, x12, x13
  424a24:	orr	x19, x15, x19
  424a28:	lsr	x13, x19, x13
  424a2c:	orr	w14, w8, #0x2
  424a30:	cmp	x13, x12
  424a34:	csel	w8, w8, w14, eq  // eq = none
  424a38:	add	w10, w10, #0x7
  424a3c:	add	x9, x9, #0x1
  424a40:	tbnz	w11, #7, 424a00 <ferror@plt+0x21160>
  424a44:	and	w8, w8, #0xfffffffe
  424a48:	tbz	w11, #6, 424a60 <ferror@plt+0x211c0>
  424a4c:	cmp	w10, #0x40
  424a50:	b.cs	424a60 <ferror@plt+0x211c0>  // b.hs, b.nlast
  424a54:	mov	x11, #0xffffffffffffffff    	// #-1
  424a58:	lsl	x10, x11, x10
  424a5c:	orr	x19, x10, x19
  424a60:	add	x9, x28, w9, uxtw
  424a64:	stur	x9, [x29, #-40]
  424a68:	tbnz	w8, #0, 425ba0 <ferror@plt+0x22300>
  424a6c:	tbz	w8, #1, 425bb8 <ferror@plt+0x22318>
  424a70:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  424a74:	add	x1, x1, #0xda
  424a78:	b	425ba8 <ferror@plt+0x22308>
  424a7c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424a80:	add	x0, x0, #0xc2
  424a84:	b	425188 <ferror@plt+0x218e8>
  424a88:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424a8c:	add	x0, x0, #0xcc
  424a90:	b	425188 <ferror@plt+0x218e8>
  424a94:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424a98:	add	x0, x0, #0xd7
  424a9c:	b	425188 <ferror@plt+0x218e8>
  424aa0:	add	x8, x25, #0x2
  424aa4:	cmp	x8, x24
  424aa8:	b.cs	425c18 <ferror@plt+0x22378>  // b.hs, b.nlast
  424aac:	mov	w1, #0x1                   	// #1
  424ab0:	b	425c38 <ferror@plt+0x22398>
  424ab4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424ab8:	add	x0, x0, #0xf2
  424abc:	b	425188 <ferror@plt+0x218e8>
  424ac0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424ac4:	add	x0, x0, #0xfd
  424ac8:	b	425188 <ferror@plt+0x218e8>
  424acc:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424ad0:	add	x0, x0, #0x107
  424ad4:	b	425188 <ferror@plt+0x218e8>
  424ad8:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424adc:	add	x0, x0, #0x114
  424ae0:	b	425188 <ferror@plt+0x218e8>
  424ae4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424ae8:	add	x0, x0, #0x11e
  424aec:	b	425188 <ferror@plt+0x218e8>
  424af0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424af4:	add	x0, x0, #0x128
  424af8:	b	425188 <ferror@plt+0x218e8>
  424afc:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424b00:	add	x0, x0, #0x132
  424b04:	b	425188 <ferror@plt+0x218e8>
  424b08:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424b0c:	add	x0, x0, #0x13e
  424b10:	b	425188 <ferror@plt+0x218e8>
  424b14:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424b18:	add	x0, x0, #0x148
  424b1c:	b	425188 <ferror@plt+0x218e8>
  424b20:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424b24:	add	x0, x0, #0x152
  424b28:	b	425188 <ferror@plt+0x218e8>
  424b2c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424b30:	add	x0, x0, #0x15c
  424b34:	b	425188 <ferror@plt+0x218e8>
  424b38:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424b3c:	add	x0, x0, #0x166
  424b40:	b	425188 <ferror@plt+0x218e8>
  424b44:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424b48:	add	x0, x0, #0x16f
  424b4c:	b	425188 <ferror@plt+0x218e8>
  424b50:	mov	x9, xzr
  424b54:	mov	x19, xzr
  424b58:	mov	w10, wzr
  424b5c:	mov	w8, #0x1                   	// #1
  424b60:	b	424b78 <ferror@plt+0x212d8>
  424b64:	orr	w13, w8, #0x2
  424b68:	cmp	w12, #0x0
  424b6c:	csel	w8, w8, w13, eq  // eq = none
  424b70:	add	x9, x9, #0x1
  424b74:	tbz	w11, #7, 424bbc <ferror@plt+0x2131c>
  424b78:	add	x11, x28, x9
  424b7c:	cmp	x11, x24
  424b80:	b.cs	424bc0 <ferror@plt+0x21320>  // b.hs, b.nlast
  424b84:	ldrb	w11, [x11]
  424b88:	cmp	w10, #0x3f
  424b8c:	and	x12, x11, #0x7f
  424b90:	b.hi	424b64 <ferror@plt+0x212c4>  // b.pmore
  424b94:	mov	w13, w10
  424b98:	lsl	x15, x12, x13
  424b9c:	orr	x19, x15, x19
  424ba0:	lsr	x13, x19, x13
  424ba4:	orr	w14, w8, #0x2
  424ba8:	cmp	x13, x12
  424bac:	csel	w8, w8, w14, eq  // eq = none
  424bb0:	add	w10, w10, #0x7
  424bb4:	add	x9, x9, #0x1
  424bb8:	tbnz	w11, #7, 424b78 <ferror@plt+0x212d8>
  424bbc:	and	w8, w8, #0xfffffffe
  424bc0:	add	x9, x28, w9, uxtw
  424bc4:	stur	x9, [x29, #-40]
  424bc8:	tbnz	w8, #0, 425c64 <ferror@plt+0x223c4>
  424bcc:	tbz	w8, #1, 425c7c <ferror@plt+0x223dc>
  424bd0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  424bd4:	add	x1, x1, #0xda
  424bd8:	b	425c6c <ferror@plt+0x223cc>
  424bdc:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424be0:	add	x0, x0, #0x190
  424be4:	b	425188 <ferror@plt+0x218e8>
  424be8:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424bec:	add	x0, x0, #0x19a
  424bf0:	b	425188 <ferror@plt+0x218e8>
  424bf4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424bf8:	add	x0, x0, #0x1a4
  424bfc:	b	425188 <ferror@plt+0x218e8>
  424c00:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424c04:	add	x0, x0, #0x1af
  424c08:	b	425188 <ferror@plt+0x218e8>
  424c0c:	add	x8, x25, #0x3
  424c10:	cmp	x8, x24
  424c14:	b.cs	425cdc <ferror@plt+0x2243c>  // b.hs, b.nlast
  424c18:	mov	w1, #0x2                   	// #2
  424c1c:	b	425cec <ferror@plt+0x2244c>
  424c20:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424c24:	add	x0, x0, #0x1c8
  424c28:	b	425188 <ferror@plt+0x218e8>
  424c2c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424c30:	add	x0, x0, #0x1d1
  424c34:	b	425188 <ferror@plt+0x218e8>
  424c38:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424c3c:	add	x0, x0, #0x1da
  424c40:	b	425188 <ferror@plt+0x218e8>
  424c44:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424c48:	add	x0, x0, #0x1e3
  424c4c:	b	425188 <ferror@plt+0x218e8>
  424c50:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424c54:	add	x0, x0, #0x1ec
  424c58:	b	425188 <ferror@plt+0x218e8>
  424c5c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424c60:	add	x0, x0, #0x1f5
  424c64:	b	425188 <ferror@plt+0x218e8>
  424c68:	add	x8, x25, #0x3
  424c6c:	cmp	x8, x24
  424c70:	b.cs	425cfc <ferror@plt+0x2245c>  // b.hs, b.nlast
  424c74:	mov	w1, #0x2                   	// #2
  424c78:	b	425d0c <ferror@plt+0x2246c>
  424c7c:	mov	x9, xzr
  424c80:	mov	x19, xzr
  424c84:	mov	w10, wzr
  424c88:	mov	w8, #0x1                   	// #1
  424c8c:	b	424ca4 <ferror@plt+0x21404>
  424c90:	orr	w13, w8, #0x2
  424c94:	cmp	w12, #0x0
  424c98:	csel	w8, w8, w13, eq  // eq = none
  424c9c:	add	x9, x9, #0x1
  424ca0:	tbz	w11, #7, 424ce8 <ferror@plt+0x21448>
  424ca4:	add	x11, x28, x9
  424ca8:	cmp	x11, x24
  424cac:	b.cs	424cec <ferror@plt+0x2144c>  // b.hs, b.nlast
  424cb0:	ldrb	w11, [x11]
  424cb4:	cmp	w10, #0x3f
  424cb8:	and	x12, x11, #0x7f
  424cbc:	b.hi	424c90 <ferror@plt+0x213f0>  // b.pmore
  424cc0:	mov	w13, w10
  424cc4:	lsl	x15, x12, x13
  424cc8:	orr	x19, x15, x19
  424ccc:	lsr	x13, x19, x13
  424cd0:	orr	w14, w8, #0x2
  424cd4:	cmp	x13, x12
  424cd8:	csel	w8, w8, w14, eq  // eq = none
  424cdc:	add	w10, w10, #0x7
  424ce0:	add	x9, x9, #0x1
  424ce4:	tbnz	w11, #7, 424ca4 <ferror@plt+0x21404>
  424ce8:	and	w8, w8, #0xfffffffe
  424cec:	add	x9, x28, w9, uxtw
  424cf0:	stur	x9, [x29, #-40]
  424cf4:	tbnz	w8, #0, 425d1c <ferror@plt+0x2247c>
  424cf8:	tbz	w8, #1, 425d34 <ferror@plt+0x22494>
  424cfc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  424d00:	add	x1, x1, #0xda
  424d04:	b	425d24 <ferror@plt+0x22484>
  424d08:	mov	x9, xzr
  424d0c:	mov	x19, xzr
  424d10:	mov	w10, wzr
  424d14:	mov	w8, #0x1                   	// #1
  424d18:	b	424d30 <ferror@plt+0x21490>
  424d1c:	orr	w13, w8, #0x2
  424d20:	cmp	w12, #0x0
  424d24:	csel	w8, w8, w13, eq  // eq = none
  424d28:	add	x9, x9, #0x1
  424d2c:	tbz	w11, #7, 424d74 <ferror@plt+0x214d4>
  424d30:	add	x11, x28, x9
  424d34:	cmp	x11, x24
  424d38:	b.cs	424d90 <ferror@plt+0x214f0>  // b.hs, b.nlast
  424d3c:	ldrb	w11, [x11]
  424d40:	cmp	w10, #0x3f
  424d44:	and	x12, x11, #0x7f
  424d48:	b.hi	424d1c <ferror@plt+0x2147c>  // b.pmore
  424d4c:	mov	w13, w10
  424d50:	lsl	x15, x12, x13
  424d54:	orr	x19, x15, x19
  424d58:	lsr	x13, x19, x13
  424d5c:	orr	w14, w8, #0x2
  424d60:	cmp	x13, x12
  424d64:	csel	w8, w8, w14, eq  // eq = none
  424d68:	add	w10, w10, #0x7
  424d6c:	add	x9, x9, #0x1
  424d70:	tbnz	w11, #7, 424d30 <ferror@plt+0x21490>
  424d74:	and	w8, w8, #0xfffffffe
  424d78:	tbz	w11, #6, 424d90 <ferror@plt+0x214f0>
  424d7c:	cmp	w10, #0x40
  424d80:	b.cs	424d90 <ferror@plt+0x214f0>  // b.hs, b.nlast
  424d84:	mov	x11, #0xffffffffffffffff    	// #-1
  424d88:	lsl	x10, x11, x10
  424d8c:	orr	x19, x10, x19
  424d90:	add	x9, x28, w9, uxtw
  424d94:	stur	x9, [x29, #-40]
  424d98:	tbnz	w8, #0, 425dd8 <ferror@plt+0x22538>
  424d9c:	tbz	w8, #1, 425df0 <ferror@plt+0x22550>
  424da0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  424da4:	add	x1, x1, #0xda
  424da8:	b	425de0 <ferror@plt+0x22540>
  424dac:	mov	x9, xzr
  424db0:	mov	x25, xzr
  424db4:	mov	w10, wzr
  424db8:	mov	w8, #0x1                   	// #1
  424dbc:	b	424dd4 <ferror@plt+0x21534>
  424dc0:	orr	w13, w8, #0x2
  424dc4:	cmp	w12, #0x0
  424dc8:	csel	w8, w8, w13, eq  // eq = none
  424dcc:	add	x9, x9, #0x1
  424dd0:	tbz	w11, #7, 424e18 <ferror@plt+0x21578>
  424dd4:	add	x11, x28, x9
  424dd8:	cmp	x11, x24
  424ddc:	b.cs	424e1c <ferror@plt+0x2157c>  // b.hs, b.nlast
  424de0:	ldrb	w11, [x11]
  424de4:	cmp	w10, #0x3f
  424de8:	and	x12, x11, #0x7f
  424dec:	b.hi	424dc0 <ferror@plt+0x21520>  // b.pmore
  424df0:	mov	w13, w10
  424df4:	lsl	x15, x12, x13
  424df8:	orr	x25, x15, x25
  424dfc:	lsr	x13, x25, x13
  424e00:	orr	w14, w8, #0x2
  424e04:	cmp	x13, x12
  424e08:	csel	w8, w8, w14, eq  // eq = none
  424e0c:	add	w10, w10, #0x7
  424e10:	add	x9, x9, #0x1
  424e14:	tbnz	w11, #7, 424dd4 <ferror@plt+0x21534>
  424e18:	and	w8, w8, #0xfffffffe
  424e1c:	add	x19, x28, w9, uxtw
  424e20:	stur	x19, [x29, #-40]
  424e24:	tbnz	w8, #0, 425e5c <ferror@plt+0x225bc>
  424e28:	tbz	w8, #1, 425e74 <ferror@plt+0x225d4>
  424e2c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  424e30:	add	x1, x1, #0xda
  424e34:	b	425e64 <ferror@plt+0x225c4>
  424e38:	mov	x9, xzr
  424e3c:	mov	x19, xzr
  424e40:	mov	w10, wzr
  424e44:	mov	w8, #0x1                   	// #1
  424e48:	b	424e60 <ferror@plt+0x215c0>
  424e4c:	orr	w13, w8, #0x2
  424e50:	cmp	w12, #0x0
  424e54:	csel	w8, w8, w13, eq  // eq = none
  424e58:	add	x9, x9, #0x1
  424e5c:	tbz	w11, #7, 424ea4 <ferror@plt+0x21604>
  424e60:	add	x11, x28, x9
  424e64:	cmp	x11, x24
  424e68:	b.cs	424ea8 <ferror@plt+0x21608>  // b.hs, b.nlast
  424e6c:	ldrb	w11, [x11]
  424e70:	cmp	w10, #0x3f
  424e74:	and	x12, x11, #0x7f
  424e78:	b.hi	424e4c <ferror@plt+0x215ac>  // b.pmore
  424e7c:	mov	w13, w10
  424e80:	lsl	x15, x12, x13
  424e84:	orr	x19, x15, x19
  424e88:	lsr	x13, x19, x13
  424e8c:	orr	w14, w8, #0x2
  424e90:	cmp	x13, x12
  424e94:	csel	w8, w8, w14, eq  // eq = none
  424e98:	add	w10, w10, #0x7
  424e9c:	add	x9, x9, #0x1
  424ea0:	tbnz	w11, #7, 424e60 <ferror@plt+0x215c0>
  424ea4:	and	w8, w8, #0xfffffffe
  424ea8:	add	x9, x28, w9, uxtw
  424eac:	stur	x9, [x29, #-40]
  424eb0:	tbnz	w8, #0, 425f18 <ferror@plt+0x22678>
  424eb4:	tbz	w8, #1, 425f30 <ferror@plt+0x22690>
  424eb8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  424ebc:	add	x1, x1, #0xda
  424ec0:	b	425f20 <ferror@plt+0x22680>
  424ec4:	add	x8, x25, #0x2
  424ec8:	cmp	x8, x24
  424ecc:	b.cs	425f90 <ferror@plt+0x226f0>  // b.hs, b.nlast
  424ed0:	mov	w1, #0x1                   	// #1
  424ed4:	b	425fb0 <ferror@plt+0x22710>
  424ed8:	add	x8, x25, #0x2
  424edc:	cmp	x8, x24
  424ee0:	b.cs	425fdc <ferror@plt+0x2273c>  // b.hs, b.nlast
  424ee4:	mov	w1, #0x1                   	// #1
  424ee8:	b	425ffc <ferror@plt+0x2275c>
  424eec:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424ef0:	add	x0, x0, #0x2ba
  424ef4:	b	425188 <ferror@plt+0x218e8>
  424ef8:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424efc:	add	x0, x0, #0x2c4
  424f00:	b	425188 <ferror@plt+0x218e8>
  424f04:	add	x8, x25, #0x3
  424f08:	cmp	x8, x24
  424f0c:	b.cs	426028 <ferror@plt+0x22788>  // b.hs, b.nlast
  424f10:	mov	w1, #0x2                   	// #2
  424f14:	b	426038 <ferror@plt+0x22798>
  424f18:	add	x8, x25, #0x5
  424f1c:	cmp	x8, x24
  424f20:	b.cs	426044 <ferror@plt+0x227a4>  // b.hs, b.nlast
  424f24:	mov	w1, #0x4                   	// #4
  424f28:	b	426054 <ferror@plt+0x227b4>
  424f2c:	ldr	w8, [sp, #44]
  424f30:	cmp	w8, #0x2
  424f34:	b.eq	426658 <ferror@plt+0x22db8>  // b.none
  424f38:	ldr	w19, [sp, #40]
  424f3c:	cmn	w8, #0x1
  424f40:	b.eq	426da0 <ferror@plt+0x23500>  // b.none
  424f44:	cmp	w19, #0x9
  424f48:	b.cc	424f7c <ferror@plt+0x216dc>  // b.lo, b.ul, b.last
  424f4c:	ldr	x3, [sp, #24]
  424f50:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  424f54:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  424f58:	add	x1, x1, #0x61d
  424f5c:	add	x2, x2, #0x665
  424f60:	mov	w4, #0x5                   	// #5
  424f64:	mov	x0, xzr
  424f68:	bl	4035d0 <dcngettext@plt>
  424f6c:	ldr	w1, [sp, #40]
  424f70:	mov	w2, #0x8                   	// #8
  424f74:	mov	w19, #0x8                   	// #8
  424f78:	bl	4400a0 <error@@Base>
  424f7c:	add	x8, x28, w19, uxtw
  424f80:	cmp	x8, x24
  424f84:	b.cc	424f94 <ferror@plt+0x216f4>  // b.lo, b.ul, b.last
  424f88:	cmp	x28, x24
  424f8c:	b.cs	424fa0 <ferror@plt+0x21700>  // b.hs, b.nlast
  424f90:	sub	w19, w24, w28
  424f94:	sub	w8, w19, #0x1
  424f98:	cmp	w8, #0x7
  424f9c:	b.ls	426bbc <ferror@plt+0x2331c>  // b.plast
  424fa0:	mov	x19, xzr
  424fa4:	b	426bd4 <ferror@plt+0x23334>
  424fa8:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424fac:	add	x0, x0, #0x33c
  424fb0:	b	425188 <ferror@plt+0x218e8>
  424fb4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424fb8:	add	x0, x0, #0x353
  424fbc:	b	425188 <ferror@plt+0x218e8>
  424fc0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  424fc4:	add	x0, x0, #0x368
  424fc8:	bl	4037a0 <printf@plt>
  424fcc:	mov	x9, xzr
  424fd0:	mov	x19, xzr
  424fd4:	mov	w10, wzr
  424fd8:	mov	w8, #0x1                   	// #1
  424fdc:	b	424ff4 <ferror@plt+0x21754>
  424fe0:	orr	w13, w8, #0x2
  424fe4:	cmp	w12, #0x0
  424fe8:	csel	w8, w8, w13, eq  // eq = none
  424fec:	add	x9, x9, #0x1
  424ff0:	tbz	w11, #7, 425038 <ferror@plt+0x21798>
  424ff4:	add	x11, x28, x9
  424ff8:	cmp	x11, x24
  424ffc:	b.cs	42503c <ferror@plt+0x2179c>  // b.hs, b.nlast
  425000:	ldrb	w11, [x11]
  425004:	cmp	w10, #0x3f
  425008:	and	x12, x11, #0x7f
  42500c:	b.hi	424fe0 <ferror@plt+0x21740>  // b.pmore
  425010:	mov	w13, w10
  425014:	lsl	x15, x12, x13
  425018:	orr	x19, x15, x19
  42501c:	lsr	x13, x19, x13
  425020:	orr	w14, w8, #0x2
  425024:	cmp	x13, x12
  425028:	csel	w8, w8, w14, eq  // eq = none
  42502c:	add	w10, w10, #0x7
  425030:	add	x9, x9, #0x1
  425034:	tbnz	w11, #7, 424ff4 <ferror@plt+0x21754>
  425038:	and	w8, w8, #0xfffffffe
  42503c:	add	x9, x28, w9, uxtw
  425040:	stur	x9, [x29, #-40]
  425044:	tbnz	w8, #0, 426060 <ferror@plt+0x227c0>
  425048:	tbz	w8, #1, 426078 <ferror@plt+0x227d8>
  42504c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425050:	add	x1, x1, #0xda
  425054:	b	426068 <ferror@plt+0x227c8>
  425058:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42505c:	add	x0, x0, #0x3a2
  425060:	bl	4037a0 <printf@plt>
  425064:	mov	x9, xzr
  425068:	mov	x19, xzr
  42506c:	mov	w10, wzr
  425070:	mov	w8, #0x1                   	// #1
  425074:	b	42508c <ferror@plt+0x217ec>
  425078:	orr	w13, w8, #0x2
  42507c:	cmp	w12, #0x0
  425080:	csel	w8, w8, w13, eq  // eq = none
  425084:	add	x9, x9, #0x1
  425088:	tbz	w11, #7, 4250d0 <ferror@plt+0x21830>
  42508c:	add	x11, x28, x9
  425090:	cmp	x11, x24
  425094:	b.cs	4250d4 <ferror@plt+0x21834>  // b.hs, b.nlast
  425098:	ldrb	w11, [x11]
  42509c:	cmp	w10, #0x3f
  4250a0:	and	x12, x11, #0x7f
  4250a4:	b.hi	425078 <ferror@plt+0x217d8>  // b.pmore
  4250a8:	mov	w13, w10
  4250ac:	lsl	x15, x12, x13
  4250b0:	orr	x19, x15, x19
  4250b4:	lsr	x13, x19, x13
  4250b8:	orr	w14, w8, #0x2
  4250bc:	cmp	x13, x12
  4250c0:	csel	w8, w8, w14, eq  // eq = none
  4250c4:	add	w10, w10, #0x7
  4250c8:	add	x9, x9, #0x1
  4250cc:	tbnz	w11, #7, 42508c <ferror@plt+0x217ec>
  4250d0:	and	w8, w8, #0xfffffffe
  4250d4:	add	x25, x28, w9, uxtw
  4250d8:	stur	x25, [x29, #-40]
  4250dc:	tbnz	w8, #0, 426180 <ferror@plt+0x228e0>
  4250e0:	tbz	w8, #1, 426198 <ferror@plt+0x228f8>
  4250e4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4250e8:	add	x1, x1, #0xda
  4250ec:	b	426188 <ferror@plt+0x228e8>
  4250f0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4250f4:	add	x0, x0, #0x390
  4250f8:	b	425188 <ferror@plt+0x218e8>
  4250fc:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  425100:	add	x1, x1, #0x3b7
  425104:	mov	w2, #0x5                   	// #5
  425108:	mov	x0, xzr
  42510c:	bl	403700 <dcgettext@plt>
  425110:	b	425188 <ferror@plt+0x218e8>
  425114:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425118:	add	x0, x0, #0x628
  42511c:	b	425188 <ferror@plt+0x218e8>
  425120:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425124:	add	x0, x0, #0x63a
  425128:	b	425188 <ferror@plt+0x218e8>
  42512c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425130:	add	x0, x0, #0x64d
  425134:	b	425188 <ferror@plt+0x218e8>
  425138:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42513c:	add	x0, x0, #0x660
  425140:	b	425188 <ferror@plt+0x218e8>
  425144:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425148:	add	x0, x0, #0x673
  42514c:	b	425188 <ferror@plt+0x218e8>
  425150:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425154:	add	x0, x0, #0x688
  425158:	b	425188 <ferror@plt+0x218e8>
  42515c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425160:	add	x0, x0, #0x3e6
  425164:	b	425188 <ferror@plt+0x218e8>
  425168:	cmp	x28, x24
  42516c:	b.cs	42626c <ferror@plt+0x229cc>  // b.hs, b.nlast
  425170:	add	x8, x25, #0x2
  425174:	stur	x8, [x29, #-40]
  425178:	ldrb	w25, [x25, #1]
  42517c:	b	426270 <ferror@plt+0x229d0>
  425180:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425184:	add	x0, x0, #0x695
  425188:	bl	4037a0 <printf@plt>
  42518c:	ldur	x25, [x29, #-40]
  425190:	cmp	x25, x24
  425194:	b.cs	426d4c <ferror@plt+0x234ac>  // b.hs, b.nlast
  425198:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42519c:	add	x0, x0, #0x6e9
  4251a0:	bl	4037a0 <printf@plt>
  4251a4:	b	4241a8 <ferror@plt+0x20908>
  4251a8:	add	x8, x25, #0x5
  4251ac:	cmp	x8, x24
  4251b0:	b.cs	4262e4 <ferror@plt+0x22a44>  // b.hs, b.nlast
  4251b4:	mov	w1, #0x4                   	// #4
  4251b8:	b	426304 <ferror@plt+0x22a64>
  4251bc:	mov	x9, xzr
  4251c0:	mov	x19, xzr
  4251c4:	mov	w10, wzr
  4251c8:	mov	w8, #0x1                   	// #1
  4251cc:	b	4251e4 <ferror@plt+0x21944>
  4251d0:	orr	w13, w8, #0x2
  4251d4:	cmp	w12, #0x0
  4251d8:	csel	w8, w8, w13, eq  // eq = none
  4251dc:	add	x9, x9, #0x1
  4251e0:	tbz	w11, #7, 425228 <ferror@plt+0x21988>
  4251e4:	add	x11, x28, x9
  4251e8:	cmp	x11, x24
  4251ec:	b.cs	42522c <ferror@plt+0x2198c>  // b.hs, b.nlast
  4251f0:	ldrb	w11, [x11]
  4251f4:	cmp	w10, #0x3f
  4251f8:	and	x12, x11, #0x7f
  4251fc:	b.hi	4251d0 <ferror@plt+0x21930>  // b.pmore
  425200:	mov	w13, w10
  425204:	lsl	x15, x12, x13
  425208:	orr	x19, x15, x19
  42520c:	lsr	x13, x19, x13
  425210:	orr	w14, w8, #0x2
  425214:	cmp	x13, x12
  425218:	csel	w8, w8, w14, eq  // eq = none
  42521c:	add	w10, w10, #0x7
  425220:	add	x9, x9, #0x1
  425224:	tbnz	w11, #7, 4251e4 <ferror@plt+0x21944>
  425228:	and	w8, w8, #0xfffffffe
  42522c:	add	x9, x28, w9, uxtw
  425230:	stur	x9, [x29, #-40]
  425234:	tbnz	w8, #0, 426384 <ferror@plt+0x22ae4>
  425238:	tbz	w8, #1, 42639c <ferror@plt+0x22afc>
  42523c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425240:	add	x1, x1, #0xda
  425244:	b	42638c <ferror@plt+0x22aec>
  425248:	mov	x9, xzr
  42524c:	mov	x19, xzr
  425250:	mov	w10, wzr
  425254:	mov	w8, #0x1                   	// #1
  425258:	b	425270 <ferror@plt+0x219d0>
  42525c:	orr	w13, w8, #0x2
  425260:	cmp	w12, #0x0
  425264:	csel	w8, w8, w13, eq  // eq = none
  425268:	add	x9, x9, #0x1
  42526c:	tbz	w11, #7, 4252b4 <ferror@plt+0x21a14>
  425270:	add	x11, x28, x9
  425274:	cmp	x11, x24
  425278:	b.cs	4252b8 <ferror@plt+0x21a18>  // b.hs, b.nlast
  42527c:	ldrb	w11, [x11]
  425280:	cmp	w10, #0x3f
  425284:	and	x12, x11, #0x7f
  425288:	b.hi	42525c <ferror@plt+0x219bc>  // b.pmore
  42528c:	mov	w13, w10
  425290:	lsl	x15, x12, x13
  425294:	orr	x19, x15, x19
  425298:	lsr	x13, x19, x13
  42529c:	orr	w14, w8, #0x2
  4252a0:	cmp	x13, x12
  4252a4:	csel	w8, w8, w14, eq  // eq = none
  4252a8:	add	w10, w10, #0x7
  4252ac:	add	x9, x9, #0x1
  4252b0:	tbnz	w11, #7, 425270 <ferror@plt+0x219d0>
  4252b4:	and	w8, w8, #0xfffffffe
  4252b8:	add	x9, x28, w9, uxtw
  4252bc:	stur	x9, [x29, #-40]
  4252c0:	tbnz	w8, #0, 4263fc <ferror@plt+0x22b5c>
  4252c4:	tbz	w8, #1, 426414 <ferror@plt+0x22b74>
  4252c8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4252cc:	add	x1, x1, #0xda
  4252d0:	b	426404 <ferror@plt+0x22b64>
  4252d4:	ldr	w8, [sp, #44]
  4252d8:	cmp	w8, #0x2
  4252dc:	b.eq	4266c4 <ferror@plt+0x22e24>  // b.none
  4252e0:	ldr	w19, [sp, #40]
  4252e4:	cmn	w8, #0x1
  4252e8:	b.eq	426d94 <ferror@plt+0x234f4>  // b.none
  4252ec:	cmp	w19, #0x9
  4252f0:	b.cc	425324 <ferror@plt+0x21a84>  // b.lo, b.ul, b.last
  4252f4:	ldr	x3, [sp, #24]
  4252f8:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4252fc:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  425300:	add	x1, x1, #0x61d
  425304:	add	x2, x2, #0x665
  425308:	mov	w4, #0x5                   	// #5
  42530c:	mov	x0, xzr
  425310:	bl	4035d0 <dcngettext@plt>
  425314:	ldr	w1, [sp, #40]
  425318:	mov	w2, #0x8                   	// #8
  42531c:	mov	w19, #0x8                   	// #8
  425320:	bl	4400a0 <error@@Base>
  425324:	add	x8, x28, w19, uxtw
  425328:	cmp	x8, x24
  42532c:	b.cc	42533c <ferror@plt+0x21a9c>  // b.lo, b.ul, b.last
  425330:	cmp	x28, x24
  425334:	b.cs	425348 <ferror@plt+0x21aa8>  // b.hs, b.nlast
  425338:	sub	w19, w24, w28
  42533c:	sub	w8, w19, #0x1
  425340:	cmp	w8, #0x7
  425344:	b.ls	426bdc <ferror@plt+0x2333c>  // b.plast
  425348:	mov	x19, xzr
  42534c:	b	426bf4 <ferror@plt+0x23354>
  425350:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425354:	add	x1, x1, #0xc9
  425358:	mov	w2, #0x5                   	// #5
  42535c:	mov	x0, xzr
  425360:	bl	403700 <dcgettext@plt>
  425364:	bl	4400a0 <error@@Base>
  425368:	sub	x8, x24, x19
  42536c:	adrp	x9, 44c000 <warn@@Base+0xbe9c>
  425370:	adrp	x10, 44c000 <warn@@Base+0xbe9c>
  425374:	cmp	x20, x8
  425378:	add	x9, x9, #0x489
  42537c:	add	x10, x10, #0x477
  425380:	csel	x20, x8, x20, hi  // hi = pmore
  425384:	cmp	w26, #0xa3
  425388:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42538c:	csel	x1, x10, x9, eq  // eq = none
  425390:	add	x0, x0, #0x471
  425394:	bl	4037a0 <printf@plt>
  425398:	ldp	w2, w3, [sp, #40]
  42539c:	ldr	x5, [sp, #48]
  4253a0:	mov	x0, x19
  4253a4:	mov	w1, w21
  4253a8:	mov	x4, x20
  4253ac:	mov	x6, x22
  4253b0:	bl	424130 <ferror@plt+0x20890>
  4253b4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4253b8:	ldr	x1, [x8, #3808]
  4253bc:	cmp	w0, #0x0
  4253c0:	mov	w0, #0x29                  	// #41
  4253c4:	csinc	w23, w23, wzr, eq  // eq = none
  4253c8:	bl	4030b0 <putc@plt>
  4253cc:	add	x8, x19, x20
  4253d0:	cmp	x8, x24
  4253d4:	csel	x8, x24, x8, hi  // hi = pmore
  4253d8:	stur	x8, [x29, #-40]
  4253dc:	b	42518c <ferror@plt+0x218ec>
  4253e0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4253e4:	add	x1, x1, #0xc9
  4253e8:	mov	w2, #0x5                   	// #5
  4253ec:	mov	x0, xzr
  4253f0:	bl	403700 <dcgettext@plt>
  4253f4:	bl	4400a0 <error@@Base>
  4253f8:	adrp	x28, 46b000 <_bfd_std_section+0x2118>
  4253fc:	add	x28, x28, #0x4f8
  425400:	ldrsw	x10, [x28, #56]
  425404:	adrp	x8, 44c000 <warn@@Base+0xbe9c>
  425408:	adrp	x9, 44c000 <warn@@Base+0xbe9c>
  42540c:	ldr	x11, [sp, #48]
  425410:	add	x8, x8, #0x4bc
  425414:	add	x9, x9, #0x4ab
  425418:	cmp	w26, #0xa4
  42541c:	csel	x20, x9, x8, eq  // eq = none
  425420:	add	w8, w10, #0x1
  425424:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425428:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42542c:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  425430:	add	x9, x28, x10, lsl #6
  425434:	and	w8, w8, #0xf
  425438:	add	x1, x1, #0x92
  42543c:	add	x2, x2, #0x248
  425440:	add	x3, x3, #0xfcb
  425444:	sub	x0, x29, #0x20
  425448:	str	x22, [sp, #8]
  42544c:	mov	w22, w23
  425450:	mov	w23, w21
  425454:	add	x19, x19, x11
  425458:	add	x21, x9, #0x368
  42545c:	str	w8, [x28, #56]
  425460:	bl	4030a0 <sprintf@plt>
  425464:	sub	x2, x29, #0x20
  425468:	mov	w1, #0x40                  	// #64
  42546c:	mov	x0, x21
  425470:	mov	x3, x19
  425474:	bl	403160 <snprintf@plt>
  425478:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42547c:	add	x0, x0, #0x49f
  425480:	mov	x1, x20
  425484:	mov	x2, x21
  425488:	bl	4037a0 <printf@plt>
  42548c:	ldur	x0, [x29, #-40]
  425490:	add	x19, x0, #0x1
  425494:	cmp	x19, x24
  425498:	b.cs	425700 <ferror@plt+0x21e60>  // b.hs, b.nlast
  42549c:	mov	w1, #0x1                   	// #1
  4254a0:	b	425720 <ferror@plt+0x21e80>
  4254a4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4254a8:	add	x1, x1, #0xc9
  4254ac:	mov	w2, #0x5                   	// #5
  4254b0:	mov	x0, xzr
  4254b4:	bl	403700 <dcgettext@plt>
  4254b8:	bl	4400a0 <error@@Base>
  4254bc:	str	x22, [sp, #8]
  4254c0:	mov	w22, w23
  4254c4:	mov	w23, w21
  4254c8:	adrp	x21, 46b000 <_bfd_std_section+0x2118>
  4254cc:	add	x21, x21, #0x4f8
  4254d0:	ldrsw	x9, [x21, #56]
  4254d4:	adrp	x8, 44c000 <warn@@Base+0xbe9c>
  4254d8:	adrp	x10, 44c000 <warn@@Base+0xbe9c>
  4254dc:	add	x8, x8, #0x4ef
  4254e0:	add	x10, x10, #0x4dd
  4254e4:	cmp	w26, #0xa5
  4254e8:	csel	x25, x10, x8, eq  // eq = none
  4254ec:	add	w8, w9, #0x1
  4254f0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4254f4:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4254f8:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  4254fc:	add	x9, x21, x9, lsl #6
  425500:	and	w8, w8, #0xf
  425504:	add	x1, x1, #0x92
  425508:	add	x2, x2, #0x248
  42550c:	add	x3, x3, #0x289
  425510:	sub	x0, x29, #0x20
  425514:	add	x26, x9, #0x368
  425518:	str	w8, [x21, #56]
  42551c:	bl	4030a0 <sprintf@plt>
  425520:	sub	x2, x29, #0x20
  425524:	mov	w1, #0x40                  	// #64
  425528:	mov	x0, x26
  42552c:	mov	x3, x19
  425530:	bl	403160 <snprintf@plt>
  425534:	ldr	x8, [x21, #104]
  425538:	cbz	x8, 42554c <ferror@plt+0x21cac>
  42553c:	mov	w0, w19
  425540:	blr	x8
  425544:	mov	x28, x0
  425548:	cbnz	x0, 42556c <ferror@plt+0x21ccc>
  42554c:	adrp	x28, 46b000 <_bfd_std_section+0x2118>
  425550:	add	x28, x28, #0x630
  425554:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  425558:	add	x2, x2, #0x545
  42555c:	mov	w1, #0x40                  	// #64
  425560:	mov	x0, x28
  425564:	mov	w3, w19
  425568:	bl	403160 <snprintf@plt>
  42556c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425570:	add	x0, x0, #0x4d1
  425574:	mov	x1, x25
  425578:	mov	x2, x26
  42557c:	mov	x3, x28
  425580:	bl	4037a0 <printf@plt>
  425584:	ldur	x10, [x29, #-40]
  425588:	mov	x8, xzr
  42558c:	mov	x19, xzr
  425590:	mov	w11, wzr
  425594:	mov	w9, #0x1                   	// #1
  425598:	b	4255b0 <ferror@plt+0x21d10>
  42559c:	orr	w14, w9, #0x2
  4255a0:	cmp	w13, #0x0
  4255a4:	csel	w9, w9, w14, eq  // eq = none
  4255a8:	add	x8, x8, #0x1
  4255ac:	tbz	w12, #7, 4255f4 <ferror@plt+0x21d54>
  4255b0:	add	x12, x10, x8
  4255b4:	cmp	x12, x24
  4255b8:	b.cs	4255f8 <ferror@plt+0x21d58>  // b.hs, b.nlast
  4255bc:	ldrb	w12, [x12]
  4255c0:	cmp	w11, #0x3f
  4255c4:	and	x13, x12, #0x7f
  4255c8:	b.hi	42559c <ferror@plt+0x21cfc>  // b.pmore
  4255cc:	mov	w14, w11
  4255d0:	lsl	x16, x13, x14
  4255d4:	orr	x19, x16, x19
  4255d8:	lsr	x14, x19, x14
  4255dc:	orr	w15, w9, #0x2
  4255e0:	cmp	x14, x13
  4255e4:	csel	w9, w9, w15, eq  // eq = none
  4255e8:	add	w11, w11, #0x7
  4255ec:	add	x8, x8, #0x1
  4255f0:	tbnz	w12, #7, 4255b0 <ferror@plt+0x21d10>
  4255f4:	and	w9, w9, #0xfffffffe
  4255f8:	add	x8, x10, w8, uxtw
  4255fc:	stur	x8, [x29, #-40]
  425600:	tbnz	w9, #0, 4257fc <ferror@plt+0x21f5c>
  425604:	tbz	w9, #1, 425814 <ferror@plt+0x21f74>
  425608:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42560c:	add	x1, x1, #0xda
  425610:	b	425804 <ferror@plt+0x21f64>
  425614:	cmp	x28, x24
  425618:	b.cs	42562c <ferror@plt+0x21d8c>  // b.hs, b.nlast
  42561c:	sub	w1, w24, w28
  425620:	sub	w8, w1, #0x1
  425624:	cmp	w8, #0x7
  425628:	b.ls	425634 <ferror@plt+0x21d94>  // b.plast
  42562c:	mov	x2, xzr
  425630:	b	425648 <ferror@plt+0x21da8>
  425634:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  425638:	ldr	x8, [x8, #648]
  42563c:	mov	x0, x28
  425640:	blr	x8
  425644:	mov	x2, x0
  425648:	adrp	x8, 44c000 <warn@@Base+0xbe9c>
  42564c:	adrp	x9, 44c000 <warn@@Base+0xbe9c>
  425650:	add	x8, x8, #0x51e
  425654:	add	x9, x9, #0x50d
  425658:	cmp	w26, #0xa6
  42565c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425660:	add	x20, x25, #0x2
  425664:	csel	x1, x9, x8, eq  // eq = none
  425668:	add	x0, x0, #0x505
  42566c:	stur	x20, [x29, #-40]
  425670:	bl	4037a0 <printf@plt>
  425674:	mov	x9, xzr
  425678:	mov	x19, xzr
  42567c:	mov	w10, wzr
  425680:	mov	w8, #0x1                   	// #1
  425684:	b	42569c <ferror@plt+0x21dfc>
  425688:	orr	w13, w8, #0x2
  42568c:	cmp	w12, #0x0
  425690:	csel	w8, w8, w13, eq  // eq = none
  425694:	add	x9, x9, #0x1
  425698:	tbz	w11, #7, 4256e0 <ferror@plt+0x21e40>
  42569c:	add	x11, x20, x9
  4256a0:	cmp	x11, x24
  4256a4:	b.cs	4256e4 <ferror@plt+0x21e44>  // b.hs, b.nlast
  4256a8:	ldrb	w11, [x11]
  4256ac:	cmp	w10, #0x3f
  4256b0:	and	x12, x11, #0x7f
  4256b4:	b.hi	425688 <ferror@plt+0x21de8>  // b.pmore
  4256b8:	mov	w13, w10
  4256bc:	lsl	x15, x12, x13
  4256c0:	orr	x19, x15, x19
  4256c4:	lsr	x13, x19, x13
  4256c8:	orr	w14, w8, #0x2
  4256cc:	cmp	x13, x12
  4256d0:	csel	w8, w8, w14, eq  // eq = none
  4256d4:	add	w10, w10, #0x7
  4256d8:	add	x9, x9, #0x1
  4256dc:	tbnz	w11, #7, 42569c <ferror@plt+0x21dfc>
  4256e0:	and	w8, w8, #0xfffffffe
  4256e4:	add	x9, x20, w9, uxtw
  4256e8:	stur	x9, [x29, #-40]
  4256ec:	tbnz	w8, #0, 42587c <ferror@plt+0x21fdc>
  4256f0:	tbz	w8, #1, 425894 <ferror@plt+0x21ff4>
  4256f4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4256f8:	add	x1, x1, #0xda
  4256fc:	b	425884 <ferror@plt+0x21fe4>
  425700:	cmp	x0, x24
  425704:	b.cs	425718 <ferror@plt+0x21e78>  // b.hs, b.nlast
  425708:	sub	w1, w24, w0
  42570c:	sub	w8, w1, #0x1
  425710:	cmp	w8, #0x7
  425714:	b.ls	425720 <ferror@plt+0x21e80>  // b.plast
  425718:	mov	x25, xzr
  42571c:	b	425730 <ferror@plt+0x21e90>
  425720:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  425724:	ldr	x8, [x8, #648]
  425728:	blr	x8
  42572c:	mov	x25, x0
  425730:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425734:	add	x1, x1, #0xba7
  425738:	mov	w2, #0x5                   	// #5
  42573c:	mov	x0, xzr
  425740:	stur	x19, [x29, #-40]
  425744:	bl	403700 <dcgettext@plt>
  425748:	ldrsw	x8, [x28, #56]
  42574c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425750:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  425754:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  425758:	add	w9, w8, #0x1
  42575c:	add	x8, x28, x8, lsl #6
  425760:	mov	x20, x0
  425764:	add	x21, x8, #0x368
  425768:	and	w8, w9, #0xf
  42576c:	add	x1, x1, #0x92
  425770:	add	x2, x2, #0x248
  425774:	add	x3, x3, #0x289
  425778:	sub	x0, x29, #0x20
  42577c:	str	w8, [x28, #56]
  425780:	bl	4030a0 <sprintf@plt>
  425784:	sub	x2, x29, #0x20
  425788:	mov	w1, #0x40                  	// #64
  42578c:	mov	x0, x21
  425790:	mov	x3, x25
  425794:	bl	403160 <snprintf@plt>
  425798:	mov	w1, #0x20                  	// #32
  42579c:	mov	x0, x20
  4257a0:	mov	x2, x21
  4257a4:	bl	4037a0 <printf@plt>
  4257a8:	cmp	x19, x24
  4257ac:	mov	x21, x24
  4257b0:	b.hi	4267b8 <ferror@plt+0x22f18>  // b.pmore
  4257b4:	sub	x8, x24, x19
  4257b8:	cmp	x8, x25
  4257bc:	csel	x20, x8, x25, cc  // cc = lo, ul, last
  4257c0:	cbz	x20, 4267b4 <ferror@plt+0x22f14>
  4257c4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4257c8:	ldr	x8, [x8, #648]
  4257cc:	mov	w1, #0x1                   	// #1
  4257d0:	mov	x0, x19
  4257d4:	sub	x20, x20, #0x1
  4257d8:	add	x21, x19, #0x1
  4257dc:	blr	x8
  4257e0:	mov	x1, x0
  4257e4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  4257e8:	add	x0, x0, #0xe7
  4257ec:	bl	4037a0 <printf@plt>
  4257f0:	mov	x19, x21
  4257f4:	cbnz	x20, 4257c4 <ferror@plt+0x21f24>
  4257f8:	b	4267b8 <ferror@plt+0x22f18>
  4257fc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425800:	add	x1, x1, #0xc9
  425804:	mov	w2, #0x5                   	// #5
  425808:	mov	x0, xzr
  42580c:	bl	403700 <dcgettext@plt>
  425810:	bl	4400a0 <error@@Base>
  425814:	ldrsw	x8, [x21, #56]
  425818:	ldr	x9, [sp, #48]
  42581c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425820:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  425824:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  425828:	add	x19, x19, x9
  42582c:	add	w9, w8, #0x1
  425830:	add	x8, x21, x8, lsl #6
  425834:	add	x20, x8, #0x368
  425838:	and	w8, w9, #0xf
  42583c:	add	x1, x1, #0x92
  425840:	add	x2, x2, #0x248
  425844:	add	x3, x3, #0xfcb
  425848:	sub	x0, x29, #0x20
  42584c:	str	w8, [x21, #56]
  425850:	bl	4030a0 <sprintf@plt>
  425854:	sub	x2, x29, #0x20
  425858:	mov	w1, #0x40                  	// #64
  42585c:	mov	x0, x20
  425860:	mov	x3, x19
  425864:	bl	403160 <snprintf@plt>
  425868:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42586c:	add	x0, x0, #0x2ea
  425870:	mov	x1, x20
  425874:	bl	4037a0 <printf@plt>
  425878:	b	4267bc <ferror@plt+0x22f1c>
  42587c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425880:	add	x1, x1, #0xc9
  425884:	mov	w2, #0x5                   	// #5
  425888:	mov	x0, xzr
  42588c:	bl	403700 <dcgettext@plt>
  425890:	bl	4400a0 <error@@Base>
  425894:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  425898:	add	x8, x8, #0x4f8
  42589c:	ldrsw	x9, [x8, #56]
  4258a0:	ldr	x10, [sp, #48]
  4258a4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4258a8:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4258ac:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  4258b0:	add	x19, x19, x10
  4258b4:	add	w10, w9, #0x1
  4258b8:	add	x9, x8, x9, lsl #6
  4258bc:	add	x20, x9, #0x368
  4258c0:	and	w9, w10, #0xf
  4258c4:	add	x1, x1, #0x92
  4258c8:	add	x2, x2, #0x248
  4258cc:	add	x3, x3, #0xfcb
  4258d0:	sub	x0, x29, #0x20
  4258d4:	str	w9, [x8, #56]
  4258d8:	bl	4030a0 <sprintf@plt>
  4258dc:	sub	x2, x29, #0x20
  4258e0:	mov	w1, #0x40                  	// #64
  4258e4:	mov	x0, x20
  4258e8:	mov	x3, x19
  4258ec:	bl	403160 <snprintf@plt>
  4258f0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4258f4:	add	x0, x0, #0x2ea
  4258f8:	b	426d08 <ferror@plt+0x23468>
  4258fc:	ldr	w19, [sp, #8]
  425900:	cmp	w19, #0x9
  425904:	b.cc	425938 <ferror@plt+0x22098>  // b.lo, b.ul, b.last
  425908:	ldr	x3, [sp, #32]
  42590c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  425910:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  425914:	add	x1, x1, #0x61d
  425918:	add	x2, x2, #0x665
  42591c:	mov	w4, #0x5                   	// #5
  425920:	mov	x0, xzr
  425924:	bl	4035d0 <dcngettext@plt>
  425928:	ldr	w1, [sp, #8]
  42592c:	mov	w2, #0x8                   	// #8
  425930:	mov	w19, #0x8                   	// #8
  425934:	bl	4400a0 <error@@Base>
  425938:	add	x8, x28, w19, uxtw
  42593c:	cmp	x8, x24
  425940:	b.cc	425950 <ferror@plt+0x220b0>  // b.lo, b.ul, b.last
  425944:	cmp	x28, x24
  425948:	b.cs	42595c <ferror@plt+0x220bc>  // b.hs, b.nlast
  42594c:	sub	w19, w24, w28
  425950:	sub	w8, w19, #0x1
  425954:	cmp	w8, #0x7
  425958:	b.ls	426824 <ferror@plt+0x22f84>  // b.plast
  42595c:	ldr	x9, [sp, #32]
  425960:	mov	x25, xzr
  425964:	b	426840 <ferror@plt+0x22fa0>
  425968:	cmp	x28, x24
  42596c:	b.cs	425980 <ferror@plt+0x220e0>  // b.hs, b.nlast
  425970:	sub	w1, w24, w28
  425974:	sub	w8, w1, #0x1
  425978:	cmp	w8, #0x7
  42597c:	b.ls	425988 <ferror@plt+0x220e8>  // b.plast
  425980:	mov	x1, xzr
  425984:	b	42599c <ferror@plt+0x220fc>
  425988:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42598c:	ldr	x8, [x8, #648]
  425990:	mov	x0, x28
  425994:	blr	x8
  425998:	mov	x1, x0
  42599c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4259a0:	add	x8, x25, #0x2
  4259a4:	add	x0, x0, #0x6
  4259a8:	stur	x8, [x29, #-40]
  4259ac:	bl	4037a0 <printf@plt>
  4259b0:	b	42518c <ferror@plt+0x218ec>
  4259b4:	cmp	x28, x24
  4259b8:	b.cs	4269d4 <ferror@plt+0x23134>  // b.hs, b.nlast
  4259bc:	subs	w1, w24, w28
  4259c0:	b.eq	4269d4 <ferror@plt+0x23134>  // b.none
  4259c4:	mov	x0, x28
  4259c8:	bl	4405a4 <warn@@Base+0x440>
  4259cc:	mov	x1, x0
  4259d0:	b	4269d8 <ferror@plt+0x23138>
  4259d4:	cmp	x28, x24
  4259d8:	b.cs	4259ec <ferror@plt+0x2214c>  // b.hs, b.nlast
  4259dc:	sub	w1, w24, w28
  4259e0:	sub	w8, w1, #0x1
  4259e4:	cmp	w8, #0x7
  4259e8:	b.ls	4259f4 <ferror@plt+0x22154>  // b.plast
  4259ec:	mov	x1, xzr
  4259f0:	b	425a08 <ferror@plt+0x22168>
  4259f4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4259f8:	ldr	x8, [x8, #648]
  4259fc:	mov	x0, x28
  425a00:	blr	x8
  425a04:	mov	x1, x0
  425a08:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425a0c:	add	x8, x25, #0x3
  425a10:	add	x0, x0, #0x2c
  425a14:	stur	x8, [x29, #-40]
  425a18:	bl	4037a0 <printf@plt>
  425a1c:	b	42518c <ferror@plt+0x218ec>
  425a20:	cmp	x28, x24
  425a24:	b.cs	4269f0 <ferror@plt+0x23150>  // b.hs, b.nlast
  425a28:	subs	w1, w24, w28
  425a2c:	b.eq	4269f0 <ferror@plt+0x23150>  // b.none
  425a30:	mov	x0, x28
  425a34:	bl	4405a4 <warn@@Base+0x440>
  425a38:	mov	x1, x0
  425a3c:	b	4269f4 <ferror@plt+0x23154>
  425a40:	cmp	x28, x24
  425a44:	b.cs	425a58 <ferror@plt+0x221b8>  // b.hs, b.nlast
  425a48:	sub	w1, w24, w28
  425a4c:	sub	w8, w1, #0x1
  425a50:	cmp	w8, #0x7
  425a54:	b.ls	425a60 <ferror@plt+0x221c0>  // b.plast
  425a58:	mov	x1, xzr
  425a5c:	b	425a74 <ferror@plt+0x221d4>
  425a60:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  425a64:	ldr	x8, [x8, #648]
  425a68:	mov	x0, x28
  425a6c:	blr	x8
  425a70:	mov	x1, x0
  425a74:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425a78:	add	x8, x25, #0x5
  425a7c:	add	x0, x0, #0x52
  425a80:	stur	x8, [x29, #-40]
  425a84:	bl	4037a0 <printf@plt>
  425a88:	b	42518c <ferror@plt+0x218ec>
  425a8c:	cmp	x28, x24
  425a90:	b.cs	426a0c <ferror@plt+0x2316c>  // b.hs, b.nlast
  425a94:	subs	w1, w24, w28
  425a98:	b.eq	426a0c <ferror@plt+0x2316c>  // b.none
  425a9c:	mov	x0, x28
  425aa0:	bl	4405a4 <warn@@Base+0x440>
  425aa4:	mov	x1, x0
  425aa8:	b	426a10 <ferror@plt+0x23170>
  425aac:	cmp	x28, x24
  425ab0:	b.cs	425ac4 <ferror@plt+0x22224>  // b.hs, b.nlast
  425ab4:	sub	w1, w24, w28
  425ab8:	sub	w8, w1, #0x1
  425abc:	cmp	w8, #0x7
  425ac0:	b.ls	425acc <ferror@plt+0x2222c>  // b.plast
  425ac4:	mov	x1, xzr
  425ac8:	b	425ae0 <ferror@plt+0x22240>
  425acc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  425ad0:	ldr	x8, [x8, #648]
  425ad4:	mov	x0, x28
  425ad8:	blr	x8
  425adc:	mov	x1, x0
  425ae0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425ae4:	add	x19, x25, #0x5
  425ae8:	add	x0, x0, #0x78
  425aec:	stur	x19, [x29, #-40]
  425af0:	bl	4037a0 <printf@plt>
  425af4:	add	x8, x25, #0x9
  425af8:	cmp	x8, x24
  425afc:	b.cs	426474 <ferror@plt+0x22bd4>  // b.hs, b.nlast
  425b00:	mov	w1, #0x4                   	// #4
  425b04:	b	426494 <ferror@plt+0x22bf4>
  425b08:	cmp	x28, x24
  425b0c:	b.cs	426a28 <ferror@plt+0x23188>  // b.hs, b.nlast
  425b10:	subs	w1, w24, w28
  425b14:	b.eq	426a28 <ferror@plt+0x23188>  // b.none
  425b18:	mov	x0, x28
  425b1c:	bl	4405a4 <warn@@Base+0x440>
  425b20:	mov	x1, x0
  425b24:	b	426a2c <ferror@plt+0x2318c>
  425b28:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425b2c:	add	x1, x1, #0xc9
  425b30:	mov	w2, #0x5                   	// #5
  425b34:	mov	x0, xzr
  425b38:	bl	403700 <dcgettext@plt>
  425b3c:	bl	4400a0 <error@@Base>
  425b40:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  425b44:	add	x8, x8, #0x4f8
  425b48:	ldrsw	x9, [x8, #56]
  425b4c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425b50:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  425b54:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  425b58:	add	w10, w9, #0x1
  425b5c:	add	x9, x8, x9, lsl #6
  425b60:	add	x25, x9, #0x368
  425b64:	and	w9, w10, #0xf
  425b68:	add	x1, x1, #0x92
  425b6c:	add	x2, x2, #0x248
  425b70:	add	x3, x3, #0x289
  425b74:	sub	x0, x29, #0x20
  425b78:	str	w9, [x8, #56]
  425b7c:	bl	4030a0 <sprintf@plt>
  425b80:	sub	x2, x29, #0x20
  425b84:	mov	w1, #0x40                  	// #64
  425b88:	mov	x0, x25
  425b8c:	mov	x3, x19
  425b90:	bl	403160 <snprintf@plt>
  425b94:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425b98:	add	x0, x0, #0xa0
  425b9c:	b	426c7c <ferror@plt+0x233dc>
  425ba0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425ba4:	add	x1, x1, #0xc9
  425ba8:	mov	w2, #0x5                   	// #5
  425bac:	mov	x0, xzr
  425bb0:	bl	403700 <dcgettext@plt>
  425bb4:	bl	4400a0 <error@@Base>
  425bb8:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  425bbc:	add	x8, x8, #0x4f8
  425bc0:	ldrsw	x9, [x8, #56]
  425bc4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425bc8:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  425bcc:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  425bd0:	add	w10, w9, #0x1
  425bd4:	add	x9, x8, x9, lsl #6
  425bd8:	add	x25, x9, #0x368
  425bdc:	and	w9, w10, #0xf
  425be0:	add	x1, x1, #0x92
  425be4:	add	x2, x2, #0x248
  425be8:	add	x3, x3, #0xb34
  425bec:	sub	x0, x29, #0x20
  425bf0:	str	w9, [x8, #56]
  425bf4:	bl	4030a0 <sprintf@plt>
  425bf8:	sub	x2, x29, #0x20
  425bfc:	mov	w1, #0x40                  	// #64
  425c00:	mov	x0, x25
  425c04:	mov	x3, x19
  425c08:	bl	403160 <snprintf@plt>
  425c0c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425c10:	add	x0, x0, #0xb1
  425c14:	b	426c7c <ferror@plt+0x233dc>
  425c18:	cmp	x28, x24
  425c1c:	b.cs	425c30 <ferror@plt+0x22390>  // b.hs, b.nlast
  425c20:	sub	w1, w24, w28
  425c24:	sub	w8, w1, #0x1
  425c28:	cmp	w8, #0x7
  425c2c:	b.ls	425c38 <ferror@plt+0x22398>  // b.plast
  425c30:	mov	x1, xzr
  425c34:	b	425c4c <ferror@plt+0x223ac>
  425c38:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  425c3c:	ldr	x8, [x8, #648]
  425c40:	mov	x0, x28
  425c44:	blr	x8
  425c48:	mov	x1, x0
  425c4c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425c50:	add	x8, x25, #0x2
  425c54:	add	x0, x0, #0xe2
  425c58:	stur	x8, [x29, #-40]
  425c5c:	bl	4037a0 <printf@plt>
  425c60:	b	42518c <ferror@plt+0x218ec>
  425c64:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425c68:	add	x1, x1, #0xc9
  425c6c:	mov	w2, #0x5                   	// #5
  425c70:	mov	x0, xzr
  425c74:	bl	403700 <dcgettext@plt>
  425c78:	bl	4400a0 <error@@Base>
  425c7c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  425c80:	add	x8, x8, #0x4f8
  425c84:	ldrsw	x9, [x8, #56]
  425c88:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425c8c:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  425c90:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  425c94:	add	w10, w9, #0x1
  425c98:	add	x9, x8, x9, lsl #6
  425c9c:	add	x25, x9, #0x368
  425ca0:	and	w9, w10, #0xf
  425ca4:	add	x1, x1, #0x92
  425ca8:	add	x2, x2, #0x248
  425cac:	add	x3, x3, #0x289
  425cb0:	sub	x0, x29, #0x20
  425cb4:	str	w9, [x8, #56]
  425cb8:	bl	4030a0 <sprintf@plt>
  425cbc:	sub	x2, x29, #0x20
  425cc0:	mov	w1, #0x40                  	// #64
  425cc4:	mov	x0, x25
  425cc8:	mov	x3, x19
  425ccc:	bl	403160 <snprintf@plt>
  425cd0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425cd4:	add	x0, x0, #0x17a
  425cd8:	b	426c7c <ferror@plt+0x233dc>
  425cdc:	cmp	x28, x24
  425ce0:	b.cs	426a74 <ferror@plt+0x231d4>  // b.hs, b.nlast
  425ce4:	subs	w1, w24, w28
  425ce8:	b.eq	426a74 <ferror@plt+0x231d4>  // b.none
  425cec:	mov	x0, x28
  425cf0:	bl	4405a4 <warn@@Base+0x440>
  425cf4:	mov	x1, x0
  425cf8:	b	426a78 <ferror@plt+0x231d8>
  425cfc:	cmp	x28, x24
  425d00:	b.cs	426a90 <ferror@plt+0x231f0>  // b.hs, b.nlast
  425d04:	subs	w1, w24, w28
  425d08:	b.eq	426a90 <ferror@plt+0x231f0>  // b.none
  425d0c:	mov	x0, x28
  425d10:	bl	4405a4 <warn@@Base+0x440>
  425d14:	mov	x1, x0
  425d18:	b	426a94 <ferror@plt+0x231f4>
  425d1c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425d20:	add	x1, x1, #0xc9
  425d24:	mov	w2, #0x5                   	// #5
  425d28:	mov	x0, xzr
  425d2c:	bl	403700 <dcgettext@plt>
  425d30:	bl	4400a0 <error@@Base>
  425d34:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  425d38:	add	x20, x20, #0x4f8
  425d3c:	ldrsw	x8, [x20, #56]
  425d40:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425d44:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  425d48:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  425d4c:	add	w9, w8, #0x1
  425d50:	add	x8, x20, x8, lsl #6
  425d54:	add	x25, x8, #0x368
  425d58:	and	w8, w9, #0xf
  425d5c:	add	x1, x1, #0x92
  425d60:	add	x2, x2, #0x248
  425d64:	add	x3, x3, #0x289
  425d68:	sub	x0, x29, #0x20
  425d6c:	str	w8, [x20, #56]
  425d70:	bl	4030a0 <sprintf@plt>
  425d74:	sub	x2, x29, #0x20
  425d78:	mov	w1, #0x40                  	// #64
  425d7c:	mov	x0, x25
  425d80:	mov	x3, x19
  425d84:	bl	403160 <snprintf@plt>
  425d88:	ldr	x8, [x20, #104]
  425d8c:	cbz	x8, 425da0 <ferror@plt+0x22500>
  425d90:	mov	w0, w19
  425d94:	blr	x8
  425d98:	mov	x26, x0
  425d9c:	cbnz	x0, 425dc0 <ferror@plt+0x22520>
  425da0:	adrp	x26, 46b000 <_bfd_std_section+0x2118>
  425da4:	add	x26, x26, #0x630
  425da8:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  425dac:	add	x2, x2, #0x545
  425db0:	mov	w1, #0x40                  	// #64
  425db4:	mov	x0, x26
  425db8:	mov	w3, w19
  425dbc:	bl	403160 <snprintf@plt>
  425dc0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425dc4:	add	x0, x0, #0x241
  425dc8:	mov	x1, x25
  425dcc:	mov	x2, x26
  425dd0:	bl	4037a0 <printf@plt>
  425dd4:	b	42518c <ferror@plt+0x218ec>
  425dd8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425ddc:	add	x1, x1, #0xc9
  425de0:	mov	w2, #0x5                   	// #5
  425de4:	mov	x0, xzr
  425de8:	bl	403700 <dcgettext@plt>
  425dec:	bl	4400a0 <error@@Base>
  425df0:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  425df4:	add	x8, x8, #0x4f8
  425df8:	ldrsw	x9, [x8, #56]
  425dfc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425e00:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  425e04:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  425e08:	add	w10, w9, #0x1
  425e0c:	add	x9, x8, x9, lsl #6
  425e10:	add	x25, x9, #0x368
  425e14:	and	w9, w10, #0xf
  425e18:	add	x1, x1, #0x92
  425e1c:	add	x2, x2, #0x248
  425e20:	add	x3, x3, #0xb34
  425e24:	sub	x0, x29, #0x20
  425e28:	str	w9, [x8, #56]
  425e2c:	bl	4030a0 <sprintf@plt>
  425e30:	sub	x2, x29, #0x20
  425e34:	mov	w1, #0x40                  	// #64
  425e38:	mov	x0, x25
  425e3c:	mov	x3, x19
  425e40:	bl	403160 <snprintf@plt>
  425e44:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425e48:	add	x0, x0, #0x255
  425e4c:	mov	x1, x25
  425e50:	bl	4037a0 <printf@plt>
  425e54:	mov	w23, #0x1                   	// #1
  425e58:	b	42518c <ferror@plt+0x218ec>
  425e5c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425e60:	add	x1, x1, #0xc9
  425e64:	mov	w2, #0x5                   	// #5
  425e68:	mov	x0, xzr
  425e6c:	bl	403700 <dcgettext@plt>
  425e70:	bl	4400a0 <error@@Base>
  425e74:	mov	x9, xzr
  425e78:	mov	x26, xzr
  425e7c:	mov	w10, wzr
  425e80:	mov	w8, #0x1                   	// #1
  425e84:	b	425e9c <ferror@plt+0x225fc>
  425e88:	orr	w13, w8, #0x2
  425e8c:	cmp	w12, #0x0
  425e90:	csel	w8, w8, w13, eq  // eq = none
  425e94:	add	x9, x9, #0x1
  425e98:	tbz	w11, #7, 425ee0 <ferror@plt+0x22640>
  425e9c:	add	x11, x19, x9
  425ea0:	cmp	x11, x24
  425ea4:	b.cs	425efc <ferror@plt+0x2265c>  // b.hs, b.nlast
  425ea8:	ldrb	w11, [x11]
  425eac:	cmp	w10, #0x3f
  425eb0:	and	x12, x11, #0x7f
  425eb4:	b.hi	425e88 <ferror@plt+0x225e8>  // b.pmore
  425eb8:	mov	w13, w10
  425ebc:	lsl	x15, x12, x13
  425ec0:	orr	x26, x15, x26
  425ec4:	lsr	x13, x26, x13
  425ec8:	orr	w14, w8, #0x2
  425ecc:	cmp	x13, x12
  425ed0:	csel	w8, w8, w14, eq  // eq = none
  425ed4:	add	w10, w10, #0x7
  425ed8:	add	x9, x9, #0x1
  425edc:	tbnz	w11, #7, 425e9c <ferror@plt+0x225fc>
  425ee0:	and	w8, w8, #0xfffffffe
  425ee4:	tbz	w11, #6, 425efc <ferror@plt+0x2265c>
  425ee8:	cmp	w10, #0x40
  425eec:	b.cs	425efc <ferror@plt+0x2265c>  // b.hs, b.nlast
  425ef0:	mov	x11, #0xffffffffffffffff    	// #-1
  425ef4:	lsl	x10, x11, x10
  425ef8:	orr	x26, x10, x26
  425efc:	add	x9, x19, w9, uxtw
  425f00:	stur	x9, [x29, #-40]
  425f04:	tbnz	w8, #0, 4264c0 <ferror@plt+0x22c20>
  425f08:	tbz	w8, #1, 4264d8 <ferror@plt+0x22c38>
  425f0c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425f10:	add	x1, x1, #0xda
  425f14:	b	4264c8 <ferror@plt+0x22c28>
  425f18:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425f1c:	add	x1, x1, #0xc9
  425f20:	mov	w2, #0x5                   	// #5
  425f24:	mov	x0, xzr
  425f28:	bl	403700 <dcgettext@plt>
  425f2c:	bl	4400a0 <error@@Base>
  425f30:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  425f34:	add	x8, x8, #0x4f8
  425f38:	ldrsw	x9, [x8, #56]
  425f3c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  425f40:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  425f44:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  425f48:	add	w10, w9, #0x1
  425f4c:	add	x9, x8, x9, lsl #6
  425f50:	add	x25, x9, #0x368
  425f54:	and	w9, w10, #0xf
  425f58:	add	x1, x1, #0x92
  425f5c:	add	x2, x2, #0x248
  425f60:	add	x3, x3, #0x289
  425f64:	sub	x0, x29, #0x20
  425f68:	str	w9, [x8, #56]
  425f6c:	bl	4030a0 <sprintf@plt>
  425f70:	sub	x2, x29, #0x20
  425f74:	mov	w1, #0x40                  	// #64
  425f78:	mov	x0, x25
  425f7c:	mov	x3, x19
  425f80:	bl	403160 <snprintf@plt>
  425f84:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425f88:	add	x0, x0, #0x27d
  425f8c:	b	426c7c <ferror@plt+0x233dc>
  425f90:	cmp	x28, x24
  425f94:	b.cs	425fa8 <ferror@plt+0x22708>  // b.hs, b.nlast
  425f98:	sub	w1, w24, w28
  425f9c:	sub	w8, w1, #0x1
  425fa0:	cmp	w8, #0x7
  425fa4:	b.ls	425fb0 <ferror@plt+0x22710>  // b.plast
  425fa8:	mov	x1, xzr
  425fac:	b	425fc4 <ferror@plt+0x22724>
  425fb0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  425fb4:	ldr	x8, [x8, #648]
  425fb8:	mov	x0, x28
  425fbc:	blr	x8
  425fc0:	mov	x1, x0
  425fc4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  425fc8:	add	x8, x25, #0x2
  425fcc:	add	x0, x0, #0x28d
  425fd0:	stur	x8, [x29, #-40]
  425fd4:	bl	4037a0 <printf@plt>
  425fd8:	b	42518c <ferror@plt+0x218ec>
  425fdc:	cmp	x28, x24
  425fe0:	b.cs	425ff4 <ferror@plt+0x22754>  // b.hs, b.nlast
  425fe4:	sub	w1, w24, w28
  425fe8:	sub	w8, w1, #0x1
  425fec:	cmp	w8, #0x7
  425ff0:	b.ls	425ffc <ferror@plt+0x2275c>  // b.plast
  425ff4:	mov	x1, xzr
  425ff8:	b	426010 <ferror@plt+0x22770>
  425ffc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426000:	ldr	x8, [x8, #648]
  426004:	mov	x0, x28
  426008:	blr	x8
  42600c:	mov	x1, x0
  426010:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  426014:	add	x8, x25, #0x2
  426018:	add	x0, x0, #0x2a3
  42601c:	stur	x8, [x29, #-40]
  426020:	bl	4037a0 <printf@plt>
  426024:	b	42518c <ferror@plt+0x218ec>
  426028:	cmp	x28, x24
  42602c:	b.cs	426aac <ferror@plt+0x2320c>  // b.hs, b.nlast
  426030:	subs	w1, w24, w28
  426034:	b.eq	426aac <ferror@plt+0x2320c>  // b.none
  426038:	mov	x0, x28
  42603c:	bl	4405a4 <warn@@Base+0x440>
  426040:	b	426ab0 <ferror@plt+0x23210>
  426044:	cmp	x28, x24
  426048:	b.cs	426b20 <ferror@plt+0x23280>  // b.hs, b.nlast
  42604c:	subs	w1, w24, w28
  426050:	b.eq	426b20 <ferror@plt+0x23280>  // b.none
  426054:	mov	x0, x28
  426058:	bl	4405a4 <warn@@Base+0x440>
  42605c:	b	426b24 <ferror@plt+0x23284>
  426060:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  426064:	add	x1, x1, #0xc9
  426068:	mov	w2, #0x5                   	// #5
  42606c:	mov	x0, xzr
  426070:	bl	403700 <dcgettext@plt>
  426074:	bl	4400a0 <error@@Base>
  426078:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  42607c:	add	x1, x1, #0x37a
  426080:	mov	w2, #0x5                   	// #5
  426084:	mov	x0, xzr
  426088:	bl	403700 <dcgettext@plt>
  42608c:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  426090:	add	x20, x20, #0x4f8
  426094:	ldrsw	x8, [x20, #56]
  426098:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42609c:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4260a0:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  4260a4:	add	w9, w8, #0x1
  4260a8:	add	x8, x20, x8, lsl #6
  4260ac:	mov	x25, x0
  4260b0:	add	x26, x8, #0x368
  4260b4:	and	w8, w9, #0xf
  4260b8:	add	x1, x1, #0x92
  4260bc:	add	x2, x2, #0x248
  4260c0:	add	x3, x3, #0x289
  4260c4:	sub	x0, x29, #0x20
  4260c8:	str	w8, [x20, #56]
  4260cc:	bl	4030a0 <sprintf@plt>
  4260d0:	sub	x2, x29, #0x20
  4260d4:	mov	w1, #0x40                  	// #64
  4260d8:	mov	x0, x26
  4260dc:	mov	x3, x19
  4260e0:	bl	403160 <snprintf@plt>
  4260e4:	mov	x0, x25
  4260e8:	mov	x1, x26
  4260ec:	bl	4037a0 <printf@plt>
  4260f0:	ldur	x10, [x29, #-40]
  4260f4:	mov	x8, xzr
  4260f8:	mov	x19, xzr
  4260fc:	mov	w11, wzr
  426100:	mov	w9, #0x1                   	// #1
  426104:	b	42611c <ferror@plt+0x2287c>
  426108:	orr	w14, w9, #0x2
  42610c:	cmp	w13, #0x0
  426110:	csel	w9, w9, w14, eq  // eq = none
  426114:	add	x8, x8, #0x1
  426118:	tbz	w12, #7, 426160 <ferror@plt+0x228c0>
  42611c:	add	x12, x10, x8
  426120:	cmp	x12, x24
  426124:	b.cs	426164 <ferror@plt+0x228c4>  // b.hs, b.nlast
  426128:	ldrb	w12, [x12]
  42612c:	cmp	w11, #0x3f
  426130:	and	x13, x12, #0x7f
  426134:	b.hi	426108 <ferror@plt+0x22868>  // b.pmore
  426138:	mov	w14, w11
  42613c:	lsl	x16, x13, x14
  426140:	orr	x19, x16, x19
  426144:	lsr	x14, x19, x14
  426148:	orr	w15, w9, #0x2
  42614c:	cmp	x14, x13
  426150:	csel	w9, w9, w15, eq  // eq = none
  426154:	add	w11, w11, #0x7
  426158:	add	x8, x8, #0x1
  42615c:	tbnz	w12, #7, 42611c <ferror@plt+0x2287c>
  426160:	and	w9, w9, #0xfffffffe
  426164:	add	x8, x10, w8, uxtw
  426168:	stur	x8, [x29, #-40]
  42616c:	tbnz	w9, #0, 4265cc <ferror@plt+0x22d2c>
  426170:	tbz	w9, #1, 4265e4 <ferror@plt+0x22d44>
  426174:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  426178:	add	x1, x1, #0xda
  42617c:	b	4265d4 <ferror@plt+0x22d34>
  426180:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  426184:	add	x1, x1, #0xc9
  426188:	mov	w2, #0x5                   	// #5
  42618c:	mov	x0, xzr
  426190:	bl	403700 <dcgettext@plt>
  426194:	bl	4400a0 <error@@Base>
  426198:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42619c:	add	x1, x1, #0xba7
  4261a0:	mov	w2, #0x5                   	// #5
  4261a4:	mov	x0, xzr
  4261a8:	bl	403700 <dcgettext@plt>
  4261ac:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4261b0:	add	x8, x8, #0x4f8
  4261b4:	ldrsw	x9, [x8, #56]
  4261b8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4261bc:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4261c0:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  4261c4:	add	w10, w9, #0x1
  4261c8:	add	x9, x8, x9, lsl #6
  4261cc:	mov	x26, x0
  4261d0:	add	x28, x9, #0x368
  4261d4:	and	w9, w10, #0xf
  4261d8:	add	x1, x1, #0x92
  4261dc:	add	x2, x2, #0x248
  4261e0:	add	x3, x3, #0x289
  4261e4:	sub	x0, x29, #0x20
  4261e8:	str	w9, [x8, #56]
  4261ec:	bl	4030a0 <sprintf@plt>
  4261f0:	sub	x2, x29, #0x20
  4261f4:	mov	w1, #0x40                  	// #64
  4261f8:	mov	x0, x28
  4261fc:	mov	x3, x19
  426200:	bl	403160 <snprintf@plt>
  426204:	mov	w1, #0x20                  	// #32
  426208:	mov	x0, x26
  42620c:	mov	x2, x28
  426210:	bl	4037a0 <printf@plt>
  426214:	cmp	x25, x24
  426218:	mov	x20, x24
  42621c:	b.hi	426264 <ferror@plt+0x229c4>  // b.pmore
  426220:	sub	x8, x24, x25
  426224:	cmp	x8, x19
  426228:	csel	x19, x8, x19, cc  // cc = lo, ul, last
  42622c:	cbz	x19, 426bb0 <ferror@plt+0x23310>
  426230:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426234:	ldr	x8, [x8, #648]
  426238:	mov	w1, #0x1                   	// #1
  42623c:	mov	x0, x25
  426240:	sub	x19, x19, #0x1
  426244:	add	x20, x25, #0x1
  426248:	blr	x8
  42624c:	mov	x1, x0
  426250:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  426254:	add	x0, x0, #0xe7
  426258:	bl	4037a0 <printf@plt>
  42625c:	mov	x25, x20
  426260:	cbnz	x19, 426230 <ferror@plt+0x22990>
  426264:	stur	x20, [x29, #-40]
  426268:	b	42518c <ferror@plt+0x218ec>
  42626c:	mov	w25, wzr
  426270:	sub	x0, x29, #0x28
  426274:	mov	w1, w25
  426278:	mov	x2, x22
  42627c:	mov	x3, x24
  426280:	bl	426dbc <ferror@plt+0x2351c>
  426284:	mov	x19, x0
  426288:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42628c:	add	x0, x0, #0x3f7
  426290:	mov	w1, w25
  426294:	bl	4037a0 <printf@plt>
  426298:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  42629c:	add	x8, x8, #0x4f8
  4262a0:	ldrsw	x9, [x8, #56]
  4262a4:	add	w10, w9, #0x1
  4262a8:	add	x20, x8, x9, lsl #6
  4262ac:	add	x25, x20, #0x368
  4262b0:	and	w9, w10, #0xf
  4262b4:	str	w9, [x8, #56]
  4262b8:	cbz	w21, 4267cc <ferror@plt+0x22f2c>
  4262bc:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  4262c0:	add	x2, x2, #0x89
  4262c4:	mov	w1, #0x40                  	// #64
  4262c8:	mov	x0, x25
  4262cc:	mov	x3, x19
  4262d0:	bl	403160 <snprintf@plt>
  4262d4:	ldr	x8, [sp, #16]
  4262d8:	add	x8, x20, x8
  4262dc:	add	x25, x8, #0x368
  4262e0:	b	4267f8 <ferror@plt+0x22f58>
  4262e4:	cmp	x28, x24
  4262e8:	b.cs	4262fc <ferror@plt+0x22a5c>  // b.hs, b.nlast
  4262ec:	sub	w1, w24, w28
  4262f0:	sub	w8, w1, #0x1
  4262f4:	cmp	w8, #0x7
  4262f8:	b.ls	426304 <ferror@plt+0x22a64>  // b.plast
  4262fc:	mov	x0, xzr
  426300:	b	426314 <ferror@plt+0x22a74>
  426304:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426308:	ldr	x8, [x8, #648]
  42630c:	mov	x0, x28
  426310:	blr	x8
  426314:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  426318:	add	x8, x8, #0x4f8
  42631c:	ldrsw	x9, [x8, #56]
  426320:	ldr	x11, [sp, #48]
  426324:	add	x10, x25, #0x5
  426328:	stur	x10, [x29, #-40]
  42632c:	add	w10, w9, #0x1
  426330:	add	x9, x8, x9, lsl #6
  426334:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  426338:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42633c:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  426340:	add	x19, x0, x11
  426344:	add	x20, x9, #0x368
  426348:	and	w9, w10, #0xf
  42634c:	add	x1, x1, #0x92
  426350:	add	x2, x2, #0x248
  426354:	add	x3, x3, #0xfcb
  426358:	sub	x0, x29, #0x20
  42635c:	str	w9, [x8, #56]
  426360:	bl	4030a0 <sprintf@plt>
  426364:	sub	x2, x29, #0x20
  426368:	mov	w1, #0x40                  	// #64
  42636c:	mov	x0, x20
  426370:	mov	x3, x19
  426374:	bl	403160 <snprintf@plt>
  426378:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42637c:	add	x0, x0, #0x585
  426380:	b	426d08 <ferror@plt+0x23468>
  426384:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  426388:	add	x1, x1, #0xc9
  42638c:	mov	w2, #0x5                   	// #5
  426390:	mov	x0, xzr
  426394:	bl	403700 <dcgettext@plt>
  426398:	bl	4400a0 <error@@Base>
  42639c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4263a0:	add	x8, x8, #0x4f8
  4263a4:	ldrsw	x9, [x8, #56]
  4263a8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4263ac:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4263b0:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  4263b4:	add	w10, w9, #0x1
  4263b8:	add	x9, x8, x9, lsl #6
  4263bc:	add	x20, x9, #0x368
  4263c0:	and	w9, w10, #0xf
  4263c4:	add	x1, x1, #0x92
  4263c8:	add	x2, x2, #0x248
  4263cc:	add	x3, x3, #0xfcb
  4263d0:	sub	x0, x29, #0x20
  4263d4:	str	w9, [x8, #56]
  4263d8:	bl	4030a0 <sprintf@plt>
  4263dc:	sub	x2, x29, #0x20
  4263e0:	mov	w1, #0x40                  	// #64
  4263e4:	mov	x0, x20
  4263e8:	mov	x3, x19
  4263ec:	bl	403160 <snprintf@plt>
  4263f0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4263f4:	add	x0, x0, #0x5a5
  4263f8:	b	426d08 <ferror@plt+0x23468>
  4263fc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  426400:	add	x1, x1, #0xc9
  426404:	mov	w2, #0x5                   	// #5
  426408:	mov	x0, xzr
  42640c:	bl	403700 <dcgettext@plt>
  426410:	bl	4400a0 <error@@Base>
  426414:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  426418:	add	x8, x8, #0x4f8
  42641c:	ldrsw	x9, [x8, #56]
  426420:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  426424:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  426428:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  42642c:	add	w10, w9, #0x1
  426430:	add	x9, x8, x9, lsl #6
  426434:	add	x20, x9, #0x368
  426438:	and	w9, w10, #0xf
  42643c:	add	x1, x1, #0x92
  426440:	add	x2, x2, #0x248
  426444:	add	x3, x3, #0xfcb
  426448:	sub	x0, x29, #0x20
  42644c:	str	w9, [x8, #56]
  426450:	bl	4030a0 <sprintf@plt>
  426454:	sub	x2, x29, #0x20
  426458:	mov	w1, #0x40                  	// #64
  42645c:	mov	x0, x20
  426460:	mov	x3, x19
  426464:	bl	403160 <snprintf@plt>
  426468:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42646c:	add	x0, x0, #0x5c1
  426470:	b	426d08 <ferror@plt+0x23468>
  426474:	cmp	x19, x24
  426478:	b.cs	42648c <ferror@plt+0x22bec>  // b.hs, b.nlast
  42647c:	sub	w1, w24, w19
  426480:	sub	w8, w1, #0x1
  426484:	cmp	w8, #0x7
  426488:	b.ls	426494 <ferror@plt+0x22bf4>  // b.plast
  42648c:	mov	x1, xzr
  426490:	b	4264a8 <ferror@plt+0x22c08>
  426494:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426498:	ldr	x8, [x8, #648]
  42649c:	mov	x0, x19
  4264a0:	blr	x8
  4264a4:	mov	x1, x0
  4264a8:	adrp	x0, 44a000 <warn@@Base+0x9e9c>
  4264ac:	add	x8, x25, #0x9
  4264b0:	add	x0, x0, #0xede
  4264b4:	stur	x8, [x29, #-40]
  4264b8:	bl	4037a0 <printf@plt>
  4264bc:	b	42518c <ferror@plt+0x218ec>
  4264c0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4264c4:	add	x1, x1, #0xc9
  4264c8:	mov	w2, #0x5                   	// #5
  4264cc:	mov	x0, xzr
  4264d0:	bl	403700 <dcgettext@plt>
  4264d4:	bl	4400a0 <error@@Base>
  4264d8:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  4264dc:	add	x20, x20, #0x4f8
  4264e0:	ldrsw	x8, [x20, #56]
  4264e4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4264e8:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4264ec:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  4264f0:	add	w9, w8, #0x1
  4264f4:	add	x8, x20, x8, lsl #6
  4264f8:	add	x19, x8, #0x368
  4264fc:	and	w8, w9, #0xf
  426500:	add	x1, x1, #0x92
  426504:	add	x2, x2, #0x248
  426508:	add	x3, x3, #0x289
  42650c:	sub	x0, x29, #0x20
  426510:	str	w8, [x20, #56]
  426514:	bl	4030a0 <sprintf@plt>
  426518:	sub	x2, x29, #0x20
  42651c:	mov	w1, #0x40                  	// #64
  426520:	mov	x0, x19
  426524:	mov	x3, x25
  426528:	bl	403160 <snprintf@plt>
  42652c:	ldr	x8, [x20, #104]
  426530:	cbz	x8, 426544 <ferror@plt+0x22ca4>
  426534:	mov	w0, w25
  426538:	blr	x8
  42653c:	mov	x28, x0
  426540:	cbnz	x0, 426564 <ferror@plt+0x22cc4>
  426544:	adrp	x28, 46b000 <_bfd_std_section+0x2118>
  426548:	add	x28, x28, #0x630
  42654c:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  426550:	add	x2, x2, #0x545
  426554:	mov	w1, #0x40                  	// #64
  426558:	mov	x0, x28
  42655c:	mov	w3, w25
  426560:	bl	403160 <snprintf@plt>
  426564:	ldrsw	x8, [x20, #56]
  426568:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42656c:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  426570:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  426574:	add	w9, w8, #0x1
  426578:	add	x8, x20, x8, lsl #6
  42657c:	add	x25, x8, #0x368
  426580:	and	w8, w9, #0xf
  426584:	add	x1, x1, #0x92
  426588:	add	x2, x2, #0x248
  42658c:	add	x3, x3, #0xb34
  426590:	sub	x0, x29, #0x20
  426594:	str	w8, [x20, #56]
  426598:	bl	4030a0 <sprintf@plt>
  42659c:	sub	x2, x29, #0x20
  4265a0:	mov	w1, #0x40                  	// #64
  4265a4:	mov	x0, x25
  4265a8:	mov	x3, x26
  4265ac:	bl	403160 <snprintf@plt>
  4265b0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4265b4:	add	x0, x0, #0x265
  4265b8:	mov	x1, x19
  4265bc:	mov	x2, x28
  4265c0:	mov	x3, x25
  4265c4:	bl	4037a0 <printf@plt>
  4265c8:	b	42518c <ferror@plt+0x218ec>
  4265cc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4265d0:	add	x1, x1, #0xc9
  4265d4:	mov	w2, #0x5                   	// #5
  4265d8:	mov	x0, xzr
  4265dc:	bl	403700 <dcgettext@plt>
  4265e0:	bl	4400a0 <error@@Base>
  4265e4:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  4265e8:	add	x1, x1, #0x384
  4265ec:	mov	w2, #0x5                   	// #5
  4265f0:	mov	x0, xzr
  4265f4:	bl	403700 <dcgettext@plt>
  4265f8:	ldrsw	x8, [x20, #56]
  4265fc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  426600:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  426604:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  426608:	add	w9, w8, #0x1
  42660c:	add	x8, x20, x8, lsl #6
  426610:	mov	x25, x0
  426614:	add	x26, x8, #0x368
  426618:	and	w8, w9, #0xf
  42661c:	add	x1, x1, #0x92
  426620:	add	x2, x2, #0x248
  426624:	add	x3, x3, #0x289
  426628:	sub	x0, x29, #0x20
  42662c:	str	w8, [x20, #56]
  426630:	bl	4030a0 <sprintf@plt>
  426634:	sub	x2, x29, #0x20
  426638:	mov	w1, #0x40                  	// #64
  42663c:	mov	x0, x26
  426640:	mov	x3, x19
  426644:	bl	403160 <snprintf@plt>
  426648:	mov	x0, x25
  42664c:	mov	x1, x26
  426650:	bl	4037a0 <printf@plt>
  426654:	b	42518c <ferror@plt+0x218ec>
  426658:	cmp	w21, #0x9
  42665c:	mov	w19, w21
  426660:	b.cc	426694 <ferror@plt+0x22df4>  // b.lo, b.ul, b.last
  426664:	ldr	x3, [sp, #32]
  426668:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  42666c:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  426670:	add	x1, x1, #0x61d
  426674:	add	x2, x2, #0x665
  426678:	mov	w4, #0x5                   	// #5
  42667c:	mov	x0, xzr
  426680:	bl	4035d0 <dcngettext@plt>
  426684:	mov	w2, #0x8                   	// #8
  426688:	mov	w1, w21
  42668c:	mov	w19, #0x8                   	// #8
  426690:	bl	4400a0 <error@@Base>
  426694:	add	x8, x28, w19, uxtw
  426698:	cmp	x8, x24
  42669c:	b.cc	4266ac <ferror@plt+0x22e0c>  // b.lo, b.ul, b.last
  4266a0:	cmp	x28, x24
  4266a4:	b.cs	4266b8 <ferror@plt+0x22e18>  // b.hs, b.nlast
  4266a8:	sub	w19, w24, w28
  4266ac:	sub	w8, w19, #0x1
  4266b0:	cmp	w8, #0x7
  4266b4:	b.ls	426bfc <ferror@plt+0x2335c>  // b.plast
  4266b8:	ldr	x8, [sp, #32]
  4266bc:	mov	x19, xzr
  4266c0:	b	426c18 <ferror@plt+0x23378>
  4266c4:	cmp	w21, #0x9
  4266c8:	mov	w19, w21
  4266cc:	b.cc	426700 <ferror@plt+0x22e60>  // b.lo, b.ul, b.last
  4266d0:	ldr	x3, [sp, #32]
  4266d4:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4266d8:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  4266dc:	add	x1, x1, #0x61d
  4266e0:	add	x2, x2, #0x665
  4266e4:	mov	w4, #0x5                   	// #5
  4266e8:	mov	x0, xzr
  4266ec:	bl	4035d0 <dcngettext@plt>
  4266f0:	mov	w2, #0x8                   	// #8
  4266f4:	mov	w1, w21
  4266f8:	mov	w19, #0x8                   	// #8
  4266fc:	bl	4400a0 <error@@Base>
  426700:	add	x8, x28, w19, uxtw
  426704:	cmp	x8, x24
  426708:	b.cc	426718 <ferror@plt+0x22e78>  // b.lo, b.ul, b.last
  42670c:	cmp	x28, x24
  426710:	b.cs	426724 <ferror@plt+0x22e84>  // b.hs, b.nlast
  426714:	sub	w19, w24, w28
  426718:	sub	w8, w19, #0x1
  42671c:	cmp	w8, #0x7
  426720:	b.ls	426c88 <ferror@plt+0x233e8>  // b.plast
  426724:	ldr	x8, [sp, #32]
  426728:	mov	x19, xzr
  42672c:	b	426ca4 <ferror@plt+0x23404>
  426730:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426734:	ldr	x8, [x8, #648]
  426738:	mov	x0, x28
  42673c:	mov	w1, w19
  426740:	blr	x8
  426744:	mov	x19, x0
  426748:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  42674c:	add	x8, x8, #0x4f8
  426750:	ldr	x10, [sp, #32]
  426754:	ldrsw	x9, [x8, #56]
  426758:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42675c:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  426760:	add	x10, x28, x10
  426764:	stur	x10, [x29, #-40]
  426768:	add	w10, w9, #0x1
  42676c:	add	x9, x8, x9, lsl #6
  426770:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  426774:	add	x25, x9, #0x368
  426778:	and	w9, w10, #0xf
  42677c:	add	x1, x1, #0x92
  426780:	add	x2, x2, #0x248
  426784:	add	x3, x3, #0xfcb
  426788:	sub	x0, x29, #0x20
  42678c:	str	w9, [x8, #56]
  426790:	bl	4030a0 <sprintf@plt>
  426794:	sub	x2, x29, #0x20
  426798:	mov	w1, #0x40                  	// #64
  42679c:	mov	x0, x25
  4267a0:	mov	x3, x19
  4267a4:	bl	403160 <snprintf@plt>
  4267a8:	adrp	x0, 44b000 <warn@@Base+0xae9c>
  4267ac:	add	x0, x0, #0xfeb
  4267b0:	b	426c7c <ferror@plt+0x233dc>
  4267b4:	mov	x21, x19
  4267b8:	stur	x21, [x29, #-40]
  4267bc:	mov	w21, w23
  4267c0:	mov	w23, w22
  4267c4:	ldr	x22, [sp, #8]
  4267c8:	b	42518c <ferror@plt+0x218ec>
  4267cc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4267d0:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4267d4:	add	x1, x1, #0x99
  4267d8:	add	x2, x2, #0x248
  4267dc:	sub	x0, x29, #0x20
  4267e0:	bl	4030a0 <sprintf@plt>
  4267e4:	sub	x2, x29, #0x20
  4267e8:	mov	w1, #0x40                  	// #64
  4267ec:	mov	x0, x25
  4267f0:	mov	x3, x19
  4267f4:	bl	403160 <snprintf@plt>
  4267f8:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4267fc:	add	x0, x0, #0x380
  426800:	b	426c7c <ferror@plt+0x233dc>
  426804:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426808:	ldr	x8, [x8, #648]
  42680c:	mov	x0, x28
  426810:	mov	w1, w19
  426814:	blr	x8
  426818:	mov	x25, x0
  42681c:	ldr	x9, [sp, #24]
  426820:	b	426840 <ferror@plt+0x22fa0>
  426824:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426828:	ldr	x8, [x8, #648]
  42682c:	mov	x0, x28
  426830:	mov	w1, w19
  426834:	blr	x8
  426838:	ldr	x9, [sp, #32]
  42683c:	mov	x25, x0
  426840:	mov	x8, xzr
  426844:	mov	x19, xzr
  426848:	mov	w11, wzr
  42684c:	add	x10, x28, x9
  426850:	mov	w9, #0x1                   	// #1
  426854:	stur	x10, [x29, #-40]
  426858:	b	426870 <ferror@plt+0x22fd0>
  42685c:	orr	w14, w9, #0x2
  426860:	cmp	w13, #0x0
  426864:	csel	w9, w9, w14, eq  // eq = none
  426868:	add	x8, x8, #0x1
  42686c:	tbz	w12, #7, 4268b4 <ferror@plt+0x23014>
  426870:	add	x12, x10, x8
  426874:	cmp	x12, x24
  426878:	b.cs	4268d0 <ferror@plt+0x23030>  // b.hs, b.nlast
  42687c:	ldrb	w12, [x12]
  426880:	cmp	w11, #0x3f
  426884:	and	x13, x12, #0x7f
  426888:	b.hi	42685c <ferror@plt+0x22fbc>  // b.pmore
  42688c:	mov	w14, w11
  426890:	lsl	x16, x13, x14
  426894:	orr	x19, x16, x19
  426898:	lsr	x14, x19, x14
  42689c:	orr	w15, w9, #0x2
  4268a0:	cmp	x14, x13
  4268a4:	csel	w9, w9, w15, eq  // eq = none
  4268a8:	add	w11, w11, #0x7
  4268ac:	add	x8, x8, #0x1
  4268b0:	tbnz	w12, #7, 426870 <ferror@plt+0x22fd0>
  4268b4:	and	w9, w9, #0xfffffffe
  4268b8:	tbz	w12, #6, 4268d0 <ferror@plt+0x23030>
  4268bc:	cmp	w11, #0x40
  4268c0:	b.cs	4268d0 <ferror@plt+0x23030>  // b.hs, b.nlast
  4268c4:	mov	x12, #0xffffffffffffffff    	// #-1
  4268c8:	lsl	x11, x12, x11
  4268cc:	orr	x19, x11, x19
  4268d0:	add	x8, x10, w8, uxtw
  4268d4:	str	w23, [sp, #4]
  4268d8:	stur	x8, [x29, #-40]
  4268dc:	tbnz	w9, #0, 4268f0 <ferror@plt+0x23050>
  4268e0:	tbz	w9, #1, 426908 <ferror@plt+0x23068>
  4268e4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4268e8:	add	x1, x1, #0xda
  4268ec:	b	4268f8 <ferror@plt+0x23058>
  4268f0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4268f4:	add	x1, x1, #0xc9
  4268f8:	mov	w2, #0x5                   	// #5
  4268fc:	mov	x0, xzr
  426900:	bl	403700 <dcgettext@plt>
  426904:	bl	4400a0 <error@@Base>
  426908:	adrp	x27, 46b000 <_bfd_std_section+0x2118>
  42690c:	add	x27, x27, #0x530
  426910:	ldrsw	x8, [x27]
  426914:	cmp	w26, #0xa0
  426918:	csel	x26, x21, x20, eq  // eq = none
  42691c:	adrp	x21, 44b000 <warn@@Base+0xae9c>
  426920:	adrp	x20, 44f000 <warn@@Base+0xee9c>
  426924:	add	x23, x27, #0x330
  426928:	add	w9, w8, #0x1
  42692c:	add	x21, x21, #0x92
  426930:	add	x20, x20, #0x248
  426934:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  426938:	add	x28, x23, x8, lsl #6
  42693c:	and	w8, w9, #0xf
  426940:	add	x3, x3, #0xfcb
  426944:	sub	x0, x29, #0x20
  426948:	mov	x1, x21
  42694c:	mov	x2, x20
  426950:	str	w8, [x27]
  426954:	bl	4030a0 <sprintf@plt>
  426958:	sub	x2, x29, #0x20
  42695c:	mov	w1, #0x40                  	// #64
  426960:	mov	x0, x28
  426964:	mov	x3, x25
  426968:	bl	403160 <snprintf@plt>
  42696c:	ldrsw	x8, [x27]
  426970:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  426974:	add	x3, x3, #0xb34
  426978:	sub	x0, x29, #0x20
  42697c:	add	w9, w8, #0x1
  426980:	add	x25, x23, x8, lsl #6
  426984:	and	w8, w9, #0xf
  426988:	mov	x1, x21
  42698c:	mov	x2, x20
  426990:	str	w8, [x27]
  426994:	bl	4030a0 <sprintf@plt>
  426998:	sub	x2, x29, #0x20
  42699c:	mov	w1, #0x40                  	// #64
  4269a0:	mov	x0, x25
  4269a4:	mov	x3, x19
  4269a8:	bl	403160 <snprintf@plt>
  4269ac:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4269b0:	add	x0, x0, #0x463
  4269b4:	mov	x1, x26
  4269b8:	mov	x2, x28
  4269bc:	mov	x3, x25
  4269c0:	bl	4037a0 <printf@plt>
  4269c4:	ldp	w23, w21, [sp, #4]
  4269c8:	adrp	x27, 447000 <warn@@Base+0x6e9c>
  4269cc:	add	x27, x27, #0x332
  4269d0:	b	42518c <ferror@plt+0x218ec>
  4269d4:	mov	x1, xzr
  4269d8:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4269dc:	add	x8, x25, #0x2
  4269e0:	add	x0, x0, #0x19
  4269e4:	stur	x8, [x29, #-40]
  4269e8:	bl	4037a0 <printf@plt>
  4269ec:	b	42518c <ferror@plt+0x218ec>
  4269f0:	mov	x1, xzr
  4269f4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  4269f8:	add	x8, x25, #0x3
  4269fc:	add	x0, x0, #0x3f
  426a00:	stur	x8, [x29, #-40]
  426a04:	bl	4037a0 <printf@plt>
  426a08:	b	42518c <ferror@plt+0x218ec>
  426a0c:	mov	x1, xzr
  426a10:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  426a14:	add	x8, x25, #0x5
  426a18:	add	x0, x0, #0x65
  426a1c:	stur	x8, [x29, #-40]
  426a20:	bl	4037a0 <printf@plt>
  426a24:	b	42518c <ferror@plt+0x218ec>
  426a28:	mov	x1, xzr
  426a2c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  426a30:	add	x19, x25, #0x5
  426a34:	add	x0, x0, #0x8c
  426a38:	stur	x19, [x29, #-40]
  426a3c:	bl	4037a0 <printf@plt>
  426a40:	add	x8, x25, #0x9
  426a44:	cmp	x8, x24
  426a48:	b.cs	426a54 <ferror@plt+0x231b4>  // b.hs, b.nlast
  426a4c:	mov	w1, #0x4                   	// #4
  426a50:	b	426a64 <ferror@plt+0x231c4>
  426a54:	cmp	x19, x24
  426a58:	b.cs	426b94 <ferror@plt+0x232f4>  // b.hs, b.nlast
  426a5c:	subs	w1, w24, w19
  426a60:	b.eq	426b94 <ferror@plt+0x232f4>  // b.none
  426a64:	mov	x0, x19
  426a68:	bl	4405a4 <warn@@Base+0x440>
  426a6c:	mov	x1, x0
  426a70:	b	426b98 <ferror@plt+0x232f8>
  426a74:	mov	x1, xzr
  426a78:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  426a7c:	add	x8, x25, #0x3
  426a80:	add	x0, x0, #0x1b9
  426a84:	stur	x8, [x29, #-40]
  426a88:	bl	4037a0 <printf@plt>
  426a8c:	b	42518c <ferror@plt+0x218ec>
  426a90:	mov	x1, xzr
  426a94:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  426a98:	add	x8, x25, #0x3
  426a9c:	add	x0, x0, #0x1fe
  426aa0:	stur	x8, [x29, #-40]
  426aa4:	bl	4037a0 <printf@plt>
  426aa8:	b	42518c <ferror@plt+0x218ec>
  426aac:	mov	x0, xzr
  426ab0:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  426ab4:	add	x8, x8, #0x4f8
  426ab8:	ldrsw	x9, [x8, #56]
  426abc:	ldr	x11, [sp, #48]
  426ac0:	add	x10, x25, #0x3
  426ac4:	stur	x10, [x29, #-40]
  426ac8:	add	w10, w9, #0x1
  426acc:	add	x9, x8, x9, lsl #6
  426ad0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  426ad4:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  426ad8:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  426adc:	add	x19, x0, x11
  426ae0:	add	x25, x9, #0x368
  426ae4:	and	w9, w10, #0xf
  426ae8:	add	x1, x1, #0x92
  426aec:	add	x2, x2, #0x248
  426af0:	add	x3, x3, #0xfcb
  426af4:	sub	x0, x29, #0x20
  426af8:	str	w9, [x8, #56]
  426afc:	bl	4030a0 <sprintf@plt>
  426b00:	sub	x2, x29, #0x20
  426b04:	mov	w1, #0x40                  	// #64
  426b08:	mov	x0, x25
  426b0c:	mov	x3, x19
  426b10:	bl	403160 <snprintf@plt>
  426b14:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  426b18:	add	x0, x0, #0x2de
  426b1c:	b	426c7c <ferror@plt+0x233dc>
  426b20:	mov	x0, xzr
  426b24:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  426b28:	add	x8, x8, #0x4f8
  426b2c:	ldrsw	x9, [x8, #56]
  426b30:	ldr	x11, [sp, #48]
  426b34:	add	x10, x25, #0x5
  426b38:	stur	x10, [x29, #-40]
  426b3c:	add	w10, w9, #0x1
  426b40:	add	x9, x8, x9, lsl #6
  426b44:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  426b48:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  426b4c:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  426b50:	add	x19, x0, x11
  426b54:	add	x25, x9, #0x368
  426b58:	and	w9, w10, #0xf
  426b5c:	add	x1, x1, #0x92
  426b60:	add	x2, x2, #0x248
  426b64:	add	x3, x3, #0xfcb
  426b68:	sub	x0, x29, #0x20
  426b6c:	str	w9, [x8, #56]
  426b70:	bl	4030a0 <sprintf@plt>
  426b74:	sub	x2, x29, #0x20
  426b78:	mov	w1, #0x40                  	// #64
  426b7c:	mov	x0, x25
  426b80:	mov	x3, x19
  426b84:	bl	403160 <snprintf@plt>
  426b88:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  426b8c:	add	x0, x0, #0x2f2
  426b90:	b	426c7c <ferror@plt+0x233dc>
  426b94:	mov	x1, xzr
  426b98:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  426b9c:	add	x8, x25, #0x9
  426ba0:	add	x0, x0, #0x1c4
  426ba4:	stur	x8, [x29, #-40]
  426ba8:	bl	4037a0 <printf@plt>
  426bac:	b	42518c <ferror@plt+0x218ec>
  426bb0:	mov	x20, x25
  426bb4:	stur	x25, [x29, #-40]
  426bb8:	b	42518c <ferror@plt+0x218ec>
  426bbc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426bc0:	ldr	x8, [x8, #648]
  426bc4:	mov	x0, x28
  426bc8:	mov	w1, w19
  426bcc:	blr	x8
  426bd0:	mov	x19, x0
  426bd4:	ldr	x8, [sp, #24]
  426bd8:	b	426c18 <ferror@plt+0x23378>
  426bdc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426be0:	ldr	x8, [x8, #648]
  426be4:	mov	x0, x28
  426be8:	mov	w1, w19
  426bec:	blr	x8
  426bf0:	mov	x19, x0
  426bf4:	ldr	x8, [sp, #24]
  426bf8:	b	426ca4 <ferror@plt+0x23404>
  426bfc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426c00:	ldr	x8, [x8, #648]
  426c04:	mov	x0, x28
  426c08:	mov	w1, w19
  426c0c:	blr	x8
  426c10:	ldr	x8, [sp, #32]
  426c14:	mov	x19, x0
  426c18:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  426c1c:	add	x9, x9, #0x4f8
  426c20:	ldrsw	x10, [x9, #56]
  426c24:	add	x8, x28, x8
  426c28:	stur	x8, [x29, #-40]
  426c2c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  426c30:	add	w8, w10, #0x1
  426c34:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  426c38:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  426c3c:	add	x10, x9, x10, lsl #6
  426c40:	and	w8, w8, #0xf
  426c44:	add	x1, x1, #0x92
  426c48:	add	x2, x2, #0x248
  426c4c:	add	x3, x3, #0xfcb
  426c50:	sub	x0, x29, #0x20
  426c54:	add	x25, x10, #0x368
  426c58:	str	w8, [x9, #56]
  426c5c:	bl	4030a0 <sprintf@plt>
  426c60:	sub	x2, x29, #0x20
  426c64:	mov	w1, #0x40                  	// #64
  426c68:	mov	x0, x25
  426c6c:	mov	x3, x19
  426c70:	bl	403160 <snprintf@plt>
  426c74:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  426c78:	add	x0, x0, #0x325
  426c7c:	mov	x1, x25
  426c80:	bl	4037a0 <printf@plt>
  426c84:	b	42518c <ferror@plt+0x218ec>
  426c88:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426c8c:	ldr	x8, [x8, #648]
  426c90:	mov	x0, x28
  426c94:	mov	w1, w19
  426c98:	blr	x8
  426c9c:	ldr	x8, [sp, #32]
  426ca0:	mov	x19, x0
  426ca4:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  426ca8:	add	x9, x9, #0x4f8
  426cac:	ldrsw	x10, [x9, #56]
  426cb0:	add	x8, x28, x8
  426cb4:	stur	x8, [x29, #-40]
  426cb8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  426cbc:	add	w8, w10, #0x1
  426cc0:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  426cc4:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  426cc8:	add	x10, x9, x10, lsl #6
  426ccc:	and	w8, w8, #0xf
  426cd0:	add	x1, x1, #0x92
  426cd4:	add	x2, x2, #0x248
  426cd8:	add	x3, x3, #0xfcb
  426cdc:	sub	x0, x29, #0x20
  426ce0:	add	x20, x10, #0x368
  426ce4:	str	w8, [x9, #56]
  426ce8:	bl	4030a0 <sprintf@plt>
  426cec:	sub	x2, x29, #0x20
  426cf0:	mov	w1, #0x40                  	// #64
  426cf4:	mov	x0, x20
  426cf8:	mov	x3, x19
  426cfc:	bl	403160 <snprintf@plt>
  426d00:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  426d04:	add	x0, x0, #0x607
  426d08:	mov	x1, x20
  426d0c:	bl	4037a0 <printf@plt>
  426d10:	b	42518c <ferror@plt+0x218ec>
  426d14:	mov	w23, wzr
  426d18:	b	426d4c <ferror@plt+0x234ac>
  426d1c:	cmp	w26, #0xe0
  426d20:	b.cc	426d30 <ferror@plt+0x23490>  // b.lo, b.ul, b.last
  426d24:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  426d28:	add	x1, x1, #0x6ae
  426d2c:	b	426d38 <ferror@plt+0x23498>
  426d30:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  426d34:	add	x1, x1, #0x6ce
  426d38:	mov	w2, #0x5                   	// #5
  426d3c:	mov	x0, xzr
  426d40:	bl	403700 <dcgettext@plt>
  426d44:	mov	w1, w26
  426d48:	bl	4037a0 <printf@plt>
  426d4c:	mov	w0, w23
  426d50:	ldp	x20, x19, [sp, #176]
  426d54:	ldp	x22, x21, [sp, #160]
  426d58:	ldp	x24, x23, [sp, #144]
  426d5c:	ldp	x26, x25, [sp, #128]
  426d60:	ldp	x28, x27, [sp, #112]
  426d64:	ldp	x29, x30, [sp, #96]
  426d68:	add	sp, sp, #0xc0
  426d6c:	ret
  426d70:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  426d74:	add	x1, x1, #0x41e
  426d78:	mov	w2, #0x5                   	// #5
  426d7c:	mov	x0, xzr
  426d80:	bl	403700 <dcgettext@plt>
  426d84:	cmp	w26, #0xa0
  426d88:	csel	x1, x21, x20, eq  // eq = none
  426d8c:	bl	4037a0 <printf@plt>
  426d90:	b	426d4c <ferror@plt+0x234ac>
  426d94:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  426d98:	add	x1, x1, #0x5de
  426d9c:	b	426da8 <ferror@plt+0x23508>
  426da0:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  426da4:	add	x1, x1, #0x306
  426da8:	mov	w2, #0x5                   	// #5
  426dac:	mov	x0, xzr
  426db0:	bl	403700 <dcgettext@plt>
  426db4:	bl	4037a0 <printf@plt>
  426db8:	b	426d4c <ferror@plt+0x234ac>
  426dbc:	stp	x29, x30, [sp, #-80]!
  426dc0:	stp	x22, x21, [sp, #48]
  426dc4:	mov	w22, w1
  426dc8:	and	x8, x22, #0x7
  426dcc:	adrp	x9, 449000 <warn@@Base+0x8e9c>
  426dd0:	add	x9, x9, #0x420
  426dd4:	adrp	x10, 46c000 <_bfd_std_section+0x3118>
  426dd8:	sub	x8, x8, #0x2
  426ddc:	add	x10, x10, #0x24c
  426de0:	add	x9, x9, x8, lsl #2
  426de4:	cmp	w8, #0x3
  426de8:	stp	x24, x23, [sp, #32]
  426dec:	stp	x20, x19, [sp, #64]
  426df0:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  426df4:	ldr	x21, [x0]
  426df8:	ldr	w24, [x8]
  426dfc:	str	x25, [sp, #16]
  426e00:	mov	x20, x3
  426e04:	mov	x19, x0
  426e08:	add	x25, x21, x24
  426e0c:	cmp	x25, x3
  426e10:	mov	x29, sp
  426e14:	b.cs	426e40 <ferror@plt+0x235a0>  // b.hs, b.nlast
  426e18:	cmp	w24, #0x9
  426e1c:	b.cc	426e78 <ferror@plt+0x235d8>  // b.lo, b.ul, b.last
  426e20:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  426e24:	add	x1, x1, #0x720
  426e28:	mov	w2, #0x5                   	// #5
  426e2c:	mov	x0, xzr
  426e30:	bl	403700 <dcgettext@plt>
  426e34:	mov	w1, w24
  426e38:	bl	440164 <warn@@Base>
  426e3c:	b	426e58 <ferror@plt+0x235b8>
  426e40:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  426e44:	add	x1, x1, #0x6f5
  426e48:	mov	w2, #0x5                   	// #5
  426e4c:	mov	x0, xzr
  426e50:	bl	403700 <dcgettext@plt>
  426e54:	bl	440164 <warn@@Base>
  426e58:	mov	x0, xzr
  426e5c:	str	x20, [x19]
  426e60:	ldp	x20, x19, [sp, #64]
  426e64:	ldp	x22, x21, [sp, #48]
  426e68:	ldp	x24, x23, [sp, #32]
  426e6c:	ldr	x25, [sp, #16]
  426e70:	ldp	x29, x30, [sp], #80
  426e74:	ret
  426e78:	cbz	w24, 426ea8 <ferror@plt+0x23608>
  426e7c:	mov	x23, x2
  426e80:	tbnz	w22, #3, 426eb4 <ferror@plt+0x23614>
  426e84:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426e88:	ldr	x8, [x8, #648]
  426e8c:	mov	x0, x21
  426e90:	mov	w1, w24
  426e94:	blr	x8
  426e98:	and	w8, w22, #0x70
  426e9c:	cmp	w8, #0x10
  426ea0:	b.eq	426ecc <ferror@plt+0x2362c>  // b.none
  426ea4:	b	426edc <ferror@plt+0x2363c>
  426ea8:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  426eac:	add	x1, x1, #0x749
  426eb0:	b	426e48 <ferror@plt+0x235a8>
  426eb4:	mov	x0, x21
  426eb8:	mov	w1, w24
  426ebc:	bl	4405a4 <warn@@Base+0x440>
  426ec0:	and	w8, w22, #0x70
  426ec4:	cmp	w8, #0x10
  426ec8:	b.ne	426edc <ferror@plt+0x2363c>  // b.any
  426ecc:	ldp	x9, x8, [x23, #32]
  426ed0:	add	x10, x0, x21
  426ed4:	add	x8, x10, x8
  426ed8:	sub	x0, x8, x9
  426edc:	mov	x20, x25
  426ee0:	b	426e5c <ferror@plt+0x235bc>
  426ee4:	stp	x29, x30, [sp, #-48]!
  426ee8:	stp	x20, x19, [sp, #32]
  426eec:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  426ef0:	ldr	w8, [x20, #1296]
  426ef4:	stp	x22, x21, [sp, #16]
  426ef8:	mov	x29, sp
  426efc:	cmn	w8, #0x1
  426f00:	b.eq	426f5c <ferror@plt+0x236bc>  // b.none
  426f04:	cbnz	w8, 427110 <ferror@plt+0x23870>
  426f08:	adrp	x21, 468000 <_sch_istable+0x1c50>
  426f0c:	ldr	w8, [x21, #3776]
  426f10:	mov	x19, x0
  426f14:	cmn	w8, #0x1
  426f18:	b.ne	426ffc <ferror@plt+0x2375c>  // b.any
  426f1c:	mov	w8, #0x1                   	// #1
  426f20:	mov	w0, #0x26                  	// #38
  426f24:	mov	x1, x19
  426f28:	str	w8, [x21, #3776]
  426f2c:	bl	4039f8 <ferror@plt+0x158>
  426f30:	cbz	w0, 426f64 <ferror@plt+0x236c4>
  426f34:	adrp	x8, 468000 <_sch_istable+0x1c50>
  426f38:	ldr	x9, [x8, #3240]
  426f3c:	cbz	x9, 427148 <ferror@plt+0x238a8>
  426f40:	adrp	x0, 468000 <_sch_istable+0x1c50>
  426f44:	add	x0, x0, #0xc90
  426f48:	mov	w1, wzr
  426f4c:	bl	41f038 <ferror@plt+0x1b798>
  426f50:	cbnz	w0, 426f94 <ferror@plt+0x236f4>
  426f54:	str	wzr, [x21, #3776]
  426f58:	b	426f94 <ferror@plt+0x236f4>
  426f5c:	mov	w8, wzr
  426f60:	b	427110 <ferror@plt+0x23870>
  426f64:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426f68:	ldr	w8, [x8, #572]
  426f6c:	cbz	w8, 426f94 <ferror@plt+0x236f4>
  426f70:	adrp	x8, 469000 <_bfd_std_section+0x118>
  426f74:	ldr	x22, [x8, #1248]
  426f78:	cbz	x22, 426f94 <ferror@plt+0x236f4>
  426f7c:	ldr	x1, [x22]
  426f80:	mov	w0, #0x26                  	// #38
  426f84:	bl	4039f8 <ferror@plt+0x158>
  426f88:	cbnz	w0, 4271c8 <ferror@plt+0x23928>
  426f8c:	ldr	x22, [x22, #16]
  426f90:	cbnz	x22, 426f7c <ferror@plt+0x236dc>
  426f94:	mov	w0, #0x27                  	// #39
  426f98:	mov	x1, x19
  426f9c:	bl	4039f8 <ferror@plt+0x158>
  426fa0:	cbz	w0, 426fcc <ferror@plt+0x2372c>
  426fa4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  426fa8:	ldr	x9, [x8, #3352]
  426fac:	cbz	x9, 42716c <ferror@plt+0x238cc>
  426fb0:	adrp	x0, 468000 <_sch_istable+0x1c50>
  426fb4:	add	x0, x0, #0xd00
  426fb8:	mov	w1, wzr
  426fbc:	bl	41f038 <ferror@plt+0x1b798>
  426fc0:	cbnz	w0, 426ffc <ferror@plt+0x2375c>
  426fc4:	str	wzr, [x21, #3776]
  426fc8:	b	426ffc <ferror@plt+0x2375c>
  426fcc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  426fd0:	ldr	w8, [x8, #572]
  426fd4:	cbz	w8, 426ffc <ferror@plt+0x2375c>
  426fd8:	adrp	x8, 469000 <_bfd_std_section+0x118>
  426fdc:	ldr	x22, [x8, #1248]
  426fe0:	cbz	x22, 426ffc <ferror@plt+0x2375c>
  426fe4:	ldr	x1, [x22]
  426fe8:	mov	w0, #0x27                  	// #39
  426fec:	bl	4039f8 <ferror@plt+0x158>
  426ff0:	cbnz	w0, 4271d8 <ferror@plt+0x23938>
  426ff4:	ldr	x22, [x22, #16]
  426ff8:	cbnz	x22, 426fe4 <ferror@plt+0x23744>
  426ffc:	mov	w0, #0x3                   	// #3
  427000:	mov	x1, x19
  427004:	bl	4039f8 <ferror@plt+0x158>
  427008:	cbz	w0, 42703c <ferror@plt+0x2379c>
  42700c:	adrp	x8, 467000 <memcpy@GLIBC_2.17>
  427010:	ldr	x9, [x8, #3416]
  427014:	cbz	x9, 4270b0 <ferror@plt+0x23810>
  427018:	adrp	x0, 467000 <memcpy@GLIBC_2.17>
  42701c:	add	x0, x0, #0xd40
  427020:	mov	w3, #0x1                   	// #1
  427024:	mov	x1, x19
  427028:	mov	w2, wzr
  42702c:	mov	w4, wzr
  427030:	bl	40c568 <ferror@plt+0x8cc8>
  427034:	cbnz	w0, 4270a8 <ferror@plt+0x23808>
  427038:	b	42706c <ferror@plt+0x237cc>
  42703c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  427040:	ldr	w8, [x8, #572]
  427044:	cbz	w8, 42706c <ferror@plt+0x237cc>
  427048:	adrp	x8, 469000 <_bfd_std_section+0x118>
  42704c:	ldr	x21, [x8, #1248]
  427050:	cbz	x21, 42706c <ferror@plt+0x237cc>
  427054:	ldr	x1, [x21]
  427058:	mov	w0, #0x3                   	// #3
  42705c:	bl	4039f8 <ferror@plt+0x158>
  427060:	cbnz	w0, 427190 <ferror@plt+0x238f0>
  427064:	ldr	x21, [x21, #16]
  427068:	cbnz	x21, 427054 <ferror@plt+0x237b4>
  42706c:	mov	w0, #0x1b                  	// #27
  427070:	mov	x1, x19
  427074:	bl	4039f8 <ferror@plt+0x158>
  427078:	cbz	w0, 4270d4 <ferror@plt+0x23834>
  42707c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  427080:	ldr	x9, [x8, #2008]
  427084:	cbz	x9, 427124 <ferror@plt+0x23884>
  427088:	adrp	x0, 468000 <_sch_istable+0x1c50>
  42708c:	add	x0, x0, #0x7c0
  427090:	mov	w2, #0x1c                  	// #28
  427094:	mov	w3, #0x1                   	// #1
  427098:	mov	x1, x19
  42709c:	mov	w4, wzr
  4270a0:	bl	40c568 <ferror@plt+0x8cc8>
  4270a4:	cbz	w0, 427104 <ferror@plt+0x23864>
  4270a8:	ldr	w8, [x20, #1296]
  4270ac:	b	427110 <ferror@plt+0x23870>
  4270b0:	adrp	x9, 469000 <_bfd_std_section+0x118>
  4270b4:	ldr	x9, [x9, #1248]
  4270b8:	cbz	x9, 427018 <ferror@plt+0x23778>
  4270bc:	ldr	x10, [x9]
  4270c0:	cmp	x10, x19
  4270c4:	b.eq	4271a0 <ferror@plt+0x23900>  // b.none
  4270c8:	ldr	x9, [x9, #16]
  4270cc:	cbnz	x9, 4270bc <ferror@plt+0x2381c>
  4270d0:	b	427018 <ferror@plt+0x23778>
  4270d4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4270d8:	ldr	w8, [x8, #572]
  4270dc:	cbz	w8, 427104 <ferror@plt+0x23864>
  4270e0:	adrp	x8, 469000 <_bfd_std_section+0x118>
  4270e4:	ldr	x21, [x8, #1248]
  4270e8:	cbz	x21, 427104 <ferror@plt+0x23864>
  4270ec:	ldr	x1, [x21]
  4270f0:	mov	w0, #0x1b                  	// #27
  4270f4:	bl	4039f8 <ferror@plt+0x158>
  4270f8:	cbnz	w0, 4271ac <ferror@plt+0x2390c>
  4270fc:	ldr	x21, [x21, #16]
  427100:	cbnz	x21, 4270ec <ferror@plt+0x2384c>
  427104:	mov	w8, wzr
  427108:	mov	w9, #0xffffffff            	// #-1
  42710c:	str	w9, [x20, #1296]
  427110:	ldp	x20, x19, [sp, #32]
  427114:	ldp	x22, x21, [sp, #16]
  427118:	mov	w0, w8
  42711c:	ldp	x29, x30, [sp], #48
  427120:	ret
  427124:	adrp	x9, 469000 <_bfd_std_section+0x118>
  427128:	ldr	x9, [x9, #1248]
  42712c:	cbz	x9, 427088 <ferror@plt+0x237e8>
  427130:	ldr	x10, [x9]
  427134:	cmp	x10, x19
  427138:	b.eq	4271bc <ferror@plt+0x2391c>  // b.none
  42713c:	ldr	x9, [x9, #16]
  427140:	cbnz	x9, 427130 <ferror@plt+0x23890>
  427144:	b	427088 <ferror@plt+0x237e8>
  427148:	adrp	x9, 469000 <_bfd_std_section+0x118>
  42714c:	ldr	x9, [x9, #1248]
  427150:	cbz	x9, 426f40 <ferror@plt+0x236a0>
  427154:	ldr	x10, [x9]
  427158:	cmp	x10, x19
  42715c:	b.eq	4271e8 <ferror@plt+0x23948>  // b.none
  427160:	ldr	x9, [x9, #16]
  427164:	cbnz	x9, 427154 <ferror@plt+0x238b4>
  427168:	b	426f40 <ferror@plt+0x236a0>
  42716c:	adrp	x9, 469000 <_bfd_std_section+0x118>
  427170:	ldr	x9, [x9, #1248]
  427174:	cbz	x9, 426fb0 <ferror@plt+0x23710>
  427178:	ldr	x10, [x9]
  42717c:	cmp	x10, x19
  427180:	b.eq	4271f4 <ferror@plt+0x23954>  // b.none
  427184:	ldr	x9, [x9, #16]
  427188:	cbnz	x9, 427178 <ferror@plt+0x238d8>
  42718c:	b	426fb0 <ferror@plt+0x23710>
  427190:	ldr	x8, [x21, #8]
  427194:	adrp	x9, 467000 <memcpy@GLIBC_2.17>
  427198:	str	x8, [x9, #3416]
  42719c:	b	427018 <ferror@plt+0x23778>
  4271a0:	ldr	x9, [x9, #8]
  4271a4:	str	x9, [x8, #3416]
  4271a8:	b	427018 <ferror@plt+0x23778>
  4271ac:	ldr	x8, [x21, #8]
  4271b0:	adrp	x9, 468000 <_sch_istable+0x1c50>
  4271b4:	str	x8, [x9, #2008]
  4271b8:	b	427088 <ferror@plt+0x237e8>
  4271bc:	ldr	x9, [x9, #8]
  4271c0:	str	x9, [x8, #2008]
  4271c4:	b	427088 <ferror@plt+0x237e8>
  4271c8:	ldr	x8, [x22, #8]
  4271cc:	adrp	x9, 468000 <_sch_istable+0x1c50>
  4271d0:	str	x8, [x9, #3240]
  4271d4:	b	426f40 <ferror@plt+0x236a0>
  4271d8:	ldr	x8, [x22, #8]
  4271dc:	adrp	x9, 468000 <_sch_istable+0x1c50>
  4271e0:	str	x8, [x9, #3352]
  4271e4:	b	426fb0 <ferror@plt+0x23710>
  4271e8:	ldr	x9, [x9, #8]
  4271ec:	str	x9, [x8, #3240]
  4271f0:	b	426f40 <ferror@plt+0x236a0>
  4271f4:	ldr	x9, [x9, #8]
  4271f8:	str	x9, [x8, #3352]
  4271fc:	b	426fb0 <ferror@plt+0x23710>
  427200:	sub	sp, sp, #0x80
  427204:	stp	x20, x19, [sp, #112]
  427208:	mov	x20, x1
  42720c:	cmp	x0, x1
  427210:	stp	x29, x30, [sp, #32]
  427214:	stp	x28, x27, [sp, #48]
  427218:	stp	x26, x25, [sp, #64]
  42721c:	stp	x24, x23, [sp, #80]
  427220:	stp	x22, x21, [sp, #96]
  427224:	add	x29, sp, #0x20
  427228:	str	xzr, [x2]
  42722c:	b.cs	427344 <ferror@plt+0x23aa4>  // b.hs, b.nlast
  427230:	mov	x25, x0
  427234:	mov	w0, #0x60                  	// #96
  427238:	mov	x21, x5
  42723c:	mov	x22, x4
  427240:	mov	x23, x3
  427244:	mov	x24, x2
  427248:	bl	403290 <xmalloc@plt>
  42724c:	movi	v0.2d, #0x0
  427250:	mov	x19, x0
  427254:	stp	q0, q0, [x0]
  427258:	stp	q0, q0, [x0, #32]
  42725c:	stp	q0, q0, [x0, #64]
  427260:	mov	w0, #0x2                   	// #2
  427264:	bl	403290 <xmalloc@plt>
  427268:	str	x0, [x19, #24]
  42726c:	mov	w0, #0x4                   	// #4
  427270:	bl	403290 <xmalloc@plt>
  427274:	str	x0, [x19, #32]
  427278:	ldrb	w27, [x25], #1
  42727c:	mov	x26, x25
  427280:	str	x25, [x19, #40]
  427284:	cmp	x26, x20
  427288:	b.cs	427314 <ferror@plt+0x23a74>  // b.hs, b.nlast
  42728c:	ldrb	w8, [x26], #1
  427290:	cbnz	w8, 427284 <ferror@plt+0x239e4>
  427294:	cmp	x20, x26
  427298:	b.eq	427314 <ferror@plt+0x23a74>  // b.none
  42729c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4272a0:	add	x1, x1, #0x173
  4272a4:	mov	x0, x25
  4272a8:	bl	4034a0 <strcmp@plt>
  4272ac:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4272b0:	ldr	w8, [x8, #588]
  4272b4:	cmp	w0, #0x0
  4272b8:	add	x9, x26, x8
  4272bc:	csel	x25, x9, x26, eq  // eq = none
  4272c0:	cmp	w27, #0x4
  4272c4:	b.cc	427368 <ferror@plt+0x23ac8>  // b.lo, b.ul, b.last
  4272c8:	add	x26, x25, #0x1
  4272cc:	cmp	x26, x20
  4272d0:	b.cs	4275a4 <ferror@plt+0x23d04>  // b.hs, b.nlast
  4272d4:	mov	w1, #0x1                   	// #1
  4272d8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4272dc:	ldr	x8, [x8, #648]
  4272e0:	mov	x0, x25
  4272e4:	blr	x8
  4272e8:	sub	w8, w0, #0x1
  4272ec:	mov	x28, x19
  4272f0:	and	w8, w8, #0xff
  4272f4:	cmp	w8, #0x8
  4272f8:	strb	w0, [x28, #94]!
  4272fc:	b.cs	4275c4 <ferror@plt+0x23d24>  // b.hs, b.nlast
  427300:	add	x25, x25, #0x2
  427304:	cmp	x25, x20
  427308:	b.cs	427860 <ferror@plt+0x23fc0>  // b.hs, b.nlast
  42730c:	mov	w1, #0x1                   	// #1
  427310:	b	427888 <ferror@plt+0x23fe8>
  427314:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  427318:	add	x1, x1, #0x255
  42731c:	mov	w2, #0x5                   	// #5
  427320:	mov	x0, xzr
  427324:	bl	403700 <dcgettext@plt>
  427328:	bl	440164 <warn@@Base>
  42732c:	ldr	x0, [x19, #32]
  427330:	bl	403510 <free@plt>
  427334:	ldr	x0, [x19, #24]
  427338:	bl	403510 <free@plt>
  42733c:	mov	x0, x19
  427340:	bl	403510 <free@plt>
  427344:	mov	x0, x20
  427348:	ldp	x20, x19, [sp, #112]
  42734c:	ldp	x22, x21, [sp, #96]
  427350:	ldp	x24, x23, [sp, #80]
  427354:	ldp	x26, x25, [sp, #64]
  427358:	ldp	x28, x27, [sp, #48]
  42735c:	ldp	x29, x30, [sp, #32]
  427360:	add	sp, sp, #0x80
  427364:	ret
  427368:	strb	w8, [x19, #94]
  42736c:	strb	wzr, [x19, #95]
  427370:	mov	x28, xzr
  427374:	mov	x8, xzr
  427378:	mov	w10, wzr
  42737c:	mov	w9, #0x1                   	// #1
  427380:	b	427398 <ferror@plt+0x23af8>
  427384:	orr	w13, w9, #0x2
  427388:	cmp	w12, #0x0
  42738c:	csel	w9, w9, w13, eq  // eq = none
  427390:	add	x28, x28, #0x1
  427394:	tbz	w11, #7, 4273dc <ferror@plt+0x23b3c>
  427398:	add	x11, x25, x28
  42739c:	cmp	x11, x20
  4273a0:	b.cs	4273e0 <ferror@plt+0x23b40>  // b.hs, b.nlast
  4273a4:	ldrb	w11, [x11]
  4273a8:	cmp	w10, #0x3f
  4273ac:	and	x12, x11, #0x7f
  4273b0:	b.hi	427384 <ferror@plt+0x23ae4>  // b.pmore
  4273b4:	mov	w13, w10
  4273b8:	lsl	x15, x12, x13
  4273bc:	orr	x8, x15, x8
  4273c0:	lsr	x13, x8, x13
  4273c4:	orr	w14, w9, #0x2
  4273c8:	cmp	x13, x12
  4273cc:	csel	w9, w9, w14, eq  // eq = none
  4273d0:	add	w10, w10, #0x7
  4273d4:	add	x28, x28, #0x1
  4273d8:	tbnz	w11, #7, 427398 <ferror@plt+0x23af8>
  4273dc:	and	w9, w9, #0xfffffffe
  4273e0:	lsr	x11, x8, #32
  4273e4:	orr	w10, w9, #0x2
  4273e8:	cmp	x11, #0x0
  4273ec:	csel	w9, w10, w9, ne  // ne = any
  4273f0:	str	w8, [x19, #48]
  4273f4:	tbnz	w9, #0, 427408 <ferror@plt+0x23b68>
  4273f8:	tbz	w9, #1, 427420 <ferror@plt+0x23b80>
  4273fc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  427400:	add	x1, x1, #0xda
  427404:	b	427410 <ferror@plt+0x23b70>
  427408:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42740c:	add	x1, x1, #0xc9
  427410:	mov	w2, #0x5                   	// #5
  427414:	mov	x0, xzr
  427418:	bl	403700 <dcgettext@plt>
  42741c:	bl	4400a0 <error@@Base>
  427420:	mov	x26, xzr
  427424:	mov	x8, xzr
  427428:	mov	w10, wzr
  42742c:	add	x25, x25, w28, uxtw
  427430:	mov	w9, #0x1                   	// #1
  427434:	b	42744c <ferror@plt+0x23bac>
  427438:	orr	w13, w9, #0x2
  42743c:	cmp	w12, #0x0
  427440:	csel	w9, w9, w13, eq  // eq = none
  427444:	add	x26, x26, #0x1
  427448:	tbz	w11, #7, 427490 <ferror@plt+0x23bf0>
  42744c:	add	x11, x25, x26
  427450:	cmp	x11, x20
  427454:	b.cs	4274ac <ferror@plt+0x23c0c>  // b.hs, b.nlast
  427458:	ldrb	w11, [x11]
  42745c:	cmp	w10, #0x3f
  427460:	and	x12, x11, #0x7f
  427464:	b.hi	427438 <ferror@plt+0x23b98>  // b.pmore
  427468:	mov	w13, w10
  42746c:	lsl	x15, x12, x13
  427470:	orr	x8, x15, x8
  427474:	lsr	x13, x8, x13
  427478:	orr	w14, w9, #0x2
  42747c:	cmp	x13, x12
  427480:	csel	w9, w9, w14, eq  // eq = none
  427484:	add	w10, w10, #0x7
  427488:	add	x26, x26, #0x1
  42748c:	tbnz	w11, #7, 42744c <ferror@plt+0x23bac>
  427490:	and	w9, w9, #0xfffffffe
  427494:	tbz	w11, #6, 4274ac <ferror@plt+0x23c0c>
  427498:	cmp	w10, #0x40
  42749c:	b.cs	4274ac <ferror@plt+0x23c0c>  // b.hs, b.nlast
  4274a0:	mov	x11, #0xffffffffffffffff    	// #-1
  4274a4:	lsl	x10, x11, x10
  4274a8:	orr	x8, x10, x8
  4274ac:	orr	w10, w9, #0x2
  4274b0:	cmp	x8, w8, sxtw
  4274b4:	csel	w9, w10, w9, ne  // ne = any
  4274b8:	str	w8, [x19, #52]
  4274bc:	tbnz	w9, #0, 4274d0 <ferror@plt+0x23c30>
  4274c0:	tbz	w9, #1, 4274e8 <ferror@plt+0x23c48>
  4274c4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4274c8:	add	x1, x1, #0xda
  4274cc:	b	4274d8 <ferror@plt+0x23c38>
  4274d0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4274d4:	add	x1, x1, #0xc9
  4274d8:	mov	w2, #0x5                   	// #5
  4274dc:	mov	x0, xzr
  4274e0:	bl	403700 <dcgettext@plt>
  4274e4:	bl	4400a0 <error@@Base>
  4274e8:	cmp	w27, #0x1
  4274ec:	add	x0, x25, w26, uxtw
  4274f0:	b.ne	427508 <ferror@plt+0x23c68>  // b.any
  4274f4:	add	x26, x0, #0x1
  4274f8:	cmp	x26, x20
  4274fc:	b.cs	4275e4 <ferror@plt+0x23d44>  // b.hs, b.nlast
  427500:	mov	w1, #0x1                   	// #1
  427504:	b	427614 <ferror@plt+0x23d74>
  427508:	mov	x10, xzr
  42750c:	mov	x8, xzr
  427510:	mov	w11, wzr
  427514:	mov	w9, #0x1                   	// #1
  427518:	b	427530 <ferror@plt+0x23c90>
  42751c:	orr	w14, w9, #0x2
  427520:	cmp	w13, #0x0
  427524:	csel	w9, w9, w14, eq  // eq = none
  427528:	add	x10, x10, #0x1
  42752c:	tbz	w12, #7, 427574 <ferror@plt+0x23cd4>
  427530:	add	x12, x0, x10
  427534:	cmp	x12, x20
  427538:	b.cs	427578 <ferror@plt+0x23cd8>  // b.hs, b.nlast
  42753c:	ldrb	w12, [x12]
  427540:	cmp	w11, #0x3f
  427544:	and	x13, x12, #0x7f
  427548:	b.hi	42751c <ferror@plt+0x23c7c>  // b.pmore
  42754c:	mov	w14, w11
  427550:	lsl	x16, x13, x14
  427554:	orr	x8, x16, x8
  427558:	lsr	x14, x8, x14
  42755c:	orr	w15, w9, #0x2
  427560:	cmp	x14, x13
  427564:	csel	w9, w9, w15, eq  // eq = none
  427568:	add	w11, w11, #0x7
  42756c:	add	x10, x10, #0x1
  427570:	tbnz	w12, #7, 427530 <ferror@plt+0x23c90>
  427574:	and	w9, w9, #0xfffffffe
  427578:	lsr	x11, x8, #32
  42757c:	add	x26, x0, w10, uxtw
  427580:	orr	w10, w9, #0x2
  427584:	cmp	x11, #0x0
  427588:	csel	w9, w10, w9, ne  // ne = any
  42758c:	str	w8, [x19, #88]
  427590:	tbnz	w9, #0, 4276bc <ferror@plt+0x23e1c>
  427594:	tbz	w9, #1, 427624 <ferror@plt+0x23d84>
  427598:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42759c:	add	x1, x1, #0xda
  4275a0:	b	4276c4 <ferror@plt+0x23e24>
  4275a4:	cmp	x25, x20
  4275a8:	b.cs	4275bc <ferror@plt+0x23d1c>  // b.hs, b.nlast
  4275ac:	sub	w1, w20, w25
  4275b0:	sub	w8, w1, #0x1
  4275b4:	cmp	w8, #0x8
  4275b8:	b.cc	4272d8 <ferror@plt+0x23a38>  // b.lo, b.ul, b.last
  4275bc:	mov	x28, x19
  4275c0:	strb	wzr, [x28, #94]!
  4275c4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4275c8:	add	x1, x1, #0x27a
  4275cc:	mov	w2, #0x5                   	// #5
  4275d0:	mov	x0, xzr
  4275d4:	bl	403700 <dcgettext@plt>
  4275d8:	ldrb	w1, [x28]
  4275dc:	bl	440164 <warn@@Base>
  4275e0:	b	42732c <ferror@plt+0x23a8c>
  4275e4:	cmp	x0, x20
  4275e8:	b.cs	4275fc <ferror@plt+0x23d5c>  // b.hs, b.nlast
  4275ec:	sub	w1, w20, w0
  4275f0:	sub	w8, w1, #0x1
  4275f4:	cmp	w8, #0x8
  4275f8:	b.cc	427614 <ferror@plt+0x23d74>  // b.lo, b.ul, b.last
  4275fc:	str	wzr, [x19, #88]
  427600:	ldr	x8, [x19, #40]
  427604:	ldrb	w8, [x8]
  427608:	cmp	w8, #0x7a
  42760c:	b.eq	427634 <ferror@plt+0x23d94>  // b.none
  427610:	b	4276e4 <ferror@plt+0x23e44>
  427614:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  427618:	ldr	x8, [x8, #648]
  42761c:	blr	x8
  427620:	str	w0, [x19, #88]
  427624:	ldr	x8, [x19, #40]
  427628:	ldrb	w8, [x8]
  42762c:	cmp	w8, #0x7a
  427630:	b.ne	4276e4 <ferror@plt+0x23e44>  // b.any
  427634:	mov	x9, xzr
  427638:	mov	x25, xzr
  42763c:	mov	w10, wzr
  427640:	mov	w8, #0x1                   	// #1
  427644:	b	42765c <ferror@plt+0x23dbc>
  427648:	orr	w13, w8, #0x2
  42764c:	cmp	w12, #0x0
  427650:	csel	w8, w8, w13, eq  // eq = none
  427654:	add	x9, x9, #0x1
  427658:	tbz	w11, #7, 4276a0 <ferror@plt+0x23e00>
  42765c:	add	x11, x26, x9
  427660:	cmp	x11, x20
  427664:	b.cs	4276a4 <ferror@plt+0x23e04>  // b.hs, b.nlast
  427668:	ldrb	w11, [x11]
  42766c:	cmp	w10, #0x3f
  427670:	and	x12, x11, #0x7f
  427674:	b.hi	427648 <ferror@plt+0x23da8>  // b.pmore
  427678:	mov	w13, w10
  42767c:	lsl	x15, x12, x13
  427680:	orr	x25, x15, x25
  427684:	lsr	x13, x25, x13
  427688:	orr	w14, w8, #0x2
  42768c:	cmp	x13, x12
  427690:	csel	w8, w8, w14, eq  // eq = none
  427694:	add	w10, w10, #0x7
  427698:	add	x9, x9, #0x1
  42769c:	tbnz	w11, #7, 42765c <ferror@plt+0x23dbc>
  4276a0:	and	w8, w8, #0xfffffffe
  4276a4:	add	x28, x26, w9, uxtw
  4276a8:	tbnz	w8, #0, 42770c <ferror@plt+0x23e6c>
  4276ac:	tbz	w8, #1, 427724 <ferror@plt+0x23e84>
  4276b0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4276b4:	add	x1, x1, #0xda
  4276b8:	b	427714 <ferror@plt+0x23e74>
  4276bc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4276c0:	add	x1, x1, #0xc9
  4276c4:	mov	w2, #0x5                   	// #5
  4276c8:	mov	x0, xzr
  4276cc:	bl	403700 <dcgettext@plt>
  4276d0:	bl	4400a0 <error@@Base>
  4276d4:	ldr	x8, [x19, #40]
  4276d8:	ldrb	w8, [x8]
  4276dc:	cmp	w8, #0x7a
  4276e0:	b.eq	427634 <ferror@plt+0x23d94>  // b.none
  4276e4:	mov	x28, xzr
  4276e8:	mov	x25, xzr
  4276ec:	str	x19, [x24]
  4276f0:	cbz	x23, 4276f8 <ferror@plt+0x23e58>
  4276f4:	str	w27, [x23]
  4276f8:	cbz	x22, 427704 <ferror@plt+0x23e64>
  4276fc:	str	x25, [x22]
  427700:	str	x28, [x21]
  427704:	mov	x20, x26
  427708:	b	427344 <ferror@plt+0x23aa4>
  42770c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  427710:	add	x1, x1, #0xc9
  427714:	mov	w2, #0x5                   	// #5
  427718:	mov	x0, xzr
  42771c:	bl	403700 <dcgettext@plt>
  427720:	bl	4400a0 <error@@Base>
  427724:	sub	x26, x20, x28
  427728:	cmp	x25, x26
  42772c:	b.ls	4277b0 <ferror@plt+0x23f10>  // b.plast
  427730:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  427734:	add	x1, x1, #0xd24
  427738:	mov	w2, #0x5                   	// #5
  42773c:	mov	x0, xzr
  427740:	bl	403700 <dcgettext@plt>
  427744:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  427748:	add	x8, x8, #0x4f8
  42774c:	ldrsw	x9, [x8, #56]
  427750:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  427754:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  427758:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  42775c:	add	w10, w9, #0x1
  427760:	add	x9, x8, x9, lsl #6
  427764:	mov	x21, x0
  427768:	add	x22, x9, #0x368
  42776c:	and	w9, w10, #0xf
  427770:	add	x1, x1, #0x92
  427774:	add	x2, x2, #0x248
  427778:	add	x3, x3, #0xfcb
  42777c:	mov	x0, sp
  427780:	str	w9, [x8, #56]
  427784:	bl	4030a0 <sprintf@plt>
  427788:	mov	x2, sp
  42778c:	mov	w1, #0x40                  	// #64
  427790:	mov	x0, x22
  427794:	mov	x3, x25
  427798:	bl	403160 <snprintf@plt>
  42779c:	mov	x0, x21
  4277a0:	mov	x1, x22
  4277a4:	mov	x2, x26
  4277a8:	bl	440164 <warn@@Base>
  4277ac:	b	42732c <ferror@plt+0x23a8c>
  4277b0:	add	x26, x28, x25
  4277b4:	cbz	x25, 4276ec <ferror@plt+0x23e4c>
  4277b8:	ldr	x9, [x19, #40]
  4277bc:	add	x8, x9, #0x1
  4277c0:	cmp	x8, x20
  4277c4:	b.cs	4276ec <ferror@plt+0x23e4c>  // b.hs, b.nlast
  4277c8:	cmp	x25, #0x1
  4277cc:	b.lt	4276ec <ferror@plt+0x23e4c>  // b.tstop
  4277d0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4277d4:	ldr	w8, [x8, #588]
  4277d8:	adrp	x10, 447000 <warn@@Base+0x6e9c>
  4277dc:	adrp	x11, 449000 <warn@@Base+0x8e9c>
  4277e0:	add	x9, x9, #0x2
  4277e4:	add	x10, x10, #0x528
  4277e8:	add	x11, x11, #0x420
  4277ec:	mov	x12, x28
  4277f0:	ldurb	w13, [x9, #-1]
  4277f4:	sub	w13, w13, #0x42
  4277f8:	cmp	w13, #0x11
  4277fc:	b.hi	4276ec <ferror@plt+0x23e4c>  // b.pmore
  427800:	adr	x14, 4276ec <ferror@plt+0x23e4c>
  427804:	ldrb	w15, [x10, x13]
  427808:	add	x14, x14, x15, lsl #2
  42780c:	br	x14
  427810:	add	x12, x12, #0x1
  427814:	b	427848 <ferror@plt+0x23fa8>
  427818:	ldrb	w13, [x12]
  42781c:	and	x13, x13, #0x7
  427820:	sub	x14, x13, #0x2
  427824:	cmp	w14, #0x2
  427828:	mov	w13, w8
  42782c:	b.hi	427834 <ferror@plt+0x23f94>  // b.pmore
  427830:	ldr	w13, [x11, x14, lsl #2]
  427834:	add	w13, w13, #0x1
  427838:	add	x12, x12, x13
  42783c:	b	427848 <ferror@plt+0x23fa8>
  427840:	ldrb	w13, [x12], #1
  427844:	strb	w13, [x19, #92]
  427848:	cmp	x9, x20
  42784c:	b.cs	4276ec <ferror@plt+0x23e4c>  // b.hs, b.nlast
  427850:	cmp	x12, x26
  427854:	add	x9, x9, #0x1
  427858:	b.cc	4277f0 <ferror@plt+0x23f50>  // b.lo, b.ul, b.last
  42785c:	b	4276ec <ferror@plt+0x23e4c>
  427860:	cmp	x26, x20
  427864:	b.cs	427878 <ferror@plt+0x23fd8>  // b.hs, b.nlast
  427868:	sub	w1, w20, w26
  42786c:	sub	w8, w1, #0x1
  427870:	cmp	w8, #0x8
  427874:	b.cc	427888 <ferror@plt+0x23fe8>  // b.lo, b.ul, b.last
  427878:	mov	x26, x19
  42787c:	mov	w0, wzr
  427880:	strb	wzr, [x26, #95]!
  427884:	b	4278ac <ferror@plt+0x2400c>
  427888:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42788c:	ldr	x8, [x8, #648]
  427890:	mov	x0, x26
  427894:	blr	x8
  427898:	and	w8, w0, #0xff
  42789c:	mov	x26, x19
  4278a0:	cmp	w8, #0x8
  4278a4:	strb	w0, [x26, #95]!
  4278a8:	b.hi	4278bc <ferror@plt+0x2401c>  // b.pmore
  4278ac:	ldrb	w8, [x28]
  4278b0:	add	w9, w8, w0, uxtb
  4278b4:	cmp	w9, #0x9
  4278b8:	b.cc	4278dc <ferror@plt+0x2403c>  // b.lo, b.ul, b.last
  4278bc:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4278c0:	add	x1, x1, #0x2a1
  4278c4:	mov	w2, #0x5                   	// #5
  4278c8:	mov	x0, xzr
  4278cc:	bl	403700 <dcgettext@plt>
  4278d0:	ldrb	w1, [x26]
  4278d4:	bl	440164 <warn@@Base>
  4278d8:	b	42732c <ferror@plt+0x23a8c>
  4278dc:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  4278e0:	str	w8, [x9, #588]
  4278e4:	b	427370 <ferror@plt+0x23ad0>
  4278e8:	stp	x29, x30, [sp, #-48]!
  4278ec:	stp	x20, x19, [sp, #32]
  4278f0:	str	x21, [sp, #16]
  4278f4:	ldr	w21, [x0, #16]
  4278f8:	mov	x29, sp
  4278fc:	cmp	w21, w1
  427900:	b.ls	42790c <ferror@plt+0x2406c>  // b.plast
  427904:	mov	w8, wzr
  427908:	b	4279e8 <ferror@plt+0x24148>
  42790c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  427910:	ldr	w8, [x8, #1304]
  427914:	mov	x19, x0
  427918:	mov	w20, w1
  42791c:	cbz	w8, 427928 <ferror@plt+0x24088>
  427920:	cmp	w8, w20
  427924:	b.cc	4279e4 <ferror@plt+0x24144>  // b.lo, b.ul, b.last
  427928:	adds	w9, w20, #0x1
  42792c:	str	w9, [x19, #16]
  427930:	b.cs	4279e4 <ferror@plt+0x24144>  // b.hs, b.nlast
  427934:	cmp	w9, #0x401
  427938:	b.cc	42795c <ferror@plt+0x240bc>  // b.lo, b.ul, b.last
  42793c:	cbnz	w8, 42795c <ferror@plt+0x240bc>
  427940:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  427944:	add	x1, x1, #0x2c8
  427948:	mov	w2, #0x5                   	// #5
  42794c:	mov	x0, xzr
  427950:	bl	403700 <dcgettext@plt>
  427954:	mov	w1, w20
  427958:	b	4279dc <ferror@plt+0x2413c>
  42795c:	ldr	x0, [x19, #24]
  427960:	mov	w8, w9
  427964:	lsl	x1, x8, #1
  427968:	bl	4031e0 <xrealloc@plt>
  42796c:	ldr	w9, [x19, #16]
  427970:	ldr	x8, [x19, #32]
  427974:	str	x0, [x19, #24]
  427978:	lsl	x1, x9, #2
  42797c:	mov	x0, x8
  427980:	bl	4031e0 <xrealloc@plt>
  427984:	str	x0, [x19, #32]
  427988:	cbz	x0, 4279c4 <ferror@plt+0x24124>
  42798c:	ldr	x9, [x19, #24]
  427990:	cbz	x9, 4279c4 <ferror@plt+0x24124>
  427994:	ldr	w8, [x19, #16]
  427998:	cmp	w21, w8
  42799c:	b.cs	4279fc <ferror@plt+0x2415c>  // b.hs, b.nlast
  4279a0:	mov	w10, #0xffff                	// #65535
  4279a4:	strh	w10, [x9, x21, lsl #1]
  4279a8:	str	wzr, [x0, x21, lsl #2]
  4279ac:	ldr	w8, [x19, #16]
  4279b0:	add	x21, x21, #0x1
  4279b4:	cmp	x21, x8
  4279b8:	mov	w8, #0x1                   	// #1
  4279bc:	b.cc	4279a4 <ferror@plt+0x24104>  // b.lo, b.ul, b.last
  4279c0:	b	4279e8 <ferror@plt+0x24148>
  4279c4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4279c8:	add	x1, x1, #0x2ee
  4279cc:	mov	w2, #0x5                   	// #5
  4279d0:	mov	x0, xzr
  4279d4:	bl	403700 <dcgettext@plt>
  4279d8:	ldr	w1, [x19, #16]
  4279dc:	bl	4400a0 <error@@Base>
  4279e0:	str	wzr, [x19, #16]
  4279e4:	mov	w8, #0xffffffff            	// #-1
  4279e8:	ldp	x20, x19, [sp, #32]
  4279ec:	ldr	x21, [sp, #16]
  4279f0:	mov	w0, w8
  4279f4:	ldp	x29, x30, [sp], #48
  4279f8:	ret
  4279fc:	mov	w8, #0x1                   	// #1
  427a00:	b	4279e8 <ferror@plt+0x24148>
  427a04:	stp	x29, x30, [sp, #-80]!
  427a08:	stp	x20, x19, [sp, #64]
  427a0c:	mov	x19, x1
  427a10:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  427a14:	mov	x20, x0
  427a18:	add	x1, x1, #0x329
  427a1c:	mov	w2, #0x5                   	// #5
  427a20:	mov	x0, xzr
  427a24:	stp	x26, x25, [sp, #16]
  427a28:	stp	x24, x23, [sp, #32]
  427a2c:	stp	x22, x21, [sp, #48]
  427a30:	mov	x29, sp
  427a34:	bl	403700 <dcgettext@plt>
  427a38:	bl	4037a0 <printf@plt>
  427a3c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  427a40:	ldr	w8, [x8, #584]
  427a44:	cbnz	w8, 427a64 <ferror@plt+0x241c4>
  427a48:	mov	w8, #0x50                  	// #80
  427a4c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  427a50:	sub	x8, x8, w0, sxtw
  427a54:	movk	x9, #0xaaab
  427a58:	umulh	x8, x8, x9
  427a5c:	cmp	x19, x8, lsr #1
  427a60:	b.cs	427a9c <ferror@plt+0x241fc>  // b.hs, b.nlast
  427a64:	cbz	x19, 427a84 <ferror@plt+0x241e4>
  427a68:	adrp	x21, 44c000 <warn@@Base+0xbe9c>
  427a6c:	add	x21, x21, #0x771
  427a70:	ldrb	w1, [x20], #1
  427a74:	mov	x0, x21
  427a78:	bl	4037a0 <printf@plt>
  427a7c:	subs	x19, x19, #0x1
  427a80:	b.ne	427a70 <ferror@plt+0x241d0>  // b.any
  427a84:	ldp	x20, x19, [sp, #64]
  427a88:	ldp	x22, x21, [sp, #48]
  427a8c:	ldp	x24, x23, [sp, #32]
  427a90:	ldp	x26, x25, [sp, #16]
  427a94:	ldp	x29, x30, [sp], #80
  427a98:	ret
  427a9c:	cbz	x19, 427a84 <ferror@plt+0x241e4>
  427aa0:	mov	x24, #0x4ec5                	// #20165
  427aa4:	movk	x24, #0xc4ec, lsl #16
  427aa8:	movk	x24, #0xec4e, lsl #32
  427aac:	adrp	x21, 44c000 <warn@@Base+0xbe9c>
  427ab0:	mov	x22, xzr
  427ab4:	mov	x23, xzr
  427ab8:	movk	x24, #0x4ec4, lsl #48
  427abc:	mov	w25, #0x1a                  	// #26
  427ac0:	adrp	x26, 468000 <_sch_istable+0x1c50>
  427ac4:	add	x21, x21, #0x771
  427ac8:	b	427ae8 <ferror@plt+0x24248>
  427acc:	ldrb	w1, [x20], #1
  427ad0:	mov	x0, x21
  427ad4:	bl	4037a0 <printf@plt>
  427ad8:	add	x23, x23, #0x1
  427adc:	sub	x19, x19, #0x1
  427ae0:	sub	x22, x22, #0x1
  427ae4:	cbz	x19, 427a84 <ferror@plt+0x241e4>
  427ae8:	umulh	x8, x23, x24
  427aec:	lsr	x8, x8, #3
  427af0:	madd	x8, x8, x25, x22
  427af4:	cbnz	x8, 427acc <ferror@plt+0x2422c>
  427af8:	ldr	x1, [x26, #3808]
  427afc:	mov	w0, #0xa                   	// #10
  427b00:	bl	4030b0 <putc@plt>
  427b04:	b	427acc <ferror@plt+0x2422c>
  427b08:	sub	sp, sp, #0xd0
  427b0c:	stp	x29, x30, [sp, #112]
  427b10:	stp	x28, x27, [sp, #128]
  427b14:	stp	x26, x25, [sp, #144]
  427b18:	stp	x24, x23, [sp, #160]
  427b1c:	stp	x22, x21, [sp, #176]
  427b20:	stp	x20, x19, [sp, #192]
  427b24:	ldr	w9, [x2]
  427b28:	ldr	w8, [x0, #16]
  427b2c:	mov	x20, x2
  427b30:	mov	x19, x0
  427b34:	add	x29, sp, #0x70
  427b38:	cmp	w9, w8
  427b3c:	b.eq	427b44 <ferror@plt+0x242a4>  // b.none
  427b40:	str	w8, [x20]
  427b44:	ldr	w8, [x1]
  427b48:	adrp	x26, 46c000 <_bfd_std_section+0x3118>
  427b4c:	adrp	x28, 468000 <_sch_istable+0x1c50>
  427b50:	cbz	w8, 427c24 <ferror@plt+0x24384>
  427b54:	str	wzr, [x1]
  427b58:	ldr	w8, [x26, #588]
  427b5c:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  427b60:	adrp	x2, 44d000 <warn@@Base+0xce9c>
  427b64:	add	x0, x0, #0x349
  427b68:	lsl	w1, w8, #1
  427b6c:	add	x2, x2, #0x342
  427b70:	bl	4037a0 <printf@plt>
  427b74:	ldr	w8, [x20]
  427b78:	cbz	w8, 427c18 <ferror@plt+0x24378>
  427b7c:	adrp	x22, 44d000 <warn@@Base+0xce9c>
  427b80:	adrp	x23, 46b000 <_bfd_std_section+0x2118>
  427b84:	adrp	x24, 44a000 <warn@@Base+0x9e9c>
  427b88:	adrp	x25, 44d000 <warn@@Base+0xce9c>
  427b8c:	mov	x21, xzr
  427b90:	add	x22, x22, #0x358
  427b94:	adrp	x27, 46b000 <_bfd_std_section+0x2118>
  427b98:	add	x23, x23, #0x630
  427b9c:	add	x24, x24, #0x545
  427ba0:	add	x25, x25, #0x35f
  427ba4:	b	427bc0 <ferror@plt+0x24320>
  427ba8:	mov	x0, x22
  427bac:	bl	4037a0 <printf@plt>
  427bb0:	ldr	w8, [x20]
  427bb4:	add	x21, x21, #0x1
  427bb8:	cmp	x21, x8
  427bbc:	b.cs	427c18 <ferror@plt+0x24378>  // b.hs, b.nlast
  427bc0:	ldr	x8, [x19, #24]
  427bc4:	ldrsh	w8, [x8, x21, lsl #1]
  427bc8:	cmn	w8, #0x1
  427bcc:	b.eq	427bb0 <ferror@plt+0x24310>  // b.none
  427bd0:	ldr	w8, [x19, #88]
  427bd4:	cmp	x21, x8
  427bd8:	b.eq	427ba8 <ferror@plt+0x24308>  // b.none
  427bdc:	ldr	x8, [x27, #1376]
  427be0:	cbz	x8, 427bf4 <ferror@plt+0x24354>
  427be4:	mov	w0, w21
  427be8:	blr	x8
  427bec:	mov	x1, x0
  427bf0:	cbnz	x0, 427c0c <ferror@plt+0x2436c>
  427bf4:	mov	w1, #0x40                  	// #64
  427bf8:	mov	x0, x23
  427bfc:	mov	x2, x24
  427c00:	mov	w3, w21
  427c04:	bl	403160 <snprintf@plt>
  427c08:	mov	x1, x23
  427c0c:	mov	x0, x25
  427c10:	bl	4037a0 <printf@plt>
  427c14:	b	427bb0 <ferror@plt+0x24310>
  427c18:	ldr	x1, [x28, #3808]
  427c1c:	mov	w0, #0xa                   	// #10
  427c20:	bl	4030b0 <putc@plt>
  427c24:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  427c28:	add	x8, x8, #0x4f8
  427c2c:	ldrsw	x9, [x8, #56]
  427c30:	ldr	x21, [x19, #56]
  427c34:	ldr	w23, [x26, #588]
  427c38:	add	w10, w9, #0x1
  427c3c:	add	x22, x8, x9, lsl #6
  427c40:	add	x20, x22, #0x368
  427c44:	and	w9, w10, #0xf
  427c48:	str	w9, [x8, #56]
  427c4c:	cbz	w23, 427c88 <ferror@plt+0x243e8>
  427c50:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  427c54:	add	x2, x2, #0x89
  427c58:	mov	w1, #0x40                  	// #64
  427c5c:	mov	x0, x20
  427c60:	mov	x3, x21
  427c64:	bl	403160 <snprintf@plt>
  427c68:	cmp	w23, #0x8
  427c6c:	mov	w8, #0x8                   	// #8
  427c70:	csel	w8, w23, w8, cc  // cc = lo, ul, last
  427c74:	mov	w9, #0x10                  	// #16
  427c78:	sub	w8, w9, w8, lsl #1
  427c7c:	add	x8, x22, x8
  427c80:	add	x20, x8, #0x368
  427c84:	b	427cb4 <ferror@plt+0x24414>
  427c88:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  427c8c:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  427c90:	add	x1, x1, #0x99
  427c94:	add	x2, x2, #0x248
  427c98:	add	x0, sp, #0xc
  427c9c:	bl	4030a0 <sprintf@plt>
  427ca0:	add	x2, sp, #0xc
  427ca4:	mov	w1, #0x40                  	// #64
  427ca8:	mov	x0, x20
  427cac:	mov	x3, x21
  427cb0:	bl	403160 <snprintf@plt>
  427cb4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  427cb8:	mov	w26, #0x7865                	// #30821
  427cbc:	add	x0, x0, #0x380
  427cc0:	mov	x1, x20
  427cc4:	movk	w26, #0x70, lsl #16
  427cc8:	bl	4037a0 <printf@plt>
  427ccc:	ldrb	w8, [x19, #93]
  427cd0:	cbz	w8, 427cdc <ferror@plt+0x2443c>
  427cd4:	str	w26, [sp, #12]
  427cd8:	b	427d34 <ferror@plt+0x24494>
  427cdc:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  427ce0:	ldr	x8, [x8, #1376]
  427ce4:	ldr	w21, [x19, #72]
  427ce8:	cbz	x8, 427cfc <ferror@plt+0x2445c>
  427cec:	mov	w0, w21
  427cf0:	blr	x8
  427cf4:	mov	x20, x0
  427cf8:	cbnz	x0, 427d1c <ferror@plt+0x2447c>
  427cfc:	adrp	x20, 46b000 <_bfd_std_section+0x2118>
  427d00:	add	x20, x20, #0x630
  427d04:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  427d08:	add	x2, x2, #0x545
  427d0c:	mov	w1, #0x40                  	// #64
  427d10:	mov	x0, x20
  427d14:	mov	w3, w21
  427d18:	bl	403160 <snprintf@plt>
  427d1c:	ldr	w3, [x19, #80]
  427d20:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  427d24:	add	x1, x1, #0x365
  427d28:	add	x0, sp, #0xc
  427d2c:	mov	x2, x20
  427d30:	bl	4030a0 <sprintf@plt>
  427d34:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  427d38:	add	x0, x0, #0x36b
  427d3c:	add	x1, sp, #0xc
  427d40:	bl	4037a0 <printf@plt>
  427d44:	ldr	w8, [x19, #16]
  427d48:	cbz	w8, 427eb4 <ferror@plt+0x24614>
  427d4c:	adrp	x21, 44d000 <warn@@Base+0xce9c>
  427d50:	mov	w24, #0x2f6e                	// #12142
  427d54:	adrp	x23, 447000 <warn@@Base+0x6e9c>
  427d58:	adrp	x22, 46b000 <_bfd_std_section+0x2118>
  427d5c:	adrp	x25, 44d000 <warn@@Base+0xce9c>
  427d60:	mov	w20, #0x6576                	// #25974
  427d64:	mov	x27, xzr
  427d68:	add	x21, x21, #0x35f
  427d6c:	movk	w24, #0x61, lsl #16
  427d70:	add	x23, x23, #0x53a
  427d74:	add	x22, x22, #0x630
  427d78:	add	x25, x25, #0x376
  427d7c:	movk	w20, #0x7078, lsl #16
  427d80:	b	427da4 <ferror@plt+0x24504>
  427d84:	str	w24, [sp, #12]
  427d88:	add	x1, sp, #0xc
  427d8c:	mov	x0, x21
  427d90:	bl	4037a0 <printf@plt>
  427d94:	ldr	w8, [x19, #16]
  427d98:	add	x27, x27, #0x1
  427d9c:	cmp	x27, w8, uxtw
  427da0:	b.cs	427eb4 <ferror@plt+0x24614>  // b.hs, b.nlast
  427da4:	ldr	x9, [x19, #24]
  427da8:	ldrsh	w9, [x9, x27, lsl #1]
  427dac:	cmn	w9, #0x1
  427db0:	b.eq	427d98 <ferror@plt+0x244f8>  // b.none
  427db4:	sub	w8, w9, #0x7
  427db8:	cmp	w8, #0xf
  427dbc:	b.hi	427ddc <ferror@plt+0x2453c>  // b.pmore
  427dc0:	adr	x9, 427d84 <ferror@plt+0x244e4>
  427dc4:	ldrb	w10, [x23, x8]
  427dc8:	add	x9, x9, x10, lsl #2
  427dcc:	br	x9
  427dd0:	mov	w8, #0x75                  	// #117
  427dd4:	strh	w8, [sp, #12]
  427dd8:	b	427d88 <ferror@plt+0x244e8>
  427ddc:	cmp	w9, #0x80
  427de0:	b.ne	427d84 <ferror@plt+0x244e4>  // b.any
  427de4:	ldr	x8, [x19, #32]
  427de8:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  427dec:	add	x0, sp, #0xc
  427df0:	add	x1, x1, #0x371
  427df4:	ldr	w2, [x8, x27, lsl #2]
  427df8:	bl	4030a0 <sprintf@plt>
  427dfc:	b	427d88 <ferror@plt+0x244e8>
  427e00:	mov	w8, #0x73                  	// #115
  427e04:	strh	w8, [sp, #12]
  427e08:	b	427d88 <ferror@plt+0x244e8>
  427e0c:	ldr	x9, [x19, #32]
  427e10:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  427e14:	ldr	x8, [x8, #1376]
  427e18:	ldr	w26, [x9, x27, lsl #2]
  427e1c:	cbz	x8, 427e78 <ferror@plt+0x245d8>
  427e20:	mov	w0, w26
  427e24:	blr	x8
  427e28:	cbz	x0, 427e78 <ferror@plt+0x245d8>
  427e2c:	adrp	x2, 44c000 <warn@@Base+0xbe9c>
  427e30:	mov	x4, x0
  427e34:	mov	w1, #0x40                  	// #64
  427e38:	mov	x0, x22
  427e3c:	add	x2, x2, #0x6ec
  427e40:	mov	w3, w26
  427e44:	bl	403160 <snprintf@plt>
  427e48:	b	427e90 <ferror@plt+0x245f0>
  427e4c:	str	w26, [sp, #12]
  427e50:	b	427d88 <ferror@plt+0x244e8>
  427e54:	ldr	x8, [x19, #32]
  427e58:	add	x0, sp, #0xc
  427e5c:	mov	x1, x25
  427e60:	ldr	w2, [x8, x27, lsl #2]
  427e64:	bl	4030a0 <sprintf@plt>
  427e68:	b	427d88 <ferror@plt+0x244e8>
  427e6c:	strb	wzr, [sp, #16]
  427e70:	str	w20, [sp, #12]
  427e74:	b	427d88 <ferror@plt+0x244e8>
  427e78:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  427e7c:	mov	w1, #0x40                  	// #64
  427e80:	mov	x0, x22
  427e84:	add	x2, x2, #0x545
  427e88:	mov	w3, w26
  427e8c:	bl	403160 <snprintf@plt>
  427e90:	mov	w26, #0x7865                	// #30821
  427e94:	mov	x0, x22
  427e98:	movk	w26, #0x70, lsl #16
  427e9c:	bl	402fd0 <strlen@plt>
  427ea0:	add	x2, x0, #0x1
  427ea4:	add	x0, sp, #0xc
  427ea8:	mov	x1, x22
  427eac:	bl	402f70 <memcpy@plt>
  427eb0:	b	427d88 <ferror@plt+0x244e8>
  427eb4:	ldr	x1, [x28, #3808]
  427eb8:	mov	w0, #0xa                   	// #10
  427ebc:	bl	4030b0 <putc@plt>
  427ec0:	ldp	x20, x19, [sp, #192]
  427ec4:	ldp	x22, x21, [sp, #176]
  427ec8:	ldp	x24, x23, [sp, #160]
  427ecc:	ldp	x26, x25, [sp, #144]
  427ed0:	ldp	x28, x27, [sp, #128]
  427ed4:	ldp	x29, x30, [sp, #112]
  427ed8:	add	sp, sp, #0xd0
  427edc:	ret
  427ee0:	sub	sp, sp, #0x100
  427ee4:	stp	x29, x30, [sp, #160]
  427ee8:	stp	x28, x27, [sp, #176]
  427eec:	stp	x26, x25, [sp, #192]
  427ef0:	stp	x24, x23, [sp, #208]
  427ef4:	stp	x22, x21, [sp, #224]
  427ef8:	stp	x20, x19, [sp, #240]
  427efc:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  427f00:	ldr	w8, [x8, #572]
  427f04:	ldr	x22, [x0, #32]
  427f08:	mov	x20, x2
  427f0c:	mov	x21, x0
  427f10:	mov	x23, x1
  427f14:	add	x29, sp, #0xa0
  427f18:	str	x3, [sp, #48]
  427f1c:	cbz	w8, 427f54 <ferror@plt+0x246b4>
  427f20:	ldr	x8, [x21, #24]
  427f24:	cbz	x8, 427f54 <ferror@plt+0x246b4>
  427f28:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  427f2c:	add	x1, x1, #0x930
  427f30:	mov	w2, #0x5                   	// #5
  427f34:	mov	x0, xzr
  427f38:	bl	403700 <dcgettext@plt>
  427f3c:	ldp	x1, x2, [x21, #16]
  427f40:	bl	4037a0 <printf@plt>
  427f44:	cmp	x23, x20
  427f48:	mov	w0, #0x1                   	// #1
  427f4c:	b.cc	427f7c <ferror@plt+0x246dc>  // b.lo, b.ul, b.last
  427f50:	b	42a680 <ferror@plt+0x26de0>
  427f54:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  427f58:	add	x1, x1, #0x96d
  427f5c:	mov	w2, #0x5                   	// #5
  427f60:	mov	x0, xzr
  427f64:	bl	403700 <dcgettext@plt>
  427f68:	ldr	x1, [x21, #16]
  427f6c:	bl	4037a0 <printf@plt>
  427f70:	cmp	x23, x20
  427f74:	mov	w0, #0x1                   	// #1
  427f78:	b.cs	42a680 <ferror@plt+0x26de0>  // b.hs, b.nlast
  427f7c:	adrp	x25, 46b000 <_bfd_std_section+0x2118>
  427f80:	adrp	x28, 44f000 <warn@@Base+0xee9c>
  427f84:	adrp	x27, 44c000 <warn@@Base+0xbe9c>
  427f88:	sub	x8, x20, #0x1
  427f8c:	add	x25, x25, #0x4f8
  427f90:	add	x28, x28, #0x248
  427f94:	add	x27, x27, #0x771
  427f98:	str	x8, [sp, #16]
  427f9c:	str	x21, [sp, #40]
  427fa0:	str	x22, [sp, #64]
  427fa4:	b	427fc4 <ferror@plt+0x24724>
  427fa8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  427fac:	ldr	x1, [x8, #3808]
  427fb0:	mov	w0, #0xa                   	// #10
  427fb4:	bl	4030b0 <putc@plt>
  427fb8:	ldr	x21, [sp, #40]
  427fbc:	cmp	x23, x20
  427fc0:	b.cs	42a650 <ferror@plt+0x26db0>  // b.hs, b.nlast
  427fc4:	ldr	x19, [x21, #16]
  427fc8:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  427fcc:	mov	w2, #0xc                   	// #12
  427fd0:	add	x1, x1, #0x380
  427fd4:	mov	x0, x19
  427fd8:	bl	403210 <strncmp@plt>
  427fdc:	cbz	w0, 428254 <ferror@plt+0x249b4>
  427fe0:	add	x3, sp, #0x50
  427fe4:	add	x4, sp, #0x48
  427fe8:	mov	x0, x21
  427fec:	mov	x1, x23
  427ff0:	mov	x2, x20
  427ff4:	bl	42a6a0 <ferror@plt+0x26e00>
  427ff8:	cbz	x0, 42a67c <ferror@plt+0x26ddc>
  427ffc:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428000:	mov	x24, x0
  428004:	mov	w2, #0x5                   	// #5
  428008:	mov	x0, xzr
  42800c:	add	x1, x1, #0x3e0
  428010:	bl	403700 <dcgettext@plt>
  428014:	sub	x1, x23, x22
  428018:	bl	4037a0 <printf@plt>
  42801c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428020:	mov	w2, #0x5                   	// #5
  428024:	mov	x0, xzr
  428028:	add	x1, x1, #0x406
  42802c:	bl	403700 <dcgettext@plt>
  428030:	ldr	x1, [sp, #80]
  428034:	bl	4037a0 <printf@plt>
  428038:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42803c:	mov	w2, #0x5                   	// #5
  428040:	mov	x0, xzr
  428044:	add	x1, x1, #0x42a
  428048:	bl	403700 <dcgettext@plt>
  42804c:	ldrh	w1, [sp, #88]
  428050:	bl	4037a0 <printf@plt>
  428054:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428058:	mov	w2, #0x5                   	// #5
  42805c:	mov	x0, xzr
  428060:	add	x1, x1, #0x44d
  428064:	bl	403700 <dcgettext@plt>
  428068:	ldr	w1, [sp, #96]
  42806c:	bl	4037a0 <printf@plt>
  428070:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428074:	mov	w2, #0x5                   	// #5
  428078:	mov	x0, xzr
  42807c:	add	x1, x1, #0x470
  428080:	bl	403700 <dcgettext@plt>
  428084:	ldrb	w1, [sp, #104]
  428088:	bl	4037a0 <printf@plt>
  42808c:	ldrh	w8, [sp, #88]
  428090:	cmp	w8, #0x4
  428094:	b.cc	4280b4 <ferror@plt+0x24814>  // b.lo, b.ul, b.last
  428098:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42809c:	mov	w2, #0x5                   	// #5
  4280a0:	mov	x0, xzr
  4280a4:	add	x1, x1, #0x493
  4280a8:	bl	403700 <dcgettext@plt>
  4280ac:	ldrb	w1, [sp, #105]
  4280b0:	bl	4037a0 <printf@plt>
  4280b4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4280b8:	mov	w2, #0x5                   	// #5
  4280bc:	mov	x0, xzr
  4280c0:	add	x1, x1, #0x4b6
  4280c4:	bl	403700 <dcgettext@plt>
  4280c8:	ldrb	w1, [sp, #106]
  4280cc:	bl	4037a0 <printf@plt>
  4280d0:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4280d4:	mov	w2, #0x5                   	// #5
  4280d8:	mov	x0, xzr
  4280dc:	add	x1, x1, #0x4d9
  4280e0:	bl	403700 <dcgettext@plt>
  4280e4:	ldr	w1, [sp, #108]
  4280e8:	bl	4037a0 <printf@plt>
  4280ec:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4280f0:	mov	w2, #0x5                   	// #5
  4280f4:	mov	x0, xzr
  4280f8:	add	x1, x1, #0x4fc
  4280fc:	bl	403700 <dcgettext@plt>
  428100:	ldrb	w1, [sp, #112]
  428104:	bl	4037a0 <printf@plt>
  428108:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42810c:	mov	w2, #0x5                   	// #5
  428110:	mov	x0, xzr
  428114:	add	x1, x1, #0x51f
  428118:	bl	403700 <dcgettext@plt>
  42811c:	ldrb	w1, [sp, #113]
  428120:	bl	4037a0 <printf@plt>
  428124:	ldrb	w8, [sp, #112]
  428128:	adrp	x22, 44d000 <warn@@Base+0xce9c>
  42812c:	adrp	x23, 44d000 <warn@@Base+0xce9c>
  428130:	mov	w19, #0x1                   	// #1
  428134:	add	x22, x22, #0x5a4
  428138:	add	x23, x23, #0x5bc
  42813c:	cbnz	w8, 42815c <ferror@plt+0x248bc>
  428140:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428144:	mov	w2, #0x5                   	// #5
  428148:	mov	x0, xzr
  42814c:	add	x1, x1, #0x542
  428150:	bl	403700 <dcgettext@plt>
  428154:	bl	440164 <warn@@Base>
  428158:	strb	w19, [sp, #112]
  42815c:	ldrb	w8, [sp, #106]
  428160:	ldrb	w9, [sp, #113]
  428164:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  428168:	add	x10, x10, #0x508
  42816c:	str	w8, [x10, #72]
  428170:	add	x8, x24, x9
  428174:	cmp	x8, x20
  428178:	str	xzr, [x10, #176]
  42817c:	str	wzr, [x10, #48]
  428180:	strb	wzr, [x10]
  428184:	str	w19, [x10, #56]
  428188:	str	w19, [x10, #64]
  42818c:	str	wzr, [x10, #80]
  428190:	b.cs	42a658 <ferror@plt+0x26db8>  // b.hs, b.nlast
  428194:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428198:	mov	w2, #0x5                   	// #5
  42819c:	mov	x0, xzr
  4281a0:	add	x1, x1, #0x598
  4281a4:	bl	403700 <dcgettext@plt>
  4281a8:	bl	4037a0 <printf@plt>
  4281ac:	ldrb	w8, [sp, #113]
  4281b0:	cmp	w8, #0x2
  4281b4:	b.cc	4281f8 <ferror@plt+0x24958>  // b.lo, b.ul, b.last
  4281b8:	mov	x21, xzr
  4281bc:	ldrb	w3, [x24, x21]
  4281c0:	mov	w4, #0x5                   	// #5
  4281c4:	mov	x0, xzr
  4281c8:	mov	x1, x22
  4281cc:	mov	x2, x23
  4281d0:	bl	4035d0 <dcngettext@plt>
  4281d4:	ldrb	w2, [x24, x21]
  4281d8:	add	x19, x21, #0x1
  4281dc:	mov	w1, w19
  4281e0:	bl	4037a0 <printf@plt>
  4281e4:	ldrb	w8, [sp, #113]
  4281e8:	add	x9, x21, #0x2
  4281ec:	mov	x21, x19
  4281f0:	cmp	x9, x8
  4281f4:	b.cc	4281bc <ferror@plt+0x2491c>  // b.lo, b.ul, b.last
  4281f8:	ldrh	w9, [sp, #88]
  4281fc:	add	x8, x24, x8
  428200:	sub	x23, x8, #0x1
  428204:	cmp	w9, #0x5
  428208:	b.cc	4282f0 <ferror@plt+0x24a50>  // b.lo, b.ul, b.last
  42820c:	ldr	x1, [sp, #48]
  428210:	mov	w0, #0xb                   	// #11
  428214:	bl	4039f8 <ferror@plt+0x158>
  428218:	cbz	w0, 42870c <ferror@plt+0x24e6c>
  42821c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  428220:	ldr	x8, [x8, #216]
  428224:	ldr	x22, [sp, #64]
  428228:	cbnz	x8, 4287bc <ferror@plt+0x24f1c>
  42822c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  428230:	ldr	x8, [x8, #1248]
  428234:	cbz	x8, 4287bc <ferror@plt+0x24f1c>
  428238:	ldr	x9, [x8]
  42823c:	ldr	x10, [sp, #48]
  428240:	cmp	x9, x10
  428244:	b.eq	4287a8 <ferror@plt+0x24f08>  // b.none
  428248:	ldr	x8, [x8, #16]
  42824c:	cbnz	x8, 428238 <ferror@plt+0x24998>
  428250:	b	4287bc <ferror@plt+0x24f1c>
  428254:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  428258:	mov	x0, x19
  42825c:	add	x1, x1, #0x941
  428260:	bl	4034a0 <strcmp@plt>
  428264:	cbz	w0, 427fe0 <ferror@plt+0x24740>
  428268:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  42826c:	add	x8, x8, #0x5e0
  428270:	ldp	q0, q1, [x8]
  428274:	ldr	x8, [x8, #32]
  428278:	str	x20, [sp, #72]
  42827c:	stp	q0, q1, [sp, #80]
  428280:	tst	w8, #0xff
  428284:	str	x8, [sp, #112]
  428288:	b.eq	42a664 <ferror@plt+0x26dc4>  // b.none
  42828c:	ldrb	w8, [sp, #106]
  428290:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  428294:	add	x10, x10, #0x508
  428298:	mov	w9, #0x1                   	// #1
  42829c:	mov	x24, xzr
  4282a0:	str	xzr, [x10, #176]
  4282a4:	str	wzr, [x10, #48]
  4282a8:	strb	wzr, [x10]
  4282ac:	str	w9, [x10, #56]
  4282b0:	str	w9, [x10, #64]
  4282b4:	str	w8, [x10, #72]
  4282b8:	str	wzr, [x10, #80]
  4282bc:	mov	x26, x20
  4282c0:	cmp	x23, x26
  4282c4:	b.cc	42882c <ferror@plt+0x24f8c>  // b.lo, b.ul, b.last
  4282c8:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4282cc:	mov	w2, #0x5                   	// #5
  4282d0:	mov	x0, xzr
  4282d4:	add	x1, x1, #0x6ab
  4282d8:	bl	403700 <dcgettext@plt>
  4282dc:	bl	4037a0 <printf@plt>
  4282e0:	ldr	x21, [sp, #40]
  4282e4:	cmp	x23, x20
  4282e8:	b.cc	427fc4 <ferror@plt+0x24724>  // b.lo, b.ul, b.last
  4282ec:	b	42a650 <ferror@plt+0x26db0>
  4282f0:	ldrb	w8, [x23]
  4282f4:	cbz	w8, 428744 <ferror@plt+0x24ea4>
  4282f8:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4282fc:	mov	w2, #0x5                   	// #5
  428300:	mov	x0, xzr
  428304:	add	x1, x1, #0x5f6
  428308:	bl	403700 <dcgettext@plt>
  42830c:	ldr	x22, [sp, #64]
  428310:	sub	x1, x23, x22
  428314:	bl	4037a0 <printf@plt>
  428318:	cmp	x23, x20
  42831c:	b.cs	428368 <ferror@plt+0x24ac8>  // b.hs, b.nlast
  428320:	mov	w19, #0x1                   	// #1
  428324:	ldrb	w8, [x23]
  428328:	cbz	w8, 428368 <ferror@plt+0x24ac8>
  42832c:	sub	x21, x20, x23
  428330:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  428334:	add	x0, x0, #0x61d
  428338:	mov	w1, w19
  42833c:	mov	w2, w21
  428340:	mov	x3, x23
  428344:	bl	4037a0 <printf@plt>
  428348:	mov	x0, x23
  42834c:	mov	x1, x21
  428350:	bl	403020 <strnlen@plt>
  428354:	add	x8, x0, x23
  428358:	add	x23, x8, #0x1
  42835c:	cmp	x23, x20
  428360:	add	w19, w19, #0x1
  428364:	b.cc	428324 <ferror@plt+0x24a84>  // b.lo, b.ul, b.last
  428368:	ldr	x8, [sp, #16]
  42836c:	cmp	x23, x8
  428370:	b.cs	42a650 <ferror@plt+0x26db0>  // b.hs, b.nlast
  428374:	ldrb	w8, [x23, #1]!
  428378:	cbz	w8, 428768 <ferror@plt+0x24ec8>
  42837c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428380:	mov	w2, #0x5                   	// #5
  428384:	mov	x0, xzr
  428388:	add	x1, x1, #0x649
  42838c:	bl	403700 <dcgettext@plt>
  428390:	sub	x1, x23, x22
  428394:	bl	4037a0 <printf@plt>
  428398:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42839c:	mov	w2, #0x5                   	// #5
  4283a0:	mov	x0, xzr
  4283a4:	add	x1, x1, #0x670
  4283a8:	bl	403700 <dcgettext@plt>
  4283ac:	bl	4037a0 <printf@plt>
  4283b0:	b	428448 <ferror@plt+0x24ba8>
  4283b4:	mov	w2, #0x5                   	// #5
  4283b8:	mov	x0, xzr
  4283bc:	bl	403700 <dcgettext@plt>
  4283c0:	bl	4400a0 <error@@Base>
  4283c4:	ldrsw	x8, [x25, #56]
  4283c8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4283cc:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  4283d0:	sub	x0, x29, #0x20
  4283d4:	add	w9, w8, #0x1
  4283d8:	add	x8, x25, x8, lsl #6
  4283dc:	add	x21, x8, #0x368
  4283e0:	and	w8, w9, #0xf
  4283e4:	add	x1, x1, #0x92
  4283e8:	mov	x2, x28
  4283ec:	add	x3, x3, #0x289
  4283f0:	str	w8, [x25, #56]
  4283f4:	bl	4030a0 <sprintf@plt>
  4283f8:	sub	x2, x29, #0x20
  4283fc:	mov	w1, #0x40                  	// #64
  428400:	mov	x0, x21
  428404:	mov	x3, x19
  428408:	bl	403160 <snprintf@plt>
  42840c:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  428410:	add	x0, x0, #0x1e1
  428414:	mov	x1, x21
  428418:	bl	4037a0 <printf@plt>
  42841c:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  428420:	add	x0, x0, #0x622
  428424:	mov	w1, w24
  428428:	mov	x2, x23
  42842c:	bl	4037a0 <printf@plt>
  428430:	cmp	x22, x20
  428434:	mov	x23, x22
  428438:	ldr	x22, [sp, #64]
  42843c:	mov	x24, x27
  428440:	mov	x27, x26
  428444:	b.eq	428784 <ferror@plt+0x24ee4>  // b.none
  428448:	cmp	x23, x20
  42844c:	b.cs	4287a0 <ferror@plt+0x24f00>  // b.hs, b.nlast
  428450:	ldrb	w8, [x23]
  428454:	cbz	w8, 4287a0 <ferror@plt+0x24f00>
  428458:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  42845c:	ldr	w8, [x9, #1368]
  428460:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  428464:	add	x0, x0, #0xc31
  428468:	mov	x26, x27
  42846c:	add	w1, w8, #0x1
  428470:	mov	x27, x24
  428474:	str	w1, [x9, #1368]
  428478:	bl	4037a0 <printf@plt>
  42847c:	sub	x24, x20, x23
  428480:	mov	x0, x23
  428484:	mov	x1, x24
  428488:	bl	403020 <strnlen@plt>
  42848c:	add	x8, x0, x23
  428490:	mov	x21, xzr
  428494:	mov	x19, xzr
  428498:	mov	w9, wzr
  42849c:	add	x22, x8, #0x1
  4284a0:	mov	w8, #0x1                   	// #1
  4284a4:	b	4284bc <ferror@plt+0x24c1c>
  4284a8:	orr	w12, w8, #0x2
  4284ac:	cmp	w11, #0x0
  4284b0:	csel	w8, w8, w12, eq  // eq = none
  4284b4:	add	x21, x21, #0x1
  4284b8:	tbz	w10, #7, 428500 <ferror@plt+0x24c60>
  4284bc:	add	x10, x22, x21
  4284c0:	cmp	x10, x20
  4284c4:	b.cs	428504 <ferror@plt+0x24c64>  // b.hs, b.nlast
  4284c8:	ldrb	w10, [x10]
  4284cc:	cmp	w9, #0x3f
  4284d0:	and	x11, x10, #0x7f
  4284d4:	b.hi	4284a8 <ferror@plt+0x24c08>  // b.pmore
  4284d8:	mov	w12, w9
  4284dc:	lsl	x14, x11, x12
  4284e0:	orr	x19, x14, x19
  4284e4:	lsr	x12, x19, x12
  4284e8:	orr	w13, w8, #0x2
  4284ec:	cmp	x12, x11
  4284f0:	csel	w8, w8, w13, eq  // eq = none
  4284f4:	add	w9, w9, #0x7
  4284f8:	add	x21, x21, #0x1
  4284fc:	tbnz	w10, #7, 4284bc <ferror@plt+0x24c1c>
  428500:	and	w8, w8, #0xfffffffe
  428504:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  428508:	add	x1, x1, #0xc9
  42850c:	tbnz	w8, #0, 42851c <ferror@plt+0x24c7c>
  428510:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  428514:	add	x1, x1, #0xda
  428518:	tbz	w8, #1, 42852c <ferror@plt+0x24c8c>
  42851c:	mov	w2, #0x5                   	// #5
  428520:	mov	x0, xzr
  428524:	bl	403700 <dcgettext@plt>
  428528:	bl	4400a0 <error@@Base>
  42852c:	ldrsw	x8, [x25, #56]
  428530:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  428534:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  428538:	add	x22, x22, w21, uxtw
  42853c:	add	w9, w8, #0x1
  428540:	add	x8, x25, x8, lsl #6
  428544:	add	x21, x8, #0x368
  428548:	and	w8, w9, #0xf
  42854c:	sub	x0, x29, #0x20
  428550:	add	x1, x1, #0x92
  428554:	mov	x2, x28
  428558:	add	x3, x3, #0x289
  42855c:	str	w8, [x25, #56]
  428560:	bl	4030a0 <sprintf@plt>
  428564:	sub	x2, x29, #0x20
  428568:	mov	w1, #0x40                  	// #64
  42856c:	mov	x0, x21
  428570:	mov	x3, x19
  428574:	bl	403160 <snprintf@plt>
  428578:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  42857c:	add	x0, x0, #0x1e1
  428580:	mov	x1, x21
  428584:	bl	4037a0 <printf@plt>
  428588:	mov	x21, xzr
  42858c:	mov	x19, xzr
  428590:	mov	w9, wzr
  428594:	mov	w8, #0x1                   	// #1
  428598:	b	4285b0 <ferror@plt+0x24d10>
  42859c:	orr	w12, w8, #0x2
  4285a0:	cmp	w11, #0x0
  4285a4:	csel	w8, w8, w12, eq  // eq = none
  4285a8:	add	x21, x21, #0x1
  4285ac:	tbz	w10, #7, 4285f4 <ferror@plt+0x24d54>
  4285b0:	add	x10, x22, x21
  4285b4:	cmp	x10, x20
  4285b8:	b.cs	4285f8 <ferror@plt+0x24d58>  // b.hs, b.nlast
  4285bc:	ldrb	w10, [x10]
  4285c0:	cmp	w9, #0x3f
  4285c4:	and	x11, x10, #0x7f
  4285c8:	b.hi	42859c <ferror@plt+0x24cfc>  // b.pmore
  4285cc:	mov	w12, w9
  4285d0:	lsl	x14, x11, x12
  4285d4:	orr	x19, x14, x19
  4285d8:	lsr	x12, x19, x12
  4285dc:	orr	w13, w8, #0x2
  4285e0:	cmp	x12, x11
  4285e4:	csel	w8, w8, w13, eq  // eq = none
  4285e8:	add	w9, w9, #0x7
  4285ec:	add	x21, x21, #0x1
  4285f0:	tbnz	w10, #7, 4285b0 <ferror@plt+0x24d10>
  4285f4:	and	w8, w8, #0xfffffffe
  4285f8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4285fc:	add	x1, x1, #0xc9
  428600:	tbnz	w8, #0, 428610 <ferror@plt+0x24d70>
  428604:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  428608:	add	x1, x1, #0xda
  42860c:	tbz	w8, #1, 428620 <ferror@plt+0x24d80>
  428610:	mov	w2, #0x5                   	// #5
  428614:	mov	x0, xzr
  428618:	bl	403700 <dcgettext@plt>
  42861c:	bl	4400a0 <error@@Base>
  428620:	ldrsw	x8, [x25, #56]
  428624:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  428628:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42862c:	add	x22, x22, w21, uxtw
  428630:	add	w9, w8, #0x1
  428634:	add	x8, x25, x8, lsl #6
  428638:	add	x21, x8, #0x368
  42863c:	and	w8, w9, #0xf
  428640:	sub	x0, x29, #0x20
  428644:	add	x1, x1, #0x92
  428648:	mov	x2, x28
  42864c:	add	x3, x3, #0x289
  428650:	str	w8, [x25, #56]
  428654:	bl	4030a0 <sprintf@plt>
  428658:	sub	x2, x29, #0x20
  42865c:	mov	w1, #0x40                  	// #64
  428660:	mov	x0, x21
  428664:	mov	x3, x19
  428668:	bl	403160 <snprintf@plt>
  42866c:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  428670:	add	x0, x0, #0x1e1
  428674:	mov	x1, x21
  428678:	bl	4037a0 <printf@plt>
  42867c:	mov	x9, xzr
  428680:	mov	x19, xzr
  428684:	mov	w10, wzr
  428688:	mov	w8, #0x1                   	// #1
  42868c:	b	4286a4 <ferror@plt+0x24e04>
  428690:	orr	w13, w8, #0x2
  428694:	cmp	w12, #0x0
  428698:	csel	w8, w8, w13, eq  // eq = none
  42869c:	add	x9, x9, #0x1
  4286a0:	tbz	w11, #7, 4286e8 <ferror@plt+0x24e48>
  4286a4:	add	x11, x22, x9
  4286a8:	cmp	x11, x20
  4286ac:	b.cs	4286ec <ferror@plt+0x24e4c>  // b.hs, b.nlast
  4286b0:	ldrb	w11, [x11]
  4286b4:	cmp	w10, #0x3f
  4286b8:	and	x12, x11, #0x7f
  4286bc:	b.hi	428690 <ferror@plt+0x24df0>  // b.pmore
  4286c0:	mov	w13, w10
  4286c4:	lsl	x15, x12, x13
  4286c8:	orr	x19, x15, x19
  4286cc:	lsr	x13, x19, x13
  4286d0:	orr	w14, w8, #0x2
  4286d4:	cmp	x13, x12
  4286d8:	csel	w8, w8, w14, eq  // eq = none
  4286dc:	add	w10, w10, #0x7
  4286e0:	add	x9, x9, #0x1
  4286e4:	tbnz	w11, #7, 4286a4 <ferror@plt+0x24e04>
  4286e8:	and	w8, w8, #0xfffffffe
  4286ec:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4286f0:	add	x22, x22, w9, uxtw
  4286f4:	add	x1, x1, #0xc9
  4286f8:	tbnz	w8, #0, 4283b4 <ferror@plt+0x24b14>
  4286fc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  428700:	add	x1, x1, #0xda
  428704:	tbnz	w8, #1, 4283b4 <ferror@plt+0x24b14>
  428708:	b	4283c4 <ferror@plt+0x24b24>
  42870c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  428710:	ldr	w8, [x8, #572]
  428714:	ldr	x22, [sp, #64]
  428718:	cbz	w8, 4287bc <ferror@plt+0x24f1c>
  42871c:	adrp	x8, 469000 <_bfd_std_section+0x118>
  428720:	ldr	x19, [x8, #1248]
  428724:	cbz	x19, 4287bc <ferror@plt+0x24f1c>
  428728:	ldr	x1, [x19]
  42872c:	mov	w0, #0xb                   	// #11
  428730:	bl	4039f8 <ferror@plt+0x158>
  428734:	cbnz	w0, 4287b0 <ferror@plt+0x24f10>
  428738:	ldr	x19, [x19, #16]
  42873c:	cbnz	x19, 428728 <ferror@plt+0x24e88>
  428740:	b	4287bc <ferror@plt+0x24f1c>
  428744:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428748:	mov	w2, #0x5                   	// #5
  42874c:	mov	x0, xzr
  428750:	add	x1, x1, #0x5d5
  428754:	bl	403700 <dcgettext@plt>
  428758:	bl	4037a0 <printf@plt>
  42875c:	ldr	x22, [sp, #64]
  428760:	ldrb	w8, [x23, #1]!
  428764:	cbnz	w8, 42837c <ferror@plt+0x24adc>
  428768:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42876c:	mov	w2, #0x5                   	// #5
  428770:	mov	x0, xzr
  428774:	add	x1, x1, #0x628
  428778:	bl	403700 <dcgettext@plt>
  42877c:	bl	4037a0 <printf@plt>
  428780:	b	4287a0 <ferror@plt+0x24f00>
  428784:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428788:	mov	w2, #0x5                   	// #5
  42878c:	mov	x0, xzr
  428790:	add	x1, x1, #0x68c
  428794:	bl	403700 <dcgettext@plt>
  428798:	bl	440164 <warn@@Base>
  42879c:	mov	x23, x20
  4287a0:	add	x23, x23, #0x1
  4287a4:	b	4287f8 <ferror@plt+0x24f58>
  4287a8:	ldr	x8, [x8, #8]
  4287ac:	b	4287b4 <ferror@plt+0x24f14>
  4287b0:	ldr	x8, [x19, #8]
  4287b4:	adrp	x9, 468000 <_sch_istable+0x1c50>
  4287b8:	str	x8, [x9, #216]
  4287bc:	ldr	x19, [sp, #40]
  4287c0:	add	x3, sp, #0x50
  4287c4:	mov	w5, #0x1                   	// #1
  4287c8:	mov	x0, x23
  4287cc:	mov	x1, x22
  4287d0:	mov	x2, x20
  4287d4:	mov	x4, x19
  4287d8:	bl	42ac24 <ferror@plt+0x27384>
  4287dc:	add	x3, sp, #0x50
  4287e0:	mov	x1, x22
  4287e4:	mov	x2, x20
  4287e8:	mov	x4, x19
  4287ec:	mov	w5, wzr
  4287f0:	bl	42ac24 <ferror@plt+0x27384>
  4287f4:	mov	x23, x0
  4287f8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4287fc:	ldr	x1, [x8, #3808]
  428800:	mov	w0, #0xa                   	// #10
  428804:	bl	4030b0 <putc@plt>
  428808:	ldp	q0, q1, [sp, #80]
  42880c:	ldr	x8, [sp, #112]
  428810:	ldr	x26, [sp, #72]
  428814:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  428818:	add	x9, x9, #0x5e0
  42881c:	stp	q0, q1, [x9]
  428820:	str	x8, [x9, #32]
  428824:	cmp	x23, x26
  428828:	b.cs	4282c8 <ferror@plt+0x24a28>  // b.hs, b.nlast
  42882c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428830:	mov	w2, #0x5                   	// #5
  428834:	mov	x0, xzr
  428838:	add	x1, x1, #0x6c8
  42883c:	str	x24, [sp, #32]
  428840:	bl	403700 <dcgettext@plt>
  428844:	bl	4037a0 <printf@plt>
  428848:	str	x26, [sp, #56]
  42884c:	b	428888 <ferror@plt+0x24fe8>
  428850:	adrp	x8, 468000 <_sch_istable+0x1c50>
  428854:	ldr	x1, [x8, #3808]
  428858:	mov	w0, #0xa                   	// #10
  42885c:	bl	4030b0 <putc@plt>
  428860:	ldr	x22, [sp, #64]
  428864:	adrp	x27, 44c000 <warn@@Base+0xbe9c>
  428868:	add	x27, x27, #0x771
  42886c:	adrp	x19, 46b000 <_bfd_std_section+0x2118>
  428870:	ldr	w8, [x19, #1336]
  428874:	mov	x23, x24
  428878:	add	w8, w8, #0x1
  42887c:	str	w8, [x19, #1336]
  428880:	cmp	x23, x26
  428884:	b.cs	427fa8 <ferror@plt+0x24708>  // b.hs, b.nlast
  428888:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  42888c:	sub	x1, x23, x22
  428890:	add	x0, x0, #0x6e2
  428894:	bl	4037a0 <printf@plt>
  428898:	mov	x24, x23
  42889c:	ldrb	w19, [x24], #1
  4288a0:	ldrb	w8, [sp, #113]
  4288a4:	subs	w9, w19, w8
  4288a8:	b.cs	4288e4 <ferror@plt+0x25044>  // b.hs, b.nlast
  4288ac:	cmp	w19, #0xc
  4288b0:	b.hi	4292bc <ferror@plt+0x25a1c>  // b.pmore
  4288b4:	adrp	x11, 447000 <warn@@Base+0x6e9c>
  4288b8:	add	x11, x11, #0x54a
  4288bc:	adr	x9, 4288cc <ferror@plt+0x2502c>
  4288c0:	ldrh	w10, [x11, x19, lsl #1]
  4288c4:	add	x9, x9, x10, lsl #2
  4288c8:	br	x9
  4288cc:	ldrb	w21, [sp, #106]
  4288d0:	mov	x9, xzr
  4288d4:	mov	x26, xzr
  4288d8:	mov	w10, wzr
  4288dc:	mov	w8, #0x1                   	// #1
  4288e0:	b	428994 <ferror@plt+0x250f4>
  4288e4:	ldrb	w8, [sp, #105]
  4288e8:	ldrb	w10, [sp, #112]
  4288ec:	and	w23, w9, #0xff
  4288f0:	cmp	w8, #0x1
  4288f4:	udiv	w19, w23, w10
  4288f8:	b.ne	428a40 <ferror@plt+0x251a0>  // b.any
  4288fc:	ldrb	w8, [sp, #104]
  428900:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  428904:	ldr	x9, [x10, #1464]
  428908:	mul	x26, x8, x19
  42890c:	add	x8, x26, x9
  428910:	str	x8, [x10, #1464]
  428914:	cbz	x26, 428b64 <ferror@plt+0x252c4>
  428918:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42891c:	mov	w2, #0x5                   	// #5
  428920:	mov	x0, xzr
  428924:	add	x1, x1, #0x6ee
  428928:	str	wzr, [x25, #64]
  42892c:	bl	403700 <dcgettext@plt>
  428930:	ldrsw	x8, [x25, #56]
  428934:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  428938:	add	x27, x27, #0x92
  42893c:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  428940:	add	w9, w8, #0x1
  428944:	add	x8, x25, x8, lsl #6
  428948:	mov	x19, x0
  42894c:	add	x21, x8, #0x368
  428950:	and	w8, w9, #0xf
  428954:	sub	x0, x29, #0x20
  428958:	mov	x1, x27
  42895c:	mov	x2, x28
  428960:	add	x3, x3, #0x289
  428964:	str	w8, [x25, #56]
  428968:	bl	4030a0 <sprintf@plt>
  42896c:	sub	x2, x29, #0x20
  428970:	mov	w1, #0x40                  	// #64
  428974:	mov	x0, x21
  428978:	mov	x3, x26
  42897c:	b	428bc4 <ferror@plt+0x25324>
  428980:	orr	w13, w8, #0x2
  428984:	cmp	w12, #0x0
  428988:	csel	w8, w8, w13, eq  // eq = none
  42898c:	add	x9, x9, #0x1
  428990:	tbz	w11, #7, 4289d8 <ferror@plt+0x25138>
  428994:	add	x11, x24, x9
  428998:	cmp	x11, x20
  42899c:	b.cs	4289dc <ferror@plt+0x2513c>  // b.hs, b.nlast
  4289a0:	ldrb	w11, [x11]
  4289a4:	cmp	w10, #0x3f
  4289a8:	and	x12, x11, #0x7f
  4289ac:	b.hi	428980 <ferror@plt+0x250e0>  // b.pmore
  4289b0:	mov	w13, w10
  4289b4:	lsl	x15, x12, x13
  4289b8:	orr	x26, x15, x26
  4289bc:	lsr	x13, x26, x13
  4289c0:	orr	w14, w8, #0x2
  4289c4:	cmp	x13, x12
  4289c8:	csel	w8, w8, w14, eq  // eq = none
  4289cc:	add	w10, w10, #0x7
  4289d0:	add	x9, x9, #0x1
  4289d4:	tbnz	w11, #7, 428994 <ferror@plt+0x250f4>
  4289d8:	and	w8, w8, #0xfffffffe
  4289dc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4289e0:	mov	w19, w9
  4289e4:	add	x1, x1, #0xc9
  4289e8:	tbnz	w8, #0, 4289f8 <ferror@plt+0x25158>
  4289ec:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4289f0:	add	x1, x1, #0xda
  4289f4:	tbz	w8, #1, 428a08 <ferror@plt+0x25168>
  4289f8:	mov	w2, #0x5                   	// #5
  4289fc:	mov	x0, xzr
  428a00:	bl	403700 <dcgettext@plt>
  428a04:	bl	4400a0 <error@@Base>
  428a08:	cbz	x26, 428a24 <ferror@plt+0x25184>
  428a0c:	add	x22, x24, x19
  428a10:	cmp	x22, x20
  428a14:	b.eq	428a24 <ferror@plt+0x25184>  // b.none
  428a18:	sub	x8, x20, x22
  428a1c:	cmp	x26, x8
  428a20:	b.ls	4298a8 <ferror@plt+0x26008>  // b.plast
  428a24:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428a28:	mov	w2, #0x5                   	// #5
  428a2c:	mov	x0, xzr
  428a30:	add	x1, x1, #0xb76
  428a34:	bl	403700 <dcgettext@plt>
  428a38:	bl	440164 <warn@@Base>
  428a3c:	b	42a07c <ferror@plt+0x267dc>
  428a40:	adrp	x13, 46b000 <_bfd_std_section+0x2118>
  428a44:	add	x13, x13, #0x508
  428a48:	ldrb	w9, [x13]
  428a4c:	ldrb	w10, [sp, #104]
  428a50:	ldr	x11, [x13, #176]
  428a54:	add	w9, w9, w19
  428a58:	udiv	w12, w9, w8
  428a5c:	mul	x10, x10, x12
  428a60:	msub	w8, w12, w8, w9
  428a64:	add	x9, x10, x11
  428a68:	str	x9, [x13, #176]
  428a6c:	strb	w8, [x13]
  428a70:	cbz	x10, 428a7c <ferror@plt+0x251dc>
  428a74:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  428a78:	str	wzr, [x8, #1336]
  428a7c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428a80:	mov	w2, #0x5                   	// #5
  428a84:	mov	x0, xzr
  428a88:	add	x1, x1, #0x723
  428a8c:	bl	403700 <dcgettext@plt>
  428a90:	adrp	x28, 46b000 <_bfd_std_section+0x2118>
  428a94:	add	x28, x28, #0x508
  428a98:	ldrsw	x8, [x28, #40]
  428a9c:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  428aa0:	adrp	x25, 44f000 <warn@@Base+0xee9c>
  428aa4:	add	x26, x28, #0x358
  428aa8:	add	w9, w8, #0x1
  428aac:	add	x27, x27, #0x92
  428ab0:	add	x25, x25, #0x248
  428ab4:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  428ab8:	mov	x21, x0
  428abc:	add	x22, x26, x8, lsl #6
  428ac0:	and	w8, w9, #0xf
  428ac4:	sub	x0, x29, #0x20
  428ac8:	mov	x1, x27
  428acc:	mov	x2, x25
  428ad0:	add	x3, x3, #0x289
  428ad4:	str	w8, [x28, #40]
  428ad8:	bl	4030a0 <sprintf@plt>
  428adc:	sub	x2, x29, #0x20
  428ae0:	mov	w1, #0x40                  	// #64
  428ae4:	mov	x0, x22
  428ae8:	mov	x3, x19
  428aec:	bl	403160 <snprintf@plt>
  428af0:	ldrsw	x8, [x28, #40]
  428af4:	ldr	x19, [x28, #176]
  428af8:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  428afc:	sub	x0, x29, #0x20
  428b00:	add	w9, w8, #0x1
  428b04:	add	x26, x26, x8, lsl #6
  428b08:	and	w8, w9, #0xf
  428b0c:	mov	x1, x27
  428b10:	mov	x2, x25
  428b14:	add	x3, x3, #0xfcb
  428b18:	str	w8, [x28, #40]
  428b1c:	bl	4030a0 <sprintf@plt>
  428b20:	sub	x2, x29, #0x20
  428b24:	mov	w1, #0x40                  	// #64
  428b28:	mov	x0, x26
  428b2c:	mov	x3, x19
  428b30:	bl	403160 <snprintf@plt>
  428b34:	ldrb	w4, [x28]
  428b38:	adrp	x5, 445000 <warn@@Base+0x4e9c>
  428b3c:	mov	x0, x21
  428b40:	mov	w1, w23
  428b44:	mov	x2, x22
  428b48:	mov	x3, x26
  428b4c:	add	x5, x5, #0x830
  428b50:	mov	x28, x25
  428b54:	bl	4037a0 <printf@plt>
  428b58:	adrp	x25, 46b000 <_bfd_std_section+0x2118>
  428b5c:	add	x25, x25, #0x4f8
  428b60:	b	428c2c <ferror@plt+0x2538c>
  428b64:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428b68:	mov	w2, #0x5                   	// #5
  428b6c:	mov	x0, xzr
  428b70:	add	x1, x1, #0x6ee
  428b74:	bl	403700 <dcgettext@plt>
  428b78:	ldrsw	x8, [x25, #56]
  428b7c:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  428b80:	add	x27, x27, #0x92
  428b84:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  428b88:	add	w9, w8, #0x1
  428b8c:	add	x8, x25, x8, lsl #6
  428b90:	mov	x19, x0
  428b94:	add	x21, x8, #0x368
  428b98:	and	w8, w9, #0xf
  428b9c:	sub	x0, x29, #0x20
  428ba0:	mov	x1, x27
  428ba4:	mov	x2, x28
  428ba8:	add	x3, x3, #0x289
  428bac:	str	w8, [x25, #56]
  428bb0:	bl	4030a0 <sprintf@plt>
  428bb4:	sub	x2, x29, #0x20
  428bb8:	mov	w1, #0x40                  	// #64
  428bbc:	mov	x0, x21
  428bc0:	mov	x3, xzr
  428bc4:	bl	403160 <snprintf@plt>
  428bc8:	ldrsw	x8, [x25, #56]
  428bcc:	ldr	x26, [x25, #192]
  428bd0:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  428bd4:	sub	x0, x29, #0x20
  428bd8:	add	w9, w8, #0x1
  428bdc:	add	x8, x25, x8, lsl #6
  428be0:	add	x22, x8, #0x368
  428be4:	and	w8, w9, #0xf
  428be8:	mov	x1, x27
  428bec:	mov	x2, x28
  428bf0:	add	x3, x3, #0xfcb
  428bf4:	str	w8, [x25, #56]
  428bf8:	bl	4030a0 <sprintf@plt>
  428bfc:	sub	x2, x29, #0x20
  428c00:	mov	w1, #0x40                  	// #64
  428c04:	mov	x0, x22
  428c08:	mov	x3, x26
  428c0c:	bl	403160 <snprintf@plt>
  428c10:	adrp	x4, 445000 <warn@@Base+0x4e9c>
  428c14:	mov	x0, x19
  428c18:	mov	w1, w23
  428c1c:	mov	x2, x21
  428c20:	mov	x3, x22
  428c24:	add	x4, x4, #0x830
  428c28:	bl	4037a0 <printf@plt>
  428c2c:	ldrb	w8, [sp, #112]
  428c30:	ldrsw	x9, [sp, #108]
  428c34:	ldr	w10, [x25, #80]
  428c38:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428c3c:	udiv	w11, w23, w8
  428c40:	msub	w8, w11, w8, w23
  428c44:	add	x19, x9, x8
  428c48:	add	w8, w10, w19
  428c4c:	mov	w2, #0x5                   	// #5
  428c50:	mov	x0, xzr
  428c54:	add	x1, x1, #0x75c
  428c58:	str	w8, [x25, #80]
  428c5c:	bl	403700 <dcgettext@plt>
  428c60:	ldrsw	x8, [x25, #56]
  428c64:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  428c68:	mov	x21, x0
  428c6c:	sub	x0, x29, #0x20
  428c70:	add	w9, w8, #0x1
  428c74:	add	x8, x25, x8, lsl #6
  428c78:	add	x22, x8, #0x368
  428c7c:	and	w8, w9, #0xf
  428c80:	mov	x1, x27
  428c84:	mov	x2, x28
  428c88:	add	x3, x3, #0xb34
  428c8c:	str	w8, [x25, #56]
  428c90:	bl	4030a0 <sprintf@plt>
  428c94:	sub	x2, x29, #0x20
  428c98:	mov	w1, #0x40                  	// #64
  428c9c:	mov	x0, x22
  428ca0:	mov	x3, x19
  428ca4:	bl	403160 <snprintf@plt>
  428ca8:	ldr	w2, [x25, #80]
  428cac:	mov	x0, x21
  428cb0:	mov	x1, x22
  428cb4:	bl	4037a0 <printf@plt>
  428cb8:	ldr	w8, [x25, #64]
  428cbc:	ldr	x26, [sp, #56]
  428cc0:	cbz	w8, 428850 <ferror@plt+0x24fb0>
  428cc4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428cc8:	mov	w2, #0x5                   	// #5
  428ccc:	mov	x0, xzr
  428cd0:	add	x1, x1, #0x772
  428cd4:	bl	403700 <dcgettext@plt>
  428cd8:	adrp	x19, 46b000 <_bfd_std_section+0x2118>
  428cdc:	ldr	w1, [x19, #1336]
  428ce0:	bl	4037a0 <printf@plt>
  428ce4:	ldr	x22, [sp, #64]
  428ce8:	adrp	x27, 44c000 <warn@@Base+0xbe9c>
  428cec:	add	x27, x27, #0x771
  428cf0:	b	428870 <ferror@plt+0x24fd0>
  428cf4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428cf8:	mov	w2, #0x5                   	// #5
  428cfc:	mov	x0, xzr
  428d00:	add	x1, x1, #0x77e
  428d04:	bl	403700 <dcgettext@plt>
  428d08:	bl	4037a0 <printf@plt>
  428d0c:	adrp	x19, 46b000 <_bfd_std_section+0x2118>
  428d10:	ldr	w8, [x19, #1336]
  428d14:	cbz	w8, 4297a0 <ferror@plt+0x25f00>
  428d18:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428d1c:	mov	w2, #0x5                   	// #5
  428d20:	mov	x0, xzr
  428d24:	add	x1, x1, #0x772
  428d28:	bl	403700 <dcgettext@plt>
  428d2c:	ldr	w1, [x19, #1336]
  428d30:	bl	4037a0 <printf@plt>
  428d34:	b	428870 <ferror@plt+0x24fd0>
  428d38:	mov	x9, xzr
  428d3c:	mov	x19, xzr
  428d40:	mov	w10, wzr
  428d44:	mov	w8, #0x1                   	// #1
  428d48:	b	428d60 <ferror@plt+0x254c0>
  428d4c:	orr	w13, w8, #0x2
  428d50:	cmp	w12, #0x0
  428d54:	csel	w8, w8, w13, eq  // eq = none
  428d58:	add	x9, x9, #0x1
  428d5c:	tbz	w11, #7, 428da4 <ferror@plt+0x25504>
  428d60:	add	x11, x24, x9
  428d64:	cmp	x11, x20
  428d68:	b.cs	428da8 <ferror@plt+0x25508>  // b.hs, b.nlast
  428d6c:	ldrb	w11, [x11]
  428d70:	cmp	w10, #0x3f
  428d74:	and	x12, x11, #0x7f
  428d78:	b.hi	428d4c <ferror@plt+0x254ac>  // b.pmore
  428d7c:	mov	w13, w10
  428d80:	lsl	x15, x12, x13
  428d84:	orr	x19, x15, x19
  428d88:	lsr	x13, x19, x13
  428d8c:	orr	w14, w8, #0x2
  428d90:	cmp	x13, x12
  428d94:	csel	w8, w8, w14, eq  // eq = none
  428d98:	add	w10, w10, #0x7
  428d9c:	add	x9, x9, #0x1
  428da0:	tbnz	w11, #7, 428d60 <ferror@plt+0x254c0>
  428da4:	and	w8, w8, #0xfffffffe
  428da8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  428dac:	add	x23, x24, w9, uxtw
  428db0:	add	x1, x1, #0xc9
  428db4:	tbnz	w8, #0, 428dc4 <ferror@plt+0x25524>
  428db8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  428dbc:	add	x1, x1, #0xda
  428dc0:	tbz	w8, #1, 428dd4 <ferror@plt+0x25534>
  428dc4:	mov	w2, #0x5                   	// #5
  428dc8:	mov	x0, xzr
  428dcc:	bl	403700 <dcgettext@plt>
  428dd0:	bl	4400a0 <error@@Base>
  428dd4:	ldrb	w8, [sp, #105]
  428dd8:	cmp	x8, #0x1
  428ddc:	b.ne	429568 <ferror@plt+0x25cc8>  // b.any
  428de0:	ldrb	w8, [sp, #104]
  428de4:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  428de8:	ldr	x9, [x10, #1464]
  428dec:	mul	x24, x19, x8
  428df0:	add	x8, x24, x9
  428df4:	str	x8, [x10, #1464]
  428df8:	cbz	x24, 429a08 <ferror@plt+0x26168>
  428dfc:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428e00:	mov	w2, #0x5                   	// #5
  428e04:	mov	x0, xzr
  428e08:	add	x1, x1, #0x785
  428e0c:	str	wzr, [x25, #64]
  428e10:	bl	403700 <dcgettext@plt>
  428e14:	ldrsw	x8, [x25, #56]
  428e18:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  428e1c:	add	x27, x27, #0x92
  428e20:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  428e24:	add	w9, w8, #0x1
  428e28:	add	x8, x25, x8, lsl #6
  428e2c:	mov	x19, x0
  428e30:	add	x21, x8, #0x368
  428e34:	and	w8, w9, #0xf
  428e38:	sub	x0, x29, #0x20
  428e3c:	mov	x1, x27
  428e40:	mov	x2, x28
  428e44:	add	x3, x3, #0x289
  428e48:	str	w8, [x25, #56]
  428e4c:	bl	4030a0 <sprintf@plt>
  428e50:	sub	x2, x29, #0x20
  428e54:	mov	w1, #0x40                  	// #64
  428e58:	mov	x0, x21
  428e5c:	mov	x3, x24
  428e60:	b	429a68 <ferror@plt+0x261c8>
  428e64:	mov	x9, xzr
  428e68:	mov	x19, xzr
  428e6c:	mov	w10, wzr
  428e70:	mov	w8, #0x1                   	// #1
  428e74:	b	428e8c <ferror@plt+0x255ec>
  428e78:	orr	w13, w8, #0x2
  428e7c:	cmp	w12, #0x0
  428e80:	csel	w8, w8, w13, eq  // eq = none
  428e84:	add	x9, x9, #0x1
  428e88:	tbz	w11, #7, 428ed0 <ferror@plt+0x25630>
  428e8c:	add	x11, x24, x9
  428e90:	cmp	x11, x20
  428e94:	b.cs	428eec <ferror@plt+0x2564c>  // b.hs, b.nlast
  428e98:	ldrb	w11, [x11]
  428e9c:	cmp	w10, #0x3f
  428ea0:	and	x12, x11, #0x7f
  428ea4:	b.hi	428e78 <ferror@plt+0x255d8>  // b.pmore
  428ea8:	mov	w13, w10
  428eac:	lsl	x15, x12, x13
  428eb0:	orr	x19, x15, x19
  428eb4:	lsr	x13, x19, x13
  428eb8:	orr	w14, w8, #0x2
  428ebc:	cmp	x13, x12
  428ec0:	csel	w8, w8, w14, eq  // eq = none
  428ec4:	add	w10, w10, #0x7
  428ec8:	add	x9, x9, #0x1
  428ecc:	tbnz	w11, #7, 428e8c <ferror@plt+0x255ec>
  428ed0:	and	w8, w8, #0xfffffffe
  428ed4:	tbz	w11, #6, 428eec <ferror@plt+0x2564c>
  428ed8:	cmp	w10, #0x40
  428edc:	b.cs	428eec <ferror@plt+0x2564c>  // b.hs, b.nlast
  428ee0:	mov	x11, #0xffffffffffffffff    	// #-1
  428ee4:	lsl	x10, x11, x10
  428ee8:	orr	x19, x10, x19
  428eec:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  428ef0:	mov	x27, x22
  428ef4:	add	x23, x24, w9, uxtw
  428ef8:	add	x1, x1, #0xc9
  428efc:	tbnz	w8, #0, 428f0c <ferror@plt+0x2566c>
  428f00:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  428f04:	add	x1, x1, #0xda
  428f08:	tbz	w8, #1, 428f1c <ferror@plt+0x2567c>
  428f0c:	mov	w2, #0x5                   	// #5
  428f10:	mov	x0, xzr
  428f14:	bl	403700 <dcgettext@plt>
  428f18:	bl	4400a0 <error@@Base>
  428f1c:	ldr	w8, [x25, #80]
  428f20:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  428f24:	mov	w2, #0x5                   	// #5
  428f28:	mov	x0, xzr
  428f2c:	add	w8, w8, w19
  428f30:	add	x1, x1, #0x7c5
  428f34:	str	w8, [x25, #80]
  428f38:	bl	403700 <dcgettext@plt>
  428f3c:	ldrsw	x8, [x25, #56]
  428f40:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  428f44:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  428f48:	mov	x21, x0
  428f4c:	add	w9, w8, #0x1
  428f50:	add	x8, x25, x8, lsl #6
  428f54:	add	x22, x8, #0x368
  428f58:	and	w8, w9, #0xf
  428f5c:	sub	x0, x29, #0x20
  428f60:	add	x1, x1, #0x92
  428f64:	mov	x2, x28
  428f68:	add	x3, x3, #0xb34
  428f6c:	str	w8, [x25, #56]
  428f70:	bl	4030a0 <sprintf@plt>
  428f74:	sub	x2, x29, #0x20
  428f78:	mov	w1, #0x40                  	// #64
  428f7c:	mov	x0, x22
  428f80:	mov	x3, x19
  428f84:	bl	403160 <snprintf@plt>
  428f88:	ldr	w2, [x25, #80]
  428f8c:	mov	x0, x21
  428f90:	mov	x1, x22
  428f94:	bl	4037a0 <printf@plt>
  428f98:	b	4292ac <ferror@plt+0x25a0c>
  428f9c:	mov	x9, xzr
  428fa0:	mov	x19, xzr
  428fa4:	mov	w10, wzr
  428fa8:	mov	w8, #0x1                   	// #1
  428fac:	b	428fc4 <ferror@plt+0x25724>
  428fb0:	orr	w13, w8, #0x2
  428fb4:	cmp	w12, #0x0
  428fb8:	csel	w8, w8, w13, eq  // eq = none
  428fbc:	add	x9, x9, #0x1
  428fc0:	tbz	w11, #7, 429008 <ferror@plt+0x25768>
  428fc4:	add	x11, x24, x9
  428fc8:	cmp	x11, x20
  428fcc:	b.cs	42900c <ferror@plt+0x2576c>  // b.hs, b.nlast
  428fd0:	ldrb	w11, [x11]
  428fd4:	cmp	w10, #0x3f
  428fd8:	and	x12, x11, #0x7f
  428fdc:	b.hi	428fb0 <ferror@plt+0x25710>  // b.pmore
  428fe0:	mov	w13, w10
  428fe4:	lsl	x15, x12, x13
  428fe8:	orr	x19, x15, x19
  428fec:	lsr	x13, x19, x13
  428ff0:	orr	w14, w8, #0x2
  428ff4:	cmp	x13, x12
  428ff8:	csel	w8, w8, w14, eq  // eq = none
  428ffc:	add	w10, w10, #0x7
  429000:	add	x9, x9, #0x1
  429004:	tbnz	w11, #7, 428fc4 <ferror@plt+0x25724>
  429008:	and	w8, w8, #0xfffffffe
  42900c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429010:	mov	x27, x22
  429014:	add	x23, x24, w9, uxtw
  429018:	add	x1, x1, #0xc9
  42901c:	tbnz	w8, #0, 42902c <ferror@plt+0x2578c>
  429020:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429024:	add	x1, x1, #0xda
  429028:	tbz	w8, #1, 42903c <ferror@plt+0x2579c>
  42902c:	mov	w2, #0x5                   	// #5
  429030:	mov	x0, xzr
  429034:	bl	403700 <dcgettext@plt>
  429038:	bl	4400a0 <error@@Base>
  42903c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429040:	mov	w2, #0x5                   	// #5
  429044:	mov	x0, xzr
  429048:	add	x1, x1, #0x7e1
  42904c:	bl	403700 <dcgettext@plt>
  429050:	ldrsw	x8, [x25, #56]
  429054:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429058:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42905c:	mov	x21, x0
  429060:	add	w9, w8, #0x1
  429064:	add	x8, x25, x8, lsl #6
  429068:	add	x22, x8, #0x368
  42906c:	and	w8, w9, #0xf
  429070:	sub	x0, x29, #0x20
  429074:	add	x1, x1, #0x92
  429078:	mov	x2, x28
  42907c:	add	x3, x3, #0x289
  429080:	str	w8, [x25, #56]
  429084:	bl	4030a0 <sprintf@plt>
  429088:	sub	x2, x29, #0x20
  42908c:	mov	w1, #0x40                  	// #64
  429090:	mov	x0, x22
  429094:	mov	x3, x19
  429098:	bl	403160 <snprintf@plt>
  42909c:	mov	x0, x21
  4290a0:	mov	x1, x22
  4290a4:	bl	4037a0 <printf@plt>
  4290a8:	str	w19, [x25, #72]
  4290ac:	b	4292ac <ferror@plt+0x25a0c>
  4290b0:	mov	x9, xzr
  4290b4:	mov	x19, xzr
  4290b8:	mov	w10, wzr
  4290bc:	mov	w8, #0x1                   	// #1
  4290c0:	b	4290d8 <ferror@plt+0x25838>
  4290c4:	orr	w13, w8, #0x2
  4290c8:	cmp	w12, #0x0
  4290cc:	csel	w8, w8, w13, eq  // eq = none
  4290d0:	add	x9, x9, #0x1
  4290d4:	tbz	w11, #7, 42911c <ferror@plt+0x2587c>
  4290d8:	add	x11, x24, x9
  4290dc:	cmp	x11, x20
  4290e0:	b.cs	429120 <ferror@plt+0x25880>  // b.hs, b.nlast
  4290e4:	ldrb	w11, [x11]
  4290e8:	cmp	w10, #0x3f
  4290ec:	and	x12, x11, #0x7f
  4290f0:	b.hi	4290c4 <ferror@plt+0x25824>  // b.pmore
  4290f4:	mov	w13, w10
  4290f8:	lsl	x15, x12, x13
  4290fc:	orr	x19, x15, x19
  429100:	lsr	x13, x19, x13
  429104:	orr	w14, w8, #0x2
  429108:	cmp	x13, x12
  42910c:	csel	w8, w8, w14, eq  // eq = none
  429110:	add	w10, w10, #0x7
  429114:	add	x9, x9, #0x1
  429118:	tbnz	w11, #7, 4290d8 <ferror@plt+0x25838>
  42911c:	and	w8, w8, #0xfffffffe
  429120:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429124:	mov	x27, x22
  429128:	add	x23, x24, w9, uxtw
  42912c:	add	x1, x1, #0xc9
  429130:	tbnz	w8, #0, 429140 <ferror@plt+0x258a0>
  429134:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429138:	add	x1, x1, #0xda
  42913c:	tbz	w8, #1, 429150 <ferror@plt+0x258b0>
  429140:	mov	w2, #0x5                   	// #5
  429144:	mov	x0, xzr
  429148:	bl	403700 <dcgettext@plt>
  42914c:	bl	4400a0 <error@@Base>
  429150:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429154:	mov	w2, #0x5                   	// #5
  429158:	mov	x0, xzr
  42915c:	add	x1, x1, #0x815
  429160:	b	429250 <ferror@plt+0x259b0>
  429164:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429168:	mov	w2, #0x5                   	// #5
  42916c:	mov	x0, xzr
  429170:	add	x1, x1, #0x83e
  429174:	b	429540 <ferror@plt+0x25ca0>
  429178:	add	x23, x23, #0x3
  42917c:	cmp	x23, x20
  429180:	b.cs	429680 <ferror@plt+0x25de0>  // b.hs, b.nlast
  429184:	mov	w1, #0x2                   	// #2
  429188:	b	4296a0 <ferror@plt+0x25e00>
  42918c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429190:	mov	w2, #0x5                   	// #5
  429194:	mov	x0, xzr
  429198:	add	x1, x1, #0x8ed
  42919c:	b	429540 <ferror@plt+0x25ca0>
  4291a0:	mov	x9, xzr
  4291a4:	mov	x19, xzr
  4291a8:	mov	w10, wzr
  4291ac:	mov	w8, #0x1                   	// #1
  4291b0:	b	4291c8 <ferror@plt+0x25928>
  4291b4:	orr	w13, w8, #0x2
  4291b8:	cmp	w12, #0x0
  4291bc:	csel	w8, w8, w13, eq  // eq = none
  4291c0:	add	x9, x9, #0x1
  4291c4:	tbz	w11, #7, 42920c <ferror@plt+0x2596c>
  4291c8:	add	x11, x24, x9
  4291cc:	cmp	x11, x20
  4291d0:	b.cs	429210 <ferror@plt+0x25970>  // b.hs, b.nlast
  4291d4:	ldrb	w11, [x11]
  4291d8:	cmp	w10, #0x3f
  4291dc:	and	x12, x11, #0x7f
  4291e0:	b.hi	4291b4 <ferror@plt+0x25914>  // b.pmore
  4291e4:	mov	w13, w10
  4291e8:	lsl	x15, x12, x13
  4291ec:	orr	x19, x15, x19
  4291f0:	lsr	x13, x19, x13
  4291f4:	orr	w14, w8, #0x2
  4291f8:	cmp	x13, x12
  4291fc:	csel	w8, w8, w14, eq  // eq = none
  429200:	add	w10, w10, #0x7
  429204:	add	x9, x9, #0x1
  429208:	tbnz	w11, #7, 4291c8 <ferror@plt+0x25928>
  42920c:	and	w8, w8, #0xfffffffe
  429210:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429214:	mov	x27, x22
  429218:	add	x23, x24, w9, uxtw
  42921c:	add	x1, x1, #0xc9
  429220:	tbnz	w8, #0, 429230 <ferror@plt+0x25990>
  429224:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429228:	add	x1, x1, #0xda
  42922c:	tbz	w8, #1, 429240 <ferror@plt+0x259a0>
  429230:	mov	w2, #0x5                   	// #5
  429234:	mov	x0, xzr
  429238:	bl	403700 <dcgettext@plt>
  42923c:	bl	4400a0 <error@@Base>
  429240:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429244:	mov	w2, #0x5                   	// #5
  429248:	mov	x0, xzr
  42924c:	add	x1, x1, #0x90b
  429250:	bl	403700 <dcgettext@plt>
  429254:	ldrsw	x8, [x25, #56]
  429258:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42925c:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  429260:	mov	x21, x0
  429264:	add	w9, w8, #0x1
  429268:	add	x8, x25, x8, lsl #6
  42926c:	add	x22, x8, #0x368
  429270:	and	w8, w9, #0xf
  429274:	sub	x0, x29, #0x20
  429278:	add	x1, x1, #0x92
  42927c:	mov	x2, x28
  429280:	add	x3, x3, #0x289
  429284:	str	w8, [x25, #56]
  429288:	bl	4030a0 <sprintf@plt>
  42928c:	sub	x2, x29, #0x20
  429290:	mov	w1, #0x40                  	// #64
  429294:	mov	x0, x22
  429298:	mov	x3, x19
  42929c:	bl	403160 <snprintf@plt>
  4292a0:	mov	x0, x21
  4292a4:	mov	x1, x22
  4292a8:	bl	4037a0 <printf@plt>
  4292ac:	mov	x22, x27
  4292b0:	adrp	x27, 44c000 <warn@@Base+0xbe9c>
  4292b4:	add	x27, x27, #0x771
  4292b8:	b	428880 <ferror@plt+0x24fe0>
  4292bc:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4292c0:	mov	w2, #0x5                   	// #5
  4292c4:	mov	x0, xzr
  4292c8:	add	x1, x1, #0x91c
  4292cc:	bl	403700 <dcgettext@plt>
  4292d0:	mov	w1, w19
  4292d4:	bl	4037a0 <printf@plt>
  4292d8:	ldr	x8, [sp, #32]
  4292dc:	cbz	x8, 429550 <ferror@plt+0x25cb0>
  4292e0:	add	x8, x19, x8
  4292e4:	ldurb	w22, [x8, #-1]
  4292e8:	cbz	w22, 429550 <ferror@plt+0x25cb0>
  4292ec:	adrp	x23, 44b000 <warn@@Base+0xae9c>
  4292f0:	add	x23, x23, #0x92
  4292f4:	b	42937c <ferror@plt+0x25adc>
  4292f8:	mov	w2, #0x5                   	// #5
  4292fc:	mov	x0, xzr
  429300:	bl	403700 <dcgettext@plt>
  429304:	bl	4400a0 <error@@Base>
  429308:	ldrsw	x8, [x25, #56]
  42930c:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  429310:	sub	x0, x29, #0x20
  429314:	mov	x1, x23
  429318:	add	w9, w8, #0x1
  42931c:	add	x8, x25, x8, lsl #6
  429320:	add	x21, x8, #0x368
  429324:	and	w8, w9, #0xf
  429328:	mov	x2, x28
  42932c:	add	x3, x3, #0xfcb
  429330:	str	w8, [x25, #56]
  429334:	bl	4030a0 <sprintf@plt>
  429338:	sub	x2, x29, #0x20
  42933c:	mov	w1, #0x40                  	// #64
  429340:	mov	x0, x21
  429344:	mov	x3, x19
  429348:	bl	403160 <snprintf@plt>
  42934c:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  429350:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  429354:	cmp	w22, #0x1
  429358:	add	x8, x8, #0x75
  42935c:	add	x9, x9, #0x830
  429360:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  429364:	csel	x2, x9, x8, eq  // eq = none
  429368:	add	x0, x0, #0x71c
  42936c:	mov	x1, x21
  429370:	bl	4037a0 <printf@plt>
  429374:	subs	w22, w22, #0x1
  429378:	b.le	429550 <ferror@plt+0x25cb0>
  42937c:	mov	x9, xzr
  429380:	mov	x19, xzr
  429384:	mov	w10, wzr
  429388:	mov	w8, #0x1                   	// #1
  42938c:	b	4293a4 <ferror@plt+0x25b04>
  429390:	orr	w13, w8, #0x2
  429394:	cmp	w12, #0x0
  429398:	csel	w8, w8, w13, eq  // eq = none
  42939c:	add	x9, x9, #0x1
  4293a0:	tbz	w11, #7, 4293e8 <ferror@plt+0x25b48>
  4293a4:	add	x11, x24, x9
  4293a8:	cmp	x11, x20
  4293ac:	b.cs	4293ec <ferror@plt+0x25b4c>  // b.hs, b.nlast
  4293b0:	ldrb	w11, [x11]
  4293b4:	cmp	w10, #0x3f
  4293b8:	and	x12, x11, #0x7f
  4293bc:	b.hi	429390 <ferror@plt+0x25af0>  // b.pmore
  4293c0:	mov	w13, w10
  4293c4:	lsl	x15, x12, x13
  4293c8:	orr	x19, x15, x19
  4293cc:	lsr	x13, x19, x13
  4293d0:	orr	w14, w8, #0x2
  4293d4:	cmp	x13, x12
  4293d8:	csel	w8, w8, w14, eq  // eq = none
  4293dc:	add	w10, w10, #0x7
  4293e0:	add	x9, x9, #0x1
  4293e4:	tbnz	w11, #7, 4293a4 <ferror@plt+0x25b04>
  4293e8:	and	w8, w8, #0xfffffffe
  4293ec:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  4293f0:	add	x24, x24, w9, uxtw
  4293f4:	add	x1, x1, #0xc9
  4293f8:	tbnz	w8, #0, 4292f8 <ferror@plt+0x25a58>
  4293fc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429400:	add	x1, x1, #0xda
  429404:	tbnz	w8, #1, 4292f8 <ferror@plt+0x25a58>
  429408:	b	429308 <ferror@plt+0x25a68>
  42940c:	ldr	w8, [x25, #88]
  429410:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429414:	mov	w2, #0x5                   	// #5
  429418:	mov	x0, xzr
  42941c:	cmp	w8, #0x0
  429420:	add	x1, x1, #0x829
  429424:	cset	w19, eq  // eq = none
  429428:	bl	403700 <dcgettext@plt>
  42942c:	ldrsw	x8, [x25, #56]
  429430:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429434:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  429438:	mov	x21, x0
  42943c:	add	w9, w8, #0x1
  429440:	add	x8, x25, x8, lsl #6
  429444:	mov	x23, x22
  429448:	add	x22, x8, #0x368
  42944c:	and	w8, w9, #0xf
  429450:	sub	x0, x29, #0x20
  429454:	add	x1, x1, #0x92
  429458:	mov	x2, x28
  42945c:	add	x3, x3, #0xb34
  429460:	str	w8, [x25, #56]
  429464:	bl	4030a0 <sprintf@plt>
  429468:	sub	x2, x29, #0x20
  42946c:	mov	w1, #0x40                  	// #64
  429470:	mov	x0, x22
  429474:	mov	x3, x19
  429478:	bl	403160 <snprintf@plt>
  42947c:	mov	x0, x21
  429480:	mov	x1, x22
  429484:	mov	x22, x23
  429488:	bl	4037a0 <printf@plt>
  42948c:	str	w19, [x25, #88]
  429490:	mov	x23, x24
  429494:	b	428880 <ferror@plt+0x24fe0>
  429498:	ldrb	w9, [sp, #112]
  42949c:	ldrb	w10, [sp, #105]
  4294a0:	eor	w8, w8, #0xff
  4294a4:	udiv	w19, w8, w9
  4294a8:	cbz	w10, 4297b4 <ferror@plt+0x25f14>
  4294ac:	ldrb	w8, [sp, #104]
  4294b0:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  4294b4:	ldr	x9, [x10, #1464]
  4294b8:	mul	x23, x8, x19
  4294bc:	add	x8, x23, x9
  4294c0:	str	x8, [x10, #1464]
  4294c4:	cbz	x23, 429938 <ferror@plt+0x26098>
  4294c8:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4294cc:	mov	w2, #0x5                   	// #5
  4294d0:	mov	x0, xzr
  4294d4:	add	x1, x1, #0x851
  4294d8:	str	wzr, [x25, #64]
  4294dc:	bl	403700 <dcgettext@plt>
  4294e0:	ldrsw	x8, [x25, #56]
  4294e4:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  4294e8:	add	x27, x27, #0x92
  4294ec:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  4294f0:	add	w9, w8, #0x1
  4294f4:	add	x8, x25, x8, lsl #6
  4294f8:	mov	x19, x0
  4294fc:	add	x21, x8, #0x368
  429500:	and	w8, w9, #0xf
  429504:	sub	x0, x29, #0x20
  429508:	mov	x1, x27
  42950c:	mov	x2, x28
  429510:	add	x3, x3, #0x289
  429514:	str	w8, [x25, #56]
  429518:	bl	4030a0 <sprintf@plt>
  42951c:	sub	x2, x29, #0x20
  429520:	mov	w1, #0x40                  	// #64
  429524:	mov	x0, x21
  429528:	mov	x3, x23
  42952c:	b	429998 <ferror@plt+0x260f8>
  429530:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429534:	mov	w2, #0x5                   	// #5
  429538:	mov	x0, xzr
  42953c:	add	x1, x1, #0x8d1
  429540:	bl	403700 <dcgettext@plt>
  429544:	bl	4037a0 <printf@plt>
  429548:	mov	x23, x24
  42954c:	b	428880 <ferror@plt+0x24fe0>
  429550:	adrp	x8, 468000 <_sch_istable+0x1c50>
  429554:	ldr	x1, [x8, #3808]
  429558:	mov	w0, #0xa                   	// #10
  42955c:	bl	4030b0 <putc@plt>
  429560:	mov	x23, x24
  429564:	b	429ad4 <ferror@plt+0x26234>
  429568:	adrp	x13, 46b000 <_bfd_std_section+0x2118>
  42956c:	add	x13, x13, #0x508
  429570:	ldrb	w9, [x13]
  429574:	ldrb	w10, [sp, #104]
  429578:	ldr	x11, [x13, #176]
  42957c:	add	x9, x19, x9
  429580:	udiv	x12, x9, x8
  429584:	mul	x10, x12, x10
  429588:	msub	w8, w12, w8, w9
  42958c:	add	x9, x11, w10, uxtw
  429590:	str	x9, [x13, #176]
  429594:	strb	w8, [x13]
  429598:	cbz	w10, 4295a4 <ferror@plt+0x25d04>
  42959c:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  4295a0:	str	wzr, [x8, #1336]
  4295a4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4295a8:	mov	w2, #0x5                   	// #5
  4295ac:	mov	x0, xzr
  4295b0:	add	x1, x1, #0x7a3
  4295b4:	bl	403700 <dcgettext@plt>
  4295b8:	adrp	x28, 46b000 <_bfd_std_section+0x2118>
  4295bc:	add	x28, x28, #0x508
  4295c0:	ldrsw	x8, [x28, #40]
  4295c4:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  4295c8:	adrp	x25, 44f000 <warn@@Base+0xee9c>
  4295cc:	add	x24, x28, #0x358
  4295d0:	add	w9, w8, #0x1
  4295d4:	add	x27, x27, #0x92
  4295d8:	add	x25, x25, #0x248
  4295dc:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  4295e0:	mov	x21, x0
  4295e4:	add	x22, x24, x8, lsl #6
  4295e8:	and	w8, w9, #0xf
  4295ec:	sub	x0, x29, #0x20
  4295f0:	mov	x1, x27
  4295f4:	mov	x2, x25
  4295f8:	add	x3, x3, #0x289
  4295fc:	str	w8, [x28, #40]
  429600:	bl	4030a0 <sprintf@plt>
  429604:	sub	x2, x29, #0x20
  429608:	mov	w1, #0x40                  	// #64
  42960c:	mov	x0, x22
  429610:	mov	x3, x19
  429614:	bl	403160 <snprintf@plt>
  429618:	ldrsw	x8, [x28, #40]
  42961c:	ldr	x19, [x28, #176]
  429620:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  429624:	sub	x0, x29, #0x20
  429628:	add	w9, w8, #0x1
  42962c:	add	x24, x24, x8, lsl #6
  429630:	and	w8, w9, #0xf
  429634:	mov	x1, x27
  429638:	mov	x2, x25
  42963c:	add	x3, x3, #0xfcb
  429640:	str	w8, [x28, #40]
  429644:	bl	4030a0 <sprintf@plt>
  429648:	sub	x2, x29, #0x20
  42964c:	mov	w1, #0x40                  	// #64
  429650:	mov	x0, x24
  429654:	mov	x3, x19
  429658:	bl	403160 <snprintf@plt>
  42965c:	ldrb	w3, [x28]
  429660:	adrp	x4, 445000 <warn@@Base+0x4e9c>
  429664:	mov	x0, x21
  429668:	mov	x1, x22
  42966c:	mov	x2, x24
  429670:	add	x4, x4, #0x830
  429674:	mov	x28, x25
  429678:	bl	4037a0 <printf@plt>
  42967c:	b	429790 <ferror@plt+0x25ef0>
  429680:	cmp	x24, x20
  429684:	b.cs	429698 <ferror@plt+0x25df8>  // b.hs, b.nlast
  429688:	sub	w1, w20, w24
  42968c:	sub	w8, w1, #0x1
  429690:	cmp	w8, #0x7
  429694:	b.ls	4296a0 <ferror@plt+0x25e00>  // b.plast
  429698:	mov	x19, xzr
  42969c:	b	4296b4 <ferror@plt+0x25e14>
  4296a0:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4296a4:	ldr	x8, [x8, #648]
  4296a8:	mov	x0, x24
  4296ac:	blr	x8
  4296b0:	mov	x19, x0
  4296b4:	adrp	x28, 46b000 <_bfd_std_section+0x2118>
  4296b8:	add	x28, x28, #0x508
  4296bc:	ldr	x8, [x28, #176]
  4296c0:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4296c4:	mov	w2, #0x5                   	// #5
  4296c8:	mov	x0, xzr
  4296cc:	add	x8, x8, x19
  4296d0:	add	x1, x1, #0x8a3
  4296d4:	str	x8, [x28, #176]
  4296d8:	strb	wzr, [x28]
  4296dc:	bl	403700 <dcgettext@plt>
  4296e0:	ldrsw	x8, [x28, #40]
  4296e4:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  4296e8:	adrp	x25, 44f000 <warn@@Base+0xee9c>
  4296ec:	add	x24, x28, #0x358
  4296f0:	add	w9, w8, #0x1
  4296f4:	add	x27, x27, #0x92
  4296f8:	add	x25, x25, #0x248
  4296fc:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  429700:	mov	x21, x0
  429704:	add	x22, x24, x8, lsl #6
  429708:	and	w8, w9, #0xf
  42970c:	sub	x0, x29, #0x20
  429710:	mov	x1, x27
  429714:	mov	x2, x25
  429718:	add	x3, x3, #0x289
  42971c:	str	w8, [x28, #40]
  429720:	bl	4030a0 <sprintf@plt>
  429724:	sub	x2, x29, #0x20
  429728:	mov	w1, #0x40                  	// #64
  42972c:	mov	x0, x22
  429730:	mov	x3, x19
  429734:	bl	403160 <snprintf@plt>
  429738:	ldrsw	x8, [x28, #40]
  42973c:	ldr	x19, [x28, #176]
  429740:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  429744:	sub	x0, x29, #0x20
  429748:	add	w9, w8, #0x1
  42974c:	add	x24, x24, x8, lsl #6
  429750:	and	w8, w9, #0xf
  429754:	mov	x1, x27
  429758:	mov	x2, x25
  42975c:	add	x3, x3, #0xfcb
  429760:	str	w8, [x28, #40]
  429764:	mov	x28, x25
  429768:	bl	4030a0 <sprintf@plt>
  42976c:	sub	x2, x29, #0x20
  429770:	mov	w1, #0x40                  	// #64
  429774:	mov	x0, x24
  429778:	mov	x3, x19
  42977c:	bl	403160 <snprintf@plt>
  429780:	mov	x0, x21
  429784:	mov	x1, x22
  429788:	mov	x2, x24
  42978c:	bl	4037a0 <printf@plt>
  429790:	adrp	x25, 46b000 <_bfd_std_section+0x2118>
  429794:	adrp	x27, 44c000 <warn@@Base+0xbe9c>
  429798:	add	x25, x25, #0x4f8
  42979c:	b	429ad0 <ferror@plt+0x26230>
  4297a0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4297a4:	ldr	x1, [x8, #3808]
  4297a8:	mov	w0, #0xa                   	// #10
  4297ac:	bl	4030b0 <putc@plt>
  4297b0:	b	428870 <ferror@plt+0x24fd0>
  4297b4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4297b8:	mov	w2, #0x5                   	// #5
  4297bc:	mov	x0, xzr
  4297c0:	add	x1, x1, #0x878
  4297c4:	bl	403700 <dcgettext@plt>
  4297c8:	adrp	x28, 46b000 <_bfd_std_section+0x2118>
  4297cc:	add	x28, x28, #0x508
  4297d0:	ldrsw	x8, [x28, #40]
  4297d4:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  4297d8:	add	x23, x28, #0x358
  4297dc:	add	x27, x27, #0x92
  4297e0:	add	w9, w8, #0x1
  4297e4:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  4297e8:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  4297ec:	str	x0, [sp, #24]
  4297f0:	mov	x21, x22
  4297f4:	add	x22, x23, x8, lsl #6
  4297f8:	and	w8, w9, #0xf
  4297fc:	sub	x0, x29, #0x20
  429800:	mov	x1, x27
  429804:	add	x2, x2, #0x248
  429808:	add	x3, x3, #0x289
  42980c:	str	w8, [x28, #40]
  429810:	bl	4030a0 <sprintf@plt>
  429814:	sub	x2, x29, #0x20
  429818:	mov	w1, #0x40                  	// #64
  42981c:	mov	x0, x22
  429820:	mov	x3, x19
  429824:	bl	403160 <snprintf@plt>
  429828:	ldrsw	x8, [x28, #40]
  42982c:	ldr	x19, [x28, #176]
  429830:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  429834:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  429838:	add	w9, w8, #0x1
  42983c:	add	x23, x23, x8, lsl #6
  429840:	and	w8, w9, #0xf
  429844:	sub	x0, x29, #0x20
  429848:	mov	x1, x27
  42984c:	adrp	x27, 44c000 <warn@@Base+0xbe9c>
  429850:	add	x2, x2, #0x248
  429854:	add	x3, x3, #0xfcb
  429858:	str	w8, [x28, #40]
  42985c:	add	x27, x27, #0x771
  429860:	bl	4030a0 <sprintf@plt>
  429864:	sub	x2, x29, #0x20
  429868:	mov	w1, #0x40                  	// #64
  42986c:	mov	x0, x23
  429870:	mov	x3, x19
  429874:	bl	403160 <snprintf@plt>
  429878:	ldrb	w3, [x28]
  42987c:	ldr	x0, [sp, #24]
  429880:	adrp	x4, 445000 <warn@@Base+0x4e9c>
  429884:	adrp	x28, 44f000 <warn@@Base+0xee9c>
  429888:	mov	x1, x22
  42988c:	mov	x2, x23
  429890:	add	x4, x4, #0x830
  429894:	add	x28, x28, #0x248
  429898:	mov	x22, x21
  42989c:	bl	4037a0 <printf@plt>
  4298a0:	mov	x23, x24
  4298a4:	b	428880 <ferror@plt+0x24fe0>
  4298a8:	str	x19, [sp, #24]
  4298ac:	mov	x23, x22
  4298b0:	ldrb	w19, [x23], #1
  4298b4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4298b8:	mov	w2, #0x5                   	// #5
  4298bc:	mov	x0, xzr
  4298c0:	add	x1, x1, #0xba2
  4298c4:	bl	403700 <dcgettext@plt>
  4298c8:	mov	w1, w19
  4298cc:	bl	4037a0 <printf@plt>
  4298d0:	sub	w8, w19, #0x1
  4298d4:	cmp	w8, #0x7f
  4298d8:	b.hi	429e68 <ferror@plt+0x265c8>  // b.pmore
  4298dc:	adrp	x11, 447000 <warn@@Base+0x6e9c>
  4298e0:	add	x11, x11, #0x564
  4298e4:	adr	x9, 4298f4 <ferror@plt+0x26054>
  4298e8:	ldrh	w10, [x11, x8, lsl #1]
  4298ec:	add	x9, x9, x10, lsl #2
  4298f0:	br	x9
  4298f4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  4298f8:	mov	w2, #0x5                   	// #5
  4298fc:	mov	x0, xzr
  429900:	add	x1, x1, #0xbb9
  429904:	bl	403700 <dcgettext@plt>
  429908:	bl	4037a0 <printf@plt>
  42990c:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  429910:	add	x9, x9, #0x508
  429914:	mov	w8, #0x1                   	// #1
  429918:	str	xzr, [x9, #176]
  42991c:	str	wzr, [x9, #48]
  429920:	strb	wzr, [x9]
  429924:	str	w8, [x9, #56]
  429928:	str	w8, [x9, #64]
  42992c:	str	w21, [x9, #72]
  429930:	str	wzr, [x9, #80]
  429934:	b	42a074 <ferror@plt+0x267d4>
  429938:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42993c:	mov	w2, #0x5                   	// #5
  429940:	mov	x0, xzr
  429944:	add	x1, x1, #0x851
  429948:	bl	403700 <dcgettext@plt>
  42994c:	ldrsw	x8, [x25, #56]
  429950:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  429954:	add	x27, x27, #0x92
  429958:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42995c:	add	w9, w8, #0x1
  429960:	add	x8, x25, x8, lsl #6
  429964:	mov	x19, x0
  429968:	add	x21, x8, #0x368
  42996c:	and	w8, w9, #0xf
  429970:	sub	x0, x29, #0x20
  429974:	mov	x1, x27
  429978:	mov	x2, x28
  42997c:	add	x3, x3, #0x289
  429980:	str	w8, [x25, #56]
  429984:	bl	4030a0 <sprintf@plt>
  429988:	sub	x2, x29, #0x20
  42998c:	mov	w1, #0x40                  	// #64
  429990:	mov	x0, x21
  429994:	mov	x3, xzr
  429998:	bl	403160 <snprintf@plt>
  42999c:	ldrsw	x8, [x25, #56]
  4299a0:	ldr	x22, [x25, #192]
  4299a4:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  4299a8:	sub	x0, x29, #0x20
  4299ac:	add	w9, w8, #0x1
  4299b0:	add	x8, x25, x8, lsl #6
  4299b4:	add	x23, x8, #0x368
  4299b8:	and	w8, w9, #0xf
  4299bc:	mov	x1, x27
  4299c0:	mov	x2, x28
  4299c4:	add	x3, x3, #0xfcb
  4299c8:	str	w8, [x25, #56]
  4299cc:	bl	4030a0 <sprintf@plt>
  4299d0:	sub	x2, x29, #0x20
  4299d4:	mov	w1, #0x40                  	// #64
  4299d8:	mov	x0, x23
  4299dc:	mov	x3, x22
  4299e0:	bl	403160 <snprintf@plt>
  4299e4:	adrp	x3, 445000 <warn@@Base+0x4e9c>
  4299e8:	mov	x0, x19
  4299ec:	mov	x1, x21
  4299f0:	mov	x2, x23
  4299f4:	add	x3, x3, #0x830
  4299f8:	bl	4037a0 <printf@plt>
  4299fc:	adrp	x27, 44c000 <warn@@Base+0xbe9c>
  429a00:	mov	x23, x24
  429a04:	b	429ad0 <ferror@plt+0x26230>
  429a08:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429a0c:	mov	w2, #0x5                   	// #5
  429a10:	mov	x0, xzr
  429a14:	add	x1, x1, #0x785
  429a18:	bl	403700 <dcgettext@plt>
  429a1c:	ldrsw	x8, [x25, #56]
  429a20:	adrp	x27, 44b000 <warn@@Base+0xae9c>
  429a24:	add	x27, x27, #0x92
  429a28:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  429a2c:	add	w9, w8, #0x1
  429a30:	add	x8, x25, x8, lsl #6
  429a34:	mov	x19, x0
  429a38:	add	x21, x8, #0x368
  429a3c:	and	w8, w9, #0xf
  429a40:	sub	x0, x29, #0x20
  429a44:	mov	x1, x27
  429a48:	mov	x2, x28
  429a4c:	add	x3, x3, #0x289
  429a50:	str	w8, [x25, #56]
  429a54:	bl	4030a0 <sprintf@plt>
  429a58:	sub	x2, x29, #0x20
  429a5c:	mov	w1, #0x40                  	// #64
  429a60:	mov	x0, x21
  429a64:	mov	x3, xzr
  429a68:	bl	403160 <snprintf@plt>
  429a6c:	ldrsw	x8, [x25, #56]
  429a70:	ldr	x22, [x25, #192]
  429a74:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  429a78:	sub	x0, x29, #0x20
  429a7c:	add	w9, w8, #0x1
  429a80:	add	x8, x25, x8, lsl #6
  429a84:	add	x24, x8, #0x368
  429a88:	and	w8, w9, #0xf
  429a8c:	mov	x1, x27
  429a90:	mov	x2, x28
  429a94:	add	x3, x3, #0xfcb
  429a98:	str	w8, [x25, #56]
  429a9c:	bl	4030a0 <sprintf@plt>
  429aa0:	sub	x2, x29, #0x20
  429aa4:	mov	w1, #0x40                  	// #64
  429aa8:	mov	x0, x24
  429aac:	mov	x3, x22
  429ab0:	bl	403160 <snprintf@plt>
  429ab4:	adrp	x3, 445000 <warn@@Base+0x4e9c>
  429ab8:	mov	x0, x19
  429abc:	mov	x1, x21
  429ac0:	mov	x2, x24
  429ac4:	add	x3, x3, #0x830
  429ac8:	bl	4037a0 <printf@plt>
  429acc:	adrp	x27, 44c000 <warn@@Base+0xbe9c>
  429ad0:	add	x27, x27, #0x771
  429ad4:	ldr	x22, [sp, #64]
  429ad8:	b	428880 <ferror@plt+0x24fe0>
  429adc:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429ae0:	mov	w2, #0x5                   	// #5
  429ae4:	mov	x0, xzr
  429ae8:	add	x1, x1, #0xc13
  429aec:	bl	403700 <dcgettext@plt>
  429af0:	bl	4037a0 <printf@plt>
  429af4:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429af8:	mov	w2, #0x5                   	// #5
  429afc:	mov	x0, xzr
  429b00:	add	x1, x1, #0x670
  429b04:	bl	403700 <dcgettext@plt>
  429b08:	bl	4037a0 <printf@plt>
  429b0c:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  429b10:	ldr	w8, [x9, #1368]
  429b14:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  429b18:	add	x0, x0, #0xc30
  429b1c:	add	w1, w8, #0x1
  429b20:	str	w1, [x9, #1368]
  429b24:	bl	4037a0 <printf@plt>
  429b28:	sub	x1, x20, x23
  429b2c:	mov	x0, x23
  429b30:	bl	403020 <strnlen@plt>
  429b34:	add	x8, x0, x23
  429b38:	mov	x21, xzr
  429b3c:	mov	x19, xzr
  429b40:	mov	w9, wzr
  429b44:	add	x22, x8, #0x1
  429b48:	mov	w8, #0x1                   	// #1
  429b4c:	str	x0, [sp, #8]
  429b50:	b	429b68 <ferror@plt+0x262c8>
  429b54:	orr	w12, w8, #0x2
  429b58:	cmp	w11, #0x0
  429b5c:	csel	w8, w8, w12, eq  // eq = none
  429b60:	add	x21, x21, #0x1
  429b64:	tbz	w10, #7, 429bac <ferror@plt+0x2630c>
  429b68:	add	x10, x22, x21
  429b6c:	cmp	x10, x20
  429b70:	b.cs	429bb0 <ferror@plt+0x26310>  // b.hs, b.nlast
  429b74:	ldrb	w10, [x10]
  429b78:	cmp	w9, #0x3f
  429b7c:	and	x11, x10, #0x7f
  429b80:	b.hi	429b54 <ferror@plt+0x262b4>  // b.pmore
  429b84:	mov	w12, w9
  429b88:	lsl	x14, x11, x12
  429b8c:	orr	x19, x14, x19
  429b90:	lsr	x12, x19, x12
  429b94:	orr	w13, w8, #0x2
  429b98:	cmp	x12, x11
  429b9c:	csel	w8, w8, w13, eq  // eq = none
  429ba0:	add	w9, w9, #0x7
  429ba4:	add	x21, x21, #0x1
  429ba8:	tbnz	w10, #7, 429b68 <ferror@plt+0x262c8>
  429bac:	and	w8, w8, #0xfffffffe
  429bb0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429bb4:	add	x1, x1, #0xc9
  429bb8:	tbnz	w8, #0, 429bc8 <ferror@plt+0x26328>
  429bbc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429bc0:	add	x1, x1, #0xda
  429bc4:	tbz	w8, #1, 429bd8 <ferror@plt+0x26338>
  429bc8:	mov	w2, #0x5                   	// #5
  429bcc:	mov	x0, xzr
  429bd0:	bl	403700 <dcgettext@plt>
  429bd4:	bl	4400a0 <error@@Base>
  429bd8:	ldrsw	x8, [x25, #56]
  429bdc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429be0:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  429be4:	add	x22, x22, w21, uxtw
  429be8:	add	w9, w8, #0x1
  429bec:	add	x8, x25, x8, lsl #6
  429bf0:	add	x21, x8, #0x368
  429bf4:	and	w8, w9, #0xf
  429bf8:	sub	x0, x29, #0x20
  429bfc:	add	x1, x1, #0x92
  429c00:	mov	x2, x28
  429c04:	add	x3, x3, #0x289
  429c08:	str	w8, [x25, #56]
  429c0c:	bl	4030a0 <sprintf@plt>
  429c10:	sub	x2, x29, #0x20
  429c14:	mov	w1, #0x40                  	// #64
  429c18:	mov	x0, x21
  429c1c:	mov	x3, x19
  429c20:	bl	403160 <snprintf@plt>
  429c24:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  429c28:	add	x0, x0, #0x1e1
  429c2c:	mov	x1, x21
  429c30:	bl	4037a0 <printf@plt>
  429c34:	mov	x21, xzr
  429c38:	mov	x19, xzr
  429c3c:	mov	w9, wzr
  429c40:	mov	w8, #0x1                   	// #1
  429c44:	b	429c5c <ferror@plt+0x263bc>
  429c48:	orr	w12, w8, #0x2
  429c4c:	cmp	w11, #0x0
  429c50:	csel	w8, w8, w12, eq  // eq = none
  429c54:	add	x21, x21, #0x1
  429c58:	tbz	w10, #7, 429ca0 <ferror@plt+0x26400>
  429c5c:	add	x10, x22, x21
  429c60:	cmp	x10, x20
  429c64:	b.cs	429ca4 <ferror@plt+0x26404>  // b.hs, b.nlast
  429c68:	ldrb	w10, [x10]
  429c6c:	cmp	w9, #0x3f
  429c70:	and	x11, x10, #0x7f
  429c74:	b.hi	429c48 <ferror@plt+0x263a8>  // b.pmore
  429c78:	mov	w12, w9
  429c7c:	lsl	x14, x11, x12
  429c80:	orr	x19, x14, x19
  429c84:	lsr	x12, x19, x12
  429c88:	orr	w13, w8, #0x2
  429c8c:	cmp	x12, x11
  429c90:	csel	w8, w8, w13, eq  // eq = none
  429c94:	add	w9, w9, #0x7
  429c98:	add	x21, x21, #0x1
  429c9c:	tbnz	w10, #7, 429c5c <ferror@plt+0x263bc>
  429ca0:	and	w8, w8, #0xfffffffe
  429ca4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429ca8:	add	x1, x1, #0xc9
  429cac:	tbnz	w8, #0, 429cbc <ferror@plt+0x2641c>
  429cb0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429cb4:	add	x1, x1, #0xda
  429cb8:	tbz	w8, #1, 429ccc <ferror@plt+0x2642c>
  429cbc:	mov	w2, #0x5                   	// #5
  429cc0:	mov	x0, xzr
  429cc4:	bl	403700 <dcgettext@plt>
  429cc8:	bl	4400a0 <error@@Base>
  429ccc:	ldrsw	x8, [x25, #56]
  429cd0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429cd4:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  429cd8:	add	x22, x22, w21, uxtw
  429cdc:	add	w9, w8, #0x1
  429ce0:	add	x8, x25, x8, lsl #6
  429ce4:	add	x21, x8, #0x368
  429ce8:	and	w8, w9, #0xf
  429cec:	sub	x0, x29, #0x20
  429cf0:	add	x1, x1, #0x92
  429cf4:	mov	x2, x28
  429cf8:	add	x3, x3, #0x289
  429cfc:	str	w8, [x25, #56]
  429d00:	bl	4030a0 <sprintf@plt>
  429d04:	sub	x2, x29, #0x20
  429d08:	mov	w1, #0x40                  	// #64
  429d0c:	mov	x0, x21
  429d10:	mov	x3, x19
  429d14:	bl	403160 <snprintf@plt>
  429d18:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  429d1c:	add	x0, x0, #0x1e1
  429d20:	mov	x1, x21
  429d24:	bl	4037a0 <printf@plt>
  429d28:	mov	x9, xzr
  429d2c:	mov	x19, xzr
  429d30:	mov	w10, wzr
  429d34:	mov	w8, #0x1                   	// #1
  429d38:	b	429d50 <ferror@plt+0x264b0>
  429d3c:	orr	w13, w8, #0x2
  429d40:	cmp	w12, #0x0
  429d44:	csel	w8, w8, w13, eq  // eq = none
  429d48:	add	x9, x9, #0x1
  429d4c:	tbz	w11, #7, 429d94 <ferror@plt+0x264f4>
  429d50:	add	x11, x22, x9
  429d54:	cmp	x11, x20
  429d58:	b.cs	429d98 <ferror@plt+0x264f8>  // b.hs, b.nlast
  429d5c:	ldrb	w11, [x11]
  429d60:	cmp	w10, #0x3f
  429d64:	and	x12, x11, #0x7f
  429d68:	b.hi	429d3c <ferror@plt+0x2649c>  // b.pmore
  429d6c:	mov	w13, w10
  429d70:	lsl	x15, x12, x13
  429d74:	orr	x19, x15, x19
  429d78:	lsr	x13, x19, x13
  429d7c:	orr	w14, w8, #0x2
  429d80:	cmp	x13, x12
  429d84:	csel	w8, w8, w14, eq  // eq = none
  429d88:	add	w10, w10, #0x7
  429d8c:	add	x9, x9, #0x1
  429d90:	tbnz	w11, #7, 429d50 <ferror@plt+0x264b0>
  429d94:	and	w8, w8, #0xfffffffe
  429d98:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429d9c:	add	x22, x22, w9, uxtw
  429da0:	add	x1, x1, #0xc9
  429da4:	tbnz	w8, #0, 429db4 <ferror@plt+0x26514>
  429da8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429dac:	add	x1, x1, #0xda
  429db0:	tbz	w8, #1, 429dc4 <ferror@plt+0x26524>
  429db4:	mov	w2, #0x5                   	// #5
  429db8:	mov	x0, xzr
  429dbc:	bl	403700 <dcgettext@plt>
  429dc0:	bl	4400a0 <error@@Base>
  429dc4:	ldrsw	x8, [x25, #56]
  429dc8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429dcc:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  429dd0:	sub	x0, x29, #0x20
  429dd4:	add	w9, w8, #0x1
  429dd8:	add	x8, x25, x8, lsl #6
  429ddc:	add	x21, x8, #0x368
  429de0:	and	w8, w9, #0xf
  429de4:	add	x1, x1, #0x92
  429de8:	mov	x2, x28
  429dec:	add	x3, x3, #0x289
  429df0:	str	w8, [x25, #56]
  429df4:	bl	4030a0 <sprintf@plt>
  429df8:	sub	x2, x29, #0x20
  429dfc:	mov	w1, #0x40                  	// #64
  429e00:	mov	x0, x21
  429e04:	mov	x3, x19
  429e08:	bl	403160 <snprintf@plt>
  429e0c:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  429e10:	add	x0, x0, #0x1e1
  429e14:	mov	x1, x21
  429e18:	bl	4037a0 <printf@plt>
  429e1c:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  429e20:	add	x0, x0, #0xc37
  429e24:	ldr	x1, [sp, #8]
  429e28:	mov	x2, x23
  429e2c:	bl	4037a0 <printf@plt>
  429e30:	cmp	x22, x20
  429e34:	b.eq	429e4c <ferror@plt+0x265ac>  // b.none
  429e38:	ldr	x9, [sp, #24]
  429e3c:	sub	x8, x22, x24
  429e40:	add	x9, x26, x9
  429e44:	cmp	x8, x9
  429e48:	b.eq	42a074 <ferror@plt+0x267d4>  // b.none
  429e4c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429e50:	mov	w2, #0x5                   	// #5
  429e54:	mov	x0, xzr
  429e58:	add	x1, x1, #0xc3e
  429e5c:	bl	403700 <dcgettext@plt>
  429e60:	bl	440164 <warn@@Base>
  429e64:	b	42a074 <ferror@plt+0x267d4>
  429e68:	sxtb	w8, w19
  429e6c:	cmp	w8, #0x0
  429e70:	adrp	x8, 44d000 <warn@@Base+0xce9c>
  429e74:	adrp	x9, 44d000 <warn@@Base+0xce9c>
  429e78:	add	x8, x8, #0xd08
  429e7c:	add	x9, x9, #0xcf9
  429e80:	csel	x1, x9, x8, lt  // lt = tstop
  429e84:	mov	w2, #0x5                   	// #5
  429e88:	mov	x0, xzr
  429e8c:	sub	w19, w26, #0x1
  429e90:	bl	403700 <dcgettext@plt>
  429e94:	bl	4037a0 <printf@plt>
  429e98:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429e9c:	mov	w2, #0x5                   	// #5
  429ea0:	mov	x0, xzr
  429ea4:	add	x1, x1, #0xd12
  429ea8:	bl	403700 <dcgettext@plt>
  429eac:	mov	w1, w19
  429eb0:	bl	4037a0 <printf@plt>
  429eb4:	cbz	w19, 429ecc <ferror@plt+0x2662c>
  429eb8:	ldrb	w1, [x23], #1
  429ebc:	mov	x0, x27
  429ec0:	bl	4037a0 <printf@plt>
  429ec4:	subs	w19, w19, #0x1
  429ec8:	b.ne	429eb8 <ferror@plt+0x26618>  // b.any
  429ecc:	adrp	x0, 452000 <warn@@Base+0x11e9c>
  429ed0:	add	x0, x0, #0x36c
  429ed4:	b	42a070 <ferror@plt+0x267d0>
  429ed8:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  429edc:	add	x0, x0, #0x8b8
  429ee0:	b	42a070 <ferror@plt+0x267d0>
  429ee4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  429ee8:	add	x0, x0, #0x831
  429eec:	b	42a070 <ferror@plt+0x267d0>
  429ef0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  429ef4:	add	x0, x0, #0x812
  429ef8:	b	42a070 <ferror@plt+0x267d0>
  429efc:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  429f00:	add	x0, x0, #0x7ef
  429f04:	b	42a070 <ferror@plt+0x267d0>
  429f08:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  429f0c:	add	x0, x0, #0x7d9
  429f10:	b	42a070 <ferror@plt+0x267d0>
  429f14:	sub	x19, x26, #0x1
  429f18:	cmp	x19, #0x9
  429f1c:	b.cc	42a570 <ferror@plt+0x26cd0>  // b.lo, b.ul, b.last
  429f20:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429f24:	mov	w2, #0x5                   	// #5
  429f28:	mov	x0, xzr
  429f2c:	add	x1, x1, #0xbcb
  429f30:	bl	403700 <dcgettext@plt>
  429f34:	mov	x1, x19
  429f38:	bl	440164 <warn@@Base>
  429f3c:	b	42a594 <ferror@plt+0x26cf4>
  429f40:	mov	x19, xzr
  429f44:	mov	w9, wzr
  429f48:	mov	w8, #0x1                   	// #1
  429f4c:	b	429f60 <ferror@plt+0x266c0>
  429f50:	orr	w12, w8, #0x2
  429f54:	cmp	w11, #0x0
  429f58:	csel	w8, w8, w12, eq  // eq = none
  429f5c:	tbz	w10, #7, 429f9c <ferror@plt+0x266fc>
  429f60:	cmp	x23, x20
  429f64:	b.cs	429fa0 <ferror@plt+0x26700>  // b.hs, b.nlast
  429f68:	ldrb	w10, [x23], #1
  429f6c:	cmp	w9, #0x3f
  429f70:	and	x11, x10, #0x7f
  429f74:	b.hi	429f50 <ferror@plt+0x266b0>  // b.pmore
  429f78:	mov	w12, w9
  429f7c:	lsl	x14, x11, x12
  429f80:	orr	x19, x14, x19
  429f84:	lsr	x12, x19, x12
  429f88:	orr	w13, w8, #0x2
  429f8c:	cmp	x12, x11
  429f90:	csel	w8, w8, w13, eq  // eq = none
  429f94:	add	w9, w9, #0x7
  429f98:	tbnz	w10, #7, 429f60 <ferror@plt+0x266c0>
  429f9c:	and	w8, w8, #0xfffffffe
  429fa0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429fa4:	add	x1, x1, #0xc9
  429fa8:	tbnz	w8, #0, 429fb8 <ferror@plt+0x26718>
  429fac:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429fb0:	add	x1, x1, #0xda
  429fb4:	tbz	w8, #1, 429fc8 <ferror@plt+0x26728>
  429fb8:	mov	w2, #0x5                   	// #5
  429fbc:	mov	x0, xzr
  429fc0:	bl	403700 <dcgettext@plt>
  429fc4:	bl	4400a0 <error@@Base>
  429fc8:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  429fcc:	mov	w2, #0x5                   	// #5
  429fd0:	mov	x0, xzr
  429fd4:	add	x1, x1, #0xc65
  429fd8:	bl	403700 <dcgettext@plt>
  429fdc:	ldrsw	x8, [x25, #56]
  429fe0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  429fe4:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  429fe8:	mov	x21, x0
  429fec:	add	w9, w8, #0x1
  429ff0:	add	x8, x25, x8, lsl #6
  429ff4:	add	x23, x8, #0x368
  429ff8:	and	w8, w9, #0xf
  429ffc:	sub	x0, x29, #0x20
  42a000:	add	x1, x1, #0x92
  42a004:	mov	x2, x28
  42a008:	add	x3, x3, #0x289
  42a00c:	str	w8, [x25, #56]
  42a010:	bl	4030a0 <sprintf@plt>
  42a014:	sub	x2, x29, #0x20
  42a018:	mov	w1, #0x40                  	// #64
  42a01c:	mov	x0, x23
  42a020:	mov	x3, x19
  42a024:	bl	403160 <snprintf@plt>
  42a028:	mov	x0, x21
  42a02c:	mov	x1, x23
  42a030:	bl	4037a0 <printf@plt>
  42a034:	b	42a074 <ferror@plt+0x267d4>
  42a038:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42a03c:	add	x0, x0, #0x8cf
  42a040:	b	42a070 <ferror@plt+0x267d0>
  42a044:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42a048:	add	x0, x0, #0x8a2
  42a04c:	b	42a070 <ferror@plt+0x267d0>
  42a050:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42a054:	add	x0, x0, #0x883
  42a058:	b	42a070 <ferror@plt+0x267d0>
  42a05c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42a060:	add	x0, x0, #0x868
  42a064:	b	42a070 <ferror@plt+0x267d0>
  42a068:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42a06c:	add	x0, x0, #0x851
  42a070:	bl	403440 <puts@plt>
  42a074:	ldr	x19, [sp, #24]
  42a078:	add	x19, x26, x19
  42a07c:	ldp	x26, x22, [sp, #56]
  42a080:	add	x23, x24, x19
  42a084:	b	428880 <ferror@plt+0x24fe0>
  42a088:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42a08c:	add	x0, x0, #0x79c
  42a090:	bl	403440 <puts@plt>
  42a094:	cmp	x26, #0x2
  42a098:	b.lt	42a074 <ferror@plt+0x267d4>  // b.tstop
  42a09c:	add	x22, x22, x26
  42a0a0:	b	42a0b8 <ferror@plt+0x26818>
  42a0a4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42a0a8:	add	x0, x0, #0x7be
  42a0ac:	bl	403440 <puts@plt>
  42a0b0:	cmp	x23, x22
  42a0b4:	b.cs	42a074 <ferror@plt+0x267d4>  // b.hs, b.nlast
  42a0b8:	mov	x21, xzr
  42a0bc:	mov	x19, xzr
  42a0c0:	mov	w9, wzr
  42a0c4:	mov	w8, #0x1                   	// #1
  42a0c8:	b	42a0e0 <ferror@plt+0x26840>
  42a0cc:	orr	w12, w8, #0x2
  42a0d0:	cmp	w11, #0x0
  42a0d4:	csel	w8, w8, w12, eq  // eq = none
  42a0d8:	add	x21, x21, #0x1
  42a0dc:	tbz	w10, #7, 42a124 <ferror@plt+0x26884>
  42a0e0:	add	x10, x23, x21
  42a0e4:	cmp	x10, x22
  42a0e8:	b.cs	42a128 <ferror@plt+0x26888>  // b.hs, b.nlast
  42a0ec:	ldrb	w10, [x10]
  42a0f0:	cmp	w9, #0x3f
  42a0f4:	and	x11, x10, #0x7f
  42a0f8:	b.hi	42a0cc <ferror@plt+0x2682c>  // b.pmore
  42a0fc:	mov	w12, w9
  42a100:	lsl	x14, x11, x12
  42a104:	orr	x19, x14, x19
  42a108:	lsr	x12, x19, x12
  42a10c:	orr	w13, w8, #0x2
  42a110:	cmp	x12, x11
  42a114:	csel	w8, w8, w13, eq  // eq = none
  42a118:	add	w9, w9, #0x7
  42a11c:	add	x21, x21, #0x1
  42a120:	tbnz	w10, #7, 42a0e0 <ferror@plt+0x26840>
  42a124:	and	w8, w8, #0xfffffffe
  42a128:	lsr	x10, x19, #32
  42a12c:	orr	w9, w8, #0x2
  42a130:	cmp	x10, #0x0
  42a134:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a138:	csel	w8, w9, w8, ne  // ne = any
  42a13c:	add	x1, x1, #0xc9
  42a140:	tbnz	w8, #0, 42a150 <ferror@plt+0x268b0>
  42a144:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a148:	add	x1, x1, #0xda
  42a14c:	tbz	w8, #1, 42a160 <ferror@plt+0x268c0>
  42a150:	mov	w2, #0x5                   	// #5
  42a154:	mov	x0, xzr
  42a158:	bl	403700 <dcgettext@plt>
  42a15c:	bl	4400a0 <error@@Base>
  42a160:	cmp	w19, #0x1
  42a164:	add	x23, x23, w21, uxtw
  42a168:	b.eq	42a0a4 <ferror@plt+0x26804>  // b.none
  42a16c:	cmp	w19, #0x3
  42a170:	b.eq	42a27c <ferror@plt+0x269dc>  // b.none
  42a174:	cmp	w19, #0x2
  42a178:	b.ne	42a614 <ferror@plt+0x26d74>  // b.any
  42a17c:	mov	x9, xzr
  42a180:	mov	x19, xzr
  42a184:	mov	w10, wzr
  42a188:	mov	w8, #0x1                   	// #1
  42a18c:	b	42a1a4 <ferror@plt+0x26904>
  42a190:	orr	w13, w8, #0x2
  42a194:	cmp	w12, #0x0
  42a198:	csel	w8, w8, w13, eq  // eq = none
  42a19c:	add	x9, x9, #0x1
  42a1a0:	tbz	w11, #7, 42a1e8 <ferror@plt+0x26948>
  42a1a4:	add	x11, x23, x9
  42a1a8:	cmp	x11, x22
  42a1ac:	b.cs	42a1ec <ferror@plt+0x2694c>  // b.hs, b.nlast
  42a1b0:	ldrb	w11, [x11]
  42a1b4:	cmp	w10, #0x3f
  42a1b8:	and	x12, x11, #0x7f
  42a1bc:	b.hi	42a190 <ferror@plt+0x268f0>  // b.pmore
  42a1c0:	mov	w13, w10
  42a1c4:	lsl	x15, x12, x13
  42a1c8:	orr	x19, x15, x19
  42a1cc:	lsr	x13, x19, x13
  42a1d0:	orr	w14, w8, #0x2
  42a1d4:	cmp	x13, x12
  42a1d8:	csel	w8, w8, w14, eq  // eq = none
  42a1dc:	add	w10, w10, #0x7
  42a1e0:	add	x9, x9, #0x1
  42a1e4:	tbnz	w11, #7, 42a1a4 <ferror@plt+0x26904>
  42a1e8:	and	w8, w8, #0xfffffffe
  42a1ec:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a1f0:	add	x23, x23, w9, uxtw
  42a1f4:	add	x1, x1, #0xc9
  42a1f8:	tbnz	w8, #0, 42a208 <ferror@plt+0x26968>
  42a1fc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a200:	add	x1, x1, #0xda
  42a204:	tbz	w8, #1, 42a218 <ferror@plt+0x26978>
  42a208:	mov	w2, #0x5                   	// #5
  42a20c:	mov	x0, xzr
  42a210:	bl	403700 <dcgettext@plt>
  42a214:	bl	4400a0 <error@@Base>
  42a218:	ldrsw	x8, [x25, #56]
  42a21c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a220:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42a224:	sub	x0, x29, #0x20
  42a228:	add	w9, w8, #0x1
  42a22c:	add	x8, x25, x8, lsl #6
  42a230:	add	x21, x8, #0x368
  42a234:	and	w8, w9, #0xf
  42a238:	add	x1, x1, #0x92
  42a23c:	mov	x2, x28
  42a240:	add	x3, x3, #0x289
  42a244:	str	w8, [x25, #56]
  42a248:	bl	4030a0 <sprintf@plt>
  42a24c:	sub	x2, x29, #0x20
  42a250:	mov	w1, #0x40                  	// #64
  42a254:	mov	x0, x21
  42a258:	mov	x3, x19
  42a25c:	bl	403160 <snprintf@plt>
  42a260:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  42a264:	add	x0, x0, #0xc7e
  42a268:	mov	x1, x21
  42a26c:	bl	4037a0 <printf@plt>
  42a270:	cmp	x23, x22
  42a274:	b.cc	42a0b8 <ferror@plt+0x26818>  // b.lo, b.ul, b.last
  42a278:	b	42a074 <ferror@plt+0x267d4>
  42a27c:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  42a280:	add	x0, x0, #0xca7
  42a284:	bl	4037a0 <printf@plt>
  42a288:	mov	x21, xzr
  42a28c:	mov	x19, xzr
  42a290:	mov	w9, wzr
  42a294:	mov	w8, #0x1                   	// #1
  42a298:	b	42a2b0 <ferror@plt+0x26a10>
  42a29c:	orr	w12, w8, #0x2
  42a2a0:	cmp	w11, #0x0
  42a2a4:	csel	w8, w8, w12, eq  // eq = none
  42a2a8:	add	x21, x21, #0x1
  42a2ac:	tbz	w10, #7, 42a2f4 <ferror@plt+0x26a54>
  42a2b0:	add	x10, x23, x21
  42a2b4:	cmp	x10, x22
  42a2b8:	b.cs	42a2f8 <ferror@plt+0x26a58>  // b.hs, b.nlast
  42a2bc:	ldrb	w10, [x10]
  42a2c0:	cmp	w9, #0x3f
  42a2c4:	and	x11, x10, #0x7f
  42a2c8:	b.hi	42a29c <ferror@plt+0x269fc>  // b.pmore
  42a2cc:	mov	w12, w9
  42a2d0:	lsl	x14, x11, x12
  42a2d4:	orr	x19, x14, x19
  42a2d8:	lsr	x12, x19, x12
  42a2dc:	orr	w13, w8, #0x2
  42a2e0:	cmp	x12, x11
  42a2e4:	csel	w8, w8, w13, eq  // eq = none
  42a2e8:	add	w9, w9, #0x7
  42a2ec:	add	x21, x21, #0x1
  42a2f0:	tbnz	w10, #7, 42a2b0 <ferror@plt+0x26a10>
  42a2f4:	and	w8, w8, #0xfffffffe
  42a2f8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a2fc:	add	x1, x1, #0xc9
  42a300:	tbnz	w8, #0, 42a310 <ferror@plt+0x26a70>
  42a304:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a308:	add	x1, x1, #0xda
  42a30c:	tbz	w8, #1, 42a320 <ferror@plt+0x26a80>
  42a310:	mov	w2, #0x5                   	// #5
  42a314:	mov	x0, xzr
  42a318:	bl	403700 <dcgettext@plt>
  42a31c:	bl	4400a0 <error@@Base>
  42a320:	ldrsw	x8, [x25, #56]
  42a324:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a328:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42a32c:	add	x23, x23, w21, uxtw
  42a330:	add	w9, w8, #0x1
  42a334:	add	x8, x25, x8, lsl #6
  42a338:	add	x21, x8, #0x368
  42a33c:	and	w8, w9, #0xf
  42a340:	sub	x0, x29, #0x20
  42a344:	add	x1, x1, #0x92
  42a348:	mov	x2, x28
  42a34c:	add	x3, x3, #0x289
  42a350:	str	w8, [x25, #56]
  42a354:	bl	4030a0 <sprintf@plt>
  42a358:	sub	x2, x29, #0x20
  42a35c:	mov	w1, #0x40                  	// #64
  42a360:	mov	x0, x21
  42a364:	mov	x3, x19
  42a368:	bl	403160 <snprintf@plt>
  42a36c:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  42a370:	add	x0, x0, #0xcc4
  42a374:	mov	x1, x21
  42a378:	bl	4037a0 <printf@plt>
  42a37c:	mov	x21, xzr
  42a380:	mov	x19, xzr
  42a384:	mov	w9, wzr
  42a388:	mov	w8, #0x1                   	// #1
  42a38c:	b	42a3a4 <ferror@plt+0x26b04>
  42a390:	orr	w12, w8, #0x2
  42a394:	cmp	w11, #0x0
  42a398:	csel	w8, w8, w12, eq  // eq = none
  42a39c:	add	x21, x21, #0x1
  42a3a0:	tbz	w10, #7, 42a3e8 <ferror@plt+0x26b48>
  42a3a4:	add	x10, x23, x21
  42a3a8:	cmp	x10, x22
  42a3ac:	b.cs	42a3ec <ferror@plt+0x26b4c>  // b.hs, b.nlast
  42a3b0:	ldrb	w10, [x10]
  42a3b4:	cmp	w9, #0x3f
  42a3b8:	and	x11, x10, #0x7f
  42a3bc:	b.hi	42a390 <ferror@plt+0x26af0>  // b.pmore
  42a3c0:	mov	w12, w9
  42a3c4:	lsl	x14, x11, x12
  42a3c8:	orr	x19, x14, x19
  42a3cc:	lsr	x12, x19, x12
  42a3d0:	orr	w13, w8, #0x2
  42a3d4:	cmp	x12, x11
  42a3d8:	csel	w8, w8, w13, eq  // eq = none
  42a3dc:	add	w9, w9, #0x7
  42a3e0:	add	x21, x21, #0x1
  42a3e4:	tbnz	w10, #7, 42a3a4 <ferror@plt+0x26b04>
  42a3e8:	and	w8, w8, #0xfffffffe
  42a3ec:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a3f0:	add	x1, x1, #0xc9
  42a3f4:	tbnz	w8, #0, 42a404 <ferror@plt+0x26b64>
  42a3f8:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a3fc:	add	x1, x1, #0xda
  42a400:	tbz	w8, #1, 42a414 <ferror@plt+0x26b74>
  42a404:	mov	w2, #0x5                   	// #5
  42a408:	mov	x0, xzr
  42a40c:	bl	403700 <dcgettext@plt>
  42a410:	bl	4400a0 <error@@Base>
  42a414:	ldrsw	x8, [x25, #56]
  42a418:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a41c:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42a420:	add	x23, x23, w21, uxtw
  42a424:	add	w9, w8, #0x1
  42a428:	add	x8, x25, x8, lsl #6
  42a42c:	add	x21, x8, #0x368
  42a430:	and	w8, w9, #0xf
  42a434:	sub	x0, x29, #0x20
  42a438:	add	x1, x1, #0x92
  42a43c:	mov	x2, x28
  42a440:	add	x3, x3, #0x289
  42a444:	str	w8, [x25, #56]
  42a448:	bl	4030a0 <sprintf@plt>
  42a44c:	sub	x2, x29, #0x20
  42a450:	mov	w1, #0x40                  	// #64
  42a454:	mov	x0, x21
  42a458:	mov	x3, x19
  42a45c:	bl	403160 <snprintf@plt>
  42a460:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  42a464:	add	x0, x0, #0xcc8
  42a468:	mov	x1, x21
  42a46c:	bl	4037a0 <printf@plt>
  42a470:	mov	x9, xzr
  42a474:	mov	x19, xzr
  42a478:	mov	w10, wzr
  42a47c:	mov	w8, #0x1                   	// #1
  42a480:	b	42a498 <ferror@plt+0x26bf8>
  42a484:	orr	w13, w8, #0x2
  42a488:	cmp	w12, #0x0
  42a48c:	csel	w8, w8, w13, eq  // eq = none
  42a490:	add	x9, x9, #0x1
  42a494:	tbz	w11, #7, 42a4dc <ferror@plt+0x26c3c>
  42a498:	add	x11, x23, x9
  42a49c:	cmp	x11, x22
  42a4a0:	b.cs	42a4e0 <ferror@plt+0x26c40>  // b.hs, b.nlast
  42a4a4:	ldrb	w11, [x11]
  42a4a8:	cmp	w10, #0x3f
  42a4ac:	and	x12, x11, #0x7f
  42a4b0:	b.hi	42a484 <ferror@plt+0x26be4>  // b.pmore
  42a4b4:	mov	w13, w10
  42a4b8:	lsl	x15, x12, x13
  42a4bc:	orr	x19, x15, x19
  42a4c0:	lsr	x13, x19, x13
  42a4c4:	orr	w14, w8, #0x2
  42a4c8:	cmp	x13, x12
  42a4cc:	csel	w8, w8, w14, eq  // eq = none
  42a4d0:	add	w10, w10, #0x7
  42a4d4:	add	x9, x9, #0x1
  42a4d8:	tbnz	w11, #7, 42a498 <ferror@plt+0x26bf8>
  42a4dc:	and	w8, w8, #0xfffffffe
  42a4e0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a4e4:	add	x23, x23, w9, uxtw
  42a4e8:	add	x1, x1, #0xc9
  42a4ec:	tbnz	w8, #0, 42a4fc <ferror@plt+0x26c5c>
  42a4f0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a4f4:	add	x1, x1, #0xda
  42a4f8:	tbz	w8, #1, 42a50c <ferror@plt+0x26c6c>
  42a4fc:	mov	w2, #0x5                   	// #5
  42a500:	mov	x0, xzr
  42a504:	bl	403700 <dcgettext@plt>
  42a508:	bl	4400a0 <error@@Base>
  42a50c:	ldrsw	x8, [x25, #56]
  42a510:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a514:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42a518:	sub	x0, x29, #0x20
  42a51c:	add	w9, w8, #0x1
  42a520:	add	x8, x25, x8, lsl #6
  42a524:	add	x21, x8, #0x368
  42a528:	and	w8, w9, #0xf
  42a52c:	add	x1, x1, #0x92
  42a530:	mov	x2, x28
  42a534:	add	x3, x3, #0x289
  42a538:	str	w8, [x25, #56]
  42a53c:	bl	4030a0 <sprintf@plt>
  42a540:	sub	x2, x29, #0x20
  42a544:	mov	w1, #0x40                  	// #64
  42a548:	mov	x0, x21
  42a54c:	mov	x3, x19
  42a550:	bl	403160 <snprintf@plt>
  42a554:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  42a558:	add	x0, x0, #0xccc
  42a55c:	mov	x1, x21
  42a560:	bl	4037a0 <printf@plt>
  42a564:	cmp	x23, x22
  42a568:	b.cc	42a0b8 <ferror@plt+0x26818>  // b.lo, b.ul, b.last
  42a56c:	b	42a074 <ferror@plt+0x267d4>
  42a570:	add	x8, x23, x19
  42a574:	cmp	x8, x20
  42a578:	b.cc	42a588 <ferror@plt+0x26ce8>  // b.lo, b.ul, b.last
  42a57c:	cmp	x23, x20
  42a580:	b.cs	42a594 <ferror@plt+0x26cf4>  // b.hs, b.nlast
  42a584:	sub	x19, x20, x23
  42a588:	sub	w8, w19, #0x1
  42a58c:	cmp	w8, #0x7
  42a590:	b.ls	42a634 <ferror@plt+0x26d94>  // b.plast
  42a594:	mov	x19, xzr
  42a598:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42a59c:	mov	w2, #0x5                   	// #5
  42a5a0:	mov	x0, xzr
  42a5a4:	add	x1, x1, #0xbfe
  42a5a8:	bl	403700 <dcgettext@plt>
  42a5ac:	ldrsw	x8, [x25, #56]
  42a5b0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42a5b4:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  42a5b8:	mov	x21, x0
  42a5bc:	add	w9, w8, #0x1
  42a5c0:	add	x8, x25, x8, lsl #6
  42a5c4:	add	x23, x8, #0x368
  42a5c8:	and	w8, w9, #0xf
  42a5cc:	sub	x0, x29, #0x20
  42a5d0:	add	x1, x1, #0x92
  42a5d4:	mov	x2, x28
  42a5d8:	add	x3, x3, #0xfcb
  42a5dc:	str	w8, [x25, #56]
  42a5e0:	bl	4030a0 <sprintf@plt>
  42a5e4:	sub	x2, x29, #0x20
  42a5e8:	mov	w1, #0x40                  	// #64
  42a5ec:	mov	x0, x23
  42a5f0:	mov	x3, x19
  42a5f4:	bl	403160 <snprintf@plt>
  42a5f8:	mov	x0, x21
  42a5fc:	mov	x1, x23
  42a600:	bl	4037a0 <printf@plt>
  42a604:	str	x19, [x25, #192]
  42a608:	str	wzr, [x25, #64]
  42a60c:	strb	wzr, [x25, #16]
  42a610:	b	42a074 <ferror@plt+0x267d4>
  42a614:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42a618:	mov	w2, #0x5                   	// #5
  42a61c:	mov	x0, xzr
  42a620:	add	x1, x1, #0xcd2
  42a624:	bl	403700 <dcgettext@plt>
  42a628:	mov	w1, w19
  42a62c:	bl	4037a0 <printf@plt>
  42a630:	b	42a074 <ferror@plt+0x267d4>
  42a634:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42a638:	ldr	x8, [x8, #648]
  42a63c:	mov	x0, x23
  42a640:	mov	w1, w19
  42a644:	blr	x8
  42a648:	mov	x19, x0
  42a64c:	b	42a598 <ferror@plt+0x26cf8>
  42a650:	mov	w0, #0x1                   	// #1
  42a654:	b	42a680 <ferror@plt+0x26de0>
  42a658:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42a65c:	add	x1, x1, #0x56f
  42a660:	b	42a66c <ferror@plt+0x26dcc>
  42a664:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42a668:	add	x1, x1, #0x38d
  42a66c:	mov	w2, #0x5                   	// #5
  42a670:	mov	x0, xzr
  42a674:	bl	403700 <dcgettext@plt>
  42a678:	bl	440164 <warn@@Base>
  42a67c:	mov	w0, wzr
  42a680:	ldp	x20, x19, [sp, #240]
  42a684:	ldp	x22, x21, [sp, #224]
  42a688:	ldp	x24, x23, [sp, #208]
  42a68c:	ldp	x26, x25, [sp, #192]
  42a690:	ldp	x28, x27, [sp, #176]
  42a694:	ldp	x29, x30, [sp, #160]
  42a698:	add	sp, sp, #0x100
  42a69c:	ret
  42a6a0:	sub	sp, sp, #0x80
  42a6a4:	stp	x24, x23, [sp, #80]
  42a6a8:	add	x24, x1, #0x4
  42a6ac:	stp	x28, x27, [sp, #48]
  42a6b0:	stp	x22, x21, [sp, #96]
  42a6b4:	stp	x20, x19, [sp, #112]
  42a6b8:	mov	x19, x4
  42a6bc:	mov	x21, x3
  42a6c0:	mov	x20, x2
  42a6c4:	mov	x22, x1
  42a6c8:	mov	x23, x0
  42a6cc:	cmp	x24, x2
  42a6d0:	adrp	x27, 46c000 <_bfd_std_section+0x3118>
  42a6d4:	stp	x29, x30, [sp, #32]
  42a6d8:	stp	x26, x25, [sp, #64]
  42a6dc:	add	x29, sp, #0x20
  42a6e0:	b.cs	42a6ec <ferror@plt+0x26e4c>  // b.hs, b.nlast
  42a6e4:	mov	w1, #0x4                   	// #4
  42a6e8:	b	42a710 <ferror@plt+0x26e70>
  42a6ec:	cmp	x22, x20
  42a6f0:	b.cs	42a704 <ferror@plt+0x26e64>  // b.hs, b.nlast
  42a6f4:	sub	w1, w20, w22
  42a6f8:	sub	w8, w1, #0x1
  42a6fc:	cmp	w8, #0x8
  42a700:	b.cc	42a710 <ferror@plt+0x26e70>  // b.lo, b.ul, b.last
  42a704:	mov	x0, xzr
  42a708:	str	xzr, [x21]
  42a70c:	b	42a740 <ferror@plt+0x26ea0>
  42a710:	ldr	x8, [x27, #648]
  42a714:	mov	x0, x22
  42a718:	blr	x8
  42a71c:	mov	w8, #0xffffffff            	// #-1
  42a720:	cmp	x0, x8
  42a724:	str	x0, [x21]
  42a728:	b.ne	42a740 <ferror@plt+0x26ea0>  // b.any
  42a72c:	add	x25, x22, #0xc
  42a730:	cmp	x25, x20
  42a734:	b.cs	42a750 <ferror@plt+0x26eb0>  // b.hs, b.nlast
  42a738:	mov	w1, #0x8                   	// #8
  42a73c:	b	42a770 <ferror@plt+0x26ed0>
  42a740:	mov	w8, #0x4                   	// #4
  42a744:	mov	w9, #0x4                   	// #4
  42a748:	mov	w28, #0x4                   	// #4
  42a74c:	b	42a790 <ferror@plt+0x26ef0>
  42a750:	cmp	x24, x20
  42a754:	b.cs	42a768 <ferror@plt+0x26ec8>  // b.hs, b.nlast
  42a758:	sub	w1, w20, w24
  42a75c:	sub	w8, w1, #0x1
  42a760:	cmp	w8, #0x7
  42a764:	b.ls	42a770 <ferror@plt+0x26ed0>  // b.plast
  42a768:	mov	x0, xzr
  42a76c:	b	42a77c <ferror@plt+0x26edc>
  42a770:	ldr	x8, [x27, #648]
  42a774:	mov	x0, x24
  42a778:	blr	x8
  42a77c:	mov	w8, #0x8                   	// #8
  42a780:	mov	w28, #0xc                   	// #12
  42a784:	mov	w9, #0x8                   	// #8
  42a788:	mov	x24, x25
  42a78c:	str	x0, [x21]
  42a790:	str	w8, [x21, #36]
  42a794:	ldr	x8, [x23, #48]
  42a798:	add	x10, x0, x28
  42a79c:	cmp	x10, x8
  42a7a0:	b.ls	42a7c8 <ferror@plt+0x26f28>  // b.plast
  42a7a4:	ldr	x8, [x23, #32]
  42a7a8:	mov	x0, x23
  42a7ac:	sub	x8, x24, x8
  42a7b0:	sub	x1, x8, x9
  42a7b4:	bl	4039bc <ferror@plt+0x11c>
  42a7b8:	cbz	w0, 42a854 <ferror@plt+0x26fb4>
  42a7bc:	sub	x8, x20, x22
  42a7c0:	sub	x8, x8, x28
  42a7c4:	str	x8, [x21]
  42a7c8:	add	x25, x24, #0x2
  42a7cc:	cmp	x25, x20
  42a7d0:	b.cs	42a818 <ferror@plt+0x26f78>  // b.hs, b.nlast
  42a7d4:	mov	w1, #0x2                   	// #2
  42a7d8:	ldr	x8, [x27, #648]
  42a7dc:	mov	x0, x24
  42a7e0:	blr	x8
  42a7e4:	sub	w8, w0, #0x2
  42a7e8:	and	w8, w8, #0xffff
  42a7ec:	cmp	w8, #0x4
  42a7f0:	strh	w0, [x21, #8]
  42a7f4:	b.cs	42a834 <ferror@plt+0x26f94>  // b.hs, b.nlast
  42a7f8:	and	w8, w0, #0xffff
  42a7fc:	cmp	w8, #0x5
  42a800:	b.cc	42a904 <ferror@plt+0x27064>  // b.lo, b.ul, b.last
  42a804:	add	x26, x24, #0x3
  42a808:	cmp	x26, x20
  42a80c:	b.cs	42a878 <ferror@plt+0x26fd8>  // b.hs, b.nlast
  42a810:	mov	w1, #0x1                   	// #1
  42a814:	b	42a890 <ferror@plt+0x26ff0>
  42a818:	cmp	x24, x20
  42a81c:	b.cs	42a830 <ferror@plt+0x26f90>  // b.hs, b.nlast
  42a820:	sub	w1, w20, w24
  42a824:	sub	w8, w1, #0x1
  42a828:	cmp	w8, #0x8
  42a82c:	b.cc	42a7d8 <ferror@plt+0x26f38>  // b.lo, b.ul, b.last
  42a830:	strh	wzr, [x21, #8]
  42a834:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42a838:	add	x1, x1, #0x997
  42a83c:	mov	w2, #0x5                   	// #5
  42a840:	mov	x0, xzr
  42a844:	bl	403700 <dcgettext@plt>
  42a848:	bl	440164 <warn@@Base>
  42a84c:	mov	x23, xzr
  42a850:	b	42ac00 <ferror@plt+0x27360>
  42a854:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42a858:	add	x1, x1, #0x940
  42a85c:	mov	w2, #0x5                   	// #5
  42a860:	mov	x0, xzr
  42a864:	bl	403700 <dcgettext@plt>
  42a868:	ldr	x1, [x21]
  42a86c:	bl	440164 <warn@@Base>
  42a870:	mov	x23, xzr
  42a874:	b	42ac00 <ferror@plt+0x27360>
  42a878:	cmp	x25, x20
  42a87c:	b.cs	42a89c <ferror@plt+0x26ffc>  // b.hs, b.nlast
  42a880:	sub	w1, w20, w25
  42a884:	sub	w8, w1, #0x1
  42a888:	cmp	w8, #0x7
  42a88c:	b.hi	42a89c <ferror@plt+0x26ffc>  // b.pmore
  42a890:	ldr	x8, [x27, #648]
  42a894:	mov	x0, x25
  42a898:	blr	x8
  42a89c:	add	x25, x24, #0x4
  42a8a0:	cmp	x25, x20
  42a8a4:	b.cs	42a8b0 <ferror@plt+0x27010>  // b.hs, b.nlast
  42a8a8:	mov	w1, #0x1                   	// #1
  42a8ac:	b	42a8c8 <ferror@plt+0x27028>
  42a8b0:	cmp	x26, x20
  42a8b4:	b.cs	42a904 <ferror@plt+0x27064>  // b.hs, b.nlast
  42a8b8:	sub	w1, w20, w26
  42a8bc:	sub	w8, w1, #0x1
  42a8c0:	cmp	w8, #0x7
  42a8c4:	b.hi	42a904 <ferror@plt+0x27064>  // b.pmore
  42a8c8:	ldr	x8, [x27, #648]
  42a8cc:	mov	x0, x26
  42a8d0:	blr	x8
  42a8d4:	ands	w24, w0, #0xff
  42a8d8:	b.eq	42a904 <ferror@plt+0x27064>  // b.none
  42a8dc:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42a8e0:	add	x1, x1, #0x9db
  42a8e4:	mov	w2, #0x5                   	// #5
  42a8e8:	mov	x0, xzr
  42a8ec:	bl	403700 <dcgettext@plt>
  42a8f0:	ldr	x1, [x23, #16]
  42a8f4:	mov	w2, w24
  42a8f8:	bl	440164 <warn@@Base>
  42a8fc:	mov	x23, xzr
  42a900:	b	42ac00 <ferror@plt+0x27360>
  42a904:	ldr	w23, [x21, #36]
  42a908:	cmp	w23, #0x9
  42a90c:	b.cc	42a940 <ferror@plt+0x270a0>  // b.lo, b.ul, b.last
  42a910:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  42a914:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  42a918:	add	x1, x1, #0x61d
  42a91c:	add	x2, x2, #0x665
  42a920:	mov	w4, #0x5                   	// #5
  42a924:	mov	x0, xzr
  42a928:	mov	x3, x23
  42a92c:	bl	4035d0 <dcngettext@plt>
  42a930:	mov	w2, #0x8                   	// #8
  42a934:	mov	w1, w23
  42a938:	bl	4400a0 <error@@Base>
  42a93c:	mov	w23, #0x8                   	// #8
  42a940:	add	x8, x25, w23, uxtw
  42a944:	cmp	x8, x20
  42a948:	b.cc	42a958 <ferror@plt+0x270b8>  // b.lo, b.ul, b.last
  42a94c:	cmp	x25, x20
  42a950:	b.cs	42a964 <ferror@plt+0x270c4>  // b.hs, b.nlast
  42a954:	sub	w23, w20, w25
  42a958:	sub	w8, w23, #0x1
  42a95c:	cmp	w8, #0x7
  42a960:	b.ls	42a96c <ferror@plt+0x270cc>  // b.plast
  42a964:	mov	x8, xzr
  42a968:	b	42a980 <ferror@plt+0x270e0>
  42a96c:	ldr	x8, [x27, #648]
  42a970:	mov	x0, x25
  42a974:	mov	w1, w23
  42a978:	blr	x8
  42a97c:	mov	x8, x0
  42a980:	ldr	w9, [x21, #36]
  42a984:	str	x8, [x21, #16]
  42a988:	add	x0, x25, x9
  42a98c:	add	x23, x0, #0x1
  42a990:	cmp	x23, x20
  42a994:	b.cs	42aa14 <ferror@plt+0x27174>  // b.hs, b.nlast
  42a998:	mov	w1, #0x1                   	// #1
  42a99c:	ldr	x8, [x27, #648]
  42a9a0:	blr	x8
  42a9a4:	ldrh	w8, [x21, #8]
  42a9a8:	strb	w0, [x21, #24]
  42a9ac:	cmp	w8, #0x4
  42a9b0:	b.cc	42aa40 <ferror@plt+0x271a0>  // b.lo, b.ul, b.last
  42a9b4:	add	x24, x23, #0x1
  42a9b8:	cmp	x24, x20
  42a9bc:	b.cs	42aadc <ferror@plt+0x2723c>  // b.hs, b.nlast
  42a9c0:	mov	w1, #0x1                   	// #1
  42a9c4:	ldr	x8, [x27, #648]
  42a9c8:	mov	x0, x23
  42a9cc:	blr	x8
  42a9d0:	tst	w0, #0xff
  42a9d4:	mov	x23, x24
  42a9d8:	strb	w0, [x21, #25]
  42a9dc:	b.eq	42aaf8 <ferror@plt+0x27258>  // b.none
  42a9e0:	add	x24, x23, #0x1
  42a9e4:	cmp	x24, x20
  42a9e8:	b.cs	42aa54 <ferror@plt+0x271b4>  // b.hs, b.nlast
  42a9ec:	mov	w1, #0x1                   	// #1
  42a9f0:	ldr	x8, [x27, #648]
  42a9f4:	mov	x0, x23
  42a9f8:	blr	x8
  42a9fc:	add	x25, x23, #0x2
  42aa00:	cmp	x25, x20
  42aa04:	strb	w0, [x21, #26]
  42aa08:	b.cs	42aa80 <ferror@plt+0x271e0>  // b.hs, b.nlast
  42aa0c:	mov	w1, #0x1                   	// #1
  42aa10:	b	42aa90 <ferror@plt+0x271f0>
  42aa14:	cmp	x0, x20
  42aa18:	b.cs	42aa2c <ferror@plt+0x2718c>  // b.hs, b.nlast
  42aa1c:	sub	w1, w20, w0
  42aa20:	sub	w8, w1, #0x1
  42aa24:	cmp	w8, #0x7
  42aa28:	b.ls	42a99c <ferror@plt+0x270fc>  // b.plast
  42aa2c:	mov	w0, wzr
  42aa30:	ldrh	w8, [x21, #8]
  42aa34:	strb	w0, [x21, #24]
  42aa38:	cmp	w8, #0x4
  42aa3c:	b.cs	42a9b4 <ferror@plt+0x27114>  // b.hs, b.nlast
  42aa40:	mov	w8, #0x1                   	// #1
  42aa44:	strb	w8, [x21, #25]
  42aa48:	add	x24, x23, #0x1
  42aa4c:	cmp	x24, x20
  42aa50:	b.cc	42a9ec <ferror@plt+0x2714c>  // b.lo, b.ul, b.last
  42aa54:	cmp	x23, x20
  42aa58:	b.cs	42aa6c <ferror@plt+0x271cc>  // b.hs, b.nlast
  42aa5c:	sub	w1, w20, w23
  42aa60:	sub	w8, w1, #0x1
  42aa64:	cmp	w8, #0x7
  42aa68:	b.ls	42a9f0 <ferror@plt+0x27150>  // b.plast
  42aa6c:	mov	w0, wzr
  42aa70:	add	x25, x23, #0x2
  42aa74:	cmp	x25, x20
  42aa78:	strb	w0, [x21, #26]
  42aa7c:	b.cc	42aa0c <ferror@plt+0x2716c>  // b.lo, b.ul, b.last
  42aa80:	cmp	x24, x20
  42aa84:	b.cs	42ab04 <ferror@plt+0x27264>  // b.hs, b.nlast
  42aa88:	subs	w1, w20, w24
  42aa8c:	b.eq	42ab04 <ferror@plt+0x27264>  // b.none
  42aa90:	mov	x0, x24
  42aa94:	bl	4405a4 <warn@@Base+0x440>
  42aa98:	add	x24, x23, #0x3
  42aa9c:	cmp	x24, x20
  42aaa0:	str	w0, [x21, #28]
  42aaa4:	b.cs	42ab18 <ferror@plt+0x27278>  // b.hs, b.nlast
  42aaa8:	mov	w1, #0x1                   	// #1
  42aaac:	ldr	x8, [x27, #648]
  42aab0:	mov	x0, x25
  42aab4:	blr	x8
  42aab8:	add	x23, x23, #0x4
  42aabc:	cmp	x23, x20
  42aac0:	strb	w0, [x21, #32]
  42aac4:	b.cs	42ab44 <ferror@plt+0x272a4>  // b.hs, b.nlast
  42aac8:	mov	w1, #0x1                   	// #1
  42aacc:	ldr	x8, [x27, #648]
  42aad0:	mov	x0, x24
  42aad4:	blr	x8
  42aad8:	b	42ab60 <ferror@plt+0x272c0>
  42aadc:	cmp	x23, x20
  42aae0:	b.cs	42aaf4 <ferror@plt+0x27254>  // b.hs, b.nlast
  42aae4:	sub	w1, w20, w23
  42aae8:	sub	w8, w1, #0x1
  42aaec:	cmp	w8, #0x8
  42aaf0:	b.cc	42a9c4 <ferror@plt+0x27124>  // b.lo, b.ul, b.last
  42aaf4:	strb	wzr, [x21, #25]
  42aaf8:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42aafc:	add	x1, x1, #0xa1b
  42ab00:	b	42a83c <ferror@plt+0x26f9c>
  42ab04:	mov	w0, wzr
  42ab08:	add	x24, x23, #0x3
  42ab0c:	cmp	x24, x20
  42ab10:	str	w0, [x21, #28]
  42ab14:	b.cc	42aaa8 <ferror@plt+0x27208>  // b.lo, b.ul, b.last
  42ab18:	cmp	x25, x20
  42ab1c:	b.cs	42ab30 <ferror@plt+0x27290>  // b.hs, b.nlast
  42ab20:	sub	w1, w20, w25
  42ab24:	sub	w8, w1, #0x1
  42ab28:	cmp	w8, #0x7
  42ab2c:	b.ls	42aaac <ferror@plt+0x2720c>  // b.plast
  42ab30:	mov	w0, wzr
  42ab34:	add	x23, x23, #0x4
  42ab38:	cmp	x23, x20
  42ab3c:	strb	w0, [x21, #32]
  42ab40:	b.cc	42aac8 <ferror@plt+0x27228>  // b.lo, b.ul, b.last
  42ab44:	cmp	x24, x20
  42ab48:	b.cs	42ab5c <ferror@plt+0x272bc>  // b.hs, b.nlast
  42ab4c:	sub	w1, w20, w24
  42ab50:	sub	w8, w1, #0x1
  42ab54:	cmp	w8, #0x7
  42ab58:	b.ls	42aacc <ferror@plt+0x2722c>  // b.plast
  42ab5c:	mov	w0, wzr
  42ab60:	ldr	x8, [x21]
  42ab64:	strb	w0, [x21, #33]
  42ab68:	add	x8, x22, x8
  42ab6c:	add	x8, x8, x28
  42ab70:	cmp	x8, x20
  42ab74:	str	x8, [x19]
  42ab78:	b.ls	42ac00 <ferror@plt+0x27360>  // b.plast
  42ab7c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42ab80:	add	x1, x1, #0xa41
  42ab84:	mov	w2, #0x5                   	// #5
  42ab88:	mov	x0, xzr
  42ab8c:	bl	403700 <dcgettext@plt>
  42ab90:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  42ab94:	add	x8, x8, #0x4f8
  42ab98:	ldrsw	x9, [x8, #56]
  42ab9c:	ldr	x21, [x21]
  42aba0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42aba4:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42aba8:	add	w10, w9, #0x1
  42abac:	add	x9, x8, x9, lsl #6
  42abb0:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42abb4:	mov	x22, x0
  42abb8:	add	x23, x9, #0x368
  42abbc:	and	w9, w10, #0xf
  42abc0:	add	x1, x1, #0x92
  42abc4:	add	x2, x2, #0x248
  42abc8:	add	x3, x3, #0x289
  42abcc:	mov	x0, sp
  42abd0:	str	w9, [x8, #56]
  42abd4:	bl	4030a0 <sprintf@plt>
  42abd8:	mov	x2, sp
  42abdc:	mov	w1, #0x40                  	// #64
  42abe0:	mov	x0, x23
  42abe4:	mov	x3, x21
  42abe8:	bl	403160 <snprintf@plt>
  42abec:	mov	x0, x22
  42abf0:	mov	x1, x23
  42abf4:	bl	440164 <warn@@Base>
  42abf8:	mov	x23, xzr
  42abfc:	str	x20, [x19]
  42ac00:	mov	x0, x23
  42ac04:	ldp	x20, x19, [sp, #112]
  42ac08:	ldp	x22, x21, [sp, #96]
  42ac0c:	ldp	x24, x23, [sp, #80]
  42ac10:	ldp	x26, x25, [sp, #64]
  42ac14:	ldp	x28, x27, [sp, #48]
  42ac18:	ldp	x29, x30, [sp, #32]
  42ac1c:	add	sp, sp, #0x80
  42ac20:	ret
  42ac24:	sub	sp, sp, #0x100
  42ac28:	add	x8, x0, #0x1
  42ac2c:	stp	x29, x30, [sp, #160]
  42ac30:	stp	x22, x21, [sp, #224]
  42ac34:	stp	x20, x19, [sp, #240]
  42ac38:	add	x29, sp, #0xa0
  42ac3c:	mov	w20, w5
  42ac40:	mov	x22, x3
  42ac44:	mov	x19, x2
  42ac48:	cmp	x8, x2
  42ac4c:	stp	x28, x27, [sp, #176]
  42ac50:	stp	x26, x25, [sp, #192]
  42ac54:	stp	x24, x23, [sp, #208]
  42ac58:	stur	x4, [x29, #-56]
  42ac5c:	str	x8, [sp, #80]
  42ac60:	stur	x1, [x29, #-48]
  42ac64:	b.cs	42acf4 <ferror@plt+0x27454>  // b.hs, b.nlast
  42ac68:	mov	w1, #0x1                   	// #1
  42ac6c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42ac70:	ldr	x8, [x8, #648]
  42ac74:	blr	x8
  42ac78:	tst	w0, #0xff
  42ac7c:	and	w8, w0, #0xff
  42ac80:	cset	w9, eq  // eq = none
  42ac84:	stur	w9, [x29, #-68]
  42ac88:	stur	w8, [x29, #-36]
  42ac8c:	cbz	w8, 42ad0c <ferror@plt+0x2746c>
  42ac90:	ldr	x8, [sp, #80]
  42ac94:	mov	w9, wzr
  42ac98:	mov	x11, xzr
  42ac9c:	add	x10, x8, x11
  42aca0:	cmp	x10, x19
  42aca4:	b.cs	42acb4 <ferror@plt+0x27414>  // b.hs, b.nlast
  42aca8:	ldrsb	w10, [x10]
  42acac:	add	x11, x11, #0x1
  42acb0:	tbnz	w10, #31, 42ac9c <ferror@plt+0x273fc>
  42acb4:	mov	x10, xzr
  42acb8:	add	x8, x8, w11, uxtw
  42acbc:	add	x11, x8, x10
  42acc0:	cmp	x11, x19
  42acc4:	b.cs	42acd4 <ferror@plt+0x27434>  // b.hs, b.nlast
  42acc8:	ldrsb	w11, [x11]
  42accc:	add	x10, x10, #0x1
  42acd0:	tbnz	w11, #31, 42acbc <ferror@plt+0x2741c>
  42acd4:	add	x8, x8, w10, uxtw
  42acd8:	cmp	x8, x19
  42acdc:	b.eq	42b018 <ferror@plt+0x27778>  // b.none
  42ace0:	ldur	w10, [x29, #-36]
  42ace4:	add	w9, w9, #0x1
  42ace8:	cmp	w10, w9, uxtb
  42acec:	b.hi	42ac98 <ferror@plt+0x273f8>  // b.pmore
  42acf0:	b	42ad1c <ferror@plt+0x2747c>
  42acf4:	cmp	x0, x19
  42acf8:	b.cs	42ad0c <ferror@plt+0x2746c>  // b.hs, b.nlast
  42acfc:	sub	w1, w19, w0
  42ad00:	sub	w8, w1, #0x1
  42ad04:	cmp	w8, #0x7
  42ad08:	b.ls	42ac6c <ferror@plt+0x273cc>  // b.plast
  42ad0c:	mov	w8, #0x1                   	// #1
  42ad10:	stur	w8, [x29, #-68]
  42ad14:	ldr	x8, [sp, #80]
  42ad18:	stur	wzr, [x29, #-36]
  42ad1c:	mov	x9, xzr
  42ad20:	mov	x26, xzr
  42ad24:	mov	w11, wzr
  42ad28:	mov	w10, #0x1                   	// #1
  42ad2c:	b	42ad44 <ferror@plt+0x274a4>
  42ad30:	orr	w14, w10, #0x2
  42ad34:	cmp	w13, #0x0
  42ad38:	csel	w10, w10, w14, eq  // eq = none
  42ad3c:	add	x9, x9, #0x1
  42ad40:	tbz	w12, #7, 42ad88 <ferror@plt+0x274e8>
  42ad44:	add	x12, x8, x9
  42ad48:	cmp	x12, x19
  42ad4c:	b.cs	42ad8c <ferror@plt+0x274ec>  // b.hs, b.nlast
  42ad50:	ldrb	w12, [x12]
  42ad54:	cmp	w11, #0x3f
  42ad58:	and	x13, x12, #0x7f
  42ad5c:	b.hi	42ad30 <ferror@plt+0x27490>  // b.pmore
  42ad60:	mov	w14, w11
  42ad64:	lsl	x16, x13, x14
  42ad68:	orr	x26, x16, x26
  42ad6c:	lsr	x14, x26, x14
  42ad70:	orr	w15, w10, #0x2
  42ad74:	cmp	x14, x13
  42ad78:	csel	w10, w10, w15, eq  // eq = none
  42ad7c:	add	w11, w11, #0x7
  42ad80:	add	x9, x9, #0x1
  42ad84:	tbnz	w12, #7, 42ad44 <ferror@plt+0x274a4>
  42ad88:	and	w10, w10, #0xfffffffe
  42ad8c:	add	x24, x8, w9, uxtw
  42ad90:	tbnz	w10, #0, 42ada4 <ferror@plt+0x27504>
  42ad94:	tbz	w10, #1, 42adbc <ferror@plt+0x2751c>
  42ad98:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42ad9c:	add	x1, x1, #0xda
  42ada0:	b	42adac <ferror@plt+0x2750c>
  42ada4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42ada8:	add	x1, x1, #0xc9
  42adac:	mov	w2, #0x5                   	// #5
  42adb0:	mov	x0, xzr
  42adb4:	bl	403700 <dcgettext@plt>
  42adb8:	bl	4400a0 <error@@Base>
  42adbc:	cmp	x24, x19
  42adc0:	b.eq	42b008 <ferror@plt+0x27768>  // b.none
  42adc4:	cbz	x26, 42b028 <ferror@plt+0x27788>
  42adc8:	adrp	x8, 44d000 <warn@@Base+0xce9c>
  42adcc:	adrp	x9, 44d000 <warn@@Base+0xce9c>
  42add0:	add	x8, x8, #0x649
  42add4:	add	x9, x9, #0x5f6
  42add8:	cmp	w20, #0x0
  42addc:	csel	x1, x9, x8, ne  // ne = any
  42ade0:	mov	w2, #0x5                   	// #5
  42ade4:	mov	x0, xzr
  42ade8:	str	w20, [sp, #68]
  42adec:	bl	403700 <dcgettext@plt>
  42adf0:	ldur	x8, [x29, #-48]
  42adf4:	sub	x1, x24, x8
  42adf8:	bl	4037a0 <printf@plt>
  42adfc:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42ae00:	add	x1, x1, #0xaeb
  42ae04:	mov	w2, #0x5                   	// #5
  42ae08:	mov	x0, xzr
  42ae0c:	bl	403700 <dcgettext@plt>
  42ae10:	bl	4037a0 <printf@plt>
  42ae14:	ldur	w8, [x29, #-68]
  42ae18:	str	x26, [sp, #72]
  42ae1c:	tbnz	w8, #0, 42b040 <ferror@plt+0x277a0>
  42ae20:	ldr	x27, [sp, #80]
  42ae24:	adrp	x20, 44b000 <warn@@Base+0xae9c>
  42ae28:	adrp	x25, 44b000 <warn@@Base+0xae9c>
  42ae2c:	mov	w21, wzr
  42ae30:	add	x20, x20, #0xc9
  42ae34:	add	x25, x25, #0xda
  42ae38:	b	42ae50 <ferror@plt+0x275b0>
  42ae3c:	ldur	w10, [x29, #-36]
  42ae40:	add	w21, w21, #0x1
  42ae44:	add	x27, x9, w8, uxtw
  42ae48:	cmp	w10, w21, uxtb
  42ae4c:	b.ls	42b038 <ferror@plt+0x27798>  // b.plast
  42ae50:	mov	x23, xzr
  42ae54:	mov	x28, xzr
  42ae58:	mov	w9, wzr
  42ae5c:	mov	w8, #0x1                   	// #1
  42ae60:	b	42ae78 <ferror@plt+0x275d8>
  42ae64:	orr	w12, w8, #0x2
  42ae68:	cmp	w11, #0x0
  42ae6c:	csel	w8, w8, w12, eq  // eq = none
  42ae70:	add	x23, x23, #0x1
  42ae74:	tbz	w10, #7, 42aebc <ferror@plt+0x2761c>
  42ae78:	add	x10, x27, x23
  42ae7c:	cmp	x10, x19
  42ae80:	b.cs	42aec0 <ferror@plt+0x27620>  // b.hs, b.nlast
  42ae84:	ldrb	w10, [x10]
  42ae88:	cmp	w9, #0x3f
  42ae8c:	and	x11, x10, #0x7f
  42ae90:	b.hi	42ae64 <ferror@plt+0x275c4>  // b.pmore
  42ae94:	mov	w12, w9
  42ae98:	lsl	x14, x11, x12
  42ae9c:	orr	x28, x14, x28
  42aea0:	lsr	x12, x28, x12
  42aea4:	orr	w13, w8, #0x2
  42aea8:	cmp	x12, x11
  42aeac:	csel	w8, w8, w13, eq  // eq = none
  42aeb0:	add	w9, w9, #0x7
  42aeb4:	add	x23, x23, #0x1
  42aeb8:	tbnz	w10, #7, 42ae78 <ferror@plt+0x275d8>
  42aebc:	and	w8, w8, #0xfffffffe
  42aec0:	mov	x1, x20
  42aec4:	tbnz	w8, #0, 42aed0 <ferror@plt+0x27630>
  42aec8:	mov	x1, x25
  42aecc:	tbz	w8, #1, 42aee0 <ferror@plt+0x27640>
  42aed0:	mov	w2, #0x5                   	// #5
  42aed4:	mov	x0, xzr
  42aed8:	bl	403700 <dcgettext@plt>
  42aedc:	bl	4400a0 <error@@Base>
  42aee0:	sub	x8, x28, #0x1
  42aee4:	cmp	x8, #0x4
  42aee8:	b.hi	42af40 <ferror@plt+0x276a0>  // b.pmore
  42aeec:	adrp	x11, 447000 <warn@@Base+0x6e9c>
  42aef0:	add	x11, x11, #0x664
  42aef4:	adr	x9, 42af04 <ferror@plt+0x27664>
  42aef8:	ldrb	w10, [x11, x8]
  42aefc:	add	x9, x9, x10, lsl #2
  42af00:	br	x9
  42af04:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42af08:	mov	w2, #0x5                   	// #5
  42af0c:	mov	x0, xzr
  42af10:	add	x1, x1, #0xaf9
  42af14:	b	42afdc <ferror@plt+0x2773c>
  42af18:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42af1c:	mov	w2, #0x5                   	// #5
  42af20:	mov	x0, xzr
  42af24:	add	x1, x1, #0xafe
  42af28:	b	42afdc <ferror@plt+0x2773c>
  42af2c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42af30:	mov	w2, #0x5                   	// #5
  42af34:	mov	x0, xzr
  42af38:	add	x1, x1, #0xb0a
  42af3c:	b	42afdc <ferror@plt+0x2773c>
  42af40:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42af44:	mov	w2, #0x5                   	// #5
  42af48:	mov	x0, xzr
  42af4c:	add	x1, x1, #0xb0f
  42af50:	bl	403700 <dcgettext@plt>
  42af54:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  42af58:	add	x10, x10, #0x4f8
  42af5c:	ldrsw	x8, [x10, #56]
  42af60:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42af64:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42af68:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42af6c:	add	w9, w8, #0x1
  42af70:	add	x8, x10, x8, lsl #6
  42af74:	mov	x20, x0
  42af78:	add	x25, x8, #0x368
  42af7c:	and	w8, w9, #0xf
  42af80:	sub	x0, x29, #0x20
  42af84:	add	x1, x1, #0x92
  42af88:	add	x2, x2, #0x248
  42af8c:	add	x3, x3, #0x289
  42af90:	str	w8, [x10, #56]
  42af94:	bl	4030a0 <sprintf@plt>
  42af98:	sub	x2, x29, #0x20
  42af9c:	mov	w1, #0x40                  	// #64
  42afa0:	mov	x0, x25
  42afa4:	mov	x3, x28
  42afa8:	bl	403160 <snprintf@plt>
  42afac:	mov	x0, x20
  42afb0:	adrp	x20, 44b000 <warn@@Base+0xae9c>
  42afb4:	mov	x1, x25
  42afb8:	adrp	x25, 44b000 <warn@@Base+0xae9c>
  42afbc:	add	x20, x20, #0xc9
  42afc0:	add	x25, x25, #0xda
  42afc4:	bl	4037a0 <printf@plt>
  42afc8:	b	42afe4 <ferror@plt+0x27744>
  42afcc:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42afd0:	mov	w2, #0x5                   	// #5
  42afd4:	mov	x0, xzr
  42afd8:	add	x1, x1, #0xb04
  42afdc:	bl	403700 <dcgettext@plt>
  42afe0:	bl	4037a0 <printf@plt>
  42afe4:	mov	x8, xzr
  42afe8:	add	x9, x27, w23, uxtw
  42afec:	add	x10, x9, x8
  42aff0:	cmp	x10, x19
  42aff4:	b.cs	42ae3c <ferror@plt+0x2759c>  // b.hs, b.nlast
  42aff8:	ldrsb	w10, [x10]
  42affc:	add	x8, x8, #0x1
  42b000:	tbnz	w10, #31, 42afec <ferror@plt+0x2774c>
  42b004:	b	42ae3c <ferror@plt+0x2759c>
  42b008:	cbz	w20, 42b420 <ferror@plt+0x27b80>
  42b00c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42b010:	add	x1, x1, #0xabb
  42b014:	b	42b568 <ferror@plt+0x27cc8>
  42b018:	cbz	w20, 42b538 <ferror@plt+0x27c98>
  42b01c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42b020:	add	x1, x1, #0xa6f
  42b024:	b	42b568 <ferror@plt+0x27cc8>
  42b028:	cbz	w20, 42b544 <ferror@plt+0x27ca4>
  42b02c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42b030:	add	x1, x1, #0x5d5
  42b034:	b	42b54c <ferror@plt+0x27cac>
  42b038:	ldur	w8, [x29, #-68]
  42b03c:	tbz	w8, #0, 42b42c <ferror@plt+0x27b8c>
  42b040:	adrp	x8, 468000 <_sch_istable+0x1c50>
  42b044:	ldr	x1, [x8, #3808]
  42b048:	mov	w0, #0xa                   	// #10
  42b04c:	bl	4030b0 <putc@plt>
  42b050:	adrp	x28, 44b000 <warn@@Base+0xae9c>
  42b054:	mov	x20, xzr
  42b058:	add	x28, x28, #0xc9
  42b05c:	adrp	x0, 44d000 <warn@@Base+0xce9c>
  42b060:	add	x0, x0, #0xb31
  42b064:	mov	w1, w20
  42b068:	stur	x20, [x29, #-64]
  42b06c:	bl	4037a0 <printf@plt>
  42b070:	ldur	w8, [x29, #-68]
  42b074:	tbnz	w8, #0, 42b234 <ferror@plt+0x27994>
  42b078:	ldr	x25, [sp, #80]
  42b07c:	mov	w21, wzr
  42b080:	mov	x20, x24
  42b084:	b	42b104 <ferror@plt+0x27864>
  42b088:	mov	w2, #0x5                   	// #5
  42b08c:	mov	x0, xzr
  42b090:	bl	403700 <dcgettext@plt>
  42b094:	bl	4400a0 <error@@Base>
  42b098:	mov	w11, #0xffffffff            	// #-1
  42b09c:	ldr	w8, [x22, #36]
  42b0a0:	ldrh	w9, [x22, #8]
  42b0a4:	str	w11, [sp, #56]
  42b0a8:	mov	w11, #0x9                   	// #9
  42b0ac:	strb	w11, [sp, #48]
  42b0b0:	ldp	x11, x3, [x29, #-56]
  42b0b4:	cmp	x23, #0x1
  42b0b8:	cset	w10, eq  // eq = none
  42b0bc:	mov	x0, xzr
  42b0c0:	mov	x1, x27
  42b0c4:	mov	x2, xzr
  42b0c8:	mov	x4, x20
  42b0cc:	mov	x5, x19
  42b0d0:	mov	x6, xzr
  42b0d4:	mov	x7, xzr
  42b0d8:	stp	x11, xzr, [sp, #32]
  42b0dc:	str	w10, [sp, #24]
  42b0e0:	str	xzr, [sp, #16]
  42b0e4:	str	w9, [sp, #8]
  42b0e8:	str	x8, [sp]
  42b0ec:	bl	420400 <ferror@plt+0x1cb60>
  42b0f0:	ldur	w8, [x29, #-36]
  42b0f4:	add	w21, w21, #0x1
  42b0f8:	mov	x20, x0
  42b0fc:	cmp	w8, w21, uxtb
  42b100:	b.ls	42b228 <ferror@plt+0x27988>  // b.plast
  42b104:	mov	x26, xzr
  42b108:	mov	x23, xzr
  42b10c:	mov	w9, wzr
  42b110:	mov	w8, #0x1                   	// #1
  42b114:	b	42b12c <ferror@plt+0x2788c>
  42b118:	orr	w12, w8, #0x2
  42b11c:	cmp	w11, #0x0
  42b120:	csel	w8, w8, w12, eq  // eq = none
  42b124:	add	x26, x26, #0x1
  42b128:	tbz	w10, #7, 42b170 <ferror@plt+0x278d0>
  42b12c:	add	x10, x25, x26
  42b130:	cmp	x10, x19
  42b134:	b.cs	42b174 <ferror@plt+0x278d4>  // b.hs, b.nlast
  42b138:	ldrb	w10, [x10]
  42b13c:	cmp	w9, #0x3f
  42b140:	and	x11, x10, #0x7f
  42b144:	b.hi	42b118 <ferror@plt+0x27878>  // b.pmore
  42b148:	mov	w12, w9
  42b14c:	lsl	x14, x11, x12
  42b150:	orr	x23, x14, x23
  42b154:	lsr	x12, x23, x12
  42b158:	orr	w13, w8, #0x2
  42b15c:	cmp	x12, x11
  42b160:	csel	w8, w8, w13, eq  // eq = none
  42b164:	add	w9, w9, #0x7
  42b168:	add	x26, x26, #0x1
  42b16c:	tbnz	w10, #7, 42b12c <ferror@plt+0x2788c>
  42b170:	and	w8, w8, #0xfffffffe
  42b174:	mov	x1, x28
  42b178:	tbnz	w8, #0, 42b188 <ferror@plt+0x278e8>
  42b17c:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42b180:	add	x1, x1, #0xda
  42b184:	tbz	w8, #1, 42b198 <ferror@plt+0x278f8>
  42b188:	mov	w2, #0x5                   	// #5
  42b18c:	mov	x0, xzr
  42b190:	bl	403700 <dcgettext@plt>
  42b194:	bl	4400a0 <error@@Base>
  42b198:	mov	x9, xzr
  42b19c:	mov	x27, xzr
  42b1a0:	mov	w11, wzr
  42b1a4:	add	x10, x25, w26, uxtw
  42b1a8:	mov	w8, #0x1                   	// #1
  42b1ac:	b	42b1c4 <ferror@plt+0x27924>
  42b1b0:	orr	w14, w8, #0x2
  42b1b4:	cmp	w13, #0x0
  42b1b8:	csel	w8, w8, w14, eq  // eq = none
  42b1bc:	add	x9, x9, #0x1
  42b1c0:	tbz	w12, #7, 42b208 <ferror@plt+0x27968>
  42b1c4:	add	x12, x10, x9
  42b1c8:	cmp	x12, x19
  42b1cc:	b.cs	42b20c <ferror@plt+0x2796c>  // b.hs, b.nlast
  42b1d0:	ldrb	w12, [x12]
  42b1d4:	cmp	w11, #0x3f
  42b1d8:	and	x13, x12, #0x7f
  42b1dc:	b.hi	42b1b0 <ferror@plt+0x27910>  // b.pmore
  42b1e0:	mov	w14, w11
  42b1e4:	lsl	x16, x13, x14
  42b1e8:	orr	x27, x16, x27
  42b1ec:	lsr	x14, x27, x14
  42b1f0:	orr	w15, w8, #0x2
  42b1f4:	cmp	x14, x13
  42b1f8:	csel	w8, w8, w15, eq  // eq = none
  42b1fc:	add	w11, w11, #0x7
  42b200:	add	x9, x9, #0x1
  42b204:	tbnz	w12, #7, 42b1c4 <ferror@plt+0x27924>
  42b208:	and	w8, w8, #0xfffffffe
  42b20c:	add	x25, x10, w9, uxtw
  42b210:	mov	x1, x28
  42b214:	tbnz	w8, #0, 42b088 <ferror@plt+0x277e8>
  42b218:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42b21c:	add	x1, x1, #0xda
  42b220:	tbnz	w8, #1, 42b088 <ferror@plt+0x277e8>
  42b224:	b	42b098 <ferror@plt+0x277f8>
  42b228:	ldur	w8, [x29, #-68]
  42b22c:	tbz	w8, #0, 42b260 <ferror@plt+0x279c0>
  42b230:	ldr	x26, [sp, #72]
  42b234:	cmp	x24, x19
  42b238:	b.eq	42b40c <ferror@plt+0x27b6c>  // b.none
  42b23c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  42b240:	ldr	x1, [x8, #3808]
  42b244:	ldur	x20, [x29, #-64]
  42b248:	mov	w0, #0xa                   	// #10
  42b24c:	add	x20, x20, #0x1
  42b250:	bl	4030b0 <putc@plt>
  42b254:	cmp	x20, x26
  42b258:	b.cc	42b05c <ferror@plt+0x277bc>  // b.lo, b.ul, b.last
  42b25c:	b	42b57c <ferror@plt+0x27cdc>
  42b260:	ldp	x26, x23, [sp, #72]
  42b264:	mov	w27, wzr
  42b268:	b	42b2e8 <ferror@plt+0x27a48>
  42b26c:	mov	w2, #0x5                   	// #5
  42b270:	mov	x0, xzr
  42b274:	bl	403700 <dcgettext@plt>
  42b278:	bl	4400a0 <error@@Base>
  42b27c:	mov	w11, #0xffffffff            	// #-1
  42b280:	ldr	w8, [x22, #36]
  42b284:	ldrh	w9, [x22, #8]
  42b288:	str	w11, [sp, #56]
  42b28c:	mov	w11, #0x9                   	// #9
  42b290:	strb	w11, [sp, #48]
  42b294:	ldp	x11, x3, [x29, #-56]
  42b298:	cmp	x21, #0x1
  42b29c:	cset	w10, ne  // ne = any
  42b2a0:	mov	x0, xzr
  42b2a4:	mov	x1, x20
  42b2a8:	mov	x2, xzr
  42b2ac:	mov	x4, x24
  42b2b0:	mov	x5, x19
  42b2b4:	mov	x6, xzr
  42b2b8:	mov	x7, xzr
  42b2bc:	stp	x11, xzr, [sp, #32]
  42b2c0:	str	w10, [sp, #24]
  42b2c4:	str	xzr, [sp, #16]
  42b2c8:	str	w9, [sp, #8]
  42b2cc:	str	x8, [sp]
  42b2d0:	bl	420400 <ferror@plt+0x1cb60>
  42b2d4:	ldur	w8, [x29, #-36]
  42b2d8:	add	w27, w27, #0x1
  42b2dc:	mov	x24, x0
  42b2e0:	cmp	w8, w27, uxtb
  42b2e4:	b.ls	42b234 <ferror@plt+0x27994>  // b.plast
  42b2e8:	mov	x25, xzr
  42b2ec:	mov	x21, xzr
  42b2f0:	mov	w9, wzr
  42b2f4:	mov	w8, #0x1                   	// #1
  42b2f8:	b	42b324 <ferror@plt+0x27a84>
  42b2fc:	mov	w12, w9
  42b300:	lsl	x14, x11, x12
  42b304:	orr	x21, x14, x21
  42b308:	lsr	x12, x21, x12
  42b30c:	orr	w13, w8, #0x2
  42b310:	cmp	x12, x11
  42b314:	csel	w8, w8, w13, eq  // eq = none
  42b318:	add	w9, w9, #0x7
  42b31c:	add	x25, x25, #0x1
  42b320:	tbz	w10, #7, 42b354 <ferror@plt+0x27ab4>
  42b324:	add	x10, x23, x25
  42b328:	cmp	x10, x19
  42b32c:	b.cs	42b358 <ferror@plt+0x27ab8>  // b.hs, b.nlast
  42b330:	ldrb	w10, [x10]
  42b334:	cmp	w9, #0x40
  42b338:	and	x11, x10, #0x7f
  42b33c:	b.cc	42b2fc <ferror@plt+0x27a5c>  // b.lo, b.ul, b.last
  42b340:	orr	w12, w8, #0x2
  42b344:	cmp	w11, #0x0
  42b348:	csel	w8, w8, w12, eq  // eq = none
  42b34c:	add	x25, x25, #0x1
  42b350:	tbnz	w10, #7, 42b324 <ferror@plt+0x27a84>
  42b354:	and	w8, w8, #0xfffffffe
  42b358:	mov	x1, x28
  42b35c:	tbnz	w8, #0, 42b36c <ferror@plt+0x27acc>
  42b360:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42b364:	add	x1, x1, #0xda
  42b368:	tbz	w8, #1, 42b37c <ferror@plt+0x27adc>
  42b36c:	mov	w2, #0x5                   	// #5
  42b370:	mov	x0, xzr
  42b374:	bl	403700 <dcgettext@plt>
  42b378:	bl	4400a0 <error@@Base>
  42b37c:	mov	x9, xzr
  42b380:	mov	x20, xzr
  42b384:	mov	w11, wzr
  42b388:	add	x10, x23, w25, uxtw
  42b38c:	mov	w8, #0x1                   	// #1
  42b390:	b	42b3bc <ferror@plt+0x27b1c>
  42b394:	mov	w14, w11
  42b398:	lsl	x16, x13, x14
  42b39c:	orr	x20, x16, x20
  42b3a0:	lsr	x14, x20, x14
  42b3a4:	orr	w15, w8, #0x2
  42b3a8:	cmp	x14, x13
  42b3ac:	csel	w8, w8, w15, eq  // eq = none
  42b3b0:	add	w11, w11, #0x7
  42b3b4:	add	x9, x9, #0x1
  42b3b8:	tbz	w12, #7, 42b3ec <ferror@plt+0x27b4c>
  42b3bc:	add	x12, x10, x9
  42b3c0:	cmp	x12, x19
  42b3c4:	b.cs	42b3f0 <ferror@plt+0x27b50>  // b.hs, b.nlast
  42b3c8:	ldrb	w12, [x12]
  42b3cc:	cmp	w11, #0x40
  42b3d0:	and	x13, x12, #0x7f
  42b3d4:	b.cc	42b394 <ferror@plt+0x27af4>  // b.lo, b.ul, b.last
  42b3d8:	orr	w14, w8, #0x2
  42b3dc:	cmp	w13, #0x0
  42b3e0:	csel	w8, w8, w14, eq  // eq = none
  42b3e4:	add	x9, x9, #0x1
  42b3e8:	tbnz	w12, #7, 42b3bc <ferror@plt+0x27b1c>
  42b3ec:	and	w8, w8, #0xfffffffe
  42b3f0:	add	x23, x10, w9, uxtw
  42b3f4:	mov	x1, x28
  42b3f8:	tbnz	w8, #0, 42b26c <ferror@plt+0x279cc>
  42b3fc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42b400:	add	x1, x1, #0xda
  42b404:	tbnz	w8, #1, 42b26c <ferror@plt+0x279cc>
  42b408:	b	42b27c <ferror@plt+0x279dc>
  42b40c:	ldr	w8, [sp, #68]
  42b410:	cbz	w8, 42b560 <ferror@plt+0x27cc0>
  42b414:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42b418:	add	x1, x1, #0xb36
  42b41c:	b	42b568 <ferror@plt+0x27cc8>
  42b420:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42b424:	add	x1, x1, #0xad3
  42b428:	b	42b568 <ferror@plt+0x27cc8>
  42b42c:	ldr	x27, [sp, #80]
  42b430:	adrp	x23, 44b000 <warn@@Base+0xae9c>
  42b434:	adrp	x25, 44b000 <warn@@Base+0xae9c>
  42b438:	adrp	x20, 44d000 <warn@@Base+0xce9c>
  42b43c:	mov	w21, wzr
  42b440:	add	x23, x23, #0xc9
  42b444:	add	x25, x25, #0xda
  42b448:	add	x20, x20, #0xaf3
  42b44c:	b	42b464 <ferror@plt+0x27bc4>
  42b450:	ldur	w10, [x29, #-36]
  42b454:	add	w21, w21, #0x1
  42b458:	add	x27, x9, w8, uxtw
  42b45c:	cmp	w10, w21, uxtb
  42b460:	b.ls	42b040 <ferror@plt+0x277a0>  // b.plast
  42b464:	mov	x28, xzr
  42b468:	mov	x26, xzr
  42b46c:	mov	w9, wzr
  42b470:	mov	w8, #0x1                   	// #1
  42b474:	b	42b4a0 <ferror@plt+0x27c00>
  42b478:	mov	w12, w9
  42b47c:	lsl	x14, x11, x12
  42b480:	orr	x26, x14, x26
  42b484:	lsr	x12, x26, x12
  42b488:	orr	w13, w8, #0x2
  42b48c:	cmp	x12, x11
  42b490:	csel	w8, w8, w13, eq  // eq = none
  42b494:	add	w9, w9, #0x7
  42b498:	add	x28, x28, #0x1
  42b49c:	tbz	w10, #7, 42b4d0 <ferror@plt+0x27c30>
  42b4a0:	add	x10, x27, x28
  42b4a4:	cmp	x10, x19
  42b4a8:	b.cs	42b4d4 <ferror@plt+0x27c34>  // b.hs, b.nlast
  42b4ac:	ldrb	w10, [x10]
  42b4b0:	cmp	w9, #0x40
  42b4b4:	and	x11, x10, #0x7f
  42b4b8:	b.cc	42b478 <ferror@plt+0x27bd8>  // b.lo, b.ul, b.last
  42b4bc:	orr	w12, w8, #0x2
  42b4c0:	cmp	w11, #0x0
  42b4c4:	csel	w8, w8, w12, eq  // eq = none
  42b4c8:	add	x28, x28, #0x1
  42b4cc:	tbnz	w10, #7, 42b4a0 <ferror@plt+0x27c00>
  42b4d0:	and	w8, w8, #0xfffffffe
  42b4d4:	mov	x1, x23
  42b4d8:	tbnz	w8, #0, 42b4e4 <ferror@plt+0x27c44>
  42b4dc:	mov	x1, x25
  42b4e0:	tbz	w8, #1, 42b4f4 <ferror@plt+0x27c54>
  42b4e4:	mov	w2, #0x5                   	// #5
  42b4e8:	mov	x0, xzr
  42b4ec:	bl	403700 <dcgettext@plt>
  42b4f0:	bl	4400a0 <error@@Base>
  42b4f4:	cmp	x26, #0x1
  42b4f8:	b.ne	42b510 <ferror@plt+0x27c70>  // b.any
  42b4fc:	mov	w2, #0x5                   	// #5
  42b500:	mov	x0, xzr
  42b504:	mov	x1, x20
  42b508:	bl	403700 <dcgettext@plt>
  42b50c:	bl	4037a0 <printf@plt>
  42b510:	ldr	x26, [sp, #72]
  42b514:	mov	x8, xzr
  42b518:	add	x9, x27, w28, uxtw
  42b51c:	add	x10, x9, x8
  42b520:	cmp	x10, x19
  42b524:	b.cs	42b450 <ferror@plt+0x27bb0>  // b.hs, b.nlast
  42b528:	ldrsb	w10, [x10]
  42b52c:	add	x8, x8, #0x1
  42b530:	tbnz	w10, #31, 42b51c <ferror@plt+0x27c7c>
  42b534:	b	42b450 <ferror@plt+0x27bb0>
  42b538:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42b53c:	add	x1, x1, #0xa95
  42b540:	b	42b568 <ferror@plt+0x27cc8>
  42b544:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42b548:	add	x1, x1, #0x628
  42b54c:	mov	w2, #0x5                   	// #5
  42b550:	mov	x0, xzr
  42b554:	bl	403700 <dcgettext@plt>
  42b558:	bl	4037a0 <printf@plt>
  42b55c:	b	42b57c <ferror@plt+0x27cdc>
  42b560:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42b564:	add	x1, x1, #0xb56
  42b568:	mov	w2, #0x5                   	// #5
  42b56c:	mov	x0, xzr
  42b570:	bl	403700 <dcgettext@plt>
  42b574:	bl	440164 <warn@@Base>
  42b578:	mov	x24, x19
  42b57c:	mov	x0, x24
  42b580:	ldp	x20, x19, [sp, #240]
  42b584:	ldp	x22, x21, [sp, #224]
  42b588:	ldp	x24, x23, [sp, #208]
  42b58c:	ldp	x26, x25, [sp, #192]
  42b590:	ldp	x28, x27, [sp, #176]
  42b594:	ldp	x29, x30, [sp, #160]
  42b598:	add	sp, sp, #0x100
  42b59c:	ret
  42b5a0:	sub	sp, sp, #0x90
  42b5a4:	stp	x29, x30, [sp, #48]
  42b5a8:	stp	x28, x27, [sp, #64]
  42b5ac:	stp	x26, x25, [sp, #80]
  42b5b0:	stp	x24, x23, [sp, #96]
  42b5b4:	stp	x22, x21, [sp, #112]
  42b5b8:	stp	x20, x19, [sp, #128]
  42b5bc:	ldr	x21, [x0, #32]
  42b5c0:	ldr	x20, [x0, #48]
  42b5c4:	mov	x19, x0
  42b5c8:	mov	x0, x1
  42b5cc:	add	x29, sp, #0x30
  42b5d0:	str	w2, [sp, #12]
  42b5d4:	bl	426ee4 <ferror@plt+0x23644>
  42b5d8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42b5dc:	ldr	w8, [x8, #572]
  42b5e0:	cbz	w8, 42b614 <ferror@plt+0x27d74>
  42b5e4:	ldr	x8, [x19, #24]
  42b5e8:	cbz	x8, 42b614 <ferror@plt+0x27d74>
  42b5ec:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  42b5f0:	add	x1, x1, #0x999
  42b5f4:	mov	w2, #0x5                   	// #5
  42b5f8:	mov	x0, xzr
  42b5fc:	bl	403700 <dcgettext@plt>
  42b600:	ldp	x1, x2, [x19, #16]
  42b604:	bl	4037a0 <printf@plt>
  42b608:	cmp	x20, #0x1
  42b60c:	b.ge	42b638 <ferror@plt+0x27d98>  // b.tcont
  42b610:	b	42bb40 <ferror@plt+0x282a0>
  42b614:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  42b618:	add	x1, x1, #0x9c8
  42b61c:	mov	w2, #0x5                   	// #5
  42b620:	mov	x0, xzr
  42b624:	bl	403700 <dcgettext@plt>
  42b628:	ldr	x1, [x19, #16]
  42b62c:	bl	4037a0 <printf@plt>
  42b630:	cmp	x20, #0x1
  42b634:	b.lt	42bb40 <ferror@plt+0x282a0>  // b.tstop
  42b638:	add	x20, x21, x20
  42b63c:	adrp	x27, 46c000 <_bfd_std_section+0x3118>
  42b640:	b	42b64c <ferror@plt+0x27dac>
  42b644:	cmp	x21, x20
  42b648:	b.cs	42bb40 <ferror@plt+0x282a0>  // b.hs, b.nlast
  42b64c:	add	x22, x21, #0x4
  42b650:	sub	w8, w20, w21
  42b654:	cmp	x22, x20
  42b658:	mov	w26, #0x4                   	// #4
  42b65c:	csel	w1, w26, w8, cc  // cc = lo, ul, last
  42b660:	sub	w8, w1, #0x1
  42b664:	cmp	w8, #0x7
  42b668:	b.ls	42b674 <ferror@plt+0x27dd4>  // b.plast
  42b66c:	mov	x28, xzr
  42b670:	b	42b6a8 <ferror@plt+0x27e08>
  42b674:	ldr	x8, [x27, #648]
  42b678:	mov	x0, x21
  42b67c:	blr	x8
  42b680:	mov	w8, #0xffffffff            	// #-1
  42b684:	cmp	x0, x8
  42b688:	b.ne	42b6a0 <ferror@plt+0x27e00>  // b.any
  42b68c:	add	x21, x21, #0xc
  42b690:	cmp	x21, x20
  42b694:	b.cs	42b6c4 <ferror@plt+0x27e24>  // b.hs, b.nlast
  42b698:	mov	w1, #0x8                   	// #8
  42b69c:	b	42b6e4 <ferror@plt+0x27e44>
  42b6a0:	mov	x28, x0
  42b6a4:	mov	w26, #0x4                   	// #4
  42b6a8:	mov	x21, x22
  42b6ac:	mov	w22, #0x4                   	// #4
  42b6b0:	ldr	x8, [x19, #32]
  42b6b4:	sub	x23, x21, x8
  42b6b8:	adds	x8, x23, x28
  42b6bc:	b.cc	42b70c <ferror@plt+0x27e6c>  // b.lo, b.ul, b.last
  42b6c0:	b	42bab8 <ferror@plt+0x28218>
  42b6c4:	cmp	x22, x20
  42b6c8:	b.cs	42b6dc <ferror@plt+0x27e3c>  // b.hs, b.nlast
  42b6cc:	sub	w1, w20, w22
  42b6d0:	sub	w8, w1, #0x1
  42b6d4:	cmp	w8, #0x7
  42b6d8:	b.ls	42b6e4 <ferror@plt+0x27e44>  // b.plast
  42b6dc:	mov	x28, xzr
  42b6e0:	b	42b6f4 <ferror@plt+0x27e54>
  42b6e4:	ldr	x8, [x27, #648]
  42b6e8:	mov	x0, x22
  42b6ec:	blr	x8
  42b6f0:	mov	x28, x0
  42b6f4:	mov	w26, #0x8                   	// #8
  42b6f8:	mov	w22, #0xc                   	// #12
  42b6fc:	ldr	x8, [x19, #32]
  42b700:	sub	x23, x21, x8
  42b704:	adds	x8, x23, x28
  42b708:	b.cs	42bab8 <ferror@plt+0x28218>  // b.hs, b.nlast
  42b70c:	ldr	x9, [x19, #48]
  42b710:	cmp	x8, x9
  42b714:	b.hi	42bab8 <ferror@plt+0x28218>  // b.pmore
  42b718:	add	x22, x21, #0x2
  42b71c:	cmp	x22, x20
  42b720:	b.cs	42b758 <ferror@plt+0x27eb8>  // b.hs, b.nlast
  42b724:	mov	w1, #0x2                   	// #2
  42b728:	ldr	x8, [x27, #648]
  42b72c:	mov	x0, x21
  42b730:	blr	x8
  42b734:	mov	x23, x0
  42b738:	add	x25, x22, x26
  42b73c:	cmp	x25, x20
  42b740:	mov	w1, w26
  42b744:	b.cs	42b784 <ferror@plt+0x27ee4>  // b.hs, b.nlast
  42b748:	sub	w8, w1, #0x1
  42b74c:	cmp	w8, #0x7
  42b750:	b.ls	42b7a4 <ferror@plt+0x27f04>  // b.plast
  42b754:	b	42b79c <ferror@plt+0x27efc>
  42b758:	cmp	x21, x20
  42b75c:	b.cs	42b770 <ferror@plt+0x27ed0>  // b.hs, b.nlast
  42b760:	sub	w1, w20, w21
  42b764:	sub	w8, w1, #0x1
  42b768:	cmp	w8, #0x7
  42b76c:	b.ls	42b728 <ferror@plt+0x27e88>  // b.plast
  42b770:	mov	w23, wzr
  42b774:	add	x25, x22, x26
  42b778:	cmp	x25, x20
  42b77c:	mov	w1, w26
  42b780:	b.cc	42b748 <ferror@plt+0x27ea8>  // b.lo, b.ul, b.last
  42b784:	cmp	x22, x20
  42b788:	b.cs	42b79c <ferror@plt+0x27efc>  // b.hs, b.nlast
  42b78c:	sub	w1, w20, w22
  42b790:	sub	w8, w1, #0x1
  42b794:	cmp	w8, #0x7
  42b798:	b.ls	42b7a4 <ferror@plt+0x27f04>  // b.plast
  42b79c:	mov	x24, xzr
  42b7a0:	b	42b7b4 <ferror@plt+0x27f14>
  42b7a4:	ldr	x8, [x27, #648]
  42b7a8:	mov	x0, x22
  42b7ac:	blr	x8
  42b7b0:	mov	x24, x0
  42b7b4:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  42b7b8:	ldr	w8, [x8, #1296]
  42b7bc:	add	w9, w8, #0x1
  42b7c0:	cmp	w9, #0x2
  42b7c4:	b.cc	42b80c <ferror@plt+0x27f6c>  // b.lo, b.ul, b.last
  42b7c8:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  42b7cc:	ldr	x9, [x9, #1400]
  42b7d0:	add	x9, x9, #0x10
  42b7d4:	ldr	x10, [x9]
  42b7d8:	cmp	x10, x24
  42b7dc:	b.eq	42b80c <ferror@plt+0x27f6c>  // b.none
  42b7e0:	subs	x8, x8, #0x1
  42b7e4:	add	x9, x9, #0x68
  42b7e8:	b.ne	42b7d4 <ferror@plt+0x27f34>  // b.any
  42b7ec:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  42b7f0:	mov	w2, #0x5                   	// #5
  42b7f4:	mov	x0, xzr
  42b7f8:	add	x1, x1, #0x99b
  42b7fc:	bl	403700 <dcgettext@plt>
  42b800:	ldr	x2, [x19, #16]
  42b804:	mov	x1, x24
  42b808:	bl	440164 <warn@@Base>
  42b80c:	add	x22, x25, x26
  42b810:	cmp	x22, x20
  42b814:	mov	w1, w26
  42b818:	b.cc	42b828 <ferror@plt+0x27f88>  // b.lo, b.ul, b.last
  42b81c:	cmp	x25, x20
  42b820:	b.cs	42b834 <ferror@plt+0x27f94>  // b.hs, b.nlast
  42b824:	sub	w1, w20, w25
  42b828:	sub	w8, w1, #0x1
  42b82c:	cmp	w8, #0x7
  42b830:	b.ls	42b83c <ferror@plt+0x27f9c>  // b.plast
  42b834:	mov	x25, xzr
  42b838:	b	42b84c <ferror@plt+0x27fac>
  42b83c:	ldr	x8, [x27, #648]
  42b840:	mov	x0, x25
  42b844:	blr	x8
  42b848:	mov	x25, x0
  42b84c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42b850:	mov	w2, #0x5                   	// #5
  42b854:	mov	x0, xzr
  42b858:	add	x1, x1, #0xfcd
  42b85c:	add	x21, x21, x28
  42b860:	bl	403700 <dcgettext@plt>
  42b864:	mov	x1, x28
  42b868:	bl	4037a0 <printf@plt>
  42b86c:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  42b870:	mov	w2, #0x5                   	// #5
  42b874:	mov	x0, xzr
  42b878:	add	x1, x1, #0xff9
  42b87c:	bl	403700 <dcgettext@plt>
  42b880:	and	w1, w23, #0xffff
  42b884:	bl	4037a0 <printf@plt>
  42b888:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42b88c:	mov	w2, #0x5                   	// #5
  42b890:	mov	x0, xzr
  42b894:	add	x1, x1, #0x24
  42b898:	bl	403700 <dcgettext@plt>
  42b89c:	mov	x1, x24
  42b8a0:	bl	4037a0 <printf@plt>
  42b8a4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42b8a8:	mov	w2, #0x5                   	// #5
  42b8ac:	mov	x0, xzr
  42b8b0:	add	x1, x1, #0x52
  42b8b4:	bl	403700 <dcgettext@plt>
  42b8b8:	mov	x1, x25
  42b8bc:	bl	4037a0 <printf@plt>
  42b8c0:	and	w8, w23, #0xfffe
  42b8c4:	cmp	w8, #0x2
  42b8c8:	b.ne	42b9ec <ferror@plt+0x2814c>  // b.any
  42b8cc:	ldr	w8, [sp, #12]
  42b8d0:	cbz	w8, 42ba20 <ferror@plt+0x28180>
  42b8d4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42b8d8:	mov	w2, #0x5                   	// #5
  42b8dc:	mov	x0, xzr
  42b8e0:	add	x1, x1, #0xb3
  42b8e4:	bl	403700 <dcgettext@plt>
  42b8e8:	bl	4037a0 <printf@plt>
  42b8ec:	b	42b984 <ferror@plt+0x280e4>
  42b8f0:	ldr	x8, [x27, #648]
  42b8f4:	mov	x0, x24
  42b8f8:	blr	x8
  42b8fc:	mov	x24, x0
  42b900:	adrp	x9, 449000 <warn@@Base+0x8e9c>
  42b904:	ubfx	w8, w24, #4, #3
  42b908:	add	x9, x9, #0x3a0
  42b90c:	ldr	x1, [x9, w8, uxtw #3]
  42b910:	mov	w2, #0x5                   	// #5
  42b914:	mov	x0, xzr
  42b918:	sub	x25, x25, #0x2
  42b91c:	bl	403700 <dcgettext@plt>
  42b920:	adrp	x8, 44c000 <warn@@Base+0xbe9c>
  42b924:	adrp	x9, 453000 <warn@@Base+0x12e9c>
  42b928:	tst	w24, #0x80
  42b92c:	add	x8, x8, #0x27b
  42b930:	add	x9, x9, #0x71a
  42b934:	mov	x28, x0
  42b938:	csel	x1, x9, x8, eq  // eq = none
  42b93c:	mov	w2, #0x5                   	// #5
  42b940:	mov	x0, xzr
  42b944:	bl	403700 <dcgettext@plt>
  42b948:	mov	x2, x0
  42b94c:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  42b950:	add	x0, x0, #0xe6
  42b954:	mov	x1, x23
  42b958:	mov	x3, x28
  42b95c:	mov	w4, w25
  42b960:	mov	x5, x22
  42b964:	bl	4037a0 <printf@plt>
  42b968:	mov	x0, x22
  42b96c:	mov	x1, x25
  42b970:	bl	403020 <strnlen@plt>
  42b974:	add	x8, x0, x22
  42b978:	add	x22, x8, #0x1
  42b97c:	cmp	x22, x20
  42b980:	b.cs	42b644 <ferror@plt+0x27da4>  // b.hs, b.nlast
  42b984:	add	x24, x22, x26
  42b988:	cmp	x24, x20
  42b98c:	mov	w1, w26
  42b990:	b.cc	42b9a0 <ferror@plt+0x28100>  // b.lo, b.ul, b.last
  42b994:	cmp	x22, x20
  42b998:	b.cs	42b644 <ferror@plt+0x27da4>  // b.hs, b.nlast
  42b99c:	sub	w1, w20, w22
  42b9a0:	sub	w8, w1, #0x1
  42b9a4:	cmp	w8, #0x7
  42b9a8:	b.hi	42b644 <ferror@plt+0x27da4>  // b.pmore
  42b9ac:	ldr	x8, [x27, #648]
  42b9b0:	mov	x0, x22
  42b9b4:	blr	x8
  42b9b8:	cbz	x0, 42b644 <ferror@plt+0x27da4>
  42b9bc:	cmp	x24, x20
  42b9c0:	b.cs	42b644 <ferror@plt+0x27da4>  // b.hs, b.nlast
  42b9c4:	add	x22, x24, #0x1
  42b9c8:	sub	x25, x20, x24
  42b9cc:	cmp	x22, x20
  42b9d0:	csinc	w1, w25, wzr, cs  // cs = hs, nlast
  42b9d4:	sub	w8, w1, #0x1
  42b9d8:	mov	x23, x0
  42b9dc:	cmp	w8, #0x7
  42b9e0:	b.ls	42b8f0 <ferror@plt+0x28050>  // b.plast
  42b9e4:	mov	w24, wzr
  42b9e8:	b	42b900 <ferror@plt+0x28060>
  42b9ec:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  42b9f0:	ldrb	w8, [x8, #1280]
  42b9f4:	tbnz	w8, #0, 42b644 <ferror@plt+0x27da4>
  42b9f8:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42b9fc:	mov	w2, #0x5                   	// #5
  42ba00:	mov	x0, xzr
  42ba04:	add	x1, x1, #0x7e
  42ba08:	bl	403700 <dcgettext@plt>
  42ba0c:	bl	440164 <warn@@Base>
  42ba10:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  42ba14:	mov	w9, #0x1                   	// #1
  42ba18:	strb	w9, [x8, #1280]
  42ba1c:	b	42b644 <ferror@plt+0x27da4>
  42ba20:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42ba24:	mov	w2, #0x5                   	// #5
  42ba28:	mov	x0, xzr
  42ba2c:	add	x1, x1, #0xd4
  42ba30:	bl	403700 <dcgettext@plt>
  42ba34:	bl	4037a0 <printf@plt>
  42ba38:	add	x23, x22, x26
  42ba3c:	cmp	x23, x20
  42ba40:	mov	w1, w26
  42ba44:	b.cc	42ba54 <ferror@plt+0x281b4>  // b.lo, b.ul, b.last
  42ba48:	cmp	x22, x20
  42ba4c:	b.cs	42b644 <ferror@plt+0x27da4>  // b.hs, b.nlast
  42ba50:	sub	w1, w20, w22
  42ba54:	sub	w8, w1, #0x1
  42ba58:	cmp	w8, #0x7
  42ba5c:	b.hi	42b644 <ferror@plt+0x27da4>  // b.pmore
  42ba60:	ldr	x8, [x27, #648]
  42ba64:	mov	x0, x22
  42ba68:	blr	x8
  42ba6c:	cbz	x0, 42b644 <ferror@plt+0x27da4>
  42ba70:	cmp	x23, x20
  42ba74:	b.cs	42b644 <ferror@plt+0x27da4>  // b.hs, b.nlast
  42ba78:	mvn	x8, x23
  42ba7c:	mov	x1, x0
  42ba80:	add	x22, x8, x20
  42ba84:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  42ba88:	add	x0, x0, #0x101
  42ba8c:	mov	w2, w22
  42ba90:	mov	x3, x23
  42ba94:	bl	4037a0 <printf@plt>
  42ba98:	mov	x0, x23
  42ba9c:	mov	x1, x22
  42baa0:	bl	403020 <strnlen@plt>
  42baa4:	add	x8, x0, x23
  42baa8:	add	x22, x8, #0x1
  42baac:	cmp	x22, x20
  42bab0:	b.cc	42ba38 <ferror@plt+0x28198>  // b.lo, b.ul, b.last
  42bab4:	b	42b644 <ferror@plt+0x27da4>
  42bab8:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  42babc:	add	x1, x1, #0xcb7
  42bac0:	mov	w2, #0x5                   	// #5
  42bac4:	mov	x0, xzr
  42bac8:	bl	403700 <dcgettext@plt>
  42bacc:	adrp	x8, 46b000 <_bfd_std_section+0x2118>
  42bad0:	add	x8, x8, #0x4f8
  42bad4:	ldrsw	x9, [x8, #56]
  42bad8:	ldr	x19, [x19, #16]
  42badc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42bae0:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42bae4:	add	w10, w9, #0x1
  42bae8:	add	x9, x8, x9, lsl #6
  42baec:	adrp	x3, 44d000 <warn@@Base+0xce9c>
  42baf0:	mov	x20, x0
  42baf4:	sub	x21, x23, x22
  42baf8:	add	x22, x9, #0x368
  42bafc:	and	w9, w10, #0xf
  42bb00:	add	x1, x1, #0x92
  42bb04:	add	x2, x2, #0x248
  42bb08:	add	x3, x3, #0xfcb
  42bb0c:	add	x0, sp, #0x10
  42bb10:	str	w9, [x8, #56]
  42bb14:	bl	4030a0 <sprintf@plt>
  42bb18:	add	x2, sp, #0x10
  42bb1c:	mov	w1, #0x40                  	// #64
  42bb20:	mov	x0, x22
  42bb24:	mov	x3, x28
  42bb28:	bl	403160 <snprintf@plt>
  42bb2c:	mov	x0, x20
  42bb30:	mov	x1, x19
  42bb34:	mov	x2, x21
  42bb38:	mov	x3, x22
  42bb3c:	bl	440164 <warn@@Base>
  42bb40:	adrp	x8, 468000 <_sch_istable+0x1c50>
  42bb44:	ldr	x1, [x8, #3808]
  42bb48:	ldp	x20, x19, [sp, #128]
  42bb4c:	ldp	x22, x21, [sp, #112]
  42bb50:	ldp	x24, x23, [sp, #96]
  42bb54:	ldp	x26, x25, [sp, #80]
  42bb58:	ldp	x28, x27, [sp, #64]
  42bb5c:	ldp	x29, x30, [sp, #48]
  42bb60:	mov	w0, #0xa                   	// #10
  42bb64:	add	sp, sp, #0x90
  42bb68:	b	4030b0 <putc@plt>
  42bb6c:	adrp	x9, 46b000 <_bfd_std_section+0x2118>
  42bb70:	ldr	w8, [x0]
  42bb74:	ldr	x10, [x9, #1448]
  42bb78:	ldr	w9, [x1]
  42bb7c:	ldr	x11, [x10, x8, lsl #3]
  42bb80:	ldr	x10, [x10, x9, lsl #3]
  42bb84:	cmp	x11, x10
  42bb88:	cset	w12, hi  // hi = pmore
  42bb8c:	cmp	x10, x11
  42bb90:	cset	w10, hi  // hi = pmore
  42bb94:	subs	w0, w12, w10
  42bb98:	b.eq	42bba0 <ferror@plt+0x28300>  // b.none
  42bb9c:	ret
  42bba0:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  42bba4:	ldr	x10, [x10, #1456]
  42bba8:	ldr	x8, [x10, x8, lsl #3]
  42bbac:	ldr	x9, [x10, x9, lsl #3]
  42bbb0:	cmp	x8, x9
  42bbb4:	cset	w10, hi  // hi = pmore
  42bbb8:	cmp	x9, x8
  42bbbc:	cset	w8, hi  // hi = pmore
  42bbc0:	sub	w0, w10, w8
  42bbc4:	ret
  42bbc8:	sub	sp, sp, #0x70
  42bbcc:	adrp	x10, 46b000 <_bfd_std_section+0x2118>
  42bbd0:	stp	x29, x30, [sp, #16]
  42bbd4:	stp	x28, x27, [sp, #32]
  42bbd8:	stp	x26, x25, [sp, #48]
  42bbdc:	stp	x24, x23, [sp, #64]
  42bbe0:	stp	x22, x21, [sp, #80]
  42bbe4:	stp	x20, x19, [sp, #96]
  42bbe8:	ldr	x10, [x10, #1400]
  42bbec:	ldr	x8, [x0, #32]
  42bbf0:	ldr	x9, [x0, #48]
  42bbf4:	mov	w11, #0x68                  	// #104
  42bbf8:	adrp	x12, 468000 <_sch_istable+0x1c50>
  42bbfc:	mov	x21, x1
  42bc00:	ldr	x24, [x1]
  42bc04:	umull	x11, w2, w11
  42bc08:	ldr	x1, [x12, #3808]
  42bc0c:	ldr	w19, [x10, x11]
  42bc10:	add	x8, x8, x9
  42bc14:	mov	x20, x0
  42bc18:	cmp	x8, x3
  42bc1c:	mov	w0, #0xa                   	// #10
  42bc20:	add	x29, sp, #0x10
  42bc24:	csel	x28, x3, x8, hi  // hi = pmore
  42bc28:	bl	4030b0 <putc@plt>
  42bc2c:	cmp	x24, x28
  42bc30:	str	x21, [sp, #8]
  42bc34:	b.cs	42bdf8 <ferror@plt+0x28558>  // b.hs, b.nlast
  42bc38:	lsl	w8, w19, #1
  42bc3c:	cmp	w19, #0x0
  42bc40:	mov	w9, #0x3                   	// #3
  42bc44:	adrp	x19, 44b000 <warn@@Base+0xae9c>
  42bc48:	adrp	x21, 44b000 <warn@@Base+0xae9c>
  42bc4c:	adrp	x22, 44e000 <warn@@Base+0xde9c>
  42bc50:	sub	w8, w8, #0x1
  42bc54:	add	x19, x19, #0xc9
  42bc58:	add	x21, x21, #0xda
  42bc5c:	add	x22, x22, #0x959
  42bc60:	csel	w23, w9, w8, eq  // eq = none
  42bc64:	b	42bcc8 <ferror@plt+0x28428>
  42bc68:	mov	w2, #0x5                   	// #5
  42bc6c:	mov	x0, xzr
  42bc70:	bl	403700 <dcgettext@plt>
  42bc74:	bl	4400a0 <error@@Base>
  42bc78:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  42bc7c:	add	x0, x0, #0x939
  42bc80:	mov	x1, x26
  42bc84:	bl	4037a0 <printf@plt>
  42bc88:	mov	x0, x22
  42bc8c:	mov	w1, w23
  42bc90:	mov	x2, x25
  42bc94:	bl	4037a0 <printf@plt>
  42bc98:	mov	x0, x22
  42bc9c:	mov	w1, w23
  42bca0:	mov	x2, x27
  42bca4:	bl	4037a0 <printf@plt>
  42bca8:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42bcac:	mov	w2, #0x5                   	// #5
  42bcb0:	mov	x0, xzr
  42bcb4:	add	x1, x1, #0x945
  42bcb8:	bl	403700 <dcgettext@plt>
  42bcbc:	bl	4037a0 <printf@plt>
  42bcc0:	cmp	x24, x28
  42bcc4:	b.cs	42bdf8 <ferror@plt+0x28558>  // b.hs, b.nlast
  42bcc8:	ldr	x8, [x20, #32]
  42bccc:	mov	x9, xzr
  42bcd0:	mov	x25, xzr
  42bcd4:	mov	w10, wzr
  42bcd8:	sub	x26, x24, x8
  42bcdc:	mov	w8, #0x1                   	// #1
  42bce0:	b	42bcf8 <ferror@plt+0x28458>
  42bce4:	orr	w13, w8, #0x2
  42bce8:	cmp	w12, #0x0
  42bcec:	csel	w8, w8, w13, eq  // eq = none
  42bcf0:	add	x9, x9, #0x1
  42bcf4:	tbz	w11, #7, 42bd3c <ferror@plt+0x2849c>
  42bcf8:	add	x11, x24, x9
  42bcfc:	cmp	x11, x28
  42bd00:	b.cs	42bd40 <ferror@plt+0x284a0>  // b.hs, b.nlast
  42bd04:	ldrb	w11, [x11]
  42bd08:	cmp	w10, #0x3f
  42bd0c:	and	x12, x11, #0x7f
  42bd10:	b.hi	42bce4 <ferror@plt+0x28444>  // b.pmore
  42bd14:	mov	w13, w10
  42bd18:	lsl	x15, x12, x13
  42bd1c:	orr	x25, x15, x25
  42bd20:	lsr	x13, x25, x13
  42bd24:	orr	w14, w8, #0x2
  42bd28:	cmp	x13, x12
  42bd2c:	csel	w8, w8, w14, eq  // eq = none
  42bd30:	add	w10, w10, #0x7
  42bd34:	add	x9, x9, #0x1
  42bd38:	tbnz	w11, #7, 42bcf8 <ferror@plt+0x28458>
  42bd3c:	and	w8, w8, #0xfffffffe
  42bd40:	add	x24, x24, w9, uxtw
  42bd44:	mov	x1, x19
  42bd48:	tbnz	w8, #0, 42bd54 <ferror@plt+0x284b4>
  42bd4c:	mov	x1, x21
  42bd50:	tbz	w8, #1, 42bd64 <ferror@plt+0x284c4>
  42bd54:	mov	w2, #0x5                   	// #5
  42bd58:	mov	x0, xzr
  42bd5c:	bl	403700 <dcgettext@plt>
  42bd60:	bl	4400a0 <error@@Base>
  42bd64:	cmp	x24, x28
  42bd68:	b.eq	42bdf4 <ferror@plt+0x28554>  // b.none
  42bd6c:	mov	x9, xzr
  42bd70:	mov	x27, xzr
  42bd74:	mov	w10, wzr
  42bd78:	mov	w8, #0x1                   	// #1
  42bd7c:	b	42bd94 <ferror@plt+0x284f4>
  42bd80:	orr	w13, w8, #0x2
  42bd84:	cmp	w12, #0x0
  42bd88:	csel	w8, w8, w13, eq  // eq = none
  42bd8c:	add	x9, x9, #0x1
  42bd90:	tbz	w11, #7, 42bdd8 <ferror@plt+0x28538>
  42bd94:	add	x11, x24, x9
  42bd98:	cmp	x11, x28
  42bd9c:	b.cs	42bddc <ferror@plt+0x2853c>  // b.hs, b.nlast
  42bda0:	ldrb	w11, [x11]
  42bda4:	cmp	w10, #0x3f
  42bda8:	and	x12, x11, #0x7f
  42bdac:	b.hi	42bd80 <ferror@plt+0x284e0>  // b.pmore
  42bdb0:	mov	w13, w10
  42bdb4:	lsl	x15, x12, x13
  42bdb8:	orr	x27, x15, x27
  42bdbc:	lsr	x13, x27, x13
  42bdc0:	orr	w14, w8, #0x2
  42bdc4:	cmp	x13, x12
  42bdc8:	csel	w8, w8, w14, eq  // eq = none
  42bdcc:	add	w10, w10, #0x7
  42bdd0:	add	x9, x9, #0x1
  42bdd4:	tbnz	w11, #7, 42bd94 <ferror@plt+0x284f4>
  42bdd8:	and	w8, w8, #0xfffffffe
  42bddc:	add	x24, x24, w9, uxtw
  42bde0:	mov	x1, x19
  42bde4:	tbnz	w8, #0, 42bc68 <ferror@plt+0x283c8>
  42bde8:	mov	x1, x21
  42bdec:	tbnz	w8, #1, 42bc68 <ferror@plt+0x283c8>
  42bdf0:	b	42bc78 <ferror@plt+0x283d8>
  42bdf4:	mov	x24, x28
  42bdf8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  42bdfc:	ldr	x1, [x8, #3808]
  42be00:	mov	w0, #0xa                   	// #10
  42be04:	bl	4030b0 <putc@plt>
  42be08:	ldr	x8, [sp, #8]
  42be0c:	str	x24, [x8]
  42be10:	ldp	x20, x19, [sp, #96]
  42be14:	ldp	x22, x21, [sp, #80]
  42be18:	ldp	x24, x23, [sp, #64]
  42be1c:	ldp	x26, x25, [sp, #48]
  42be20:	ldp	x28, x27, [sp, #32]
  42be24:	ldp	x29, x30, [sp, #16]
  42be28:	add	sp, sp, #0x70
  42be2c:	ret
  42be30:	ldr	x8, [x0]
  42be34:	ldr	x9, [x1]
  42be38:	cmp	x8, x9
  42be3c:	cset	w10, hi  // hi = pmore
  42be40:	cmp	x9, x8
  42be44:	cset	w8, hi  // hi = pmore
  42be48:	sub	w0, w10, w8
  42be4c:	ret
  42be50:	sub	sp, sp, #0xa0
  42be54:	stp	x26, x25, [sp, #96]
  42be58:	add	x25, x0, #0x1
  42be5c:	cmp	x25, x1
  42be60:	stp	x29, x30, [sp, #64]
  42be64:	stp	x28, x27, [sp, #80]
  42be68:	stp	x24, x23, [sp, #112]
  42be6c:	stp	x22, x21, [sp, #128]
  42be70:	stp	x20, x19, [sp, #144]
  42be74:	add	x29, sp, #0x40
  42be78:	str	x3, [sp]
  42be7c:	b.ls	42beb8 <ferror@plt+0x28618>  // b.plast
  42be80:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42be84:	add	x1, x1, #0xdc6
  42be88:	mov	w2, #0x5                   	// #5
  42be8c:	mov	x0, xzr
  42be90:	bl	403700 <dcgettext@plt>
  42be94:	ldr	x1, [sp]
  42be98:	ldp	x20, x19, [sp, #144]
  42be9c:	ldp	x22, x21, [sp, #128]
  42bea0:	ldp	x24, x23, [sp, #112]
  42bea4:	ldp	x26, x25, [sp, #96]
  42bea8:	ldp	x28, x27, [sp, #80]
  42beac:	ldp	x29, x30, [sp, #64]
  42beb0:	add	sp, sp, #0xa0
  42beb4:	b	440164 <warn@@Base>
  42beb8:	ldr	x8, [sp]
  42bebc:	cmp	w2, #0x8
  42bec0:	mov	w9, #0x10                  	// #16
  42bec4:	adrp	x28, 46b000 <_bfd_std_section+0x2118>
  42bec8:	sub	x8, x8, x0
  42becc:	str	x8, [sp, #24]
  42bed0:	mov	w8, #0x8                   	// #8
  42bed4:	csel	w8, w2, w8, cc  // cc = lo, ul, last
  42bed8:	mov	x26, x4
  42bedc:	mov	x20, x1
  42bee0:	mov	x19, x0
  42bee4:	mov	w21, w2
  42bee8:	mov	w22, w2
  42beec:	add	x28, x28, #0x4f8
  42bef0:	sub	w8, w9, w8, lsl #1
  42bef4:	stp	x22, x8, [sp, #8]
  42bef8:	b	42bf30 <ferror@plt+0x28690>
  42befc:	mov	w2, #0x5                   	// #5
  42bf00:	mov	x0, xzr
  42bf04:	bl	403700 <dcgettext@plt>
  42bf08:	adrp	x8, 468000 <_sch_istable+0x1c50>
  42bf0c:	ldr	x1, [x8, #3808]
  42bf10:	bl	402fe0 <fputs@plt>
  42bf14:	adrp	x8, 468000 <_sch_istable+0x1c50>
  42bf18:	ldr	x1, [x8, #3808]
  42bf1c:	mov	w0, #0xa                   	// #10
  42bf20:	bl	4030b0 <putc@plt>
  42bf24:	add	x25, x19, #0x1
  42bf28:	cmp	x25, x20
  42bf2c:	b.hi	42be80 <ferror@plt+0x285e0>  // b.pmore
  42bf30:	ldr	x8, [sp, #24]
  42bf34:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  42bf38:	add	x0, x0, #0x939
  42bf3c:	add	x1, x8, x19
  42bf40:	bl	4037a0 <printf@plt>
  42bf44:	cmp	x25, x20
  42bf48:	b.cs	42bf54 <ferror@plt+0x286b4>  // b.hs, b.nlast
  42bf4c:	mov	w1, #0x1                   	// #1
  42bf50:	b	42bf6c <ferror@plt+0x286cc>
  42bf54:	cmp	x19, x20
  42bf58:	b.cs	42c590 <ferror@plt+0x28cf0>  // b.hs, b.nlast
  42bf5c:	sub	w1, w20, w19
  42bf60:	sub	w8, w1, #0x1
  42bf64:	cmp	w8, #0x7
  42bf68:	b.hi	42c590 <ferror@plt+0x28cf0>  // b.pmore
  42bf6c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42bf70:	ldr	x8, [x8, #648]
  42bf74:	mov	x0, x19
  42bf78:	blr	x8
  42bf7c:	mov	x24, x0
  42bf80:	cmp	w24, #0x7
  42bf84:	b.hi	42c5c4 <ferror@plt+0x28d24>  // b.pmore
  42bf88:	adrp	x11, 447000 <warn@@Base+0x6e9c>
  42bf8c:	and	x8, x24, #0xffffffff
  42bf90:	add	x11, x11, #0x66a
  42bf94:	adr	x9, 42bfa4 <ferror@plt+0x28704>
  42bf98:	ldrh	w10, [x11, x8, lsl #1]
  42bf9c:	add	x9, x9, x10, lsl #2
  42bfa0:	br	x9
  42bfa4:	mov	x19, xzr
  42bfa8:	mov	x27, xzr
  42bfac:	mov	w9, wzr
  42bfb0:	mov	w8, #0x1                   	// #1
  42bfb4:	b	42bfcc <ferror@plt+0x2872c>
  42bfb8:	orr	w12, w8, #0x2
  42bfbc:	cmp	w11, #0x0
  42bfc0:	csel	w8, w8, w12, eq  // eq = none
  42bfc4:	add	x19, x19, #0x1
  42bfc8:	tbz	w10, #7, 42c010 <ferror@plt+0x28770>
  42bfcc:	add	x10, x25, x19
  42bfd0:	cmp	x10, x20
  42bfd4:	b.cs	42c014 <ferror@plt+0x28774>  // b.hs, b.nlast
  42bfd8:	ldrb	w10, [x10]
  42bfdc:	cmp	w9, #0x3f
  42bfe0:	and	x11, x10, #0x7f
  42bfe4:	b.hi	42bfb8 <ferror@plt+0x28718>  // b.pmore
  42bfe8:	mov	w12, w9
  42bfec:	lsl	x14, x11, x12
  42bff0:	orr	x27, x14, x27
  42bff4:	lsr	x12, x27, x12
  42bff8:	orr	w13, w8, #0x2
  42bffc:	cmp	x12, x11
  42c000:	csel	w8, w8, w13, eq  // eq = none
  42c004:	add	w9, w9, #0x7
  42c008:	add	x19, x19, #0x1
  42c00c:	tbnz	w10, #7, 42bfcc <ferror@plt+0x2872c>
  42c010:	and	w8, w8, #0xfffffffe
  42c014:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42c018:	add	x1, x1, #0xc9
  42c01c:	tbnz	w8, #0, 42c02c <ferror@plt+0x2878c>
  42c020:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42c024:	add	x1, x1, #0xda
  42c028:	tbz	w8, #1, 42c03c <ferror@plt+0x2879c>
  42c02c:	mov	w2, #0x5                   	// #5
  42c030:	mov	x0, xzr
  42c034:	bl	403700 <dcgettext@plt>
  42c038:	bl	4400a0 <error@@Base>
  42c03c:	mov	x9, xzr
  42c040:	mov	x23, xzr
  42c044:	mov	w11, wzr
  42c048:	add	x10, x25, w19, uxtw
  42c04c:	mov	w8, #0x1                   	// #1
  42c050:	b	42c068 <ferror@plt+0x287c8>
  42c054:	orr	w14, w8, #0x2
  42c058:	cmp	w13, #0x0
  42c05c:	csel	w8, w8, w14, eq  // eq = none
  42c060:	add	x9, x9, #0x1
  42c064:	tbz	w12, #7, 42c0ac <ferror@plt+0x2880c>
  42c068:	add	x12, x10, x9
  42c06c:	cmp	x12, x20
  42c070:	b.cs	42c0b0 <ferror@plt+0x28810>  // b.hs, b.nlast
  42c074:	ldrb	w12, [x12]
  42c078:	cmp	w11, #0x3f
  42c07c:	and	x13, x12, #0x7f
  42c080:	b.hi	42c054 <ferror@plt+0x287b4>  // b.pmore
  42c084:	mov	w14, w11
  42c088:	lsl	x16, x13, x14
  42c08c:	orr	x23, x16, x23
  42c090:	lsr	x14, x23, x14
  42c094:	orr	w15, w8, #0x2
  42c098:	cmp	x14, x13
  42c09c:	csel	w8, w8, w15, eq  // eq = none
  42c0a0:	add	w11, w11, #0x7
  42c0a4:	add	x9, x9, #0x1
  42c0a8:	tbnz	w12, #7, 42c068 <ferror@plt+0x287c8>
  42c0ac:	and	w8, w8, #0xfffffffe
  42c0b0:	add	x19, x10, w9, uxtw
  42c0b4:	tbnz	w8, #0, 42c270 <ferror@plt+0x289d0>
  42c0b8:	tbz	w8, #1, 42c288 <ferror@plt+0x289e8>
  42c0bc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42c0c0:	mov	w2, #0x5                   	// #5
  42c0c4:	mov	x0, xzr
  42c0c8:	add	x1, x1, #0xda
  42c0cc:	b	42c280 <ferror@plt+0x289e0>
  42c0d0:	cmp	w21, #0x9
  42c0d4:	mov	w19, w21
  42c0d8:	b.cc	42c10c <ferror@plt+0x2886c>  // b.lo, b.ul, b.last
  42c0dc:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  42c0e0:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  42c0e4:	mov	w4, #0x5                   	// #5
  42c0e8:	mov	x0, xzr
  42c0ec:	add	x1, x1, #0x61d
  42c0f0:	add	x2, x2, #0x665
  42c0f4:	mov	x3, x22
  42c0f8:	bl	4035d0 <dcngettext@plt>
  42c0fc:	mov	w2, #0x8                   	// #8
  42c100:	mov	w1, w21
  42c104:	mov	w19, #0x8                   	// #8
  42c108:	bl	4400a0 <error@@Base>
  42c10c:	add	x8, x25, w19, uxtw
  42c110:	cmp	x8, x20
  42c114:	b.cc	42c124 <ferror@plt+0x28884>  // b.lo, b.ul, b.last
  42c118:	cmp	x25, x20
  42c11c:	b.cs	42c130 <ferror@plt+0x28890>  // b.hs, b.nlast
  42c120:	sub	w19, w20, w25
  42c124:	sub	w8, w19, #0x1
  42c128:	cmp	w8, #0x7
  42c12c:	b.ls	42c294 <ferror@plt+0x289f4>  // b.plast
  42c130:	mov	x26, xzr
  42c134:	b	42c2ac <ferror@plt+0x28a0c>
  42c138:	cmp	w21, #0x9
  42c13c:	mov	w19, w21
  42c140:	b.cc	42c174 <ferror@plt+0x288d4>  // b.lo, b.ul, b.last
  42c144:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  42c148:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  42c14c:	mov	w4, #0x5                   	// #5
  42c150:	mov	x0, xzr
  42c154:	add	x1, x1, #0x61d
  42c158:	add	x2, x2, #0x665
  42c15c:	mov	x3, x22
  42c160:	bl	4035d0 <dcngettext@plt>
  42c164:	mov	w2, #0x8                   	// #8
  42c168:	mov	w1, w21
  42c16c:	mov	w19, #0x8                   	// #8
  42c170:	bl	4400a0 <error@@Base>
  42c174:	add	x8, x25, w19, uxtw
  42c178:	cmp	x8, x20
  42c17c:	b.cc	42c18c <ferror@plt+0x288ec>  // b.lo, b.ul, b.last
  42c180:	cmp	x25, x20
  42c184:	b.cs	42c198 <ferror@plt+0x288f8>  // b.hs, b.nlast
  42c188:	sub	w19, w20, w25
  42c18c:	sub	w8, w19, #0x1
  42c190:	cmp	w8, #0x7
  42c194:	b.ls	42c2f4 <ferror@plt+0x28a54>  // b.plast
  42c198:	mov	x27, xzr
  42c19c:	cmp	w21, #0x9
  42c1a0:	add	x19, x25, x22
  42c1a4:	mov	w23, w21
  42c1a8:	b.cc	42c1dc <ferror@plt+0x2893c>  // b.lo, b.ul, b.last
  42c1ac:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  42c1b0:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  42c1b4:	mov	w4, #0x5                   	// #5
  42c1b8:	mov	x0, xzr
  42c1bc:	add	x1, x1, #0x61d
  42c1c0:	add	x2, x2, #0x665
  42c1c4:	mov	x3, x22
  42c1c8:	bl	4035d0 <dcngettext@plt>
  42c1cc:	mov	w2, #0x8                   	// #8
  42c1d0:	mov	w1, w21
  42c1d4:	mov	w23, #0x8                   	// #8
  42c1d8:	bl	4400a0 <error@@Base>
  42c1dc:	add	x8, x19, w23, uxtw
  42c1e0:	cmp	x8, x20
  42c1e4:	b.cc	42c1f4 <ferror@plt+0x28954>  // b.lo, b.ul, b.last
  42c1e8:	cmp	x19, x20
  42c1ec:	b.cs	42c200 <ferror@plt+0x28960>  // b.hs, b.nlast
  42c1f0:	sub	w23, w20, w19
  42c1f4:	sub	w8, w23, #0x1
  42c1f8:	cmp	w8, #0x7
  42c1fc:	b.ls	42c320 <ferror@plt+0x28a80>  // b.plast
  42c200:	mov	x23, xzr
  42c204:	b	42c338 <ferror@plt+0x28a98>
  42c208:	cmp	w21, #0x9
  42c20c:	mov	w19, w21
  42c210:	b.cc	42c244 <ferror@plt+0x289a4>  // b.lo, b.ul, b.last
  42c214:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  42c218:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  42c21c:	mov	w4, #0x5                   	// #5
  42c220:	mov	x0, xzr
  42c224:	add	x1, x1, #0x61d
  42c228:	add	x2, x2, #0x665
  42c22c:	mov	x3, x22
  42c230:	bl	4035d0 <dcngettext@plt>
  42c234:	mov	w2, #0x8                   	// #8
  42c238:	mov	w1, w21
  42c23c:	mov	w19, #0x8                   	// #8
  42c240:	bl	4400a0 <error@@Base>
  42c244:	add	x8, x25, w19, uxtw
  42c248:	cmp	x8, x20
  42c24c:	b.cc	42c25c <ferror@plt+0x289bc>  // b.lo, b.ul, b.last
  42c250:	cmp	x25, x20
  42c254:	b.cs	42c268 <ferror@plt+0x289c8>  // b.hs, b.nlast
  42c258:	sub	w19, w20, w25
  42c25c:	sub	w8, w19, #0x1
  42c260:	cmp	w8, #0x7
  42c264:	b.ls	42c340 <ferror@plt+0x28aa0>  // b.plast
  42c268:	mov	x27, xzr
  42c26c:	b	42c358 <ferror@plt+0x28ab8>
  42c270:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42c274:	mov	w2, #0x5                   	// #5
  42c278:	mov	x0, xzr
  42c27c:	add	x1, x1, #0xc9
  42c280:	bl	403700 <dcgettext@plt>
  42c284:	bl	4400a0 <error@@Base>
  42c288:	cmp	w24, #0x5
  42c28c:	b.ne	42c404 <ferror@plt+0x28b64>  // b.any
  42c290:	b	42bf24 <ferror@plt+0x28684>
  42c294:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42c298:	ldr	x8, [x8, #648]
  42c29c:	mov	x0, x25
  42c2a0:	mov	w1, w19
  42c2a4:	blr	x8
  42c2a8:	mov	x26, x0
  42c2ac:	ldrsw	x8, [x28, #56]
  42c2b0:	add	x19, x25, x22
  42c2b4:	add	w9, w8, #0x1
  42c2b8:	add	x22, x28, x8, lsl #6
  42c2bc:	add	x23, x22, #0x368
  42c2c0:	and	w8, w9, #0xf
  42c2c4:	str	w8, [x28, #56]
  42c2c8:	cbz	w21, 42c534 <ferror@plt+0x28c94>
  42c2cc:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  42c2d0:	mov	w1, #0x40                  	// #64
  42c2d4:	mov	x0, x23
  42c2d8:	add	x2, x2, #0x89
  42c2dc:	mov	x3, x26
  42c2e0:	bl	403160 <snprintf@plt>
  42c2e4:	ldr	x8, [sp, #16]
  42c2e8:	add	x8, x22, x8
  42c2ec:	add	x23, x8, #0x368
  42c2f0:	b	42c560 <ferror@plt+0x28cc0>
  42c2f4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42c2f8:	ldr	x8, [x8, #648]
  42c2fc:	mov	x0, x25
  42c300:	mov	w1, w19
  42c304:	blr	x8
  42c308:	mov	x27, x0
  42c30c:	cmp	w21, #0x9
  42c310:	add	x19, x25, x22
  42c314:	mov	w23, w21
  42c318:	b.cc	42c1dc <ferror@plt+0x2893c>  // b.lo, b.ul, b.last
  42c31c:	b	42c1ac <ferror@plt+0x2890c>
  42c320:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42c324:	ldr	x8, [x8, #648]
  42c328:	mov	x0, x19
  42c32c:	mov	w1, w23
  42c330:	blr	x8
  42c334:	mov	x23, x0
  42c338:	add	x19, x19, x22
  42c33c:	b	42c408 <ferror@plt+0x28b68>
  42c340:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42c344:	ldr	x8, [x8, #648]
  42c348:	mov	x0, x25
  42c34c:	mov	w1, w19
  42c350:	blr	x8
  42c354:	mov	x27, x0
  42c358:	mov	x9, xzr
  42c35c:	mov	x23, xzr
  42c360:	mov	w11, wzr
  42c364:	add	x10, x25, x22
  42c368:	mov	w8, #0x1                   	// #1
  42c36c:	b	42c384 <ferror@plt+0x28ae4>
  42c370:	orr	w14, w8, #0x2
  42c374:	cmp	w13, #0x0
  42c378:	csel	w8, w8, w14, eq  // eq = none
  42c37c:	add	x9, x9, #0x1
  42c380:	tbz	w12, #7, 42c3c8 <ferror@plt+0x28b28>
  42c384:	add	x12, x10, x9
  42c388:	cmp	x12, x20
  42c38c:	b.cs	42c3cc <ferror@plt+0x28b2c>  // b.hs, b.nlast
  42c390:	ldrb	w12, [x12]
  42c394:	cmp	w11, #0x3f
  42c398:	and	x13, x12, #0x7f
  42c39c:	b.hi	42c370 <ferror@plt+0x28ad0>  // b.pmore
  42c3a0:	mov	w14, w11
  42c3a4:	lsl	x16, x13, x14
  42c3a8:	orr	x23, x16, x23
  42c3ac:	lsr	x14, x23, x14
  42c3b0:	orr	w15, w8, #0x2
  42c3b4:	cmp	x14, x13
  42c3b8:	csel	w8, w8, w15, eq  // eq = none
  42c3bc:	add	w11, w11, #0x7
  42c3c0:	add	x9, x9, #0x1
  42c3c4:	tbnz	w12, #7, 42c384 <ferror@plt+0x28ae4>
  42c3c8:	and	w8, w8, #0xfffffffe
  42c3cc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42c3d0:	add	x19, x10, w9, uxtw
  42c3d4:	add	x1, x1, #0xc9
  42c3d8:	tbnz	w8, #0, 42c3e8 <ferror@plt+0x28b48>
  42c3dc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42c3e0:	add	x1, x1, #0xda
  42c3e4:	tbz	w8, #1, 42c3f8 <ferror@plt+0x28b58>
  42c3e8:	mov	w2, #0x5                   	// #5
  42c3ec:	mov	x0, xzr
  42c3f0:	bl	403700 <dcgettext@plt>
  42c3f4:	bl	4400a0 <error@@Base>
  42c3f8:	add	x23, x23, x27
  42c3fc:	cmp	w24, #0x5
  42c400:	b.eq	42bf24 <ferror@plt+0x28684>  // b.none
  42c404:	cbz	w24, 42c5fc <ferror@plt+0x28d5c>
  42c408:	ldrsw	x8, [x28, #56]
  42c40c:	add	x25, x27, x26
  42c410:	add	w9, w8, #0x1
  42c414:	add	x22, x28, x8, lsl #6
  42c418:	add	x24, x22, #0x368
  42c41c:	and	w8, w9, #0xf
  42c420:	str	w8, [x28, #56]
  42c424:	cbz	w21, 42c450 <ferror@plt+0x28bb0>
  42c428:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  42c42c:	mov	w1, #0x40                  	// #64
  42c430:	mov	x0, x24
  42c434:	add	x2, x2, #0x89
  42c438:	mov	x3, x25
  42c43c:	bl	403160 <snprintf@plt>
  42c440:	ldr	x8, [sp, #16]
  42c444:	add	x8, x22, x8
  42c448:	add	x24, x8, #0x368
  42c44c:	b	42c47c <ferror@plt+0x28bdc>
  42c450:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42c454:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42c458:	add	x0, sp, #0x20
  42c45c:	add	x1, x1, #0x99
  42c460:	add	x2, x2, #0x248
  42c464:	bl	4030a0 <sprintf@plt>
  42c468:	add	x2, sp, #0x20
  42c46c:	mov	w1, #0x40                  	// #64
  42c470:	mov	x0, x24
  42c474:	mov	x3, x25
  42c478:	bl	403160 <snprintf@plt>
  42c47c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42c480:	add	x0, x0, #0x380
  42c484:	mov	x1, x24
  42c488:	bl	4037a0 <printf@plt>
  42c48c:	ldrsw	x8, [x28, #56]
  42c490:	add	x25, x23, x26
  42c494:	add	w9, w8, #0x1
  42c498:	add	x22, x28, x8, lsl #6
  42c49c:	add	x24, x22, #0x368
  42c4a0:	and	w8, w9, #0xf
  42c4a4:	str	w8, [x28, #56]
  42c4a8:	cbz	w21, 42c4d4 <ferror@plt+0x28c34>
  42c4ac:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  42c4b0:	mov	w1, #0x40                  	// #64
  42c4b4:	mov	x0, x24
  42c4b8:	add	x2, x2, #0x89
  42c4bc:	mov	x3, x25
  42c4c0:	bl	403160 <snprintf@plt>
  42c4c4:	ldr	x8, [sp, #16]
  42c4c8:	add	x8, x22, x8
  42c4cc:	add	x24, x8, #0x368
  42c4d0:	b	42c500 <ferror@plt+0x28c60>
  42c4d4:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42c4d8:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42c4dc:	add	x0, sp, #0x20
  42c4e0:	add	x1, x1, #0x99
  42c4e4:	add	x2, x2, #0x248
  42c4e8:	bl	4030a0 <sprintf@plt>
  42c4ec:	add	x2, sp, #0x20
  42c4f0:	mov	w1, #0x40                  	// #64
  42c4f4:	mov	x0, x24
  42c4f8:	mov	x3, x25
  42c4fc:	bl	403160 <snprintf@plt>
  42c500:	ldr	x22, [sp, #8]
  42c504:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42c508:	add	x0, x0, #0x380
  42c50c:	mov	x1, x24
  42c510:	bl	4037a0 <printf@plt>
  42c514:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42c518:	cmp	x27, x23
  42c51c:	add	x1, x1, #0xaca
  42c520:	b.eq	42befc <ferror@plt+0x2865c>  // b.none
  42c524:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42c528:	add	x1, x1, #0xada
  42c52c:	b.hi	42befc <ferror@plt+0x2865c>  // b.pmore
  42c530:	b	42bf14 <ferror@plt+0x28674>
  42c534:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42c538:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42c53c:	add	x0, sp, #0x20
  42c540:	add	x1, x1, #0x99
  42c544:	add	x2, x2, #0x248
  42c548:	bl	4030a0 <sprintf@plt>
  42c54c:	add	x2, sp, #0x20
  42c550:	mov	w1, #0x40                  	// #64
  42c554:	mov	x0, x23
  42c558:	mov	x3, x26
  42c55c:	bl	403160 <snprintf@plt>
  42c560:	ldr	x22, [sp, #8]
  42c564:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42c568:	add	x0, x0, #0x380
  42c56c:	mov	x1, x23
  42c570:	bl	4037a0 <printf@plt>
  42c574:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42c578:	mov	w2, #0x5                   	// #5
  42c57c:	mov	x0, xzr
  42c580:	add	x1, x1, #0xab9
  42c584:	bl	403700 <dcgettext@plt>
  42c588:	bl	4037a0 <printf@plt>
  42c58c:	b	42bf24 <ferror@plt+0x28684>
  42c590:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42c594:	add	x1, x1, #0xa21
  42c598:	mov	w2, #0x5                   	// #5
  42c59c:	mov	x0, xzr
  42c5a0:	bl	403700 <dcgettext@plt>
  42c5a4:	ldp	x20, x19, [sp, #144]
  42c5a8:	ldp	x22, x21, [sp, #128]
  42c5ac:	ldp	x24, x23, [sp, #112]
  42c5b0:	ldp	x26, x25, [sp, #96]
  42c5b4:	ldp	x28, x27, [sp, #80]
  42c5b8:	ldp	x29, x30, [sp, #64]
  42c5bc:	add	sp, sp, #0xa0
  42c5c0:	b	4037a0 <printf@plt>
  42c5c4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42c5c8:	add	x1, x1, #0xdfe
  42c5cc:	mov	w2, #0x5                   	// #5
  42c5d0:	mov	x0, xzr
  42c5d4:	bl	403700 <dcgettext@plt>
  42c5d8:	mov	w1, w24
  42c5dc:	ldp	x20, x19, [sp, #144]
  42c5e0:	ldp	x22, x21, [sp, #128]
  42c5e4:	ldp	x24, x23, [sp, #112]
  42c5e8:	ldp	x26, x25, [sp, #96]
  42c5ec:	ldp	x28, x27, [sp, #80]
  42c5f0:	ldp	x29, x30, [sp, #64]
  42c5f4:	add	sp, sp, #0xa0
  42c5f8:	b	4400a0 <error@@Base>
  42c5fc:	ldp	x20, x19, [sp, #144]
  42c600:	ldp	x22, x21, [sp, #128]
  42c604:	ldp	x24, x23, [sp, #112]
  42c608:	ldp	x26, x25, [sp, #96]
  42c60c:	ldp	x28, x27, [sp, #80]
  42c610:	ldp	x29, x30, [sp, #64]
  42c614:	add	sp, sp, #0xa0
  42c618:	ret
  42c61c:	sub	sp, sp, #0xb0
  42c620:	cmp	x0, x1
  42c624:	stp	x29, x30, [sp, #80]
  42c628:	stp	x28, x27, [sp, #96]
  42c62c:	stp	x26, x25, [sp, #112]
  42c630:	stp	x24, x23, [sp, #128]
  42c634:	stp	x22, x21, [sp, #144]
  42c638:	stp	x20, x19, [sp, #160]
  42c63c:	add	x29, sp, #0x50
  42c640:	str	x4, [sp, #40]
  42c644:	str	x3, [sp, #24]
  42c648:	b.cs	42ca10 <ferror@plt+0x29170>  // b.hs, b.nlast
  42c64c:	lsl	w8, w2, #3
  42c650:	mov	x9, #0xfffffffffffffffe    	// #-2
  42c654:	cmp	w2, #0x8
  42c658:	mov	w10, #0x8                   	// #8
  42c65c:	sub	w8, w8, #0x1
  42c660:	mov	w28, w2
  42c664:	mov	w11, #0x10                  	// #16
  42c668:	adrp	x19, 46b000 <_bfd_std_section+0x2118>
  42c66c:	csel	w10, w2, w10, cc  // cc = lo, ul, last
  42c670:	lsl	x8, x9, x8
  42c674:	mov	x20, x1
  42c678:	mov	x23, x0
  42c67c:	mov	w21, w2
  42c680:	add	x19, x19, #0x4f8
  42c684:	lsl	x12, x28, #1
  42c688:	sub	w9, w11, w10, lsl #1
  42c68c:	mvn	x8, x8
  42c690:	stp	x12, x10, [sp, #8]
  42c694:	str	x9, [sp, #32]
  42c698:	str	x8, [sp]
  42c69c:	b	42c6ec <ferror@plt+0x28e4c>
  42c6a0:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  42c6a4:	mov	w1, #0x40                  	// #64
  42c6a8:	mov	x0, x24
  42c6ac:	add	x2, x2, #0x89
  42c6b0:	mov	x3, x26
  42c6b4:	bl	403160 <snprintf@plt>
  42c6b8:	ldr	x8, [sp, #32]
  42c6bc:	add	x8, x25, x8
  42c6c0:	add	x24, x8, #0x368
  42c6c4:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42c6c8:	add	x0, x0, #0x380
  42c6cc:	mov	x1, x24
  42c6d0:	bl	4037a0 <printf@plt>
  42c6d4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42c6d8:	add	x0, x0, #0x8ed
  42c6dc:	bl	403440 <puts@plt>
  42c6e0:	str	x26, [sp, #40]
  42c6e4:	cmp	x23, x20
  42c6e8:	b.cs	42ca10 <ferror@plt+0x29170>  // b.hs, b.nlast
  42c6ec:	cmp	w21, #0x9
  42c6f0:	mov	w22, w21
  42c6f4:	b.cc	42c728 <ferror@plt+0x28e88>  // b.lo, b.ul, b.last
  42c6f8:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  42c6fc:	adrp	x2, 44a000 <warn@@Base+0x9e9c>
  42c700:	mov	w4, #0x5                   	// #5
  42c704:	mov	x0, xzr
  42c708:	add	x1, x1, #0x61d
  42c70c:	add	x2, x2, #0x665
  42c710:	mov	x3, x28
  42c714:	bl	4035d0 <dcngettext@plt>
  42c718:	mov	w2, #0x8                   	// #8
  42c71c:	mov	w1, w21
  42c720:	mov	w22, #0x8                   	// #8
  42c724:	bl	4400a0 <error@@Base>
  42c728:	ldr	x8, [sp, #16]
  42c72c:	sub	w9, w20, w23
  42c730:	add	x8, x23, x8
  42c734:	cmp	x8, x20
  42c738:	csel	w1, w22, w9, cc  // cc = lo, ul, last
  42c73c:	sub	w8, w1, #0x1
  42c740:	cmp	w8, #0x7
  42c744:	b.ls	42c75c <ferror@plt+0x28ebc>  // b.plast
  42c748:	mov	x25, xzr
  42c74c:	add	x24, x23, x28
  42c750:	cmp	x24, x20
  42c754:	b.cc	42c77c <ferror@plt+0x28edc>  // b.lo, b.ul, b.last
  42c758:	b	42ca10 <ferror@plt+0x29170>
  42c75c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42c760:	ldr	x8, [x8, #648]
  42c764:	mov	x0, x23
  42c768:	blr	x8
  42c76c:	mov	x25, x0
  42c770:	add	x24, x23, x28
  42c774:	cmp	x24, x20
  42c778:	b.cs	42ca10 <ferror@plt+0x29170>  // b.hs, b.nlast
  42c77c:	ldr	x8, [sp, #8]
  42c780:	sub	w9, w20, w24
  42c784:	add	x8, x23, x8
  42c788:	cmp	x8, x20
  42c78c:	csel	w1, w21, w9, cc  // cc = lo, ul, last
  42c790:	cbz	w1, 42c7a4 <ferror@plt+0x28f04>
  42c794:	mov	x0, x24
  42c798:	bl	4405a4 <warn@@Base+0x440>
  42c79c:	mov	x26, x0
  42c7a0:	b	42c7a8 <ferror@plt+0x28f08>
  42c7a4:	mov	x26, xzr
  42c7a8:	ldr	x1, [sp, #24]
  42c7ac:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  42c7b0:	add	x0, x0, #0x939
  42c7b4:	bl	4037a0 <printf@plt>
  42c7b8:	orr	x8, x26, x25
  42c7bc:	cbz	x8, 42ca30 <ferror@plt+0x29190>
  42c7c0:	ldr	x9, [sp]
  42c7c4:	mov	x27, x28
  42c7c8:	add	x23, x24, x28
  42c7cc:	bics	xzr, x9, x25
  42c7d0:	b.ne	42c824 <ferror@plt+0x28f84>  // b.any
  42c7d4:	and	x8, x26, x9
  42c7d8:	cmp	x8, x9
  42c7dc:	b.eq	42c824 <ferror@plt+0x28f84>  // b.none
  42c7e0:	ldrsw	x8, [x19, #56]
  42c7e4:	add	w9, w8, #0x1
  42c7e8:	add	x28, x19, x8, lsl #6
  42c7ec:	add	x24, x28, #0x368
  42c7f0:	and	w8, w9, #0xf
  42c7f4:	str	w8, [x19, #56]
  42c7f8:	cbz	w21, 42c870 <ferror@plt+0x28fd0>
  42c7fc:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  42c800:	mov	w1, #0x40                  	// #64
  42c804:	mov	x0, x24
  42c808:	add	x2, x2, #0x89
  42c80c:	mov	x3, x25
  42c810:	bl	403160 <snprintf@plt>
  42c814:	ldr	x8, [sp, #32]
  42c818:	add	x8, x28, x8
  42c81c:	add	x24, x8, #0x368
  42c820:	b	42c89c <ferror@plt+0x28ffc>
  42c824:	ldrsw	x8, [x19, #56]
  42c828:	ldr	x9, [sp, #40]
  42c82c:	add	x22, x19, x8, lsl #6
  42c830:	add	x28, x25, x9
  42c834:	add	w9, w8, #0x1
  42c838:	add	x24, x22, #0x368
  42c83c:	and	w8, w9, #0xf
  42c840:	str	w8, [x19, #56]
  42c844:	cbz	w21, 42c8fc <ferror@plt+0x2905c>
  42c848:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  42c84c:	mov	w1, #0x40                  	// #64
  42c850:	mov	x0, x24
  42c854:	add	x2, x2, #0x89
  42c858:	mov	x3, x28
  42c85c:	bl	403160 <snprintf@plt>
  42c860:	ldr	x8, [sp, #32]
  42c864:	add	x8, x22, x8
  42c868:	add	x24, x8, #0x368
  42c86c:	b	42c928 <ferror@plt+0x29088>
  42c870:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42c874:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42c878:	sub	x0, x29, #0x20
  42c87c:	add	x1, x1, #0x99
  42c880:	add	x2, x2, #0x248
  42c884:	bl	4030a0 <sprintf@plt>
  42c888:	sub	x2, x29, #0x20
  42c88c:	mov	w1, #0x40                  	// #64
  42c890:	mov	x0, x24
  42c894:	mov	x3, x25
  42c898:	bl	403160 <snprintf@plt>
  42c89c:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42c8a0:	add	x0, x0, #0x380
  42c8a4:	mov	x1, x24
  42c8a8:	bl	4037a0 <printf@plt>
  42c8ac:	ldrsw	x8, [x19, #56]
  42c8b0:	mov	x28, x27
  42c8b4:	add	w9, w8, #0x1
  42c8b8:	add	x25, x19, x8, lsl #6
  42c8bc:	add	x24, x25, #0x368
  42c8c0:	and	w8, w9, #0xf
  42c8c4:	str	w8, [x19, #56]
  42c8c8:	cbnz	w21, 42c6a0 <ferror@plt+0x28e00>
  42c8cc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42c8d0:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42c8d4:	sub	x0, x29, #0x20
  42c8d8:	add	x1, x1, #0x99
  42c8dc:	add	x2, x2, #0x248
  42c8e0:	bl	4030a0 <sprintf@plt>
  42c8e4:	sub	x2, x29, #0x20
  42c8e8:	mov	w1, #0x40                  	// #64
  42c8ec:	mov	x0, x24
  42c8f0:	mov	x3, x26
  42c8f4:	bl	403160 <snprintf@plt>
  42c8f8:	b	42c6c4 <ferror@plt+0x28e24>
  42c8fc:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42c900:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42c904:	sub	x0, x29, #0x20
  42c908:	add	x1, x1, #0x99
  42c90c:	add	x2, x2, #0x248
  42c910:	bl	4030a0 <sprintf@plt>
  42c914:	sub	x2, x29, #0x20
  42c918:	mov	w1, #0x40                  	// #64
  42c91c:	mov	x0, x24
  42c920:	mov	x3, x28
  42c924:	bl	403160 <snprintf@plt>
  42c928:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42c92c:	add	x0, x0, #0x380
  42c930:	mov	x1, x24
  42c934:	bl	4037a0 <printf@plt>
  42c938:	ldrsw	x8, [x19, #56]
  42c93c:	ldr	x9, [sp, #40]
  42c940:	add	x22, x19, x8, lsl #6
  42c944:	add	x28, x26, x9
  42c948:	add	w9, w8, #0x1
  42c94c:	add	x24, x22, #0x368
  42c950:	and	w8, w9, #0xf
  42c954:	str	w8, [x19, #56]
  42c958:	cbz	w21, 42c984 <ferror@plt+0x290e4>
  42c95c:	adrp	x2, 44b000 <warn@@Base+0xae9c>
  42c960:	mov	w1, #0x40                  	// #64
  42c964:	mov	x0, x24
  42c968:	add	x2, x2, #0x89
  42c96c:	mov	x3, x28
  42c970:	bl	403160 <snprintf@plt>
  42c974:	ldr	x8, [sp, #32]
  42c978:	add	x8, x22, x8
  42c97c:	add	x24, x8, #0x368
  42c980:	b	42c9b0 <ferror@plt+0x29110>
  42c984:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42c988:	adrp	x2, 44f000 <warn@@Base+0xee9c>
  42c98c:	sub	x0, x29, #0x20
  42c990:	add	x1, x1, #0x99
  42c994:	add	x2, x2, #0x248
  42c998:	bl	4030a0 <sprintf@plt>
  42c99c:	sub	x2, x29, #0x20
  42c9a0:	mov	w1, #0x40                  	// #64
  42c9a4:	mov	x0, x24
  42c9a8:	mov	x3, x28
  42c9ac:	bl	403160 <snprintf@plt>
  42c9b0:	adrp	x0, 44c000 <warn@@Base+0xbe9c>
  42c9b4:	add	x0, x0, #0x380
  42c9b8:	mov	x1, x24
  42c9bc:	mov	x28, x27
  42c9c0:	bl	4037a0 <printf@plt>
  42c9c4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42c9c8:	cmp	x25, x26
  42c9cc:	add	x1, x1, #0xaca
  42c9d0:	b.eq	42c9e0 <ferror@plt+0x29140>  // b.none
  42c9d4:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42c9d8:	add	x1, x1, #0xada
  42c9dc:	b.ls	42c9f8 <ferror@plt+0x29158>  // b.plast
  42c9e0:	mov	w2, #0x5                   	// #5
  42c9e4:	mov	x0, xzr
  42c9e8:	bl	403700 <dcgettext@plt>
  42c9ec:	adrp	x8, 468000 <_sch_istable+0x1c50>
  42c9f0:	ldr	x1, [x8, #3808]
  42c9f4:	bl	402fe0 <fputs@plt>
  42c9f8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  42c9fc:	ldr	x1, [x8, #3808]
  42ca00:	mov	w0, #0xa                   	// #10
  42ca04:	bl	4030b0 <putc@plt>
  42ca08:	cmp	x23, x20
  42ca0c:	b.cc	42c6ec <ferror@plt+0x28e4c>  // b.lo, b.ul, b.last
  42ca10:	ldp	x20, x19, [sp, #160]
  42ca14:	ldp	x22, x21, [sp, #144]
  42ca18:	ldp	x24, x23, [sp, #128]
  42ca1c:	ldp	x26, x25, [sp, #112]
  42ca20:	ldp	x28, x27, [sp, #96]
  42ca24:	ldp	x29, x30, [sp, #80]
  42ca28:	add	sp, sp, #0xb0
  42ca2c:	ret
  42ca30:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  42ca34:	add	x1, x1, #0xa21
  42ca38:	mov	w2, #0x5                   	// #5
  42ca3c:	mov	x0, xzr
  42ca40:	bl	403700 <dcgettext@plt>
  42ca44:	ldp	x20, x19, [sp, #160]
  42ca48:	ldp	x22, x21, [sp, #144]
  42ca4c:	ldp	x24, x23, [sp, #128]
  42ca50:	ldp	x26, x25, [sp, #112]
  42ca54:	ldp	x28, x27, [sp, #96]
  42ca58:	ldp	x29, x30, [sp, #80]
  42ca5c:	add	sp, sp, #0xb0
  42ca60:	b	4037a0 <printf@plt>
  42ca64:	ldr	x8, [x0]
  42ca68:	ldr	x9, [x1]
  42ca6c:	ldr	w8, [x8, #32]
  42ca70:	ldr	w9, [x9, #32]
  42ca74:	sub	w0, w8, w9
  42ca78:	ret
  42ca7c:	sub	sp, sp, #0x60
  42ca80:	stp	x20, x19, [sp, #80]
  42ca84:	mov	x19, x1
  42ca88:	stp	x29, x30, [sp, #64]
  42ca8c:	add	x29, sp, #0x40
  42ca90:	str	x0, [sp]
  42ca94:	str	wzr, [sp, #8]
  42ca98:	str	xzr, [sp, #16]
  42ca9c:	str	wzr, [sp, #24]
  42caa0:	stp	xzr, x2, [sp, #32]
  42caa4:	stp	x3, x4, [sp, #48]
  42caa8:	cbz	w5, 42cb1c <ferror@plt+0x2927c>
  42caac:	mov	x20, x0
  42cab0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42cab4:	add	x0, x0, #0x8fc
  42cab8:	mov	w1, #0x26                  	// #38
  42cabc:	mov	w2, #0x1                   	// #1
  42cac0:	mov	x3, x20
  42cac4:	bl	4035b0 <fwrite@plt>
  42cac8:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42cacc:	add	x0, x0, #0x923
  42cad0:	mov	w1, #0x2b                  	// #43
  42cad4:	mov	w2, #0x1                   	// #1
  42cad8:	mov	x3, x20
  42cadc:	bl	4035b0 <fwrite@plt>
  42cae0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42cae4:	add	x0, x0, #0x94f
  42cae8:	mov	w1, #0x48                  	// #72
  42caec:	mov	w2, #0x1                   	// #1
  42caf0:	mov	x3, x20
  42caf4:	bl	4035b0 <fwrite@plt>
  42caf8:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42cafc:	add	x0, x0, #0x998
  42cb00:	mov	w1, #0x2f                  	// #47
  42cb04:	mov	w2, #0x1                   	// #1
  42cb08:	mov	x3, x20
  42cb0c:	bl	4035b0 <fwrite@plt>
  42cb10:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42cb14:	add	x1, x1, #0x580
  42cb18:	b	42cb24 <ferror@plt+0x29284>
  42cb1c:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42cb20:	add	x1, x1, #0x6e0
  42cb24:	mov	x2, sp
  42cb28:	mov	x0, x19
  42cb2c:	bl	434ce4 <ferror@plt+0x31444>
  42cb30:	ldp	x20, x19, [sp, #80]
  42cb34:	ldp	x29, x30, [sp, #64]
  42cb38:	add	sp, sp, #0x60
  42cb3c:	ret
  42cb40:	stp	x29, x30, [sp, #-32]!
  42cb44:	stp	x20, x19, [sp, #16]
  42cb48:	mov	x19, x0
  42cb4c:	ldr	x0, [x0, #32]
  42cb50:	mov	x29, sp
  42cb54:	mov	x20, x1
  42cb58:	bl	403510 <free@plt>
  42cb5c:	mov	x0, x20
  42cb60:	bl	403360 <strdup@plt>
  42cb64:	mov	x8, x0
  42cb68:	str	x8, [x19, #32]
  42cb6c:	ldp	x20, x19, [sp, #16]
  42cb70:	mov	w0, #0x1                   	// #1
  42cb74:	ldp	x29, x30, [sp], #32
  42cb78:	ret
  42cb7c:	stp	x29, x30, [sp, #-32]!
  42cb80:	stp	x20, x19, [sp, #16]
  42cb84:	mov	x19, x0
  42cb88:	ldr	x0, [x0, #32]
  42cb8c:	mov	x29, sp
  42cb90:	mov	x20, x1
  42cb94:	bl	403510 <free@plt>
  42cb98:	mov	x0, x20
  42cb9c:	bl	403360 <strdup@plt>
  42cba0:	mov	x8, x0
  42cba4:	str	x8, [x19, #32]
  42cba8:	ldp	x20, x19, [sp, #16]
  42cbac:	mov	w0, #0x1                   	// #1
  42cbb0:	ldp	x29, x30, [sp], #32
  42cbb4:	ret
  42cbb8:	stp	x29, x30, [sp, #-32]!
  42cbbc:	stp	x20, x19, [sp, #16]
  42cbc0:	mov	x19, x0
  42cbc4:	mov	w0, #0x38                  	// #56
  42cbc8:	mov	x29, sp
  42cbcc:	bl	403290 <xmalloc@plt>
  42cbd0:	movi	v0.2d, #0x0
  42cbd4:	mov	x20, x0
  42cbd8:	stp	q0, q0, [x0]
  42cbdc:	str	q0, [x0, #32]
  42cbe0:	str	xzr, [x0, #48]
  42cbe4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42cbe8:	add	x0, x0, #0x9c8
  42cbec:	bl	4032c0 <xstrdup@plt>
  42cbf0:	mov	w8, #0x3                   	// #3
  42cbf4:	str	xzr, [x20, #24]
  42cbf8:	str	w8, [x20, #16]
  42cbfc:	ldr	x8, [x19, #16]
  42cc00:	stp	x8, x0, [x20]
  42cc04:	str	x20, [x19, #16]
  42cc08:	ldp	x20, x19, [sp, #16]
  42cc0c:	mov	w0, #0x1                   	// #1
  42cc10:	ldp	x29, x30, [sp], #32
  42cc14:	ret
  42cc18:	stp	x29, x30, [sp, #-32]!
  42cc1c:	stp	x20, x19, [sp, #16]
  42cc20:	mov	x19, x0
  42cc24:	mov	w0, #0x38                  	// #56
  42cc28:	mov	x29, sp
  42cc2c:	bl	403290 <xmalloc@plt>
  42cc30:	movi	v0.2d, #0x0
  42cc34:	mov	x20, x0
  42cc38:	stp	q0, q0, [x0]
  42cc3c:	str	q0, [x0, #32]
  42cc40:	str	xzr, [x0, #48]
  42cc44:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  42cc48:	add	x0, x0, #0xbf
  42cc4c:	bl	4032c0 <xstrdup@plt>
  42cc50:	mov	w8, #0x3                   	// #3
  42cc54:	str	xzr, [x20, #24]
  42cc58:	str	w8, [x20, #16]
  42cc5c:	ldr	x8, [x19, #16]
  42cc60:	stp	x8, x0, [x20]
  42cc64:	str	x20, [x19, #16]
  42cc68:	ldp	x20, x19, [sp, #16]
  42cc6c:	mov	w0, #0x1                   	// #1
  42cc70:	ldp	x29, x30, [sp], #32
  42cc74:	ret
  42cc78:	sub	sp, sp, #0x50
  42cc7c:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  42cc80:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  42cc84:	add	x8, x8, #0x289
  42cc88:	add	x9, x9, #0x830
  42cc8c:	cmp	w2, #0x0
  42cc90:	lsl	w3, w1, #3
  42cc94:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42cc98:	stp	x20, x19, [sp, #64]
  42cc9c:	mov	x19, x0
  42cca0:	csel	x2, x9, x8, eq  // eq = none
  42cca4:	add	x1, x1, #0x9d4
  42cca8:	add	x0, sp, #0x8
  42ccac:	stp	x29, x30, [sp, #48]
  42ccb0:	add	x29, sp, #0x30
  42ccb4:	bl	4030a0 <sprintf@plt>
  42ccb8:	mov	w0, #0x38                  	// #56
  42ccbc:	bl	403290 <xmalloc@plt>
  42ccc0:	movi	v0.2d, #0x0
  42ccc4:	mov	x20, x0
  42ccc8:	stp	q0, q0, [x0]
  42cccc:	str	q0, [x0, #32]
  42ccd0:	str	xzr, [x0, #48]
  42ccd4:	add	x0, sp, #0x8
  42ccd8:	bl	4032c0 <xstrdup@plt>
  42ccdc:	mov	w8, #0x3                   	// #3
  42cce0:	str	xzr, [x20, #24]
  42cce4:	str	w8, [x20, #16]
  42cce8:	ldr	x8, [x19, #16]
  42ccec:	stp	x8, x0, [x20]
  42ccf0:	str	x20, [x19, #16]
  42ccf4:	ldp	x20, x19, [sp, #64]
  42ccf8:	ldp	x29, x30, [sp, #48]
  42ccfc:	mov	w0, #0x1                   	// #1
  42cd00:	add	sp, sp, #0x50
  42cd04:	ret
  42cd08:	sub	sp, sp, #0x50
  42cd0c:	stp	x20, x19, [sp, #64]
  42cd10:	cmp	w1, #0x8
  42cd14:	mov	x19, x0
  42cd18:	stp	x29, x30, [sp, #48]
  42cd1c:	add	x29, sp, #0x30
  42cd20:	b.eq	42cd54 <ferror@plt+0x294b4>  // b.none
  42cd24:	cmp	w1, #0x4
  42cd28:	b.ne	42cd7c <ferror@plt+0x294dc>  // b.any
  42cd2c:	mov	w0, #0x38                  	// #56
  42cd30:	bl	403290 <xmalloc@plt>
  42cd34:	movi	v0.2d, #0x0
  42cd38:	mov	x20, x0
  42cd3c:	stp	q0, q0, [x0]
  42cd40:	str	q0, [x0, #32]
  42cd44:	str	xzr, [x0, #48]
  42cd48:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  42cd4c:	add	x0, x0, #0xfe
  42cd50:	b	42cdb0 <ferror@plt+0x29510>
  42cd54:	mov	w0, #0x38                  	// #56
  42cd58:	bl	403290 <xmalloc@plt>
  42cd5c:	movi	v0.2d, #0x0
  42cd60:	mov	x20, x0
  42cd64:	stp	q0, q0, [x0]
  42cd68:	str	q0, [x0, #32]
  42cd6c:	str	xzr, [x0, #48]
  42cd70:	adrp	x0, 451000 <warn@@Base+0x10e9c>
  42cd74:	add	x0, x0, #0x6e7
  42cd78:	b	42cdb0 <ferror@plt+0x29510>
  42cd7c:	lsl	w2, w1, #3
  42cd80:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42cd84:	add	x1, x1, #0x9dc
  42cd88:	add	x0, sp, #0x8
  42cd8c:	bl	4030a0 <sprintf@plt>
  42cd90:	mov	w0, #0x38                  	// #56
  42cd94:	bl	403290 <xmalloc@plt>
  42cd98:	movi	v0.2d, #0x0
  42cd9c:	mov	x20, x0
  42cda0:	stp	q0, q0, [x0]
  42cda4:	str	q0, [x0, #32]
  42cda8:	str	xzr, [x0, #48]
  42cdac:	add	x0, sp, #0x8
  42cdb0:	bl	4032c0 <xstrdup@plt>
  42cdb4:	mov	w8, #0x3                   	// #3
  42cdb8:	str	xzr, [x20, #24]
  42cdbc:	str	w8, [x20, #16]
  42cdc0:	ldr	x8, [x19, #16]
  42cdc4:	stp	x8, x0, [x20]
  42cdc8:	str	x20, [x19, #16]
  42cdcc:	ldp	x20, x19, [sp, #64]
  42cdd0:	ldp	x29, x30, [sp, #48]
  42cdd4:	mov	w0, #0x1                   	// #1
  42cdd8:	add	sp, sp, #0x50
  42cddc:	ret
  42cde0:	stp	x29, x30, [sp, #-32]!
  42cde4:	str	x19, [sp, #16]
  42cde8:	mov	x29, sp
  42cdec:	mov	x19, x0
  42cdf0:	bl	42cd08 <ferror@plt+0x29468>
  42cdf4:	cbz	w0, 42ce0c <ferror@plt+0x2956c>
  42cdf8:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42cdfc:	add	x1, x1, #0x9e4
  42ce00:	mov	x0, x19
  42ce04:	bl	42f61c <ferror@plt+0x2bd7c>
  42ce08:	mov	w0, #0x1                   	// #1
  42ce0c:	ldr	x19, [sp, #16]
  42ce10:	ldp	x29, x30, [sp], #32
  42ce14:	ret
  42ce18:	sub	sp, sp, #0x50
  42ce1c:	lsl	w2, w1, #3
  42ce20:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42ce24:	stp	x20, x19, [sp, #64]
  42ce28:	mov	x19, x0
  42ce2c:	add	x1, x1, #0xa53
  42ce30:	add	x0, sp, #0x8
  42ce34:	stp	x29, x30, [sp, #48]
  42ce38:	add	x29, sp, #0x30
  42ce3c:	bl	4030a0 <sprintf@plt>
  42ce40:	mov	w0, #0x38                  	// #56
  42ce44:	bl	403290 <xmalloc@plt>
  42ce48:	movi	v0.2d, #0x0
  42ce4c:	mov	x20, x0
  42ce50:	stp	q0, q0, [x0]
  42ce54:	str	q0, [x0, #32]
  42ce58:	str	xzr, [x0, #48]
  42ce5c:	add	x0, sp, #0x8
  42ce60:	bl	4032c0 <xstrdup@plt>
  42ce64:	mov	w8, #0x3                   	// #3
  42ce68:	str	xzr, [x20, #24]
  42ce6c:	str	w8, [x20, #16]
  42ce70:	ldr	x8, [x19, #16]
  42ce74:	stp	x8, x0, [x20]
  42ce78:	str	x20, [x19, #16]
  42ce7c:	ldp	x20, x19, [sp, #64]
  42ce80:	ldp	x29, x30, [sp, #48]
  42ce84:	mov	w0, #0x1                   	// #1
  42ce88:	add	sp, sp, #0x50
  42ce8c:	ret
  42ce90:	sub	sp, sp, #0x70
  42ce94:	stp	x29, x30, [sp, #32]
  42ce98:	stp	x26, x25, [sp, #48]
  42ce9c:	stp	x24, x23, [sp, #64]
  42cea0:	stp	x22, x21, [sp, #80]
  42cea4:	stp	x20, x19, [sp, #96]
  42cea8:	add	x29, sp, #0x20
  42ceac:	mov	x19, x3
  42ceb0:	mov	x20, x2
  42ceb4:	mov	x23, x1
  42ceb8:	mov	x21, x0
  42cebc:	bl	42f6c0 <ferror@plt+0x2be20>
  42cec0:	cbz	w0, 42cf60 <ferror@plt+0x296c0>
  42cec4:	adrp	x8, 451000 <warn@@Base+0x10e9c>
  42cec8:	add	x8, x8, #0xc9f
  42cecc:	cmp	x23, #0x0
  42ced0:	csel	x22, x23, x8, ne  // ne = any
  42ced4:	cbz	x23, 42cef8 <ferror@plt+0x29658>
  42ced8:	ldr	x8, [x21, #16]
  42cedc:	ldr	x0, [x21]
  42cee0:	ldr	x3, [x21, #32]
  42cee4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42cee8:	ldr	x4, [x8, #8]
  42ceec:	add	x1, x1, #0xa5a
  42cef0:	mov	x2, x23
  42cef4:	bl	403880 <fprintf@plt>
  42cef8:	cbz	x20, 42cf5c <ferror@plt+0x296bc>
  42cefc:	ldr	x8, [x20]
  42cf00:	cbz	x8, 42cf5c <ferror@plt+0x296bc>
  42cf04:	adrp	x23, 44c000 <warn@@Base+0xbe9c>
  42cf08:	adrp	x24, 44f000 <warn@@Base+0xee9c>
  42cf0c:	mov	x8, xzr
  42cf10:	mov	w25, #0x1                   	// #1
  42cf14:	add	x23, x23, #0x1c4
  42cf18:	add	x24, x24, #0xa74
  42cf1c:	lsl	x26, x8, #3
  42cf20:	ldr	x2, [x19, x26]
  42cf24:	add	x0, sp, #0x8
  42cf28:	mov	x1, x23
  42cf2c:	bl	4030a0 <sprintf@plt>
  42cf30:	ldr	x0, [x21]
  42cf34:	ldr	x2, [x20, x26]
  42cf38:	ldr	x3, [x21, #32]
  42cf3c:	add	x5, sp, #0x8
  42cf40:	mov	x1, x24
  42cf44:	mov	x4, x22
  42cf48:	bl	403880 <fprintf@plt>
  42cf4c:	ldr	x9, [x20, w25, uxtw #3]
  42cf50:	mov	w8, w25
  42cf54:	add	w25, w25, #0x1
  42cf58:	cbnz	x9, 42cf1c <ferror@plt+0x2967c>
  42cf5c:	mov	w0, #0x1                   	// #1
  42cf60:	ldp	x20, x19, [sp, #96]
  42cf64:	ldp	x22, x21, [sp, #80]
  42cf68:	ldp	x24, x23, [sp, #64]
  42cf6c:	ldp	x26, x25, [sp, #48]
  42cf70:	ldp	x29, x30, [sp, #32]
  42cf74:	add	sp, sp, #0x70
  42cf78:	ret
  42cf7c:	stp	x29, x30, [sp, #-32]!
  42cf80:	ldr	x8, [x0, #16]
  42cf84:	str	x19, [sp, #16]
  42cf88:	mov	x29, sp
  42cf8c:	cbz	x8, 42cfe0 <ferror@plt+0x29740>
  42cf90:	mov	x19, x0
  42cf94:	ldr	x0, [x8, #8]
  42cf98:	mov	w1, #0x7c                  	// #124
  42cf9c:	bl	403560 <strchr@plt>
  42cfa0:	cbz	x0, 42cfc8 <ferror@plt+0x29728>
  42cfa4:	ldrb	w8, [x0, #1]
  42cfa8:	cmp	w8, #0x5b
  42cfac:	b.ne	42cfc8 <ferror@plt+0x29728>  // b.any
  42cfb0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42cfb4:	add	x1, x1, #0xb0e
  42cfb8:	mov	x0, x19
  42cfbc:	ldr	x19, [sp, #16]
  42cfc0:	ldp	x29, x30, [sp], #32
  42cfc4:	b	42fa0c <ferror@plt+0x2c16c>
  42cfc8:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42cfcc:	add	x1, x1, #0xb13
  42cfd0:	mov	x0, x19
  42cfd4:	ldr	x19, [sp, #16]
  42cfd8:	ldp	x29, x30, [sp], #32
  42cfdc:	b	42fa0c <ferror@plt+0x2c16c>
  42cfe0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42cfe4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42cfe8:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42cfec:	add	x0, x0, #0x9ed
  42cff0:	add	x1, x1, #0xa01
  42cff4:	add	x3, x3, #0xaea
  42cff8:	mov	w2, #0x2bd                 	// #701
  42cffc:	bl	4037c0 <__assert_fail@plt>
  42d000:	stp	x29, x30, [sp, #-80]!
  42d004:	stp	x26, x25, [sp, #16]
  42d008:	stp	x24, x23, [sp, #32]
  42d00c:	stp	x22, x21, [sp, #48]
  42d010:	stp	x20, x19, [sp, #64]
  42d014:	ldr	x8, [x0, #16]
  42d018:	mov	x29, sp
  42d01c:	cbz	x8, 42d21c <ferror@plt+0x2997c>
  42d020:	mov	w22, w2
  42d024:	mov	x19, x0
  42d028:	mov	w20, w1
  42d02c:	cmp	w1, #0x1
  42d030:	b.lt	42d0c4 <ferror@plt+0x29824>  // b.tstop
  42d034:	mov	w23, w20
  42d038:	lsl	x0, x23, #3
  42d03c:	bl	403290 <xmalloc@plt>
  42d040:	sub	x25, x23, #0x1
  42d044:	adrp	x23, 445000 <warn@@Base+0x4e9c>
  42d048:	mov	x21, x0
  42d04c:	mov	w26, #0xa                   	// #10
  42d050:	add	x23, x23, #0x830
  42d054:	mov	x0, x19
  42d058:	mov	x1, x23
  42d05c:	bl	42fa0c <ferror@plt+0x2c16c>
  42d060:	cbz	w0, 42d0b4 <ferror@plt+0x29814>
  42d064:	ldr	x0, [x19, #16]
  42d068:	cbz	x0, 42d1fc <ferror@plt+0x2995c>
  42d06c:	ldr	x8, [x0]
  42d070:	str	x8, [x19, #16]
  42d074:	ldr	x24, [x0, #8]
  42d078:	bl	403510 <free@plt>
  42d07c:	str	x24, [x21, x25, lsl #3]
  42d080:	cbz	x24, 42d0b4 <ferror@plt+0x29814>
  42d084:	mov	x0, x24
  42d088:	bl	402fd0 <strlen@plt>
  42d08c:	add	w8, w26, w0
  42d090:	add	x9, x25, #0x1
  42d094:	sub	x25, x25, #0x1
  42d098:	cmp	x9, #0x1
  42d09c:	add	w26, w8, #0x2
  42d0a0:	b.gt	42d054 <ferror@plt+0x297b4>
  42d0a4:	add	w8, w26, #0x5
  42d0a8:	cmp	w22, #0x0
  42d0ac:	csel	w0, w26, w8, eq  // eq = none
  42d0b0:	b	42d0cc <ferror@plt+0x2982c>
  42d0b4:	mov	x0, x21
  42d0b8:	bl	403510 <free@plt>
  42d0bc:	mov	w0, wzr
  42d0c0:	b	42d1e4 <ferror@plt+0x29944>
  42d0c4:	mov	x21, xzr
  42d0c8:	mov	w0, #0x19                  	// #25
  42d0cc:	bl	403290 <xmalloc@plt>
  42d0d0:	mov	w8, #0x7c28                	// #31784
  42d0d4:	mov	x23, x0
  42d0d8:	movk	w8, #0x2029, lsl #16
  42d0dc:	mov	w9, #0x28                  	// #40
  42d0e0:	str	w8, [x0]
  42d0e4:	strh	w9, [x0, #4]
  42d0e8:	tbnz	w20, #31, 42d148 <ferror@plt+0x298a8>
  42d0ec:	cbz	w20, 42d170 <ferror@plt+0x298d0>
  42d0f0:	ldr	x1, [x21]
  42d0f4:	mov	x0, x23
  42d0f8:	bl	403260 <strcat@plt>
  42d0fc:	cmp	w20, #0x1
  42d100:	b.eq	42d13c <ferror@plt+0x2989c>  // b.none
  42d104:	mov	w8, w20
  42d108:	add	x24, x21, #0x8
  42d10c:	sub	x25, x8, #0x1
  42d110:	mov	w26, #0x202c                	// #8236
  42d114:	mov	x0, x23
  42d118:	bl	402fd0 <strlen@plt>
  42d11c:	add	x8, x23, x0
  42d120:	strh	w26, [x8]
  42d124:	strb	wzr, [x8, #2]
  42d128:	ldr	x1, [x24], #8
  42d12c:	mov	x0, x23
  42d130:	bl	403260 <strcat@plt>
  42d134:	subs	x25, x25, #0x1
  42d138:	b.ne	42d114 <ferror@plt+0x29874>  // b.any
  42d13c:	mov	w8, #0x1                   	// #1
  42d140:	cbnz	w22, 42d178 <ferror@plt+0x298d8>
  42d144:	b	42d1a8 <ferror@plt+0x29908>
  42d148:	mov	x0, x23
  42d14c:	bl	402fd0 <strlen@plt>
  42d150:	adrp	x8, 44f000 <warn@@Base+0xee9c>
  42d154:	add	x8, x8, #0xb91
  42d158:	ldr	x9, [x8]
  42d15c:	ldur	x8, [x8, #6]
  42d160:	add	x10, x23, x0
  42d164:	str	x9, [x10]
  42d168:	stur	x8, [x10, #6]
  42d16c:	b	42d1b8 <ferror@plt+0x29918>
  42d170:	mov	w8, wzr
  42d174:	cbz	w22, 42d1a8 <ferror@plt+0x29908>
  42d178:	cbz	w8, 42d194 <ferror@plt+0x298f4>
  42d17c:	mov	x0, x23
  42d180:	bl	402fd0 <strlen@plt>
  42d184:	add	x8, x23, x0
  42d188:	mov	w9, #0x202c                	// #8236
  42d18c:	strh	w9, [x8]
  42d190:	strb	wzr, [x8, #2]
  42d194:	mov	x0, x23
  42d198:	bl	402fd0 <strlen@plt>
  42d19c:	mov	w8, #0x2e2e                	// #11822
  42d1a0:	movk	w8, #0x2e, lsl #16
  42d1a4:	str	w8, [x23, x0]
  42d1a8:	cmp	w20, #0x1
  42d1ac:	b.lt	42d1b8 <ferror@plt+0x29918>  // b.tstop
  42d1b0:	mov	x0, x21
  42d1b4:	bl	403510 <free@plt>
  42d1b8:	mov	x0, x23
  42d1bc:	bl	402fd0 <strlen@plt>
  42d1c0:	mov	w8, #0x29                  	// #41
  42d1c4:	strh	w8, [x23, x0]
  42d1c8:	mov	x0, x19
  42d1cc:	mov	x1, x23
  42d1d0:	bl	42fa0c <ferror@plt+0x2c16c>
  42d1d4:	cbz	w0, 42d1e4 <ferror@plt+0x29944>
  42d1d8:	mov	x0, x23
  42d1dc:	bl	403510 <free@plt>
  42d1e0:	mov	w0, #0x1                   	// #1
  42d1e4:	ldp	x20, x19, [sp, #64]
  42d1e8:	ldp	x22, x21, [sp, #48]
  42d1ec:	ldp	x24, x23, [sp, #32]
  42d1f0:	ldp	x26, x25, [sp, #16]
  42d1f4:	ldp	x29, x30, [sp], #80
  42d1f8:	ret
  42d1fc:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42d200:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d204:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42d208:	add	x0, x0, #0x9ed
  42d20c:	add	x1, x1, #0xa01
  42d210:	add	x3, x3, #0xb9f
  42d214:	mov	w2, #0x1e0                 	// #480
  42d218:	bl	4037c0 <__assert_fail@plt>
  42d21c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42d220:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d224:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42d228:	add	x0, x0, #0x9ed
  42d22c:	add	x1, x1, #0xa01
  42d230:	add	x3, x3, #0xb54
  42d234:	mov	w2, #0x2cf                 	// #719
  42d238:	bl	4037c0 <__assert_fail@plt>
  42d23c:	stp	x29, x30, [sp, #-16]!
  42d240:	ldr	x8, [x0, #16]
  42d244:	mov	x29, sp
  42d248:	cbz	x8, 42d25c <ferror@plt+0x299bc>
  42d24c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d250:	add	x1, x1, #0xbe8
  42d254:	ldp	x29, x30, [sp], #16
  42d258:	b	42fa0c <ferror@plt+0x2c16c>
  42d25c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42d260:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d264:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42d268:	add	x0, x0, #0x9ed
  42d26c:	add	x1, x1, #0xa01
  42d270:	add	x3, x3, #0xbc2
  42d274:	mov	w2, #0x31c                 	// #796
  42d278:	bl	4037c0 <__assert_fail@plt>
  42d27c:	sub	sp, sp, #0x60
  42d280:	stp	x29, x30, [sp, #48]
  42d284:	stp	x22, x21, [sp, #64]
  42d288:	stp	x20, x19, [sp, #80]
  42d28c:	ldr	x8, [x0, #16]
  42d290:	add	x29, sp, #0x30
  42d294:	cbz	x8, 42d41c <ferror@plt+0x29b7c>
  42d298:	mov	x21, x1
  42d29c:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  42d2a0:	add	x1, x1, #0x830
  42d2a4:	mov	x20, x2
  42d2a8:	mov	x19, x0
  42d2ac:	bl	42fa0c <ferror@plt+0x2c16c>
  42d2b0:	cbz	w0, 42d3e8 <ferror@plt+0x29b48>
  42d2b4:	adrp	x22, 44c000 <warn@@Base+0xbe9c>
  42d2b8:	add	x22, x22, #0x1c4
  42d2bc:	add	x0, sp, #0x18
  42d2c0:	mov	x1, x22
  42d2c4:	mov	x2, x21
  42d2c8:	bl	4030a0 <sprintf@plt>
  42d2cc:	mov	x0, sp
  42d2d0:	mov	x1, x22
  42d2d4:	mov	x2, x20
  42d2d8:	bl	4030a0 <sprintf@plt>
  42d2dc:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d2e0:	add	x1, x1, #0xc2d
  42d2e4:	mov	x0, x19
  42d2e8:	bl	42f61c <ferror@plt+0x2bd7c>
  42d2ec:	ldr	x8, [x19, #16]
  42d2f0:	cbz	x8, 42d3fc <ferror@plt+0x29b5c>
  42d2f4:	ldr	x20, [x8, #8]
  42d2f8:	mov	x0, x20
  42d2fc:	bl	402fd0 <strlen@plt>
  42d300:	and	x21, x0, #0xffffffff
  42d304:	add	x1, x21, #0x3
  42d308:	mov	x0, x20
  42d30c:	bl	4031e0 <xrealloc@plt>
  42d310:	ldr	x8, [x19, #16]
  42d314:	add	x9, x0, x21
  42d318:	mov	w10, #0x3a29                	// #14889
  42d31c:	str	x0, [x8, #8]
  42d320:	strb	wzr, [x9, #2]
  42d324:	strh	w10, [x9]
  42d328:	ldr	x8, [x19, #16]
  42d32c:	cbz	x8, 42d3fc <ferror@plt+0x29b5c>
  42d330:	ldr	x20, [x8, #8]
  42d334:	mov	x0, x20
  42d338:	bl	402fd0 <strlen@plt>
  42d33c:	and	x21, x0, #0xffffffff
  42d340:	add	x0, sp, #0x18
  42d344:	bl	402fd0 <strlen@plt>
  42d348:	add	x8, x0, x21
  42d34c:	add	x1, x8, #0x1
  42d350:	mov	x0, x20
  42d354:	bl	4031e0 <xrealloc@plt>
  42d358:	ldr	x8, [x19, #16]
  42d35c:	add	x1, sp, #0x18
  42d360:	str	x0, [x8, #8]
  42d364:	add	x0, x0, x21
  42d368:	bl	403620 <strcpy@plt>
  42d36c:	ldr	x8, [x19, #16]
  42d370:	cbz	x8, 42d3fc <ferror@plt+0x29b5c>
  42d374:	ldr	x20, [x8, #8]
  42d378:	mov	x0, x20
  42d37c:	bl	402fd0 <strlen@plt>
  42d380:	and	x21, x0, #0xffffffff
  42d384:	add	x1, x21, #0x2
  42d388:	mov	x0, x20
  42d38c:	bl	4031e0 <xrealloc@plt>
  42d390:	ldr	x8, [x19, #16]
  42d394:	mov	w9, #0x3a                  	// #58
  42d398:	str	x0, [x8, #8]
  42d39c:	strh	w9, [x0, x21]
  42d3a0:	ldr	x8, [x19, #16]
  42d3a4:	cbz	x8, 42d3fc <ferror@plt+0x29b5c>
  42d3a8:	ldr	x20, [x8, #8]
  42d3ac:	mov	x0, x20
  42d3b0:	bl	402fd0 <strlen@plt>
  42d3b4:	and	x21, x0, #0xffffffff
  42d3b8:	mov	x0, sp
  42d3bc:	bl	402fd0 <strlen@plt>
  42d3c0:	add	x8, x0, x21
  42d3c4:	add	x1, x8, #0x1
  42d3c8:	mov	x0, x20
  42d3cc:	bl	4031e0 <xrealloc@plt>
  42d3d0:	ldr	x8, [x19, #16]
  42d3d4:	mov	x1, sp
  42d3d8:	str	x0, [x8, #8]
  42d3dc:	add	x0, x0, x21
  42d3e0:	bl	403620 <strcpy@plt>
  42d3e4:	mov	w0, #0x1                   	// #1
  42d3e8:	ldp	x20, x19, [sp, #80]
  42d3ec:	ldp	x22, x21, [sp, #64]
  42d3f0:	ldp	x29, x30, [sp, #48]
  42d3f4:	add	sp, sp, #0x60
  42d3f8:	ret
  42d3fc:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42d400:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d404:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42d408:	add	x0, x0, #0x9ed
  42d40c:	add	x1, x1, #0xa01
  42d410:	add	x3, x3, #0xab0
  42d414:	mov	w2, #0x17e                 	// #382
  42d418:	bl	4037c0 <__assert_fail@plt>
  42d41c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42d420:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d424:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42d428:	add	x0, x0, #0x9ed
  42d42c:	add	x1, x1, #0xa01
  42d430:	add	x3, x3, #0xbeb
  42d434:	mov	w2, #0x329                 	// #809
  42d438:	bl	4037c0 <__assert_fail@plt>
  42d43c:	sub	sp, sp, #0xb0
  42d440:	stp	x29, x30, [sp, #112]
  42d444:	stp	x24, x23, [sp, #128]
  42d448:	stp	x22, x21, [sp, #144]
  42d44c:	stp	x20, x19, [sp, #160]
  42d450:	mov	x19, x0
  42d454:	ldr	x0, [x0, #16]
  42d458:	add	x29, sp, #0x70
  42d45c:	cbz	x0, 42d634 <ferror@plt+0x29d94>
  42d460:	ldr	x8, [x0]
  42d464:	mov	w20, w3
  42d468:	mov	x22, x2
  42d46c:	mov	x23, x1
  42d470:	str	x8, [x19, #16]
  42d474:	ldr	x21, [x0, #8]
  42d478:	bl	403510 <free@plt>
  42d47c:	cbz	x21, 42d4d8 <ferror@plt+0x29c38>
  42d480:	cbz	x23, 42d4e0 <ferror@plt+0x29c40>
  42d484:	adrp	x24, 44c000 <warn@@Base+0xbe9c>
  42d488:	add	x24, x24, #0x1c4
  42d48c:	sub	x0, x29, #0x18
  42d490:	mov	x1, x24
  42d494:	mov	x2, x23
  42d498:	bl	4030a0 <sprintf@plt>
  42d49c:	sub	x0, x29, #0x30
  42d4a0:	mov	x1, x24
  42d4a4:	mov	x2, x22
  42d4a8:	bl	4030a0 <sprintf@plt>
  42d4ac:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d4b0:	add	x1, x1, #0xc3b
  42d4b4:	add	x0, sp, #0xc
  42d4b8:	sub	x2, x29, #0x18
  42d4bc:	sub	x3, x29, #0x30
  42d4c0:	bl	4030a0 <sprintf@plt>
  42d4c4:	add	x1, sp, #0xc
  42d4c8:	mov	x0, x19
  42d4cc:	bl	42fa0c <ferror@plt+0x2c16c>
  42d4d0:	cbnz	w0, 42d540 <ferror@plt+0x29ca0>
  42d4d4:	b	42d61c <ferror@plt+0x29d7c>
  42d4d8:	mov	w0, wzr
  42d4dc:	b	42d61c <ferror@plt+0x29d7c>
  42d4e0:	cmn	x22, #0x1
  42d4e4:	b.eq	42d524 <ferror@plt+0x29c84>  // b.none
  42d4e8:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  42d4ec:	add	x2, x22, #0x1
  42d4f0:	add	x1, x1, #0x1c4
  42d4f4:	sub	x0, x29, #0x30
  42d4f8:	bl	4030a0 <sprintf@plt>
  42d4fc:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d500:	add	x1, x1, #0xc35
  42d504:	add	x0, sp, #0xc
  42d508:	sub	x2, x29, #0x30
  42d50c:	bl	4030a0 <sprintf@plt>
  42d510:	add	x1, sp, #0xc
  42d514:	mov	x0, x19
  42d518:	bl	42fa0c <ferror@plt+0x2c16c>
  42d51c:	cbnz	w0, 42d540 <ferror@plt+0x29ca0>
  42d520:	b	42d61c <ferror@plt+0x29d7c>
  42d524:	mov	w8, #0x5b7c                	// #23420
  42d528:	movk	w8, #0x5d, lsl #16
  42d52c:	str	w8, [sp, #12]
  42d530:	add	x1, sp, #0xc
  42d534:	mov	x0, x19
  42d538:	bl	42fa0c <ferror@plt+0x2c16c>
  42d53c:	cbz	w0, 42d61c <ferror@plt+0x29d7c>
  42d540:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  42d544:	add	x1, x1, #0x83d
  42d548:	mov	x0, x21
  42d54c:	bl	4034a0 <strcmp@plt>
  42d550:	cbz	w0, 42d5cc <ferror@plt+0x29d2c>
  42d554:	ldr	x8, [x19, #16]
  42d558:	cbz	x8, 42d654 <ferror@plt+0x29db4>
  42d55c:	ldr	x22, [x8, #8]
  42d560:	mov	x0, x22
  42d564:	bl	402fd0 <strlen@plt>
  42d568:	and	x23, x0, #0xffffffff
  42d56c:	add	x1, x23, #0x2
  42d570:	mov	x0, x22
  42d574:	bl	4031e0 <xrealloc@plt>
  42d578:	ldr	x8, [x19, #16]
  42d57c:	mov	w9, #0x3a                  	// #58
  42d580:	str	x0, [x8, #8]
  42d584:	strh	w9, [x0, x23]
  42d588:	ldr	x8, [x19, #16]
  42d58c:	cbz	x8, 42d654 <ferror@plt+0x29db4>
  42d590:	ldr	x22, [x8, #8]
  42d594:	mov	x0, x22
  42d598:	bl	402fd0 <strlen@plt>
  42d59c:	and	x23, x0, #0xffffffff
  42d5a0:	mov	x0, x21
  42d5a4:	bl	402fd0 <strlen@plt>
  42d5a8:	add	x8, x0, x23
  42d5ac:	add	x1, x8, #0x1
  42d5b0:	mov	x0, x22
  42d5b4:	bl	4031e0 <xrealloc@plt>
  42d5b8:	ldr	x8, [x19, #16]
  42d5bc:	mov	x1, x21
  42d5c0:	str	x0, [x8, #8]
  42d5c4:	add	x0, x0, x23
  42d5c8:	bl	403620 <strcpy@plt>
  42d5cc:	cbz	w20, 42d618 <ferror@plt+0x29d78>
  42d5d0:	ldr	x8, [x19, #16]
  42d5d4:	cbz	x8, 42d654 <ferror@plt+0x29db4>
  42d5d8:	ldr	x20, [x8, #8]
  42d5dc:	mov	x0, x20
  42d5e0:	bl	402fd0 <strlen@plt>
  42d5e4:	and	x21, x0, #0xffffffff
  42d5e8:	add	x1, x21, #0xe
  42d5ec:	mov	x0, x20
  42d5f0:	bl	4031e0 <xrealloc@plt>
  42d5f4:	adrp	x9, 44f000 <warn@@Base+0xee9c>
  42d5f8:	add	x9, x9, #0xc44
  42d5fc:	ldr	x8, [x19, #16]
  42d600:	ldur	x10, [x9, #6]
  42d604:	ldr	x9, [x9]
  42d608:	add	x11, x0, x21
  42d60c:	str	x0, [x8, #8]
  42d610:	stur	x10, [x11, #6]
  42d614:	str	x9, [x11]
  42d618:	mov	w0, #0x1                   	// #1
  42d61c:	ldp	x20, x19, [sp, #160]
  42d620:	ldp	x22, x21, [sp, #144]
  42d624:	ldp	x24, x23, [sp, #128]
  42d628:	ldp	x29, x30, [sp, #112]
  42d62c:	add	sp, sp, #0xb0
  42d630:	ret
  42d634:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42d638:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d63c:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42d640:	add	x0, x0, #0x9ed
  42d644:	add	x1, x1, #0xa01
  42d648:	add	x3, x3, #0xb9f
  42d64c:	mov	w2, #0x1e0                 	// #480
  42d650:	bl	4037c0 <__assert_fail@plt>
  42d654:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42d658:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d65c:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42d660:	add	x0, x0, #0x9ed
  42d664:	add	x1, x1, #0xa01
  42d668:	add	x3, x3, #0xab0
  42d66c:	mov	w2, #0x17e                 	// #382
  42d670:	bl	4037c0 <__assert_fail@plt>
  42d674:	stp	x29, x30, [sp, #-48]!
  42d678:	stp	x20, x19, [sp, #32]
  42d67c:	mov	w20, w1
  42d680:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  42d684:	add	x1, x1, #0x830
  42d688:	stp	x22, x21, [sp, #16]
  42d68c:	mov	x29, sp
  42d690:	mov	x19, x0
  42d694:	bl	42fa0c <ferror@plt+0x2c16c>
  42d698:	cbz	w0, 42d72c <ferror@plt+0x29e8c>
  42d69c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d6a0:	add	x1, x1, #0xc52
  42d6a4:	mov	x0, x19
  42d6a8:	bl	42f61c <ferror@plt+0x2bd7c>
  42d6ac:	ldr	x8, [x19, #16]
  42d6b0:	cbz	x8, 42d73c <ferror@plt+0x29e9c>
  42d6b4:	ldr	x21, [x8, #8]
  42d6b8:	mov	x0, x21
  42d6bc:	bl	402fd0 <strlen@plt>
  42d6c0:	and	x22, x0, #0xffffffff
  42d6c4:	add	x1, x22, #0x3
  42d6c8:	mov	x0, x21
  42d6cc:	bl	4031e0 <xrealloc@plt>
  42d6d0:	ldr	x8, [x19, #16]
  42d6d4:	add	x9, x0, x22
  42d6d8:	mov	w10, #0x7d20                	// #32032
  42d6dc:	str	x0, [x8, #8]
  42d6e0:	strb	wzr, [x9, #2]
  42d6e4:	strh	w10, [x9]
  42d6e8:	cbz	w20, 42d728 <ferror@plt+0x29e88>
  42d6ec:	ldr	x8, [x19, #16]
  42d6f0:	cbz	x8, 42d73c <ferror@plt+0x29e9c>
  42d6f4:	ldr	x20, [x8, #8]
  42d6f8:	mov	x0, x20
  42d6fc:	bl	402fd0 <strlen@plt>
  42d700:	and	x21, x0, #0xffffffff
  42d704:	add	x1, x21, #0x10
  42d708:	mov	x0, x20
  42d70c:	bl	4031e0 <xrealloc@plt>
  42d710:	adrp	x9, 44f000 <warn@@Base+0xee9c>
  42d714:	add	x9, x9, #0xc59
  42d718:	ldr	x8, [x19, #16]
  42d71c:	ldr	q0, [x9]
  42d720:	str	x0, [x8, #8]
  42d724:	str	q0, [x0, x21]
  42d728:	mov	w0, #0x1                   	// #1
  42d72c:	ldp	x20, x19, [sp, #32]
  42d730:	ldp	x22, x21, [sp, #16]
  42d734:	ldp	x29, x30, [sp], #48
  42d738:	ret
  42d73c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42d740:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d744:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42d748:	add	x0, x0, #0x9ed
  42d74c:	add	x1, x1, #0xa01
  42d750:	add	x3, x3, #0xab0
  42d754:	mov	w2, #0x17e                 	// #382
  42d758:	bl	4037c0 <__assert_fail@plt>
  42d75c:	stp	x29, x30, [sp, #-48]!
  42d760:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  42d764:	add	x1, x1, #0x830
  42d768:	str	x21, [sp, #16]
  42d76c:	stp	x20, x19, [sp, #32]
  42d770:	mov	x29, sp
  42d774:	mov	x19, x0
  42d778:	bl	42fa0c <ferror@plt+0x2c16c>
  42d77c:	cbz	w0, 42d808 <ferror@plt+0x29f68>
  42d780:	ldr	x0, [x19, #16]
  42d784:	cbz	x0, 42d82c <ferror@plt+0x29f8c>
  42d788:	ldr	x8, [x0]
  42d78c:	str	x8, [x19, #16]
  42d790:	ldr	x20, [x0, #8]
  42d794:	bl	403510 <free@plt>
  42d798:	cbz	x20, 42d818 <ferror@plt+0x29f78>
  42d79c:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  42d7a0:	add	x1, x1, #0x830
  42d7a4:	mov	x0, x19
  42d7a8:	bl	42fa0c <ferror@plt+0x2c16c>
  42d7ac:	cbz	w0, 42d808 <ferror@plt+0x29f68>
  42d7b0:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  42d7b4:	add	x1, x1, #0x23e
  42d7b8:	mov	x0, x19
  42d7bc:	bl	42f61c <ferror@plt+0x2bd7c>
  42d7c0:	mov	x0, x19
  42d7c4:	mov	x1, x20
  42d7c8:	bl	42f61c <ferror@plt+0x2bd7c>
  42d7cc:	ldr	x8, [x19, #16]
  42d7d0:	cbz	x8, 42d84c <ferror@plt+0x29fac>
  42d7d4:	ldr	x20, [x8, #8]
  42d7d8:	mov	x0, x20
  42d7dc:	bl	402fd0 <strlen@plt>
  42d7e0:	and	x21, x0, #0xffffffff
  42d7e4:	add	x1, x21, #0x4
  42d7e8:	mov	x0, x20
  42d7ec:	bl	4031e0 <xrealloc@plt>
  42d7f0:	ldr	x8, [x19, #16]
  42d7f4:	mov	w9, #0x3a3a                	// #14906
  42d7f8:	movk	w9, #0x7c, lsl #16
  42d7fc:	str	x0, [x8, #8]
  42d800:	str	w9, [x0, x21]
  42d804:	mov	w0, #0x1                   	// #1
  42d808:	ldp	x20, x19, [sp, #32]
  42d80c:	ldr	x21, [sp, #16]
  42d810:	ldp	x29, x30, [sp], #48
  42d814:	ret
  42d818:	mov	w0, wzr
  42d81c:	ldp	x20, x19, [sp, #32]
  42d820:	ldr	x21, [sp, #16]
  42d824:	ldp	x29, x30, [sp], #48
  42d828:	ret
  42d82c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42d830:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d834:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42d838:	add	x0, x0, #0x9ed
  42d83c:	add	x1, x1, #0xa01
  42d840:	add	x3, x3, #0xb9f
  42d844:	mov	w2, #0x1e0                 	// #480
  42d848:	bl	4037c0 <__assert_fail@plt>
  42d84c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42d850:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d854:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42d858:	add	x0, x0, #0x9ed
  42d85c:	add	x1, x1, #0xa01
  42d860:	add	x3, x3, #0xab0
  42d864:	mov	w2, #0x17e                 	// #382
  42d868:	bl	4037c0 <__assert_fail@plt>
  42d86c:	stp	x29, x30, [sp, #-96]!
  42d870:	stp	x24, x23, [sp, #48]
  42d874:	stp	x22, x21, [sp, #64]
  42d878:	stp	x20, x19, [sp, #80]
  42d87c:	mov	w21, w3
  42d880:	mov	w20, w2
  42d884:	mov	w23, w1
  42d888:	mov	x19, x0
  42d88c:	stp	x28, x27, [sp, #16]
  42d890:	stp	x26, x25, [sp, #32]
  42d894:	mov	x29, sp
  42d898:	cbz	w1, 42d92c <ferror@plt+0x2a08c>
  42d89c:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  42d8a0:	add	x1, x1, #0x830
  42d8a4:	mov	x0, x19
  42d8a8:	bl	42fa0c <ferror@plt+0x2c16c>
  42d8ac:	cbz	w0, 42db34 <ferror@plt+0x2a294>
  42d8b0:	ldr	x0, [x19, #16]
  42d8b4:	cbz	x0, 42db50 <ferror@plt+0x2a2b0>
  42d8b8:	ldr	x8, [x0]
  42d8bc:	str	x8, [x19, #16]
  42d8c0:	ldr	x24, [x0, #8]
  42d8c4:	bl	403510 <free@plt>
  42d8c8:	cbz	x24, 42d9d4 <ferror@plt+0x2a134>
  42d8cc:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d8d0:	add	x1, x1, #0xc6f
  42d8d4:	mov	w2, #0x6                   	// #6
  42d8d8:	mov	x0, x24
  42d8dc:	bl	403210 <strncmp@plt>
  42d8e0:	cbnz	w0, 42d8f8 <ferror@plt+0x2a058>
  42d8e4:	add	x22, x24, #0x6
  42d8e8:	mov	w1, #0x20                  	// #32
  42d8ec:	mov	x0, x22
  42d8f0:	bl	403560 <strchr@plt>
  42d8f4:	cbz	x0, 42d9dc <ferror@plt+0x2a13c>
  42d8f8:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42d8fc:	add	x1, x1, #0xc69
  42d900:	mov	w2, #0xc                   	// #12
  42d904:	mov	x0, x24
  42d908:	bl	403210 <strncmp@plt>
  42d90c:	cbnz	w0, 42d9e0 <ferror@plt+0x2a140>
  42d910:	add	x22, x24, #0xc
  42d914:	mov	w1, #0x20                  	// #32
  42d918:	mov	x0, x22
  42d91c:	bl	403560 <strchr@plt>
  42d920:	cmp	x0, #0x0
  42d924:	csel	x24, x22, x24, eq  // eq = none
  42d928:	b	42d9e0 <ferror@plt+0x2a140>
  42d92c:	mov	x24, xzr
  42d930:	mov	w27, #0xa                   	// #10
  42d934:	cmp	w20, #0x0
  42d938:	b.le	42d9f4 <ferror@plt+0x2a154>
  42d93c:	mov	w25, w20
  42d940:	lsl	x0, x25, #3
  42d944:	bl	403290 <xmalloc@plt>
  42d948:	sub	x28, x25, #0x1
  42d94c:	adrp	x25, 445000 <warn@@Base+0x4e9c>
  42d950:	mov	x22, x0
  42d954:	add	x25, x25, #0x830
  42d958:	mov	x0, x19
  42d95c:	mov	x1, x25
  42d960:	bl	42fa0c <ferror@plt+0x2c16c>
  42d964:	cbz	w0, 42d9cc <ferror@plt+0x2a12c>
  42d968:	ldr	x0, [x19, #16]
  42d96c:	cbz	x0, 42db50 <ferror@plt+0x2a2b0>
  42d970:	ldr	x8, [x0]
  42d974:	str	x8, [x19, #16]
  42d978:	ldr	x26, [x0, #8]
  42d97c:	bl	403510 <free@plt>
  42d980:	str	x26, [x22, x28, lsl #3]
  42d984:	cbz	x26, 42d9cc <ferror@plt+0x2a12c>
  42d988:	mov	x0, x26
  42d98c:	bl	402fd0 <strlen@plt>
  42d990:	add	w8, w27, w0
  42d994:	add	x9, x28, #0x1
  42d998:	sub	x28, x28, #0x1
  42d99c:	cmp	x9, #0x1
  42d9a0:	add	w27, w8, #0x2
  42d9a4:	b.gt	42d958 <ferror@plt+0x2a0b8>
  42d9a8:	add	w8, w27, #0x5
  42d9ac:	cmp	w21, #0x0
  42d9b0:	csel	w8, w27, w8, eq  // eq = none
  42d9b4:	mov	w0, w8
  42d9b8:	bl	403290 <xmalloc@plt>
  42d9bc:	mov	x25, x0
  42d9c0:	cbnz	w23, 42da0c <ferror@plt+0x2a16c>
  42d9c4:	strb	wzr, [x25]
  42d9c8:	b	42da18 <ferror@plt+0x2a178>
  42d9cc:	mov	x0, x22
  42d9d0:	bl	403510 <free@plt>
  42d9d4:	mov	w0, wzr
  42d9d8:	b	42db34 <ferror@plt+0x2a294>
  42d9dc:	mov	x24, x22
  42d9e0:	mov	x0, x24
  42d9e4:	bl	402fd0 <strlen@plt>
  42d9e8:	add	w27, w0, #0xa
  42d9ec:	cmp	w20, #0x0
  42d9f0:	b.gt	42d93c <ferror@plt+0x2a09c>
  42d9f4:	mov	x22, xzr
  42d9f8:	add	w8, w27, #0xf
  42d9fc:	mov	w0, w8
  42da00:	bl	403290 <xmalloc@plt>
  42da04:	mov	x25, x0
  42da08:	cbz	w23, 42d9c4 <ferror@plt+0x2a124>
  42da0c:	mov	x0, x25
  42da10:	mov	x1, x24
  42da14:	bl	403620 <strcpy@plt>
  42da18:	mov	x0, x25
  42da1c:	bl	402fd0 <strlen@plt>
  42da20:	mov	w9, #0x3a3a                	// #14906
  42da24:	add	x8, x25, x0
  42da28:	movk	w9, #0x207c, lsl #16
  42da2c:	mov	w10, #0x28                  	// #40
  42da30:	str	w9, [x8]
  42da34:	strh	w10, [x8, #4]
  42da38:	tbnz	w20, #31, 42da98 <ferror@plt+0x2a1f8>
  42da3c:	cbz	w20, 42dac0 <ferror@plt+0x2a220>
  42da40:	ldr	x1, [x22]
  42da44:	mov	x0, x25
  42da48:	bl	403260 <strcat@plt>
  42da4c:	cmp	w20, #0x1
  42da50:	b.eq	42da8c <ferror@plt+0x2a1ec>  // b.none
  42da54:	mov	w8, w20
  42da58:	add	x23, x22, #0x8
  42da5c:	sub	x24, x8, #0x1
  42da60:	mov	w26, #0x202c                	// #8236
  42da64:	mov	x0, x25
  42da68:	bl	402fd0 <strlen@plt>
  42da6c:	add	x8, x25, x0
  42da70:	strh	w26, [x8]
  42da74:	strb	wzr, [x8, #2]
  42da78:	ldr	x1, [x23], #8
  42da7c:	mov	x0, x25
  42da80:	bl	403260 <strcat@plt>
  42da84:	subs	x24, x24, #0x1
  42da88:	b.ne	42da64 <ferror@plt+0x2a1c4>  // b.any
  42da8c:	mov	w8, #0x1                   	// #1
  42da90:	cbnz	w21, 42dac8 <ferror@plt+0x2a228>
  42da94:	b	42daf8 <ferror@plt+0x2a258>
  42da98:	mov	x0, x25
  42da9c:	bl	402fd0 <strlen@plt>
  42daa0:	adrp	x8, 44f000 <warn@@Base+0xee9c>
  42daa4:	add	x8, x8, #0xb91
  42daa8:	ldr	x9, [x8]
  42daac:	ldur	x8, [x8, #6]
  42dab0:	add	x10, x25, x0
  42dab4:	str	x9, [x10]
  42dab8:	stur	x8, [x10, #6]
  42dabc:	b	42db08 <ferror@plt+0x2a268>
  42dac0:	mov	w8, wzr
  42dac4:	cbz	w21, 42daf8 <ferror@plt+0x2a258>
  42dac8:	cbz	w8, 42dae4 <ferror@plt+0x2a244>
  42dacc:	mov	x0, x25
  42dad0:	bl	402fd0 <strlen@plt>
  42dad4:	add	x8, x25, x0
  42dad8:	mov	w9, #0x202c                	// #8236
  42dadc:	strh	w9, [x8]
  42dae0:	strb	wzr, [x8, #2]
  42dae4:	mov	x0, x25
  42dae8:	bl	402fd0 <strlen@plt>
  42daec:	mov	w8, #0x2e2e                	// #11822
  42daf0:	movk	w8, #0x2e, lsl #16
  42daf4:	str	w8, [x25, x0]
  42daf8:	cmp	w20, #0x1
  42dafc:	b.lt	42db08 <ferror@plt+0x2a268>  // b.tstop
  42db00:	mov	x0, x22
  42db04:	bl	403510 <free@plt>
  42db08:	mov	x0, x25
  42db0c:	bl	402fd0 <strlen@plt>
  42db10:	mov	w8, #0x29                  	// #41
  42db14:	strh	w8, [x25, x0]
  42db18:	mov	x0, x19
  42db1c:	mov	x1, x25
  42db20:	bl	42fa0c <ferror@plt+0x2c16c>
  42db24:	cbz	w0, 42db34 <ferror@plt+0x2a294>
  42db28:	mov	x0, x25
  42db2c:	bl	403510 <free@plt>
  42db30:	mov	w0, #0x1                   	// #1
  42db34:	ldp	x20, x19, [sp, #80]
  42db38:	ldp	x22, x21, [sp, #64]
  42db3c:	ldp	x24, x23, [sp, #48]
  42db40:	ldp	x26, x25, [sp, #32]
  42db44:	ldp	x28, x27, [sp, #16]
  42db48:	ldp	x29, x30, [sp], #96
  42db4c:	ret
  42db50:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42db54:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42db58:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42db5c:	add	x0, x0, #0x9ed
  42db60:	add	x1, x1, #0xa01
  42db64:	add	x3, x3, #0xb9f
  42db68:	mov	w2, #0x1e0                 	// #480
  42db6c:	bl	4037c0 <__assert_fail@plt>
  42db70:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42db74:	add	x1, x1, #0xc7c
  42db78:	b	42fa0c <ferror@plt+0x2c16c>
  42db7c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42db80:	add	x1, x1, #0xc84
  42db84:	b	42fa0c <ferror@plt+0x2c16c>
  42db88:	sub	sp, sp, #0x60
  42db8c:	stp	x22, x21, [sp, #64]
  42db90:	stp	x20, x19, [sp, #80]
  42db94:	mov	w21, w3
  42db98:	mov	x20, x1
  42db9c:	mov	x19, x0
  42dba0:	stp	x29, x30, [sp, #32]
  42dba4:	str	x23, [sp, #48]
  42dba8:	add	x29, sp, #0x20
  42dbac:	cbnz	x1, 42dbc4 <ferror@plt+0x2a324>
  42dbb0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42dbb4:	add	x1, x1, #0xc8f
  42dbb8:	add	x0, sp, #0xc
  42dbbc:	add	x20, sp, #0xc
  42dbc0:	bl	4030a0 <sprintf@plt>
  42dbc4:	mov	w0, #0x38                  	// #56
  42dbc8:	bl	403290 <xmalloc@plt>
  42dbcc:	movi	v0.2d, #0x0
  42dbd0:	mov	x22, x0
  42dbd4:	stp	q0, q0, [x0]
  42dbd8:	str	q0, [x0, #32]
  42dbdc:	str	xzr, [x0, #48]
  42dbe0:	mov	x0, x20
  42dbe4:	bl	4032c0 <xstrdup@plt>
  42dbe8:	mov	w8, #0x3                   	// #3
  42dbec:	str	w8, [x22, #16]
  42dbf0:	ldr	x8, [x19, #16]
  42dbf4:	adrp	x9, 44f000 <warn@@Base+0xee9c>
  42dbf8:	adrp	x10, 44f000 <warn@@Base+0xee9c>
  42dbfc:	add	x9, x9, #0xc98
  42dc00:	cmp	w21, #0x0
  42dc04:	add	x10, x10, #0xc9f
  42dc08:	csel	x9, x10, x9, eq  // eq = none
  42dc0c:	stp	x8, x0, [x22]
  42dc10:	str	x22, [x19, #16]
  42dc14:	stp	xzr, x9, [x22, #24]
  42dc18:	ldr	x0, [x19]
  42dc1c:	ldr	x3, [x19, #32]
  42dc20:	ldrb	w4, [x9]
  42dc24:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42dc28:	add	x1, x1, #0xca5
  42dc2c:	mov	x2, x20
  42dc30:	bl	403880 <fprintf@plt>
  42dc34:	ldr	x8, [x19, #16]
  42dc38:	str	wzr, [x8, #16]
  42dc3c:	ldr	w9, [x19, #8]
  42dc40:	cbz	w9, 42dcb0 <ferror@plt+0x2a410>
  42dc44:	cbz	x8, 42dc90 <ferror@plt+0x2a3f0>
  42dc48:	mov	w21, wzr
  42dc4c:	mov	w22, #0x20                  	// #32
  42dc50:	ldr	x20, [x8, #8]
  42dc54:	mov	x0, x20
  42dc58:	bl	402fd0 <strlen@plt>
  42dc5c:	and	x23, x0, #0xffffffff
  42dc60:	add	x1, x23, #0x2
  42dc64:	mov	x0, x20
  42dc68:	bl	4031e0 <xrealloc@plt>
  42dc6c:	ldr	x8, [x19, #16]
  42dc70:	add	w21, w21, #0x1
  42dc74:	str	x0, [x8, #8]
  42dc78:	strh	w22, [x0, x23]
  42dc7c:	ldr	w8, [x19, #8]
  42dc80:	cmp	w21, w8
  42dc84:	b.cs	42dcb0 <ferror@plt+0x2a410>  // b.hs, b.nlast
  42dc88:	ldr	x8, [x19, #16]
  42dc8c:	cbnz	x8, 42dc50 <ferror@plt+0x2a3b0>
  42dc90:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42dc94:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42dc98:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42dc9c:	add	x0, x0, #0x9ed
  42dca0:	add	x1, x1, #0xa01
  42dca4:	add	x3, x3, #0xab0
  42dca8:	mov	w2, #0x17e                 	// #382
  42dcac:	bl	4037c0 <__assert_fail@plt>
  42dcb0:	ldp	x20, x19, [sp, #80]
  42dcb4:	ldp	x22, x21, [sp, #64]
  42dcb8:	ldr	x23, [sp, #48]
  42dcbc:	ldp	x29, x30, [sp, #32]
  42dcc0:	mov	w0, #0x1                   	// #1
  42dcc4:	add	sp, sp, #0x60
  42dcc8:	ret
  42dccc:	stp	x29, x30, [sp, #-48]!
  42dcd0:	stp	x22, x21, [sp, #16]
  42dcd4:	stp	x20, x19, [sp, #32]
  42dcd8:	mov	x22, x0
  42dcdc:	ldr	x0, [x0, #16]
  42dce0:	mov	x29, sp
  42dce4:	cbz	x0, 42dd8c <ferror@plt+0x2a4ec>
  42dce8:	ldr	x8, [x0]
  42dcec:	mov	w20, w4
  42dcf0:	mov	x19, x1
  42dcf4:	str	x8, [x22, #16]
  42dcf8:	ldr	x21, [x0, #8]
  42dcfc:	bl	403510 <free@plt>
  42dd00:	cbz	x21, 42dd78 <ferror@plt+0x2a4d8>
  42dd04:	ldr	x8, [x22, #16]
  42dd08:	cbz	x8, 42ddac <ferror@plt+0x2a50c>
  42dd0c:	ldr	w9, [x8, #16]
  42dd10:	cmp	w9, w20
  42dd14:	b.eq	42dd24 <ferror@plt+0x2a484>  // b.none
  42dd18:	cmp	w9, #0x3
  42dd1c:	b.eq	42ddd0 <ferror@plt+0x2a530>  // b.none
  42dd20:	str	w20, [x8, #16]
  42dd24:	ldrb	w9, [x19]
  42dd28:	cbz	w9, 42dd64 <ferror@plt+0x2a4c4>
  42dd2c:	cmp	w20, #0x4
  42dd30:	b.cs	42ddcc <ferror@plt+0x2a52c>  // b.hs, b.nlast
  42dd34:	ldr	x6, [x8, #8]
  42dd38:	ldr	x5, [x8, #32]
  42dd3c:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  42dd40:	add	x8, x8, #0x880
  42dd44:	ldr	x3, [x22, #32]
  42dd48:	ldr	x0, [x22]
  42dd4c:	ldr	x7, [x8, w20, sxtw #3]
  42dd50:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42dd54:	add	x1, x1, #0xcb8
  42dd58:	mov	x2, x19
  42dd5c:	mov	x4, x21
  42dd60:	bl	403880 <fprintf@plt>
  42dd64:	mov	w0, #0x1                   	// #1
  42dd68:	ldp	x20, x19, [sp, #32]
  42dd6c:	ldp	x22, x21, [sp, #16]
  42dd70:	ldp	x29, x30, [sp], #48
  42dd74:	ret
  42dd78:	mov	w0, wzr
  42dd7c:	ldp	x20, x19, [sp, #32]
  42dd80:	ldp	x22, x21, [sp, #16]
  42dd84:	ldp	x29, x30, [sp], #48
  42dd88:	ret
  42dd8c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42dd90:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42dd94:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42dd98:	add	x0, x0, #0x9ed
  42dd9c:	add	x1, x1, #0xa01
  42dda0:	add	x3, x3, #0xb9f
  42dda4:	mov	w2, #0x1e0                 	// #480
  42dda8:	bl	4037c0 <__assert_fail@plt>
  42ddac:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42ddb0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42ddb4:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42ddb8:	add	x0, x0, #0x9ed
  42ddbc:	add	x1, x1, #0xa01
  42ddc0:	add	x3, x3, #0xce2
  42ddc4:	mov	w2, #0x80c                 	// #2060
  42ddc8:	bl	4037c0 <__assert_fail@plt>
  42ddcc:	bl	4033f0 <abort@plt>
  42ddd0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42ddd4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42ddd8:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42dddc:	add	x0, x0, #0xd2b
  42dde0:	add	x1, x1, #0xa01
  42dde4:	add	x3, x3, #0xce2
  42dde8:	mov	w2, #0x811                 	// #2065
  42ddec:	bl	4037c0 <__assert_fail@plt>
  42ddf0:	stp	x29, x30, [sp, #-16]!
  42ddf4:	ldr	x8, [x0, #16]
  42ddf8:	mov	x29, sp
  42ddfc:	cbz	x8, 42de0c <ferror@plt+0x2a56c>
  42de00:	mov	w0, #0x1                   	// #1
  42de04:	ldp	x29, x30, [sp], #16
  42de08:	ret
  42de0c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42de10:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42de14:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42de18:	add	x0, x0, #0xd7c
  42de1c:	add	x1, x1, #0xa01
  42de20:	add	x3, x3, #0xda4
  42de24:	mov	w2, #0x839                 	// #2105
  42de28:	bl	4037c0 <__assert_fail@plt>
  42de2c:	sub	sp, sp, #0x80
  42de30:	stp	x29, x30, [sp, #32]
  42de34:	stp	x28, x27, [sp, #48]
  42de38:	stp	x26, x25, [sp, #64]
  42de3c:	stp	x24, x23, [sp, #80]
  42de40:	stp	x22, x21, [sp, #96]
  42de44:	stp	x20, x19, [sp, #112]
  42de48:	ldr	w8, [x0, #8]
  42de4c:	mov	w21, w6
  42de50:	mov	w22, w5
  42de54:	mov	w23, w4
  42de58:	mov	w24, w3
  42de5c:	mov	w26, w2
  42de60:	mov	x25, x1
  42de64:	mov	x19, x0
  42de68:	mov	x20, xzr
  42de6c:	add	w8, w8, #0x2
  42de70:	add	x29, sp, #0x20
  42de74:	str	w8, [x0, #8]
  42de78:	cbz	w5, 42de9c <ferror@plt+0x2a5fc>
  42de7c:	cbnz	w21, 42de9c <ferror@plt+0x2a5fc>
  42de80:	ldr	x0, [x19, #16]
  42de84:	cbz	x0, 42e098 <ferror@plt+0x2a7f8>
  42de88:	ldr	x8, [x0]
  42de8c:	str	x8, [x19, #16]
  42de90:	ldr	x20, [x0, #8]
  42de94:	bl	403510 <free@plt>
  42de98:	cbz	x20, 42e054 <ferror@plt+0x2a7b4>
  42de9c:	mov	x27, x25
  42dea0:	cbnz	x25, 42debc <ferror@plt+0x2a61c>
  42dea4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42dea8:	add	x1, x1, #0xc8f
  42deac:	add	x0, sp, #0xc
  42deb0:	mov	w2, w26
  42deb4:	add	x27, sp, #0xc
  42deb8:	bl	4030a0 <sprintf@plt>
  42debc:	cmp	x25, #0x0
  42dec0:	mov	w0, #0x38                  	// #56
  42dec4:	cset	w28, ne  // ne = any
  42dec8:	bl	403290 <xmalloc@plt>
  42decc:	movi	v0.2d, #0x0
  42ded0:	mov	x26, x0
  42ded4:	stp	q0, q0, [x0]
  42ded8:	str	q0, [x0, #32]
  42dedc:	str	xzr, [x0, #48]
  42dee0:	mov	x0, x27
  42dee4:	bl	4032c0 <xstrdup@plt>
  42dee8:	mov	w8, #0x3                   	// #3
  42deec:	str	w8, [x26, #16]
  42def0:	adrp	x9, 44f000 <warn@@Base+0xee9c>
  42def4:	adrp	x10, 44f000 <warn@@Base+0xee9c>
  42def8:	ldr	x8, [x19, #16]
  42defc:	add	x9, x9, #0xdd1
  42df00:	cmp	w24, #0x0
  42df04:	add	x10, x10, #0xdcb
  42df08:	orr	w11, w22, w23
  42df0c:	csel	x9, x10, x9, eq  // eq = none
  42df10:	orr	w10, w11, w21
  42df14:	cmp	w10, #0x0
  42df18:	stp	x8, x0, [x26]
  42df1c:	cset	w8, ne  // ne = any
  42df20:	str	x26, [x19, #16]
  42df24:	stp	xzr, x9, [x26, #24]
  42df28:	str	xzr, [x26, #40]
  42df2c:	str	wzr, [x26, #48]
  42df30:	cbz	w22, 42e040 <ferror@plt+0x2a7a0>
  42df34:	orr	w8, w28, w8
  42df38:	cbz	w8, 42e040 <ferror@plt+0x2a7a0>
  42df3c:	cbz	x26, 42e078 <ferror@plt+0x2a7d8>
  42df40:	mov	x25, x0
  42df44:	bl	402fd0 <strlen@plt>
  42df48:	and	x22, x0, #0xffffffff
  42df4c:	add	x1, x22, #0x9
  42df50:	mov	x0, x25
  42df54:	bl	4031e0 <xrealloc@plt>
  42df58:	adrp	x9, 44f000 <warn@@Base+0xee9c>
  42df5c:	add	x9, x9, #0xdd7
  42df60:	ldr	x8, [x19, #16]
  42df64:	ldr	x9, [x9]
  42df68:	add	x10, x0, x22
  42df6c:	str	x0, [x8, #8]
  42df70:	strb	wzr, [x10, #8]
  42df74:	str	x9, [x10]
  42df78:	cbz	w21, 42dfc4 <ferror@plt+0x2a724>
  42df7c:	ldr	x8, [x19, #16]
  42df80:	cbz	x8, 42e078 <ferror@plt+0x2a7d8>
  42df84:	ldr	x20, [x8, #8]
  42df88:	mov	x0, x20
  42df8c:	bl	402fd0 <strlen@plt>
  42df90:	and	x21, x0, #0xffffffff
  42df94:	add	x1, x21, #0x6
  42df98:	mov	x0, x20
  42df9c:	bl	4031e0 <xrealloc@plt>
  42dfa0:	ldr	x8, [x19, #16]
  42dfa4:	mov	w11, #0x6573                	// #25971
  42dfa8:	add	x9, x0, x21
  42dfac:	mov	w10, #0x20                  	// #32
  42dfb0:	movk	w11, #0x666c, lsl #16
  42dfb4:	str	x0, [x8, #8]
  42dfb8:	strh	w10, [x9, #4]
  42dfbc:	str	w11, [x9]
  42dfc0:	b	42e040 <ferror@plt+0x2a7a0>
  42dfc4:	cbz	x20, 42e054 <ferror@plt+0x2a7b4>
  42dfc8:	ldr	x8, [x19, #16]
  42dfcc:	cbz	x8, 42e078 <ferror@plt+0x2a7d8>
  42dfd0:	ldr	x21, [x8, #8]
  42dfd4:	mov	x0, x21
  42dfd8:	bl	402fd0 <strlen@plt>
  42dfdc:	and	x22, x0, #0xffffffff
  42dfe0:	mov	x0, x20
  42dfe4:	bl	402fd0 <strlen@plt>
  42dfe8:	add	x8, x0, x22
  42dfec:	add	x1, x8, #0x1
  42dff0:	mov	x0, x21
  42dff4:	bl	4031e0 <xrealloc@plt>
  42dff8:	ldr	x8, [x19, #16]
  42dffc:	mov	x1, x20
  42e000:	str	x0, [x8, #8]
  42e004:	add	x0, x0, x22
  42e008:	bl	403620 <strcpy@plt>
  42e00c:	ldr	x8, [x19, #16]
  42e010:	cbz	x8, 42e078 <ferror@plt+0x2a7d8>
  42e014:	ldr	x20, [x8, #8]
  42e018:	mov	x0, x20
  42e01c:	bl	402fd0 <strlen@plt>
  42e020:	and	x21, x0, #0xffffffff
  42e024:	add	x1, x21, #0x2
  42e028:	mov	x0, x20
  42e02c:	bl	4031e0 <xrealloc@plt>
  42e030:	ldr	x8, [x19, #16]
  42e034:	mov	w9, #0x20                  	// #32
  42e038:	str	x0, [x8, #8]
  42e03c:	strh	w9, [x0, x21]
  42e040:	ldr	x8, [x19, #16]
  42e044:	mov	w9, #0x2                   	// #2
  42e048:	mov	w0, #0x1                   	// #1
  42e04c:	str	w9, [x8, #16]
  42e050:	b	42e058 <ferror@plt+0x2a7b8>
  42e054:	mov	w0, wzr
  42e058:	ldp	x20, x19, [sp, #112]
  42e05c:	ldp	x22, x21, [sp, #96]
  42e060:	ldp	x24, x23, [sp, #80]
  42e064:	ldp	x26, x25, [sp, #64]
  42e068:	ldp	x28, x27, [sp, #48]
  42e06c:	ldp	x29, x30, [sp, #32]
  42e070:	add	sp, sp, #0x80
  42e074:	ret
  42e078:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e07c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e080:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e084:	add	x0, x0, #0x9ed
  42e088:	add	x1, x1, #0xa01
  42e08c:	add	x3, x3, #0xab0
  42e090:	mov	w2, #0x17e                 	// #382
  42e094:	bl	4037c0 <__assert_fail@plt>
  42e098:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e09c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e0a0:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e0a4:	add	x0, x0, #0x9ed
  42e0a8:	add	x1, x1, #0xa01
  42e0ac:	add	x3, x3, #0xb9f
  42e0b0:	mov	w2, #0x1e0                 	// #480
  42e0b4:	bl	4037c0 <__assert_fail@plt>
  42e0b8:	stp	x29, x30, [sp, #-64]!
  42e0bc:	stp	x22, x21, [sp, #32]
  42e0c0:	mov	x22, x0
  42e0c4:	mov	x0, x1
  42e0c8:	str	x23, [sp, #16]
  42e0cc:	stp	x20, x19, [sp, #48]
  42e0d0:	mov	x29, sp
  42e0d4:	mov	w21, w3
  42e0d8:	mov	x20, x1
  42e0dc:	bl	402fd0 <strlen@plt>
  42e0e0:	ldr	x8, [x22, #16]
  42e0e4:	mov	x19, x0
  42e0e8:	ldr	x8, [x8]
  42e0ec:	ldr	x8, [x8, #8]
  42e0f0:	mov	x0, x8
  42e0f4:	bl	402fd0 <strlen@plt>
  42e0f8:	add	w8, w0, w19
  42e0fc:	add	w8, w8, #0x3
  42e100:	sxtw	x0, w8
  42e104:	bl	403290 <xmalloc@plt>
  42e108:	cbz	x0, 42e1dc <ferror@plt+0x2a93c>
  42e10c:	ldr	x8, [x22, #16]
  42e110:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e114:	add	x1, x1, #0xde6
  42e118:	mov	x3, x20
  42e11c:	ldr	x8, [x8]
  42e120:	mov	x19, x0
  42e124:	ldr	x2, [x8, #8]
  42e128:	bl	4030a0 <sprintf@plt>
  42e12c:	mov	x0, x22
  42e130:	mov	x1, x19
  42e134:	bl	42fa0c <ferror@plt+0x2c16c>
  42e138:	cbz	w0, 42e1cc <ferror@plt+0x2a92c>
  42e13c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e140:	add	x1, x1, #0xded
  42e144:	mov	x0, x22
  42e148:	bl	42f61c <ferror@plt+0x2bd7c>
  42e14c:	ldr	x0, [x22, #16]
  42e150:	cbz	x0, 42e1f8 <ferror@plt+0x2a958>
  42e154:	ldr	x8, [x0]
  42e158:	str	x8, [x22, #16]
  42e15c:	ldr	x23, [x0, #8]
  42e160:	bl	403510 <free@plt>
  42e164:	cbz	x23, 42e1cc <ferror@plt+0x2a92c>
  42e168:	ldr	x8, [x22, #16]
  42e16c:	cbz	x8, 42e218 <ferror@plt+0x2a978>
  42e170:	ldr	w9, [x8, #16]
  42e174:	cmp	w9, w21
  42e178:	b.eq	42e188 <ferror@plt+0x2a8e8>  // b.none
  42e17c:	cmp	w9, #0x3
  42e180:	b.eq	42e23c <ferror@plt+0x2a99c>  // b.none
  42e184:	str	w21, [x8, #16]
  42e188:	cmp	w21, #0x4
  42e18c:	b.cs	42e238 <ferror@plt+0x2a998>  // b.hs, b.nlast
  42e190:	ldr	x5, [x8, #8]
  42e194:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  42e198:	add	x8, x8, #0x880
  42e19c:	ldr	x3, [x22, #32]
  42e1a0:	ldr	x0, [x22]
  42e1a4:	ldr	x6, [x8, w21, sxtw #3]
  42e1a8:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e1ac:	add	x1, x1, #0xdf5
  42e1b0:	mov	x2, x20
  42e1b4:	mov	x4, x23
  42e1b8:	bl	403880 <fprintf@plt>
  42e1bc:	mov	x0, x23
  42e1c0:	bl	403510 <free@plt>
  42e1c4:	mov	w20, #0x1                   	// #1
  42e1c8:	b	42e1d0 <ferror@plt+0x2a930>
  42e1cc:	mov	w20, wzr
  42e1d0:	mov	x0, x19
  42e1d4:	bl	403510 <free@plt>
  42e1d8:	b	42e1e0 <ferror@plt+0x2a940>
  42e1dc:	mov	w20, wzr
  42e1e0:	mov	w0, w20
  42e1e4:	ldp	x20, x19, [sp, #48]
  42e1e8:	ldp	x22, x21, [sp, #32]
  42e1ec:	ldr	x23, [sp, #16]
  42e1f0:	ldp	x29, x30, [sp], #64
  42e1f4:	ret
  42e1f8:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e1fc:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e200:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e204:	add	x0, x0, #0x9ed
  42e208:	add	x1, x1, #0xa01
  42e20c:	add	x3, x3, #0xb9f
  42e210:	mov	w2, #0x1e0                 	// #480
  42e214:	bl	4037c0 <__assert_fail@plt>
  42e218:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e21c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e220:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e224:	add	x0, x0, #0x9ed
  42e228:	add	x1, x1, #0xa01
  42e22c:	add	x3, x3, #0xce2
  42e230:	mov	w2, #0x80c                 	// #2060
  42e234:	bl	4037c0 <__assert_fail@plt>
  42e238:	bl	4033f0 <abort@plt>
  42e23c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e240:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e244:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e248:	add	x0, x0, #0xd2b
  42e24c:	add	x1, x1, #0xa01
  42e250:	add	x3, x3, #0xce2
  42e254:	mov	w2, #0x811                 	// #2065
  42e258:	bl	4037c0 <__assert_fail@plt>
  42e25c:	stp	x29, x30, [sp, #-64]!
  42e260:	stp	x22, x21, [sp, #32]
  42e264:	stp	x20, x19, [sp, #48]
  42e268:	mov	x19, x0
  42e26c:	ldr	x0, [x0, #16]
  42e270:	str	x23, [sp, #16]
  42e274:	mov	x29, sp
  42e278:	cbz	x0, 42e428 <ferror@plt+0x2ab88>
  42e27c:	ldr	x8, [x0]
  42e280:	cbz	x8, 42e428 <ferror@plt+0x2ab88>
  42e284:	str	x8, [x19, #16]
  42e288:	ldr	x22, [x0, #8]
  42e28c:	mov	w20, w3
  42e290:	mov	w21, w2
  42e294:	bl	403510 <free@plt>
  42e298:	cbz	x22, 42e378 <ferror@plt+0x2aad8>
  42e29c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e2a0:	add	x1, x1, #0xc6f
  42e2a4:	mov	w2, #0x6                   	// #6
  42e2a8:	mov	x0, x22
  42e2ac:	bl	403210 <strncmp@plt>
  42e2b0:	add	x8, x22, #0x6
  42e2b4:	cmp	w0, #0x0
  42e2b8:	mov	w0, #0x38                  	// #56
  42e2bc:	csel	x22, x8, x22, eq  // eq = none
  42e2c0:	bl	403290 <xmalloc@plt>
  42e2c4:	movi	v0.2d, #0x0
  42e2c8:	mov	x23, x0
  42e2cc:	stp	q0, q0, [x0]
  42e2d0:	str	q0, [x0, #32]
  42e2d4:	str	xzr, [x0, #48]
  42e2d8:	mov	x0, x22
  42e2dc:	bl	4032c0 <xstrdup@plt>
  42e2e0:	mov	w8, #0x3                   	// #3
  42e2e4:	str	xzr, [x23, #24]
  42e2e8:	str	w8, [x23, #16]
  42e2ec:	ldr	x8, [x19, #16]
  42e2f0:	stp	x8, x0, [x23]
  42e2f4:	str	x23, [x19, #16]
  42e2f8:	cbz	w21, 42e30c <ferror@plt+0x2aa6c>
  42e2fc:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e300:	add	x1, x1, #0xea7
  42e304:	mov	x0, x19
  42e308:	bl	42f61c <ferror@plt+0x2bd7c>
  42e30c:	cmp	w20, #0x2
  42e310:	b.hi	42e324 <ferror@plt+0x2aa84>  // b.pmore
  42e314:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  42e318:	add	x8, x8, #0x840
  42e31c:	ldr	x1, [x8, w20, sxtw #3]
  42e320:	b	42e32c <ferror@plt+0x2aa8c>
  42e324:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e328:	add	x1, x1, #0xecc
  42e32c:	mov	x0, x19
  42e330:	bl	42f61c <ferror@plt+0x2bd7c>
  42e334:	ldr	x0, [x19, #16]
  42e338:	cbz	x0, 42e448 <ferror@plt+0x2aba8>
  42e33c:	ldr	x8, [x0]
  42e340:	str	x8, [x19, #16]
  42e344:	ldr	x20, [x0, #8]
  42e348:	bl	403510 <free@plt>
  42e34c:	cbz	x20, 42e378 <ferror@plt+0x2aad8>
  42e350:	ldr	x8, [x19, #16]
  42e354:	ldr	w9, [x8, #48]
  42e358:	cbz	w9, 42e3ac <ferror@plt+0x2ab0c>
  42e35c:	cbz	x8, 42e468 <ferror@plt+0x2abc8>
  42e360:	ldr	x21, [x8, #40]
  42e364:	cbz	x21, 42e380 <ferror@plt+0x2aae0>
  42e368:	mov	x0, x21
  42e36c:	bl	402fd0 <strlen@plt>
  42e370:	and	x22, x0, #0xffffffff
  42e374:	b	42e384 <ferror@plt+0x2aae4>
  42e378:	mov	w0, wzr
  42e37c:	b	42e414 <ferror@plt+0x2ab74>
  42e380:	mov	x22, xzr
  42e384:	add	x1, x22, #0x3
  42e388:	mov	x0, x21
  42e38c:	bl	4031e0 <xrealloc@plt>
  42e390:	ldr	x8, [x19, #16]
  42e394:	add	x9, x0, x22
  42e398:	mov	w10, #0x202c                	// #8236
  42e39c:	str	x0, [x8, #40]
  42e3a0:	strb	wzr, [x9, #2]
  42e3a4:	strh	w10, [x9]
  42e3a8:	ldr	x8, [x19, #16]
  42e3ac:	cbz	x8, 42e468 <ferror@plt+0x2abc8>
  42e3b0:	ldr	x21, [x8, #40]
  42e3b4:	cbz	x21, 42e3c8 <ferror@plt+0x2ab28>
  42e3b8:	mov	x0, x21
  42e3bc:	bl	402fd0 <strlen@plt>
  42e3c0:	and	x22, x0, #0xffffffff
  42e3c4:	b	42e3cc <ferror@plt+0x2ab2c>
  42e3c8:	mov	x22, xzr
  42e3cc:	mov	x0, x20
  42e3d0:	bl	402fd0 <strlen@plt>
  42e3d4:	add	x8, x22, x0
  42e3d8:	add	x1, x8, #0x1
  42e3dc:	mov	x0, x21
  42e3e0:	bl	4031e0 <xrealloc@plt>
  42e3e4:	ldr	x8, [x19, #16]
  42e3e8:	mov	x1, x20
  42e3ec:	str	x0, [x8, #40]
  42e3f0:	add	x0, x0, x22
  42e3f4:	bl	403620 <strcpy@plt>
  42e3f8:	ldr	x8, [x19, #16]
  42e3fc:	mov	x0, x20
  42e400:	ldr	w9, [x8, #48]
  42e404:	add	w9, w9, #0x1
  42e408:	str	w9, [x8, #48]
  42e40c:	bl	403510 <free@plt>
  42e410:	mov	w0, #0x1                   	// #1
  42e414:	ldp	x20, x19, [sp, #48]
  42e418:	ldp	x22, x21, [sp, #32]
  42e41c:	ldr	x23, [sp, #16]
  42e420:	ldp	x29, x30, [sp], #64
  42e424:	ret
  42e428:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e42c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e430:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e434:	add	x0, x0, #0xe22
  42e438:	add	x1, x1, #0xa01
  42e43c:	add	x3, x3, #0xe53
  42e440:	mov	w2, #0x8bb                 	// #2235
  42e444:	bl	4037c0 <__assert_fail@plt>
  42e448:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e44c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e450:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e454:	add	x0, x0, #0x9ed
  42e458:	add	x1, x1, #0xa01
  42e45c:	add	x3, x3, #0xb9f
  42e460:	mov	w2, #0x1e0                 	// #480
  42e464:	bl	4037c0 <__assert_fail@plt>
  42e468:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e46c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e470:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e474:	add	x0, x0, #0x9ed
  42e478:	add	x1, x1, #0xa01
  42e47c:	add	x3, x3, #0xee6
  42e480:	mov	w2, #0x192                 	// #402
  42e484:	bl	4037c0 <__assert_fail@plt>
  42e488:	stp	x29, x30, [sp, #-16]!
  42e48c:	ldr	x8, [x0, #16]
  42e490:	mov	x29, sp
  42e494:	cbz	x8, 42e4a8 <ferror@plt+0x2ac08>
  42e498:	mov	w0, #0x1                   	// #1
  42e49c:	str	x1, [x8, #24]
  42e4a0:	ldp	x29, x30, [sp], #16
  42e4a4:	ret
  42e4a8:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e4ac:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e4b0:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e4b4:	add	x0, x0, #0x9ed
  42e4b8:	add	x1, x1, #0xa01
  42e4bc:	add	x3, x3, #0xf22
  42e4c0:	mov	w2, #0x59a                 	// #1434
  42e4c4:	bl	4037c0 <__assert_fail@plt>
  42e4c8:	stp	x29, x30, [sp, #-64]!
  42e4cc:	stp	x24, x23, [sp, #16]
  42e4d0:	stp	x22, x21, [sp, #32]
  42e4d4:	stp	x20, x19, [sp, #48]
  42e4d8:	ldr	x8, [x0, #16]
  42e4dc:	mov	x29, sp
  42e4e0:	cbz	x8, 42e680 <ferror@plt+0x2ade0>
  42e4e4:	ldr	x9, [x8]
  42e4e8:	cbz	x9, 42e6a0 <ferror@plt+0x2ae00>
  42e4ec:	mov	w21, w6
  42e4f0:	mov	w22, w3
  42e4f4:	mov	x19, x0
  42e4f8:	mov	w20, w2
  42e4fc:	cbz	w4, 42e540 <ferror@plt+0x2aca0>
  42e500:	ldr	x23, [x8, #8]
  42e504:	mov	x0, x23
  42e508:	bl	402fd0 <strlen@plt>
  42e50c:	and	x24, x0, #0xffffffff
  42e510:	add	x1, x24, #0xa
  42e514:	mov	x0, x23
  42e518:	bl	4031e0 <xrealloc@plt>
  42e51c:	adrp	x10, 44f000 <warn@@Base+0xee9c>
  42e520:	add	x10, x10, #0xfdb
  42e524:	ldr	x8, [x19, #16]
  42e528:	ldr	x10, [x10]
  42e52c:	add	x9, x0, x24
  42e530:	mov	w11, #0x65                  	// #101
  42e534:	str	x0, [x8, #8]
  42e538:	strh	w11, [x9, #8]
  42e53c:	str	x10, [x9]
  42e540:	cbz	w22, 42e58c <ferror@plt+0x2acec>
  42e544:	ldr	x8, [x19, #16]
  42e548:	cbz	x8, 42e6e0 <ferror@plt+0x2ae40>
  42e54c:	ldr	x22, [x8, #8]
  42e550:	mov	x0, x22
  42e554:	bl	402fd0 <strlen@plt>
  42e558:	and	x23, x0, #0xffffffff
  42e55c:	add	x1, x23, #0x7
  42e560:	mov	x0, x22
  42e564:	bl	4031e0 <xrealloc@plt>
  42e568:	ldr	x8, [x19, #16]
  42e56c:	mov	w10, #0x736e                	// #29550
  42e570:	mov	w11, #0x6320                	// #25376
  42e574:	add	x9, x0, x23
  42e578:	movk	w10, #0x74, lsl #16
  42e57c:	movk	w11, #0x6e6f, lsl #16
  42e580:	str	x0, [x8, #8]
  42e584:	stur	w10, [x9, #3]
  42e588:	str	w11, [x9]
  42e58c:	ldr	x8, [x19, #16]
  42e590:	ldr	x8, [x8]
  42e594:	cbz	w21, 42e59c <ferror@plt+0x2acfc>
  42e598:	ldr	x8, [x8]
  42e59c:	ldr	x0, [x8, #24]
  42e5a0:	bl	403360 <strdup@plt>
  42e5a4:	mov	x22, x0
  42e5a8:	mov	x0, x19
  42e5ac:	mov	x1, x22
  42e5b0:	bl	42fa0c <ferror@plt+0x2c16c>
  42e5b4:	cbz	w0, 42e5fc <ferror@plt+0x2ad5c>
  42e5b8:	ldr	x0, [x19, #16]
  42e5bc:	cbz	x0, 42e6c0 <ferror@plt+0x2ae20>
  42e5c0:	ldr	x8, [x0]
  42e5c4:	str	x8, [x19, #16]
  42e5c8:	ldr	x23, [x0, #8]
  42e5cc:	bl	403510 <free@plt>
  42e5d0:	cbz	x23, 42e5fc <ferror@plt+0x2ad5c>
  42e5d4:	cbz	w21, 42e608 <ferror@plt+0x2ad68>
  42e5d8:	ldr	x0, [x19, #16]
  42e5dc:	cbz	x0, 42e6c0 <ferror@plt+0x2ae20>
  42e5e0:	ldr	x8, [x0]
  42e5e4:	str	x8, [x19, #16]
  42e5e8:	ldr	x21, [x0, #8]
  42e5ec:	bl	403510 <free@plt>
  42e5f0:	cbnz	x21, 42e60c <ferror@plt+0x2ad6c>
  42e5f4:	mov	x0, x23
  42e5f8:	bl	403510 <free@plt>
  42e5fc:	mov	w19, wzr
  42e600:	mov	x21, x22
  42e604:	b	42e660 <ferror@plt+0x2adc0>
  42e608:	mov	x21, xzr
  42e60c:	ldr	x8, [x19, #16]
  42e610:	cbz	x8, 42e700 <ferror@plt+0x2ae60>
  42e614:	ldr	w9, [x8, #16]
  42e618:	cmp	w9, w20
  42e61c:	b.eq	42e62c <ferror@plt+0x2ad8c>  // b.none
  42e620:	cmp	w9, #0x3
  42e624:	b.eq	42e720 <ferror@plt+0x2ae80>  // b.none
  42e628:	str	w20, [x8, #16]
  42e62c:	ldr	x0, [x19]
  42e630:	ldr	x3, [x19, #32]
  42e634:	ldr	x5, [x8, #8]
  42e638:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e63c:	add	x1, x1, #0xfec
  42e640:	mov	x2, x22
  42e644:	mov	x4, x23
  42e648:	bl	403880 <fprintf@plt>
  42e64c:	mov	x0, x23
  42e650:	bl	403510 <free@plt>
  42e654:	mov	x0, x22
  42e658:	bl	403510 <free@plt>
  42e65c:	mov	w19, #0x1                   	// #1
  42e660:	mov	x0, x21
  42e664:	bl	403510 <free@plt>
  42e668:	mov	w0, w19
  42e66c:	ldp	x20, x19, [sp, #48]
  42e670:	ldp	x22, x21, [sp, #32]
  42e674:	ldp	x24, x23, [sp, #16]
  42e678:	ldp	x29, x30, [sp], #64
  42e67c:	ret
  42e680:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e684:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e688:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e68c:	add	x0, x0, #0x9ed
  42e690:	add	x1, x1, #0xa01
  42e694:	add	x3, x3, #0xf5a
  42e698:	mov	w2, #0x900                 	// #2304
  42e69c:	bl	4037c0 <__assert_fail@plt>
  42e6a0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e6a4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e6a8:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e6ac:	add	x0, x0, #0xe39
  42e6b0:	add	x1, x1, #0xa01
  42e6b4:	add	x3, x3, #0xf5a
  42e6b8:	mov	w2, #0x901                 	// #2305
  42e6bc:	bl	4037c0 <__assert_fail@plt>
  42e6c0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e6c4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e6c8:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e6cc:	add	x0, x0, #0x9ed
  42e6d0:	add	x1, x1, #0xa01
  42e6d4:	add	x3, x3, #0xb9f
  42e6d8:	mov	w2, #0x1e0                 	// #480
  42e6dc:	bl	4037c0 <__assert_fail@plt>
  42e6e0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e6e4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e6e8:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e6ec:	add	x0, x0, #0x9ed
  42e6f0:	add	x1, x1, #0xa01
  42e6f4:	add	x3, x3, #0xab0
  42e6f8:	mov	w2, #0x17e                 	// #382
  42e6fc:	bl	4037c0 <__assert_fail@plt>
  42e700:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e704:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e708:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e70c:	add	x0, x0, #0x9ed
  42e710:	add	x1, x1, #0xa01
  42e714:	add	x3, x3, #0xce2
  42e718:	mov	w2, #0x80c                 	// #2060
  42e71c:	bl	4037c0 <__assert_fail@plt>
  42e720:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e724:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e728:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e72c:	add	x0, x0, #0xd2b
  42e730:	add	x1, x1, #0xa01
  42e734:	add	x3, x3, #0xce2
  42e738:	mov	w2, #0x811                 	// #2065
  42e73c:	bl	4037c0 <__assert_fail@plt>
  42e740:	stp	x29, x30, [sp, #-64]!
  42e744:	stp	x22, x21, [sp, #32]
  42e748:	stp	x20, x19, [sp, #48]
  42e74c:	ldr	x8, [x0, #16]
  42e750:	str	x23, [sp, #16]
  42e754:	mov	x29, sp
  42e758:	cbz	x8, 42e8e8 <ferror@plt+0x2b048>
  42e75c:	ldr	x9, [x8]
  42e760:	cbz	x9, 42e908 <ferror@plt+0x2b068>
  42e764:	ldr	x9, [x9, #24]
  42e768:	cbz	x9, 42e928 <ferror@plt+0x2b088>
  42e76c:	mov	w21, w3
  42e770:	mov	x20, x0
  42e774:	mov	w19, w2
  42e778:	cbz	w4, 42e7bc <ferror@plt+0x2af1c>
  42e77c:	ldr	x22, [x8, #8]
  42e780:	mov	x0, x22
  42e784:	bl	402fd0 <strlen@plt>
  42e788:	and	x23, x0, #0xffffffff
  42e78c:	add	x1, x23, #0xa
  42e790:	mov	x0, x22
  42e794:	bl	4031e0 <xrealloc@plt>
  42e798:	adrp	x10, 44f000 <warn@@Base+0xee9c>
  42e79c:	add	x10, x10, #0xfdb
  42e7a0:	ldr	x8, [x20, #16]
  42e7a4:	ldr	x10, [x10]
  42e7a8:	add	x9, x0, x23
  42e7ac:	mov	w11, #0x65                  	// #101
  42e7b0:	str	x0, [x8, #8]
  42e7b4:	strh	w11, [x9, #8]
  42e7b8:	str	x10, [x9]
  42e7bc:	cbz	w21, 42e808 <ferror@plt+0x2af68>
  42e7c0:	ldr	x8, [x20, #16]
  42e7c4:	cbz	x8, 42e948 <ferror@plt+0x2b0a8>
  42e7c8:	ldr	x21, [x8, #8]
  42e7cc:	mov	x0, x21
  42e7d0:	bl	402fd0 <strlen@plt>
  42e7d4:	and	x22, x0, #0xffffffff
  42e7d8:	add	x1, x22, #0x7
  42e7dc:	mov	x0, x21
  42e7e0:	bl	4031e0 <xrealloc@plt>
  42e7e4:	ldr	x8, [x20, #16]
  42e7e8:	mov	w10, #0x736e                	// #29550
  42e7ec:	mov	w11, #0x6320                	// #25376
  42e7f0:	add	x9, x0, x22
  42e7f4:	movk	w10, #0x74, lsl #16
  42e7f8:	movk	w11, #0x6e6f, lsl #16
  42e7fc:	str	x0, [x8, #8]
  42e800:	stur	w10, [x9, #3]
  42e804:	str	w11, [x9]
  42e808:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e80c:	add	x1, x1, #0xded
  42e810:	mov	x0, x20
  42e814:	bl	42f61c <ferror@plt+0x2bd7c>
  42e818:	ldr	x8, [x20, #16]
  42e81c:	ldr	x8, [x8]
  42e820:	ldr	x0, [x8, #24]
  42e824:	bl	403360 <strdup@plt>
  42e828:	ldr	x8, [x20, #16]
  42e82c:	mov	x21, x0
  42e830:	mov	x0, x20
  42e834:	ldr	x8, [x8]
  42e838:	ldr	x1, [x8, #24]
  42e83c:	bl	42fa0c <ferror@plt+0x2c16c>
  42e840:	cbz	w0, 42e8c4 <ferror@plt+0x2b024>
  42e844:	ldr	x0, [x20, #16]
  42e848:	cbz	x0, 42e968 <ferror@plt+0x2b0c8>
  42e84c:	ldr	x8, [x0]
  42e850:	str	x8, [x20, #16]
  42e854:	ldr	x22, [x0, #8]
  42e858:	bl	403510 <free@plt>
  42e85c:	cbz	x22, 42e8c4 <ferror@plt+0x2b024>
  42e860:	ldr	x8, [x20, #16]
  42e864:	cbz	x8, 42e988 <ferror@plt+0x2b0e8>
  42e868:	ldr	w9, [x8, #16]
  42e86c:	cmp	w9, w19
  42e870:	b.eq	42e880 <ferror@plt+0x2afe0>  // b.none
  42e874:	cmp	w9, #0x3
  42e878:	b.eq	42e9ac <ferror@plt+0x2b10c>  // b.none
  42e87c:	str	w19, [x8, #16]
  42e880:	cmp	w19, #0x4
  42e884:	b.cs	42e9a8 <ferror@plt+0x2b108>  // b.hs, b.nlast
  42e888:	ldr	x5, [x8, #8]
  42e88c:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  42e890:	add	x8, x8, #0x880
  42e894:	ldr	x3, [x20, #32]
  42e898:	ldr	x0, [x20]
  42e89c:	ldr	x6, [x8, w19, sxtw #3]
  42e8a0:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42e8a4:	add	x1, x1, #0xa3
  42e8a8:	mov	x2, x21
  42e8ac:	mov	x4, x22
  42e8b0:	bl	403880 <fprintf@plt>
  42e8b4:	mov	x0, x22
  42e8b8:	bl	403510 <free@plt>
  42e8bc:	mov	w19, #0x1                   	// #1
  42e8c0:	b	42e8c8 <ferror@plt+0x2b028>
  42e8c4:	mov	w19, wzr
  42e8c8:	mov	x0, x21
  42e8cc:	bl	403510 <free@plt>
  42e8d0:	mov	w0, w19
  42e8d4:	ldp	x20, x19, [sp, #48]
  42e8d8:	ldp	x22, x21, [sp, #32]
  42e8dc:	ldr	x23, [sp, #16]
  42e8e0:	ldp	x29, x30, [sp], #64
  42e8e4:	ret
  42e8e8:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e8ec:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e8f0:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42e8f4:	add	x0, x0, #0x9ed
  42e8f8:	add	x1, x1, #0xa01
  42e8fc:	add	x3, x3, #0xf
  42e900:	mov	w2, #0x94d                 	// #2381
  42e904:	bl	4037c0 <__assert_fail@plt>
  42e908:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e90c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e910:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42e914:	add	x0, x0, #0xe39
  42e918:	add	x1, x1, #0xa01
  42e91c:	add	x3, x3, #0xf
  42e920:	mov	w2, #0x94e                 	// #2382
  42e924:	bl	4037c0 <__assert_fail@plt>
  42e928:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  42e92c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e930:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42e934:	add	x0, x0, #0x81
  42e938:	add	x1, x1, #0xa01
  42e93c:	add	x3, x3, #0xf
  42e940:	mov	w2, #0x94f                 	// #2383
  42e944:	bl	4037c0 <__assert_fail@plt>
  42e948:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e94c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e950:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e954:	add	x0, x0, #0x9ed
  42e958:	add	x1, x1, #0xa01
  42e95c:	add	x3, x3, #0xab0
  42e960:	mov	w2, #0x17e                 	// #382
  42e964:	bl	4037c0 <__assert_fail@plt>
  42e968:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e96c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e970:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e974:	add	x0, x0, #0x9ed
  42e978:	add	x1, x1, #0xa01
  42e97c:	add	x3, x3, #0xb9f
  42e980:	mov	w2, #0x1e0                 	// #480
  42e984:	bl	4037c0 <__assert_fail@plt>
  42e988:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e98c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e990:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e994:	add	x0, x0, #0x9ed
  42e998:	add	x1, x1, #0xa01
  42e99c:	add	x3, x3, #0xce2
  42e9a0:	mov	w2, #0x80c                 	// #2060
  42e9a4:	bl	4037c0 <__assert_fail@plt>
  42e9a8:	bl	4033f0 <abort@plt>
  42e9ac:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42e9b0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42e9b4:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42e9b8:	add	x0, x0, #0xd2b
  42e9bc:	add	x1, x1, #0xa01
  42e9c0:	add	x3, x3, #0xce2
  42e9c4:	mov	w2, #0x811                 	// #2065
  42e9c8:	bl	4037c0 <__assert_fail@plt>
  42e9cc:	ldr	x8, [x0, #16]
  42e9d0:	mov	w0, #0x1                   	// #1
  42e9d4:	str	xzr, [x8, #24]
  42e9d8:	ret
  42e9dc:	stp	x29, x30, [sp, #-32]!
  42e9e0:	ldr	x8, [x0, #16]
  42e9e4:	str	x19, [sp, #16]
  42e9e8:	mov	x19, x0
  42e9ec:	ldr	x0, [x0]
  42e9f0:	ldr	x3, [x19, #32]
  42e9f4:	ldr	x2, [x8, #8]
  42e9f8:	ldr	x4, [x8, #32]
  42e9fc:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42ea00:	add	x1, x1, #0xd0
  42ea04:	mov	x29, sp
  42ea08:	bl	403880 <fprintf@plt>
  42ea0c:	ldr	x8, [x19, #16]
  42ea10:	ldr	w9, [x8, #48]
  42ea14:	cbz	w9, 42ea38 <ferror@plt+0x2b198>
  42ea18:	ldr	x0, [x19]
  42ea1c:	ldr	x2, [x8, #40]
  42ea20:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42ea24:	add	x1, x1, #0xe9
  42ea28:	bl	403880 <fprintf@plt>
  42ea2c:	ldr	x8, [x19, #16]
  42ea30:	ldr	x0, [x8, #40]
  42ea34:	bl	403510 <free@plt>
  42ea38:	ldr	x1, [x19]
  42ea3c:	mov	w0, #0xa                   	// #10
  42ea40:	bl	4030c0 <fputc@plt>
  42ea44:	ldr	x8, [x19, #16]
  42ea48:	cbz	x8, 42ea5c <ferror@plt+0x2b1bc>
  42ea4c:	ldr	x19, [sp, #16]
  42ea50:	mov	w0, #0x1                   	// #1
  42ea54:	ldp	x29, x30, [sp], #32
  42ea58:	ret
  42ea5c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42ea60:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42ea64:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42ea68:	add	x0, x0, #0xd7c
  42ea6c:	add	x1, x1, #0xa01
  42ea70:	add	x3, x3, #0xda4
  42ea74:	mov	w2, #0x839                 	// #2105
  42ea78:	bl	4037c0 <__assert_fail@plt>
  42ea7c:	cbz	x1, 42eae8 <ferror@plt+0x2b248>
  42ea80:	stp	x29, x30, [sp, #-48]!
  42ea84:	stp	x20, x19, [sp, #32]
  42ea88:	mov	x19, x0
  42ea8c:	mov	w0, #0x38                  	// #56
  42ea90:	str	x21, [sp, #16]
  42ea94:	mov	x29, sp
  42ea98:	mov	x20, x1
  42ea9c:	bl	403290 <xmalloc@plt>
  42eaa0:	movi	v0.2d, #0x0
  42eaa4:	mov	x21, x0
  42eaa8:	stp	q0, q0, [x0]
  42eaac:	str	q0, [x0, #32]
  42eab0:	str	xzr, [x0, #48]
  42eab4:	mov	x0, x20
  42eab8:	bl	4032c0 <xstrdup@plt>
  42eabc:	mov	w8, #0x3                   	// #3
  42eac0:	str	xzr, [x21, #24]
  42eac4:	str	w8, [x21, #16]
  42eac8:	ldr	x8, [x19, #16]
  42eacc:	stp	x8, x0, [x21]
  42ead0:	str	x21, [x19, #16]
  42ead4:	ldp	x20, x19, [sp, #32]
  42ead8:	ldr	x21, [sp, #16]
  42eadc:	mov	w0, #0x1                   	// #1
  42eae0:	ldp	x29, x30, [sp], #48
  42eae4:	ret
  42eae8:	mov	w0, wzr
  42eaec:	ret
  42eaf0:	sub	sp, sp, #0x60
  42eaf4:	sub	w8, w3, #0x7
  42eaf8:	cmp	w8, #0x5
  42eafc:	stp	x29, x30, [sp, #32]
  42eb00:	str	x23, [sp, #48]
  42eb04:	stp	x22, x21, [sp, #64]
  42eb08:	stp	x20, x19, [sp, #80]
  42eb0c:	add	x29, sp, #0x20
  42eb10:	b.cs	42ebe4 <ferror@plt+0x2b344>  // b.hs, b.nlast
  42eb14:	adrp	x9, 450000 <warn@@Base+0xfe9c>
  42eb18:	add	x9, x9, #0x858
  42eb1c:	ldr	x23, [x9, w8, sxtw #3]
  42eb20:	mov	x20, x0
  42eb24:	mov	w0, #0x38                  	// #56
  42eb28:	mov	w21, w2
  42eb2c:	mov	x19, x1
  42eb30:	bl	403290 <xmalloc@plt>
  42eb34:	movi	v0.2d, #0x0
  42eb38:	mov	x22, x0
  42eb3c:	stp	q0, q0, [x0]
  42eb40:	str	q0, [x0, #32]
  42eb44:	str	xzr, [x0, #48]
  42eb48:	mov	x0, x23
  42eb4c:	bl	4032c0 <xstrdup@plt>
  42eb50:	mov	w8, #0x3                   	// #3
  42eb54:	str	xzr, [x22, #24]
  42eb58:	str	w8, [x22, #16]
  42eb5c:	ldr	x8, [x20, #16]
  42eb60:	stp	x8, x0, [x22]
  42eb64:	str	x22, [x20, #16]
  42eb68:	cbnz	x19, 42eb88 <ferror@plt+0x2b2e8>
  42eb6c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42eb70:	add	x1, x1, #0xc8f
  42eb74:	add	x0, sp, #0xc
  42eb78:	mov	w2, w21
  42eb7c:	add	x19, sp, #0xc
  42eb80:	bl	4030a0 <sprintf@plt>
  42eb84:	ldr	x22, [x20, #16]
  42eb88:	cbz	x22, 42ebe8 <ferror@plt+0x2b348>
  42eb8c:	ldr	x21, [x22, #8]
  42eb90:	mov	x0, x21
  42eb94:	bl	402fd0 <strlen@plt>
  42eb98:	and	x22, x0, #0xffffffff
  42eb9c:	mov	x0, x19
  42eba0:	bl	402fd0 <strlen@plt>
  42eba4:	add	x8, x0, x22
  42eba8:	add	x1, x8, #0x1
  42ebac:	mov	x0, x21
  42ebb0:	bl	4031e0 <xrealloc@plt>
  42ebb4:	ldr	x8, [x20, #16]
  42ebb8:	mov	x1, x19
  42ebbc:	str	x0, [x8, #8]
  42ebc0:	add	x0, x0, x22
  42ebc4:	bl	403620 <strcpy@plt>
  42ebc8:	ldp	x20, x19, [sp, #80]
  42ebcc:	ldp	x22, x21, [sp, #64]
  42ebd0:	ldr	x23, [sp, #48]
  42ebd4:	ldp	x29, x30, [sp, #32]
  42ebd8:	mov	w0, #0x1                   	// #1
  42ebdc:	add	sp, sp, #0x60
  42ebe0:	ret
  42ebe4:	bl	4033f0 <abort@plt>
  42ebe8:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42ebec:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42ebf0:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42ebf4:	add	x0, x0, #0x9ed
  42ebf8:	add	x1, x1, #0xa01
  42ebfc:	add	x3, x3, #0xab0
  42ec00:	mov	w2, #0x17e                 	// #382
  42ec04:	bl	4037c0 <__assert_fail@plt>
  42ec08:	stp	x29, x30, [sp, #-48]!
  42ec0c:	stp	x20, x19, [sp, #32]
  42ec10:	str	x21, [sp, #16]
  42ec14:	mov	x21, x0
  42ec18:	ldr	x0, [x0, #16]
  42ec1c:	mov	x29, sp
  42ec20:	cbz	x0, 42ec88 <ferror@plt+0x2b3e8>
  42ec24:	ldr	x8, [x0]
  42ec28:	mov	x19, x1
  42ec2c:	str	x8, [x21, #16]
  42ec30:	ldr	x20, [x0, #8]
  42ec34:	bl	403510 <free@plt>
  42ec38:	cbz	x20, 42ec74 <ferror@plt+0x2b3d4>
  42ec3c:	ldr	x0, [x21]
  42ec40:	ldr	x3, [x21, #32]
  42ec44:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42ec48:	add	x1, x1, #0x105
  42ec4c:	mov	x2, x19
  42ec50:	mov	x4, x20
  42ec54:	bl	403880 <fprintf@plt>
  42ec58:	mov	x0, x20
  42ec5c:	bl	403510 <free@plt>
  42ec60:	mov	w0, #0x1                   	// #1
  42ec64:	ldp	x20, x19, [sp, #32]
  42ec68:	ldr	x21, [sp, #16]
  42ec6c:	ldp	x29, x30, [sp], #48
  42ec70:	ret
  42ec74:	mov	w0, wzr
  42ec78:	ldp	x20, x19, [sp, #32]
  42ec7c:	ldr	x21, [sp, #16]
  42ec80:	ldp	x29, x30, [sp], #48
  42ec84:	ret
  42ec88:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42ec8c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42ec90:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42ec94:	add	x0, x0, #0x9ed
  42ec98:	add	x1, x1, #0xa01
  42ec9c:	add	x3, x3, #0xb9f
  42eca0:	mov	w2, #0x1e0                 	// #480
  42eca4:	bl	4037c0 <__assert_fail@plt>
  42eca8:	stp	x29, x30, [sp, #-32]!
  42ecac:	mov	x8, x0
  42ecb0:	ldr	x0, [x0, #16]
  42ecb4:	str	x19, [sp, #16]
  42ecb8:	mov	x29, sp
  42ecbc:	cbz	x0, 42ecfc <ferror@plt+0x2b45c>
  42ecc0:	ldr	x9, [x0]
  42ecc4:	str	x9, [x8, #16]
  42ecc8:	ldr	x19, [x0, #8]
  42eccc:	bl	403510 <free@plt>
  42ecd0:	cbz	x19, 42ecec <ferror@plt+0x2b44c>
  42ecd4:	mov	x0, x19
  42ecd8:	bl	403510 <free@plt>
  42ecdc:	mov	w0, #0x1                   	// #1
  42ece0:	ldr	x19, [sp, #16]
  42ece4:	ldp	x29, x30, [sp], #32
  42ece8:	ret
  42ecec:	mov	w0, wzr
  42ecf0:	ldr	x19, [sp, #16]
  42ecf4:	ldp	x29, x30, [sp], #32
  42ecf8:	ret
  42ecfc:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42ed00:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42ed04:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42ed08:	add	x0, x0, #0x9ed
  42ed0c:	add	x1, x1, #0xa01
  42ed10:	add	x3, x3, #0xb9f
  42ed14:	mov	w2, #0x1e0                 	// #480
  42ed18:	bl	4037c0 <__assert_fail@plt>
  42ed1c:	sub	sp, sp, #0x50
  42ed20:	stp	x29, x30, [sp, #32]
  42ed24:	stp	x22, x21, [sp, #48]
  42ed28:	stp	x20, x19, [sp, #64]
  42ed2c:	ldr	w8, [x0, #8]
  42ed30:	mov	x21, x2
  42ed34:	mov	x20, x0
  42ed38:	mov	x19, x1
  42ed3c:	add	x29, sp, #0x20
  42ed40:	cbz	w8, 42ed64 <ferror@plt+0x2b4c4>
  42ed44:	mov	w22, wzr
  42ed48:	ldr	x1, [x20]
  42ed4c:	mov	w0, #0x20                  	// #32
  42ed50:	bl	4030b0 <putc@plt>
  42ed54:	ldr	w8, [x20, #8]
  42ed58:	add	w22, w22, #0x1
  42ed5c:	cmp	w22, w8
  42ed60:	b.cc	42ed48 <ferror@plt+0x2b4a8>  // b.lo, b.ul, b.last
  42ed64:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  42ed68:	add	x1, x1, #0x1c4
  42ed6c:	add	x0, sp, #0x8
  42ed70:	mov	x2, x21
  42ed74:	bl	4030a0 <sprintf@plt>
  42ed78:	ldr	x0, [x20]
  42ed7c:	ldr	x3, [x20, #32]
  42ed80:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42ed84:	add	x1, x1, #0x11f
  42ed88:	add	x4, sp, #0x8
  42ed8c:	mov	x2, x19
  42ed90:	bl	403880 <fprintf@plt>
  42ed94:	ldp	x20, x19, [sp, #64]
  42ed98:	ldp	x22, x21, [sp, #48]
  42ed9c:	ldp	x29, x30, [sp, #32]
  42eda0:	mov	w0, #0x1                   	// #1
  42eda4:	add	sp, sp, #0x50
  42eda8:	ret
  42edac:	str	d8, [sp, #-48]!
  42edb0:	stp	x29, x30, [sp, #8]
  42edb4:	stp	x20, x19, [sp, #32]
  42edb8:	ldr	w8, [x0, #8]
  42edbc:	mov	v8.16b, v0.16b
  42edc0:	mov	x20, x0
  42edc4:	mov	x19, x1
  42edc8:	str	x21, [sp, #24]
  42edcc:	mov	x29, sp
  42edd0:	cbz	w8, 42edf4 <ferror@plt+0x2b554>
  42edd4:	mov	w21, wzr
  42edd8:	ldr	x1, [x20]
  42eddc:	mov	w0, #0x20                  	// #32
  42ede0:	bl	4030b0 <putc@plt>
  42ede4:	ldr	w8, [x20, #8]
  42ede8:	add	w21, w21, #0x1
  42edec:	cmp	w21, w8
  42edf0:	b.cc	42edd8 <ferror@plt+0x2b538>  // b.lo, b.ul, b.last
  42edf4:	ldr	x0, [x20]
  42edf8:	ldr	x3, [x20, #32]
  42edfc:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42ee00:	add	x1, x1, #0x149
  42ee04:	mov	x2, x19
  42ee08:	mov	v0.16b, v8.16b
  42ee0c:	bl	403880 <fprintf@plt>
  42ee10:	ldp	x20, x19, [sp, #32]
  42ee14:	ldr	x21, [sp, #24]
  42ee18:	ldp	x29, x30, [sp, #8]
  42ee1c:	mov	w0, #0x1                   	// #1
  42ee20:	ldr	d8, [sp], #48
  42ee24:	ret
  42ee28:	sub	sp, sp, #0x60
  42ee2c:	stp	x29, x30, [sp, #32]
  42ee30:	stp	x22, x21, [sp, #64]
  42ee34:	stp	x20, x19, [sp, #80]
  42ee38:	mov	x21, x0
  42ee3c:	ldr	x0, [x0, #16]
  42ee40:	str	x23, [sp, #48]
  42ee44:	add	x29, sp, #0x20
  42ee48:	cbz	x0, 42eef0 <ferror@plt+0x2b650>
  42ee4c:	ldr	x8, [x0]
  42ee50:	mov	x22, x2
  42ee54:	mov	x19, x1
  42ee58:	str	x8, [x21, #16]
  42ee5c:	ldr	x20, [x0, #8]
  42ee60:	bl	403510 <free@plt>
  42ee64:	cbz	x20, 42eed4 <ferror@plt+0x2b634>
  42ee68:	ldr	w8, [x21, #8]
  42ee6c:	cbz	w8, 42ee90 <ferror@plt+0x2b5f0>
  42ee70:	mov	w23, wzr
  42ee74:	ldr	x1, [x21]
  42ee78:	mov	w0, #0x20                  	// #32
  42ee7c:	bl	4030b0 <putc@plt>
  42ee80:	ldr	w8, [x21, #8]
  42ee84:	add	w23, w23, #0x1
  42ee88:	cmp	w23, w8
  42ee8c:	b.cc	42ee74 <ferror@plt+0x2b5d4>  // b.lo, b.ul, b.last
  42ee90:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  42ee94:	add	x1, x1, #0x1c4
  42ee98:	add	x0, sp, #0x8
  42ee9c:	mov	x2, x22
  42eea0:	bl	4030a0 <sprintf@plt>
  42eea4:	ldr	x0, [x21]
  42eea8:	ldr	x3, [x21, #32]
  42eeac:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42eeb0:	add	x1, x1, #0x176
  42eeb4:	add	x5, sp, #0x8
  42eeb8:	mov	x2, x19
  42eebc:	mov	x4, x20
  42eec0:	bl	403880 <fprintf@plt>
  42eec4:	mov	x0, x20
  42eec8:	bl	403510 <free@plt>
  42eecc:	mov	w0, #0x1                   	// #1
  42eed0:	b	42eed8 <ferror@plt+0x2b638>
  42eed4:	mov	w0, wzr
  42eed8:	ldp	x20, x19, [sp, #80]
  42eedc:	ldp	x22, x21, [sp, #64]
  42eee0:	ldr	x23, [sp, #48]
  42eee4:	ldp	x29, x30, [sp, #32]
  42eee8:	add	sp, sp, #0x60
  42eeec:	ret
  42eef0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42eef4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42eef8:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42eefc:	add	x0, x0, #0x9ed
  42ef00:	add	x1, x1, #0xa01
  42ef04:	add	x3, x3, #0xb9f
  42ef08:	mov	w2, #0x1e0                 	// #480
  42ef0c:	bl	4037c0 <__assert_fail@plt>
  42ef10:	stp	x29, x30, [sp, #-80]!
  42ef14:	stp	x24, x23, [sp, #32]
  42ef18:	stp	x22, x21, [sp, #48]
  42ef1c:	stp	x20, x19, [sp, #64]
  42ef20:	mov	x19, x0
  42ef24:	ldr	x0, [x0, #16]
  42ef28:	str	x25, [sp, #16]
  42ef2c:	mov	x29, sp
  42ef30:	cbz	x0, 42f078 <ferror@plt+0x2b7d8>
  42ef34:	ldr	x8, [x0]
  42ef38:	mov	w22, w2
  42ef3c:	mov	x23, x1
  42ef40:	str	x8, [x19, #16]
  42ef44:	ldr	x20, [x0, #8]
  42ef48:	bl	403510 <free@plt>
  42ef4c:	cbz	x20, 42ef98 <ferror@plt+0x2b6f8>
  42ef50:	ldr	x8, [x19, #56]
  42ef54:	cbz	x8, 42efa0 <ferror@plt+0x2b700>
  42ef58:	ldr	x0, [x19, #40]
  42ef5c:	mov	w2, #0x3                   	// #3
  42ef60:	mov	x1, x23
  42ef64:	blr	x8
  42ef68:	mov	x21, x0
  42ef6c:	cbz	x0, 42efb0 <ferror@plt+0x2b710>
  42ef70:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  42ef74:	add	x1, x1, #0x894
  42ef78:	mov	x0, x21
  42ef7c:	bl	4036d0 <strstr@plt>
  42ef80:	cbz	x0, 42efbc <ferror@plt+0x2b71c>
  42ef84:	mov	x23, x0
  42ef88:	strb	wzr, [x23], #2
  42ef8c:	mov	w25, #0x1                   	// #1
  42ef90:	mov	x24, x21
  42ef94:	b	42efc8 <ferror@plt+0x2b728>
  42ef98:	mov	w0, wzr
  42ef9c:	b	42f060 <ferror@plt+0x2b7c0>
  42efa0:	mov	w25, wzr
  42efa4:	mov	x21, xzr
  42efa8:	mov	x24, xzr
  42efac:	b	42efc8 <ferror@plt+0x2b728>
  42efb0:	mov	w25, wzr
  42efb4:	mov	x24, xzr
  42efb8:	b	42efc8 <ferror@plt+0x2b728>
  42efbc:	mov	x24, xzr
  42efc0:	mov	w25, #0x1                   	// #1
  42efc4:	mov	x23, x21
  42efc8:	ldr	x0, [x19]
  42efcc:	ldr	x3, [x19, #32]
  42efd0:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42efd4:	add	x1, x1, #0x19f
  42efd8:	mov	x2, x23
  42efdc:	mov	x4, x20
  42efe0:	bl	403880 <fprintf@plt>
  42efe4:	sub	w8, w22, #0x2
  42efe8:	cmp	w8, #0x2
  42efec:	b.cs	42f004 <ferror@plt+0x2b764>  // b.hs, b.nlast
  42eff0:	ldr	x3, [x19]
  42eff4:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  42eff8:	add	x0, x0, #0x1b8
  42effc:	mov	w1, #0x6                   	// #6
  42f000:	b	42f01c <ferror@plt+0x2b77c>
  42f004:	cmp	w22, #0x5
  42f008:	b.ne	42f024 <ferror@plt+0x2b784>  // b.any
  42f00c:	ldr	x3, [x19]
  42f010:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  42f014:	add	x0, x0, #0x1bf
  42f018:	mov	w1, #0xa                   	// #10
  42f01c:	mov	w2, #0x1                   	// #1
  42f020:	bl	4035b0 <fwrite@plt>
  42f024:	cbz	x24, 42f03c <ferror@plt+0x2b79c>
  42f028:	ldr	x0, [x19]
  42f02c:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42f030:	add	x1, x1, #0x1ca
  42f034:	mov	x2, x24
  42f038:	bl	403880 <fprintf@plt>
  42f03c:	cbz	w25, 42f048 <ferror@plt+0x2b7a8>
  42f040:	mov	x0, x21
  42f044:	bl	403510 <free@plt>
  42f048:	ldr	x1, [x19]
  42f04c:	mov	w0, #0xa                   	// #10
  42f050:	bl	4030c0 <fputc@plt>
  42f054:	mov	x0, x20
  42f058:	bl	403510 <free@plt>
  42f05c:	mov	w0, #0x1                   	// #1
  42f060:	ldp	x20, x19, [sp, #64]
  42f064:	ldp	x22, x21, [sp, #48]
  42f068:	ldp	x24, x23, [sp, #32]
  42f06c:	ldr	x25, [sp, #16]
  42f070:	ldp	x29, x30, [sp], #80
  42f074:	ret
  42f078:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42f07c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42f080:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42f084:	add	x0, x0, #0x9ed
  42f088:	add	x1, x1, #0xa01
  42f08c:	add	x3, x3, #0xb9f
  42f090:	mov	w2, #0x1e0                 	// #480
  42f094:	bl	4037c0 <__assert_fail@plt>
  42f098:	stp	x29, x30, [sp, #-48]!
  42f09c:	stp	x22, x21, [sp, #16]
  42f0a0:	stp	x20, x19, [sp, #32]
  42f0a4:	ldr	x8, [x0, #16]
  42f0a8:	adrp	x9, 44f000 <warn@@Base+0xee9c>
  42f0ac:	add	x9, x9, #0x23c
  42f0b0:	cmp	w2, #0x0
  42f0b4:	csel	x9, x9, xzr, eq  // eq = none
  42f0b8:	str	x9, [x8, #32]
  42f0bc:	ldr	x8, [x0, #56]
  42f0c0:	mov	x19, x0
  42f0c4:	mov	x21, x1
  42f0c8:	mov	x29, sp
  42f0cc:	cbz	x8, 42f0e8 <ferror@plt+0x2b848>
  42f0d0:	ldr	x0, [x19, #40]
  42f0d4:	mov	w2, #0x3                   	// #3
  42f0d8:	mov	x1, x21
  42f0dc:	blr	x8
  42f0e0:	mov	x20, x0
  42f0e4:	b	42f0ec <ferror@plt+0x2b84c>
  42f0e8:	mov	x20, xzr
  42f0ec:	cmp	x20, #0x0
  42f0f0:	csel	x1, x20, x21, ne  // ne = any
  42f0f4:	mov	x0, x19
  42f0f8:	bl	42fa0c <ferror@plt+0x2c16c>
  42f0fc:	cbz	w0, 42f194 <ferror@plt+0x2b8f4>
  42f100:	ldr	x22, [x19, #16]
  42f104:	str	xzr, [x22, #24]
  42f108:	cbz	x20, 42f144 <ferror@plt+0x2b8a4>
  42f10c:	adrp	x1, 443000 <warn@@Base+0x2e9c>
  42f110:	add	x1, x1, #0x894
  42f114:	mov	x0, x20
  42f118:	bl	4036d0 <strstr@plt>
  42f11c:	cbz	x0, 42f1a4 <ferror@plt+0x2b904>
  42f120:	str	x20, [x22, #24]
  42f124:	strb	wzr, [x0], #2
  42f128:	mov	x20, x0
  42f12c:	mov	w1, #0x28                  	// #40
  42f130:	mov	x0, x20
  42f134:	bl	403560 <strchr@plt>
  42f138:	cbz	x0, 42f140 <ferror@plt+0x2b8a0>
  42f13c:	strb	wzr, [x0]
  42f140:	mov	x21, x20
  42f144:	mov	x0, x21
  42f148:	bl	403360 <strdup@plt>
  42f14c:	ldr	x8, [x19, #16]
  42f150:	ldr	x9, [x8, #24]
  42f154:	str	x0, [x8, #40]
  42f158:	cbnz	x9, 42f18c <ferror@plt+0x2b8ec>
  42f15c:	cbz	x8, 42f1c4 <ferror@plt+0x2b924>
  42f160:	ldr	x20, [x8, #8]
  42f164:	mov	x0, x20
  42f168:	bl	402fd0 <strlen@plt>
  42f16c:	and	x21, x0, #0xffffffff
  42f170:	add	x1, x21, #0x2
  42f174:	mov	x0, x20
  42f178:	bl	4031e0 <xrealloc@plt>
  42f17c:	ldr	x8, [x19, #16]
  42f180:	mov	w9, #0x28                  	// #40
  42f184:	str	x0, [x8, #8]
  42f188:	strh	w9, [x0, x21]
  42f18c:	mov	w0, #0x1                   	// #1
  42f190:	str	w0, [x19, #24]
  42f194:	ldp	x20, x19, [sp, #32]
  42f198:	ldp	x22, x21, [sp, #16]
  42f19c:	ldp	x29, x30, [sp], #48
  42f1a0:	ret
  42f1a4:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  42f1a8:	add	x8, x8, #0x830
  42f1ac:	str	x8, [x22, #24]
  42f1b0:	mov	w1, #0x28                  	// #40
  42f1b4:	mov	x0, x20
  42f1b8:	bl	403560 <strchr@plt>
  42f1bc:	cbnz	x0, 42f13c <ferror@plt+0x2b89c>
  42f1c0:	b	42f140 <ferror@plt+0x2b8a0>
  42f1c4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42f1c8:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42f1cc:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42f1d0:	add	x0, x0, #0x9ed
  42f1d4:	add	x1, x1, #0xa01
  42f1d8:	add	x3, x3, #0xab0
  42f1dc:	mov	w2, #0x17e                 	// #382
  42f1e0:	bl	4037c0 <__assert_fail@plt>
  42f1e4:	stp	x29, x30, [sp, #-64]!
  42f1e8:	sub	w8, w2, #0x3
  42f1ec:	stp	x22, x21, [sp, #32]
  42f1f0:	stp	x20, x19, [sp, #48]
  42f1f4:	mov	w21, w2
  42f1f8:	mov	x20, x1
  42f1fc:	cmp	w8, #0x1
  42f200:	mov	x19, x0
  42f204:	str	x23, [sp, #16]
  42f208:	mov	x29, sp
  42f20c:	b.hi	42f22c <ferror@plt+0x2b98c>  // b.pmore
  42f210:	ldr	x8, [x19, #16]
  42f214:	cbz	x8, 42f378 <ferror@plt+0x2bad8>
  42f218:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42f21c:	add	x1, x1, #0xbe8
  42f220:	mov	x0, x19
  42f224:	bl	42fa0c <ferror@plt+0x2c16c>
  42f228:	cbz	w0, 42f364 <ferror@plt+0x2bac4>
  42f22c:	mov	x0, x19
  42f230:	mov	x1, x20
  42f234:	bl	42fa0c <ferror@plt+0x2c16c>
  42f238:	cbz	w0, 42f364 <ferror@plt+0x2bac4>
  42f23c:	ldr	x0, [x19, #16]
  42f240:	cbz	x0, 42f398 <ferror@plt+0x2baf8>
  42f244:	ldr	x8, [x0]
  42f248:	str	x8, [x19, #16]
  42f24c:	ldr	x20, [x0, #8]
  42f250:	bl	403510 <free@plt>
  42f254:	cbz	x20, 42f360 <ferror@plt+0x2bac0>
  42f258:	ldr	x8, [x19, #16]
  42f25c:	ldr	x9, [x8, #24]
  42f260:	cbnz	x9, 42f344 <ferror@plt+0x2baa4>
  42f264:	ldr	w9, [x19, #24]
  42f268:	cmp	w9, #0x1
  42f26c:	b.eq	42f2a8 <ferror@plt+0x2ba08>  // b.none
  42f270:	cbz	x8, 42f3b8 <ferror@plt+0x2bb18>
  42f274:	ldr	x22, [x8, #8]
  42f278:	mov	x0, x22
  42f27c:	bl	402fd0 <strlen@plt>
  42f280:	and	x23, x0, #0xffffffff
  42f284:	add	x1, x23, #0x3
  42f288:	mov	x0, x22
  42f28c:	bl	4031e0 <xrealloc@plt>
  42f290:	ldr	x8, [x19, #16]
  42f294:	add	x9, x0, x23
  42f298:	mov	w10, #0x202c                	// #8236
  42f29c:	str	x0, [x8, #8]
  42f2a0:	strb	wzr, [x9, #2]
  42f2a4:	strh	w10, [x9]
  42f2a8:	cmp	w21, #0x4
  42f2ac:	b.eq	42f2b8 <ferror@plt+0x2ba18>  // b.none
  42f2b0:	cmp	w21, #0x2
  42f2b4:	b.ne	42f300 <ferror@plt+0x2ba60>  // b.any
  42f2b8:	ldr	x8, [x19, #16]
  42f2bc:	cbz	x8, 42f3b8 <ferror@plt+0x2bb18>
  42f2c0:	ldr	x21, [x8, #8]
  42f2c4:	mov	x0, x21
  42f2c8:	bl	402fd0 <strlen@plt>
  42f2cc:	and	x22, x0, #0xffffffff
  42f2d0:	add	x1, x22, #0xa
  42f2d4:	mov	x0, x21
  42f2d8:	bl	4031e0 <xrealloc@plt>
  42f2dc:	adrp	x10, 450000 <warn@@Base+0xfe9c>
  42f2e0:	add	x10, x10, #0x1d4
  42f2e4:	ldr	x8, [x19, #16]
  42f2e8:	ldr	x10, [x10]
  42f2ec:	add	x9, x0, x22
  42f2f0:	mov	w11, #0x20                  	// #32
  42f2f4:	str	x0, [x8, #8]
  42f2f8:	strh	w11, [x9, #8]
  42f2fc:	str	x10, [x9]
  42f300:	ldr	x8, [x19, #16]
  42f304:	cbz	x8, 42f3b8 <ferror@plt+0x2bb18>
  42f308:	ldr	x21, [x8, #8]
  42f30c:	mov	x0, x21
  42f310:	bl	402fd0 <strlen@plt>
  42f314:	and	x22, x0, #0xffffffff
  42f318:	mov	x0, x20
  42f31c:	bl	402fd0 <strlen@plt>
  42f320:	add	x8, x0, x22
  42f324:	add	x1, x8, #0x1
  42f328:	mov	x0, x21
  42f32c:	bl	4031e0 <xrealloc@plt>
  42f330:	ldr	x8, [x19, #16]
  42f334:	mov	x1, x20
  42f338:	str	x0, [x8, #8]
  42f33c:	add	x0, x0, x22
  42f340:	bl	403620 <strcpy@plt>
  42f344:	mov	x0, x20
  42f348:	bl	403510 <free@plt>
  42f34c:	ldr	w8, [x19, #24]
  42f350:	mov	w0, #0x1                   	// #1
  42f354:	add	w8, w8, #0x1
  42f358:	str	w8, [x19, #24]
  42f35c:	b	42f364 <ferror@plt+0x2bac4>
  42f360:	mov	w0, wzr
  42f364:	ldp	x20, x19, [sp, #48]
  42f368:	ldp	x22, x21, [sp, #32]
  42f36c:	ldr	x23, [sp, #16]
  42f370:	ldp	x29, x30, [sp], #64
  42f374:	ret
  42f378:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42f37c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42f380:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42f384:	add	x0, x0, #0x9ed
  42f388:	add	x1, x1, #0xa01
  42f38c:	add	x3, x3, #0xbc2
  42f390:	mov	w2, #0x31c                 	// #796
  42f394:	bl	4037c0 <__assert_fail@plt>
  42f398:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42f39c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42f3a0:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42f3a4:	add	x0, x0, #0x9ed
  42f3a8:	add	x1, x1, #0xa01
  42f3ac:	add	x3, x3, #0xb9f
  42f3b0:	mov	w2, #0x1e0                 	// #480
  42f3b4:	bl	4037c0 <__assert_fail@plt>
  42f3b8:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42f3bc:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42f3c0:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42f3c4:	add	x0, x0, #0x9ed
  42f3c8:	add	x1, x1, #0xa01
  42f3cc:	add	x3, x3, #0xab0
  42f3d0:	mov	w2, #0x17e                 	// #382
  42f3d4:	bl	4037c0 <__assert_fail@plt>
  42f3d8:	sub	sp, sp, #0x60
  42f3dc:	stp	x29, x30, [sp, #32]
  42f3e0:	stp	x22, x21, [sp, #64]
  42f3e4:	stp	x20, x19, [sp, #80]
  42f3e8:	ldr	w8, [x0, #24]
  42f3ec:	str	x23, [sp, #48]
  42f3f0:	add	x29, sp, #0x20
  42f3f4:	cmp	w8, #0x1
  42f3f8:	b.lt	42f53c <ferror@plt+0x2bc9c>  // b.tstop
  42f3fc:	ldr	x8, [x0, #16]
  42f400:	mov	x19, x0
  42f404:	str	wzr, [x0, #24]
  42f408:	ldr	x0, [x0]
  42f40c:	ldr	x2, [x8, #40]
  42f410:	ldr	x3, [x19, #32]
  42f414:	mov	x20, x1
  42f418:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42f41c:	add	x1, x1, #0x1de
  42f420:	bl	403880 <fprintf@plt>
  42f424:	ldr	x8, [x19, #16]
  42f428:	ldr	x0, [x8, #40]
  42f42c:	bl	403510 <free@plt>
  42f430:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  42f434:	add	x1, x1, #0xdd2
  42f438:	add	x0, sp, #0x8
  42f43c:	mov	x2, x20
  42f440:	bl	4030a0 <sprintf@plt>
  42f444:	ldr	x20, [x19]
  42f448:	ldp	x21, x22, [x19, #40]
  42f44c:	add	x0, sp, #0x8
  42f450:	mov	w2, #0x10                  	// #16
  42f454:	mov	x1, xzr
  42f458:	bl	402ff0 <bfd_scan_vma@plt>
  42f45c:	adrp	x23, 46c000 <_bfd_std_section+0x3118>
  42f460:	add	x23, x23, #0x60
  42f464:	adrp	x1, 42f000 <ferror@plt+0x2b760>
  42f468:	str	x0, [x23, #8]
  42f46c:	add	x1, x1, #0xbfc
  42f470:	mov	x0, x21
  42f474:	mov	x2, x22
  42f478:	str	wzr, [x23]
  42f47c:	bl	4037b0 <bfd_map_over_sections@plt>
  42f480:	ldr	w8, [x23]
  42f484:	cbz	w8, 42f544 <ferror@plt+0x2bca4>
  42f488:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  42f48c:	ldr	w2, [x8, #100]
  42f490:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42f494:	add	x1, x1, #0x288
  42f498:	mov	x0, x20
  42f49c:	bl	403880 <fprintf@plt>
  42f4a0:	ldr	x0, [x19, #16]
  42f4a4:	ldp	x8, x23, [x0, #24]
  42f4a8:	cbz	x8, 42f568 <ferror@plt+0x2bcc8>
  42f4ac:	ldrb	w9, [x8]
  42f4b0:	mov	w10, #0x6d                  	// #109
  42f4b4:	mov	w11, #0x66                  	// #102
  42f4b8:	cmp	w9, #0x0
  42f4bc:	csel	x20, xzr, x8, eq  // eq = none
  42f4c0:	csel	w21, w11, w10, eq  // eq = none
  42f4c4:	cbz	x0, 42f5a8 <ferror@plt+0x2bd08>
  42f4c8:	ldr	x8, [x0]
  42f4cc:	str	x8, [x19, #16]
  42f4d0:	ldr	x22, [x0, #8]
  42f4d4:	bl	403510 <free@plt>
  42f4d8:	cbz	x22, 42f5c8 <ferror@plt+0x2bd28>
  42f4dc:	ldr	x0, [x19]
  42f4e0:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42f4e4:	add	x1, x1, #0x1e5
  42f4e8:	mov	w2, w21
  42f4ec:	mov	x3, x22
  42f4f0:	bl	403880 <fprintf@plt>
  42f4f4:	cbz	x23, 42f510 <ferror@plt+0x2bc70>
  42f4f8:	ldr	x3, [x19]
  42f4fc:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  42f500:	add	x0, x0, #0x1b8
  42f504:	mov	w1, #0x6                   	// #6
  42f508:	mov	w2, #0x1                   	// #1
  42f50c:	bl	4035b0 <fwrite@plt>
  42f510:	cbz	x20, 42f530 <ferror@plt+0x2bc90>
  42f514:	ldr	x0, [x19]
  42f518:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42f51c:	add	x1, x1, #0x1ca
  42f520:	mov	x2, x20
  42f524:	bl	403880 <fprintf@plt>
  42f528:	mov	x0, x20
  42f52c:	bl	403510 <free@plt>
  42f530:	ldr	x1, [x19]
  42f534:	mov	w0, #0xa                   	// #10
  42f538:	bl	4030c0 <fputc@plt>
  42f53c:	mov	w0, #0x1                   	// #1
  42f540:	b	42f5cc <ferror@plt+0x2bd2c>
  42f544:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  42f548:	add	x0, x0, #0x61d
  42f54c:	mov	w1, #0x2                   	// #2
  42f550:	mov	w2, #0x1                   	// #1
  42f554:	mov	x3, x20
  42f558:	bl	4035b0 <fwrite@plt>
  42f55c:	ldr	x0, [x19, #16]
  42f560:	ldp	x8, x23, [x0, #24]
  42f564:	cbnz	x8, 42f4ac <ferror@plt+0x2bc0c>
  42f568:	cbz	x0, 42f5e4 <ferror@plt+0x2bd44>
  42f56c:	ldr	x20, [x0, #8]
  42f570:	mov	x0, x20
  42f574:	bl	402fd0 <strlen@plt>
  42f578:	and	x21, x0, #0xffffffff
  42f57c:	add	x1, x21, #0x2
  42f580:	mov	x0, x20
  42f584:	bl	4031e0 <xrealloc@plt>
  42f588:	ldr	x8, [x19, #16]
  42f58c:	mov	w9, #0x29                  	// #41
  42f590:	mov	x20, xzr
  42f594:	str	x0, [x8, #8]
  42f598:	strh	w9, [x0, x21]
  42f59c:	ldr	x0, [x19, #16]
  42f5a0:	mov	w21, #0x66                  	// #102
  42f5a4:	cbnz	x0, 42f4c8 <ferror@plt+0x2bc28>
  42f5a8:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42f5ac:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42f5b0:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42f5b4:	add	x0, x0, #0x9ed
  42f5b8:	add	x1, x1, #0xa01
  42f5bc:	add	x3, x3, #0xb9f
  42f5c0:	mov	w2, #0x1e0                 	// #480
  42f5c4:	bl	4037c0 <__assert_fail@plt>
  42f5c8:	mov	w0, wzr
  42f5cc:	ldp	x20, x19, [sp, #80]
  42f5d0:	ldp	x22, x21, [sp, #64]
  42f5d4:	ldr	x23, [sp, #48]
  42f5d8:	ldp	x29, x30, [sp, #32]
  42f5dc:	add	sp, sp, #0x60
  42f5e0:	ret
  42f5e4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42f5e8:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42f5ec:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42f5f0:	add	x0, x0, #0x9ed
  42f5f4:	add	x1, x1, #0xa01
  42f5f8:	add	x3, x3, #0xab0
  42f5fc:	mov	w2, #0x17e                 	// #382
  42f600:	bl	4037c0 <__assert_fail@plt>
  42f604:	mov	w0, #0x1                   	// #1
  42f608:	ret
  42f60c:	mov	w0, #0x1                   	// #1
  42f610:	ret
  42f614:	mov	w0, #0x1                   	// #1
  42f618:	ret
  42f61c:	stp	x29, x30, [sp, #-48]!
  42f620:	stp	x20, x19, [sp, #32]
  42f624:	str	x21, [sp, #16]
  42f628:	ldr	x21, [x0, #16]
  42f62c:	mov	x29, sp
  42f630:	cbz	x21, 42f6a0 <ferror@plt+0x2be00>
  42f634:	mov	x19, x0
  42f638:	mov	x0, x1
  42f63c:	mov	x20, x1
  42f640:	bl	402fd0 <strlen@plt>
  42f644:	ldr	x8, [x21, #8]
  42f648:	mov	x21, x0
  42f64c:	mov	x0, x8
  42f650:	bl	402fd0 <strlen@plt>
  42f654:	add	x8, x21, x0
  42f658:	add	x0, x8, #0x1
  42f65c:	bl	403290 <xmalloc@plt>
  42f660:	ldr	x8, [x19, #16]
  42f664:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42f668:	add	x1, x1, #0x94
  42f66c:	mov	x2, x20
  42f670:	ldr	x3, [x8, #8]
  42f674:	mov	x21, x0
  42f678:	bl	4030a0 <sprintf@plt>
  42f67c:	ldr	x8, [x19, #16]
  42f680:	ldr	x0, [x8, #8]
  42f684:	bl	403510 <free@plt>
  42f688:	ldr	x8, [x19, #16]
  42f68c:	str	x21, [x8, #8]
  42f690:	ldp	x20, x19, [sp, #32]
  42f694:	ldr	x21, [sp, #16]
  42f698:	ldp	x29, x30, [sp], #48
  42f69c:	ret
  42f6a0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42f6a4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42f6a8:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42f6ac:	add	x0, x0, #0x9ed
  42f6b0:	add	x1, x1, #0xa01
  42f6b4:	add	x3, x3, #0xa18
  42f6b8:	mov	w2, #0x16a                 	// #362
  42f6bc:	bl	4037c0 <__assert_fail@plt>
  42f6c0:	sub	sp, sp, #0x80
  42f6c4:	stp	x20, x19, [sp, #112]
  42f6c8:	mov	x19, x0
  42f6cc:	mov	w0, #0x38                  	// #56
  42f6d0:	stp	x29, x30, [sp, #32]
  42f6d4:	stp	x28, x27, [sp, #48]
  42f6d8:	stp	x26, x25, [sp, #64]
  42f6dc:	stp	x24, x23, [sp, #80]
  42f6e0:	stp	x22, x21, [sp, #96]
  42f6e4:	add	x29, sp, #0x20
  42f6e8:	mov	x20, x3
  42f6ec:	mov	x21, x2
  42f6f0:	mov	x22, x1
  42f6f4:	bl	403290 <xmalloc@plt>
  42f6f8:	movi	v0.2d, #0x0
  42f6fc:	mov	x23, x0
  42f700:	stp	q0, q0, [x0]
  42f704:	str	q0, [x0, #32]
  42f708:	str	xzr, [x0, #48]
  42f70c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42f710:	add	x0, x0, #0xa97
  42f714:	bl	4032c0 <xstrdup@plt>
  42f718:	mov	w8, #0x3                   	// #3
  42f71c:	str	xzr, [x23, #24]
  42f720:	str	w8, [x23, #16]
  42f724:	ldr	x8, [x19, #16]
  42f728:	stp	x8, x0, [x23]
  42f72c:	str	x23, [x19, #16]
  42f730:	cbz	x22, 42f7a8 <ferror@plt+0x2bf08>
  42f734:	cbz	x23, 42f9ec <ferror@plt+0x2c14c>
  42f738:	mov	x24, x0
  42f73c:	bl	402fd0 <strlen@plt>
  42f740:	and	x23, x0, #0xffffffff
  42f744:	mov	x0, x22
  42f748:	bl	402fd0 <strlen@plt>
  42f74c:	add	x8, x0, x23
  42f750:	add	x1, x8, #0x1
  42f754:	mov	x0, x24
  42f758:	bl	4031e0 <xrealloc@plt>
  42f75c:	ldr	x8, [x19, #16]
  42f760:	mov	x1, x22
  42f764:	str	x0, [x8, #8]
  42f768:	add	x0, x0, x23
  42f76c:	bl	403620 <strcpy@plt>
  42f770:	ldr	x8, [x19, #16]
  42f774:	cbz	x8, 42f9ec <ferror@plt+0x2c14c>
  42f778:	ldr	x22, [x8, #8]
  42f77c:	mov	x0, x22
  42f780:	bl	402fd0 <strlen@plt>
  42f784:	and	x23, x0, #0xffffffff
  42f788:	add	x1, x23, #0x2
  42f78c:	mov	x0, x22
  42f790:	bl	4031e0 <xrealloc@plt>
  42f794:	ldr	x8, [x19, #16]
  42f798:	mov	w9, #0x20                  	// #32
  42f79c:	str	x0, [x8, #8]
  42f7a0:	strh	w9, [x0, x23]
  42f7a4:	ldr	x23, [x19, #16]
  42f7a8:	cbz	x23, 42f9ec <ferror@plt+0x2c14c>
  42f7ac:	ldr	x22, [x23, #8]
  42f7b0:	mov	x0, x22
  42f7b4:	bl	402fd0 <strlen@plt>
  42f7b8:	and	x23, x0, #0xffffffff
  42f7bc:	add	x1, x23, #0x3
  42f7c0:	mov	x0, x22
  42f7c4:	bl	4031e0 <xrealloc@plt>
  42f7c8:	ldr	x8, [x19, #16]
  42f7cc:	add	x9, x0, x23
  42f7d0:	mov	w10, #0x207b                	// #8315
  42f7d4:	str	x0, [x8, #8]
  42f7d8:	strb	wzr, [x9, #2]
  42f7dc:	strh	w10, [x9]
  42f7e0:	cbz	x21, 42f948 <ferror@plt+0x2c0a8>
  42f7e4:	ldr	x23, [x21]
  42f7e8:	cbz	x23, 42f984 <ferror@plt+0x2c0e4>
  42f7ec:	mov	x28, xzr
  42f7f0:	mov	x22, xzr
  42f7f4:	mov	w25, #0x1                   	// #1
  42f7f8:	mov	w27, #0x202c                	// #8236
  42f7fc:	mov	x24, x21
  42f800:	b	42f85c <ferror@plt+0x2bfbc>
  42f804:	ldr	x23, [x8, #8]
  42f808:	mov	x0, x23
  42f80c:	bl	402fd0 <strlen@plt>
  42f810:	and	x22, x0, #0xffffffff
  42f814:	add	x0, sp, #0x8
  42f818:	bl	402fd0 <strlen@plt>
  42f81c:	add	x8, x0, x22
  42f820:	add	x1, x8, #0x1
  42f824:	mov	x0, x23
  42f828:	bl	4031e0 <xrealloc@plt>
  42f82c:	ldr	x8, [x19, #16]
  42f830:	add	x1, sp, #0x8
  42f834:	str	x0, [x8, #8]
  42f838:	add	x0, x0, x22
  42f83c:	bl	403620 <strcpy@plt>
  42f840:	ldr	x22, [x20, x28, lsl #3]
  42f844:	add	x24, x21, w25, uxtw #3
  42f848:	ldr	x23, [x24]
  42f84c:	add	x22, x22, #0x1
  42f850:	mov	w28, w25
  42f854:	add	w25, w25, #0x1
  42f858:	cbz	x23, 42f984 <ferror@plt+0x2c0e4>
  42f85c:	cmp	w25, #0x1
  42f860:	b.eq	42f8a4 <ferror@plt+0x2c004>  // b.none
  42f864:	ldr	x8, [x19, #16]
  42f868:	cbz	x8, 42f9ec <ferror@plt+0x2c14c>
  42f86c:	ldr	x23, [x8, #8]
  42f870:	mov	x0, x23
  42f874:	bl	402fd0 <strlen@plt>
  42f878:	and	x26, x0, #0xffffffff
  42f87c:	add	x1, x26, #0x3
  42f880:	mov	x0, x23
  42f884:	bl	4031e0 <xrealloc@plt>
  42f888:	ldr	x8, [x19, #16]
  42f88c:	add	x9, x0, x26
  42f890:	str	x0, [x8, #8]
  42f894:	strb	wzr, [x9, #2]
  42f898:	strh	w27, [x9]
  42f89c:	ldr	x23, [x24]
  42f8a0:	cbz	x23, 42f9e4 <ferror@plt+0x2c144>
  42f8a4:	ldr	x8, [x19, #16]
  42f8a8:	cbz	x8, 42f9ec <ferror@plt+0x2c14c>
  42f8ac:	ldr	x24, [x8, #8]
  42f8b0:	mov	x0, x24
  42f8b4:	bl	402fd0 <strlen@plt>
  42f8b8:	and	x26, x0, #0xffffffff
  42f8bc:	mov	x0, x23
  42f8c0:	bl	402fd0 <strlen@plt>
  42f8c4:	add	x8, x0, x26
  42f8c8:	add	x1, x8, #0x1
  42f8cc:	mov	x0, x24
  42f8d0:	bl	4031e0 <xrealloc@plt>
  42f8d4:	ldr	x8, [x19, #16]
  42f8d8:	mov	x1, x23
  42f8dc:	str	x0, [x8, #8]
  42f8e0:	add	x0, x0, x26
  42f8e4:	bl	403620 <strcpy@plt>
  42f8e8:	ldr	x2, [x20, x28, lsl #3]
  42f8ec:	cmp	x2, x22
  42f8f0:	b.eq	42f844 <ferror@plt+0x2bfa4>  // b.none
  42f8f4:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  42f8f8:	add	x0, sp, #0x8
  42f8fc:	add	x1, x1, #0x1c4
  42f900:	bl	4030a0 <sprintf@plt>
  42f904:	ldr	x8, [x19, #16]
  42f908:	cbz	x8, 42f9ec <ferror@plt+0x2c14c>
  42f90c:	ldr	x23, [x8, #8]
  42f910:	mov	x0, x23
  42f914:	bl	402fd0 <strlen@plt>
  42f918:	and	x22, x0, #0xffffffff
  42f91c:	add	x1, x22, #0x4
  42f920:	mov	x0, x23
  42f924:	bl	4031e0 <xrealloc@plt>
  42f928:	ldr	x8, [x19, #16]
  42f92c:	str	x0, [x8, #8]
  42f930:	mov	w8, #0x3d20                	// #15648
  42f934:	movk	w8, #0x20, lsl #16
  42f938:	str	w8, [x0, x22]
  42f93c:	ldr	x8, [x19, #16]
  42f940:	cbnz	x8, 42f804 <ferror@plt+0x2bf64>
  42f944:	b	42f9ec <ferror@plt+0x2c14c>
  42f948:	ldr	x8, [x19, #16]
  42f94c:	cbz	x8, 42f9ec <ferror@plt+0x2c14c>
  42f950:	ldr	x20, [x8, #8]
  42f954:	mov	x0, x20
  42f958:	bl	402fd0 <strlen@plt>
  42f95c:	and	x21, x0, #0xffffffff
  42f960:	add	x1, x21, #0x10
  42f964:	mov	x0, x20
  42f968:	bl	4031e0 <xrealloc@plt>
  42f96c:	adrp	x9, 44f000 <warn@@Base+0xee9c>
  42f970:	add	x9, x9, #0xa9d
  42f974:	ldr	x8, [x19, #16]
  42f978:	ldr	q0, [x9]
  42f97c:	str	x0, [x8, #8]
  42f980:	str	q0, [x0, x21]
  42f984:	ldr	x8, [x19, #16]
  42f988:	cbz	x8, 42f9ec <ferror@plt+0x2c14c>
  42f98c:	ldr	x20, [x8, #8]
  42f990:	mov	x0, x20
  42f994:	bl	402fd0 <strlen@plt>
  42f998:	and	x21, x0, #0xffffffff
  42f99c:	add	x1, x21, #0x3
  42f9a0:	mov	x0, x20
  42f9a4:	bl	4031e0 <xrealloc@plt>
  42f9a8:	ldr	x8, [x19, #16]
  42f9ac:	add	x9, x0, x21
  42f9b0:	mov	w10, #0x7d20                	// #32032
  42f9b4:	str	x0, [x8, #8]
  42f9b8:	mov	w0, #0x1                   	// #1
  42f9bc:	strb	wzr, [x9, #2]
  42f9c0:	strh	w10, [x9]
  42f9c4:	ldp	x20, x19, [sp, #112]
  42f9c8:	ldp	x22, x21, [sp, #96]
  42f9cc:	ldp	x24, x23, [sp, #80]
  42f9d0:	ldp	x26, x25, [sp, #64]
  42f9d4:	ldp	x28, x27, [sp, #48]
  42f9d8:	ldp	x29, x30, [sp, #32]
  42f9dc:	add	sp, sp, #0x80
  42f9e0:	ret
  42f9e4:	mov	w0, wzr
  42f9e8:	b	42f9c4 <ferror@plt+0x2c124>
  42f9ec:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42f9f0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42f9f4:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42f9f8:	add	x0, x0, #0x9ed
  42f9fc:	add	x1, x1, #0xa01
  42fa00:	add	x3, x3, #0xab0
  42fa04:	mov	w2, #0x17e                 	// #382
  42fa08:	bl	4037c0 <__assert_fail@plt>
  42fa0c:	stp	x29, x30, [sp, #-64]!
  42fa10:	stp	x22, x21, [sp, #32]
  42fa14:	stp	x20, x19, [sp, #48]
  42fa18:	ldr	x8, [x0, #16]
  42fa1c:	str	x23, [sp, #16]
  42fa20:	mov	x29, sp
  42fa24:	cbz	x8, 42fbbc <ferror@plt+0x2c31c>
  42fa28:	ldr	x21, [x8, #8]
  42fa2c:	mov	x19, x0
  42fa30:	mov	x20, x1
  42fa34:	mov	w1, #0x7c                  	// #124
  42fa38:	mov	x0, x21
  42fa3c:	bl	403560 <strchr@plt>
  42fa40:	cbz	x0, 42fab0 <ferror@plt+0x2c210>
  42fa44:	mov	x22, x0
  42fa48:	mov	x0, x21
  42fa4c:	bl	402fd0 <strlen@plt>
  42fa50:	mov	x21, x0
  42fa54:	mov	x0, x20
  42fa58:	bl	402fd0 <strlen@plt>
  42fa5c:	add	x0, x0, x21
  42fa60:	bl	403290 <xmalloc@plt>
  42fa64:	ldr	x23, [x19, #16]
  42fa68:	mov	x21, x0
  42fa6c:	ldr	x1, [x23, #8]
  42fa70:	sub	x2, x22, x1
  42fa74:	bl	402f70 <memcpy@plt>
  42fa78:	ldr	x8, [x23, #8]
  42fa7c:	mov	x1, x20
  42fa80:	sub	x8, x22, x8
  42fa84:	add	x0, x21, x8
  42fa88:	bl	403620 <strcpy@plt>
  42fa8c:	add	x1, x22, #0x1
  42fa90:	mov	x0, x21
  42fa94:	bl	403260 <strcat@plt>
  42fa98:	ldr	x8, [x19, #16]
  42fa9c:	ldr	x0, [x8, #8]
  42faa0:	bl	403510 <free@plt>
  42faa4:	ldr	x8, [x19, #16]
  42faa8:	str	x21, [x8, #8]
  42faac:	b	42fba4 <ferror@plt+0x2c304>
  42fab0:	mov	w1, #0x7c                  	// #124
  42fab4:	mov	x0, x20
  42fab8:	bl	403560 <strchr@plt>
  42fabc:	cbz	x0, 42fb24 <ferror@plt+0x2c284>
  42fac0:	mov	w1, #0x7b                  	// #123
  42fac4:	mov	x0, x21
  42fac8:	bl	403560 <strchr@plt>
  42facc:	cbnz	x0, 42fae0 <ferror@plt+0x2c240>
  42fad0:	mov	w1, #0x28                  	// #40
  42fad4:	mov	x0, x21
  42fad8:	bl	403560 <strchr@plt>
  42fadc:	cbz	x0, 42fb24 <ferror@plt+0x2c284>
  42fae0:	adrp	x1, 44b000 <warn@@Base+0xae9c>
  42fae4:	add	x1, x1, #0xacf
  42fae8:	mov	x0, x19
  42faec:	bl	42f61c <ferror@plt+0x2bd7c>
  42faf0:	ldr	x8, [x19, #16]
  42faf4:	cbz	x8, 42fbdc <ferror@plt+0x2c33c>
  42faf8:	ldr	x21, [x8, #8]
  42fafc:	mov	x0, x21
  42fb00:	bl	402fd0 <strlen@plt>
  42fb04:	and	x22, x0, #0xffffffff
  42fb08:	add	x1, x22, #0x2
  42fb0c:	mov	x0, x21
  42fb10:	bl	4031e0 <xrealloc@plt>
  42fb14:	ldr	x8, [x19, #16]
  42fb18:	mov	w9, #0x29                  	// #41
  42fb1c:	str	x0, [x8, #8]
  42fb20:	strh	w9, [x0, x22]
  42fb24:	ldrb	w8, [x20]
  42fb28:	cbz	w8, 42fba4 <ferror@plt+0x2c304>
  42fb2c:	ldr	x8, [x19, #16]
  42fb30:	cbz	x8, 42fbdc <ferror@plt+0x2c33c>
  42fb34:	ldr	x21, [x8, #8]
  42fb38:	mov	x0, x21
  42fb3c:	bl	402fd0 <strlen@plt>
  42fb40:	and	x22, x0, #0xffffffff
  42fb44:	add	x1, x22, #0x2
  42fb48:	mov	x0, x21
  42fb4c:	bl	4031e0 <xrealloc@plt>
  42fb50:	ldr	x8, [x19, #16]
  42fb54:	mov	w9, #0x20                  	// #32
  42fb58:	str	x0, [x8, #8]
  42fb5c:	strh	w9, [x0, x22]
  42fb60:	ldr	x8, [x19, #16]
  42fb64:	cbz	x8, 42fbdc <ferror@plt+0x2c33c>
  42fb68:	ldr	x21, [x8, #8]
  42fb6c:	mov	x0, x21
  42fb70:	bl	402fd0 <strlen@plt>
  42fb74:	and	x22, x0, #0xffffffff
  42fb78:	mov	x0, x20
  42fb7c:	bl	402fd0 <strlen@plt>
  42fb80:	add	x8, x0, x22
  42fb84:	add	x1, x8, #0x1
  42fb88:	mov	x0, x21
  42fb8c:	bl	4031e0 <xrealloc@plt>
  42fb90:	ldr	x8, [x19, #16]
  42fb94:	mov	x1, x20
  42fb98:	str	x0, [x8, #8]
  42fb9c:	add	x0, x0, x22
  42fba0:	bl	403620 <strcpy@plt>
  42fba4:	ldp	x20, x19, [sp, #48]
  42fba8:	ldp	x22, x21, [sp, #32]
  42fbac:	ldr	x23, [sp, #16]
  42fbb0:	mov	w0, #0x1                   	// #1
  42fbb4:	ldp	x29, x30, [sp], #64
  42fbb8:	ret
  42fbbc:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42fbc0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42fbc4:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42fbc8:	add	x0, x0, #0x9ed
  42fbcc:	add	x1, x1, #0xa01
  42fbd0:	add	x3, x3, #0xb16
  42fbd4:	mov	w2, #0x1a5                 	// #421
  42fbd8:	bl	4037c0 <__assert_fail@plt>
  42fbdc:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  42fbe0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42fbe4:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  42fbe8:	add	x0, x0, #0x9ed
  42fbec:	add	x1, x1, #0xa01
  42fbf0:	add	x3, x3, #0xab0
  42fbf4:	mov	w2, #0x17e                 	// #382
  42fbf8:	bl	4037c0 <__assert_fail@plt>
  42fbfc:	stp	x29, x30, [sp, #-32]!
  42fc00:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  42fc04:	ldr	w9, [x9, #96]
  42fc08:	str	x19, [sp, #16]
  42fc0c:	mov	x29, sp
  42fc10:	cbz	w9, 42fc20 <ferror@plt+0x2c380>
  42fc14:	ldr	x19, [sp, #16]
  42fc18:	ldp	x29, x30, [sp], #32
  42fc1c:	ret
  42fc20:	ldrb	w9, [x1, #32]
  42fc24:	mov	x8, x1
  42fc28:	tbz	w9, #0, 42fc14 <ferror@plt+0x2c374>
  42fc2c:	adrp	x10, 46c000 <_bfd_std_section+0x3118>
  42fc30:	ldr	x9, [x8, #40]
  42fc34:	ldr	x10, [x10, #104]
  42fc38:	subs	x3, x10, x9
  42fc3c:	b.cc	42fc14 <ferror@plt+0x2c374>  // b.lo, b.ul, b.last
  42fc40:	ldr	x11, [x8, #56]
  42fc44:	add	x9, x11, x9
  42fc48:	cmp	x10, x9
  42fc4c:	b.cs	42fc14 <ferror@plt+0x2c374>  // b.hs, b.nlast
  42fc50:	ldr	x9, [x0, #8]
  42fc54:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  42fc58:	add	x19, x19, #0x60
  42fc5c:	add	x4, x19, #0x10
  42fc60:	ldr	x9, [x9, #568]
  42fc64:	add	x5, x19, #0x18
  42fc68:	add	x6, x19, #0x4
  42fc6c:	mov	x1, x2
  42fc70:	mov	x2, x8
  42fc74:	mov	x7, xzr
  42fc78:	blr	x9
  42fc7c:	str	w0, [x19]
  42fc80:	ldr	x19, [sp, #16]
  42fc84:	ldp	x29, x30, [sp], #32
  42fc88:	ret
  42fc8c:	stp	x29, x30, [sp, #-16]!
  42fc90:	ldr	w8, [x0, #8]
  42fc94:	mov	x29, sp
  42fc98:	cbnz	w8, 42fcbc <ferror@plt+0x2c41c>
  42fc9c:	ldr	x0, [x0]
  42fca0:	mov	x2, x1
  42fca4:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  42fca8:	add	x1, x1, #0x4d3
  42fcac:	bl	403880 <fprintf@plt>
  42fcb0:	mov	w0, #0x1                   	// #1
  42fcb4:	ldp	x29, x30, [sp], #16
  42fcb8:	ret
  42fcbc:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  42fcc0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42fcc4:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42fcc8:	add	x0, x0, #0x1f8
  42fccc:	add	x1, x1, #0xa01
  42fcd0:	add	x3, x3, #0x20a
  42fcd4:	mov	w2, #0x21b                 	// #539
  42fcd8:	bl	4037c0 <__assert_fail@plt>
  42fcdc:	stp	x29, x30, [sp, #-16]!
  42fce0:	ldr	w8, [x0, #8]
  42fce4:	mov	x29, sp
  42fce8:	cbnz	w8, 42fd0c <ferror@plt+0x2c46c>
  42fcec:	ldr	x0, [x0]
  42fcf0:	mov	x2, x1
  42fcf4:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  42fcf8:	add	x1, x1, #0x4d2
  42fcfc:	bl	403880 <fprintf@plt>
  42fd00:	mov	w0, #0x1                   	// #1
  42fd04:	ldp	x29, x30, [sp], #16
  42fd08:	ret
  42fd0c:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  42fd10:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42fd14:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  42fd18:	add	x0, x0, #0x1f8
  42fd1c:	add	x1, x1, #0xa01
  42fd20:	add	x3, x3, #0x246
  42fd24:	mov	w2, #0x229                 	// #553
  42fd28:	bl	4037c0 <__assert_fail@plt>
  42fd2c:	sub	sp, sp, #0x60
  42fd30:	stp	x29, x30, [sp, #32]
  42fd34:	stp	x24, x23, [sp, #48]
  42fd38:	stp	x22, x21, [sp, #64]
  42fd3c:	stp	x20, x19, [sp, #80]
  42fd40:	ldr	w8, [x0, #8]
  42fd44:	adrp	x9, 450000 <warn@@Base+0xfe9c>
  42fd48:	adrp	x10, 450000 <warn@@Base+0xfe9c>
  42fd4c:	mov	x19, x0
  42fd50:	add	w8, w8, #0x2
  42fd54:	add	x9, x9, #0xf6
  42fd58:	add	x10, x10, #0xfe
  42fd5c:	cmp	w3, #0x0
  42fd60:	str	w8, [x0, #8]
  42fd64:	mov	w0, #0x38                  	// #56
  42fd68:	add	x29, sp, #0x20
  42fd6c:	mov	w22, w4
  42fd70:	mov	w20, w2
  42fd74:	mov	x21, x1
  42fd78:	csel	x23, x10, x9, eq  // eq = none
  42fd7c:	bl	403290 <xmalloc@plt>
  42fd80:	movi	v0.2d, #0x0
  42fd84:	mov	x24, x0
  42fd88:	stp	q0, q0, [x0]
  42fd8c:	str	q0, [x0, #32]
  42fd90:	str	xzr, [x0, #48]
  42fd94:	mov	x0, x23
  42fd98:	bl	4032c0 <xstrdup@plt>
  42fd9c:	mov	w8, #0x3                   	// #3
  42fda0:	str	xzr, [x24, #24]
  42fda4:	str	w8, [x24, #16]
  42fda8:	ldr	x8, [x19, #16]
  42fdac:	stp	x8, x0, [x24]
  42fdb0:	str	x24, [x19, #16]
  42fdb4:	cbz	x21, 42fdec <ferror@plt+0x2c54c>
  42fdb8:	cbz	x24, 430040 <ferror@plt+0x2c7a0>
  42fdbc:	mov	x23, x0
  42fdc0:	bl	402fd0 <strlen@plt>
  42fdc4:	and	x24, x0, #0xffffffff
  42fdc8:	mov	x0, x21
  42fdcc:	bl	402fd0 <strlen@plt>
  42fdd0:	add	x8, x0, x24
  42fdd4:	add	x1, x8, #0x1
  42fdd8:	mov	x0, x23
  42fddc:	bl	4031e0 <xrealloc@plt>
  42fde0:	ldr	x8, [x19, #16]
  42fde4:	mov	x1, x21
  42fde8:	b	42fe38 <ferror@plt+0x2c598>
  42fdec:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  42fdf0:	add	x1, x1, #0xc8f
  42fdf4:	mov	x0, sp
  42fdf8:	mov	w2, w20
  42fdfc:	bl	4030a0 <sprintf@plt>
  42fe00:	ldr	x8, [x19, #16]
  42fe04:	cbz	x8, 430040 <ferror@plt+0x2c7a0>
  42fe08:	ldr	x23, [x8, #8]
  42fe0c:	mov	x0, x23
  42fe10:	bl	402fd0 <strlen@plt>
  42fe14:	and	x24, x0, #0xffffffff
  42fe18:	mov	x0, sp
  42fe1c:	bl	402fd0 <strlen@plt>
  42fe20:	add	x8, x0, x24
  42fe24:	add	x1, x8, #0x1
  42fe28:	mov	x0, x23
  42fe2c:	bl	4031e0 <xrealloc@plt>
  42fe30:	ldr	x8, [x19, #16]
  42fe34:	mov	x1, sp
  42fe38:	str	x0, [x8, #8]
  42fe3c:	add	x0, x0, x24
  42fe40:	bl	403620 <strcpy@plt>
  42fe44:	ldr	x8, [x19, #16]
  42fe48:	cbz	x8, 430040 <ferror@plt+0x2c7a0>
  42fe4c:	ldr	x23, [x8, #8]
  42fe50:	mov	x0, x23
  42fe54:	bl	402fd0 <strlen@plt>
  42fe58:	and	x24, x0, #0xffffffff
  42fe5c:	add	x1, x24, #0x3
  42fe60:	mov	x0, x23
  42fe64:	bl	4031e0 <xrealloc@plt>
  42fe68:	ldr	x8, [x19, #16]
  42fe6c:	add	x9, x0, x24
  42fe70:	mov	w10, #0x7b20                	// #31520
  42fe74:	str	x0, [x8, #8]
  42fe78:	strb	wzr, [x9, #2]
  42fe7c:	strh	w10, [x9]
  42fe80:	cbnz	x21, 42fe88 <ferror@plt+0x2c5e8>
  42fe84:	cbz	w22, 42ffb0 <ferror@plt+0x2c710>
  42fe88:	ldr	x8, [x19, #16]
  42fe8c:	cbz	x8, 430040 <ferror@plt+0x2c7a0>
  42fe90:	ldr	x23, [x8, #8]
  42fe94:	mov	x0, x23
  42fe98:	bl	402fd0 <strlen@plt>
  42fe9c:	and	x24, x0, #0xffffffff
  42fea0:	add	x1, x24, #0x4
  42fea4:	mov	x0, x23
  42fea8:	bl	4031e0 <xrealloc@plt>
  42feac:	ldr	x8, [x19, #16]
  42feb0:	mov	w9, #0x2f20                	// #12064
  42feb4:	movk	w9, #0x2a, lsl #16
  42feb8:	str	x0, [x8, #8]
  42febc:	str	w9, [x0, x24]
  42fec0:	cbz	w22, 42ff1c <ferror@plt+0x2c67c>
  42fec4:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42fec8:	add	x1, x1, #0x27b
  42fecc:	mov	x0, sp
  42fed0:	mov	w2, w22
  42fed4:	bl	4030a0 <sprintf@plt>
  42fed8:	ldr	x8, [x19, #16]
  42fedc:	cbz	x8, 430040 <ferror@plt+0x2c7a0>
  42fee0:	ldr	x22, [x8, #8]
  42fee4:	mov	x0, x22
  42fee8:	bl	402fd0 <strlen@plt>
  42feec:	and	x23, x0, #0xffffffff
  42fef0:	mov	x0, sp
  42fef4:	bl	402fd0 <strlen@plt>
  42fef8:	add	x8, x0, x23
  42fefc:	add	x1, x8, #0x1
  42ff00:	mov	x0, x22
  42ff04:	bl	4031e0 <xrealloc@plt>
  42ff08:	ldr	x8, [x19, #16]
  42ff0c:	mov	x1, sp
  42ff10:	str	x0, [x8, #8]
  42ff14:	add	x0, x0, x23
  42ff18:	bl	403620 <strcpy@plt>
  42ff1c:	cbz	x21, 42ff78 <ferror@plt+0x2c6d8>
  42ff20:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  42ff24:	add	x1, x1, #0x284
  42ff28:	mov	x0, sp
  42ff2c:	mov	w2, w20
  42ff30:	bl	4030a0 <sprintf@plt>
  42ff34:	ldr	x8, [x19, #16]
  42ff38:	cbz	x8, 430040 <ferror@plt+0x2c7a0>
  42ff3c:	ldr	x20, [x8, #8]
  42ff40:	mov	x0, x20
  42ff44:	bl	402fd0 <strlen@plt>
  42ff48:	and	x21, x0, #0xffffffff
  42ff4c:	mov	x0, sp
  42ff50:	bl	402fd0 <strlen@plt>
  42ff54:	add	x8, x0, x21
  42ff58:	add	x1, x8, #0x1
  42ff5c:	mov	x0, x20
  42ff60:	bl	4031e0 <xrealloc@plt>
  42ff64:	ldr	x8, [x19, #16]
  42ff68:	mov	x1, sp
  42ff6c:	str	x0, [x8, #8]
  42ff70:	add	x0, x0, x21
  42ff74:	bl	403620 <strcpy@plt>
  42ff78:	ldr	x8, [x19, #16]
  42ff7c:	cbz	x8, 430040 <ferror@plt+0x2c7a0>
  42ff80:	ldr	x20, [x8, #8]
  42ff84:	mov	x0, x20
  42ff88:	bl	402fd0 <strlen@plt>
  42ff8c:	and	x21, x0, #0xffffffff
  42ff90:	add	x1, x21, #0x4
  42ff94:	mov	x0, x20
  42ff98:	bl	4031e0 <xrealloc@plt>
  42ff9c:	ldr	x8, [x19, #16]
  42ffa0:	mov	w9, #0x2a20                	// #10784
  42ffa4:	movk	w9, #0x2f, lsl #16
  42ffa8:	str	x0, [x8, #8]
  42ffac:	str	w9, [x0, x21]
  42ffb0:	ldr	x8, [x19, #16]
  42ffb4:	cbz	x8, 430040 <ferror@plt+0x2c7a0>
  42ffb8:	ldr	x20, [x8, #8]
  42ffbc:	mov	x0, x20
  42ffc0:	bl	402fd0 <strlen@plt>
  42ffc4:	and	x21, x0, #0xffffffff
  42ffc8:	add	x1, x21, #0x2
  42ffcc:	mov	x0, x20
  42ffd0:	bl	4031e0 <xrealloc@plt>
  42ffd4:	ldr	x8, [x19, #16]
  42ffd8:	mov	w9, #0xa                   	// #10
  42ffdc:	str	x0, [x8, #8]
  42ffe0:	strh	w9, [x0, x21]
  42ffe4:	ldr	x8, [x19, #16]
  42ffe8:	str	wzr, [x8, #16]
  42ffec:	ldr	w9, [x19, #8]
  42fff0:	cbz	w9, 430060 <ferror@plt+0x2c7c0>
  42fff4:	cbz	x8, 430040 <ferror@plt+0x2c7a0>
  42fff8:	mov	w21, wzr
  42fffc:	mov	w22, #0x20                  	// #32
  430000:	ldr	x20, [x8, #8]
  430004:	mov	x0, x20
  430008:	bl	402fd0 <strlen@plt>
  43000c:	and	x23, x0, #0xffffffff
  430010:	add	x1, x23, #0x2
  430014:	mov	x0, x20
  430018:	bl	4031e0 <xrealloc@plt>
  43001c:	ldr	x8, [x19, #16]
  430020:	add	w21, w21, #0x1
  430024:	str	x0, [x8, #8]
  430028:	strh	w22, [x0, x23]
  43002c:	ldr	w8, [x19, #8]
  430030:	cmp	w21, w8
  430034:	b.cs	430060 <ferror@plt+0x2c7c0>  // b.hs, b.nlast
  430038:	ldr	x8, [x19, #16]
  43003c:	cbnz	x8, 430000 <ferror@plt+0x2c760>
  430040:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  430044:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430048:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  43004c:	add	x0, x0, #0x9ed
  430050:	add	x1, x1, #0xa01
  430054:	add	x3, x3, #0xab0
  430058:	mov	w2, #0x17e                 	// #382
  43005c:	bl	4037c0 <__assert_fail@plt>
  430060:	ldp	x20, x19, [sp, #80]
  430064:	ldp	x22, x21, [sp, #64]
  430068:	ldp	x24, x23, [sp, #48]
  43006c:	ldp	x29, x30, [sp, #32]
  430070:	mov	w0, #0x1                   	// #1
  430074:	add	sp, sp, #0x60
  430078:	ret
  43007c:	sub	sp, sp, #0x60
  430080:	stp	x29, x30, [sp, #32]
  430084:	stp	x24, x23, [sp, #48]
  430088:	stp	x22, x21, [sp, #64]
  43008c:	stp	x20, x19, [sp, #80]
  430090:	add	x29, sp, #0x20
  430094:	mov	w20, w4
  430098:	mov	x22, x3
  43009c:	mov	x21, x2
  4300a0:	mov	x19, x0
  4300a4:	bl	42fa0c <ferror@plt+0x2c16c>
  4300a8:	cbz	w0, 430370 <ferror@plt+0x2cad0>
  4300ac:	ldr	x8, [x19, #16]
  4300b0:	cbz	x8, 430388 <ferror@plt+0x2cae8>
  4300b4:	ldr	x23, [x8, #8]
  4300b8:	mov	x0, x23
  4300bc:	bl	402fd0 <strlen@plt>
  4300c0:	and	x24, x0, #0xffffffff
  4300c4:	add	x1, x24, #0x6
  4300c8:	mov	x0, x23
  4300cc:	bl	4031e0 <xrealloc@plt>
  4300d0:	ldr	x8, [x19, #16]
  4300d4:	mov	w11, #0x203b                	// #8251
  4300d8:	add	x9, x0, x24
  4300dc:	mov	w10, #0x20                  	// #32
  4300e0:	movk	w11, #0x2a2f, lsl #16
  4300e4:	str	x0, [x8, #8]
  4300e8:	strh	w10, [x9, #4]
  4300ec:	str	w11, [x9]
  4300f0:	cbz	x22, 4301cc <ferror@plt+0x2c92c>
  4300f4:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4300f8:	add	x1, x1, #0xede
  4300fc:	add	x0, sp, #0x8
  430100:	mov	x2, x22
  430104:	bl	4030a0 <sprintf@plt>
  430108:	ldr	x8, [x19, #16]
  43010c:	cbz	x8, 430388 <ferror@plt+0x2cae8>
  430110:	ldr	x22, [x8, #8]
  430114:	mov	x0, x22
  430118:	bl	402fd0 <strlen@plt>
  43011c:	and	x23, x0, #0xffffffff
  430120:	add	x1, x23, #0x9
  430124:	mov	x0, x22
  430128:	bl	4031e0 <xrealloc@plt>
  43012c:	adrp	x9, 450000 <warn@@Base+0xfe9c>
  430130:	add	x9, x9, #0x291
  430134:	ldr	x8, [x19, #16]
  430138:	ldr	x9, [x9]
  43013c:	add	x10, x0, x23
  430140:	str	x0, [x8, #8]
  430144:	strb	wzr, [x10, #8]
  430148:	str	x9, [x10]
  43014c:	ldr	x8, [x19, #16]
  430150:	cbz	x8, 430388 <ferror@plt+0x2cae8>
  430154:	ldr	x22, [x8, #8]
  430158:	mov	x0, x22
  43015c:	bl	402fd0 <strlen@plt>
  430160:	and	x23, x0, #0xffffffff
  430164:	add	x0, sp, #0x8
  430168:	bl	402fd0 <strlen@plt>
  43016c:	add	x8, x0, x23
  430170:	add	x1, x8, #0x1
  430174:	mov	x0, x22
  430178:	bl	4031e0 <xrealloc@plt>
  43017c:	ldr	x8, [x19, #16]
  430180:	add	x1, sp, #0x8
  430184:	str	x0, [x8, #8]
  430188:	add	x0, x0, x23
  43018c:	bl	403620 <strcpy@plt>
  430190:	ldr	x8, [x19, #16]
  430194:	cbz	x8, 430388 <ferror@plt+0x2cae8>
  430198:	ldr	x22, [x8, #8]
  43019c:	mov	x0, x22
  4301a0:	bl	402fd0 <strlen@plt>
  4301a4:	and	x23, x0, #0xffffffff
  4301a8:	add	x1, x23, #0x3
  4301ac:	mov	x0, x22
  4301b0:	bl	4031e0 <xrealloc@plt>
  4301b4:	ldr	x8, [x19, #16]
  4301b8:	add	x9, x0, x23
  4301bc:	mov	w10, #0x202c                	// #8236
  4301c0:	str	x0, [x8, #8]
  4301c4:	strb	wzr, [x9, #2]
  4301c8:	strh	w10, [x9]
  4301cc:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4301d0:	add	x1, x1, #0xede
  4301d4:	add	x0, sp, #0x8
  4301d8:	mov	x2, x21
  4301dc:	bl	4030a0 <sprintf@plt>
  4301e0:	ldr	x8, [x19, #16]
  4301e4:	cbz	x8, 430388 <ferror@plt+0x2cae8>
  4301e8:	ldr	x21, [x8, #8]
  4301ec:	mov	x0, x21
  4301f0:	bl	402fd0 <strlen@plt>
  4301f4:	and	x22, x0, #0xffffffff
  4301f8:	add	x1, x22, #0x8
  4301fc:	mov	x0, x21
  430200:	bl	4031e0 <xrealloc@plt>
  430204:	ldr	x8, [x19, #16]
  430208:	mov	x9, #0x6962                	// #26978
  43020c:	movk	x9, #0x7074, lsl #16
  430210:	movk	x9, #0x736f, lsl #32
  430214:	movk	x9, #0x20, lsl #48
  430218:	str	x0, [x8, #8]
  43021c:	str	x9, [x0, x22]
  430220:	ldr	x8, [x19, #16]
  430224:	cbz	x8, 430388 <ferror@plt+0x2cae8>
  430228:	ldr	x21, [x8, #8]
  43022c:	mov	x0, x21
  430230:	bl	402fd0 <strlen@plt>
  430234:	and	x22, x0, #0xffffffff
  430238:	add	x0, sp, #0x8
  43023c:	bl	402fd0 <strlen@plt>
  430240:	add	x8, x0, x22
  430244:	add	x1, x8, #0x1
  430248:	mov	x0, x21
  43024c:	bl	4031e0 <xrealloc@plt>
  430250:	ldr	x8, [x19, #16]
  430254:	add	x1, sp, #0x8
  430258:	str	x0, [x8, #8]
  43025c:	add	x0, x0, x22
  430260:	bl	403620 <strcpy@plt>
  430264:	ldr	x8, [x19, #16]
  430268:	cbz	x8, 430388 <ferror@plt+0x2cae8>
  43026c:	ldr	x21, [x8, #8]
  430270:	mov	x0, x21
  430274:	bl	402fd0 <strlen@plt>
  430278:	and	x22, x0, #0xffffffff
  43027c:	add	x1, x22, #0x5
  430280:	mov	x0, x21
  430284:	bl	4031e0 <xrealloc@plt>
  430288:	ldr	x8, [x19, #16]
  43028c:	mov	w10, #0x2a20                	// #10784
  430290:	add	x9, x0, x22
  430294:	movk	w10, #0xa2f, lsl #16
  430298:	str	x0, [x8, #8]
  43029c:	strb	wzr, [x9, #4]
  4302a0:	str	w10, [x9]
  4302a4:	ldr	w8, [x19, #8]
  4302a8:	cbz	w8, 4302f4 <ferror@plt+0x2ca54>
  4302ac:	mov	w22, wzr
  4302b0:	mov	w23, #0x20                  	// #32
  4302b4:	ldr	x8, [x19, #16]
  4302b8:	cbz	x8, 430388 <ferror@plt+0x2cae8>
  4302bc:	ldr	x21, [x8, #8]
  4302c0:	mov	x0, x21
  4302c4:	bl	402fd0 <strlen@plt>
  4302c8:	and	x24, x0, #0xffffffff
  4302cc:	add	x1, x24, #0x2
  4302d0:	mov	x0, x21
  4302d4:	bl	4031e0 <xrealloc@plt>
  4302d8:	ldr	x8, [x19, #16]
  4302dc:	add	w22, w22, #0x1
  4302e0:	str	x0, [x8, #8]
  4302e4:	strh	w23, [x0, x24]
  4302e8:	ldr	w8, [x19, #8]
  4302ec:	cmp	w22, w8
  4302f0:	b.cc	4302b4 <ferror@plt+0x2ca14>  // b.lo, b.ul, b.last
  4302f4:	ldr	x0, [x19, #16]
  4302f8:	cbz	x0, 4303a8 <ferror@plt+0x2cb08>
  4302fc:	ldr	x8, [x0]
  430300:	str	x8, [x19, #16]
  430304:	ldr	x21, [x0, #8]
  430308:	bl	403510 <free@plt>
  43030c:	cbz	x21, 43036c <ferror@plt+0x2cacc>
  430310:	mov	x0, x19
  430314:	mov	w1, w20
  430318:	bl	432210 <ferror@plt+0x2e970>
  43031c:	cbz	w0, 430370 <ferror@plt+0x2cad0>
  430320:	ldr	x8, [x19, #16]
  430324:	cbz	x8, 430388 <ferror@plt+0x2cae8>
  430328:	ldr	x20, [x8, #8]
  43032c:	mov	x0, x20
  430330:	bl	402fd0 <strlen@plt>
  430334:	and	x22, x0, #0xffffffff
  430338:	mov	x0, x21
  43033c:	bl	402fd0 <strlen@plt>
  430340:	add	x8, x0, x22
  430344:	add	x1, x8, #0x1
  430348:	mov	x0, x20
  43034c:	bl	4031e0 <xrealloc@plt>
  430350:	ldr	x8, [x19, #16]
  430354:	mov	x1, x21
  430358:	str	x0, [x8, #8]
  43035c:	add	x0, x0, x22
  430360:	bl	403620 <strcpy@plt>
  430364:	mov	w0, #0x1                   	// #1
  430368:	b	430370 <ferror@plt+0x2cad0>
  43036c:	mov	w0, wzr
  430370:	ldp	x20, x19, [sp, #80]
  430374:	ldp	x22, x21, [sp, #64]
  430378:	ldp	x24, x23, [sp, #48]
  43037c:	ldp	x29, x30, [sp, #32]
  430380:	add	sp, sp, #0x60
  430384:	ret
  430388:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  43038c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430390:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  430394:	add	x0, x0, #0x9ed
  430398:	add	x1, x1, #0xa01
  43039c:	add	x3, x3, #0xab0
  4303a0:	mov	w2, #0x17e                 	// #382
  4303a4:	bl	4037c0 <__assert_fail@plt>
  4303a8:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  4303ac:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  4303b0:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  4303b4:	add	x0, x0, #0x9ed
  4303b8:	add	x1, x1, #0xa01
  4303bc:	add	x3, x3, #0xb9f
  4303c0:	mov	w2, #0x1e0                 	// #480
  4303c4:	bl	4037c0 <__assert_fail@plt>
  4303c8:	stp	x29, x30, [sp, #-32]!
  4303cc:	ldr	x8, [x0, #16]
  4303d0:	str	x19, [sp, #16]
  4303d4:	mov	x29, sp
  4303d8:	cbz	x8, 430458 <ferror@plt+0x2cbb8>
  4303dc:	ldr	w9, [x0, #8]
  4303e0:	cmp	w9, #0x1
  4303e4:	b.ls	430478 <ferror@plt+0x2cbd8>  // b.plast
  4303e8:	sub	w9, w9, #0x2
  4303ec:	str	w9, [x0, #8]
  4303f0:	ldr	x19, [x8, #8]
  4303f4:	mov	x0, x19
  4303f8:	bl	402fd0 <strlen@plt>
  4303fc:	add	x8, x19, x0
  430400:	ldurb	w9, [x8, #-2]
  430404:	cmp	w9, #0x20
  430408:	b.ne	430438 <ferror@plt+0x2cb98>  // b.any
  43040c:	ldurb	w9, [x8, #-1]
  430410:	cmp	w9, #0x20
  430414:	b.ne	430438 <ferror@plt+0x2cb98>  // b.any
  430418:	ldrb	w9, [x8]
  43041c:	cbnz	w9, 430438 <ferror@plt+0x2cb98>
  430420:	ldr	x19, [sp, #16]
  430424:	mov	w9, #0x7d                  	// #125
  430428:	mov	w0, #0x1                   	// #1
  43042c:	sturh	w9, [x8, #-2]
  430430:	ldp	x29, x30, [sp], #32
  430434:	ret
  430438:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  43043c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430440:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  430444:	add	x0, x0, #0x32e
  430448:	add	x1, x1, #0xa01
  43044c:	add	x3, x3, #0x2f5
  430450:	mov	w2, #0x4b6                 	// #1206
  430454:	bl	4037c0 <__assert_fail@plt>
  430458:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  43045c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430460:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  430464:	add	x0, x0, #0x9ed
  430468:	add	x1, x1, #0xa01
  43046c:	add	x3, x3, #0x2f5
  430470:	mov	w2, #0x4af                 	// #1199
  430474:	bl	4037c0 <__assert_fail@plt>
  430478:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  43047c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430480:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  430484:	add	x0, x0, #0x31c
  430488:	add	x1, x1, #0xa01
  43048c:	add	x3, x3, #0x2f5
  430490:	mov	w2, #0x4b0                 	// #1200
  430494:	bl	4037c0 <__assert_fail@plt>
  430498:	sub	sp, sp, #0x80
  43049c:	stp	x29, x30, [sp, #32]
  4304a0:	stp	x28, x27, [sp, #48]
  4304a4:	stp	x26, x25, [sp, #64]
  4304a8:	stp	x24, x23, [sp, #80]
  4304ac:	stp	x22, x21, [sp, #96]
  4304b0:	stp	x20, x19, [sp, #112]
  4304b4:	ldr	w8, [x0, #8]
  4304b8:	mov	w23, w6
  4304bc:	mov	w24, w5
  4304c0:	mov	w25, w4
  4304c4:	mov	w26, w3
  4304c8:	mov	w20, w2
  4304cc:	mov	x21, x1
  4304d0:	mov	x19, x0
  4304d4:	mov	x22, xzr
  4304d8:	add	w8, w8, #0x2
  4304dc:	add	x29, sp, #0x20
  4304e0:	str	w8, [x0, #8]
  4304e4:	cbz	w5, 430508 <ferror@plt+0x2cc68>
  4304e8:	cbnz	w23, 430508 <ferror@plt+0x2cc68>
  4304ec:	ldr	x0, [x19, #16]
  4304f0:	cbz	x0, 43099c <ferror@plt+0x2d0fc>
  4304f4:	ldr	x8, [x0]
  4304f8:	str	x8, [x19, #16]
  4304fc:	ldr	x22, [x0, #8]
  430500:	bl	403510 <free@plt>
  430504:	cbz	x22, 430958 <ferror@plt+0x2d0b8>
  430508:	adrp	x8, 44f000 <warn@@Base+0xee9c>
  43050c:	adrp	x9, 44f000 <warn@@Base+0xee9c>
  430510:	add	x8, x8, #0xc6f
  430514:	add	x9, x9, #0xc69
  430518:	cmp	w26, #0x0
  43051c:	mov	w0, #0x38                  	// #56
  430520:	csel	x26, x9, x8, eq  // eq = none
  430524:	bl	403290 <xmalloc@plt>
  430528:	movi	v0.2d, #0x0
  43052c:	mov	x27, x0
  430530:	stp	q0, q0, [x0]
  430534:	str	q0, [x0, #32]
  430538:	str	xzr, [x0, #48]
  43053c:	mov	x0, x26
  430540:	bl	4032c0 <xstrdup@plt>
  430544:	mov	w8, #0x3                   	// #3
  430548:	str	x0, [x27, #8]
  43054c:	str	xzr, [x27, #24]
  430550:	mov	x28, x19
  430554:	str	w8, [x27, #16]
  430558:	ldr	x8, [x28, #16]!
  43055c:	str	x8, [x27]
  430560:	str	x27, [x28]
  430564:	cbz	x21, 43059c <ferror@plt+0x2ccfc>
  430568:	cbz	x27, 43097c <ferror@plt+0x2d0dc>
  43056c:	mov	x26, x0
  430570:	bl	402fd0 <strlen@plt>
  430574:	and	x27, x0, #0xffffffff
  430578:	mov	x0, x21
  43057c:	bl	402fd0 <strlen@plt>
  430580:	add	x8, x0, x27
  430584:	add	x1, x8, #0x1
  430588:	mov	x0, x26
  43058c:	bl	4031e0 <xrealloc@plt>
  430590:	ldr	x8, [x28]
  430594:	mov	x1, x21
  430598:	b	4305e8 <ferror@plt+0x2cd48>
  43059c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  4305a0:	add	x1, x1, #0xc8f
  4305a4:	mov	x0, sp
  4305a8:	mov	w2, w20
  4305ac:	bl	4030a0 <sprintf@plt>
  4305b0:	ldr	x8, [x28]
  4305b4:	cbz	x8, 43097c <ferror@plt+0x2d0dc>
  4305b8:	ldr	x26, [x8, #8]
  4305bc:	mov	x0, x26
  4305c0:	bl	402fd0 <strlen@plt>
  4305c4:	and	x27, x0, #0xffffffff
  4305c8:	mov	x0, sp
  4305cc:	bl	402fd0 <strlen@plt>
  4305d0:	add	x8, x0, x27
  4305d4:	add	x1, x8, #0x1
  4305d8:	mov	x0, x26
  4305dc:	bl	4031e0 <xrealloc@plt>
  4305e0:	ldr	x8, [x28]
  4305e4:	mov	x1, sp
  4305e8:	str	x0, [x8, #8]
  4305ec:	add	x0, x0, x27
  4305f0:	bl	403620 <strcpy@plt>
  4305f4:	ldr	x8, [x28]
  4305f8:	cbz	x8, 43097c <ferror@plt+0x2d0dc>
  4305fc:	ldr	x26, [x8, #8]
  430600:	mov	x0, x26
  430604:	bl	402fd0 <strlen@plt>
  430608:	and	x27, x0, #0xffffffff
  43060c:	add	x1, x27, #0x3
  430610:	mov	x0, x26
  430614:	bl	4031e0 <xrealloc@plt>
  430618:	ldr	x8, [x28]
  43061c:	add	x9, x0, x27
  430620:	mov	w10, #0x7b20                	// #31520
  430624:	str	x0, [x8, #8]
  430628:	strb	wzr, [x9, #2]
  43062c:	strh	w10, [x9]
  430630:	cbnz	x21, 430640 <ferror@plt+0x2cda0>
  430634:	orr	w8, w24, w25
  430638:	orr	w8, w8, w23
  43063c:	cbz	w8, 430840 <ferror@plt+0x2cfa0>
  430640:	ldr	x8, [x28]
  430644:	cbz	x8, 43097c <ferror@plt+0x2d0dc>
  430648:	ldr	x26, [x8, #8]
  43064c:	mov	x0, x26
  430650:	bl	402fd0 <strlen@plt>
  430654:	and	x27, x0, #0xffffffff
  430658:	add	x1, x27, #0x4
  43065c:	mov	x0, x26
  430660:	bl	4031e0 <xrealloc@plt>
  430664:	ldr	x8, [x28]
  430668:	mov	w9, #0x2f20                	// #12064
  43066c:	movk	w9, #0x2a, lsl #16
  430670:	str	x0, [x8, #8]
  430674:	str	w9, [x0, x27]
  430678:	cbz	w25, 43071c <ferror@plt+0x2ce7c>
  43067c:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  430680:	add	x1, x1, #0x288
  430684:	mov	x0, sp
  430688:	mov	w2, w25
  43068c:	bl	4030a0 <sprintf@plt>
  430690:	ldr	x8, [x28]
  430694:	cbz	x8, 43097c <ferror@plt+0x2d0dc>
  430698:	ldr	x25, [x8, #8]
  43069c:	mov	x0, x25
  4306a0:	bl	402fd0 <strlen@plt>
  4306a4:	and	x26, x0, #0xffffffff
  4306a8:	add	x1, x26, #0x7
  4306ac:	mov	x0, x25
  4306b0:	bl	4031e0 <xrealloc@plt>
  4306b4:	ldr	x8, [x28]
  4306b8:	mov	w10, #0x657a                	// #25978
  4306bc:	mov	w11, #0x7320                	// #29472
  4306c0:	add	x9, x0, x26
  4306c4:	movk	w10, #0x20, lsl #16
  4306c8:	movk	w11, #0x7a69, lsl #16
  4306cc:	str	x0, [x8, #8]
  4306d0:	stur	w10, [x9, #3]
  4306d4:	str	w11, [x9]
  4306d8:	ldr	x8, [x28]
  4306dc:	cbz	x8, 43097c <ferror@plt+0x2d0dc>
  4306e0:	ldr	x25, [x8, #8]
  4306e4:	mov	x0, x25
  4306e8:	bl	402fd0 <strlen@plt>
  4306ec:	and	x26, x0, #0xffffffff
  4306f0:	mov	x0, sp
  4306f4:	bl	402fd0 <strlen@plt>
  4306f8:	add	x8, x0, x26
  4306fc:	add	x1, x8, #0x1
  430700:	mov	x0, x25
  430704:	bl	4031e0 <xrealloc@plt>
  430708:	ldr	x8, [x28]
  43070c:	mov	x1, sp
  430710:	str	x0, [x8, #8]
  430714:	add	x0, x0, x26
  430718:	bl	403620 <strcpy@plt>
  43071c:	cbz	w24, 4307ac <ferror@plt+0x2cf0c>
  430720:	ldr	x8, [x28]
  430724:	cbz	x8, 43097c <ferror@plt+0x2d0dc>
  430728:	ldr	x24, [x8, #8]
  43072c:	mov	x0, x24
  430730:	bl	402fd0 <strlen@plt>
  430734:	and	x25, x0, #0xffffffff
  430738:	add	x1, x25, #0x9
  43073c:	mov	x0, x24
  430740:	bl	4031e0 <xrealloc@plt>
  430744:	adrp	x9, 44f000 <warn@@Base+0xee9c>
  430748:	add	x9, x9, #0xdd7
  43074c:	ldr	x8, [x28]
  430750:	ldr	x9, [x9]
  430754:	add	x10, x0, x25
  430758:	str	x0, [x8, #8]
  43075c:	strb	wzr, [x10, #8]
  430760:	str	x9, [x10]
  430764:	cbz	w23, 4308d4 <ferror@plt+0x2d034>
  430768:	ldr	x8, [x28]
  43076c:	cbz	x8, 43097c <ferror@plt+0x2d0dc>
  430770:	ldr	x22, [x8, #8]
  430774:	mov	x0, x22
  430778:	bl	402fd0 <strlen@plt>
  43077c:	and	x23, x0, #0xffffffff
  430780:	add	x1, x23, #0x6
  430784:	mov	x0, x22
  430788:	bl	4031e0 <xrealloc@plt>
  43078c:	ldr	x8, [x28]
  430790:	mov	w11, #0x6573                	// #25971
  430794:	add	x9, x0, x23
  430798:	mov	w10, #0x20                  	// #32
  43079c:	movk	w11, #0x666c, lsl #16
  4307a0:	str	x0, [x8, #8]
  4307a4:	strh	w10, [x9, #4]
  4307a8:	str	w11, [x9]
  4307ac:	cbz	x21, 430808 <ferror@plt+0x2cf68>
  4307b0:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  4307b4:	add	x1, x1, #0x284
  4307b8:	mov	x0, sp
  4307bc:	mov	w2, w20
  4307c0:	bl	4030a0 <sprintf@plt>
  4307c4:	ldr	x8, [x28]
  4307c8:	cbz	x8, 43097c <ferror@plt+0x2d0dc>
  4307cc:	ldr	x20, [x8, #8]
  4307d0:	mov	x0, x20
  4307d4:	bl	402fd0 <strlen@plt>
  4307d8:	and	x21, x0, #0xffffffff
  4307dc:	mov	x0, sp
  4307e0:	bl	402fd0 <strlen@plt>
  4307e4:	add	x8, x0, x21
  4307e8:	add	x1, x8, #0x1
  4307ec:	mov	x0, x20
  4307f0:	bl	4031e0 <xrealloc@plt>
  4307f4:	ldr	x8, [x28]
  4307f8:	mov	x1, sp
  4307fc:	str	x0, [x8, #8]
  430800:	add	x0, x0, x21
  430804:	bl	403620 <strcpy@plt>
  430808:	ldr	x8, [x28]
  43080c:	cbz	x8, 43097c <ferror@plt+0x2d0dc>
  430810:	ldr	x20, [x8, #8]
  430814:	mov	x0, x20
  430818:	bl	402fd0 <strlen@plt>
  43081c:	and	x21, x0, #0xffffffff
  430820:	add	x1, x21, #0x4
  430824:	mov	x0, x20
  430828:	bl	4031e0 <xrealloc@plt>
  43082c:	ldr	x8, [x28]
  430830:	mov	w9, #0x2a20                	// #10784
  430834:	movk	w9, #0x2f, lsl #16
  430838:	str	x0, [x8, #8]
  43083c:	str	w9, [x0, x21]
  430840:	ldr	x8, [x28]
  430844:	mov	w9, #0x2                   	// #2
  430848:	str	w9, [x8, #16]
  43084c:	cbz	x8, 43097c <ferror@plt+0x2d0dc>
  430850:	ldr	x20, [x8, #8]
  430854:	mov	x0, x20
  430858:	bl	402fd0 <strlen@plt>
  43085c:	and	x21, x0, #0xffffffff
  430860:	add	x1, x21, #0x2
  430864:	mov	x0, x20
  430868:	bl	4031e0 <xrealloc@plt>
  43086c:	ldr	x8, [x19, #16]
  430870:	mov	w9, #0xa                   	// #10
  430874:	str	x0, [x8, #8]
  430878:	strh	w9, [x0, x21]
  43087c:	ldr	w8, [x19, #8]
  430880:	cbz	w8, 4308cc <ferror@plt+0x2d02c>
  430884:	mov	w21, wzr
  430888:	mov	w22, #0x20                  	// #32
  43088c:	ldr	x8, [x28]
  430890:	cbz	x8, 43097c <ferror@plt+0x2d0dc>
  430894:	ldr	x20, [x8, #8]
  430898:	mov	x0, x20
  43089c:	bl	402fd0 <strlen@plt>
  4308a0:	and	x23, x0, #0xffffffff
  4308a4:	add	x1, x23, #0x2
  4308a8:	mov	x0, x20
  4308ac:	bl	4031e0 <xrealloc@plt>
  4308b0:	ldr	x8, [x19, #16]
  4308b4:	add	w21, w21, #0x1
  4308b8:	str	x0, [x8, #8]
  4308bc:	strh	w22, [x0, x23]
  4308c0:	ldr	w8, [x19, #8]
  4308c4:	cmp	w21, w8
  4308c8:	b.cc	43088c <ferror@plt+0x2cfec>  // b.lo, b.ul, b.last
  4308cc:	mov	w0, #0x1                   	// #1
  4308d0:	b	43095c <ferror@plt+0x2d0bc>
  4308d4:	cbz	x22, 430958 <ferror@plt+0x2d0b8>
  4308d8:	ldr	x8, [x28]
  4308dc:	cbz	x8, 43097c <ferror@plt+0x2d0dc>
  4308e0:	ldr	x23, [x8, #8]
  4308e4:	mov	x0, x23
  4308e8:	bl	402fd0 <strlen@plt>
  4308ec:	and	x24, x0, #0xffffffff
  4308f0:	mov	x0, x22
  4308f4:	bl	402fd0 <strlen@plt>
  4308f8:	add	x8, x0, x24
  4308fc:	add	x1, x8, #0x1
  430900:	mov	x0, x23
  430904:	bl	4031e0 <xrealloc@plt>
  430908:	ldr	x8, [x28]
  43090c:	mov	x1, x22
  430910:	str	x0, [x8, #8]
  430914:	add	x0, x0, x24
  430918:	bl	403620 <strcpy@plt>
  43091c:	ldr	x8, [x28]
  430920:	cbz	x8, 43097c <ferror@plt+0x2d0dc>
  430924:	ldr	x22, [x8, #8]
  430928:	mov	x0, x22
  43092c:	bl	402fd0 <strlen@plt>
  430930:	and	x23, x0, #0xffffffff
  430934:	add	x1, x23, #0x2
  430938:	mov	x0, x22
  43093c:	bl	4031e0 <xrealloc@plt>
  430940:	ldr	x8, [x28]
  430944:	mov	w9, #0x20                  	// #32
  430948:	str	x0, [x8, #8]
  43094c:	strh	w9, [x0, x23]
  430950:	cbnz	x21, 4307b0 <ferror@plt+0x2cf10>
  430954:	b	430808 <ferror@plt+0x2cf68>
  430958:	mov	w0, wzr
  43095c:	ldp	x20, x19, [sp, #112]
  430960:	ldp	x22, x21, [sp, #96]
  430964:	ldp	x24, x23, [sp, #80]
  430968:	ldp	x26, x25, [sp, #64]
  43096c:	ldp	x28, x27, [sp, #48]
  430970:	ldp	x29, x30, [sp, #32]
  430974:	add	sp, sp, #0x80
  430978:	ret
  43097c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  430980:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430984:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  430988:	add	x0, x0, #0x9ed
  43098c:	add	x1, x1, #0xa01
  430990:	add	x3, x3, #0xab0
  430994:	mov	w2, #0x17e                 	// #382
  430998:	bl	4037c0 <__assert_fail@plt>
  43099c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  4309a0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  4309a4:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  4309a8:	add	x0, x0, #0x9ed
  4309ac:	add	x1, x1, #0xa01
  4309b0:	add	x3, x3, #0xb9f
  4309b4:	mov	w2, #0x1e0                 	// #480
  4309b8:	bl	4037c0 <__assert_fail@plt>
  4309bc:	stp	x29, x30, [sp, #-64]!
  4309c0:	stp	x24, x23, [sp, #16]
  4309c4:	stp	x22, x21, [sp, #32]
  4309c8:	stp	x20, x19, [sp, #48]
  4309cc:	mov	x29, sp
  4309d0:	mov	w20, w3
  4309d4:	mov	x21, x2
  4309d8:	mov	x19, x0
  4309dc:	bl	42fa0c <ferror@plt+0x2c16c>
  4309e0:	cbz	w0, 430b8c <ferror@plt+0x2d2ec>
  4309e4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  4309e8:	add	x1, x1, #0xded
  4309ec:	mov	x0, x19
  4309f0:	bl	42f61c <ferror@plt+0x2bd7c>
  4309f4:	ldr	x8, [x19, #16]
  4309f8:	cbz	x8, 430ba0 <ferror@plt+0x2d300>
  4309fc:	ldr	x22, [x8, #8]
  430a00:	mov	x0, x22
  430a04:	bl	402fd0 <strlen@plt>
  430a08:	and	x23, x0, #0xffffffff
  430a0c:	add	x1, x23, #0x6
  430a10:	mov	x0, x22
  430a14:	bl	4031e0 <xrealloc@plt>
  430a18:	ldr	x8, [x19, #16]
  430a1c:	mov	w11, #0x203b                	// #8251
  430a20:	add	x9, x0, x23
  430a24:	mov	w10, #0x20                  	// #32
  430a28:	movk	w11, #0x2a2f, lsl #16
  430a2c:	str	x0, [x8, #8]
  430a30:	strh	w10, [x9, #4]
  430a34:	str	w11, [x9]
  430a38:	cbz	x21, 430b88 <ferror@plt+0x2d2e8>
  430a3c:	ldr	x8, [x19, #16]
  430a40:	cbz	x8, 430ba0 <ferror@plt+0x2d300>
  430a44:	ldr	x22, [x8, #8]
  430a48:	mov	x0, x22
  430a4c:	bl	402fd0 <strlen@plt>
  430a50:	and	x23, x0, #0xffffffff
  430a54:	mov	x0, x21
  430a58:	bl	402fd0 <strlen@plt>
  430a5c:	add	x8, x0, x23
  430a60:	add	x1, x8, #0x1
  430a64:	mov	x0, x22
  430a68:	bl	4031e0 <xrealloc@plt>
  430a6c:	ldr	x8, [x19, #16]
  430a70:	mov	x1, x21
  430a74:	str	x0, [x8, #8]
  430a78:	add	x0, x0, x23
  430a7c:	bl	403620 <strcpy@plt>
  430a80:	ldr	x8, [x19, #16]
  430a84:	cbz	x8, 430ba0 <ferror@plt+0x2d300>
  430a88:	ldr	x21, [x8, #8]
  430a8c:	mov	x0, x21
  430a90:	bl	402fd0 <strlen@plt>
  430a94:	and	x22, x0, #0xffffffff
  430a98:	add	x1, x22, #0x5
  430a9c:	mov	x0, x21
  430aa0:	bl	4031e0 <xrealloc@plt>
  430aa4:	ldr	x8, [x19, #16]
  430aa8:	mov	w10, #0x2a20                	// #10784
  430aac:	add	x9, x0, x22
  430ab0:	movk	w10, #0xa2f, lsl #16
  430ab4:	str	x0, [x8, #8]
  430ab8:	strb	wzr, [x9, #4]
  430abc:	str	w10, [x9]
  430ac0:	ldr	w8, [x19, #8]
  430ac4:	cbz	w8, 430b10 <ferror@plt+0x2d270>
  430ac8:	mov	w22, wzr
  430acc:	mov	w23, #0x20                  	// #32
  430ad0:	ldr	x8, [x19, #16]
  430ad4:	cbz	x8, 430ba0 <ferror@plt+0x2d300>
  430ad8:	ldr	x21, [x8, #8]
  430adc:	mov	x0, x21
  430ae0:	bl	402fd0 <strlen@plt>
  430ae4:	and	x24, x0, #0xffffffff
  430ae8:	add	x1, x24, #0x2
  430aec:	mov	x0, x21
  430af0:	bl	4031e0 <xrealloc@plt>
  430af4:	ldr	x8, [x19, #16]
  430af8:	add	w22, w22, #0x1
  430afc:	str	x0, [x8, #8]
  430b00:	strh	w23, [x0, x24]
  430b04:	ldr	w8, [x19, #8]
  430b08:	cmp	w22, w8
  430b0c:	b.cc	430ad0 <ferror@plt+0x2d230>  // b.lo, b.ul, b.last
  430b10:	ldr	x0, [x19, #16]
  430b14:	cbz	x0, 430bc0 <ferror@plt+0x2d320>
  430b18:	ldr	x8, [x0]
  430b1c:	str	x8, [x19, #16]
  430b20:	ldr	x21, [x0, #8]
  430b24:	bl	403510 <free@plt>
  430b28:	cbz	x21, 430b88 <ferror@plt+0x2d2e8>
  430b2c:	mov	x0, x19
  430b30:	mov	w1, w20
  430b34:	bl	432210 <ferror@plt+0x2e970>
  430b38:	cbz	w0, 430b8c <ferror@plt+0x2d2ec>
  430b3c:	ldr	x8, [x19, #16]
  430b40:	cbz	x8, 430ba0 <ferror@plt+0x2d300>
  430b44:	ldr	x20, [x8, #8]
  430b48:	mov	x0, x20
  430b4c:	bl	402fd0 <strlen@plt>
  430b50:	and	x22, x0, #0xffffffff
  430b54:	mov	x0, x21
  430b58:	bl	402fd0 <strlen@plt>
  430b5c:	add	x8, x0, x22
  430b60:	add	x1, x8, #0x1
  430b64:	mov	x0, x20
  430b68:	bl	4031e0 <xrealloc@plt>
  430b6c:	ldr	x8, [x19, #16]
  430b70:	mov	x1, x21
  430b74:	str	x0, [x8, #8]
  430b78:	add	x0, x0, x22
  430b7c:	bl	403620 <strcpy@plt>
  430b80:	mov	w0, #0x1                   	// #1
  430b84:	b	430b8c <ferror@plt+0x2d2ec>
  430b88:	mov	w0, wzr
  430b8c:	ldp	x20, x19, [sp, #48]
  430b90:	ldp	x22, x21, [sp, #32]
  430b94:	ldp	x24, x23, [sp, #16]
  430b98:	ldp	x29, x30, [sp], #64
  430b9c:	ret
  430ba0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  430ba4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430ba8:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  430bac:	add	x0, x0, #0x9ed
  430bb0:	add	x1, x1, #0xa01
  430bb4:	add	x3, x3, #0xab0
  430bb8:	mov	w2, #0x17e                 	// #382
  430bbc:	bl	4037c0 <__assert_fail@plt>
  430bc0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  430bc4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430bc8:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  430bcc:	add	x0, x0, #0x9ed
  430bd0:	add	x1, x1, #0xa01
  430bd4:	add	x3, x3, #0xb9f
  430bd8:	mov	w2, #0x1e0                 	// #480
  430bdc:	bl	4037c0 <__assert_fail@plt>
  430be0:	sub	sp, sp, #0x60
  430be4:	stp	x29, x30, [sp, #32]
  430be8:	stp	x24, x23, [sp, #48]
  430bec:	stp	x22, x21, [sp, #64]
  430bf0:	stp	x20, x19, [sp, #80]
  430bf4:	ldr	x8, [x0, #16]
  430bf8:	add	x29, sp, #0x20
  430bfc:	cbz	x8, 430f10 <ferror@plt+0x2d670>
  430c00:	ldr	x8, [x8]
  430c04:	cbz	x8, 430f10 <ferror@plt+0x2d670>
  430c08:	mov	x20, x1
  430c0c:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  430c10:	add	x1, x1, #0x830
  430c14:	mov	w21, w3
  430c18:	mov	w22, w2
  430c1c:	mov	x19, x0
  430c20:	bl	42fa0c <ferror@plt+0x2c16c>
  430c24:	cbz	w0, 430ec4 <ferror@plt+0x2d624>
  430c28:	ldr	x0, [x19, #16]
  430c2c:	cbz	x0, 430ef0 <ferror@plt+0x2d650>
  430c30:	ldr	x8, [x0]
  430c34:	str	x8, [x19, #16]
  430c38:	ldr	x23, [x0, #8]
  430c3c:	bl	403510 <free@plt>
  430c40:	cbz	x23, 430ec0 <ferror@plt+0x2d620>
  430c44:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430c48:	add	x1, x1, #0xc6f
  430c4c:	mov	w2, #0x6                   	// #6
  430c50:	mov	x0, x23
  430c54:	bl	403210 <strncmp@plt>
  430c58:	add	x8, x23, #0x6
  430c5c:	cmp	w0, #0x0
  430c60:	mov	w0, #0x38                  	// #56
  430c64:	csel	x23, x8, x23, eq  // eq = none
  430c68:	bl	403290 <xmalloc@plt>
  430c6c:	movi	v0.2d, #0x0
  430c70:	mov	x24, x0
  430c74:	stp	q0, q0, [x0]
  430c78:	str	q0, [x0, #32]
  430c7c:	str	xzr, [x0, #48]
  430c80:	mov	x0, x23
  430c84:	bl	4032c0 <xstrdup@plt>
  430c88:	mov	w8, #0x3                   	// #3
  430c8c:	str	xzr, [x24, #24]
  430c90:	str	w8, [x24, #16]
  430c94:	ldr	x8, [x19, #16]
  430c98:	stp	x8, x0, [x24]
  430c9c:	str	x24, [x19, #16]
  430ca0:	cbz	w22, 430cb4 <ferror@plt+0x2d414>
  430ca4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430ca8:	add	x1, x1, #0xea7
  430cac:	mov	x0, x19
  430cb0:	bl	42f61c <ferror@plt+0x2bd7c>
  430cb4:	cmp	w21, #0x2
  430cb8:	b.hi	430cd8 <ferror@plt+0x2d438>  // b.pmore
  430cbc:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  430cc0:	add	x8, x8, #0x840
  430cc4:	ldr	x1, [x8, w21, sxtw #3]
  430cc8:	mov	x0, x19
  430ccc:	bl	42f61c <ferror@plt+0x2bd7c>
  430cd0:	cbnz	x20, 430cec <ferror@plt+0x2d44c>
  430cd4:	b	430dc8 <ferror@plt+0x2d528>
  430cd8:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430cdc:	add	x1, x1, #0xecc
  430ce0:	mov	x0, x19
  430ce4:	bl	42f61c <ferror@plt+0x2bd7c>
  430ce8:	cbz	x20, 430dc8 <ferror@plt+0x2d528>
  430cec:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  430cf0:	add	x1, x1, #0xede
  430cf4:	add	x0, sp, #0x8
  430cf8:	mov	x2, x20
  430cfc:	bl	4030a0 <sprintf@plt>
  430d00:	ldr	x8, [x19, #16]
  430d04:	cbz	x8, 430f30 <ferror@plt+0x2d690>
  430d08:	ldr	x20, [x8, #8]
  430d0c:	mov	x0, x20
  430d10:	bl	402fd0 <strlen@plt>
  430d14:	and	x21, x0, #0xffffffff
  430d18:	add	x1, x21, #0xc
  430d1c:	mov	x0, x20
  430d20:	bl	4031e0 <xrealloc@plt>
  430d24:	adrp	x10, 450000 <warn@@Base+0xfe9c>
  430d28:	add	x10, x10, #0x3b4
  430d2c:	ldr	x8, [x19, #16]
  430d30:	ldr	x10, [x10]
  430d34:	mov	w11, #0x736f                	// #29551
  430d38:	add	x9, x0, x21
  430d3c:	movk	w11, #0x20, lsl #16
  430d40:	str	x0, [x8, #8]
  430d44:	str	w11, [x9, #8]
  430d48:	str	x10, [x9]
  430d4c:	ldr	x8, [x19, #16]
  430d50:	cbz	x8, 430f30 <ferror@plt+0x2d690>
  430d54:	ldr	x20, [x8, #8]
  430d58:	mov	x0, x20
  430d5c:	bl	402fd0 <strlen@plt>
  430d60:	and	x21, x0, #0xffffffff
  430d64:	add	x0, sp, #0x8
  430d68:	bl	402fd0 <strlen@plt>
  430d6c:	add	x8, x0, x21
  430d70:	add	x1, x8, #0x1
  430d74:	mov	x0, x20
  430d78:	bl	4031e0 <xrealloc@plt>
  430d7c:	ldr	x8, [x19, #16]
  430d80:	add	x1, sp, #0x8
  430d84:	str	x0, [x8, #8]
  430d88:	add	x0, x0, x21
  430d8c:	bl	403620 <strcpy@plt>
  430d90:	ldr	x8, [x19, #16]
  430d94:	cbz	x8, 430f30 <ferror@plt+0x2d690>
  430d98:	ldr	x20, [x8, #8]
  430d9c:	mov	x0, x20
  430da0:	bl	402fd0 <strlen@plt>
  430da4:	and	x21, x0, #0xffffffff
  430da8:	add	x1, x21, #0x4
  430dac:	mov	x0, x20
  430db0:	bl	4031e0 <xrealloc@plt>
  430db4:	ldr	x8, [x19, #16]
  430db8:	mov	w9, #0x2a20                	// #10784
  430dbc:	movk	w9, #0x2f, lsl #16
  430dc0:	str	x0, [x8, #8]
  430dc4:	str	w9, [x0, x21]
  430dc8:	ldr	x8, [x19, #16]
  430dcc:	mov	w1, #0x7b                  	// #123
  430dd0:	ldr	x8, [x8]
  430dd4:	ldr	x21, [x8, #8]
  430dd8:	mov	x0, x21
  430ddc:	bl	403560 <strchr@plt>
  430de0:	cbz	x0, 430f50 <ferror@plt+0x2d6b0>
  430de4:	sub	x20, x0, #0x1
  430de8:	cmp	x21, x20
  430dec:	b.eq	430e18 <ferror@plt+0x2d578>  // b.none
  430df0:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  430df4:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  430df8:	add	x8, x8, #0x75
  430dfc:	add	x1, x1, #0x3ca
  430e00:	ldrb	w9, [x21], #1
  430e04:	cmp	w9, #0x3a
  430e08:	b.eq	430edc <ferror@plt+0x2d63c>  // b.none
  430e0c:	cmp	x20, x21
  430e10:	b.ne	430e00 <ferror@plt+0x2d560>  // b.any
  430e14:	b	430e20 <ferror@plt+0x2d580>
  430e18:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  430e1c:	add	x1, x1, #0x3ca
  430e20:	mov	x0, x19
  430e24:	bl	42f61c <ferror@plt+0x2bd7c>
  430e28:	ldr	x0, [x19, #16]
  430e2c:	cbz	x0, 430ef0 <ferror@plt+0x2d650>
  430e30:	ldr	x8, [x0]
  430e34:	str	x8, [x19, #16]
  430e38:	ldr	x21, [x0, #8]
  430e3c:	bl	403510 <free@plt>
  430e40:	cbz	x21, 430ec0 <ferror@plt+0x2d620>
  430e44:	ldr	x8, [x19, #16]
  430e48:	ldr	x0, [x8, #8]
  430e4c:	bl	402fd0 <strlen@plt>
  430e50:	mov	x22, x0
  430e54:	mov	x0, x21
  430e58:	bl	402fd0 <strlen@plt>
  430e5c:	add	x8, x22, x0
  430e60:	add	x0, x8, #0x1
  430e64:	bl	403290 <xmalloc@plt>
  430e68:	ldr	x23, [x19, #16]
  430e6c:	mov	x22, x0
  430e70:	ldr	x1, [x23, #8]
  430e74:	sub	x2, x20, x1
  430e78:	bl	402f70 <memcpy@plt>
  430e7c:	ldr	x8, [x23, #8]
  430e80:	mov	x1, x21
  430e84:	sub	x8, x20, x8
  430e88:	add	x0, x22, x8
  430e8c:	bl	403620 <strcpy@plt>
  430e90:	mov	x0, x22
  430e94:	mov	x1, x20
  430e98:	bl	403260 <strcat@plt>
  430e9c:	ldr	x8, [x19, #16]
  430ea0:	ldr	x0, [x8, #8]
  430ea4:	bl	403510 <free@plt>
  430ea8:	ldr	x8, [x19, #16]
  430eac:	mov	x0, x21
  430eb0:	str	x22, [x8, #8]
  430eb4:	bl	403510 <free@plt>
  430eb8:	mov	w0, #0x1                   	// #1
  430ebc:	b	430ec4 <ferror@plt+0x2d624>
  430ec0:	mov	w0, wzr
  430ec4:	ldp	x20, x19, [sp, #80]
  430ec8:	ldp	x22, x21, [sp, #64]
  430ecc:	ldp	x24, x23, [sp, #48]
  430ed0:	ldp	x29, x30, [sp, #32]
  430ed4:	add	sp, sp, #0x60
  430ed8:	ret
  430edc:	mov	x1, x8
  430ee0:	mov	x0, x19
  430ee4:	bl	42f61c <ferror@plt+0x2bd7c>
  430ee8:	ldr	x0, [x19, #16]
  430eec:	cbnz	x0, 430e30 <ferror@plt+0x2d590>
  430ef0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  430ef4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430ef8:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  430efc:	add	x0, x0, #0x9ed
  430f00:	add	x1, x1, #0xa01
  430f04:	add	x3, x3, #0xb9f
  430f08:	mov	w2, #0x1e0                 	// #480
  430f0c:	bl	4037c0 <__assert_fail@plt>
  430f10:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  430f14:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430f18:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  430f1c:	add	x0, x0, #0xe22
  430f20:	add	x1, x1, #0xa01
  430f24:	add	x3, x3, #0x360
  430f28:	mov	w2, #0x53f                 	// #1343
  430f2c:	bl	4037c0 <__assert_fail@plt>
  430f30:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  430f34:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430f38:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  430f3c:	add	x0, x0, #0x9ed
  430f40:	add	x1, x1, #0xa01
  430f44:	add	x3, x3, #0xab0
  430f48:	mov	w2, #0x17e                 	// #382
  430f4c:	bl	4037c0 <__assert_fail@plt>
  430f50:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  430f54:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  430f58:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  430f5c:	add	x0, x0, #0x3c0
  430f60:	add	x1, x1, #0xa01
  430f64:	add	x3, x3, #0x360
  430f68:	mov	w2, #0x577                 	// #1399
  430f6c:	bl	4037c0 <__assert_fail@plt>
  430f70:	sub	sp, sp, #0x80
  430f74:	stp	x29, x30, [sp, #32]
  430f78:	str	x27, [sp, #48]
  430f7c:	stp	x26, x25, [sp, #64]
  430f80:	stp	x24, x23, [sp, #80]
  430f84:	stp	x22, x21, [sp, #96]
  430f88:	stp	x20, x19, [sp, #112]
  430f8c:	mov	x26, x0
  430f90:	ldr	x8, [x26, #16]!
  430f94:	add	x29, sp, #0x20
  430f98:	cbz	x8, 431418 <ferror@plt+0x2db78>
  430f9c:	ldr	x9, [x8]
  430fa0:	cbz	x9, 431438 <ferror@plt+0x2db98>
  430fa4:	mov	w21, w6
  430fa8:	mov	x20, x5
  430fac:	mov	w23, w3
  430fb0:	mov	w24, w2
  430fb4:	mov	x19, x0
  430fb8:	mov	x22, x1
  430fbc:	cbz	w4, 431000 <ferror@plt+0x2d760>
  430fc0:	ldr	x25, [x8, #8]
  430fc4:	mov	x0, x25
  430fc8:	bl	402fd0 <strlen@plt>
  430fcc:	and	x27, x0, #0xffffffff
  430fd0:	add	x1, x27, #0xa
  430fd4:	mov	x0, x25
  430fd8:	bl	4031e0 <xrealloc@plt>
  430fdc:	adrp	x10, 44f000 <warn@@Base+0xee9c>
  430fe0:	add	x10, x10, #0xfdb
  430fe4:	ldr	x8, [x26]
  430fe8:	ldr	x10, [x10]
  430fec:	add	x9, x0, x27
  430ff0:	mov	w11, #0x65                  	// #101
  430ff4:	str	x0, [x8, #8]
  430ff8:	strh	w11, [x9, #8]
  430ffc:	str	x10, [x9]
  431000:	cbz	w23, 43104c <ferror@plt+0x2d7ac>
  431004:	ldr	x8, [x26]
  431008:	cbz	x8, 4313f8 <ferror@plt+0x2db58>
  43100c:	ldr	x23, [x8, #8]
  431010:	mov	x0, x23
  431014:	bl	402fd0 <strlen@plt>
  431018:	and	x25, x0, #0xffffffff
  43101c:	add	x1, x25, #0x7
  431020:	mov	x0, x23
  431024:	bl	4031e0 <xrealloc@plt>
  431028:	ldr	x8, [x26]
  43102c:	mov	w10, #0x736e                	// #29550
  431030:	mov	w11, #0x6320                	// #25376
  431034:	add	x9, x0, x25
  431038:	movk	w10, #0x74, lsl #16
  43103c:	movk	w11, #0x6e6f, lsl #16
  431040:	str	x0, [x8, #8]
  431044:	stur	w10, [x9, #3]
  431048:	str	w11, [x9]
  43104c:	ldr	x8, [x26]
  431050:	ldr	x8, [x8]
  431054:	cbz	w21, 43105c <ferror@plt+0x2d7bc>
  431058:	ldr	x8, [x8]
  43105c:	ldr	x1, [x8, #24]
  431060:	mov	x0, x19
  431064:	bl	42fa0c <ferror@plt+0x2c16c>
  431068:	cbz	w0, 4313d8 <ferror@plt+0x2db38>
  43106c:	ldr	x0, [x26]
  431070:	cbz	x0, 431458 <ferror@plt+0x2dbb8>
  431074:	ldr	x8, [x0]
  431078:	str	x8, [x26]
  43107c:	ldr	x25, [x0, #8]
  431080:	bl	403510 <free@plt>
  431084:	cbz	x25, 4313d4 <ferror@plt+0x2db34>
  431088:	cbz	w21, 4310bc <ferror@plt+0x2d81c>
  43108c:	ldr	x0, [x26]
  431090:	cbz	x0, 431458 <ferror@plt+0x2dbb8>
  431094:	ldr	x8, [x0]
  431098:	str	x8, [x26]
  43109c:	ldr	x23, [x0, #8]
  4310a0:	bl	403510 <free@plt>
  4310a4:	cbz	x23, 4313d4 <ferror@plt+0x2db34>
  4310a8:	mov	x0, x19
  4310ac:	mov	w1, w24
  4310b0:	bl	432210 <ferror@plt+0x2e970>
  4310b4:	cbnz	w0, 4310d0 <ferror@plt+0x2d830>
  4310b8:	b	4313d8 <ferror@plt+0x2db38>
  4310bc:	mov	x23, xzr
  4310c0:	mov	x0, x19
  4310c4:	mov	w1, w24
  4310c8:	bl	432210 <ferror@plt+0x2e970>
  4310cc:	cbz	w0, 4313d8 <ferror@plt+0x2db38>
  4310d0:	ldr	x8, [x26]
  4310d4:	cbz	x8, 4313f8 <ferror@plt+0x2db58>
  4310d8:	ldr	x24, [x8, #8]
  4310dc:	mov	x0, x24
  4310e0:	bl	402fd0 <strlen@plt>
  4310e4:	and	x27, x0, #0xffffffff
  4310e8:	mov	x0, x25
  4310ec:	bl	402fd0 <strlen@plt>
  4310f0:	add	x8, x0, x27
  4310f4:	add	x1, x8, #0x1
  4310f8:	mov	x0, x24
  4310fc:	bl	4031e0 <xrealloc@plt>
  431100:	ldr	x8, [x26]
  431104:	mov	x1, x25
  431108:	str	x0, [x8, #8]
  43110c:	add	x0, x0, x27
  431110:	bl	403620 <strcpy@plt>
  431114:	ldr	x8, [x26]
  431118:	cbz	x8, 4313f8 <ferror@plt+0x2db58>
  43111c:	ldr	x24, [x8, #8]
  431120:	mov	x0, x24
  431124:	bl	402fd0 <strlen@plt>
  431128:	and	x25, x0, #0xffffffff
  43112c:	add	x1, x25, #0x5
  431130:	mov	x0, x24
  431134:	bl	4031e0 <xrealloc@plt>
  431138:	ldr	x8, [x26]
  43113c:	mov	w10, #0x2f20                	// #12064
  431140:	add	x9, x0, x25
  431144:	movk	w10, #0x202a, lsl #16
  431148:	str	x0, [x8, #8]
  43114c:	strb	wzr, [x9, #4]
  431150:	str	w10, [x9]
  431154:	cbz	x22, 4313d4 <ferror@plt+0x2db34>
  431158:	ldr	x8, [x26]
  43115c:	cbz	x8, 4313f8 <ferror@plt+0x2db58>
  431160:	ldr	x24, [x8, #8]
  431164:	mov	x0, x24
  431168:	bl	402fd0 <strlen@plt>
  43116c:	and	x25, x0, #0xffffffff
  431170:	mov	x0, x22
  431174:	bl	402fd0 <strlen@plt>
  431178:	add	x8, x0, x25
  43117c:	add	x1, x8, #0x1
  431180:	mov	x0, x24
  431184:	bl	4031e0 <xrealloc@plt>
  431188:	ldr	x8, [x26]
  43118c:	mov	x1, x22
  431190:	str	x0, [x8, #8]
  431194:	add	x0, x0, x25
  431198:	bl	403620 <strcpy@plt>
  43119c:	ldr	x8, [x26]
  4311a0:	cbz	x8, 4313f8 <ferror@plt+0x2db58>
  4311a4:	ldr	x22, [x8, #8]
  4311a8:	mov	x0, x22
  4311ac:	bl	402fd0 <strlen@plt>
  4311b0:	and	x24, x0, #0xffffffff
  4311b4:	add	x1, x24, #0x2
  4311b8:	mov	x0, x22
  4311bc:	bl	4031e0 <xrealloc@plt>
  4311c0:	ldr	x8, [x26]
  4311c4:	mov	w9, #0x20                  	// #32
  4311c8:	str	x0, [x8, #8]
  4311cc:	strh	w9, [x0, x24]
  4311d0:	cbnz	x20, 4311d8 <ferror@plt+0x2d938>
  4311d4:	cbz	w21, 431338 <ferror@plt+0x2da98>
  4311d8:	cbz	w21, 43129c <ferror@plt+0x2d9fc>
  4311dc:	ldr	x8, [x26]
  4311e0:	cbz	x8, 4313f8 <ferror@plt+0x2db58>
  4311e4:	ldr	x21, [x8, #8]
  4311e8:	mov	x0, x21
  4311ec:	bl	402fd0 <strlen@plt>
  4311f0:	and	x22, x0, #0xffffffff
  4311f4:	add	x1, x22, #0x9
  4311f8:	mov	x0, x21
  4311fc:	bl	4031e0 <xrealloc@plt>
  431200:	adrp	x9, 450000 <warn@@Base+0xfe9c>
  431204:	add	x9, x9, #0x44f
  431208:	ldr	x8, [x26]
  43120c:	ldr	x9, [x9]
  431210:	add	x10, x0, x22
  431214:	str	x0, [x8, #8]
  431218:	strb	wzr, [x10, #8]
  43121c:	str	x9, [x10]
  431220:	cbz	x23, 4313d4 <ferror@plt+0x2db34>
  431224:	ldr	x8, [x26]
  431228:	cbz	x8, 4313f8 <ferror@plt+0x2db58>
  43122c:	ldr	x21, [x8, #8]
  431230:	mov	x0, x21
  431234:	bl	402fd0 <strlen@plt>
  431238:	and	x22, x0, #0xffffffff
  43123c:	mov	x0, x23
  431240:	bl	402fd0 <strlen@plt>
  431244:	add	x8, x0, x22
  431248:	add	x1, x8, #0x1
  43124c:	mov	x0, x21
  431250:	bl	4031e0 <xrealloc@plt>
  431254:	ldr	x8, [x26]
  431258:	mov	x1, x23
  43125c:	str	x0, [x8, #8]
  431260:	add	x0, x0, x22
  431264:	bl	403620 <strcpy@plt>
  431268:	ldr	x8, [x26]
  43126c:	cbz	x8, 4313f8 <ferror@plt+0x2db58>
  431270:	ldr	x21, [x8, #8]
  431274:	mov	x0, x21
  431278:	bl	402fd0 <strlen@plt>
  43127c:	and	x22, x0, #0xffffffff
  431280:	add	x1, x22, #0x2
  431284:	mov	x0, x21
  431288:	bl	4031e0 <xrealloc@plt>
  43128c:	ldr	x8, [x26]
  431290:	mov	w9, #0x20                  	// #32
  431294:	str	x0, [x8, #8]
  431298:	strh	w9, [x0, x22]
  43129c:	adrp	x1, 44a000 <warn@@Base+0x9e9c>
  4312a0:	add	x1, x1, #0xede
  4312a4:	add	x0, sp, #0x8
  4312a8:	mov	x2, x20
  4312ac:	bl	4030a0 <sprintf@plt>
  4312b0:	ldr	x8, [x26]
  4312b4:	cbz	x8, 4313f8 <ferror@plt+0x2db58>
  4312b8:	ldr	x20, [x8, #8]
  4312bc:	mov	x0, x20
  4312c0:	bl	402fd0 <strlen@plt>
  4312c4:	and	x21, x0, #0xffffffff
  4312c8:	add	x1, x21, #0x9
  4312cc:	mov	x0, x20
  4312d0:	bl	4031e0 <xrealloc@plt>
  4312d4:	adrp	x9, 450000 <warn@@Base+0xfe9c>
  4312d8:	add	x9, x9, #0x458
  4312dc:	ldr	x8, [x26]
  4312e0:	ldr	x9, [x9]
  4312e4:	add	x10, x0, x21
  4312e8:	str	x0, [x8, #8]
  4312ec:	strb	wzr, [x10, #8]
  4312f0:	str	x9, [x10]
  4312f4:	ldr	x8, [x26]
  4312f8:	cbz	x8, 4313f8 <ferror@plt+0x2db58>
  4312fc:	ldr	x20, [x8, #8]
  431300:	mov	x0, x20
  431304:	bl	402fd0 <strlen@plt>
  431308:	and	x21, x0, #0xffffffff
  43130c:	add	x0, sp, #0x8
  431310:	bl	402fd0 <strlen@plt>
  431314:	add	x8, x0, x21
  431318:	add	x1, x8, #0x1
  43131c:	mov	x0, x20
  431320:	bl	4031e0 <xrealloc@plt>
  431324:	ldr	x8, [x26]
  431328:	add	x1, sp, #0x8
  43132c:	str	x0, [x8, #8]
  431330:	add	x0, x0, x21
  431334:	bl	403620 <strcpy@plt>
  431338:	ldr	x8, [x26]
  43133c:	cbz	x8, 4313f8 <ferror@plt+0x2db58>
  431340:	ldr	x20, [x8, #8]
  431344:	mov	x0, x20
  431348:	bl	402fd0 <strlen@plt>
  43134c:	and	x21, x0, #0xffffffff
  431350:	add	x1, x21, #0x6
  431354:	mov	x0, x20
  431358:	bl	4031e0 <xrealloc@plt>
  43135c:	ldr	x8, [x19, #16]
  431360:	mov	w11, #0x2a20                	// #10784
  431364:	add	x9, x0, x21
  431368:	mov	w10, #0xa                   	// #10
  43136c:	movk	w11, #0x3b2f, lsl #16
  431370:	str	x0, [x8, #8]
  431374:	strh	w10, [x9, #4]
  431378:	str	w11, [x9]
  43137c:	ldr	w8, [x19, #8]
  431380:	cbz	w8, 4313cc <ferror@plt+0x2db2c>
  431384:	mov	w21, wzr
  431388:	mov	w22, #0x20                  	// #32
  43138c:	ldr	x8, [x26]
  431390:	cbz	x8, 4313f8 <ferror@plt+0x2db58>
  431394:	ldr	x20, [x8, #8]
  431398:	mov	x0, x20
  43139c:	bl	402fd0 <strlen@plt>
  4313a0:	and	x23, x0, #0xffffffff
  4313a4:	add	x1, x23, #0x2
  4313a8:	mov	x0, x20
  4313ac:	bl	4031e0 <xrealloc@plt>
  4313b0:	ldr	x8, [x19, #16]
  4313b4:	add	w21, w21, #0x1
  4313b8:	str	x0, [x8, #8]
  4313bc:	strh	w22, [x0, x23]
  4313c0:	ldr	w8, [x19, #8]
  4313c4:	cmp	w21, w8
  4313c8:	b.cc	43138c <ferror@plt+0x2daec>  // b.lo, b.ul, b.last
  4313cc:	mov	w0, #0x1                   	// #1
  4313d0:	b	4313d8 <ferror@plt+0x2db38>
  4313d4:	mov	w0, wzr
  4313d8:	ldp	x20, x19, [sp, #112]
  4313dc:	ldp	x22, x21, [sp, #96]
  4313e0:	ldp	x24, x23, [sp, #80]
  4313e4:	ldp	x26, x25, [sp, #64]
  4313e8:	ldr	x27, [sp, #48]
  4313ec:	ldp	x29, x30, [sp, #32]
  4313f0:	add	sp, sp, #0x80
  4313f4:	ret
  4313f8:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  4313fc:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431400:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  431404:	add	x0, x0, #0x9ed
  431408:	add	x1, x1, #0xa01
  43140c:	add	x3, x3, #0xab0
  431410:	mov	w2, #0x17e                 	// #382
  431414:	bl	4037c0 <__assert_fail@plt>
  431418:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  43141c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431420:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  431424:	add	x0, x0, #0x9ed
  431428:	add	x1, x1, #0xa01
  43142c:	add	x3, x3, #0x3ce
  431430:	mov	w2, #0x5ab                 	// #1451
  431434:	bl	4037c0 <__assert_fail@plt>
  431438:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  43143c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431440:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  431444:	add	x0, x0, #0xe39
  431448:	add	x1, x1, #0xa01
  43144c:	add	x3, x3, #0x3ce
  431450:	mov	w2, #0x5ac                 	// #1452
  431454:	bl	4037c0 <__assert_fail@plt>
  431458:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  43145c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431460:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  431464:	add	x0, x0, #0x9ed
  431468:	add	x1, x1, #0xa01
  43146c:	add	x3, x3, #0xb9f
  431470:	mov	w2, #0x1e0                 	// #480
  431474:	bl	4037c0 <__assert_fail@plt>
  431478:	stp	x29, x30, [sp, #-64]!
  43147c:	stp	x24, x23, [sp, #16]
  431480:	stp	x22, x21, [sp, #32]
  431484:	stp	x20, x19, [sp, #48]
  431488:	ldr	x8, [x0, #16]
  43148c:	mov	x29, sp
  431490:	cbz	x8, 431738 <ferror@plt+0x2de98>
  431494:	ldr	x9, [x8]
  431498:	cbz	x9, 431758 <ferror@plt+0x2deb8>
  43149c:	ldr	x9, [x9, #24]
  4314a0:	cbz	x9, 431778 <ferror@plt+0x2ded8>
  4314a4:	mov	w22, w3
  4314a8:	mov	w21, w2
  4314ac:	mov	x19, x0
  4314b0:	mov	x20, x1
  4314b4:	cbz	w4, 4314f8 <ferror@plt+0x2dc58>
  4314b8:	ldr	x23, [x8, #8]
  4314bc:	mov	x0, x23
  4314c0:	bl	402fd0 <strlen@plt>
  4314c4:	and	x24, x0, #0xffffffff
  4314c8:	add	x1, x24, #0xa
  4314cc:	mov	x0, x23
  4314d0:	bl	4031e0 <xrealloc@plt>
  4314d4:	adrp	x10, 44f000 <warn@@Base+0xee9c>
  4314d8:	add	x10, x10, #0xfdb
  4314dc:	ldr	x8, [x19, #16]
  4314e0:	ldr	x10, [x10]
  4314e4:	add	x9, x0, x24
  4314e8:	mov	w11, #0x65                  	// #101
  4314ec:	str	x0, [x8, #8]
  4314f0:	strh	w11, [x9, #8]
  4314f4:	str	x10, [x9]
  4314f8:	cbz	w22, 431544 <ferror@plt+0x2dca4>
  4314fc:	ldr	x8, [x19, #16]
  431500:	cbz	x8, 431718 <ferror@plt+0x2de78>
  431504:	ldr	x22, [x8, #8]
  431508:	mov	x0, x22
  43150c:	bl	402fd0 <strlen@plt>
  431510:	and	x23, x0, #0xffffffff
  431514:	add	x1, x23, #0x7
  431518:	mov	x0, x22
  43151c:	bl	4031e0 <xrealloc@plt>
  431520:	ldr	x8, [x19, #16]
  431524:	mov	w10, #0x736e                	// #29550
  431528:	mov	w11, #0x6320                	// #25376
  43152c:	add	x9, x0, x23
  431530:	movk	w10, #0x74, lsl #16
  431534:	movk	w11, #0x6e6f, lsl #16
  431538:	str	x0, [x8, #8]
  43153c:	stur	w10, [x9, #3]
  431540:	str	w11, [x9]
  431544:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431548:	add	x1, x1, #0xded
  43154c:	mov	x0, x19
  431550:	bl	42f61c <ferror@plt+0x2bd7c>
  431554:	ldr	x8, [x19, #16]
  431558:	mov	x0, x19
  43155c:	ldr	x8, [x8]
  431560:	ldr	x1, [x8, #24]
  431564:	bl	42fa0c <ferror@plt+0x2c16c>
  431568:	cbz	w0, 431704 <ferror@plt+0x2de64>
  43156c:	ldr	x0, [x19, #16]
  431570:	cbz	x0, 431798 <ferror@plt+0x2def8>
  431574:	ldr	x8, [x0]
  431578:	str	x8, [x19, #16]
  43157c:	ldr	x22, [x0, #8]
  431580:	bl	403510 <free@plt>
  431584:	cbz	x22, 431700 <ferror@plt+0x2de60>
  431588:	mov	x0, x19
  43158c:	mov	w1, w21
  431590:	bl	432210 <ferror@plt+0x2e970>
  431594:	cbz	w0, 431704 <ferror@plt+0x2de64>
  431598:	ldr	x8, [x19, #16]
  43159c:	cbz	x8, 431718 <ferror@plt+0x2de78>
  4315a0:	ldr	x21, [x8, #8]
  4315a4:	mov	x0, x21
  4315a8:	bl	402fd0 <strlen@plt>
  4315ac:	and	x23, x0, #0xffffffff
  4315b0:	mov	x0, x22
  4315b4:	bl	402fd0 <strlen@plt>
  4315b8:	add	x8, x0, x23
  4315bc:	add	x1, x8, #0x1
  4315c0:	mov	x0, x21
  4315c4:	bl	4031e0 <xrealloc@plt>
  4315c8:	ldr	x8, [x19, #16]
  4315cc:	mov	x1, x22
  4315d0:	str	x0, [x8, #8]
  4315d4:	add	x0, x0, x23
  4315d8:	bl	403620 <strcpy@plt>
  4315dc:	ldr	x8, [x19, #16]
  4315e0:	cbz	x8, 431718 <ferror@plt+0x2de78>
  4315e4:	ldr	x21, [x8, #8]
  4315e8:	mov	x0, x21
  4315ec:	bl	402fd0 <strlen@plt>
  4315f0:	and	x22, x0, #0xffffffff
  4315f4:	add	x1, x22, #0x5
  4315f8:	mov	x0, x21
  4315fc:	bl	4031e0 <xrealloc@plt>
  431600:	ldr	x8, [x19, #16]
  431604:	mov	w10, #0x2f20                	// #12064
  431608:	add	x9, x0, x22
  43160c:	movk	w10, #0x202a, lsl #16
  431610:	str	x0, [x8, #8]
  431614:	strb	wzr, [x9, #4]
  431618:	str	w10, [x9]
  43161c:	cbz	x20, 431700 <ferror@plt+0x2de60>
  431620:	ldr	x8, [x19, #16]
  431624:	cbz	x8, 431718 <ferror@plt+0x2de78>
  431628:	ldr	x21, [x8, #8]
  43162c:	mov	x0, x21
  431630:	bl	402fd0 <strlen@plt>
  431634:	and	x22, x0, #0xffffffff
  431638:	mov	x0, x20
  43163c:	bl	402fd0 <strlen@plt>
  431640:	add	x8, x0, x22
  431644:	add	x1, x8, #0x1
  431648:	mov	x0, x21
  43164c:	bl	4031e0 <xrealloc@plt>
  431650:	ldr	x8, [x19, #16]
  431654:	mov	x1, x20
  431658:	str	x0, [x8, #8]
  43165c:	add	x0, x0, x22
  431660:	bl	403620 <strcpy@plt>
  431664:	ldr	x8, [x19, #16]
  431668:	cbz	x8, 431718 <ferror@plt+0x2de78>
  43166c:	ldr	x20, [x8, #8]
  431670:	mov	x0, x20
  431674:	bl	402fd0 <strlen@plt>
  431678:	and	x21, x0, #0xffffffff
  43167c:	add	x1, x21, #0x6
  431680:	mov	x0, x20
  431684:	bl	4031e0 <xrealloc@plt>
  431688:	ldr	x8, [x19, #16]
  43168c:	mov	w11, #0x2a20                	// #10784
  431690:	add	x9, x0, x21
  431694:	mov	w10, #0xa                   	// #10
  431698:	movk	w11, #0x3b2f, lsl #16
  43169c:	str	x0, [x8, #8]
  4316a0:	strh	w10, [x9, #4]
  4316a4:	str	w11, [x9]
  4316a8:	ldr	w8, [x19, #8]
  4316ac:	cbz	w8, 4316f8 <ferror@plt+0x2de58>
  4316b0:	mov	w21, wzr
  4316b4:	mov	w22, #0x20                  	// #32
  4316b8:	ldr	x8, [x19, #16]
  4316bc:	cbz	x8, 431718 <ferror@plt+0x2de78>
  4316c0:	ldr	x20, [x8, #8]
  4316c4:	mov	x0, x20
  4316c8:	bl	402fd0 <strlen@plt>
  4316cc:	and	x23, x0, #0xffffffff
  4316d0:	add	x1, x23, #0x2
  4316d4:	mov	x0, x20
  4316d8:	bl	4031e0 <xrealloc@plt>
  4316dc:	ldr	x8, [x19, #16]
  4316e0:	add	w21, w21, #0x1
  4316e4:	str	x0, [x8, #8]
  4316e8:	strh	w22, [x0, x23]
  4316ec:	ldr	w8, [x19, #8]
  4316f0:	cmp	w21, w8
  4316f4:	b.cc	4316b8 <ferror@plt+0x2de18>  // b.lo, b.ul, b.last
  4316f8:	mov	w0, #0x1                   	// #1
  4316fc:	b	431704 <ferror@plt+0x2de64>
  431700:	mov	w0, wzr
  431704:	ldp	x20, x19, [sp, #48]
  431708:	ldp	x22, x21, [sp, #32]
  43170c:	ldp	x24, x23, [sp, #16]
  431710:	ldp	x29, x30, [sp], #64
  431714:	ret
  431718:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  43171c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431720:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  431724:	add	x0, x0, #0x9ed
  431728:	add	x1, x1, #0xa01
  43172c:	add	x3, x3, #0xab0
  431730:	mov	w2, #0x17e                 	// #382
  431734:	bl	4037c0 <__assert_fail@plt>
  431738:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  43173c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431740:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  431744:	add	x0, x0, #0x9ed
  431748:	add	x1, x1, #0xa01
  43174c:	add	x3, x3, #0x461
  431750:	mov	w2, #0x5f9                 	// #1529
  431754:	bl	4037c0 <__assert_fail@plt>
  431758:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  43175c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431760:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  431764:	add	x0, x0, #0xe39
  431768:	add	x1, x1, #0xa01
  43176c:	add	x3, x3, #0x461
  431770:	mov	w2, #0x5fa                 	// #1530
  431774:	bl	4037c0 <__assert_fail@plt>
  431778:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  43177c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431780:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  431784:	add	x0, x0, #0x81
  431788:	add	x1, x1, #0xa01
  43178c:	add	x3, x3, #0x461
  431790:	mov	w2, #0x5fb                 	// #1531
  431794:	bl	4037c0 <__assert_fail@plt>
  431798:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  43179c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  4317a0:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  4317a4:	add	x0, x0, #0x9ed
  4317a8:	add	x1, x1, #0xa01
  4317ac:	add	x3, x3, #0xb9f
  4317b0:	mov	w2, #0x1e0                 	// #480
  4317b4:	bl	4037c0 <__assert_fail@plt>
  4317b8:	stp	x29, x30, [sp, #-16]!
  4317bc:	mov	x29, sp
  4317c0:	bl	4303c8 <ferror@plt+0x2cb28>
  4317c4:	mov	w0, #0x1                   	// #1
  4317c8:	ldp	x29, x30, [sp], #16
  4317cc:	ret
  4317d0:	sub	sp, sp, #0x70
  4317d4:	sub	w8, w3, #0x7
  4317d8:	cmp	w8, #0x5
  4317dc:	stp	x29, x30, [sp, #32]
  4317e0:	str	x25, [sp, #48]
  4317e4:	stp	x24, x23, [sp, #64]
  4317e8:	stp	x22, x21, [sp, #80]
  4317ec:	stp	x20, x19, [sp, #96]
  4317f0:	add	x29, sp, #0x20
  4317f4:	b.cs	431958 <ferror@plt+0x2e0b8>  // b.hs, b.nlast
  4317f8:	adrp	x9, 450000 <warn@@Base+0xfe9c>
  4317fc:	add	x9, x9, #0x858
  431800:	ldr	x23, [x9, w8, sxtw #3]
  431804:	mov	x19, x0
  431808:	mov	w0, #0x38                  	// #56
  43180c:	mov	w21, w3
  431810:	mov	w20, w2
  431814:	mov	x22, x1
  431818:	bl	403290 <xmalloc@plt>
  43181c:	movi	v0.2d, #0x0
  431820:	mov	x24, x0
  431824:	stp	q0, q0, [x0]
  431828:	str	q0, [x0, #32]
  43182c:	str	xzr, [x0, #48]
  431830:	mov	x0, x23
  431834:	bl	4032c0 <xstrdup@plt>
  431838:	mov	w8, #0x3                   	// #3
  43183c:	str	xzr, [x24, #24]
  431840:	str	w8, [x24, #16]
  431844:	ldr	x8, [x19, #16]
  431848:	mov	x23, x22
  43184c:	stp	x8, x0, [x24]
  431850:	str	x24, [x19, #16]
  431854:	cbnz	x22, 431874 <ferror@plt+0x2dfd4>
  431858:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  43185c:	add	x1, x1, #0xc8f
  431860:	add	x0, sp, #0x8
  431864:	mov	w2, w20
  431868:	add	x23, sp, #0x8
  43186c:	bl	4030a0 <sprintf@plt>
  431870:	ldr	x24, [x19, #16]
  431874:	cbz	x24, 431938 <ferror@plt+0x2e098>
  431878:	ldr	x24, [x24, #8]
  43187c:	mov	x0, x24
  431880:	bl	402fd0 <strlen@plt>
  431884:	and	x25, x0, #0xffffffff
  431888:	mov	x0, x23
  43188c:	bl	402fd0 <strlen@plt>
  431890:	add	x8, x0, x25
  431894:	add	x1, x8, #0x1
  431898:	mov	x0, x24
  43189c:	bl	4031e0 <xrealloc@plt>
  4318a0:	ldr	x8, [x19, #16]
  4318a4:	mov	x1, x23
  4318a8:	str	x0, [x8, #8]
  4318ac:	add	x0, x0, x25
  4318b0:	bl	403620 <strcpy@plt>
  4318b4:	cbz	x22, 431918 <ferror@plt+0x2e078>
  4318b8:	cmp	w21, #0xb
  4318bc:	b.eq	431918 <ferror@plt+0x2e078>  // b.none
  4318c0:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  4318c4:	add	x1, x1, #0x4d3
  4318c8:	add	x0, sp, #0x8
  4318cc:	mov	w2, w20
  4318d0:	bl	4030a0 <sprintf@plt>
  4318d4:	ldr	x8, [x19, #16]
  4318d8:	cbz	x8, 431938 <ferror@plt+0x2e098>
  4318dc:	ldr	x20, [x8, #8]
  4318e0:	mov	x0, x20
  4318e4:	bl	402fd0 <strlen@plt>
  4318e8:	and	x21, x0, #0xffffffff
  4318ec:	add	x0, sp, #0x8
  4318f0:	bl	402fd0 <strlen@plt>
  4318f4:	add	x8, x0, x21
  4318f8:	add	x1, x8, #0x1
  4318fc:	mov	x0, x20
  431900:	bl	4031e0 <xrealloc@plt>
  431904:	ldr	x8, [x19, #16]
  431908:	add	x1, sp, #0x8
  43190c:	str	x0, [x8, #8]
  431910:	add	x0, x0, x21
  431914:	bl	403620 <strcpy@plt>
  431918:	ldp	x20, x19, [sp, #96]
  43191c:	ldp	x22, x21, [sp, #80]
  431920:	ldp	x24, x23, [sp, #64]
  431924:	ldr	x25, [sp, #48]
  431928:	ldp	x29, x30, [sp, #32]
  43192c:	mov	w0, #0x1                   	// #1
  431930:	add	sp, sp, #0x70
  431934:	ret
  431938:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  43193c:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431940:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  431944:	add	x0, x0, #0x9ed
  431948:	add	x1, x1, #0xa01
  43194c:	add	x3, x3, #0xab0
  431950:	mov	w2, #0x17e                 	// #382
  431954:	bl	4037c0 <__assert_fail@plt>
  431958:	bl	4033f0 <abort@plt>
  43195c:	stp	x29, x30, [sp, #-48]!
  431960:	str	x21, [sp, #16]
  431964:	stp	x20, x19, [sp, #32]
  431968:	mov	x29, sp
  43196c:	mov	x19, x0
  431970:	bl	42fa0c <ferror@plt+0x2c16c>
  431974:	cbz	w0, 4319dc <ferror@plt+0x2e13c>
  431978:	ldr	x0, [x19, #16]
  43197c:	cbz	x0, 431a00 <ferror@plt+0x2e160>
  431980:	ldr	x8, [x0]
  431984:	str	x8, [x19, #16]
  431988:	ldr	x20, [x0, #8]
  43198c:	bl	403510 <free@plt>
  431990:	cbz	x20, 4319ec <ferror@plt+0x2e14c>
  431994:	ldr	w8, [x19, #8]
  431998:	cbz	w8, 4319bc <ferror@plt+0x2e11c>
  43199c:	mov	w21, wzr
  4319a0:	ldr	x1, [x19]
  4319a4:	mov	w0, #0x20                  	// #32
  4319a8:	bl	4030b0 <putc@plt>
  4319ac:	ldr	w8, [x19, #8]
  4319b0:	add	w21, w21, #0x1
  4319b4:	cmp	w21, w8
  4319b8:	b.cc	4319a0 <ferror@plt+0x2e100>  // b.lo, b.ul, b.last
  4319bc:	ldr	x0, [x19]
  4319c0:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  4319c4:	add	x1, x1, #0x4e0
  4319c8:	mov	x2, x20
  4319cc:	bl	403880 <fprintf@plt>
  4319d0:	mov	x0, x20
  4319d4:	bl	403510 <free@plt>
  4319d8:	mov	w0, #0x1                   	// #1
  4319dc:	ldp	x20, x19, [sp, #32]
  4319e0:	ldr	x21, [sp, #16]
  4319e4:	ldp	x29, x30, [sp], #48
  4319e8:	ret
  4319ec:	mov	w0, wzr
  4319f0:	ldp	x20, x19, [sp, #32]
  4319f4:	ldr	x21, [sp, #16]
  4319f8:	ldp	x29, x30, [sp], #48
  4319fc:	ret
  431a00:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  431a04:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431a08:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  431a0c:	add	x0, x0, #0x9ed
  431a10:	add	x1, x1, #0xa01
  431a14:	add	x3, x3, #0xb9f
  431a18:	mov	w2, #0x1e0                 	// #480
  431a1c:	bl	4037c0 <__assert_fail@plt>
  431a20:	stp	x29, x30, [sp, #-48]!
  431a24:	stp	x20, x19, [sp, #32]
  431a28:	mov	x20, x0
  431a2c:	ldr	x0, [x0, #16]
  431a30:	str	x21, [sp, #16]
  431a34:	mov	x29, sp
  431a38:	cbz	x0, 431abc <ferror@plt+0x2e21c>
  431a3c:	ldr	x8, [x0]
  431a40:	str	x8, [x20, #16]
  431a44:	ldr	x19, [x0, #8]
  431a48:	bl	403510 <free@plt>
  431a4c:	cbz	x19, 431aa8 <ferror@plt+0x2e208>
  431a50:	ldr	w8, [x20, #8]
  431a54:	cbz	w8, 431a78 <ferror@plt+0x2e1d8>
  431a58:	mov	w21, wzr
  431a5c:	ldr	x1, [x20]
  431a60:	mov	w0, #0x20                  	// #32
  431a64:	bl	4030b0 <putc@plt>
  431a68:	ldr	w8, [x20, #8]
  431a6c:	add	w21, w21, #0x1
  431a70:	cmp	w21, w8
  431a74:	b.cc	431a5c <ferror@plt+0x2e1bc>  // b.lo, b.ul, b.last
  431a78:	ldr	x0, [x20]
  431a7c:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  431a80:	add	x1, x1, #0x526
  431a84:	mov	x2, x19
  431a88:	bl	403880 <fprintf@plt>
  431a8c:	mov	x0, x19
  431a90:	bl	403510 <free@plt>
  431a94:	mov	w0, #0x1                   	// #1
  431a98:	ldp	x20, x19, [sp, #32]
  431a9c:	ldr	x21, [sp, #16]
  431aa0:	ldp	x29, x30, [sp], #48
  431aa4:	ret
  431aa8:	mov	w0, wzr
  431aac:	ldp	x20, x19, [sp, #32]
  431ab0:	ldr	x21, [sp, #16]
  431ab4:	ldp	x29, x30, [sp], #48
  431ab8:	ret
  431abc:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  431ac0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431ac4:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  431ac8:	add	x0, x0, #0x9ed
  431acc:	add	x1, x1, #0xa01
  431ad0:	add	x3, x3, #0xb9f
  431ad4:	mov	w2, #0x1e0                 	// #480
  431ad8:	bl	4037c0 <__assert_fail@plt>
  431adc:	sub	sp, sp, #0x50
  431ae0:	stp	x29, x30, [sp, #32]
  431ae4:	stp	x22, x21, [sp, #48]
  431ae8:	stp	x20, x19, [sp, #64]
  431aec:	ldr	w8, [x0, #8]
  431af0:	mov	x21, x2
  431af4:	mov	x20, x0
  431af8:	mov	x19, x1
  431afc:	add	x29, sp, #0x20
  431b00:	cbz	w8, 431b24 <ferror@plt+0x2e284>
  431b04:	mov	w22, wzr
  431b08:	ldr	x1, [x20]
  431b0c:	mov	w0, #0x20                  	// #32
  431b10:	bl	4030b0 <putc@plt>
  431b14:	ldr	w8, [x20, #8]
  431b18:	add	w22, w22, #0x1
  431b1c:	cmp	w22, w8
  431b20:	b.cc	431b08 <ferror@plt+0x2e268>  // b.lo, b.ul, b.last
  431b24:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  431b28:	add	x1, x1, #0x1c4
  431b2c:	add	x0, sp, #0x8
  431b30:	mov	x2, x21
  431b34:	bl	4030a0 <sprintf@plt>
  431b38:	ldr	x0, [x20]
  431b3c:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  431b40:	add	x1, x1, #0x4ed
  431b44:	add	x3, sp, #0x8
  431b48:	mov	x2, x19
  431b4c:	bl	403880 <fprintf@plt>
  431b50:	ldp	x20, x19, [sp, #64]
  431b54:	ldp	x22, x21, [sp, #48]
  431b58:	ldp	x29, x30, [sp, #32]
  431b5c:	mov	w0, #0x1                   	// #1
  431b60:	add	sp, sp, #0x50
  431b64:	ret
  431b68:	str	d8, [sp, #-48]!
  431b6c:	stp	x29, x30, [sp, #8]
  431b70:	stp	x20, x19, [sp, #32]
  431b74:	ldr	w8, [x0, #8]
  431b78:	mov	v8.16b, v0.16b
  431b7c:	mov	x20, x0
  431b80:	mov	x19, x1
  431b84:	str	x21, [sp, #24]
  431b88:	mov	x29, sp
  431b8c:	cbz	w8, 431bb0 <ferror@plt+0x2e310>
  431b90:	mov	w21, wzr
  431b94:	ldr	x1, [x20]
  431b98:	mov	w0, #0x20                  	// #32
  431b9c:	bl	4030b0 <putc@plt>
  431ba0:	ldr	w8, [x20, #8]
  431ba4:	add	w21, w21, #0x1
  431ba8:	cmp	w21, w8
  431bac:	b.cc	431b94 <ferror@plt+0x2e2f4>  // b.lo, b.ul, b.last
  431bb0:	ldr	x0, [x20]
  431bb4:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  431bb8:	add	x1, x1, #0x501
  431bbc:	mov	x2, x19
  431bc0:	mov	v0.16b, v8.16b
  431bc4:	bl	403880 <fprintf@plt>
  431bc8:	ldp	x20, x19, [sp, #32]
  431bcc:	ldr	x21, [sp, #24]
  431bd0:	ldp	x29, x30, [sp, #8]
  431bd4:	mov	w0, #0x1                   	// #1
  431bd8:	ldr	d8, [sp], #48
  431bdc:	ret
  431be0:	sub	sp, sp, #0x60
  431be4:	stp	x29, x30, [sp, #32]
  431be8:	stp	x22, x21, [sp, #64]
  431bec:	stp	x20, x19, [sp, #80]
  431bf0:	mov	x21, x0
  431bf4:	ldr	x0, [x0, #16]
  431bf8:	str	x23, [sp, #48]
  431bfc:	add	x29, sp, #0x20
  431c00:	cbz	x0, 431ca4 <ferror@plt+0x2e404>
  431c04:	ldr	x8, [x0]
  431c08:	mov	x22, x2
  431c0c:	mov	x19, x1
  431c10:	str	x8, [x21, #16]
  431c14:	ldr	x20, [x0, #8]
  431c18:	bl	403510 <free@plt>
  431c1c:	cbz	x20, 431c88 <ferror@plt+0x2e3e8>
  431c20:	ldr	w8, [x21, #8]
  431c24:	cbz	w8, 431c48 <ferror@plt+0x2e3a8>
  431c28:	mov	w23, wzr
  431c2c:	ldr	x1, [x21]
  431c30:	mov	w0, #0x20                  	// #32
  431c34:	bl	4030b0 <putc@plt>
  431c38:	ldr	w8, [x21, #8]
  431c3c:	add	w23, w23, #0x1
  431c40:	cmp	w23, w8
  431c44:	b.cc	431c2c <ferror@plt+0x2e38c>  // b.lo, b.ul, b.last
  431c48:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  431c4c:	add	x1, x1, #0x1c4
  431c50:	add	x0, sp, #0x8
  431c54:	mov	x2, x22
  431c58:	bl	4030a0 <sprintf@plt>
  431c5c:	ldr	x0, [x21]
  431c60:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  431c64:	add	x1, x1, #0x518
  431c68:	add	x4, sp, #0x8
  431c6c:	mov	x2, x20
  431c70:	mov	x3, x19
  431c74:	bl	403880 <fprintf@plt>
  431c78:	mov	x0, x20
  431c7c:	bl	403510 <free@plt>
  431c80:	mov	w0, #0x1                   	// #1
  431c84:	b	431c8c <ferror@plt+0x2e3ec>
  431c88:	mov	w0, wzr
  431c8c:	ldp	x20, x19, [sp, #80]
  431c90:	ldp	x22, x21, [sp, #64]
  431c94:	ldr	x23, [sp, #48]
  431c98:	ldp	x29, x30, [sp, #32]
  431c9c:	add	sp, sp, #0x60
  431ca0:	ret
  431ca4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  431ca8:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431cac:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  431cb0:	add	x0, x0, #0x9ed
  431cb4:	add	x1, x1, #0xa01
  431cb8:	add	x3, x3, #0xb9f
  431cbc:	mov	w2, #0x1e0                 	// #480
  431cc0:	bl	4037c0 <__assert_fail@plt>
  431cc4:	sub	sp, sp, #0x60
  431cc8:	stp	x29, x30, [sp, #32]
  431ccc:	str	x23, [sp, #48]
  431cd0:	stp	x22, x21, [sp, #64]
  431cd4:	stp	x20, x19, [sp, #80]
  431cd8:	add	x29, sp, #0x20
  431cdc:	mov	x20, x3
  431ce0:	mov	w22, w2
  431ce4:	mov	x19, x0
  431ce8:	bl	42fa0c <ferror@plt+0x2c16c>
  431cec:	cbz	w0, 431db4 <ferror@plt+0x2e514>
  431cf0:	ldr	x0, [x19, #16]
  431cf4:	cbz	x0, 431dcc <ferror@plt+0x2e52c>
  431cf8:	ldr	x8, [x0]
  431cfc:	str	x8, [x19, #16]
  431d00:	ldr	x21, [x0, #8]
  431d04:	bl	403510 <free@plt>
  431d08:	cbz	x21, 431d54 <ferror@plt+0x2e4b4>
  431d0c:	ldr	w8, [x19, #8]
  431d10:	cbz	w8, 431d34 <ferror@plt+0x2e494>
  431d14:	mov	w23, wzr
  431d18:	ldr	x1, [x19]
  431d1c:	mov	w0, #0x20                  	// #32
  431d20:	bl	4030b0 <putc@plt>
  431d24:	ldr	w8, [x19, #8]
  431d28:	add	w23, w23, #0x1
  431d2c:	cmp	w23, w8
  431d30:	b.cc	431d18 <ferror@plt+0x2e478>  // b.lo, b.ul, b.last
  431d34:	sub	w8, w22, #0x2
  431d38:	cmp	w8, #0x2
  431d3c:	b.cs	431d5c <ferror@plt+0x2e4bc>  // b.hs, b.nlast
  431d40:	ldr	x3, [x19]
  431d44:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  431d48:	add	x0, x0, #0xded
  431d4c:	mov	w1, #0x7                   	// #7
  431d50:	b	431d74 <ferror@plt+0x2e4d4>
  431d54:	mov	w0, wzr
  431d58:	b	431db4 <ferror@plt+0x2e514>
  431d5c:	cmp	w22, #0x5
  431d60:	b.ne	431d7c <ferror@plt+0x2e4dc>  // b.any
  431d64:	ldr	x3, [x19]
  431d68:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  431d6c:	add	x0, x0, #0x1d4
  431d70:	mov	w1, #0x9                   	// #9
  431d74:	mov	w2, #0x1                   	// #1
  431d78:	bl	4035b0 <fwrite@plt>
  431d7c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  431d80:	add	x1, x1, #0xdd2
  431d84:	add	x0, sp, #0x8
  431d88:	mov	x2, x20
  431d8c:	bl	4030a0 <sprintf@plt>
  431d90:	ldr	x0, [x19]
  431d94:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  431d98:	add	x1, x1, #0x52b
  431d9c:	add	x3, sp, #0x8
  431da0:	mov	x2, x21
  431da4:	bl	403880 <fprintf@plt>
  431da8:	mov	x0, x21
  431dac:	bl	403510 <free@plt>
  431db0:	mov	w0, #0x1                   	// #1
  431db4:	ldp	x20, x19, [sp, #80]
  431db8:	ldp	x22, x21, [sp, #64]
  431dbc:	ldr	x23, [sp, #48]
  431dc0:	ldp	x29, x30, [sp, #32]
  431dc4:	add	sp, sp, #0x60
  431dc8:	ret
  431dcc:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  431dd0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431dd4:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  431dd8:	add	x0, x0, #0x9ed
  431ddc:	add	x1, x1, #0xa01
  431de0:	add	x3, x3, #0xb9f
  431de4:	mov	w2, #0x1e0                 	// #480
  431de8:	bl	4037c0 <__assert_fail@plt>
  431dec:	stp	x29, x30, [sp, #-48]!
  431df0:	stp	x22, x21, [sp, #16]
  431df4:	stp	x20, x19, [sp, #32]
  431df8:	mov	x29, sp
  431dfc:	mov	w21, w2
  431e00:	mov	x19, x0
  431e04:	bl	42fa0c <ferror@plt+0x2c16c>
  431e08:	cbz	w0, 431e88 <ferror@plt+0x2e5e8>
  431e0c:	ldr	x0, [x19, #16]
  431e10:	cbz	x0, 431eac <ferror@plt+0x2e60c>
  431e14:	ldr	x8, [x0]
  431e18:	str	x8, [x19, #16]
  431e1c:	ldr	x20, [x0, #8]
  431e20:	bl	403510 <free@plt>
  431e24:	cbz	x20, 431e98 <ferror@plt+0x2e5f8>
  431e28:	ldr	w8, [x19, #8]
  431e2c:	cbz	w8, 431e50 <ferror@plt+0x2e5b0>
  431e30:	mov	w22, wzr
  431e34:	ldr	x1, [x19]
  431e38:	mov	w0, #0x20                  	// #32
  431e3c:	bl	4030b0 <putc@plt>
  431e40:	ldr	w8, [x19, #8]
  431e44:	add	w22, w22, #0x1
  431e48:	cmp	w22, w8
  431e4c:	b.cc	431e34 <ferror@plt+0x2e594>  // b.lo, b.ul, b.last
  431e50:	cbnz	w21, 431e6c <ferror@plt+0x2e5cc>
  431e54:	ldr	x3, [x19]
  431e58:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  431e5c:	add	x0, x0, #0xded
  431e60:	mov	w1, #0x7                   	// #7
  431e64:	mov	w2, #0x1                   	// #1
  431e68:	bl	4035b0 <fwrite@plt>
  431e6c:	ldr	x0, [x19]
  431e70:	adrp	x1, 44d000 <warn@@Base+0xce9c>
  431e74:	add	x1, x1, #0x80
  431e78:	mov	x2, x20
  431e7c:	bl	403880 <fprintf@plt>
  431e80:	mov	w0, #0x1                   	// #1
  431e84:	str	w0, [x19, #24]
  431e88:	ldp	x20, x19, [sp, #32]
  431e8c:	ldp	x22, x21, [sp, #16]
  431e90:	ldp	x29, x30, [sp], #48
  431e94:	ret
  431e98:	mov	w0, wzr
  431e9c:	ldp	x20, x19, [sp, #32]
  431ea0:	ldp	x22, x21, [sp, #16]
  431ea4:	ldp	x29, x30, [sp], #48
  431ea8:	ret
  431eac:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  431eb0:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431eb4:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  431eb8:	add	x0, x0, #0x9ed
  431ebc:	add	x1, x1, #0xa01
  431ec0:	add	x3, x3, #0xb9f
  431ec4:	mov	w2, #0x1e0                 	// #480
  431ec8:	bl	4037c0 <__assert_fail@plt>
  431ecc:	sub	sp, sp, #0x50
  431ed0:	sub	w8, w2, #0x3
  431ed4:	stp	x22, x21, [sp, #48]
  431ed8:	stp	x20, x19, [sp, #64]
  431edc:	mov	x20, x3
  431ee0:	mov	w21, w2
  431ee4:	mov	x22, x1
  431ee8:	cmp	w8, #0x1
  431eec:	mov	x19, x0
  431ef0:	stp	x29, x30, [sp, #32]
  431ef4:	add	x29, sp, #0x20
  431ef8:	b.hi	431f18 <ferror@plt+0x2e678>  // b.pmore
  431efc:	ldr	x8, [x19, #16]
  431f00:	cbz	x8, 431ff0 <ferror@plt+0x2e750>
  431f04:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431f08:	add	x1, x1, #0xbe8
  431f0c:	mov	x0, x19
  431f10:	bl	42fa0c <ferror@plt+0x2c16c>
  431f14:	cbz	w0, 431fdc <ferror@plt+0x2e73c>
  431f18:	mov	x0, x19
  431f1c:	mov	x1, x22
  431f20:	bl	42fa0c <ferror@plt+0x2c16c>
  431f24:	cbz	w0, 431fdc <ferror@plt+0x2e73c>
  431f28:	ldr	x0, [x19, #16]
  431f2c:	cbz	x0, 432010 <ferror@plt+0x2e770>
  431f30:	ldr	x8, [x0]
  431f34:	str	x8, [x19, #16]
  431f38:	ldr	x22, [x0, #8]
  431f3c:	bl	403510 <free@plt>
  431f40:	cbz	x22, 431fd8 <ferror@plt+0x2e738>
  431f44:	ldr	w8, [x19, #24]
  431f48:	cmp	w8, #0x1
  431f4c:	b.eq	431f68 <ferror@plt+0x2e6c8>  // b.none
  431f50:	ldr	x3, [x19]
  431f54:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  431f58:	add	x0, x0, #0x75
  431f5c:	mov	w1, #0x2                   	// #2
  431f60:	mov	w2, #0x1                   	// #1
  431f64:	bl	4035b0 <fwrite@plt>
  431f68:	cmp	w21, #0x2
  431f6c:	b.eq	431f78 <ferror@plt+0x2e6d8>  // b.none
  431f70:	cmp	w21, #0x4
  431f74:	b.ne	431f90 <ferror@plt+0x2e6f0>  // b.any
  431f78:	ldr	x3, [x19]
  431f7c:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  431f80:	add	x0, x0, #0x1d4
  431f84:	mov	w1, #0x9                   	// #9
  431f88:	mov	w2, #0x1                   	// #1
  431f8c:	bl	4035b0 <fwrite@plt>
  431f90:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  431f94:	add	x1, x1, #0xdd2
  431f98:	add	x0, sp, #0x8
  431f9c:	mov	x2, x20
  431fa0:	bl	4030a0 <sprintf@plt>
  431fa4:	ldr	x0, [x19]
  431fa8:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  431fac:	add	x1, x1, #0x539
  431fb0:	add	x3, sp, #0x8
  431fb4:	mov	x2, x22
  431fb8:	bl	403880 <fprintf@plt>
  431fbc:	mov	x0, x22
  431fc0:	bl	403510 <free@plt>
  431fc4:	ldr	w8, [x19, #24]
  431fc8:	mov	w0, #0x1                   	// #1
  431fcc:	add	w8, w8, #0x1
  431fd0:	str	w8, [x19, #24]
  431fd4:	b	431fdc <ferror@plt+0x2e73c>
  431fd8:	mov	w0, wzr
  431fdc:	ldp	x20, x19, [sp, #64]
  431fe0:	ldp	x22, x21, [sp, #48]
  431fe4:	ldp	x29, x30, [sp, #32]
  431fe8:	add	sp, sp, #0x50
  431fec:	ret
  431ff0:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  431ff4:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  431ff8:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  431ffc:	add	x0, x0, #0x9ed
  432000:	add	x1, x1, #0xa01
  432004:	add	x3, x3, #0xbc2
  432008:	mov	w2, #0x31c                 	// #796
  43200c:	bl	4037c0 <__assert_fail@plt>
  432010:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  432014:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  432018:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  43201c:	add	x0, x0, #0x9ed
  432020:	add	x1, x1, #0xa01
  432024:	add	x3, x3, #0xb9f
  432028:	mov	w2, #0x1e0                 	// #480
  43202c:	bl	4037c0 <__assert_fail@plt>
  432030:	sub	sp, sp, #0x50
  432034:	stp	x29, x30, [sp, #32]
  432038:	stp	x20, x19, [sp, #64]
  43203c:	ldr	w8, [x0, #24]
  432040:	mov	x19, x0
  432044:	mov	x20, x1
  432048:	str	x21, [sp, #48]
  43204c:	cmp	w8, #0x1
  432050:	add	x29, sp, #0x20
  432054:	b.lt	432074 <ferror@plt+0x2e7d4>  // b.tstop
  432058:	ldr	x3, [x19]
  43205c:	adrp	x0, 44a000 <warn@@Base+0x9e9c>
  432060:	add	x0, x0, #0x92d
  432064:	mov	w1, #0x2                   	// #2
  432068:	mov	w2, #0x1                   	// #1
  43206c:	bl	4035b0 <fwrite@plt>
  432070:	str	wzr, [x19, #24]
  432074:	ldr	w8, [x19, #8]
  432078:	cbz	w8, 43209c <ferror@plt+0x2e7fc>
  43207c:	mov	w21, wzr
  432080:	ldr	x1, [x19]
  432084:	mov	w0, #0x20                  	// #32
  432088:	bl	4030b0 <putc@plt>
  43208c:	ldr	w8, [x19, #8]
  432090:	add	w21, w21, #0x1
  432094:	cmp	w21, w8
  432098:	b.cc	432080 <ferror@plt+0x2e7e0>  // b.lo, b.ul, b.last
  43209c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4320a0:	add	x1, x1, #0xdd2
  4320a4:	add	x0, sp, #0x8
  4320a8:	mov	x2, x20
  4320ac:	bl	4030a0 <sprintf@plt>
  4320b0:	ldr	x0, [x19]
  4320b4:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  4320b8:	add	x1, x1, #0x545
  4320bc:	add	x2, sp, #0x8
  4320c0:	bl	403880 <fprintf@plt>
  4320c4:	ldr	w8, [x19, #8]
  4320c8:	ldr	x21, [sp, #48]
  4320cc:	mov	w0, #0x1                   	// #1
  4320d0:	add	w8, w8, #0x2
  4320d4:	str	w8, [x19, #8]
  4320d8:	ldp	x20, x19, [sp, #64]
  4320dc:	ldp	x29, x30, [sp, #32]
  4320e0:	add	sp, sp, #0x50
  4320e4:	ret
  4320e8:	sub	sp, sp, #0x50
  4320ec:	stp	x29, x30, [sp, #32]
  4320f0:	stp	x20, x19, [sp, #64]
  4320f4:	ldr	w8, [x0, #8]
  4320f8:	mov	x20, x1
  4320fc:	mov	x19, x0
  432100:	str	x21, [sp, #48]
  432104:	subs	w8, w8, #0x2
  432108:	add	x29, sp, #0x20
  43210c:	str	w8, [x0, #8]
  432110:	b.eq	432134 <ferror@plt+0x2e894>  // b.none
  432114:	mov	w21, wzr
  432118:	ldr	x1, [x19]
  43211c:	mov	w0, #0x20                  	// #32
  432120:	bl	4030b0 <putc@plt>
  432124:	ldr	w8, [x19, #8]
  432128:	add	w21, w21, #0x1
  43212c:	cmp	w21, w8
  432130:	b.cc	432118 <ferror@plt+0x2e878>  // b.lo, b.ul, b.last
  432134:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  432138:	add	x1, x1, #0xdd2
  43213c:	add	x0, sp, #0x8
  432140:	mov	x2, x20
  432144:	bl	4030a0 <sprintf@plt>
  432148:	ldr	x0, [x19]
  43214c:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  432150:	add	x1, x1, #0x551
  432154:	add	x2, sp, #0x8
  432158:	bl	403880 <fprintf@plt>
  43215c:	ldp	x20, x19, [sp, #64]
  432160:	ldr	x21, [sp, #48]
  432164:	ldp	x29, x30, [sp, #32]
  432168:	mov	w0, #0x1                   	// #1
  43216c:	add	sp, sp, #0x50
  432170:	ret
  432174:	sub	sp, sp, #0x60
  432178:	stp	x29, x30, [sp, #32]
  43217c:	stp	x22, x21, [sp, #64]
  432180:	stp	x20, x19, [sp, #80]
  432184:	ldr	w8, [x0, #8]
  432188:	mov	x22, x3
  43218c:	mov	x19, x2
  432190:	mov	x21, x0
  432194:	mov	x20, x1
  432198:	str	x23, [sp, #48]
  43219c:	add	x29, sp, #0x20
  4321a0:	cbz	w8, 4321c4 <ferror@plt+0x2e924>
  4321a4:	mov	w23, wzr
  4321a8:	ldr	x1, [x21]
  4321ac:	mov	w0, #0x20                  	// #32
  4321b0:	bl	4030b0 <putc@plt>
  4321b4:	ldr	w8, [x21, #8]
  4321b8:	add	w23, w23, #0x1
  4321bc:	cmp	w23, w8
  4321c0:	b.cc	4321a8 <ferror@plt+0x2e908>  // b.lo, b.ul, b.last
  4321c4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4321c8:	add	x1, x1, #0xdd2
  4321cc:	add	x0, sp, #0x8
  4321d0:	mov	x2, x22
  4321d4:	bl	4030a0 <sprintf@plt>
  4321d8:	ldr	x0, [x21]
  4321dc:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  4321e0:	add	x1, x1, #0x55d
  4321e4:	add	x4, sp, #0x8
  4321e8:	mov	x2, x20
  4321ec:	mov	x3, x19
  4321f0:	bl	403880 <fprintf@plt>
  4321f4:	ldp	x20, x19, [sp, #80]
  4321f8:	ldp	x22, x21, [sp, #64]
  4321fc:	ldr	x23, [sp, #48]
  432200:	ldp	x29, x30, [sp, #32]
  432204:	mov	w0, #0x1                   	// #1
  432208:	add	sp, sp, #0x60
  43220c:	ret
  432210:	stp	x29, x30, [sp, #-64]!
  432214:	stp	x24, x23, [sp, #16]
  432218:	stp	x22, x21, [sp, #32]
  43221c:	stp	x20, x19, [sp, #48]
  432220:	ldr	x8, [x0, #16]
  432224:	mov	x29, sp
  432228:	cbz	x8, 432384 <ferror@plt+0x2eae4>
  43222c:	ldr	w9, [x8, #16]
  432230:	mov	w20, w1
  432234:	cmp	w9, w1
  432238:	b.eq	43234c <ferror@plt+0x2eaac>  // b.none
  43223c:	cmp	w20, #0x4
  432240:	b.cs	4323a4 <ferror@plt+0x2eb04>  // b.hs, b.nlast
  432244:	ldr	x21, [x8, #8]
  432248:	mov	x19, x0
  43224c:	mov	x0, x21
  432250:	bl	402fd0 <strlen@plt>
  432254:	sub	w8, w0, #0x1
  432258:	ldrb	w9, [x21, x8]
  43225c:	cmp	w9, #0x20
  432260:	b.ne	4323a8 <ferror@plt+0x2eb08>  // b.any
  432264:	strb	wzr, [x21, x8]
  432268:	ldr	x8, [x19, #16]
  43226c:	cbz	x8, 432364 <ferror@plt+0x2eac4>
  432270:	adrp	x9, 450000 <warn@@Base+0xfe9c>
  432274:	ldr	x22, [x8, #8]
  432278:	add	x9, x9, #0x880
  43227c:	ldr	x21, [x9, w20, sxtw #3]
  432280:	mov	x0, x22
  432284:	bl	402fd0 <strlen@plt>
  432288:	and	x23, x0, #0xffffffff
  43228c:	mov	x0, x21
  432290:	bl	402fd0 <strlen@plt>
  432294:	add	x8, x0, x23
  432298:	add	x1, x8, #0x1
  43229c:	mov	x0, x22
  4322a0:	bl	4031e0 <xrealloc@plt>
  4322a4:	ldr	x8, [x19, #16]
  4322a8:	mov	x1, x21
  4322ac:	str	x0, [x8, #8]
  4322b0:	add	x0, x0, x23
  4322b4:	bl	403620 <strcpy@plt>
  4322b8:	ldr	x8, [x19, #16]
  4322bc:	cbz	x8, 432364 <ferror@plt+0x2eac4>
  4322c0:	ldr	x21, [x8, #8]
  4322c4:	mov	x0, x21
  4322c8:	bl	402fd0 <strlen@plt>
  4322cc:	and	x22, x0, #0xffffffff
  4322d0:	add	x1, x22, #0x3
  4322d4:	mov	x0, x21
  4322d8:	bl	4031e0 <xrealloc@plt>
  4322dc:	ldr	x8, [x19, #16]
  4322e0:	add	x9, x0, x22
  4322e4:	mov	w10, #0xa3a                 	// #2618
  4322e8:	str	x0, [x8, #8]
  4322ec:	strb	wzr, [x9, #2]
  4322f0:	strh	w10, [x9]
  4322f4:	ldr	w8, [x19, #8]
  4322f8:	cbz	w8, 432344 <ferror@plt+0x2eaa4>
  4322fc:	mov	w22, wzr
  432300:	mov	w23, #0x20                  	// #32
  432304:	ldr	x8, [x19, #16]
  432308:	cbz	x8, 432364 <ferror@plt+0x2eac4>
  43230c:	ldr	x21, [x8, #8]
  432310:	mov	x0, x21
  432314:	bl	402fd0 <strlen@plt>
  432318:	and	x24, x0, #0xffffffff
  43231c:	add	x1, x24, #0x2
  432320:	mov	x0, x21
  432324:	bl	4031e0 <xrealloc@plt>
  432328:	ldr	x8, [x19, #16]
  43232c:	add	w22, w22, #0x1
  432330:	str	x0, [x8, #8]
  432334:	strh	w23, [x0, x24]
  432338:	ldr	w8, [x19, #8]
  43233c:	cmp	w22, w8
  432340:	b.cc	432304 <ferror@plt+0x2ea64>  // b.lo, b.ul, b.last
  432344:	ldr	x8, [x19, #16]
  432348:	str	w20, [x8, #16]
  43234c:	ldp	x20, x19, [sp, #48]
  432350:	ldp	x22, x21, [sp, #32]
  432354:	ldp	x24, x23, [sp, #16]
  432358:	mov	w0, #0x1                   	// #1
  43235c:	ldp	x29, x30, [sp], #64
  432360:	ret
  432364:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  432368:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  43236c:	adrp	x3, 44f000 <warn@@Base+0xee9c>
  432370:	add	x0, x0, #0x9ed
  432374:	add	x1, x1, #0xa01
  432378:	add	x3, x3, #0xab0
  43237c:	mov	w2, #0x17e                 	// #382
  432380:	bl	4037c0 <__assert_fail@plt>
  432384:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  432388:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  43238c:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  432390:	add	x0, x0, #0x9ed
  432394:	add	x1, x1, #0xa01
  432398:	add	x3, x3, #0x29a
  43239c:	mov	w2, #0x453                 	// #1107
  4323a0:	bl	4037c0 <__assert_fail@plt>
  4323a4:	bl	4033f0 <abort@plt>
  4323a8:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  4323ac:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  4323b0:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  4323b4:	add	x0, x0, #0x2e3
  4323b8:	add	x1, x1, #0xa01
  4323bc:	add	x3, x3, #0x29a
  4323c0:	mov	w2, #0x470                 	// #1136
  4323c4:	bl	4037c0 <__assert_fail@plt>
  4323c8:	sub	sp, sp, #0x120
  4323cc:	stp	x29, x30, [sp, #192]
  4323d0:	stp	x28, x27, [sp, #208]
  4323d4:	stp	x26, x25, [sp, #224]
  4323d8:	stp	x24, x23, [sp, #240]
  4323dc:	stp	x22, x21, [sp, #256]
  4323e0:	stp	x20, x19, [sp, #272]
  4323e4:	add	x29, sp, #0xc0
  4323e8:	mov	w20, w3
  4323ec:	mov	x19, x2
  4323f0:	str	x1, [sp, #24]
  4323f4:	mov	x28, x0
  4323f8:	bl	432df4 <ferror@plt+0x2f554>
  4323fc:	mov	x25, x0
  432400:	cbz	x0, 432880 <ferror@plt+0x2efe0>
  432404:	str	w20, [sp, #12]
  432408:	mov	w21, wzr
  43240c:	mov	x20, xzr
  432410:	mov	x24, xzr
  432414:	str	x19, [sp, #16]
  432418:	str	x25, [sp, #56]
  43241c:	stur	x28, [x29, #-64]
  432420:	b	432448 <ferror@plt+0x2eba8>
  432424:	bl	432c94 <ferror@plt+0x2f3f4>
  432428:	ldr	x0, [sp, #48]
  43242c:	bl	403510 <free@plt>
  432430:	ldr	x24, [sp, #64]
  432434:	ldr	x20, [sp, #32]
  432438:	mov	w21, #0x1                   	// #1
  43243c:	add	x20, x20, #0x1
  432440:	cmp	x20, #0x3
  432444:	b.eq	4328a4 <ferror@plt+0x2f004>  // b.none
  432448:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  43244c:	add	x8, x8, #0x980
  432450:	add	x19, x8, x20, lsl #4
  432454:	ldr	x1, [x19]
  432458:	mov	x0, x28
  43245c:	str	x1, [sp, #40]
  432460:	bl	4032d0 <bfd_get_section_by_name@plt>
  432464:	ldr	x19, [x19, #8]
  432468:	mov	x23, x0
  43246c:	mov	x0, x28
  432470:	mov	x1, x19
  432474:	bl	4032d0 <bfd_get_section_by_name@plt>
  432478:	cbz	x23, 43243c <ferror@plt+0x2eb9c>
  43247c:	mov	x22, x0
  432480:	cbz	x0, 43243c <ferror@plt+0x2eb9c>
  432484:	ldr	x21, [x23, #56]
  432488:	mov	x0, x21
  43248c:	bl	403290 <xmalloc@plt>
  432490:	mov	x2, x0
  432494:	mov	x0, x28
  432498:	mov	x1, x23
  43249c:	mov	x3, xzr
  4324a0:	mov	x4, x21
  4324a4:	str	x2, [sp, #48]
  4324a8:	bl	403180 <bfd_get_section_contents@plt>
  4324ac:	cbz	w0, 4327fc <ferror@plt+0x2ef5c>
  4324b0:	ldr	x27, [x22, #56]
  4324b4:	add	x0, x27, #0x1
  4324b8:	bl	403290 <xmalloc@plt>
  4324bc:	mov	x26, x0
  4324c0:	mov	x0, x28
  4324c4:	mov	x1, x22
  4324c8:	mov	x2, x26
  4324cc:	mov	x3, xzr
  4324d0:	mov	x4, x27
  4324d4:	bl	403180 <bfd_get_section_contents@plt>
  4324d8:	cbz	w0, 432834 <ferror@plt+0x2ef94>
  4324dc:	strb	wzr, [x26, x27]
  4324e0:	cbnz	x24, 432500 <ferror@plt+0x2ec60>
  4324e4:	ldp	x4, x3, [sp, #16]
  4324e8:	mov	w2, #0x1                   	// #1
  4324ec:	mov	x0, x25
  4324f0:	mov	x1, x28
  4324f4:	bl	4366f0 <ferror@plt+0x32e50>
  4324f8:	mov	x24, x0
  4324fc:	cbz	x0, 43286c <ferror@plt+0x2efcc>
  432500:	ldr	x8, [sp, #48]
  432504:	mov	w19, #0x5c                  	// #92
  432508:	str	x20, [sp, #32]
  43250c:	str	x24, [sp, #64]
  432510:	add	x9, x8, x21
  432514:	stur	x9, [x29, #-88]
  432518:	sub	x9, x9, #0xc
  43251c:	cmp	x8, x9
  432520:	str	x9, [sp, #80]
  432524:	b.hi	432424 <ferror@plt+0x2eb84>  // b.pmore
  432528:	ldr	x23, [sp, #48]
  43252c:	stur	xzr, [x29, #-56]
  432530:	str	xzr, [sp, #72]
  432534:	stp	x26, x27, [x29, #-80]
  432538:	b	43255c <ferror@plt+0x2ecbc>
  43253c:	ldr	x9, [sp, #72]
  432540:	add	x8, x0, x9
  432544:	stur	x9, [x29, #-56]
  432548:	str	x8, [sp, #72]
  43254c:	ldr	x8, [sp, #80]
  432550:	add	x23, x23, #0xc
  432554:	cmp	x23, x8
  432558:	b.hi	432424 <ferror@plt+0x2eb84>  // b.pmore
  43255c:	ldr	x8, [x28, #8]
  432560:	mov	x0, x23
  432564:	ldr	x8, [x8, #56]
  432568:	blr	x8
  43256c:	ldr	x8, [x28, #8]
  432570:	ldrb	w20, [x23, #4]
  432574:	mov	x22, x0
  432578:	add	x0, x23, #0x6
  43257c:	ldr	x8, [x8, #80]
  432580:	blr	x8
  432584:	ldr	x8, [x28, #8]
  432588:	mov	x21, x0
  43258c:	add	x0, x23, #0x8
  432590:	ldr	x8, [x8, #56]
  432594:	blr	x8
  432598:	cbz	w20, 43253c <ferror@plt+0x2ec9c>
  43259c:	ldur	x10, [x29, #-56]
  4325a0:	and	x8, x22, #0xffffffff
  4325a4:	add	x9, x8, x10
  4325a8:	cmp	x9, x27
  4325ac:	b.cs	432778 <ferror@plt+0x2eed8>  // b.hs, b.nlast
  4325b0:	add	x9, x26, x10
  4325b4:	add	x28, x9, x8
  4325b8:	stp	x0, x21, [sp, #88]
  4325bc:	mov	x0, x28
  4325c0:	mov	w21, w20
  4325c4:	bl	402fd0 <strlen@plt>
  4325c8:	cbz	x0, 432668 <ferror@plt+0x2edc8>
  4325cc:	mov	x22, x0
  4325d0:	mov	x24, xzr
  4325d4:	mov	x25, x23
  4325d8:	add	x8, x22, x28
  4325dc:	ldurb	w8, [x8, #-1]
  4325e0:	cmp	w8, #0x5c
  4325e4:	b.ne	432670 <ferror@plt+0x2edd0>  // b.any
  4325e8:	ldur	x8, [x29, #-88]
  4325ec:	add	x23, x25, #0xc
  4325f0:	cmp	x23, x8
  4325f4:	b.cs	432670 <ferror@plt+0x2edd0>  // b.hs, b.nlast
  4325f8:	ldur	x8, [x29, #-64]
  4325fc:	sub	x26, x28, #0x1
  432600:	strb	wzr, [x26, x22]
  432604:	mov	x0, x23
  432608:	ldr	x8, [x8, #8]
  43260c:	ldr	x8, [x8, #56]
  432610:	blr	x8
  432614:	ldur	x8, [x29, #-56]
  432618:	ldur	x9, [x29, #-72]
  43261c:	add	w8, w0, w8
  432620:	cmp	x8, x9
  432624:	b.cs	432678 <ferror@plt+0x2edd8>  // b.hs, b.nlast
  432628:	ldur	x9, [x29, #-80]
  43262c:	mov	x0, x28
  432630:	mov	x2, xzr
  432634:	add	x1, x9, x8
  432638:	bl	403200 <concat@plt>
  43263c:	mov	x28, x0
  432640:	mov	x0, x24
  432644:	strb	w19, [x26, x22]
  432648:	bl	403510 <free@plt>
  43264c:	mov	x0, x28
  432650:	bl	402fd0 <strlen@plt>
  432654:	mov	x22, x0
  432658:	mov	x24, x28
  43265c:	mov	x25, x23
  432660:	cbnz	x0, 4325d8 <ferror@plt+0x2ed38>
  432664:	b	4326cc <ferror@plt+0x2ee2c>
  432668:	mov	x24, xzr
  43266c:	b	4326cc <ferror@plt+0x2ee2c>
  432670:	mov	x23, x25
  432674:	b	4326cc <ferror@plt+0x2ee2c>
  432678:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43267c:	ldr	x22, [x8, #3784]
  432680:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  432684:	mov	w2, #0x5                   	// #5
  432688:	mov	x0, xzr
  43268c:	add	x1, x1, #0x90f
  432690:	bl	403700 <dcgettext@plt>
  432694:	ldur	x8, [x29, #-64]
  432698:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  43269c:	add	x23, x25, #0xc
  4326a0:	movk	x9, #0xaaab
  4326a4:	ldr	x2, [x8]
  4326a8:	ldp	x3, x8, [sp, #40]
  4326ac:	movk	x9, #0x2aaa, lsl #48
  4326b0:	mov	x1, x0
  4326b4:	mov	x0, x22
  4326b8:	sub	x8, x23, x8
  4326bc:	smulh	x8, x8, x9
  4326c0:	asr	x9, x8, #1
  4326c4:	add	x4, x9, x8, lsr #63
  4326c8:	bl	403880 <fprintf@plt>
  4326cc:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  4326d0:	add	x9, x9, #0x80
  4326d4:	ldrsw	x8, [x9]
  4326d8:	mov	w10, #0x18                  	// #24
  4326dc:	madd	x9, x8, x10, x9
  4326e0:	ldr	x0, [x9, #24]
  4326e4:	cbz	x0, 4326f4 <ferror@plt+0x2ee54>
  4326e8:	bl	403510 <free@plt>
  4326ec:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4326f0:	ldrsw	x8, [x8, #128]
  4326f4:	adrp	x26, 46c000 <_bfd_std_section+0x3118>
  4326f8:	ldp	x27, x20, [sp, #88]
  4326fc:	ldr	x25, [sp, #56]
  432700:	add	x26, x26, #0x80
  432704:	add	x22, x26, #0x8
  432708:	mov	w19, #0x18                  	// #24
  43270c:	madd	x8, x8, x19, x22
  432710:	mov	x0, x28
  432714:	stp	w21, w20, [x8]
  432718:	str	x27, [x8, #8]
  43271c:	bl	4032c0 <xstrdup@plt>
  432720:	ldrsw	x8, [x26]
  432724:	ldr	x1, [sp, #64]
  432728:	mov	w2, w21
  43272c:	mov	w3, w20
  432730:	add	w10, w8, #0x1
  432734:	add	w11, w8, #0x10
  432738:	cmp	w10, #0x0
  43273c:	madd	x9, x8, x19, x22
  432740:	csinc	w8, w11, w8, lt  // lt = tstop
  432744:	and	w8, w8, #0xfffffff0
  432748:	str	x0, [x9, #16]
  43274c:	sub	w8, w10, w8
  432750:	mov	x0, x25
  432754:	mov	x4, x27
  432758:	mov	x5, x28
  43275c:	str	w8, [x26]
  432760:	bl	436870 <ferror@plt+0x32fd0>
  432764:	ldp	x27, x28, [x29, #-72]
  432768:	ldur	x26, [x29, #-80]
  43276c:	mov	w19, #0x5c                  	// #92
  432770:	cbnz	w0, 43254c <ferror@plt+0x2ecac>
  432774:	b	4327d4 <ferror@plt+0x2ef34>
  432778:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43277c:	ldr	x19, [x8, #3784]
  432780:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  432784:	mov	w2, #0x5                   	// #5
  432788:	mov	x0, xzr
  43278c:	add	x1, x1, #0x8d4
  432790:	bl	403700 <dcgettext@plt>
  432794:	ldp	x3, x8, [sp, #40]
  432798:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  43279c:	movk	x9, #0xaaab
  4327a0:	ldr	x2, [x28]
  4327a4:	sub	x8, x23, x8
  4327a8:	movk	x9, #0x2aaa, lsl #48
  4327ac:	smulh	x8, x8, x9
  4327b0:	asr	x9, x8, #1
  4327b4:	mov	x1, x0
  4327b8:	add	x4, x9, x8, lsr #63
  4327bc:	mov	x0, x19
  4327c0:	mov	w5, w22
  4327c4:	mov	w6, w20
  4327c8:	mov	w19, #0x5c                  	// #92
  4327cc:	bl	403880 <fprintf@plt>
  4327d0:	b	43254c <ferror@plt+0x2ecac>
  4327d4:	bl	432b10 <ferror@plt+0x2f270>
  4327d8:	bl	432c94 <ferror@plt+0x2f3f4>
  4327dc:	mov	x0, x24
  4327e0:	bl	403510 <free@plt>
  4327e4:	ldr	x0, [sp, #64]
  4327e8:	bl	403510 <free@plt>
  4327ec:	ldr	x0, [sp, #48]
  4327f0:	bl	403510 <free@plt>
  4327f4:	mov	x0, x26
  4327f8:	b	432878 <ferror@plt+0x2efd8>
  4327fc:	adrp	x8, 468000 <_sch_istable+0x1c50>
  432800:	ldr	x19, [x8, #3784]
  432804:	ldr	x20, [x28]
  432808:	bl	403250 <bfd_get_error@plt>
  43280c:	bl	4036e0 <bfd_errmsg@plt>
  432810:	ldr	x3, [sp, #40]
  432814:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  432818:	mov	x4, x0
  43281c:	add	x1, x1, #0x8c8
  432820:	mov	x0, x19
  432824:	mov	x2, x20
  432828:	bl	403880 <fprintf@plt>
  43282c:	mov	x0, x24
  432830:	b	432870 <ferror@plt+0x2efd0>
  432834:	adrp	x8, 468000 <_sch_istable+0x1c50>
  432838:	ldr	x21, [x8, #3784]
  43283c:	ldr	x20, [x28]
  432840:	bl	403250 <bfd_get_error@plt>
  432844:	bl	4036e0 <bfd_errmsg@plt>
  432848:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  43284c:	mov	x4, x0
  432850:	add	x1, x1, #0x8c8
  432854:	mov	x0, x21
  432858:	mov	x2, x20
  43285c:	mov	x3, x19
  432860:	bl	403880 <fprintf@plt>
  432864:	mov	x0, x24
  432868:	bl	403510 <free@plt>
  43286c:	mov	x0, x26
  432870:	bl	403510 <free@plt>
  432874:	ldr	x0, [sp, #48]
  432878:	bl	403510 <free@plt>
  43287c:	mov	x25, xzr
  432880:	mov	x0, x25
  432884:	ldp	x20, x19, [sp, #272]
  432888:	ldp	x22, x21, [sp, #256]
  43288c:	ldp	x24, x23, [sp, #240]
  432890:	ldp	x26, x25, [sp, #224]
  432894:	ldp	x28, x27, [sp, #208]
  432898:	ldp	x29, x30, [sp, #192]
  43289c:	add	sp, sp, #0x120
  4328a0:	ret
  4328a4:	cbz	x24, 4328b8 <ferror@plt+0x2f018>
  4328a8:	mov	x0, x25
  4328ac:	mov	x1, x24
  4328b0:	bl	4367a0 <ferror@plt+0x32f00>
  4328b4:	cbz	w0, 43287c <ferror@plt+0x2efdc>
  4328b8:	ldr	x8, [x28, #8]
  4328bc:	ldr	w9, [x8, #8]
  4328c0:	cmp	w9, #0x1
  4328c4:	b.ne	432a88 <ferror@plt+0x2f1e8>  // b.any
  4328c8:	ldr	x9, [sp, #16]
  4328cc:	cmp	x9, #0x0
  4328d0:	b.le	432a84 <ferror@plt+0x2f1e4>
  4328d4:	ldr	x23, [sp, #24]
  4328d8:	adrp	x24, 46c000 <_bfd_std_section+0x3118>
  4328dc:	mov	x22, xzr
  4328e0:	mov	w26, #0x18                  	// #24
  4328e4:	add	x20, x23, x9, lsl #3
  4328e8:	add	x24, x24, #0x80
  4328ec:	ldr	x8, [x8, #528]
  4328f0:	ldr	x1, [x23]
  4328f4:	sub	x2, x29, #0x30
  4328f8:	mov	x0, x28
  4328fc:	blr	x8
  432900:	ldurb	w8, [x29, #-40]
  432904:	cmp	w8, #0x2d
  432908:	b.ne	432a70 <ferror@plt+0x2f1d0>  // b.any
  43290c:	cbnz	x22, 43292c <ferror@plt+0x2f08c>
  432910:	ldp	x4, x3, [sp, #16]
  432914:	mov	x0, x25
  432918:	mov	x1, x28
  43291c:	mov	w2, wzr
  432920:	bl	4366f0 <ferror@plt+0x32e50>
  432924:	mov	x22, x0
  432928:	cbz	x0, 43287c <ferror@plt+0x2efdc>
  43292c:	ldur	x19, [x29, #-32]
  432930:	cbz	x19, 43287c <ferror@plt+0x2efdc>
  432934:	ldrb	w8, [x19]
  432938:	cbz	w8, 43287c <ferror@plt+0x2efdc>
  43293c:	mov	x0, x19
  432940:	bl	402fd0 <strlen@plt>
  432944:	cbz	x0, 4329cc <ferror@plt+0x2f12c>
  432948:	mov	x21, xzr
  43294c:	add	x25, x23, #0x8
  432950:	b	432968 <ferror@plt+0x2f0c8>
  432954:	mov	x0, x19
  432958:	bl	402fd0 <strlen@plt>
  43295c:	add	x25, x25, #0x8
  432960:	mov	x21, x19
  432964:	cbz	x0, 4329c8 <ferror@plt+0x2f128>
  432968:	cmp	x25, x20
  43296c:	b.cs	4329c8 <ferror@plt+0x2f128>  // b.hs, b.nlast
  432970:	add	x8, x0, x19
  432974:	ldurb	w8, [x8, #-1]
  432978:	cmp	w8, #0x5c
  43297c:	b.ne	4329c8 <ferror@plt+0x2f128>  // b.any
  432980:	mov	x0, x19
  432984:	bl	4032c0 <xstrdup@plt>
  432988:	mov	x23, x0
  43298c:	bl	402fd0 <strlen@plt>
  432990:	add	x8, x0, x23
  432994:	sturb	wzr, [x8, #-1]
  432998:	ldr	x8, [x25]
  43299c:	mov	x0, x23
  4329a0:	mov	x2, xzr
  4329a4:	ldr	x1, [x8, #8]
  4329a8:	bl	403200 <concat@plt>
  4329ac:	mov	x19, x0
  4329b0:	mov	x0, x23
  4329b4:	bl	403510 <free@plt>
  4329b8:	cbz	x21, 432954 <ferror@plt+0x2f0b4>
  4329bc:	mov	x0, x21
  4329c0:	bl	403510 <free@plt>
  4329c4:	b	432954 <ferror@plt+0x2f0b4>
  4329c8:	sub	x23, x25, #0x8
  4329cc:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  4329d0:	add	x9, x9, #0x80
  4329d4:	ldrsw	x8, [x9]
  4329d8:	ldurb	w25, [x29, #-24]
  4329dc:	ldursh	w21, [x29, #-22]
  4329e0:	stur	x22, [x29, #-56]
  4329e4:	madd	x9, x8, x26, x9
  4329e8:	ldr	x0, [x9, #24]
  4329ec:	ldur	x26, [x29, #-48]
  4329f0:	cbz	x0, 432a00 <ferror@plt+0x2f160>
  4329f4:	bl	403510 <free@plt>
  4329f8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4329fc:	ldrsw	x8, [x8, #128]
  432a00:	add	x27, x24, #0x8
  432a04:	mov	w22, #0x18                  	// #24
  432a08:	madd	x8, x8, x22, x27
  432a0c:	mov	x0, x19
  432a10:	stp	w25, w21, [x8]
  432a14:	str	x26, [x8, #8]
  432a18:	bl	4032c0 <xstrdup@plt>
  432a1c:	ldrsw	x8, [x24]
  432a20:	ldr	x25, [sp, #56]
  432a24:	ldurb	w2, [x29, #-24]
  432a28:	ldursh	w3, [x29, #-22]
  432a2c:	madd	x9, x8, x22, x27
  432a30:	add	w10, w8, #0x1
  432a34:	ldp	x22, x4, [x29, #-56]
  432a38:	add	w11, w8, #0x10
  432a3c:	cmp	w10, #0x0
  432a40:	csinc	w8, w11, w8, lt  // lt = tstop
  432a44:	and	w8, w8, #0xfffffff0
  432a48:	str	x0, [x9, #16]
  432a4c:	sub	w8, w10, w8
  432a50:	mov	x0, x25
  432a54:	mov	x1, x22
  432a58:	mov	x5, x19
  432a5c:	mov	w26, #0x18                  	// #24
  432a60:	str	w8, [x24]
  432a64:	bl	436870 <ferror@plt+0x32fd0>
  432a68:	cbz	w0, 432b04 <ferror@plt+0x2f264>
  432a6c:	mov	w21, #0x1                   	// #1
  432a70:	add	x23, x23, #0x8
  432a74:	cmp	x23, x20
  432a78:	b.cs	432ae8 <ferror@plt+0x2f248>  // b.hs, b.nlast
  432a7c:	ldr	x8, [x28, #8]
  432a80:	b	4328ec <ferror@plt+0x2f04c>
  432a84:	bl	432c94 <ferror@plt+0x2f3f4>
  432a88:	cbnz	w21, 432880 <ferror@plt+0x2efe0>
  432a8c:	ldr	x2, [sp, #16]
  432a90:	cmp	x2, #0x1
  432a94:	b.lt	432ac0 <ferror@plt+0x2f220>  // b.tstop
  432a98:	ldr	x8, [x28, #8]
  432a9c:	ldr	w8, [x8, #8]
  432aa0:	cmp	w8, #0x2
  432aa4:	b.ne	432ac0 <ferror@plt+0x2f220>  // b.any
  432aa8:	ldr	x1, [sp, #24]
  432aac:	mov	x0, x28
  432ab0:	mov	x3, x25
  432ab4:	bl	43dcb4 <ferror@plt+0x3a414>
  432ab8:	cbnz	w0, 432880 <ferror@plt+0x2efe0>
  432abc:	b	43287c <ferror@plt+0x2efdc>
  432ac0:	ldr	w8, [sp, #12]
  432ac4:	cbnz	w8, 43287c <ferror@plt+0x2efdc>
  432ac8:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  432acc:	add	x1, x1, #0x8a0
  432ad0:	mov	w2, #0x5                   	// #5
  432ad4:	mov	x0, xzr
  432ad8:	bl	403700 <dcgettext@plt>
  432adc:	ldr	x1, [x28]
  432ae0:	bl	43f2a8 <ferror@plt+0x3ba08>
  432ae4:	b	43287c <ferror@plt+0x2efdc>
  432ae8:	bl	432c94 <ferror@plt+0x2f3f4>
  432aec:	cbz	x22, 432a88 <ferror@plt+0x2f1e8>
  432af0:	mov	x0, x25
  432af4:	mov	x1, x22
  432af8:	bl	4367a0 <ferror@plt+0x32f00>
  432afc:	cbnz	w0, 432a88 <ferror@plt+0x2f1e8>
  432b00:	b	43287c <ferror@plt+0x2efdc>
  432b04:	bl	432b10 <ferror@plt+0x2f270>
  432b08:	bl	432c94 <ferror@plt+0x2f3f4>
  432b0c:	b	43287c <ferror@plt+0x2efdc>
  432b10:	stp	x29, x30, [sp, #-96]!
  432b14:	stp	x26, x25, [sp, #32]
  432b18:	adrp	x25, 468000 <_sch_istable+0x1c50>
  432b1c:	stp	x20, x19, [sp, #80]
  432b20:	ldr	x19, [x25, #3784]
  432b24:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  432b28:	add	x1, x1, #0x932
  432b2c:	mov	w2, #0x5                   	// #5
  432b30:	mov	x0, xzr
  432b34:	stp	x28, x27, [sp, #16]
  432b38:	stp	x24, x23, [sp, #48]
  432b3c:	stp	x22, x21, [sp, #64]
  432b40:	mov	x29, sp
  432b44:	bl	403700 <dcgettext@plt>
  432b48:	mov	x1, x0
  432b4c:	mov	x0, x19
  432b50:	bl	403880 <fprintf@plt>
  432b54:	ldr	x3, [x25, #3784]
  432b58:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  432b5c:	add	x0, x0, #0x954
  432b60:	mov	w1, #0x1e                  	// #30
  432b64:	mov	w2, #0x1                   	// #1
  432b68:	bl	4035b0 <fwrite@plt>
  432b6c:	adrp	x26, 46c000 <_bfd_std_section+0x3118>
  432b70:	ldr	w8, [x26, #128]
  432b74:	adrp	x27, 46c000 <_bfd_std_section+0x3118>
  432b78:	adrp	x21, 445000 <warn@@Base+0x4e9c>
  432b7c:	adrp	x22, 450000 <warn@@Base+0xfe9c>
  432b80:	add	x27, x27, #0x80
  432b84:	mov	w28, #0x18                  	// #24
  432b88:	add	x21, x21, #0x5a1
  432b8c:	add	x22, x22, #0x973
  432b90:	mov	w9, w8
  432b94:	b	432bc8 <ferror@plt+0x2f328>
  432b98:	ldr	x1, [x25, #3784]
  432b9c:	mov	w0, #0xa                   	// #10
  432ba0:	bl	4030c0 <fputc@plt>
  432ba4:	ldr	w8, [x26, #128]
  432ba8:	add	w9, w19, #0x1
  432bac:	add	w10, w19, #0x10
  432bb0:	cmp	w9, #0x0
  432bb4:	csinc	w10, w10, w19, lt  // lt = tstop
  432bb8:	and	w10, w10, #0xfffffff0
  432bbc:	sub	w9, w9, w10
  432bc0:	cmp	w9, w8
  432bc4:	b.eq	432c78 <ferror@plt+0x2f3d8>  // b.none
  432bc8:	smaddl	x20, w9, w28, x27
  432bcc:	ldr	x10, [x20, #24]!
  432bd0:	sxtw	x19, w9
  432bd4:	cbz	x10, 432ba8 <ferror@plt+0x2f308>
  432bd8:	madd	x23, x19, x28, x27
  432bdc:	ldr	w0, [x23, #8]!
  432be0:	bl	403040 <bfd_get_stab_name@plt>
  432be4:	cbnz	x0, 432c0c <ferror@plt+0x2f36c>
  432be8:	ldr	w2, [x23]
  432bec:	ldr	x3, [x25, #3784]
  432bf0:	cbnz	w2, 432c24 <ferror@plt+0x2f384>
  432bf4:	adrp	x0, 445000 <warn@@Base+0x4e9c>
  432bf8:	mov	w1, #0x6                   	// #6
  432bfc:	mov	w2, #0x1                   	// #1
  432c00:	add	x0, x0, #0x590
  432c04:	bl	4035b0 <fwrite@plt>
  432c08:	b	432c34 <ferror@plt+0x2f394>
  432c0c:	mov	x2, x0
  432c10:	ldr	x0, [x25, #3784]
  432c14:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  432c18:	add	x1, x1, #0x58b
  432c1c:	bl	403880 <fprintf@plt>
  432c20:	b	432c34 <ferror@plt+0x2f394>
  432c24:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  432c28:	mov	x0, x3
  432c2c:	add	x1, x1, #0x597
  432c30:	bl	403880 <fprintf@plt>
  432c34:	madd	x24, x19, x28, x27
  432c38:	ldr	x0, [x25, #3784]
  432c3c:	ldr	w2, [x24, #12]
  432c40:	mov	x1, x21
  432c44:	bl	403880 <fprintf@plt>
  432c48:	ldr	x0, [x25, #3784]
  432c4c:	ldr	x2, [x24, #16]
  432c50:	mov	x1, x22
  432c54:	bl	403880 <fprintf@plt>
  432c58:	ldr	w8, [x23]
  432c5c:	cbz	w8, 432b98 <ferror@plt+0x2f2f8>
  432c60:	ldr	x0, [x25, #3784]
  432c64:	ldr	x2, [x20]
  432c68:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  432c6c:	add	x1, x1, #0x279
  432c70:	bl	403880 <fprintf@plt>
  432c74:	b	432b98 <ferror@plt+0x2f2f8>
  432c78:	ldp	x20, x19, [sp, #80]
  432c7c:	ldp	x22, x21, [sp, #64]
  432c80:	ldp	x24, x23, [sp, #48]
  432c84:	ldp	x26, x25, [sp, #32]
  432c88:	ldp	x28, x27, [sp, #16]
  432c8c:	ldp	x29, x30, [sp], #96
  432c90:	ret
  432c94:	stp	x29, x30, [sp, #-32]!
  432c98:	str	x19, [sp, #16]
  432c9c:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432ca0:	ldr	x0, [x19, #152]
  432ca4:	mov	x29, sp
  432ca8:	cbz	x0, 432cb4 <ferror@plt+0x2f414>
  432cac:	bl	403510 <free@plt>
  432cb0:	str	xzr, [x19, #152]
  432cb4:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432cb8:	ldr	x0, [x19, #176]
  432cbc:	cbz	x0, 432cc8 <ferror@plt+0x2f428>
  432cc0:	bl	403510 <free@plt>
  432cc4:	str	xzr, [x19, #176]
  432cc8:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432ccc:	ldr	x0, [x19, #200]
  432cd0:	cbz	x0, 432cdc <ferror@plt+0x2f43c>
  432cd4:	bl	403510 <free@plt>
  432cd8:	str	xzr, [x19, #200]
  432cdc:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432ce0:	ldr	x0, [x19, #224]
  432ce4:	cbz	x0, 432cf0 <ferror@plt+0x2f450>
  432ce8:	bl	403510 <free@plt>
  432cec:	str	xzr, [x19, #224]
  432cf0:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432cf4:	ldr	x0, [x19, #248]
  432cf8:	cbz	x0, 432d04 <ferror@plt+0x2f464>
  432cfc:	bl	403510 <free@plt>
  432d00:	str	xzr, [x19, #248]
  432d04:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432d08:	ldr	x0, [x19, #272]
  432d0c:	cbz	x0, 432d18 <ferror@plt+0x2f478>
  432d10:	bl	403510 <free@plt>
  432d14:	str	xzr, [x19, #272]
  432d18:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432d1c:	ldr	x0, [x19, #296]
  432d20:	cbz	x0, 432d2c <ferror@plt+0x2f48c>
  432d24:	bl	403510 <free@plt>
  432d28:	str	xzr, [x19, #296]
  432d2c:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432d30:	ldr	x0, [x19, #320]
  432d34:	cbz	x0, 432d40 <ferror@plt+0x2f4a0>
  432d38:	bl	403510 <free@plt>
  432d3c:	str	xzr, [x19, #320]
  432d40:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432d44:	ldr	x0, [x19, #344]
  432d48:	cbz	x0, 432d54 <ferror@plt+0x2f4b4>
  432d4c:	bl	403510 <free@plt>
  432d50:	str	xzr, [x19, #344]
  432d54:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432d58:	ldr	x0, [x19, #368]
  432d5c:	cbz	x0, 432d68 <ferror@plt+0x2f4c8>
  432d60:	bl	403510 <free@plt>
  432d64:	str	xzr, [x19, #368]
  432d68:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432d6c:	ldr	x0, [x19, #392]
  432d70:	cbz	x0, 432d7c <ferror@plt+0x2f4dc>
  432d74:	bl	403510 <free@plt>
  432d78:	str	xzr, [x19, #392]
  432d7c:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432d80:	ldr	x0, [x19, #416]
  432d84:	cbz	x0, 432d90 <ferror@plt+0x2f4f0>
  432d88:	bl	403510 <free@plt>
  432d8c:	str	xzr, [x19, #416]
  432d90:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432d94:	ldr	x0, [x19, #440]
  432d98:	cbz	x0, 432da4 <ferror@plt+0x2f504>
  432d9c:	bl	403510 <free@plt>
  432da0:	str	xzr, [x19, #440]
  432da4:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432da8:	ldr	x0, [x19, #464]
  432dac:	cbz	x0, 432db8 <ferror@plt+0x2f518>
  432db0:	bl	403510 <free@plt>
  432db4:	str	xzr, [x19, #464]
  432db8:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432dbc:	ldr	x0, [x19, #488]
  432dc0:	cbz	x0, 432dcc <ferror@plt+0x2f52c>
  432dc4:	bl	403510 <free@plt>
  432dc8:	str	xzr, [x19, #488]
  432dcc:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  432dd0:	ldr	x0, [x19, #512]
  432dd4:	cbz	x0, 432de0 <ferror@plt+0x2f540>
  432dd8:	bl	403510 <free@plt>
  432ddc:	str	xzr, [x19, #512]
  432de0:	ldr	x19, [sp, #16]
  432de4:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  432de8:	str	wzr, [x8, #128]
  432dec:	ldp	x29, x30, [sp], #32
  432df0:	ret
  432df4:	stp	x29, x30, [sp, #-16]!
  432df8:	mov	w0, #0x60                  	// #96
  432dfc:	mov	x29, sp
  432e00:	bl	403290 <xmalloc@plt>
  432e04:	movi	v0.2d, #0x0
  432e08:	stp	q0, q0, [x0]
  432e0c:	stp	q0, q0, [x0, #32]
  432e10:	stp	q0, q0, [x0, #64]
  432e14:	ldp	x29, x30, [sp], #16
  432e18:	ret
  432e1c:	stp	x29, x30, [sp, #-48]!
  432e20:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  432e24:	stp	x20, x19, [sp, #32]
  432e28:	mov	x19, x0
  432e2c:	add	x8, x8, #0x830
  432e30:	cmp	x1, #0x0
  432e34:	mov	w0, #0x18                  	// #24
  432e38:	str	x21, [sp, #16]
  432e3c:	mov	x29, sp
  432e40:	csel	x21, x8, x1, eq  // eq = none
  432e44:	bl	403290 <xmalloc@plt>
  432e48:	mov	x20, x0
  432e4c:	stp	x21, xzr, [x0, #8]
  432e50:	str	xzr, [x0]
  432e54:	mov	w0, #0x18                  	// #24
  432e58:	bl	403290 <xmalloc@plt>
  432e5c:	stp	x20, xzr, [x0, #8]
  432e60:	str	xzr, [x0]
  432e64:	ldr	x8, [x19, #8]
  432e68:	str	x20, [x19, #16]
  432e6c:	cbnz	x8, 432e7c <ferror@plt+0x2f5dc>
  432e70:	ldr	x8, [x19]
  432e74:	cbnz	x8, 432ea0 <ferror@plt+0x2f600>
  432e78:	mov	x8, x19
  432e7c:	str	x0, [x8]
  432e80:	str	x0, [x19, #8]
  432e84:	stp	xzr, xzr, [x19, #32]
  432e88:	str	xzr, [x19, #24]
  432e8c:	ldp	x20, x19, [sp, #32]
  432e90:	ldr	x21, [sp, #16]
  432e94:	mov	w0, #0x1                   	// #1
  432e98:	ldp	x29, x30, [sp], #48
  432e9c:	ret
  432ea0:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  432ea4:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  432ea8:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  432eac:	add	x0, x0, #0xae4
  432eb0:	add	x1, x1, #0xaf8
  432eb4:	add	x3, x3, #0xb0f
  432eb8:	mov	w2, #0x2bb                 	// #699
  432ebc:	bl	4037c0 <__assert_fail@plt>
  432ec0:	stp	x29, x30, [sp, #-48]!
  432ec4:	stp	x20, x19, [sp, #32]
  432ec8:	ldr	x8, [x0, #8]
  432ecc:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  432ed0:	add	x9, x9, #0x830
  432ed4:	cmp	x1, #0x0
  432ed8:	csel	x20, x9, x1, eq  // eq = none
  432edc:	str	x21, [sp, #16]
  432ee0:	mov	x29, sp
  432ee4:	cbz	x8, 432f50 <ferror@plt+0x2f6b0>
  432ee8:	ldr	x21, [x8, #8]
  432eec:	mov	x19, x0
  432ef0:	cbz	x21, 432f0c <ferror@plt+0x2f66c>
  432ef4:	ldr	x0, [x21, #8]
  432ef8:	mov	x1, x20
  432efc:	bl	4030d0 <filename_cmp@plt>
  432f00:	cbz	w0, 432f38 <ferror@plt+0x2f698>
  432f04:	ldr	x21, [x21]
  432f08:	cbnz	x21, 432ef4 <ferror@plt+0x2f654>
  432f0c:	mov	w0, #0x18                  	// #24
  432f10:	bl	403290 <xmalloc@plt>
  432f14:	stp	x20, xzr, [x0, #8]
  432f18:	str	xzr, [x0]
  432f1c:	ldr	x8, [x19, #16]
  432f20:	mov	x9, x8
  432f24:	ldr	x8, [x8]
  432f28:	cbnz	x8, 432f20 <ferror@plt+0x2f680>
  432f2c:	str	x0, [x9]
  432f30:	str	x0, [x19, #16]
  432f34:	b	432f3c <ferror@plt+0x2f69c>
  432f38:	str	x21, [x19, #16]
  432f3c:	mov	w0, #0x1                   	// #1
  432f40:	ldp	x20, x19, [sp, #32]
  432f44:	ldr	x21, [sp, #16]
  432f48:	ldp	x29, x30, [sp], #48
  432f4c:	ret
  432f50:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  432f54:	add	x1, x1, #0xb44
  432f58:	mov	w2, #0x5                   	// #5
  432f5c:	mov	x0, xzr
  432f60:	bl	403700 <dcgettext@plt>
  432f64:	adrp	x8, 468000 <_sch_istable+0x1c50>
  432f68:	ldr	x8, [x8, #3784]
  432f6c:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  432f70:	mov	x2, x0
  432f74:	add	x1, x1, #0x553
  432f78:	mov	x0, x8
  432f7c:	bl	403880 <fprintf@plt>
  432f80:	mov	w0, wzr
  432f84:	ldp	x20, x19, [sp, #32]
  432f88:	ldr	x21, [sp, #16]
  432f8c:	ldp	x29, x30, [sp], #48
  432f90:	ret
  432f94:	stp	x29, x30, [sp, #-64]!
  432f98:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  432f9c:	add	x8, x8, #0x830
  432fa0:	cmp	x1, #0x0
  432fa4:	stp	x24, x23, [sp, #16]
  432fa8:	csel	x24, x8, x1, eq  // eq = none
  432fac:	stp	x22, x21, [sp, #32]
  432fb0:	stp	x20, x19, [sp, #48]
  432fb4:	mov	x29, sp
  432fb8:	cbz	x2, 4330b4 <ferror@plt+0x2f814>
  432fbc:	ldr	x8, [x0, #8]
  432fc0:	mov	x22, x0
  432fc4:	cbz	x8, 433084 <ferror@plt+0x2f7e4>
  432fc8:	mov	w0, #0x18                  	// #24
  432fcc:	mov	x21, x4
  432fd0:	mov	w20, w3
  432fd4:	mov	x23, x2
  432fd8:	bl	403290 <xmalloc@plt>
  432fdc:	mov	x19, x0
  432fe0:	stp	x23, xzr, [x0]
  432fe4:	mov	w0, #0x30                  	// #48
  432fe8:	bl	403290 <xmalloc@plt>
  432fec:	movi	v0.2d, #0x0
  432ff0:	mov	x8, #0xffffffffffffffff    	// #-1
  432ff4:	str	x0, [x19, #16]
  432ff8:	stp	q0, q0, [x0, #16]
  432ffc:	str	q0, [x0]
  433000:	stp	x21, x8, [x0, #24]
  433004:	ldr	x21, [x22, #16]
  433008:	stp	x19, x0, [x22, #24]
  43300c:	cmp	w20, #0x0
  433010:	mov	w8, #0x1                   	// #1
  433014:	mov	w0, #0x28                  	// #40
  433018:	cinc	w22, w8, ne  // ne = any
  43301c:	bl	403290 <xmalloc@plt>
  433020:	movi	v0.2d, #0x0
  433024:	mov	w8, #0x3                   	// #3
  433028:	stp	q0, q0, [x0]
  43302c:	str	xzr, [x0, #32]
  433030:	str	x24, [x0, #8]
  433034:	stp	w8, w22, [x0, #20]
  433038:	mov	x20, x0
  43303c:	ldr	x0, [x21, #16]
  433040:	cbz	x0, 433058 <ferror@plt+0x2f7b8>
  433044:	ldr	x8, [x0, #8]
  433048:	str	x20, [x8]
  43304c:	str	x20, [x0, #8]
  433050:	cbnz	x20, 433078 <ferror@plt+0x2f7d8>
  433054:	b	4330b4 <ferror@plt+0x2f814>
  433058:	mov	w0, #0x10                  	// #16
  43305c:	bl	403290 <xmalloc@plt>
  433060:	stp	xzr, x0, [x0]
  433064:	str	x0, [x21, #16]
  433068:	ldr	x8, [x0, #8]
  43306c:	str	x20, [x8]
  433070:	str	x20, [x0, #8]
  433074:	cbz	x20, 4330b4 <ferror@plt+0x2f814>
  433078:	mov	w0, #0x1                   	// #1
  43307c:	str	x19, [x20, #32]
  433080:	b	4330b8 <ferror@plt+0x2f818>
  433084:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  433088:	add	x1, x1, #0xb73
  43308c:	mov	w2, #0x5                   	// #5
  433090:	mov	x0, xzr
  433094:	bl	403700 <dcgettext@plt>
  433098:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43309c:	ldr	x8, [x8, #3784]
  4330a0:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  4330a4:	mov	x2, x0
  4330a8:	add	x1, x1, #0x553
  4330ac:	mov	x0, x8
  4330b0:	bl	403880 <fprintf@plt>
  4330b4:	mov	w0, wzr
  4330b8:	ldp	x20, x19, [sp, #48]
  4330bc:	ldp	x22, x21, [sp, #32]
  4330c0:	ldp	x24, x23, [sp, #16]
  4330c4:	ldp	x29, x30, [sp], #64
  4330c8:	ret
  4330cc:	stp	x29, x30, [sp, #-64]!
  4330d0:	stp	x22, x21, [sp, #32]
  4330d4:	mov	x21, x0
  4330d8:	mov	w0, wzr
  4330dc:	str	x23, [sp, #16]
  4330e0:	stp	x20, x19, [sp, #48]
  4330e4:	mov	x29, sp
  4330e8:	cbz	x1, 433148 <ferror@plt+0x2f8a8>
  4330ec:	mov	x22, x2
  4330f0:	cbz	x2, 433148 <ferror@plt+0x2f8a8>
  4330f4:	ldr	x8, [x21, #8]
  4330f8:	cbz	x8, 43315c <ferror@plt+0x2f8bc>
  4330fc:	ldr	x8, [x21, #24]
  433100:	cbz	x8, 43315c <ferror@plt+0x2f8bc>
  433104:	mov	w0, #0x28                  	// #40
  433108:	mov	x19, x4
  43310c:	mov	w20, w3
  433110:	mov	x23, x1
  433114:	bl	403290 <xmalloc@plt>
  433118:	movi	v0.2d, #0x0
  43311c:	stp	q0, q0, [x0]
  433120:	stp	x23, x22, [x0, #8]
  433124:	str	w20, [x0, #24]
  433128:	str	x19, [x0, #32]
  43312c:	ldr	x8, [x21, #24]
  433130:	add	x8, x8, #0x8
  433134:	mov	x9, x8
  433138:	ldr	x8, [x8]
  43313c:	cbnz	x8, 433134 <ferror@plt+0x2f894>
  433140:	str	x0, [x9]
  433144:	mov	w0, #0x1                   	// #1
  433148:	ldp	x20, x19, [sp, #48]
  43314c:	ldp	x22, x21, [sp, #32]
  433150:	ldr	x23, [sp, #16]
  433154:	ldp	x29, x30, [sp], #64
  433158:	ret
  43315c:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  433160:	add	x1, x1, #0xba5
  433164:	mov	w2, #0x5                   	// #5
  433168:	mov	x0, xzr
  43316c:	bl	403700 <dcgettext@plt>
  433170:	adrp	x8, 468000 <_sch_istable+0x1c50>
  433174:	ldr	x8, [x8, #3784]
  433178:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  43317c:	mov	x2, x0
  433180:	add	x1, x1, #0x553
  433184:	mov	x0, x8
  433188:	bl	403880 <fprintf@plt>
  43318c:	mov	w0, wzr
  433190:	b	433148 <ferror@plt+0x2f8a8>
  433194:	stp	x29, x30, [sp, #-16]!
  433198:	ldr	x8, [x0, #8]
  43319c:	mov	x29, sp
  4331a0:	cbz	x8, 4331d0 <ferror@plt+0x2f930>
  4331a4:	ldr	x8, [x0, #32]
  4331a8:	cbz	x8, 4331d0 <ferror@plt+0x2f930>
  4331ac:	ldr	x9, [x0, #24]!
  4331b0:	cbz	x9, 4331d0 <ferror@plt+0x2f930>
  4331b4:	ldr	x9, [x8, #8]
  4331b8:	cbnz	x9, 4331dc <ferror@plt+0x2f93c>
  4331bc:	str	x1, [x8, #32]
  4331c0:	stp	xzr, xzr, [x0]
  4331c4:	mov	w0, #0x1                   	// #1
  4331c8:	ldp	x29, x30, [sp], #16
  4331cc:	ret
  4331d0:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  4331d4:	add	x1, x1, #0xbd1
  4331d8:	b	4331e4 <ferror@plt+0x2f944>
  4331dc:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  4331e0:	add	x1, x1, #0xbf9
  4331e4:	mov	w2, #0x5                   	// #5
  4331e8:	mov	x0, xzr
  4331ec:	bl	403700 <dcgettext@plt>
  4331f0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4331f4:	ldr	x8, [x8, #3784]
  4331f8:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  4331fc:	mov	x2, x0
  433200:	add	x1, x1, #0x553
  433204:	mov	x0, x8
  433208:	bl	403880 <fprintf@plt>
  43320c:	mov	w0, wzr
  433210:	ldp	x29, x30, [sp], #16
  433214:	ret
  433218:	stp	x29, x30, [sp, #-32]!
  43321c:	stp	x20, x19, [sp, #16]
  433220:	ldr	x8, [x0, #8]
  433224:	mov	x29, sp
  433228:	cbz	x8, 433288 <ferror@plt+0x2f9e8>
  43322c:	ldr	x8, [x0, #32]
  433230:	mov	x19, x0
  433234:	cbz	x8, 433288 <ferror@plt+0x2f9e8>
  433238:	mov	w0, #0x30                  	// #48
  43323c:	mov	x20, x1
  433240:	bl	403290 <xmalloc@plt>
  433244:	movi	v0.2d, #0x0
  433248:	stp	q0, q0, [x0]
  43324c:	str	q0, [x0, #32]
  433250:	ldr	x8, [x19, #32]
  433254:	mov	x9, #0xffffffffffffffff    	// #-1
  433258:	stp	x20, x9, [x0, #24]
  43325c:	str	x8, [x0, #8]
  433260:	add	x8, x8, #0x10
  433264:	mov	x9, x8
  433268:	ldr	x8, [x8]
  43326c:	cbnz	x8, 433264 <ferror@plt+0x2f9c4>
  433270:	str	x0, [x9]
  433274:	str	x0, [x19, #32]
  433278:	mov	w0, #0x1                   	// #1
  43327c:	ldp	x20, x19, [sp, #16]
  433280:	ldp	x29, x30, [sp], #32
  433284:	ret
  433288:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  43328c:	add	x1, x1, #0xc29
  433290:	mov	w2, #0x5                   	// #5
  433294:	mov	x0, xzr
  433298:	bl	403700 <dcgettext@plt>
  43329c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4332a0:	ldr	x8, [x8, #3784]
  4332a4:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  4332a8:	mov	x2, x0
  4332ac:	add	x1, x1, #0x553
  4332b0:	mov	x0, x8
  4332b4:	bl	403880 <fprintf@plt>
  4332b8:	mov	w0, wzr
  4332bc:	ldp	x20, x19, [sp, #16]
  4332c0:	ldp	x29, x30, [sp], #32
  4332c4:	ret
  4332c8:	stp	x29, x30, [sp, #-16]!
  4332cc:	ldr	x8, [x0, #8]
  4332d0:	mov	x29, sp
  4332d4:	cbz	x8, 4332fc <ferror@plt+0x2fa5c>
  4332d8:	ldr	x8, [x0, #32]
  4332dc:	cbz	x8, 4332fc <ferror@plt+0x2fa5c>
  4332e0:	ldr	x9, [x8, #8]
  4332e4:	cbz	x9, 433308 <ferror@plt+0x2fa68>
  4332e8:	str	x1, [x8, #32]
  4332ec:	str	x9, [x0, #32]
  4332f0:	mov	w0, #0x1                   	// #1
  4332f4:	ldp	x29, x30, [sp], #16
  4332f8:	ret
  4332fc:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  433300:	add	x1, x1, #0xc4d
  433304:	b	433310 <ferror@plt+0x2fa70>
  433308:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  43330c:	add	x1, x1, #0xc6f
  433310:	mov	w2, #0x5                   	// #5
  433314:	mov	x0, xzr
  433318:	bl	403700 <dcgettext@plt>
  43331c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  433320:	ldr	x8, [x8, #3784]
  433324:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  433328:	mov	x2, x0
  43332c:	add	x1, x1, #0x553
  433330:	mov	x0, x8
  433334:	bl	403880 <fprintf@plt>
  433338:	mov	w0, wzr
  43333c:	ldp	x29, x30, [sp], #16
  433340:	ret
  433344:	stp	x29, x30, [sp, #-48]!
  433348:	stp	x20, x19, [sp, #32]
  43334c:	ldr	x8, [x0, #8]
  433350:	str	x21, [sp, #16]
  433354:	mov	x29, sp
  433358:	cbz	x8, 433494 <ferror@plt+0x2fbf4>
  43335c:	ldr	x8, [x0, #40]
  433360:	mov	x19, x2
  433364:	mov	x21, x0
  433368:	mov	x20, x1
  43336c:	cbz	x8, 433380 <ferror@plt+0x2fae0>
  433370:	ldr	x9, [x8, #8]
  433374:	ldr	x10, [x21, #16]
  433378:	cmp	x9, x10
  43337c:	b.eq	4333e4 <ferror@plt+0x2fb44>  // b.none
  433380:	mov	w0, #0xb0                  	// #176
  433384:	bl	403290 <xmalloc@plt>
  433388:	movi	v0.2d, #0x0
  43338c:	stp	q0, q0, [x0]
  433390:	stp	q0, q0, [x0, #32]
  433394:	stp	q0, q0, [x0, #64]
  433398:	stp	q0, q0, [x0, #96]
  43339c:	stp	q0, q0, [x0, #128]
  4333a0:	str	q0, [x0, #160]
  4333a4:	ldr	x9, [x21, #16]
  4333a8:	mov	x8, #0xffffffffffffffff    	// #-1
  4333ac:	movi	v0.2d, #0xffffffffffffffff
  4333b0:	stp	x8, x19, [x0, #88]
  4333b4:	stur	q0, [x0, #72]
  4333b8:	stur	q0, [x0, #56]
  4333bc:	stur	q0, [x0, #40]
  4333c0:	stp	x9, x20, [x0, #8]
  4333c4:	stur	q0, [x0, #24]
  4333c8:	ldr	x8, [x21, #40]
  4333cc:	cbnz	x8, 4333d8 <ferror@plt+0x2fb38>
  4333d0:	ldr	x8, [x21, #8]
  4333d4:	add	x8, x8, #0x10
  4333d8:	str	x0, [x8]
  4333dc:	str	x0, [x21, #40]
  4333e0:	b	433520 <ferror@plt+0x2fc80>
  4333e4:	mov	x9, x8
  4333e8:	ldr	x10, [x9, #16]!
  4333ec:	cmn	x10, #0x1
  4333f0:	b.eq	43348c <ferror@plt+0x2fbec>  // b.none
  4333f4:	mov	x9, x8
  4333f8:	ldr	x10, [x9, #24]!
  4333fc:	cmn	x10, #0x1
  433400:	b.eq	4334d8 <ferror@plt+0x2fc38>  // b.none
  433404:	mov	x9, x8
  433408:	ldr	x10, [x9, #32]!
  43340c:	cmn	x10, #0x1
  433410:	b.eq	4334e0 <ferror@plt+0x2fc40>  // b.none
  433414:	mov	x9, x8
  433418:	ldr	x10, [x9, #40]!
  43341c:	cmn	x10, #0x1
  433420:	b.eq	4334e8 <ferror@plt+0x2fc48>  // b.none
  433424:	mov	x9, x8
  433428:	ldr	x10, [x9, #48]!
  43342c:	cmn	x10, #0x1
  433430:	b.eq	4334f0 <ferror@plt+0x2fc50>  // b.none
  433434:	mov	x9, x8
  433438:	ldr	x10, [x9, #56]!
  43343c:	cmn	x10, #0x1
  433440:	b.eq	4334f8 <ferror@plt+0x2fc58>  // b.none
  433444:	mov	x9, x8
  433448:	ldr	x10, [x9, #64]!
  43344c:	cmn	x10, #0x1
  433450:	b.eq	433500 <ferror@plt+0x2fc60>  // b.none
  433454:	mov	x9, x8
  433458:	ldr	x10, [x9, #72]!
  43345c:	cmn	x10, #0x1
  433460:	b.eq	433508 <ferror@plt+0x2fc68>  // b.none
  433464:	mov	x9, x8
  433468:	ldr	x10, [x9, #80]!
  43346c:	cmn	x10, #0x1
  433470:	b.eq	433510 <ferror@plt+0x2fc70>  // b.none
  433474:	mov	x9, x8
  433478:	ldr	x10, [x9, #88]!
  43347c:	cmn	x10, #0x1
  433480:	b.ne	433380 <ferror@plt+0x2fae0>  // b.any
  433484:	mov	w10, #0x9                   	// #9
  433488:	b	433514 <ferror@plt+0x2fc74>
  43348c:	mov	x10, xzr
  433490:	b	433514 <ferror@plt+0x2fc74>
  433494:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  433498:	add	x1, x1, #0xca1
  43349c:	mov	w2, #0x5                   	// #5
  4334a0:	mov	x0, xzr
  4334a4:	bl	403700 <dcgettext@plt>
  4334a8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4334ac:	ldr	x8, [x8, #3784]
  4334b0:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  4334b4:	mov	x2, x0
  4334b8:	add	x1, x1, #0x553
  4334bc:	mov	x0, x8
  4334c0:	bl	403880 <fprintf@plt>
  4334c4:	mov	w0, wzr
  4334c8:	ldp	x20, x19, [sp, #32]
  4334cc:	ldr	x21, [sp, #16]
  4334d0:	ldp	x29, x30, [sp], #48
  4334d4:	ret
  4334d8:	mov	w10, #0x1                   	// #1
  4334dc:	b	433514 <ferror@plt+0x2fc74>
  4334e0:	mov	w10, #0x2                   	// #2
  4334e4:	b	433514 <ferror@plt+0x2fc74>
  4334e8:	mov	w10, #0x3                   	// #3
  4334ec:	b	433514 <ferror@plt+0x2fc74>
  4334f0:	mov	w10, #0x4                   	// #4
  4334f4:	b	433514 <ferror@plt+0x2fc74>
  4334f8:	mov	w10, #0x5                   	// #5
  4334fc:	b	433514 <ferror@plt+0x2fc74>
  433500:	mov	w10, #0x6                   	// #6
  433504:	b	433514 <ferror@plt+0x2fc74>
  433508:	mov	w10, #0x7                   	// #7
  43350c:	b	433514 <ferror@plt+0x2fc74>
  433510:	mov	w10, #0x8                   	// #8
  433514:	add	x8, x8, x10, lsl #3
  433518:	str	x20, [x9]
  43351c:	str	x19, [x8, #96]
  433520:	mov	w0, #0x1                   	// #1
  433524:	ldp	x20, x19, [sp, #32]
  433528:	ldr	x21, [sp, #16]
  43352c:	ldp	x29, x30, [sp], #48
  433530:	ret
  433534:	stp	x29, x30, [sp, #-16]!
  433538:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  43353c:	add	x1, x1, #0xcc4
  433540:	mov	w2, #0x5                   	// #5
  433544:	mov	x0, xzr
  433548:	mov	x29, sp
  43354c:	bl	403700 <dcgettext@plt>
  433550:	adrp	x8, 468000 <_sch_istable+0x1c50>
  433554:	ldr	x8, [x8, #3784]
  433558:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  43355c:	mov	x2, x0
  433560:	add	x1, x1, #0x553
  433564:	mov	x0, x8
  433568:	bl	403880 <fprintf@plt>
  43356c:	mov	w0, wzr
  433570:	ldp	x29, x30, [sp], #16
  433574:	ret
  433578:	stp	x29, x30, [sp, #-16]!
  43357c:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  433580:	add	x1, x1, #0xcee
  433584:	mov	w2, #0x5                   	// #5
  433588:	mov	x0, xzr
  43358c:	mov	x29, sp
  433590:	bl	403700 <dcgettext@plt>
  433594:	adrp	x8, 468000 <_sch_istable+0x1c50>
  433598:	ldr	x8, [x8, #3784]
  43359c:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  4335a0:	mov	x2, x0
  4335a4:	add	x1, x1, #0x553
  4335a8:	mov	x0, x8
  4335ac:	bl	403880 <fprintf@plt>
  4335b0:	mov	w0, wzr
  4335b4:	ldp	x29, x30, [sp], #16
  4335b8:	ret
  4335bc:	stp	x29, x30, [sp, #-48]!
  4335c0:	stp	x22, x21, [sp, #16]
  4335c4:	stp	x20, x19, [sp, #32]
  4335c8:	mov	x29, sp
  4335cc:	cbz	x1, 4336a8 <ferror@plt+0x2fe08>
  4335d0:	ldr	x8, [x0, #8]
  4335d4:	cbz	x8, 433678 <ferror@plt+0x2fdd8>
  4335d8:	ldr	x8, [x0, #16]
  4335dc:	cbz	x8, 433678 <ferror@plt+0x2fdd8>
  4335e0:	ldr	x9, [x0, #32]
  4335e4:	add	x8, x8, #0x10
  4335e8:	mov	w0, #0x28                  	// #40
  4335ec:	mov	x19, x2
  4335f0:	add	x10, x9, #0x28
  4335f4:	cmp	x9, #0x0
  4335f8:	mov	x21, x1
  4335fc:	csel	x22, x8, x10, eq  // eq = none
  433600:	bl	403290 <xmalloc@plt>
  433604:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  433608:	ldr	d1, [x8, #2480]
  43360c:	movi	v0.2d, #0x0
  433610:	stp	q0, q0, [x0]
  433614:	str	xzr, [x0, #32]
  433618:	str	x21, [x0, #8]
  43361c:	stur	d1, [x0, #20]
  433620:	mov	x20, x0
  433624:	ldr	x0, [x22]
  433628:	cbz	x0, 433640 <ferror@plt+0x2fda0>
  43362c:	ldr	x8, [x0, #8]
  433630:	str	x20, [x8]
  433634:	str	x20, [x0, #8]
  433638:	cbnz	x20, 433660 <ferror@plt+0x2fdc0>
  43363c:	b	4336a8 <ferror@plt+0x2fe08>
  433640:	mov	w0, #0x10                  	// #16
  433644:	bl	403290 <xmalloc@plt>
  433648:	stp	xzr, x0, [x0]
  43364c:	str	x0, [x22]
  433650:	ldr	x8, [x0, #8]
  433654:	str	x20, [x8]
  433658:	str	x20, [x0, #8]
  43365c:	cbz	x20, 4336a8 <ferror@plt+0x2fe08>
  433660:	mov	w0, #0x1                   	// #1
  433664:	str	x19, [x20, #32]
  433668:	ldp	x20, x19, [sp, #32]
  43366c:	ldp	x22, x21, [sp, #16]
  433670:	ldp	x29, x30, [sp], #48
  433674:	ret
  433678:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  43367c:	add	x1, x1, #0xe50
  433680:	mov	w2, #0x5                   	// #5
  433684:	mov	x0, xzr
  433688:	bl	403700 <dcgettext@plt>
  43368c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  433690:	ldr	x8, [x8, #3784]
  433694:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  433698:	mov	x2, x0
  43369c:	add	x1, x1, #0x553
  4336a0:	mov	x0, x8
  4336a4:	bl	403880 <fprintf@plt>
  4336a8:	mov	w0, wzr
  4336ac:	ldp	x20, x19, [sp, #32]
  4336b0:	ldp	x22, x21, [sp, #16]
  4336b4:	ldp	x29, x30, [sp], #48
  4336b8:	ret
  4336bc:	str	d8, [sp, #-48]!
  4336c0:	stp	x29, x30, [sp, #8]
  4336c4:	str	x21, [sp, #24]
  4336c8:	stp	x20, x19, [sp, #32]
  4336cc:	mov	x29, sp
  4336d0:	cbz	x1, 4337a0 <ferror@plt+0x2ff00>
  4336d4:	ldr	x8, [x0, #8]
  4336d8:	cbz	x8, 433770 <ferror@plt+0x2fed0>
  4336dc:	ldr	x8, [x0, #16]
  4336e0:	cbz	x8, 433770 <ferror@plt+0x2fed0>
  4336e4:	ldr	x9, [x0, #32]
  4336e8:	add	x8, x8, #0x10
  4336ec:	mov	w0, #0x28                  	// #40
  4336f0:	mov	v8.16b, v0.16b
  4336f4:	add	x10, x9, #0x28
  4336f8:	cmp	x9, #0x0
  4336fc:	mov	x20, x1
  433700:	csel	x21, x8, x10, eq  // eq = none
  433704:	bl	403290 <xmalloc@plt>
  433708:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  43370c:	ldr	d1, [x8, #2488]
  433710:	movi	v0.2d, #0x0
  433714:	stp	q0, q0, [x0]
  433718:	str	xzr, [x0, #32]
  43371c:	str	x20, [x0, #8]
  433720:	stur	d1, [x0, #20]
  433724:	mov	x19, x0
  433728:	ldr	x0, [x21]
  43372c:	cbz	x0, 433744 <ferror@plt+0x2fea4>
  433730:	ldr	x8, [x0, #8]
  433734:	str	x19, [x8]
  433738:	str	x19, [x0, #8]
  43373c:	cbnz	x19, 433764 <ferror@plt+0x2fec4>
  433740:	b	4337a0 <ferror@plt+0x2ff00>
  433744:	mov	w0, #0x10                  	// #16
  433748:	bl	403290 <xmalloc@plt>
  43374c:	stp	xzr, x0, [x0]
  433750:	str	x0, [x21]
  433754:	ldr	x8, [x0, #8]
  433758:	str	x19, [x8]
  43375c:	str	x19, [x0, #8]
  433760:	cbz	x19, 4337a0 <ferror@plt+0x2ff00>
  433764:	mov	w0, #0x1                   	// #1
  433768:	str	d8, [x19, #32]
  43376c:	b	4337a4 <ferror@plt+0x2ff04>
  433770:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  433774:	add	x1, x1, #0xe50
  433778:	mov	w2, #0x5                   	// #5
  43377c:	mov	x0, xzr
  433780:	bl	403700 <dcgettext@plt>
  433784:	adrp	x8, 468000 <_sch_istable+0x1c50>
  433788:	ldr	x8, [x8, #3784]
  43378c:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  433790:	mov	x2, x0
  433794:	add	x1, x1, #0x553
  433798:	mov	x0, x8
  43379c:	bl	403880 <fprintf@plt>
  4337a0:	mov	w0, wzr
  4337a4:	ldp	x20, x19, [sp, #32]
  4337a8:	ldr	x21, [sp, #24]
  4337ac:	ldp	x29, x30, [sp, #8]
  4337b0:	ldr	d8, [sp], #48
  4337b4:	ret
  4337b8:	stp	x29, x30, [sp, #-64]!
  4337bc:	mov	x8, x0
  4337c0:	mov	w0, wzr
  4337c4:	str	x23, [sp, #16]
  4337c8:	stp	x22, x21, [sp, #32]
  4337cc:	stp	x20, x19, [sp, #48]
  4337d0:	mov	x29, sp
  4337d4:	cbz	x1, 4338bc <ferror@plt+0x3001c>
  4337d8:	mov	x20, x2
  4337dc:	cbz	x2, 4338bc <ferror@plt+0x3001c>
  4337e0:	ldr	x9, [x8, #8]
  4337e4:	cbz	x9, 433888 <ferror@plt+0x2ffe8>
  4337e8:	ldr	x9, [x8, #16]
  4337ec:	cbz	x9, 433888 <ferror@plt+0x2ffe8>
  4337f0:	ldr	x8, [x8, #32]
  4337f4:	add	x9, x9, #0x10
  4337f8:	mov	w0, #0x28                  	// #40
  4337fc:	mov	x19, x3
  433800:	add	x10, x8, #0x28
  433804:	cmp	x8, #0x0
  433808:	mov	x22, x1
  43380c:	csel	x23, x9, x10, eq  // eq = none
  433810:	bl	403290 <xmalloc@plt>
  433814:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  433818:	ldr	d1, [x8, #2496]
  43381c:	movi	v0.2d, #0x0
  433820:	stp	q0, q0, [x0]
  433824:	str	xzr, [x0, #32]
  433828:	str	x22, [x0, #8]
  43382c:	stur	d1, [x0, #20]
  433830:	mov	x21, x0
  433834:	ldr	x0, [x23]
  433838:	cbz	x0, 433850 <ferror@plt+0x2ffb0>
  43383c:	ldr	x8, [x0, #8]
  433840:	str	x21, [x8]
  433844:	str	x21, [x0, #8]
  433848:	cbnz	x21, 433870 <ferror@plt+0x2ffd0>
  43384c:	b	4338b8 <ferror@plt+0x30018>
  433850:	mov	w0, #0x10                  	// #16
  433854:	bl	403290 <xmalloc@plt>
  433858:	stp	xzr, x0, [x0]
  43385c:	str	x0, [x23]
  433860:	ldr	x8, [x0, #8]
  433864:	str	x21, [x8]
  433868:	str	x21, [x0, #8]
  43386c:	cbz	x21, 4338b8 <ferror@plt+0x30018>
  433870:	mov	w0, #0x10                  	// #16
  433874:	bl	403290 <xmalloc@plt>
  433878:	stp	x20, x19, [x0]
  43387c:	str	x0, [x21, #32]
  433880:	mov	w0, #0x1                   	// #1
  433884:	b	4338bc <ferror@plt+0x3001c>
  433888:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  43388c:	add	x1, x1, #0xe50
  433890:	mov	w2, #0x5                   	// #5
  433894:	mov	x0, xzr
  433898:	bl	403700 <dcgettext@plt>
  43389c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4338a0:	ldr	x8, [x8, #3784]
  4338a4:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  4338a8:	mov	x2, x0
  4338ac:	add	x1, x1, #0x553
  4338b0:	mov	x0, x8
  4338b4:	bl	403880 <fprintf@plt>
  4338b8:	mov	w0, wzr
  4338bc:	ldp	x20, x19, [sp, #48]
  4338c0:	ldp	x22, x21, [sp, #32]
  4338c4:	ldr	x23, [sp, #16]
  4338c8:	ldp	x29, x30, [sp], #64
  4338cc:	ret
  4338d0:	stp	x29, x30, [sp, #-16]!
  4338d4:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  4338d8:	add	x1, x1, #0xd16
  4338dc:	mov	w2, #0x5                   	// #5
  4338e0:	mov	x0, xzr
  4338e4:	mov	x29, sp
  4338e8:	bl	403700 <dcgettext@plt>
  4338ec:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4338f0:	ldr	x8, [x8, #3784]
  4338f4:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  4338f8:	mov	x2, x0
  4338fc:	add	x1, x1, #0x553
  433900:	mov	x0, x8
  433904:	bl	403880 <fprintf@plt>
  433908:	mov	w0, wzr
  43390c:	ldp	x29, x30, [sp], #16
  433910:	ret
  433914:	stp	x29, x30, [sp, #-80]!
  433918:	mov	w8, wzr
  43391c:	str	x25, [sp, #16]
  433920:	stp	x24, x23, [sp, #32]
  433924:	stp	x22, x21, [sp, #48]
  433928:	stp	x20, x19, [sp, #64]
  43392c:	mov	x29, sp
  433930:	cbz	x1, 433a44 <ferror@plt+0x301a4>
  433934:	mov	x21, x2
  433938:	cbz	x2, 433a44 <ferror@plt+0x301a4>
  43393c:	ldr	x8, [x0, #8]
  433940:	cbz	x8, 433a10 <ferror@plt+0x30170>
  433944:	ldr	x8, [x0, #16]
  433948:	cbz	x8, 433a10 <ferror@plt+0x30170>
  43394c:	sub	w9, w3, #0x1
  433950:	mov	x19, x4
  433954:	mov	w20, w3
  433958:	mov	x22, x1
  43395c:	cmp	w9, #0x1
  433960:	b.hi	433978 <ferror@plt+0x300d8>  // b.pmore
  433964:	add	x24, x8, #0x10
  433968:	cmp	w20, #0x1
  43396c:	mov	w8, #0x1                   	// #1
  433970:	cinc	w25, w8, eq  // eq = none
  433974:	b	433990 <ferror@plt+0x300f0>
  433978:	ldr	x9, [x0, #32]
  43397c:	add	x8, x8, #0x10
  433980:	mov	w25, wzr
  433984:	add	x10, x9, #0x28
  433988:	cmp	x9, #0x0
  43398c:	csel	x24, x8, x10, eq  // eq = none
  433990:	mov	w0, #0x28                  	// #40
  433994:	bl	403290 <xmalloc@plt>
  433998:	movi	v0.2d, #0x0
  43399c:	mov	w8, #0x2                   	// #2
  4339a0:	str	xzr, [x0, #32]
  4339a4:	stp	q0, q0, [x0]
  4339a8:	str	x22, [x0, #8]
  4339ac:	stp	w8, w25, [x0, #20]
  4339b0:	mov	x23, x0
  4339b4:	ldr	x0, [x24]
  4339b8:	cbz	x0, 4339d0 <ferror@plt+0x30130>
  4339bc:	ldr	x8, [x0, #8]
  4339c0:	str	x23, [x8]
  4339c4:	str	x23, [x0, #8]
  4339c8:	cbnz	x23, 4339f0 <ferror@plt+0x30150>
  4339cc:	b	433a40 <ferror@plt+0x301a0>
  4339d0:	mov	w0, #0x10                  	// #16
  4339d4:	bl	403290 <xmalloc@plt>
  4339d8:	stp	xzr, x0, [x0]
  4339dc:	str	x0, [x24]
  4339e0:	ldr	x8, [x0, #8]
  4339e4:	str	x23, [x8]
  4339e8:	str	x23, [x0, #8]
  4339ec:	cbz	x23, 433a40 <ferror@plt+0x301a0>
  4339f0:	mov	w0, #0x18                  	// #24
  4339f4:	bl	403290 <xmalloc@plt>
  4339f8:	mov	w8, #0x1                   	// #1
  4339fc:	stp	xzr, x21, [x0]
  433a00:	str	w20, [x0]
  433a04:	str	x19, [x0, #16]
  433a08:	str	x0, [x23, #32]
  433a0c:	b	433a44 <ferror@plt+0x301a4>
  433a10:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  433a14:	add	x1, x1, #0xd3a
  433a18:	mov	w2, #0x5                   	// #5
  433a1c:	mov	x0, xzr
  433a20:	bl	403700 <dcgettext@plt>
  433a24:	adrp	x8, 468000 <_sch_istable+0x1c50>
  433a28:	ldr	x8, [x8, #3784]
  433a2c:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  433a30:	mov	x2, x0
  433a34:	add	x1, x1, #0x553
  433a38:	mov	x0, x8
  433a3c:	bl	403880 <fprintf@plt>
  433a40:	mov	w8, wzr
  433a44:	ldp	x20, x19, [sp, #64]
  433a48:	ldp	x22, x21, [sp, #48]
  433a4c:	ldp	x24, x23, [sp, #32]
  433a50:	ldr	x25, [sp, #16]
  433a54:	mov	w0, w8
  433a58:	ldp	x29, x30, [sp], #80
  433a5c:	ret
  433a60:	stp	x29, x30, [sp, #-48]!
  433a64:	mov	w0, #0x18                  	// #24
  433a68:	str	x21, [sp, #16]
  433a6c:	stp	x20, x19, [sp, #32]
  433a70:	mov	x29, sp
  433a74:	mov	x19, x2
  433a78:	mov	x20, x1
  433a7c:	bl	403290 <xmalloc@plt>
  433a80:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  433a84:	ldr	d0, [x8, #2504]
  433a88:	mov	x21, x0
  433a8c:	stp	xzr, xzr, [x0, #8]
  433a90:	str	d0, [x0]
  433a94:	cbz	x0, 433aa8 <ferror@plt+0x30208>
  433a98:	mov	w0, #0x10                  	// #16
  433a9c:	bl	403290 <xmalloc@plt>
  433aa0:	stp	x20, x19, [x0]
  433aa4:	str	x0, [x21, #16]
  433aa8:	mov	x0, x21
  433aac:	ldp	x20, x19, [sp, #32]
  433ab0:	ldr	x21, [sp, #16]
  433ab4:	ldp	x29, x30, [sp], #48
  433ab8:	ret
  433abc:	stp	x29, x30, [sp, #-16]!
  433ac0:	mov	w0, #0x18                  	// #24
  433ac4:	mov	x29, sp
  433ac8:	bl	403290 <xmalloc@plt>
  433acc:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  433ad0:	ldr	d0, [x8, #2512]
  433ad4:	stp	xzr, xzr, [x0, #8]
  433ad8:	str	d0, [x0]
  433adc:	ldp	x29, x30, [sp], #16
  433ae0:	ret
  433ae4:	stp	x29, x30, [sp, #-32]!
  433ae8:	mov	w0, #0x18                  	// #24
  433aec:	stp	x20, x19, [sp, #16]
  433af0:	mov	x29, sp
  433af4:	mov	w19, w2
  433af8:	mov	w20, w1
  433afc:	bl	403290 <xmalloc@plt>
  433b00:	mov	w8, #0x3                   	// #3
  433b04:	stp	xzr, xzr, [x0, #8]
  433b08:	stp	w8, w20, [x0]
  433b0c:	cbz	x0, 433b14 <ferror@plt+0x30274>
  433b10:	str	w19, [x0, #16]
  433b14:	ldp	x20, x19, [sp, #16]
  433b18:	ldp	x29, x30, [sp], #32
  433b1c:	ret
  433b20:	stp	x29, x30, [sp, #-32]!
  433b24:	mov	w0, #0x18                  	// #24
  433b28:	str	x19, [sp, #16]
  433b2c:	mov	x29, sp
  433b30:	mov	w19, w1
  433b34:	bl	403290 <xmalloc@plt>
  433b38:	mov	w8, #0x4                   	// #4
  433b3c:	stp	w8, w19, [x0]
  433b40:	ldr	x19, [sp, #16]
  433b44:	stp	xzr, xzr, [x0, #8]
  433b48:	ldp	x29, x30, [sp], #32
  433b4c:	ret
  433b50:	stp	x29, x30, [sp, #-32]!
  433b54:	mov	w0, #0x18                  	// #24
  433b58:	str	x19, [sp, #16]
  433b5c:	mov	x29, sp
  433b60:	mov	w19, w1
  433b64:	bl	403290 <xmalloc@plt>
  433b68:	mov	w8, #0x6                   	// #6
  433b6c:	stp	w8, w19, [x0]
  433b70:	ldr	x19, [sp, #16]
  433b74:	stp	xzr, xzr, [x0, #8]
  433b78:	ldp	x29, x30, [sp], #32
  433b7c:	ret
  433b80:	stp	x29, x30, [sp, #-32]!
  433b84:	mov	w0, #0x18                  	// #24
  433b88:	str	x19, [sp, #16]
  433b8c:	mov	x29, sp
  433b90:	mov	w19, w1
  433b94:	bl	403290 <xmalloc@plt>
  433b98:	mov	w8, #0x5                   	// #5
  433b9c:	stp	w8, w19, [x0]
  433ba0:	ldr	x19, [sp, #16]
  433ba4:	stp	xzr, xzr, [x0, #8]
  433ba8:	ldp	x29, x30, [sp], #32
  433bac:	ret
  433bb0:	stp	x29, x30, [sp, #-48]!
  433bb4:	cmp	w1, #0x0
  433bb8:	mov	w8, #0x7                   	// #7
  433bbc:	mov	w0, #0x18                  	// #24
  433bc0:	stp	x22, x21, [sp, #16]
  433bc4:	stp	x20, x19, [sp, #32]
  433bc8:	mov	x29, sp
  433bcc:	mov	x19, x3
  433bd0:	mov	x21, x2
  433bd4:	cinc	w22, w8, eq  // eq = none
  433bd8:	bl	403290 <xmalloc@plt>
  433bdc:	mov	x20, x0
  433be0:	stp	xzr, xzr, [x0, #8]
  433be4:	stp	w22, w21, [x0]
  433be8:	cbz	x0, 433c08 <ferror@plt+0x30368>
  433bec:	mov	w0, #0x28                  	// #40
  433bf0:	bl	403290 <xmalloc@plt>
  433bf4:	movi	v0.2d, #0x0
  433bf8:	str	x19, [x0]
  433bfc:	stur	q0, [x0, #8]
  433c00:	stur	q0, [x0, #24]
  433c04:	str	x0, [x20, #16]
  433c08:	mov	x0, x20
  433c0c:	ldp	x20, x19, [sp, #32]
  433c10:	ldp	x22, x21, [sp, #16]
  433c14:	ldp	x29, x30, [sp], #48
  433c18:	ret
  433c1c:	stp	x29, x30, [sp, #-80]!
  433c20:	cmp	w1, #0x0
  433c24:	mov	w8, #0x9                   	// #9
  433c28:	mov	w0, #0x18                  	// #24
  433c2c:	stp	x26, x25, [sp, #16]
  433c30:	stp	x24, x23, [sp, #32]
  433c34:	stp	x22, x21, [sp, #48]
  433c38:	stp	x20, x19, [sp, #64]
  433c3c:	mov	x29, sp
  433c40:	mov	w20, w7
  433c44:	mov	x19, x6
  433c48:	mov	x21, x5
  433c4c:	mov	x22, x4
  433c50:	mov	x24, x3
  433c54:	mov	x25, x2
  433c58:	cinc	w26, w8, eq  // eq = none
  433c5c:	bl	403290 <xmalloc@plt>
  433c60:	mov	x23, x0
  433c64:	stp	xzr, xzr, [x0, #8]
  433c68:	stp	w26, w25, [x0]
  433c6c:	cbz	x0, 433ca0 <ferror@plt+0x30400>
  433c70:	mov	w0, #0x28                  	// #40
  433c74:	bl	403290 <xmalloc@plt>
  433c78:	movi	v0.2d, #0x0
  433c7c:	str	x24, [x0]
  433c80:	stur	q0, [x0, #8]
  433c84:	stur	q0, [x0, #24]
  433c88:	stp	x22, x21, [x0, #16]
  433c8c:	cbz	w20, 433c98 <ferror@plt+0x303f8>
  433c90:	str	x23, [x0, #32]
  433c94:	b	433c9c <ferror@plt+0x303fc>
  433c98:	str	x19, [x0, #32]
  433c9c:	str	x0, [x23, #16]
  433ca0:	mov	x0, x23
  433ca4:	ldp	x20, x19, [sp, #64]
  433ca8:	ldp	x22, x21, [sp, #48]
  433cac:	ldp	x24, x23, [sp, #32]
  433cb0:	ldp	x26, x25, [sp, #16]
  433cb4:	ldp	x29, x30, [sp], #80
  433cb8:	ret
  433cbc:	stp	x29, x30, [sp, #-48]!
  433cc0:	mov	w0, #0x18                  	// #24
  433cc4:	str	x21, [sp, #16]
  433cc8:	stp	x20, x19, [sp, #32]
  433ccc:	mov	x29, sp
  433cd0:	mov	x19, x2
  433cd4:	mov	x20, x1
  433cd8:	bl	403290 <xmalloc@plt>
  433cdc:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  433ce0:	ldr	d0, [x8, #2520]
  433ce4:	mov	x21, x0
  433ce8:	stp	xzr, xzr, [x0, #8]
  433cec:	str	d0, [x0]
  433cf0:	cbz	x0, 433d04 <ferror@plt+0x30464>
  433cf4:	mov	w0, #0x10                  	// #16
  433cf8:	bl	403290 <xmalloc@plt>
  433cfc:	stp	x20, x19, [x0]
  433d00:	str	x0, [x21, #16]
  433d04:	mov	x0, x21
  433d08:	ldp	x20, x19, [sp, #32]
  433d0c:	ldr	x21, [sp, #16]
  433d10:	ldp	x29, x30, [sp], #48
  433d14:	ret
  433d18:	stp	x29, x30, [sp, #-32]!
  433d1c:	str	x19, [sp, #16]
  433d20:	mov	x29, sp
  433d24:	cbz	x1, 433d40 <ferror@plt+0x304a0>
  433d28:	ldr	x0, [x1, #8]
  433d2c:	mov	x19, x1
  433d30:	cbz	x0, 433d50 <ferror@plt+0x304b0>
  433d34:	ldr	x19, [sp, #16]
  433d38:	ldp	x29, x30, [sp], #32
  433d3c:	ret
  433d40:	mov	x0, xzr
  433d44:	ldr	x19, [sp, #16]
  433d48:	ldp	x29, x30, [sp], #32
  433d4c:	ret
  433d50:	mov	w0, #0x18                  	// #24
  433d54:	bl	403290 <xmalloc@plt>
  433d58:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  433d5c:	ldr	d0, [x8, #2528]
  433d60:	stp	xzr, xzr, [x0, #8]
  433d64:	str	d0, [x0]
  433d68:	cbz	x0, 433d34 <ferror@plt+0x30494>
  433d6c:	str	x19, [x0, #16]
  433d70:	str	x0, [x19, #8]
  433d74:	ldr	x19, [sp, #16]
  433d78:	ldp	x29, x30, [sp], #32
  433d7c:	ret
  433d80:	stp	x29, x30, [sp, #-48]!
  433d84:	stp	x22, x21, [sp, #16]
  433d88:	stp	x20, x19, [sp, #32]
  433d8c:	mov	x29, sp
  433d90:	cbz	x1, 433ddc <ferror@plt+0x3053c>
  433d94:	mov	w0, #0x18                  	// #24
  433d98:	mov	w19, w3
  433d9c:	mov	x20, x2
  433da0:	mov	x22, x1
  433da4:	bl	403290 <xmalloc@plt>
  433da8:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  433dac:	ldr	d0, [x8, #2536]
  433db0:	mov	x21, x0
  433db4:	stp	xzr, xzr, [x0, #8]
  433db8:	str	d0, [x0]
  433dbc:	cbz	x0, 433de0 <ferror@plt+0x30540>
  433dc0:	mov	w0, #0x18                  	// #24
  433dc4:	bl	403290 <xmalloc@plt>
  433dc8:	stp	x20, xzr, [x0, #8]
  433dcc:	str	x22, [x0]
  433dd0:	str	w19, [x0, #16]
  433dd4:	str	x0, [x21, #16]
  433dd8:	b	433de0 <ferror@plt+0x30540>
  433ddc:	mov	x21, xzr
  433de0:	mov	x0, x21
  433de4:	ldp	x20, x19, [sp, #32]
  433de8:	ldp	x22, x21, [sp, #16]
  433dec:	ldp	x29, x30, [sp], #48
  433df0:	ret
  433df4:	stp	x29, x30, [sp, #-32]!
  433df8:	str	x19, [sp, #16]
  433dfc:	mov	x29, sp
  433e00:	cbz	x1, 433e34 <ferror@plt+0x30594>
  433e04:	mov	w0, #0x18                  	// #24
  433e08:	mov	x19, x1
  433e0c:	bl	403290 <xmalloc@plt>
  433e10:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  433e14:	ldr	d0, [x8, #2544]
  433e18:	stp	xzr, xzr, [x0, #8]
  433e1c:	str	d0, [x0]
  433e20:	cbz	x0, 433e28 <ferror@plt+0x30588>
  433e24:	str	x19, [x0, #16]
  433e28:	ldr	x19, [sp, #16]
  433e2c:	ldp	x29, x30, [sp], #32
  433e30:	ret
  433e34:	mov	x0, xzr
  433e38:	ldr	x19, [sp, #16]
  433e3c:	ldp	x29, x30, [sp], #32
  433e40:	ret
  433e44:	stp	x29, x30, [sp, #-48]!
  433e48:	stp	x22, x21, [sp, #16]
  433e4c:	stp	x20, x19, [sp, #32]
  433e50:	mov	x29, sp
  433e54:	cbz	x1, 433e9c <ferror@plt+0x305fc>
  433e58:	mov	w0, #0x18                  	// #24
  433e5c:	mov	x19, x3
  433e60:	mov	x20, x2
  433e64:	mov	x22, x1
  433e68:	bl	403290 <xmalloc@plt>
  433e6c:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  433e70:	ldr	d0, [x8, #2552]
  433e74:	mov	x21, x0
  433e78:	stp	xzr, xzr, [x0, #8]
  433e7c:	str	d0, [x0]
  433e80:	cbz	x0, 433ea0 <ferror@plt+0x30600>
  433e84:	mov	w0, #0x18                  	// #24
  433e88:	bl	403290 <xmalloc@plt>
  433e8c:	stp	x22, x20, [x0]
  433e90:	str	x19, [x0, #16]
  433e94:	str	x0, [x21, #16]
  433e98:	b	433ea0 <ferror@plt+0x30600>
  433e9c:	mov	x21, xzr
  433ea0:	mov	x0, x21
  433ea4:	ldp	x20, x19, [sp, #32]
  433ea8:	ldp	x22, x21, [sp, #16]
  433eac:	ldp	x29, x30, [sp], #48
  433eb0:	ret
  433eb4:	stp	x29, x30, [sp, #-64]!
  433eb8:	stp	x24, x23, [sp, #16]
  433ebc:	mov	x24, xzr
  433ec0:	stp	x22, x21, [sp, #32]
  433ec4:	stp	x20, x19, [sp, #48]
  433ec8:	mov	x29, sp
  433ecc:	cbz	x1, 433f2c <ferror@plt+0x3068c>
  433ed0:	mov	x22, x2
  433ed4:	cbz	x2, 433f2c <ferror@plt+0x3068c>
  433ed8:	mov	w0, #0x18                  	// #24
  433edc:	mov	w21, w5
  433ee0:	mov	x19, x4
  433ee4:	mov	x20, x3
  433ee8:	mov	x23, x1
  433eec:	bl	403290 <xmalloc@plt>
  433ef0:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  433ef4:	ldr	d0, [x8, #2560]
  433ef8:	mov	x24, x0
  433efc:	stp	xzr, xzr, [x0, #8]
  433f00:	str	d0, [x0]
  433f04:	cbz	x0, 433f2c <ferror@plt+0x3068c>
  433f08:	mov	w0, #0x28                  	// #40
  433f0c:	bl	403290 <xmalloc@plt>
  433f10:	movi	v0.2d, #0x0
  433f14:	str	xzr, [x0, #32]
  433f18:	str	w21, [x0, #32]
  433f1c:	stp	q0, q0, [x0]
  433f20:	stp	x23, x22, [x0]
  433f24:	stp	x20, x19, [x0, #16]
  433f28:	str	x0, [x24, #16]
  433f2c:	mov	x0, x24
  433f30:	ldp	x20, x19, [sp, #48]
  433f34:	ldp	x22, x21, [sp, #32]
  433f38:	ldp	x24, x23, [sp, #16]
  433f3c:	ldp	x29, x30, [sp], #64
  433f40:	ret
  433f44:	stp	x29, x30, [sp, #-48]!
  433f48:	str	x21, [sp, #16]
  433f4c:	stp	x20, x19, [sp, #32]
  433f50:	mov	x29, sp
  433f54:	cbz	x1, 433f98 <ferror@plt+0x306f8>
  433f58:	mov	w0, #0x18                  	// #24
  433f5c:	mov	w19, w2
  433f60:	mov	x21, x1
  433f64:	bl	403290 <xmalloc@plt>
  433f68:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  433f6c:	ldr	d0, [x8, #2568]
  433f70:	mov	x20, x0
  433f74:	stp	xzr, xzr, [x0, #8]
  433f78:	str	d0, [x0]
  433f7c:	cbz	x0, 433f9c <ferror@plt+0x306fc>
  433f80:	mov	w0, #0x10                  	// #16
  433f84:	bl	403290 <xmalloc@plt>
  433f88:	stp	x21, xzr, [x0]
  433f8c:	str	w19, [x0, #8]
  433f90:	str	x0, [x20, #16]
  433f94:	b	433f9c <ferror@plt+0x306fc>
  433f98:	mov	x20, xzr
  433f9c:	mov	x0, x20
  433fa0:	ldp	x20, x19, [sp, #32]
  433fa4:	ldr	x21, [sp, #16]
  433fa8:	ldp	x29, x30, [sp], #48
  433fac:	ret
  433fb0:	stp	x29, x30, [sp, #-48]!
  433fb4:	stp	x20, x19, [sp, #32]
  433fb8:	mov	x20, xzr
  433fbc:	str	x21, [sp, #16]
  433fc0:	mov	x29, sp
  433fc4:	cbz	x1, 434004 <ferror@plt+0x30764>
  433fc8:	mov	x19, x2
  433fcc:	cbz	x2, 434004 <ferror@plt+0x30764>
  433fd0:	mov	w0, #0x18                  	// #24
  433fd4:	mov	x21, x1
  433fd8:	bl	403290 <xmalloc@plt>
  433fdc:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  433fe0:	ldr	d0, [x8, #2576]
  433fe4:	mov	x20, x0
  433fe8:	stp	xzr, xzr, [x0, #8]
  433fec:	str	d0, [x0]
  433ff0:	cbz	x0, 434004 <ferror@plt+0x30764>
  433ff4:	mov	w0, #0x10                  	// #16
  433ff8:	bl	403290 <xmalloc@plt>
  433ffc:	stp	x21, x19, [x0]
  434000:	str	x0, [x20, #16]
  434004:	mov	x0, x20
  434008:	ldp	x20, x19, [sp, #32]
  43400c:	ldr	x21, [sp, #16]
  434010:	ldp	x29, x30, [sp], #48
  434014:	ret
  434018:	stp	x29, x30, [sp, #-64]!
  43401c:	str	x23, [sp, #16]
  434020:	stp	x22, x21, [sp, #32]
  434024:	stp	x20, x19, [sp, #48]
  434028:	mov	x29, sp
  43402c:	cbz	x1, 434084 <ferror@plt+0x307e4>
  434030:	mov	w0, #0x18                  	// #24
  434034:	mov	w19, w4
  434038:	mov	x20, x3
  43403c:	mov	x22, x2
  434040:	mov	x23, x1
  434044:	bl	403290 <xmalloc@plt>
  434048:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  43404c:	ldr	d0, [x8, #2584]
  434050:	mov	x21, x0
  434054:	stp	xzr, xzr, [x0, #8]
  434058:	str	d0, [x0]
  43405c:	cbz	x0, 434088 <ferror@plt+0x307e8>
  434060:	mov	w0, #0x20                  	// #32
  434064:	bl	403290 <xmalloc@plt>
  434068:	movi	v0.2d, #0x0
  43406c:	stp	q0, q0, [x0]
  434070:	stp	x23, x22, [x0]
  434074:	str	x20, [x0, #16]
  434078:	str	w19, [x0, #24]
  43407c:	str	x0, [x21, #16]
  434080:	b	434088 <ferror@plt+0x307e8>
  434084:	mov	x21, xzr
  434088:	mov	x0, x21
  43408c:	ldp	x20, x19, [sp, #48]
  434090:	ldp	x22, x21, [sp, #32]
  434094:	ldr	x23, [sp, #16]
  434098:	ldp	x29, x30, [sp], #64
  43409c:	ret
  4340a0:	stp	x29, x30, [sp, #-32]!
  4340a4:	str	x19, [sp, #16]
  4340a8:	mov	x29, sp
  4340ac:	cbz	x1, 4340e0 <ferror@plt+0x30840>
  4340b0:	mov	w0, #0x18                  	// #24
  4340b4:	mov	x19, x1
  4340b8:	bl	403290 <xmalloc@plt>
  4340bc:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  4340c0:	ldr	d0, [x8, #2592]
  4340c4:	stp	xzr, xzr, [x0, #8]
  4340c8:	str	d0, [x0]
  4340cc:	cbz	x0, 4340d4 <ferror@plt+0x30834>
  4340d0:	str	x19, [x0, #16]
  4340d4:	ldr	x19, [sp, #16]
  4340d8:	ldp	x29, x30, [sp], #32
  4340dc:	ret
  4340e0:	mov	x0, xzr
  4340e4:	ldr	x19, [sp, #16]
  4340e8:	ldp	x29, x30, [sp], #32
  4340ec:	ret
  4340f0:	stp	x29, x30, [sp, #-32]!
  4340f4:	str	x19, [sp, #16]
  4340f8:	mov	x29, sp
  4340fc:	cbz	x1, 434130 <ferror@plt+0x30890>
  434100:	mov	w0, #0x18                  	// #24
  434104:	mov	x19, x1
  434108:	bl	403290 <xmalloc@plt>
  43410c:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  434110:	ldr	d0, [x8, #2600]
  434114:	stp	xzr, xzr, [x0, #8]
  434118:	str	d0, [x0]
  43411c:	cbz	x0, 434124 <ferror@plt+0x30884>
  434120:	str	x19, [x0, #16]
  434124:	ldr	x19, [sp, #16]
  434128:	ldp	x29, x30, [sp], #32
  43412c:	ret
  434130:	mov	x0, xzr
  434134:	ldr	x19, [sp, #16]
  434138:	ldp	x29, x30, [sp], #32
  43413c:	ret
  434140:	stp	x29, x30, [sp, #-48]!
  434144:	str	x21, [sp, #16]
  434148:	stp	x20, x19, [sp, #32]
  43414c:	mov	x29, sp
  434150:	cbz	x1, 4341cc <ferror@plt+0x3092c>
  434154:	sub	w8, w2, #0x7
  434158:	mov	w21, w2
  43415c:	cmp	w8, #0x5
  434160:	b.cs	43419c <ferror@plt+0x308fc>  // b.hs, b.nlast
  434164:	mov	x20, x0
  434168:	mov	w0, #0x18                  	// #24
  43416c:	mov	x19, x1
  434170:	bl	403290 <xmalloc@plt>
  434174:	stp	xzr, xzr, [x0, #8]
  434178:	stp	w21, wzr, [x0]
  43417c:	cbz	x0, 4341cc <ferror@plt+0x3092c>
  434180:	mov	x2, x0
  434184:	mov	x0, x20
  434188:	mov	x1, x19
  43418c:	ldp	x20, x19, [sp, #32]
  434190:	ldr	x21, [sp, #16]
  434194:	ldp	x29, x30, [sp], #48
  434198:	b	4341e0 <ferror@plt+0x30940>
  43419c:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  4341a0:	add	x1, x1, #0xd61
  4341a4:	mov	w2, #0x5                   	// #5
  4341a8:	mov	x0, xzr
  4341ac:	bl	403700 <dcgettext@plt>
  4341b0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4341b4:	ldr	x8, [x8, #3784]
  4341b8:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  4341bc:	mov	x2, x0
  4341c0:	add	x1, x1, #0x553
  4341c4:	mov	x0, x8
  4341c8:	bl	403880 <fprintf@plt>
  4341cc:	ldp	x20, x19, [sp, #32]
  4341d0:	ldr	x21, [sp, #16]
  4341d4:	mov	x0, xzr
  4341d8:	ldp	x29, x30, [sp], #48
  4341dc:	ret
  4341e0:	stp	x29, x30, [sp, #-64]!
  4341e4:	stp	x20, x19, [sp, #48]
  4341e8:	mov	x19, xzr
  4341ec:	str	x23, [sp, #16]
  4341f0:	stp	x22, x21, [sp, #32]
  4341f4:	mov	x29, sp
  4341f8:	cbz	x1, 434324 <ferror@plt+0x30a84>
  4341fc:	mov	x21, x2
  434200:	cbz	x2, 434324 <ferror@plt+0x30a84>
  434204:	ldr	x8, [x0, #16]
  434208:	mov	x23, x0
  43420c:	cbz	x8, 4342f0 <ferror@plt+0x30a50>
  434210:	ldr	w8, [x21]
  434214:	mov	x20, x1
  434218:	cmp	w8, #0x17
  43421c:	b.ne	434248 <ferror@plt+0x309a8>  // b.any
  434220:	ldr	x8, [x21, #16]
  434224:	mov	x1, x20
  434228:	ldr	x8, [x8]
  43422c:	ldr	x0, [x8, #8]
  434230:	bl	4034a0 <strcmp@plt>
  434234:	mov	x19, x21
  434238:	cbz	w0, 434324 <ferror@plt+0x30a84>
  43423c:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  434240:	add	x1, x1, #0xdce
  434244:	b	4342f8 <ferror@plt+0x30a58>
  434248:	mov	w0, #0x18                  	// #24
  43424c:	bl	403290 <xmalloc@plt>
  434250:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  434254:	ldr	d0, [x8, #2608]
  434258:	mov	x19, x0
  43425c:	stp	xzr, xzr, [x0, #8]
  434260:	str	d0, [x0]
  434264:	cbz	x0, 434324 <ferror@plt+0x30a84>
  434268:	mov	w0, #0x10                  	// #16
  43426c:	bl	403290 <xmalloc@plt>
  434270:	stp	xzr, x21, [x0]
  434274:	str	x0, [x19, #16]
  434278:	ldr	x23, [x23, #16]
  43427c:	mov	x22, x0
  434280:	mov	w0, #0x28                  	// #40
  434284:	bl	403290 <xmalloc@plt>
  434288:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  43428c:	ldr	d1, [x8, #2616]
  434290:	movi	v0.2d, #0x0
  434294:	stp	q0, q0, [x0]
  434298:	str	xzr, [x0, #32]
  43429c:	str	x20, [x0, #8]
  4342a0:	stur	d1, [x0, #20]
  4342a4:	mov	x21, x0
  4342a8:	ldr	x0, [x23, #16]
  4342ac:	cbz	x0, 4342c4 <ferror@plt+0x30a24>
  4342b0:	ldr	x8, [x0, #8]
  4342b4:	str	x21, [x8]
  4342b8:	str	x21, [x0, #8]
  4342bc:	cbnz	x21, 4342e4 <ferror@plt+0x30a44>
  4342c0:	b	434320 <ferror@plt+0x30a80>
  4342c4:	mov	w0, #0x10                  	// #16
  4342c8:	bl	403290 <xmalloc@plt>
  4342cc:	stp	xzr, x0, [x0]
  4342d0:	str	x0, [x23, #16]
  4342d4:	ldr	x8, [x0, #8]
  4342d8:	str	x21, [x8]
  4342dc:	str	x21, [x0, #8]
  4342e0:	cbz	x21, 434320 <ferror@plt+0x30a80>
  4342e4:	str	x19, [x21, #32]
  4342e8:	str	x21, [x22]
  4342ec:	b	434324 <ferror@plt+0x30a84>
  4342f0:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  4342f4:	add	x1, x1, #0xdae
  4342f8:	mov	w2, #0x5                   	// #5
  4342fc:	mov	x0, xzr
  434300:	bl	403700 <dcgettext@plt>
  434304:	adrp	x8, 468000 <_sch_istable+0x1c50>
  434308:	ldr	x8, [x8, #3784]
  43430c:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  434310:	mov	x2, x0
  434314:	add	x1, x1, #0x553
  434318:	mov	x0, x8
  43431c:	bl	403880 <fprintf@plt>
  434320:	mov	x19, xzr
  434324:	mov	x0, x19
  434328:	ldp	x20, x19, [sp, #48]
  43432c:	ldp	x22, x21, [sp, #32]
  434330:	ldr	x23, [sp, #16]
  434334:	ldp	x29, x30, [sp], #64
  434338:	ret
  43433c:	stp	x29, x30, [sp, #-48]!
  434340:	mov	w0, #0x18                  	// #24
  434344:	stp	x22, x21, [sp, #16]
  434348:	stp	x20, x19, [sp, #32]
  43434c:	mov	x29, sp
  434350:	mov	w19, w4
  434354:	mov	w20, w3
  434358:	mov	x21, x2
  43435c:	mov	x22, x1
  434360:	bl	403290 <xmalloc@plt>
  434364:	stp	xzr, xzr, [x0, #8]
  434368:	str	x22, [x0]
  43436c:	stp	w21, w20, [x0, #8]
  434370:	str	w19, [x0, #16]
  434374:	ldp	x20, x19, [sp, #32]
  434378:	ldp	x22, x21, [sp, #16]
  43437c:	ldp	x29, x30, [sp], #48
  434380:	ret
  434384:	stp	x29, x30, [sp, #-64]!
  434388:	mov	w0, #0x20                  	// #32
  43438c:	str	x23, [sp, #16]
  434390:	stp	x22, x21, [sp, #32]
  434394:	stp	x20, x19, [sp, #48]
  434398:	mov	x29, sp
  43439c:	mov	w19, w5
  4343a0:	mov	x20, x4
  4343a4:	mov	x21, x3
  4343a8:	mov	x22, x2
  4343ac:	mov	x23, x1
  4343b0:	bl	403290 <xmalloc@plt>
  4343b4:	stp	x23, x22, [x0]
  4343b8:	stp	w21, w20, [x0, #24]
  4343bc:	stp	w19, wzr, [x0, #16]
  4343c0:	ldp	x20, x19, [sp, #48]
  4343c4:	ldp	x22, x21, [sp, #32]
  4343c8:	ldr	x23, [sp, #16]
  4343cc:	ldp	x29, x30, [sp], #64
  4343d0:	ret
  4343d4:	stp	x29, x30, [sp, #-48]!
  4343d8:	mov	w0, #0x20                  	// #32
  4343dc:	stp	x22, x21, [sp, #16]
  4343e0:	stp	x20, x19, [sp, #32]
  4343e4:	mov	x29, sp
  4343e8:	mov	w19, w4
  4343ec:	mov	x20, x3
  4343f0:	mov	x21, x2
  4343f4:	mov	x22, x1
  4343f8:	bl	403290 <xmalloc@plt>
  4343fc:	mov	w8, #0x1                   	// #1
  434400:	stp	x22, x21, [x0]
  434404:	str	x20, [x0, #24]
  434408:	stp	w19, w8, [x0, #16]
  43440c:	ldp	x20, x19, [sp, #32]
  434410:	ldp	x22, x21, [sp, #16]
  434414:	ldp	x29, x30, [sp], #48
  434418:	ret
  43441c:	stp	x29, x30, [sp, #-32]!
  434420:	mov	w0, #0x10                  	// #16
  434424:	stp	x20, x19, [sp, #16]
  434428:	mov	x29, sp
  43442c:	mov	x19, x2
  434430:	mov	x20, x1
  434434:	bl	403290 <xmalloc@plt>
  434438:	stp	x20, x19, [x0]
  43443c:	ldp	x20, x19, [sp, #16]
  434440:	ldp	x29, x30, [sp], #32
  434444:	ret
  434448:	stp	x29, x30, [sp, #-80]!
  43444c:	mov	w0, #0x30                  	// #48
  434450:	str	x25, [sp, #16]
  434454:	stp	x24, x23, [sp, #32]
  434458:	stp	x22, x21, [sp, #48]
  43445c:	stp	x20, x19, [sp, #64]
  434460:	mov	x29, sp
  434464:	mov	x19, x7
  434468:	mov	x20, x6
  43446c:	mov	w21, w5
  434470:	mov	w22, w4
  434474:	mov	w23, w3
  434478:	mov	x24, x2
  43447c:	mov	x25, x1
  434480:	bl	403290 <xmalloc@plt>
  434484:	movi	v0.2d, #0x0
  434488:	stp	q0, q0, [x0]
  43448c:	stp	x25, x24, [x0]
  434490:	stp	w23, w22, [x0, #16]
  434494:	str	w21, [x0, #24]
  434498:	stp	x20, x19, [x0, #32]
  43449c:	ldp	x20, x19, [sp, #64]
  4344a0:	ldp	x22, x21, [sp, #48]
  4344a4:	ldp	x24, x23, [sp, #32]
  4344a8:	ldr	x25, [sp, #16]
  4344ac:	ldp	x29, x30, [sp], #80
  4344b0:	ret
  4344b4:	stp	x29, x30, [sp, #-64]!
  4344b8:	mov	w0, #0x30                  	// #48
  4344bc:	str	x23, [sp, #16]
  4344c0:	stp	x22, x21, [sp, #32]
  4344c4:	stp	x20, x19, [sp, #48]
  4344c8:	mov	x29, sp
  4344cc:	mov	w19, w5
  4344d0:	mov	w20, w4
  4344d4:	mov	w21, w3
  4344d8:	mov	x22, x2
  4344dc:	mov	x23, x1
  4344e0:	bl	403290 <xmalloc@plt>
  4344e4:	movi	v0.2d, #0x0
  4344e8:	stp	q0, q0, [x0]
  4344ec:	stp	x23, x22, [x0]
  4344f0:	stp	w21, w20, [x0, #16]
  4344f4:	str	w19, [x0, #24]
  4344f8:	ldp	x20, x19, [sp, #48]
  4344fc:	ldp	x22, x21, [sp, #32]
  434500:	ldr	x23, [sp, #16]
  434504:	mov	x8, #0xffffffffffffffff    	// #-1
  434508:	str	q0, [x0, #32]
  43450c:	str	x8, [x0, #32]
  434510:	ldp	x29, x30, [sp], #64
  434514:	ret
  434518:	stp	x29, x30, [sp, #-64]!
  43451c:	stp	x20, x19, [sp, #48]
  434520:	mov	x19, xzr
  434524:	str	x23, [sp, #16]
  434528:	stp	x22, x21, [sp, #32]
  43452c:	mov	x29, sp
  434530:	cbz	x1, 434630 <ferror@plt+0x30d90>
  434534:	mov	x23, x2
  434538:	cbz	x2, 434630 <ferror@plt+0x30d90>
  43453c:	ldr	x8, [x0, #8]
  434540:	mov	x22, x0
  434544:	cbz	x8, 4345fc <ferror@plt+0x30d5c>
  434548:	ldr	x8, [x22, #16]
  43454c:	cbz	x8, 4345fc <ferror@plt+0x30d5c>
  434550:	mov	w0, #0x18                  	// #24
  434554:	mov	x20, x1
  434558:	bl	403290 <xmalloc@plt>
  43455c:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  434560:	ldr	d0, [x8, #2624]
  434564:	mov	x19, x0
  434568:	stp	xzr, xzr, [x0, #8]
  43456c:	str	d0, [x0]
  434570:	cbz	x0, 434630 <ferror@plt+0x30d90>
  434574:	mov	w0, #0x10                  	// #16
  434578:	bl	403290 <xmalloc@plt>
  43457c:	stp	xzr, x23, [x0]
  434580:	str	x0, [x19, #16]
  434584:	ldr	x23, [x22, #16]
  434588:	mov	x21, x0
  43458c:	mov	w0, #0x28                  	// #40
  434590:	bl	403290 <xmalloc@plt>
  434594:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  434598:	ldr	d1, [x8, #2632]
  43459c:	movi	v0.2d, #0x0
  4345a0:	stp	q0, q0, [x0]
  4345a4:	str	xzr, [x0, #32]
  4345a8:	str	x20, [x0, #8]
  4345ac:	stur	d1, [x0, #20]
  4345b0:	mov	x22, x0
  4345b4:	ldr	x0, [x23, #16]
  4345b8:	cbz	x0, 4345d0 <ferror@plt+0x30d30>
  4345bc:	ldr	x8, [x0, #8]
  4345c0:	str	x22, [x8]
  4345c4:	str	x22, [x0, #8]
  4345c8:	cbnz	x22, 4345f0 <ferror@plt+0x30d50>
  4345cc:	b	43462c <ferror@plt+0x30d8c>
  4345d0:	mov	w0, #0x10                  	// #16
  4345d4:	bl	403290 <xmalloc@plt>
  4345d8:	stp	xzr, x0, [x0]
  4345dc:	str	x0, [x23, #16]
  4345e0:	ldr	x8, [x0, #8]
  4345e4:	str	x22, [x8]
  4345e8:	str	x22, [x0, #8]
  4345ec:	cbz	x22, 43462c <ferror@plt+0x30d8c>
  4345f0:	str	x19, [x22, #32]
  4345f4:	str	x22, [x21]
  4345f8:	b	434630 <ferror@plt+0x30d90>
  4345fc:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  434600:	add	x1, x1, #0xd8d
  434604:	mov	w2, #0x5                   	// #5
  434608:	mov	x0, xzr
  43460c:	bl	403700 <dcgettext@plt>
  434610:	adrp	x8, 468000 <_sch_istable+0x1c50>
  434614:	ldr	x8, [x8, #3784]
  434618:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  43461c:	mov	x2, x0
  434620:	add	x1, x1, #0x553
  434624:	mov	x0, x8
  434628:	bl	403880 <fprintf@plt>
  43462c:	mov	x19, xzr
  434630:	mov	x0, x19
  434634:	ldp	x20, x19, [sp, #48]
  434638:	ldp	x22, x21, [sp, #32]
  43463c:	ldr	x23, [sp, #16]
  434640:	ldp	x29, x30, [sp], #64
  434644:	ret
  434648:	stp	x29, x30, [sp, #-48]!
  43464c:	stp	x20, x19, [sp, #32]
  434650:	ldr	w8, [x1, #4]
  434654:	mov	x19, x1
  434658:	mov	w20, w2
  43465c:	str	x21, [sp, #16]
  434660:	mov	x29, sp
  434664:	cbz	w8, 434670 <ferror@plt+0x30dd0>
  434668:	cmp	w8, w20
  43466c:	b.ne	434688 <ferror@plt+0x30de8>  // b.any
  434670:	str	w20, [x19, #4]
  434674:	ldp	x20, x19, [sp, #32]
  434678:	ldr	x21, [sp, #16]
  43467c:	mov	w0, #0x1                   	// #1
  434680:	ldp	x29, x30, [sp], #48
  434684:	ret
  434688:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43468c:	ldr	x21, [x8, #3784]
  434690:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  434694:	add	x1, x1, #0xdf2
  434698:	mov	w2, #0x5                   	// #5
  43469c:	mov	x0, xzr
  4346a0:	bl	403700 <dcgettext@plt>
  4346a4:	ldr	w2, [x19, #4]
  4346a8:	mov	x1, x0
  4346ac:	mov	x0, x21
  4346b0:	mov	w3, w20
  4346b4:	bl	403880 <fprintf@plt>
  4346b8:	b	434670 <ferror@plt+0x30dd0>
  4346bc:	stp	x29, x30, [sp, #-48]!
  4346c0:	stp	x22, x21, [sp, #16]
  4346c4:	stp	x20, x19, [sp, #32]
  4346c8:	ldr	x20, [x0, #8]
  4346cc:	mov	x29, sp
  4346d0:	cbz	x20, 4347ac <ferror@plt+0x30f0c>
  4346d4:	ldr	x21, [x0, #32]
  4346d8:	mov	x19, x1
  4346dc:	cbnz	x21, 4346f4 <ferror@plt+0x30e54>
  4346e0:	ldr	x20, [x20, #8]
  4346e4:	cbnz	x20, 434754 <ferror@plt+0x30eb4>
  4346e8:	b	4347dc <ferror@plt+0x30f3c>
  4346ec:	ldr	x21, [x21, #8]
  4346f0:	cbz	x21, 4346e0 <ferror@plt+0x30e40>
  4346f4:	ldr	x8, [x21, #40]
  4346f8:	cbz	x8, 4346ec <ferror@plt+0x30e4c>
  4346fc:	ldr	x22, [x8]
  434700:	cbnz	x22, 434710 <ferror@plt+0x30e70>
  434704:	b	4346ec <ferror@plt+0x30e4c>
  434708:	ldr	x22, [x22]
  43470c:	cbz	x22, 4346ec <ferror@plt+0x30e4c>
  434710:	ldr	w8, [x22, #20]
  434714:	cbnz	w8, 434708 <ferror@plt+0x30e68>
  434718:	ldr	x0, [x22, #8]
  43471c:	ldrb	w9, [x19]
  434720:	ldrb	w8, [x0]
  434724:	cmp	w8, w9
  434728:	b.ne	434708 <ferror@plt+0x30e68>  // b.any
  43472c:	mov	x1, x19
  434730:	bl	4034a0 <strcmp@plt>
  434734:	cbnz	w0, 434708 <ferror@plt+0x30e68>
  434738:	ldr	x0, [x22, #32]
  43473c:	ldp	x20, x19, [sp, #32]
  434740:	ldp	x22, x21, [sp, #16]
  434744:	ldp	x29, x30, [sp], #48
  434748:	ret
  43474c:	ldr	x20, [x20]
  434750:	cbz	x20, 4347dc <ferror@plt+0x30f3c>
  434754:	ldr	x8, [x20, #16]
  434758:	cbz	x8, 43474c <ferror@plt+0x30eac>
  43475c:	ldr	x21, [x8]
  434760:	cbnz	x21, 434770 <ferror@plt+0x30ed0>
  434764:	b	43474c <ferror@plt+0x30eac>
  434768:	ldr	x21, [x21]
  43476c:	cbz	x21, 43474c <ferror@plt+0x30eac>
  434770:	ldr	w8, [x21, #20]
  434774:	cbnz	w8, 434768 <ferror@plt+0x30ec8>
  434778:	ldr	x0, [x21, #8]
  43477c:	ldrb	w9, [x19]
  434780:	ldrb	w8, [x0]
  434784:	cmp	w8, w9
  434788:	b.ne	434768 <ferror@plt+0x30ec8>  // b.any
  43478c:	mov	x1, x19
  434790:	bl	4034a0 <strcmp@plt>
  434794:	cbnz	w0, 434768 <ferror@plt+0x30ec8>
  434798:	ldr	x0, [x21, #32]
  43479c:	ldp	x20, x19, [sp, #32]
  4347a0:	ldp	x22, x21, [sp, #16]
  4347a4:	ldp	x29, x30, [sp], #48
  4347a8:	ret
  4347ac:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  4347b0:	add	x1, x1, #0xe1d
  4347b4:	mov	w2, #0x5                   	// #5
  4347b8:	mov	x0, xzr
  4347bc:	bl	403700 <dcgettext@plt>
  4347c0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4347c4:	ldr	x8, [x8, #3784]
  4347c8:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  4347cc:	mov	x2, x0
  4347d0:	add	x1, x1, #0x553
  4347d4:	mov	x0, x8
  4347d8:	bl	403880 <fprintf@plt>
  4347dc:	mov	x0, xzr
  4347e0:	ldp	x20, x19, [sp, #32]
  4347e4:	ldp	x22, x21, [sp, #16]
  4347e8:	ldp	x29, x30, [sp], #48
  4347ec:	ret
  4347f0:	stp	x29, x30, [sp, #-64]!
  4347f4:	stp	x24, x23, [sp, #16]
  4347f8:	stp	x22, x21, [sp, #32]
  4347fc:	stp	x20, x19, [sp, #48]
  434800:	ldr	x22, [x0]
  434804:	mov	x29, sp
  434808:	cbz	x22, 4348ec <ferror@plt+0x3104c>
  43480c:	mov	w19, w2
  434810:	mov	x20, x1
  434814:	b	434820 <ferror@plt+0x30f80>
  434818:	ldr	x22, [x22]
  43481c:	cbz	x22, 4348ec <ferror@plt+0x3104c>
  434820:	ldr	x23, [x22, #8]
  434824:	cbz	x23, 434818 <ferror@plt+0x30f78>
  434828:	cbnz	w19, 434838 <ferror@plt+0x30f98>
  43482c:	b	43489c <ferror@plt+0x30ffc>
  434830:	ldr	x23, [x23]
  434834:	cbz	x23, 434818 <ferror@plt+0x30f78>
  434838:	ldr	x8, [x23, #16]
  43483c:	cbz	x8, 434830 <ferror@plt+0x30f90>
  434840:	ldr	x24, [x8]
  434844:	cbnz	x24, 434854 <ferror@plt+0x30fb4>
  434848:	b	434830 <ferror@plt+0x30f90>
  43484c:	ldr	x24, [x24]
  434850:	cbz	x24, 434830 <ferror@plt+0x30f90>
  434854:	ldr	w8, [x24, #20]
  434858:	cmp	w8, #0x1
  43485c:	b.ne	43484c <ferror@plt+0x30fac>  // b.any
  434860:	ldr	x21, [x24, #32]
  434864:	ldr	w8, [x21]
  434868:	cmp	w8, w19
  43486c:	b.ne	43484c <ferror@plt+0x30fac>  // b.any
  434870:	ldr	x0, [x24, #8]
  434874:	ldrb	w9, [x20]
  434878:	ldrb	w8, [x0]
  43487c:	cmp	w8, w9
  434880:	b.ne	43484c <ferror@plt+0x30fac>  // b.any
  434884:	mov	x1, x20
  434888:	bl	4034a0 <strcmp@plt>
  43488c:	cbnz	w0, 43484c <ferror@plt+0x30fac>
  434890:	b	4348f0 <ferror@plt+0x31050>
  434894:	ldr	x23, [x23]
  434898:	cbz	x23, 434818 <ferror@plt+0x30f78>
  43489c:	ldr	x8, [x23, #16]
  4348a0:	cbz	x8, 434894 <ferror@plt+0x30ff4>
  4348a4:	ldr	x21, [x8]
  4348a8:	cbnz	x21, 4348b8 <ferror@plt+0x31018>
  4348ac:	b	434894 <ferror@plt+0x30ff4>
  4348b0:	ldr	x21, [x21]
  4348b4:	cbz	x21, 434894 <ferror@plt+0x30ff4>
  4348b8:	ldr	w8, [x21, #20]
  4348bc:	cmp	w8, #0x1
  4348c0:	b.ne	4348b0 <ferror@plt+0x31010>  // b.any
  4348c4:	ldr	x0, [x21, #8]
  4348c8:	ldrb	w9, [x20]
  4348cc:	ldrb	w8, [x0]
  4348d0:	cmp	w8, w9
  4348d4:	b.ne	4348b0 <ferror@plt+0x31010>  // b.any
  4348d8:	mov	x1, x20
  4348dc:	bl	4034a0 <strcmp@plt>
  4348e0:	cbnz	w0, 4348b0 <ferror@plt+0x31010>
  4348e4:	ldr	x21, [x21, #32]
  4348e8:	b	4348f0 <ferror@plt+0x31050>
  4348ec:	mov	x21, xzr
  4348f0:	mov	x0, x21
  4348f4:	ldp	x20, x19, [sp, #48]
  4348f8:	ldp	x22, x21, [sp, #32]
  4348fc:	ldp	x24, x23, [sp, #16]
  434900:	ldp	x29, x30, [sp], #64
  434904:	ret
  434908:	stp	x29, x30, [sp, #-16]!
  43490c:	mov	x29, sp
  434910:	cbz	x1, 43492c <ferror@plt+0x3108c>
  434914:	mov	x2, xzr
  434918:	bl	434938 <ferror@plt+0x31098>
  43491c:	cbz	x0, 434924 <ferror@plt+0x31084>
  434920:	ldr	w0, [x0]
  434924:	ldp	x29, x30, [sp], #16
  434928:	ret
  43492c:	mov	w0, wzr
  434930:	ldp	x29, x30, [sp], #16
  434934:	ret
  434938:	sub	sp, sp, #0x30
  43493c:	stp	x29, x30, [sp, #16]
  434940:	stp	x20, x19, [sp, #32]
  434944:	ldr	w8, [x1]
  434948:	mov	x19, x1
  43494c:	add	x29, sp, #0x10
  434950:	cmp	w8, #0x17
  434954:	b.hi	434a00 <ferror@plt+0x31160>  // b.pmore
  434958:	mov	w9, #0x1                   	// #1
  43495c:	mov	w10, #0x2                   	// #2
  434960:	lsl	w9, w9, w8
  434964:	movk	w10, #0xc0, lsl #16
  434968:	tst	w9, w10
  43496c:	b.eq	434a00 <ferror@plt+0x31160>  // b.none
  434970:	mov	x9, x2
  434974:	cbz	x9, 434a14 <ferror@plt+0x31174>
  434978:	ldr	x10, [x9, #8]
  43497c:	cmp	x10, x19
  434980:	b.eq	434994 <ferror@plt+0x310f4>  // b.none
  434984:	ldr	x10, [x9]
  434988:	cmp	x9, x10
  43498c:	mov	x9, x10
  434990:	b.ne	434974 <ferror@plt+0x310d4>  // b.any
  434994:	adrp	x8, 468000 <_sch_istable+0x1c50>
  434998:	ldr	x20, [x8, #3784]
  43499c:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  4349a0:	add	x1, x1, #0xe80
  4349a4:	mov	w2, #0x5                   	// #5
  4349a8:	mov	x0, xzr
  4349ac:	bl	403700 <dcgettext@plt>
  4349b0:	mov	x1, x0
  4349b4:	ldr	w8, [x19]
  4349b8:	sub	w9, w8, #0x16
  4349bc:	cmp	w9, #0x2
  4349c0:	b.cc	4349e0 <ferror@plt+0x31140>  // b.lo, b.ul, b.last
  4349c4:	cmp	w8, #0x1
  4349c8:	b.ne	4349f0 <ferror@plt+0x31150>  // b.any
  4349cc:	ldr	x8, [x19, #16]
  4349d0:	ldr	x9, [x8]
  4349d4:	ldr	x19, [x9]
  4349d8:	cbnz	x19, 4349b4 <ferror@plt+0x31114>
  4349dc:	b	4349e8 <ferror@plt+0x31148>
  4349e0:	ldr	x8, [x19, #16]
  4349e4:	ldr	x8, [x8]
  4349e8:	ldr	x2, [x8, #8]!
  4349ec:	b	4349f4 <ferror@plt+0x31154>
  4349f0:	mov	x2, xzr
  4349f4:	mov	x0, x20
  4349f8:	bl	403880 <fprintf@plt>
  4349fc:	mov	x19, xzr
  434a00:	mov	x0, x19
  434a04:	ldp	x20, x19, [sp, #32]
  434a08:	ldp	x29, x30, [sp, #16]
  434a0c:	add	sp, sp, #0x30
  434a10:	ret
  434a14:	and	w8, w8, #0xfffffffe
  434a18:	cmp	w8, #0x16
  434a1c:	stp	x2, x19, [sp]
  434a20:	b.ne	434a30 <ferror@plt+0x31190>  // b.any
  434a24:	ldr	x8, [x19, #16]
  434a28:	ldr	x1, [x8, #8]
  434a2c:	b	434a40 <ferror@plt+0x311a0>
  434a30:	ldr	x8, [x19, #16]
  434a34:	ldr	x8, [x8]
  434a38:	ldr	x1, [x8]
  434a3c:	cbz	x1, 434a00 <ferror@plt+0x31160>
  434a40:	mov	x2, sp
  434a44:	bl	434938 <ferror@plt+0x31098>
  434a48:	mov	x19, x0
  434a4c:	b	434a00 <ferror@plt+0x31160>
  434a50:	ldr	w8, [x1]
  434a54:	cmp	w8, #0x1
  434a58:	b.ne	434a74 <ferror@plt+0x311d4>  // b.any
  434a5c:	ldr	x8, [x1, #16]
  434a60:	ldr	x9, [x8]
  434a64:	ldr	x1, [x9]
  434a68:	cbnz	x1, 434a50 <ferror@plt+0x311b0>
  434a6c:	ldr	x0, [x8, #8]!
  434a70:	ret
  434a74:	sub	w8, w8, #0x16
  434a78:	cmp	w8, #0x2
  434a7c:	b.cs	434a90 <ferror@plt+0x311f0>  // b.hs, b.nlast
  434a80:	ldr	x8, [x1, #16]
  434a84:	ldr	x8, [x8]
  434a88:	ldr	x0, [x8, #8]!
  434a8c:	ret
  434a90:	mov	x0, xzr
  434a94:	ret
  434a98:	cbnz	x1, 434aac <ferror@plt+0x3120c>
  434a9c:	b	434adc <ferror@plt+0x3123c>
  434aa0:	ldr	x8, [x1, #16]
  434aa4:	ldr	x1, [x8, #8]
  434aa8:	cbz	x1, 434adc <ferror@plt+0x3123c>
  434aac:	ldr	w0, [x1, #4]
  434ab0:	cbnz	w0, 434ae0 <ferror@plt+0x31240>
  434ab4:	ldr	w8, [x1]
  434ab8:	sub	w9, w8, #0x16
  434abc:	cmp	w9, #0x2
  434ac0:	b.cc	434aa0 <ferror@plt+0x31200>  // b.lo, b.ul, b.last
  434ac4:	cmp	w8, #0x1
  434ac8:	b.ne	434adc <ferror@plt+0x3123c>  // b.any
  434acc:	ldr	x8, [x1, #16]
  434ad0:	ldr	x8, [x8]
  434ad4:	ldr	x1, [x8]
  434ad8:	cbnz	x1, 434aa8 <ferror@plt+0x31208>
  434adc:	mov	x0, xzr
  434ae0:	ret
  434ae4:	stp	x29, x30, [sp, #-16]!
  434ae8:	mov	x29, sp
  434aec:	cbz	x1, 434b20 <ferror@plt+0x31280>
  434af0:	mov	x2, xzr
  434af4:	bl	434938 <ferror@plt+0x31098>
  434af8:	cbz	x0, 434b18 <ferror@plt+0x31278>
  434afc:	ldr	w8, [x0]
  434b00:	cmp	w8, #0x13
  434b04:	b.eq	434b10 <ferror@plt+0x31270>  // b.none
  434b08:	cmp	w8, #0xd
  434b0c:	b.ne	434b20 <ferror@plt+0x31280>  // b.any
  434b10:	ldr	x8, [x0, #16]
  434b14:	ldr	x0, [x8]
  434b18:	ldp	x29, x30, [sp], #16
  434b1c:	ret
  434b20:	mov	x0, xzr
  434b24:	ldp	x29, x30, [sp], #16
  434b28:	ret
  434b2c:	stp	x29, x30, [sp, #-32]!
  434b30:	str	x19, [sp, #16]
  434b34:	mov	x29, sp
  434b38:	cbz	x1, 434b80 <ferror@plt+0x312e0>
  434b3c:	mov	x19, x2
  434b40:	mov	x2, xzr
  434b44:	bl	434938 <ferror@plt+0x31098>
  434b48:	cbz	x0, 434b74 <ferror@plt+0x312d4>
  434b4c:	ldr	w8, [x0]
  434b50:	cmp	w8, #0x13
  434b54:	b.eq	434b90 <ferror@plt+0x312f0>  // b.none
  434b58:	cmp	w8, #0xd
  434b5c:	b.ne	434b80 <ferror@plt+0x312e0>  // b.any
  434b60:	ldr	x8, [x0, #16]
  434b64:	ldr	w8, [x8, #16]
  434b68:	str	w8, [x19]
  434b6c:	ldr	x8, [x0, #16]
  434b70:	ldr	x0, [x8, #8]
  434b74:	ldr	x19, [sp, #16]
  434b78:	ldp	x29, x30, [sp], #32
  434b7c:	ret
  434b80:	mov	x0, xzr
  434b84:	ldr	x19, [sp, #16]
  434b88:	ldp	x29, x30, [sp], #32
  434b8c:	ret
  434b90:	ldr	x8, [x0, #16]
  434b94:	ldr	w8, [x8, #24]
  434b98:	str	w8, [x19]
  434b9c:	ldr	x8, [x0, #16]
  434ba0:	ldr	x0, [x8, #16]
  434ba4:	ldr	x19, [sp, #16]
  434ba8:	ldp	x29, x30, [sp], #32
  434bac:	ret
  434bb0:	stp	x29, x30, [sp, #-16]!
  434bb4:	mov	x29, sp
  434bb8:	cbz	x1, 434c04 <ferror@plt+0x31364>
  434bbc:	mov	x2, xzr
  434bc0:	bl	434938 <ferror@plt+0x31098>
  434bc4:	cbz	x0, 434bfc <ferror@plt+0x3135c>
  434bc8:	ldr	w9, [x0]
  434bcc:	mov	x8, x0
  434bd0:	mov	x0, xzr
  434bd4:	sub	w9, w9, #0xc
  434bd8:	cmp	w9, #0x9
  434bdc:	b.hi	434bfc <ferror@plt+0x3135c>  // b.pmore
  434be0:	adrp	x10, 450000 <warn@@Base+0xfe9c>
  434be4:	add	x10, x10, #0xa50
  434be8:	adr	x11, 434bf8 <ferror@plt+0x31358>
  434bec:	ldrb	w12, [x10, x9]
  434bf0:	add	x11, x11, x12, lsl #2
  434bf4:	br	x11
  434bf8:	ldr	x0, [x8, #16]
  434bfc:	ldp	x29, x30, [sp], #16
  434c00:	ret
  434c04:	mov	x0, xzr
  434c08:	ldp	x29, x30, [sp], #16
  434c0c:	ret
  434c10:	stp	x29, x30, [sp, #-16]!
  434c14:	mov	x29, sp
  434c18:	cbz	x1, 434c48 <ferror@plt+0x313a8>
  434c1c:	mov	x2, xzr
  434c20:	bl	434938 <ferror@plt+0x31098>
  434c24:	cbz	x0, 434c40 <ferror@plt+0x313a0>
  434c28:	ldr	w8, [x0]
  434c2c:	sub	w8, w8, #0x7
  434c30:	cmp	w8, #0x3
  434c34:	b.hi	434c48 <ferror@plt+0x313a8>  // b.pmore
  434c38:	ldr	x8, [x0, #16]
  434c3c:	ldr	x0, [x8]
  434c40:	ldp	x29, x30, [sp], #16
  434c44:	ret
  434c48:	mov	x0, xzr
  434c4c:	ldp	x29, x30, [sp], #16
  434c50:	ret
  434c54:	cbz	x1, 434c60 <ferror@plt+0x313c0>
  434c58:	ldr	x0, [x1, #8]
  434c5c:	ret
  434c60:	mov	x0, xzr
  434c64:	ret
  434c68:	cbz	x1, 434c74 <ferror@plt+0x313d4>
  434c6c:	ldr	x0, [x1]
  434c70:	ret
  434c74:	mov	x0, xzr
  434c78:	ret
  434c7c:	cbz	x1, 434c88 <ferror@plt+0x313e8>
  434c80:	ldr	w8, [x1, #20]
  434c84:	cbz	w8, 434c90 <ferror@plt+0x313f0>
  434c88:	mov	x0, #0xffffffffffffffff    	// #-1
  434c8c:	ret
  434c90:	ldr	w0, [x1, #24]
  434c94:	ret
  434c98:	cbz	x1, 434ca4 <ferror@plt+0x31404>
  434c9c:	ldr	w8, [x1, #20]
  434ca0:	cbz	w8, 434cac <ferror@plt+0x3140c>
  434ca4:	mov	x0, #0xffffffffffffffff    	// #-1
  434ca8:	ret
  434cac:	ldr	w0, [x1, #28]
  434cb0:	ret
  434cb4:	cbz	x1, 434cc0 <ferror@plt+0x31420>
  434cb8:	ldr	w0, [x1, #16]
  434cbc:	ret
  434cc0:	mov	w0, #0x3                   	// #3
  434cc4:	ret
  434cc8:	cbz	x1, 434cdc <ferror@plt+0x3143c>
  434ccc:	ldr	w8, [x1, #20]
  434cd0:	cbz	w8, 434cdc <ferror@plt+0x3143c>
  434cd4:	ldr	x0, [x1, #24]
  434cd8:	ret
  434cdc:	mov	x0, xzr
  434ce0:	ret
  434ce4:	stp	x29, x30, [sp, #-64]!
  434ce8:	stp	x24, x23, [sp, #16]
  434cec:	stp	x22, x21, [sp, #32]
  434cf0:	stp	x20, x19, [sp, #48]
  434cf4:	ldp	w8, w9, [x0, #48]
  434cf8:	ldr	x23, [x0]
  434cfc:	mov	x29, sp
  434d00:	str	xzr, [x0, #80]
  434d04:	add	w8, w8, #0x1
  434d08:	str	w9, [x0, #56]
  434d0c:	str	w8, [x0, #48]
  434d10:	cbz	x23, 434e3c <ferror@plt+0x3159c>
  434d14:	mov	x19, x2
  434d18:	mov	x20, x1
  434d1c:	mov	x21, x0
  434d20:	ldr	x8, [x23, #16]
  434d24:	str	wzr, [x21, #72]
  434d28:	mov	x0, x19
  434d2c:	str	x8, [x21, #64]
  434d30:	ldr	x8, [x23, #8]
  434d34:	ldr	x9, [x20]
  434d38:	ldr	x1, [x8, #8]
  434d3c:	blr	x9
  434d40:	cbz	w0, 434e40 <ferror@plt+0x315a0>
  434d44:	ldr	x24, [x23, #8]
  434d48:	cbz	x24, 434dac <ferror@plt+0x3150c>
  434d4c:	mov	w8, wzr
  434d50:	b	434d60 <ferror@plt+0x314c0>
  434d54:	ldr	x24, [x24]
  434d58:	mov	w8, #0x1                   	// #1
  434d5c:	cbz	x24, 434dac <ferror@plt+0x3150c>
  434d60:	tbz	w8, #0, 434d78 <ferror@plt+0x314d8>
  434d64:	ldr	x8, [x20, #8]
  434d68:	ldr	x1, [x24, #8]
  434d6c:	mov	x0, x19
  434d70:	blr	x8
  434d74:	cbz	w0, 434e40 <ferror@plt+0x315a0>
  434d78:	ldr	x8, [x24, #16]
  434d7c:	cbz	x8, 434d54 <ferror@plt+0x314b4>
  434d80:	ldr	x22, [x8]
  434d84:	cbz	x22, 434d54 <ferror@plt+0x314b4>
  434d88:	mov	x0, x21
  434d8c:	mov	x1, x20
  434d90:	mov	x2, x19
  434d94:	mov	x3, x22
  434d98:	bl	434e54 <ferror@plt+0x315b4>
  434d9c:	cbz	w0, 434e40 <ferror@plt+0x315a0>
  434da0:	ldr	x22, [x22]
  434da4:	cbnz	x22, 434d88 <ferror@plt+0x314e8>
  434da8:	b	434d54 <ferror@plt+0x314b4>
  434dac:	ldr	x22, [x21, #64]
  434db0:	cbz	x22, 434e2c <ferror@plt+0x3158c>
  434db4:	ldr	w8, [x21, #72]
  434db8:	b	434dd0 <ferror@plt+0x31530>
  434dbc:	ldr	x22, [x22]
  434dc0:	mov	w8, wzr
  434dc4:	str	wzr, [x21, #72]
  434dc8:	str	x22, [x21, #64]
  434dcc:	cbz	x22, 434e2c <ferror@plt+0x3158c>
  434dd0:	cmp	w8, #0x9
  434dd4:	b.hi	434dbc <ferror@plt+0x3151c>  // b.pmore
  434dd8:	add	x9, x22, w8, uxtw #3
  434ddc:	ldr	x2, [x9, #16]
  434de0:	cmn	x2, #0x1
  434de4:	b.eq	434dbc <ferror@plt+0x3151c>  // b.none
  434de8:	mov	w8, w8
  434dec:	add	x8, x22, x8, lsl #3
  434df0:	ldr	x3, [x8, #96]
  434df4:	cmn	x3, #0x1
  434df8:	b.eq	434e2c <ferror@plt+0x3158c>  // b.none
  434dfc:	ldr	x8, [x22, #8]
  434e00:	ldr	x9, [x20, #344]
  434e04:	mov	x0, x19
  434e08:	ldr	x1, [x8, #8]
  434e0c:	blr	x9
  434e10:	cbz	w0, 434e40 <ferror@plt+0x315a0>
  434e14:	ldr	w8, [x21, #72]
  434e18:	add	w8, w8, #0x1
  434e1c:	cmp	w8, #0xa
  434e20:	str	w8, [x21, #72]
  434e24:	b.cc	434dd8 <ferror@plt+0x31538>  // b.lo, b.ul, b.last
  434e28:	b	434dbc <ferror@plt+0x3151c>
  434e2c:	ldr	x23, [x23]
  434e30:	mov	w0, #0x1                   	// #1
  434e34:	cbnz	x23, 434d20 <ferror@plt+0x31480>
  434e38:	b	434e40 <ferror@plt+0x315a0>
  434e3c:	mov	w0, #0x1                   	// #1
  434e40:	ldp	x20, x19, [sp, #48]
  434e44:	ldp	x22, x21, [sp, #32]
  434e48:	ldp	x24, x23, [sp, #16]
  434e4c:	ldp	x29, x30, [sp], #64
  434e50:	ret
  434e54:	stp	x29, x30, [sp, #-80]!
  434e58:	stp	x26, x25, [sp, #16]
  434e5c:	stp	x24, x23, [sp, #32]
  434e60:	stp	x22, x21, [sp, #48]
  434e64:	stp	x20, x19, [sp, #64]
  434e68:	ldr	w8, [x3, #20]
  434e6c:	mov	x29, sp
  434e70:	cmp	w8, #0x6
  434e74:	b.hi	435164 <ferror@plt+0x318c4>  // b.pmore
  434e78:	adrp	x9, 450000 <warn@@Base+0xfe9c>
  434e7c:	add	x9, x9, #0xa5a
  434e80:	adr	x10, 434ea0 <ferror@plt+0x31600>
  434e84:	ldrb	w11, [x9, x8]
  434e88:	add	x10, x10, x11, lsl #2
  434e8c:	mov	x23, x3
  434e90:	mov	x19, x2
  434e94:	mov	x20, x1
  434e98:	mov	x21, x0
  434e9c:	br	x10
  434ea0:	ldr	x3, [x23, #32]
  434ea4:	mov	x0, x21
  434ea8:	mov	x1, x20
  434eac:	mov	x2, x19
  434eb0:	mov	x4, x23
  434eb4:	bl	435168 <ferror@plt+0x318c8>
  434eb8:	cbz	w0, 435148 <ferror@plt+0x318a8>
  434ebc:	ldr	x8, [x20, #256]
  434ec0:	ldr	x1, [x23, #8]
  434ec4:	mov	x0, x19
  434ec8:	blr	x8
  434ecc:	cmp	w0, #0x0
  434ed0:	cset	w0, ne  // ne = any
  434ed4:	b	43514c <ferror@plt+0x318ac>
  434ed8:	ldr	x3, [x20, #272]
  434edc:	ldr	x1, [x23, #8]
  434ee0:	ldr	x2, [x23, #32]
  434ee4:	b	435064 <ferror@plt+0x317c4>
  434ee8:	ldr	x8, [x23, #32]
  434eec:	mov	x0, x21
  434ef0:	mov	x1, x20
  434ef4:	mov	x2, x19
  434ef8:	ldr	x3, [x8, #8]
  434efc:	mov	x4, xzr
  434f00:	bl	435168 <ferror@plt+0x318c8>
  434f04:	cbz	w0, 435148 <ferror@plt+0x318a8>
  434f08:	ldr	x8, [x23, #32]
  434f0c:	ldr	x4, [x20, #296]
  434f10:	ldr	x1, [x23, #8]
  434f14:	mov	x0, x19
  434f18:	ldr	w2, [x8]
  434f1c:	ldr	x3, [x8, #16]
  434f20:	ldp	x20, x19, [sp, #64]
  434f24:	ldp	x22, x21, [sp, #48]
  434f28:	ldp	x24, x23, [sp, #32]
  434f2c:	ldp	x26, x25, [sp, #16]
  434f30:	ldp	x29, x30, [sp], #80
  434f34:	br	x4
  434f38:	ldr	x22, [x23, #8]
  434f3c:	ldr	w24, [x23, #24]
  434f40:	ldr	x25, [x21, #64]
  434f44:	ldr	x23, [x23, #32]
  434f48:	cbz	x25, 435080 <ferror@plt+0x317e0>
  434f4c:	ldr	x8, [x23, #16]
  434f50:	ldr	x26, [x8, #24]
  434f54:	ldr	w8, [x21, #72]
  434f58:	b	434f70 <ferror@plt+0x316d0>
  434f5c:	ldr	x25, [x25]
  434f60:	mov	w8, wzr
  434f64:	str	wzr, [x21, #72]
  434f68:	str	x25, [x21, #64]
  434f6c:	cbz	x25, 435080 <ferror@plt+0x317e0>
  434f70:	cmp	w8, #0x9
  434f74:	b.hi	434f5c <ferror@plt+0x316bc>  // b.pmore
  434f78:	add	x9, x25, w8, uxtw #3
  434f7c:	ldr	x2, [x9, #16]
  434f80:	cmn	x2, #0x1
  434f84:	b.eq	434f5c <ferror@plt+0x316bc>  // b.none
  434f88:	mov	w8, w8
  434f8c:	add	x8, x25, x8, lsl #3
  434f90:	ldr	x3, [x8, #96]
  434f94:	cmp	x3, x26
  434f98:	b.cs	435080 <ferror@plt+0x317e0>  // b.hs, b.nlast
  434f9c:	ldr	x8, [x25, #8]
  434fa0:	ldr	x9, [x20, #344]
  434fa4:	mov	x0, x19
  434fa8:	ldr	x1, [x8, #8]
  434fac:	blr	x9
  434fb0:	cbz	w0, 435148 <ferror@plt+0x318a8>
  434fb4:	ldr	w8, [x21, #72]
  434fb8:	add	w8, w8, #0x1
  434fbc:	cmp	w8, #0xa
  434fc0:	str	w8, [x21, #72]
  434fc4:	b.cc	434f78 <ferror@plt+0x316d8>  // b.lo, b.ul, b.last
  434fc8:	b	434f5c <ferror@plt+0x316bc>
  434fcc:	ldr	x3, [x23, #32]
  434fd0:	mov	x0, x21
  434fd4:	mov	x1, x20
  434fd8:	mov	x2, x19
  434fdc:	mov	x4, x23
  434fe0:	bl	435168 <ferror@plt+0x318c8>
  434fe4:	cbz	w0, 435148 <ferror@plt+0x318a8>
  434fe8:	ldr	x2, [x20, #264]
  434fec:	ldr	x1, [x23, #8]
  434ff0:	mov	x0, x19
  434ff4:	ldp	x20, x19, [sp, #64]
  434ff8:	ldp	x22, x21, [sp, #48]
  434ffc:	ldp	x24, x23, [sp, #32]
  435000:	ldp	x26, x25, [sp, #16]
  435004:	ldp	x29, x30, [sp], #80
  435008:	br	x2
  43500c:	ldr	x2, [x20, #280]
  435010:	ldr	x1, [x23, #8]
  435014:	ldr	d0, [x23, #32]
  435018:	mov	x0, x19
  43501c:	ldp	x20, x19, [sp, #64]
  435020:	ldp	x22, x21, [sp, #48]
  435024:	ldp	x24, x23, [sp, #32]
  435028:	ldp	x26, x25, [sp, #16]
  43502c:	ldp	x29, x30, [sp], #80
  435030:	br	x2
  435034:	ldr	x8, [x23, #32]
  435038:	mov	x0, x21
  43503c:	mov	x1, x20
  435040:	mov	x2, x19
  435044:	ldr	x3, [x8]
  435048:	mov	x4, xzr
  43504c:	bl	435168 <ferror@plt+0x318c8>
  435050:	cbz	w0, 435148 <ferror@plt+0x318a8>
  435054:	ldr	x8, [x23, #32]
  435058:	ldr	x3, [x20, #288]
  43505c:	ldr	x1, [x23, #8]
  435060:	ldr	x2, [x8, #8]
  435064:	mov	x0, x19
  435068:	ldp	x20, x19, [sp, #64]
  43506c:	ldp	x22, x21, [sp, #48]
  435070:	ldp	x24, x23, [sp, #32]
  435074:	ldp	x26, x25, [sp, #16]
  435078:	ldp	x29, x30, [sp], #80
  43507c:	br	x3
  435080:	ldr	x3, [x23]
  435084:	mov	x0, x21
  435088:	mov	x1, x20
  43508c:	mov	x2, x19
  435090:	mov	x4, xzr
  435094:	bl	435168 <ferror@plt+0x318c8>
  435098:	cbz	w0, 435148 <ferror@plt+0x318a8>
  43509c:	ldr	x8, [x20, #304]
  4350a0:	cmp	w24, #0x2
  4350a4:	cset	w2, eq  // eq = none
  4350a8:	mov	x0, x19
  4350ac:	mov	x1, x22
  4350b0:	blr	x8
  4350b4:	cbz	w0, 435148 <ferror@plt+0x318a8>
  4350b8:	ldr	x22, [x23, #8]
  4350bc:	cbz	x22, 435100 <ferror@plt+0x31860>
  4350c0:	ldr	x3, [x22, #16]
  4350c4:	mov	x0, x21
  4350c8:	mov	x1, x20
  4350cc:	mov	x2, x19
  4350d0:	mov	x4, xzr
  4350d4:	bl	435168 <ferror@plt+0x318c8>
  4350d8:	cbz	w0, 435148 <ferror@plt+0x318a8>
  4350dc:	ldr	x8, [x20, #312]
  4350e0:	ldr	x1, [x22, #8]
  4350e4:	ldr	w2, [x22, #24]
  4350e8:	ldr	x3, [x22, #32]
  4350ec:	mov	x0, x19
  4350f0:	blr	x8
  4350f4:	cbz	w0, 435148 <ferror@plt+0x318a8>
  4350f8:	ldr	x22, [x22]
  4350fc:	cbnz	x22, 4350c0 <ferror@plt+0x31820>
  435100:	ldr	x22, [x23, #16]
  435104:	cbz	x22, 435128 <ferror@plt+0x31888>
  435108:	mov	x0, x21
  43510c:	mov	x1, x20
  435110:	mov	x2, x19
  435114:	mov	x3, x22
  435118:	bl	436508 <ferror@plt+0x32c68>
  43511c:	cbz	w0, 435148 <ferror@plt+0x318a8>
  435120:	ldr	x22, [x22]
  435124:	cbnz	x22, 435108 <ferror@plt+0x31868>
  435128:	ldr	x1, [x20, #336]
  43512c:	mov	x0, x19
  435130:	ldp	x20, x19, [sp, #64]
  435134:	ldp	x22, x21, [sp, #48]
  435138:	ldp	x24, x23, [sp, #32]
  43513c:	ldp	x26, x25, [sp, #16]
  435140:	ldp	x29, x30, [sp], #80
  435144:	br	x1
  435148:	mov	w0, wzr
  43514c:	ldp	x20, x19, [sp, #64]
  435150:	ldp	x22, x21, [sp, #48]
  435154:	ldp	x24, x23, [sp, #32]
  435158:	ldp	x26, x25, [sp, #16]
  43515c:	ldp	x29, x30, [sp], #80
  435160:	ret
  435164:	bl	4033f0 <abort@plt>
  435168:	stp	x29, x30, [sp, #-80]!
  43516c:	stp	x20, x19, [sp, #64]
  435170:	mov	x19, x2
  435174:	mov	x20, x1
  435178:	stp	x26, x25, [sp, #16]
  43517c:	stp	x24, x23, [sp, #32]
  435180:	stp	x22, x21, [sp, #48]
  435184:	mov	x29, sp
  435188:	cbz	x3, 435840 <ferror@plt+0x31fa0>
  43518c:	adrp	x8, 450000 <warn@@Base+0xfe9c>
  435190:	adrp	x9, 450000 <warn@@Base+0xfe9c>
  435194:	mov	x21, x3
  435198:	mov	x22, x0
  43519c:	add	x8, x8, #0xa92
  4351a0:	add	x9, x9, #0xa62
  4351a4:	cbz	x4, 435248 <ferror@plt+0x319a8>
  4351a8:	ldr	w10, [x21]
  4351ac:	and	w11, w10, #0xfffffffe
  4351b0:	cmp	w11, #0x16
  4351b4:	b.ne	4351f0 <ferror@plt+0x31950>  // b.any
  4351b8:	mov	x23, x21
  4351bc:	ldr	x11, [x23, #16]!
  4351c0:	ldr	w12, [x22, #48]
  4351c4:	ldr	x11, [x11]
  4351c8:	ldr	w13, [x11, #16]
  4351cc:	cmp	w13, w12
  4351d0:	b.eq	4357ac <ferror@plt+0x31f0c>  // b.none
  4351d4:	cmp	w10, #0x17
  4351d8:	b.ne	4351e4 <ferror@plt+0x31944>  // b.any
  4351dc:	cmp	x11, x4
  4351e0:	b.ne	4357d8 <ferror@plt+0x31f38>  // b.any
  4351e4:	mov	x23, xzr
  4351e8:	str	w12, [x4, #16]
  4351ec:	b	435208 <ferror@plt+0x31968>
  4351f0:	ldr	w11, [x4, #20]
  4351f4:	ldr	w12, [x22, #48]
  4351f8:	cmp	w11, #0x1
  4351fc:	str	w12, [x4, #16]
  435200:	b.ne	435bc4 <ferror@plt+0x32324>  // b.any
  435204:	ldr	x23, [x4, #8]
  435208:	cmp	w10, #0x17
  43520c:	b.hi	435bc0 <ferror@plt+0x32320>  // b.pmore
  435210:	mov	w10, w10
  435214:	adr	x11, 435224 <ferror@plt+0x31984>
  435218:	ldrh	w12, [x9, x10, lsl #1]
  43521c:	add	x11, x11, x12, lsl #2
  435220:	br	x11
  435224:	ldr	x10, [x21, #16]
  435228:	ldr	x10, [x10]
  43522c:	ldr	x21, [x10]
  435230:	cbnz	x21, 4351a8 <ferror@plt+0x31908>
  435234:	b	435840 <ferror@plt+0x31fa0>
  435238:	ldr	x10, [x21, #16]
  43523c:	ldr	x10, [x10]
  435240:	ldr	x21, [x10]
  435244:	cbz	x21, 435840 <ferror@plt+0x31fa0>
  435248:	ldr	w10, [x21]
  43524c:	and	w11, w10, #0xfffffffe
  435250:	cmp	w11, #0x16
  435254:	b.ne	435280 <ferror@plt+0x319e0>  // b.any
  435258:	mov	x23, x21
  43525c:	ldr	x11, [x23, #16]!
  435260:	ldr	w12, [x22, #48]
  435264:	ldr	x11, [x11]
  435268:	ldr	w13, [x11, #16]
  43526c:	cmp	w13, w12
  435270:	b.eq	4357ac <ferror@plt+0x31f0c>  // b.none
  435274:	cmp	w10, #0x17
  435278:	b.ne	435280 <ferror@plt+0x319e0>  // b.any
  43527c:	cbnz	x11, 4357d8 <ferror@plt+0x31f38>
  435280:	cmp	w10, #0x17
  435284:	b.hi	435bc0 <ferror@plt+0x32320>  // b.pmore
  435288:	mov	w10, w10
  43528c:	adr	x11, 435238 <ferror@plt+0x31998>
  435290:	ldrh	w12, [x8, x10, lsl #1]
  435294:	add	x11, x11, x12, lsl #2
  435298:	br	x11
  43529c:	ldr	x10, [x21, #16]
  4352a0:	mov	x4, xzr
  4352a4:	ldr	x21, [x10, #8]
  4352a8:	cbnz	x21, 4351a4 <ferror@plt+0x31904>
  4352ac:	b	435840 <ferror@plt+0x31fa0>
  4352b0:	ldr	x10, [x21, #16]
  4352b4:	ldp	x4, x21, [x10]
  4352b8:	cbnz	x21, 4351a4 <ferror@plt+0x31904>
  4352bc:	b	435840 <ferror@plt+0x31fa0>
  4352c0:	ldr	x8, [x21, #16]
  4352c4:	mov	x0, x22
  4352c8:	mov	x1, x20
  4352cc:	mov	x2, x19
  4352d0:	ldr	x3, [x8]
  4352d4:	mov	x4, xzr
  4352d8:	bl	435168 <ferror@plt+0x318c8>
  4352dc:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  4352e0:	ldr	x8, [x21, #16]
  4352e4:	mov	x0, x22
  4352e8:	mov	x1, x20
  4352ec:	mov	x2, x19
  4352f0:	ldr	x3, [x8, #8]
  4352f4:	mov	x4, xzr
  4352f8:	bl	435168 <ferror@plt+0x318c8>
  4352fc:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435300:	ldr	x1, [x20, #120]
  435304:	b	435844 <ferror@plt+0x31fa4>
  435308:	ldr	x8, [x21, #16]
  43530c:	mov	x0, x22
  435310:	mov	x1, x20
  435314:	mov	x2, x19
  435318:	ldr	x3, [x8]
  43531c:	mov	x4, xzr
  435320:	bl	435168 <ferror@plt+0x318c8>
  435324:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435328:	ldr	x8, [x21, #16]
  43532c:	ldr	x9, [x8, #16]
  435330:	cbz	x9, 4358d8 <ferror@plt+0x32038>
  435334:	ldr	x3, [x9]
  435338:	cbz	x3, 435b18 <ferror@plt+0x32278>
  43533c:	mov	x24, xzr
  435340:	mov	x0, x22
  435344:	mov	x1, x20
  435348:	mov	x2, x19
  43534c:	mov	x4, xzr
  435350:	bl	435168 <ferror@plt+0x318c8>
  435354:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435358:	ldr	x8, [x21, #16]
  43535c:	add	x23, x24, #0x1
  435360:	ldr	x9, [x8, #16]
  435364:	add	x9, x9, x24, lsl #3
  435368:	ldr	x3, [x9, #8]
  43536c:	mov	x24, x23
  435370:	cbnz	x3, 435340 <ferror@plt+0x31aa0>
  435374:	b	435b1c <ferror@plt+0x3227c>
  435378:	ldr	x8, [x21, #16]
  43537c:	mov	x0, x22
  435380:	mov	x1, x20
  435384:	mov	x2, x19
  435388:	ldr	x3, [x8]
  43538c:	mov	x4, xzr
  435390:	bl	435168 <ferror@plt+0x318c8>
  435394:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435398:	ldr	x8, [x21, #16]
  43539c:	ldr	x3, [x20, #96]
  4353a0:	mov	x0, x19
  4353a4:	ldp	x20, x19, [sp, #64]
  4353a8:	ldp	x1, x2, [x8, #8]
  4353ac:	ldp	x22, x21, [sp, #48]
  4353b0:	ldp	x24, x23, [sp, #32]
  4353b4:	ldp	x26, x25, [sp, #16]
  4353b8:	ldp	x29, x30, [sp], #80
  4353bc:	br	x3
  4353c0:	ldr	x8, [x21, #16]
  4353c4:	mov	x0, x22
  4353c8:	mov	x1, x20
  4353cc:	mov	x2, x19
  4353d0:	ldr	x3, [x8]
  4353d4:	mov	x4, xzr
  4353d8:	bl	435168 <ferror@plt+0x318c8>
  4353dc:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  4353e0:	ldr	x8, [x21, #16]
  4353e4:	mov	x0, x22
  4353e8:	mov	x1, x20
  4353ec:	mov	x2, x19
  4353f0:	ldr	x3, [x8, #8]
  4353f4:	mov	x4, xzr
  4353f8:	bl	435168 <ferror@plt+0x318c8>
  4353fc:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435400:	ldr	x8, [x21, #16]
  435404:	ldr	x4, [x20, #104]
  435408:	mov	x0, x19
  43540c:	ldp	x20, x19, [sp, #64]
  435410:	ldp	x1, x2, [x8, #16]
  435414:	ldr	w3, [x8, #32]
  435418:	ldp	x22, x21, [sp, #48]
  43541c:	ldp	x24, x23, [sp, #32]
  435420:	ldp	x26, x25, [sp, #16]
  435424:	ldp	x29, x30, [sp], #80
  435428:	br	x4
  43542c:	ldr	x3, [x21, #16]
  435430:	mov	x0, x22
  435434:	mov	x1, x20
  435438:	mov	x2, x19
  43543c:	mov	x4, xzr
  435440:	bl	435168 <ferror@plt+0x318c8>
  435444:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435448:	ldr	x1, [x20, #72]
  43544c:	b	435844 <ferror@plt+0x31fa4>
  435450:	ldr	x8, [x21, #16]
  435454:	mov	x0, x22
  435458:	mov	x1, x20
  43545c:	mov	x2, x19
  435460:	ldr	x3, [x8]
  435464:	mov	x4, xzr
  435468:	bl	435168 <ferror@plt+0x318c8>
  43546c:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435470:	ldr	x8, [x21, #16]
  435474:	ldr	x9, [x8, #8]
  435478:	cbz	x9, 4358e0 <ferror@plt+0x32040>
  43547c:	ldr	x3, [x9]
  435480:	cbz	x3, 435b98 <ferror@plt+0x322f8>
  435484:	mov	x23, xzr
  435488:	mov	x0, x22
  43548c:	mov	x1, x20
  435490:	mov	x2, x19
  435494:	mov	x4, xzr
  435498:	bl	435168 <ferror@plt+0x318c8>
  43549c:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  4354a0:	ldr	x8, [x21, #16]
  4354a4:	add	x1, x23, #0x1
  4354a8:	ldr	x9, [x8, #8]
  4354ac:	add	x9, x9, x23, lsl #3
  4354b0:	ldr	x3, [x9, #8]
  4354b4:	mov	x23, x1
  4354b8:	cbnz	x3, 435488 <ferror@plt+0x31be8>
  4354bc:	b	435b9c <ferror@plt+0x322fc>
  4354c0:	ldr	x8, [x21, #16]
  4354c4:	mov	x0, x22
  4354c8:	mov	x1, x20
  4354cc:	mov	x2, x19
  4354d0:	ldr	x3, [x8]
  4354d4:	mov	x4, xzr
  4354d8:	bl	435168 <ferror@plt+0x318c8>
  4354dc:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  4354e0:	ldr	x8, [x21, #16]
  4354e4:	ldr	x2, [x20, #112]
  4354e8:	ldr	w1, [x8, #8]
  4354ec:	b	435560 <ferror@plt+0x31cc0>
  4354f0:	ldr	x3, [x21, #16]
  4354f4:	mov	x0, x22
  4354f8:	mov	x1, x20
  4354fc:	mov	x2, x19
  435500:	mov	x4, xzr
  435504:	bl	435168 <ferror@plt+0x318c8>
  435508:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  43550c:	ldr	x1, [x20, #144]
  435510:	b	435844 <ferror@plt+0x31fa4>
  435514:	ldr	x2, [x20, #56]
  435518:	b	43555c <ferror@plt+0x31cbc>
  43551c:	ldr	x2, [x20, #40]
  435520:	b	43555c <ferror@plt+0x31cbc>
  435524:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  435528:	add	x1, x1, #0xf5f
  43552c:	mov	w2, #0x5                   	// #5
  435530:	mov	x0, xzr
  435534:	bl	403700 <dcgettext@plt>
  435538:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43553c:	ldr	x8, [x8, #3784]
  435540:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  435544:	mov	x2, x0
  435548:	add	x1, x1, #0x553
  43554c:	mov	x0, x8
  435550:	bl	403880 <fprintf@plt>
  435554:	b	435b50 <ferror@plt+0x322b0>
  435558:	ldr	x2, [x20, #48]
  43555c:	ldr	w1, [x21, #4]
  435560:	mov	x0, x19
  435564:	ldp	x20, x19, [sp, #64]
  435568:	ldp	x22, x21, [sp, #48]
  43556c:	ldp	x24, x23, [sp, #32]
  435570:	ldp	x26, x25, [sp, #16]
  435574:	ldp	x29, x30, [sp], #80
  435578:	br	x2
  43557c:	ldr	x1, [x20, #24]
  435580:	b	435844 <ferror@plt+0x31fa4>
  435584:	ldr	x3, [x20, #32]
  435588:	ldr	w1, [x21, #4]
  43558c:	ldr	w2, [x21, #16]
  435590:	mov	x0, x19
  435594:	b	435ba8 <ferror@plt+0x32308>
  435598:	ldr	x3, [x21, #16]
  43559c:	mov	x0, x22
  4355a0:	mov	x1, x20
  4355a4:	mov	x2, x19
  4355a8:	mov	x4, xzr
  4355ac:	bl	435168 <ferror@plt+0x318c8>
  4355b0:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  4355b4:	ldr	x1, [x20, #88]
  4355b8:	b	435844 <ferror@plt+0x31fa4>
  4355bc:	ldr	x3, [x21, #16]
  4355c0:	mov	x0, x22
  4355c4:	mov	x1, x20
  4355c8:	mov	x2, x19
  4355cc:	mov	x4, xzr
  4355d0:	bl	435168 <ferror@plt+0x318c8>
  4355d4:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  4355d8:	ldr	x1, [x20, #136]
  4355dc:	b	435844 <ferror@plt+0x31fa4>
  4355e0:	mov	x23, xzr
  4355e4:	ldr	x8, [x21, #16]
  4355e8:	cbz	x8, 435650 <ferror@plt+0x31db0>
  4355ec:	ldr	w9, [x8, #12]
  4355f0:	ldr	w10, [x22, #56]
  4355f4:	cmp	w9, w10
  4355f8:	b.hi	435610 <ferror@plt+0x31d70>  // b.pmore
  4355fc:	mov	x0, x22
  435600:	mov	x1, x23
  435604:	mov	x2, x21
  435608:	bl	435c04 <ferror@plt+0x32364>
  43560c:	ldr	x8, [x21, #16]
  435610:	ldr	w9, [x22, #48]
  435614:	ldr	w10, [x8, #8]
  435618:	cmp	w9, w10
  43561c:	b.ne	4356c8 <ferror@plt+0x31e28>  // b.any
  435620:	ldr	w2, [x8, #12]
  435624:	ldr	w8, [x22, #56]
  435628:	cmp	w2, w8
  43562c:	b.hi	4356a8 <ferror@plt+0x31e08>  // b.pmore
  435630:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  435634:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  435638:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  43563c:	add	x0, x0, #0xf8a
  435640:	add	x1, x1, #0xaf8
  435644:	add	x3, x3, #0xed7
  435648:	mov	w2, #0x9d2                 	// #2514
  43564c:	bl	4037c0 <__assert_fail@plt>
  435650:	ldr	x8, [x20, #152]
  435654:	b	4356e0 <ferror@plt+0x31e40>
  435658:	mov	x23, xzr
  43565c:	ldr	x8, [x21, #16]
  435660:	cbz	x8, 4356bc <ferror@plt+0x31e1c>
  435664:	ldr	w9, [x8, #12]
  435668:	ldr	w10, [x22, #56]
  43566c:	cmp	w9, w10
  435670:	b.hi	435688 <ferror@plt+0x31de8>  // b.pmore
  435674:	mov	x0, x22
  435678:	mov	x1, x23
  43567c:	mov	x2, x21
  435680:	bl	435c04 <ferror@plt+0x32364>
  435684:	ldr	x8, [x21, #16]
  435688:	ldr	w9, [x22, #48]
  43568c:	ldr	w10, [x8, #8]
  435690:	cmp	w9, w10
  435694:	b.ne	435770 <ferror@plt+0x31ed0>  // b.any
  435698:	ldr	w2, [x8, #12]
  43569c:	ldr	w8, [x22, #56]
  4356a0:	cmp	w2, w8
  4356a4:	b.ls	435be4 <ferror@plt+0x32344>  // b.plast
  4356a8:	ldr	x4, [x20, #248]
  4356ac:	ldr	w3, [x21]
  4356b0:	mov	x0, x19
  4356b4:	mov	x1, x23
  4356b8:	b	4358c0 <ferror@plt+0x32020>
  4356bc:	mov	x25, xzr
  4356c0:	mov	w24, wzr
  4356c4:	b	4358ec <ferror@plt+0x3204c>
  4356c8:	str	w9, [x8, #8]
  4356cc:	ldr	x9, [x21, #16]
  4356d0:	ldr	x8, [x20, #152]
  4356d4:	cbz	x9, 4356e0 <ferror@plt+0x31e40>
  4356d8:	ldr	w2, [x9, #12]
  4356dc:	b	4356e4 <ferror@plt+0x31e44>
  4356e0:	mov	w2, wzr
  4356e4:	ldp	w9, w4, [x21]
  4356e8:	mov	x0, x19
  4356ec:	mov	x1, x23
  4356f0:	cmp	w9, #0x7
  4356f4:	cset	w3, eq  // eq = none
  4356f8:	blr	x8
  4356fc:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435700:	ldr	x8, [x21, #16]
  435704:	cbz	x8, 435768 <ferror@plt+0x31ec8>
  435708:	ldr	x8, [x8]
  43570c:	cbz	x8, 435768 <ferror@plt+0x31ec8>
  435710:	ldr	x24, [x8]
  435714:	cbz	x24, 435768 <ferror@plt+0x31ec8>
  435718:	mov	w23, #0x1                   	// #1
  43571c:	ldr	x3, [x24, #8]
  435720:	mov	x0, x22
  435724:	mov	x1, x20
  435728:	mov	x2, x19
  43572c:	mov	x4, xzr
  435730:	bl	435168 <ferror@plt+0x318c8>
  435734:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435738:	ldr	x8, [x20, #160]
  43573c:	ldr	x1, [x24]
  435740:	ldp	w2, w3, [x24, #24]
  435744:	ldr	w4, [x24, #16]
  435748:	mov	x0, x19
  43574c:	blr	x8
  435750:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435754:	ldr	x8, [x21, #16]
  435758:	ldr	x8, [x8]
  43575c:	ldr	x24, [x8, w23, uxtw #3]
  435760:	add	w23, w23, #0x1
  435764:	cbnz	x24, 43571c <ferror@plt+0x31e7c>
  435768:	ldr	x1, [x20, #168]
  43576c:	b	435844 <ferror@plt+0x31fa4>
  435770:	str	w9, [x8, #8]
  435774:	ldr	x8, [x21, #16]
  435778:	ldr	x25, [x8, #32]
  43577c:	ldr	w24, [x8, #12]
  435780:	cbz	x25, 4358ec <ferror@plt+0x3204c>
  435784:	cmp	x25, x21
  435788:	b.eq	4358e8 <ferror@plt+0x32048>  // b.none
  43578c:	mov	x0, x22
  435790:	mov	x1, x20
  435794:	mov	x2, x19
  435798:	mov	x3, x25
  43579c:	mov	x4, xzr
  4357a0:	bl	435168 <ferror@plt+0x318c8>
  4357a4:	cbnz	w0, 4358ec <ferror@plt+0x3204c>
  4357a8:	b	435b50 <ferror@plt+0x322b0>
  4357ac:	cmp	w10, #0x16
  4357b0:	b.ne	4357d8 <ferror@plt+0x31f38>  // b.any
  4357b4:	ldr	x2, [x20, #240]
  4357b8:	ldr	x1, [x11, #8]
  4357bc:	mov	x0, x19
  4357c0:	ldp	x20, x19, [sp, #64]
  4357c4:	ldp	x22, x21, [sp, #48]
  4357c8:	ldp	x24, x23, [sp, #32]
  4357cc:	ldp	x26, x25, [sp, #16]
  4357d0:	ldp	x29, x30, [sp], #80
  4357d4:	br	x2
  4357d8:	mov	x0, x22
  4357dc:	mov	x1, x21
  4357e0:	mov	x2, xzr
  4357e4:	bl	434938 <ferror@plt+0x31098>
  4357e8:	cbz	x0, 435840 <ferror@plt+0x31fa0>
  4357ec:	ldr	w3, [x0]
  4357f0:	mov	x21, x0
  4357f4:	sub	w8, w3, #0x7
  4357f8:	cmp	w8, #0x3
  4357fc:	b.hi	4358a8 <ferror@plt+0x32008>  // b.pmore
  435800:	ldr	x8, [x21, #16]
  435804:	cbz	x8, 4358a8 <ferror@plt+0x32008>
  435808:	ldr	w2, [x8, #12]
  43580c:	ldr	w8, [x22, #56]
  435810:	cmp	w2, w8
  435814:	b.hi	4358ac <ferror@plt+0x3200c>  // b.pmore
  435818:	ldr	x8, [x23]
  43581c:	mov	x0, x22
  435820:	mov	x2, x21
  435824:	ldr	x8, [x8]
  435828:	ldr	x1, [x8, #8]
  43582c:	bl	435c04 <ferror@plt+0x32364>
  435830:	ldr	x8, [x21, #16]
  435834:	ldr	w3, [x21]
  435838:	ldr	w2, [x8, #12]
  43583c:	b	4358ac <ferror@plt+0x3200c>
  435840:	ldr	x1, [x20, #16]
  435844:	mov	x0, x19
  435848:	ldp	x20, x19, [sp, #64]
  43584c:	ldp	x22, x21, [sp, #48]
  435850:	ldp	x24, x23, [sp, #32]
  435854:	ldp	x26, x25, [sp, #16]
  435858:	ldp	x29, x30, [sp], #80
  43585c:	br	x1
  435860:	mov	x23, xzr
  435864:	ldr	x8, [x21, #16]
  435868:	ldr	x4, [x20, #64]
  43586c:	cbz	x8, 435880 <ferror@plt+0x31fe0>
  435870:	ldp	x2, x3, [x8]
  435874:	mov	x0, x19
  435878:	mov	x1, x23
  43587c:	b	435890 <ferror@plt+0x31ff0>
  435880:	mov	x0, x19
  435884:	mov	x1, x23
  435888:	mov	x2, xzr
  43588c:	mov	x3, xzr
  435890:	ldp	x20, x19, [sp, #64]
  435894:	ldp	x22, x21, [sp, #48]
  435898:	ldp	x24, x23, [sp, #32]
  43589c:	ldp	x26, x25, [sp, #16]
  4358a0:	ldp	x29, x30, [sp], #80
  4358a4:	br	x4
  4358a8:	mov	w2, wzr
  4358ac:	ldr	x8, [x23]
  4358b0:	ldr	x4, [x20, #248]
  4358b4:	mov	x0, x19
  4358b8:	ldr	x8, [x8]
  4358bc:	ldr	x1, [x8, #8]
  4358c0:	ldp	x20, x19, [sp, #64]
  4358c4:	ldp	x22, x21, [sp, #48]
  4358c8:	ldp	x24, x23, [sp, #32]
  4358cc:	ldp	x26, x25, [sp, #16]
  4358d0:	ldp	x29, x30, [sp], #80
  4358d4:	br	x4
  4358d8:	mov	w23, #0xffffffff            	// #-1
  4358dc:	b	435b1c <ferror@plt+0x3227c>
  4358e0:	mov	w1, #0xffffffff            	// #-1
  4358e4:	b	435b9c <ferror@plt+0x322fc>
  4358e8:	mov	x25, x21
  4358ec:	ldp	w8, w4, [x21]
  4358f0:	ldr	x9, [x20, #176]
  4358f4:	mov	x0, x19
  4358f8:	mov	x1, x23
  4358fc:	cmp	w8, #0x9
  435900:	cset	w3, eq  // eq = none
  435904:	cmp	x25, #0x0
  435908:	cset	w5, ne  // ne = any
  43590c:	cmp	x25, x21
  435910:	cset	w6, eq  // eq = none
  435914:	mov	w2, w24
  435918:	blr	x9
  43591c:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435920:	ldr	x8, [x21, #16]
  435924:	cbz	x8, 435b10 <ferror@plt+0x32270>
  435928:	ldr	x9, [x8]
  43592c:	cbz	x9, 4359b4 <ferror@plt+0x32114>
  435930:	ldr	x24, [x9]
  435934:	cbz	x24, 4359b4 <ferror@plt+0x32114>
  435938:	mov	w23, #0x1                   	// #1
  43593c:	b	435970 <ferror@plt+0x320d0>
  435940:	ldr	x8, [x20, #160]
  435944:	ldr	x1, [x24]
  435948:	ldp	w2, w3, [x24, #24]
  43594c:	ldr	w4, [x24, #16]
  435950:	mov	x0, x19
  435954:	blr	x8
  435958:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  43595c:	ldr	x8, [x21, #16]
  435960:	ldr	x9, [x8]
  435964:	ldr	x24, [x9, w23, uxtw #3]
  435968:	add	w23, w23, #0x1
  43596c:	cbz	x24, 4359b4 <ferror@plt+0x32114>
  435970:	ldr	x3, [x24, #8]
  435974:	mov	x0, x22
  435978:	mov	x1, x20
  43597c:	mov	x2, x19
  435980:	mov	x4, xzr
  435984:	bl	435168 <ferror@plt+0x318c8>
  435988:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  43598c:	ldr	w8, [x24, #20]
  435990:	cbz	w8, 435940 <ferror@plt+0x320a0>
  435994:	ldr	x8, [x20, #184]
  435998:	ldr	x1, [x24]
  43599c:	ldr	x2, [x24, #24]
  4359a0:	ldr	w3, [x24, #16]
  4359a4:	mov	x0, x19
  4359a8:	blr	x8
  4359ac:	cbnz	w0, 43595c <ferror@plt+0x320bc>
  4359b0:	b	435b50 <ferror@plt+0x322b0>
  4359b4:	ldr	x9, [x8, #16]
  4359b8:	cbz	x9, 435a10 <ferror@plt+0x32170>
  4359bc:	ldr	x24, [x9]
  4359c0:	cbz	x24, 435a10 <ferror@plt+0x32170>
  4359c4:	mov	w23, #0x1                   	// #1
  4359c8:	ldr	x3, [x24]
  4359cc:	mov	x0, x22
  4359d0:	mov	x1, x20
  4359d4:	mov	x2, x19
  4359d8:	mov	x4, xzr
  4359dc:	bl	435168 <ferror@plt+0x318c8>
  4359e0:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  4359e4:	ldr	x8, [x20, #192]
  4359e8:	ldp	w1, w2, [x24, #8]
  4359ec:	ldr	w3, [x24, #16]
  4359f0:	mov	x0, x19
  4359f4:	blr	x8
  4359f8:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  4359fc:	ldr	x8, [x21, #16]
  435a00:	ldr	x9, [x8, #16]
  435a04:	ldr	x24, [x9, w23, uxtw #3]
  435a08:	add	w23, w23, #0x1
  435a0c:	cbnz	x24, 4359c8 <ferror@plt+0x32128>
  435a10:	ldr	x8, [x8, #24]
  435a14:	cbz	x8, 435b10 <ferror@plt+0x32270>
  435a18:	ldr	x24, [x8]
  435a1c:	cbz	x24, 435b10 <ferror@plt+0x32270>
  435a20:	mov	w23, wzr
  435a24:	ldr	x8, [x20, #200]
  435a28:	ldr	x1, [x24]
  435a2c:	mov	x0, x19
  435a30:	blr	x8
  435a34:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435a38:	ldr	x8, [x24, #8]
  435a3c:	ldr	x26, [x8]
  435a40:	cbz	x26, 435aec <ferror@plt+0x3224c>
  435a44:	mov	w25, #0x1                   	// #1
  435a48:	b	435a78 <ferror@plt+0x321d8>
  435a4c:	ldr	x8, [x20, #216]
  435a50:	ldr	x1, [x26]
  435a54:	ldp	w2, w3, [x26, #16]
  435a58:	ldr	w4, [x26, #24]
  435a5c:	mov	x0, x19
  435a60:	blr	x8
  435a64:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435a68:	ldr	x8, [x24, #8]
  435a6c:	ldr	x26, [x8, w25, uxtw #3]
  435a70:	add	w25, w25, #0x1
  435a74:	cbz	x26, 435aec <ferror@plt+0x3224c>
  435a78:	ldr	x3, [x26, #40]
  435a7c:	cbz	x3, 435a98 <ferror@plt+0x321f8>
  435a80:	mov	x0, x22
  435a84:	mov	x1, x20
  435a88:	mov	x2, x19
  435a8c:	mov	x4, xzr
  435a90:	bl	435168 <ferror@plt+0x318c8>
  435a94:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435a98:	ldr	x3, [x26, #8]
  435a9c:	mov	x0, x22
  435aa0:	mov	x1, x20
  435aa4:	mov	x2, x19
  435aa8:	mov	x4, xzr
  435aac:	bl	435168 <ferror@plt+0x318c8>
  435ab0:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435ab4:	ldr	x5, [x26, #32]
  435ab8:	cmn	x5, #0x1
  435abc:	b.eq	435a4c <ferror@plt+0x321ac>  // b.none
  435ac0:	ldr	x9, [x26, #40]
  435ac4:	ldr	x8, [x20, #208]
  435ac8:	ldr	x1, [x26]
  435acc:	ldp	w2, w3, [x26, #16]
  435ad0:	ldr	w4, [x26, #24]
  435ad4:	cmp	x9, #0x0
  435ad8:	cset	w6, ne  // ne = any
  435adc:	mov	x0, x19
  435ae0:	blr	x8
  435ae4:	cbnz	w0, 435a68 <ferror@plt+0x321c8>
  435ae8:	b	435b50 <ferror@plt+0x322b0>
  435aec:	ldr	x8, [x20, #224]
  435af0:	mov	x0, x19
  435af4:	blr	x8
  435af8:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435afc:	ldr	x8, [x21, #16]
  435b00:	add	w23, w23, #0x1
  435b04:	ldr	x8, [x8, #24]
  435b08:	ldr	x24, [x8, w23, uxtw #3]
  435b0c:	cbnz	x24, 435a24 <ferror@plt+0x32184>
  435b10:	ldr	x1, [x20, #232]
  435b14:	b	435844 <ferror@plt+0x31fa4>
  435b18:	mov	w23, wzr
  435b1c:	ldr	x3, [x8, #8]
  435b20:	cbz	x3, 435b6c <ferror@plt+0x322cc>
  435b24:	mov	x0, x22
  435b28:	mov	x1, x20
  435b2c:	mov	x2, x19
  435b30:	mov	x4, xzr
  435b34:	bl	435168 <ferror@plt+0x318c8>
  435b38:	cbz	w0, 435b50 <ferror@plt+0x322b0>
  435b3c:	ldr	x8, [x21, #16]
  435b40:	ldr	x9, [x8, #8]
  435b44:	cmp	x9, #0x0
  435b48:	cset	w1, ne  // ne = any
  435b4c:	b	435b70 <ferror@plt+0x322d0>
  435b50:	ldp	x20, x19, [sp, #64]
  435b54:	ldp	x22, x21, [sp, #48]
  435b58:	ldp	x24, x23, [sp, #32]
  435b5c:	ldp	x26, x25, [sp, #16]
  435b60:	mov	w0, wzr
  435b64:	ldp	x29, x30, [sp], #80
  435b68:	ret
  435b6c:	mov	w1, wzr
  435b70:	ldr	x4, [x20, #128]
  435b74:	ldr	w3, [x8, #24]
  435b78:	mov	x0, x19
  435b7c:	mov	w2, w23
  435b80:	ldp	x20, x19, [sp, #64]
  435b84:	ldp	x22, x21, [sp, #48]
  435b88:	ldp	x24, x23, [sp, #32]
  435b8c:	ldp	x26, x25, [sp, #16]
  435b90:	ldp	x29, x30, [sp], #80
  435b94:	br	x4
  435b98:	mov	w1, wzr
  435b9c:	ldr	x3, [x20, #80]
  435ba0:	ldr	w2, [x8, #16]
  435ba4:	mov	x0, x19
  435ba8:	ldp	x20, x19, [sp, #64]
  435bac:	ldp	x22, x21, [sp, #48]
  435bb0:	ldp	x24, x23, [sp, #32]
  435bb4:	ldp	x26, x25, [sp, #16]
  435bb8:	ldp	x29, x30, [sp], #80
  435bbc:	br	x3
  435bc0:	bl	4033f0 <abort@plt>
  435bc4:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  435bc8:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  435bcc:	adrp	x3, 450000 <warn@@Base+0xfe9c>
  435bd0:	add	x0, x0, #0xeb8
  435bd4:	add	x1, x1, #0xaf8
  435bd8:	add	x3, x3, #0xed7
  435bdc:	mov	w2, #0x9ad                 	// #2477
  435be0:	bl	4037c0 <__assert_fail@plt>
  435be4:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  435be8:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  435bec:	adrp	x3, 451000 <warn@@Base+0x10e9c>
  435bf0:	add	x0, x0, #0xf8a
  435bf4:	add	x1, x1, #0xaf8
  435bf8:	add	x3, x3, #0x94
  435bfc:	mov	w2, #0xa7e                 	// #2686
  435c00:	bl	4037c0 <__assert_fail@plt>
  435c04:	stp	x29, x30, [sp, #-64]!
  435c08:	stp	x24, x23, [sp, #16]
  435c0c:	stp	x22, x21, [sp, #32]
  435c10:	stp	x20, x19, [sp, #48]
  435c14:	ldr	w8, [x2]
  435c18:	mov	x29, sp
  435c1c:	sub	w9, w8, #0x7
  435c20:	cmp	w9, #0x4
  435c24:	b.cs	435d40 <ferror@plt+0x324a0>  // b.hs, b.nlast
  435c28:	ldr	x23, [x2, #16]
  435c2c:	ldr	w10, [x0, #56]
  435c30:	mov	x20, x2
  435c34:	mov	x21, x0
  435c38:	ldr	w9, [x23, #12]
  435c3c:	cmp	w9, w10
  435c40:	b.hi	435d18 <ferror@plt+0x32478>  // b.pmore
  435c44:	ldr	x24, [x21, #80]
  435c48:	mov	x19, x1
  435c4c:	cbz	x24, 435cf0 <ferror@plt+0x32450>
  435c50:	cbz	x19, 435cc0 <ferror@plt+0x32420>
  435c54:	ldr	x22, [x24, #8]
  435c58:	ldr	w9, [x22]
  435c5c:	cmp	w9, w8
  435c60:	b.ne	435c9c <ferror@plt+0x323fc>  // b.any
  435c64:	ldr	x0, [x24, #16]
  435c68:	cbz	x0, 435c9c <ferror@plt+0x323fc>
  435c6c:	ldrb	w8, [x0]
  435c70:	ldrb	w9, [x19]
  435c74:	cmp	w8, w9
  435c78:	b.ne	435c9c <ferror@plt+0x323fc>  // b.any
  435c7c:	mov	x1, x19
  435c80:	bl	4034a0 <strcmp@plt>
  435c84:	cbnz	w0, 435c9c <ferror@plt+0x323fc>
  435c88:	mov	x0, x21
  435c8c:	mov	x1, x22
  435c90:	mov	x2, x20
  435c94:	bl	435d60 <ferror@plt+0x324c0>
  435c98:	cbnz	w0, 435d2c <ferror@plt+0x3248c>
  435c9c:	ldr	x24, [x24]
  435ca0:	cbz	x24, 435cf0 <ferror@plt+0x32450>
  435ca4:	ldr	w8, [x20]
  435ca8:	ldr	x22, [x24, #8]
  435cac:	ldr	w9, [x22]
  435cb0:	cmp	w9, w8
  435cb4:	b.eq	435c64 <ferror@plt+0x323c4>  // b.none
  435cb8:	b	435c9c <ferror@plt+0x323fc>
  435cbc:	ldr	w8, [x20]
  435cc0:	ldr	x1, [x24, #8]
  435cc4:	ldr	w9, [x1]
  435cc8:	cmp	w9, w8
  435ccc:	b.ne	435ce8 <ferror@plt+0x32448>  // b.any
  435cd0:	ldr	x8, [x24, #16]
  435cd4:	cbnz	x8, 435ce8 <ferror@plt+0x32448>
  435cd8:	mov	x0, x21
  435cdc:	mov	x2, x20
  435ce0:	bl	435d60 <ferror@plt+0x324c0>
  435ce4:	cbnz	w0, 435d2c <ferror@plt+0x3248c>
  435ce8:	ldr	x24, [x24]
  435cec:	cbnz	x24, 435cbc <ferror@plt+0x3241c>
  435cf0:	ldr	w8, [x21, #52]
  435cf4:	mov	w0, #0x18                  	// #24
  435cf8:	add	w8, w8, #0x1
  435cfc:	str	w8, [x21, #52]
  435d00:	str	w8, [x23, #12]
  435d04:	bl	403290 <xmalloc@plt>
  435d08:	stp	x20, x19, [x0, #8]
  435d0c:	ldr	x8, [x21, #80]
  435d10:	str	x8, [x0]
  435d14:	str	x0, [x21, #80]
  435d18:	ldp	x20, x19, [sp, #48]
  435d1c:	ldp	x22, x21, [sp, #32]
  435d20:	ldp	x24, x23, [sp, #16]
  435d24:	ldp	x29, x30, [sp], #64
  435d28:	ret
  435d2c:	ldr	x8, [x24, #8]
  435d30:	ldr	x8, [x8, #16]
  435d34:	ldr	w8, [x8, #12]
  435d38:	str	w8, [x23, #12]
  435d3c:	b	435d18 <ferror@plt+0x32478>
  435d40:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  435d44:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  435d48:	adrp	x3, 451000 <warn@@Base+0x10e9c>
  435d4c:	add	x0, x0, #0xfad
  435d50:	add	x1, x1, #0xaf8
  435d54:	add	x3, x3, #0x39
  435d58:	mov	w2, #0xb81                 	// #2945
  435d5c:	bl	4037c0 <__assert_fail@plt>
  435d60:	sub	sp, sp, #0x80
  435d64:	stp	x29, x30, [sp, #32]
  435d68:	str	x27, [sp, #48]
  435d6c:	stp	x26, x25, [sp, #64]
  435d70:	stp	x24, x23, [sp, #80]
  435d74:	stp	x22, x21, [sp, #96]
  435d78:	stp	x20, x19, [sp, #112]
  435d7c:	add	x29, sp, #0x20
  435d80:	cbz	x1, 435df0 <ferror@plt+0x32550>
  435d84:	cbz	x2, 435da8 <ferror@plt+0x32508>
  435d88:	mov	x19, x0
  435d8c:	ldr	w8, [x1]
  435d90:	cmp	w8, #0x1
  435d94:	b.ne	435dc0 <ferror@plt+0x32520>  // b.any
  435d98:	ldr	x8, [x1, #16]
  435d9c:	ldr	x8, [x8]
  435da0:	ldr	x1, [x8]
  435da4:	cbnz	x1, 435d8c <ferror@plt+0x324ec>
  435da8:	mov	w0, wzr
  435dac:	b	435df8 <ferror@plt+0x32558>
  435db0:	ldr	x9, [x2, #16]
  435db4:	ldr	x9, [x9]
  435db8:	ldr	x2, [x9]
  435dbc:	cbz	x2, 435da8 <ferror@plt+0x32508>
  435dc0:	ldr	w9, [x2]
  435dc4:	cmp	w9, #0x1
  435dc8:	b.eq	435db0 <ferror@plt+0x32510>  // b.none
  435dcc:	cmp	x1, x2
  435dd0:	b.eq	435eb8 <ferror@plt+0x32618>  // b.none
  435dd4:	cmp	w8, #0x16
  435dd8:	b.ne	435e18 <ferror@plt+0x32578>  // b.any
  435ddc:	cmp	w9, #0x17
  435de0:	b.ne	435e18 <ferror@plt+0x32578>  // b.any
  435de4:	ldr	x8, [x1, #16]
  435de8:	ldr	x1, [x8, #8]
  435dec:	b	435e30 <ferror@plt+0x32590>
  435df0:	cmp	x2, #0x0
  435df4:	cset	w0, eq  // eq = none
  435df8:	ldp	x20, x19, [sp, #112]
  435dfc:	ldp	x22, x21, [sp, #96]
  435e00:	ldp	x24, x23, [sp, #80]
  435e04:	ldp	x26, x25, [sp, #64]
  435e08:	ldr	x27, [sp, #48]
  435e0c:	ldp	x29, x30, [sp, #32]
  435e10:	add	sp, sp, #0x80
  435e14:	ret
  435e18:	cmp	w8, #0x17
  435e1c:	b.ne	435e3c <ferror@plt+0x3259c>  // b.any
  435e20:	cmp	w9, #0x16
  435e24:	b.ne	435e3c <ferror@plt+0x3259c>  // b.any
  435e28:	ldr	x8, [x2, #16]
  435e2c:	ldr	x2, [x8, #8]
  435e30:	mov	x0, x19
  435e34:	bl	435d60 <ferror@plt+0x324c0>
  435e38:	b	435df8 <ferror@plt+0x32558>
  435e3c:	cmp	w8, w9
  435e40:	b.ne	435da8 <ferror@plt+0x32508>  // b.any
  435e44:	ldr	w9, [x1, #4]
  435e48:	ldr	w10, [x2, #4]
  435e4c:	cmp	w9, w10
  435e50:	b.ne	435da8 <ferror@plt+0x32508>  // b.any
  435e54:	sub	w9, w8, #0x4
  435e58:	cmp	w9, #0x3
  435e5c:	mov	w0, #0x1                   	// #1
  435e60:	b.cc	435df8 <ferror@plt+0x32558>  // b.lo, b.ul, b.last
  435e64:	cmp	w8, #0x2
  435e68:	b.eq	435df8 <ferror@plt+0x32558>  // b.none
  435e6c:	cmp	w8, #0x3
  435e70:	b.ne	435e88 <ferror@plt+0x325e8>  // b.any
  435e74:	ldr	w8, [x1, #16]
  435e78:	ldr	w9, [x2, #16]
  435e7c:	cmp	w8, w9
  435e80:	cset	w0, eq  // eq = none
  435e84:	b	435df8 <ferror@plt+0x32558>
  435e88:	ldr	x9, [x19, #88]
  435e8c:	cbz	x9, 435ec0 <ferror@plt+0x32620>
  435e90:	mov	x10, x9
  435e94:	b	435ea0 <ferror@plt+0x32600>
  435e98:	ldr	x10, [x10]
  435e9c:	cbz	x10, 435ec0 <ferror@plt+0x32620>
  435ea0:	ldr	x11, [x10, #8]
  435ea4:	cmp	x11, x1
  435ea8:	b.ne	435e98 <ferror@plt+0x325f8>  // b.any
  435eac:	ldr	x11, [x10, #16]
  435eb0:	cmp	x11, x2
  435eb4:	b.ne	435e98 <ferror@plt+0x325f8>  // b.any
  435eb8:	mov	w0, #0x1                   	// #1
  435ebc:	b	435df8 <ferror@plt+0x32558>
  435ec0:	sub	w8, w8, #0x7
  435ec4:	str	x9, [sp, #8]
  435ec8:	add	x9, sp, #0x8
  435ecc:	cmp	w8, #0x10
  435ed0:	stp	x1, x2, [sp, #16]
  435ed4:	str	x9, [x19, #88]
  435ed8:	b.hi	436504 <ferror@plt+0x32c64>  // b.pmore
  435edc:	adrp	x9, 450000 <warn@@Base+0xfe9c>
  435ee0:	add	x9, x9, #0xac2
  435ee4:	adr	x10, 435ef4 <ferror@plt+0x32654>
  435ee8:	ldrh	w11, [x9, x8, lsl #1]
  435eec:	add	x10, x10, x11, lsl #2
  435ef0:	br	x10
  435ef4:	ldr	x1, [x1, #16]
  435ef8:	ldr	x2, [x2, #16]
  435efc:	mov	x0, x19
  435f00:	bl	435d60 <ferror@plt+0x324c0>
  435f04:	b	436478 <ferror@plt+0x32bd8>
  435f08:	ldr	x8, [x1, #16]
  435f0c:	ldr	x9, [x2, #16]
  435f10:	cbz	x8, 435f70 <ferror@plt+0x326d0>
  435f14:	cbz	x9, 436474 <ferror@plt+0x32bd4>
  435f18:	mov	x20, x9
  435f1c:	mov	x22, x8
  435f20:	ldr	w8, [x8, #12]
  435f24:	ldr	w9, [x19, #56]
  435f28:	cmp	w8, w9
  435f2c:	b.ls	435f7c <ferror@plt+0x326dc>  // b.plast
  435f30:	ldr	w9, [x20, #12]
  435f34:	cmp	w8, w9
  435f38:	b.ne	435f7c <ferror@plt+0x326dc>  // b.any
  435f3c:	mov	w0, #0x1                   	// #1
  435f40:	b	436478 <ferror@plt+0x32bd8>
  435f44:	ldr	x20, [x1, #16]
  435f48:	ldr	x21, [x2, #16]
  435f4c:	ldr	x8, [x20]
  435f50:	ldr	x9, [x21]
  435f54:	ldr	x0, [x8, #8]
  435f58:	ldr	x1, [x9, #8]
  435f5c:	bl	4034a0 <strcmp@plt>
  435f60:	cbnz	w0, 436474 <ferror@plt+0x32bd4>
  435f64:	ldr	x1, [x20, #8]
  435f68:	ldr	x2, [x21, #8]
  435f6c:	b	43644c <ferror@plt+0x32bac>
  435f70:	cmp	x9, #0x0
  435f74:	cset	w0, eq  // eq = none
  435f78:	b	436478 <ferror@plt+0x32bd8>
  435f7c:	ldr	x8, [x22]
  435f80:	ldr	x9, [x20]
  435f84:	cmp	x8, #0x0
  435f88:	cset	w10, eq  // eq = none
  435f8c:	cmp	x9, #0x0
  435f90:	cset	w11, eq  // eq = none
  435f94:	eor	w10, w10, w11
  435f98:	tbnz	w10, #0, 436474 <ferror@plt+0x32bd4>
  435f9c:	ldr	x10, [x22, #16]
  435fa0:	ldr	x11, [x20, #16]
  435fa4:	cmp	x10, #0x0
  435fa8:	cset	w10, eq  // eq = none
  435fac:	cmp	x11, #0x0
  435fb0:	cset	w11, eq  // eq = none
  435fb4:	eor	w10, w10, w11
  435fb8:	tbnz	w10, #0, 436474 <ferror@plt+0x32bd4>
  435fbc:	ldr	x10, [x22, #24]
  435fc0:	ldr	x11, [x20, #24]
  435fc4:	cmp	x10, #0x0
  435fc8:	cset	w10, eq  // eq = none
  435fcc:	cmp	x11, #0x0
  435fd0:	cset	w11, eq  // eq = none
  435fd4:	eor	w10, w10, w11
  435fd8:	tbnz	w10, #0, 436474 <ferror@plt+0x32bd4>
  435fdc:	ldr	x1, [x22, #32]
  435fe0:	ldr	x10, [x20, #32]
  435fe4:	cmp	x1, #0x0
  435fe8:	cset	w11, eq  // eq = none
  435fec:	cmp	x10, #0x0
  435ff0:	cset	w10, eq  // eq = none
  435ff4:	eor	w10, w11, w10
  435ff8:	tbnz	w10, #0, 436474 <ferror@plt+0x32bd4>
  435ffc:	cbz	x8, 4360f4 <ferror@plt+0x32854>
  436000:	ldr	x26, [x9]
  436004:	ldr	x27, [x8]
  436008:	cmp	x26, #0x0
  43600c:	cset	w10, eq  // eq = none
  436010:	cbz	x27, 4360ec <ferror@plt+0x3284c>
  436014:	add	x24, x8, #0x8
  436018:	add	x25, x9, #0x8
  43601c:	tbnz	w10, #0, 436474 <ferror@plt+0x32bd4>
  436020:	ldr	x23, [x27]
  436024:	ldr	x21, [x26]
  436028:	ldrb	w8, [x23]
  43602c:	ldrb	w9, [x21]
  436030:	cmp	w8, w9
  436034:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  436038:	ldr	w8, [x27, #16]
  43603c:	ldr	w9, [x26, #16]
  436040:	cmp	w8, w9
  436044:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  436048:	ldr	w8, [x27, #20]
  43604c:	ldr	w9, [x26, #20]
  436050:	cmp	w8, w9
  436054:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  436058:	cbz	w8, 436070 <ferror@plt+0x327d0>
  43605c:	ldr	x0, [x27, #24]
  436060:	ldr	x1, [x26, #24]
  436064:	bl	4034a0 <strcmp@plt>
  436068:	cbz	w0, 436090 <ferror@plt+0x327f0>
  43606c:	b	436474 <ferror@plt+0x32bd4>
  436070:	ldr	w8, [x27, #24]
  436074:	ldr	w9, [x26, #24]
  436078:	cmp	w8, w9
  43607c:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  436080:	ldr	w8, [x27, #28]
  436084:	ldr	w9, [x26, #28]
  436088:	cmp	w8, w9
  43608c:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  436090:	mov	x0, x23
  436094:	mov	x1, x21
  436098:	bl	4034a0 <strcmp@plt>
  43609c:	cbnz	w0, 436474 <ferror@plt+0x32bd4>
  4360a0:	ldr	x1, [x27, #8]
  4360a4:	mov	x0, x19
  4360a8:	mov	x2, xzr
  4360ac:	bl	434938 <ferror@plt+0x31098>
  4360b0:	ldr	x1, [x26, #8]
  4360b4:	mov	x21, x0
  4360b8:	mov	x0, x19
  4360bc:	mov	x2, xzr
  4360c0:	bl	434938 <ferror@plt+0x31098>
  4360c4:	mov	x2, x0
  4360c8:	mov	x0, x19
  4360cc:	mov	x1, x21
  4360d0:	bl	435d60 <ferror@plt+0x324c0>
  4360d4:	cbz	w0, 436478 <ferror@plt+0x32bd8>
  4360d8:	ldr	x27, [x24], #8
  4360dc:	ldr	x26, [x25], #8
  4360e0:	cmp	x26, #0x0
  4360e4:	cset	w10, eq  // eq = none
  4360e8:	cbnz	x27, 43601c <ferror@plt+0x3277c>
  4360ec:	cbz	w10, 436474 <ferror@plt+0x32bd4>
  4360f0:	ldr	x1, [x22, #32]
  4360f4:	cbz	x1, 436108 <ferror@plt+0x32868>
  4360f8:	ldr	x2, [x20, #32]
  4360fc:	mov	x0, x19
  436100:	bl	435d60 <ferror@plt+0x324c0>
  436104:	cbz	w0, 436478 <ferror@plt+0x32bd8>
  436108:	ldr	x11, [x22, #16]
  43610c:	cbz	x11, 436190 <ferror@plt+0x328f0>
  436110:	ldr	x12, [x20, #16]
  436114:	ldr	x8, [x11]
  436118:	ldr	x9, [x12]
  43611c:	cmp	x9, #0x0
  436120:	cset	w10, eq  // eq = none
  436124:	cbz	x8, 43618c <ferror@plt+0x328ec>
  436128:	add	x21, x11, #0x8
  43612c:	add	x23, x12, #0x8
  436130:	tbnz	w10, #0, 436474 <ferror@plt+0x32bd4>
  436134:	ldr	w10, [x8, #8]
  436138:	ldr	w11, [x9, #8]
  43613c:	cmp	w10, w11
  436140:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  436144:	ldr	w10, [x8, #12]
  436148:	ldr	w11, [x9, #12]
  43614c:	cmp	w10, w11
  436150:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  436154:	ldr	w10, [x8, #16]
  436158:	ldr	w11, [x9, #16]
  43615c:	cmp	w10, w11
  436160:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  436164:	ldr	x1, [x8]
  436168:	ldr	x2, [x9]
  43616c:	mov	x0, x19
  436170:	bl	435d60 <ferror@plt+0x324c0>
  436174:	cbz	w0, 436478 <ferror@plt+0x32bd8>
  436178:	ldr	x8, [x21], #8
  43617c:	ldr	x9, [x23], #8
  436180:	cmp	x9, #0x0
  436184:	cset	w10, eq  // eq = none
  436188:	cbnz	x8, 436130 <ferror@plt+0x32890>
  43618c:	cbz	w10, 436474 <ferror@plt+0x32bd4>
  436190:	ldr	x9, [x22, #24]
  436194:	cbz	x9, 435f3c <ferror@plt+0x3269c>
  436198:	ldr	x10, [x20, #24]
  43619c:	ldr	x23, [x9]
  4361a0:	ldr	x22, [x10]
  4361a4:	cmp	x22, #0x0
  4361a8:	cset	w8, eq  // eq = none
  4361ac:	cbz	x23, 4364fc <ferror@plt+0x32c5c>
  4361b0:	add	x20, x10, #0x8
  4361b4:	add	x21, x9, #0x8
  4361b8:	b	4364a8 <ferror@plt+0x32c08>
  4361bc:	ldr	x8, [x1, #16]
  4361c0:	ldr	x9, [x2, #16]
  4361c4:	ldr	w10, [x8, #24]
  4361c8:	ldr	w11, [x9, #24]
  4361cc:	cmp	w10, w11
  4361d0:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  4361d4:	mov	x21, x1
  4361d8:	mov	x20, x2
  4361dc:	ldr	x1, [x8]
  4361e0:	ldr	x2, [x9]
  4361e4:	mov	x0, x19
  4361e8:	bl	435d60 <ferror@plt+0x324c0>
  4361ec:	cbz	w0, 436478 <ferror@plt+0x32bd8>
  4361f0:	ldr	x8, [x21, #16]
  4361f4:	ldr	x9, [x20, #16]
  4361f8:	mov	x0, x19
  4361fc:	ldr	x1, [x8, #8]
  436200:	ldr	x2, [x9, #8]
  436204:	bl	435d60 <ferror@plt+0x324c0>
  436208:	cbz	w0, 436478 <ferror@plt+0x32bd8>
  43620c:	ldr	x8, [x21, #16]
  436210:	ldr	x9, [x20, #16]
  436214:	ldr	x8, [x8, #16]
  436218:	ldr	x20, [x9, #16]
  43621c:	cmp	x8, #0x0
  436220:	cset	w9, eq  // eq = none
  436224:	cmp	x20, #0x0
  436228:	cset	w10, eq  // eq = none
  43622c:	eor	w9, w9, w10
  436230:	eor	w0, w9, #0x1
  436234:	cbz	x8, 436478 <ferror@plt+0x32bd8>
  436238:	cbz	x20, 436478 <ferror@plt+0x32bd8>
  43623c:	ldr	x1, [x8]
  436240:	cbz	x1, 436484 <ferror@plt+0x32be4>
  436244:	add	x21, x8, #0x8
  436248:	ldr	x2, [x20]
  43624c:	cbz	x2, 436474 <ferror@plt+0x32bd4>
  436250:	mov	x0, x19
  436254:	bl	435d60 <ferror@plt+0x324c0>
  436258:	cbz	w0, 43646c <ferror@plt+0x32bcc>
  43625c:	ldr	x1, [x21], #8
  436260:	add	x20, x20, #0x8
  436264:	cbnz	x1, 436248 <ferror@plt+0x329a8>
  436268:	b	436484 <ferror@plt+0x32be4>
  43626c:	ldr	x9, [x1, #16]
  436270:	ldr	x10, [x2, #16]
  436274:	cbz	x9, 436460 <ferror@plt+0x32bc0>
  436278:	cbz	x10, 436474 <ferror@plt+0x32bd4>
  43627c:	ldr	x12, [x10]
  436280:	ldr	x11, [x9]
  436284:	ldr	x1, [x12]
  436288:	ldr	x8, [x11]
  43628c:	cmp	x1, #0x0
  436290:	cset	w0, eq  // eq = none
  436294:	cbz	x8, 436478 <ferror@plt+0x32bd8>
  436298:	ldr	x20, [x10, #8]
  43629c:	ldr	x21, [x9, #8]
  4362a0:	add	x22, x12, #0x8
  4362a4:	add	x23, x11, #0x8
  4362a8:	tbnz	w0, #0, 436474 <ferror@plt+0x32bd4>
  4362ac:	ldrb	w9, [x8]
  4362b0:	ldrb	w10, [x1]
  4362b4:	cmp	w9, w10
  4362b8:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  4362bc:	ldr	x9, [x21]
  4362c0:	ldr	x10, [x20]
  4362c4:	cmp	x9, x10
  4362c8:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  4362cc:	mov	x0, x8
  4362d0:	bl	4034a0 <strcmp@plt>
  4362d4:	cbnz	w0, 436474 <ferror@plt+0x32bd4>
  4362d8:	ldr	x8, [x23], #8
  4362dc:	ldr	x1, [x22], #8
  4362e0:	add	x21, x21, #0x8
  4362e4:	add	x20, x20, #0x8
  4362e8:	cmp	x1, #0x0
  4362ec:	cset	w0, eq  // eq = none
  4362f0:	cbnz	x8, 4362a8 <ferror@plt+0x32a08>
  4362f4:	b	436478 <ferror@plt+0x32bd8>
  4362f8:	ldr	x8, [x1, #16]
  4362fc:	ldr	x9, [x2, #16]
  436300:	ldr	x10, [x8, #16]
  436304:	ldr	x11, [x9, #16]
  436308:	cmp	x10, x11
  43630c:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  436310:	ldr	x10, [x8, #24]
  436314:	ldr	x11, [x9, #24]
  436318:	cmp	x10, x11
  43631c:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  436320:	ldr	w10, [x8, #32]
  436324:	ldr	w11, [x9, #32]
  436328:	cmp	w10, w11
  43632c:	b.eq	43640c <ferror@plt+0x32b6c>  // b.none
  436330:	b	436474 <ferror@plt+0x32bd4>
  436334:	ldr	x8, [x1, #16]
  436338:	ldr	x9, [x2, #16]
  43633c:	ldr	w10, [x8, #16]
  436340:	ldr	w11, [x9, #16]
  436344:	cmp	w10, w11
  436348:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  43634c:	mov	x21, x1
  436350:	mov	x20, x2
  436354:	ldr	x1, [x8]
  436358:	ldr	x2, [x9]
  43635c:	mov	x0, x19
  436360:	bl	435d60 <ferror@plt+0x324c0>
  436364:	cbz	w0, 436478 <ferror@plt+0x32bd8>
  436368:	ldr	x8, [x21, #16]
  43636c:	ldr	x9, [x20, #16]
  436370:	ldr	x8, [x8, #8]
  436374:	ldr	x20, [x9, #8]
  436378:	cmp	x8, #0x0
  43637c:	cset	w9, eq  // eq = none
  436380:	cmp	x20, #0x0
  436384:	cset	w10, eq  // eq = none
  436388:	eor	w9, w9, w10
  43638c:	eor	w0, w9, #0x1
  436390:	cbz	x8, 436478 <ferror@plt+0x32bd8>
  436394:	cbz	x20, 436478 <ferror@plt+0x32bd8>
  436398:	ldr	x1, [x8]
  43639c:	cbz	x1, 436484 <ferror@plt+0x32be4>
  4363a0:	add	x21, x8, #0x8
  4363a4:	ldr	x2, [x20]
  4363a8:	cbz	x2, 436474 <ferror@plt+0x32bd4>
  4363ac:	mov	x0, x19
  4363b0:	bl	435d60 <ferror@plt+0x324c0>
  4363b4:	cbz	w0, 43646c <ferror@plt+0x32bcc>
  4363b8:	ldr	x1, [x21], #8
  4363bc:	add	x20, x20, #0x8
  4363c0:	cbnz	x1, 4363a4 <ferror@plt+0x32b04>
  4363c4:	b	436484 <ferror@plt+0x32be4>
  4363c8:	ldr	x8, [x1, #16]
  4363cc:	ldr	x9, [x2, #16]
  4363d0:	ldr	w10, [x8, #8]
  4363d4:	ldr	w11, [x9, #8]
  4363d8:	cmp	w10, w11
  4363dc:	b.eq	43640c <ferror@plt+0x32b6c>  // b.none
  4363e0:	b	436474 <ferror@plt+0x32bd4>
  4363e4:	ldr	x8, [x1, #16]
  4363e8:	ldr	x9, [x2, #16]
  4363ec:	ldr	x10, [x8, #8]
  4363f0:	ldr	x11, [x9, #8]
  4363f4:	cmp	x10, x11
  4363f8:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  4363fc:	ldr	x10, [x8, #16]
  436400:	ldr	x11, [x9, #16]
  436404:	cmp	x10, x11
  436408:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  43640c:	ldr	x1, [x8]
  436410:	ldr	x2, [x9]
  436414:	b	43644c <ferror@plt+0x32bac>
  436418:	ldr	x8, [x1, #16]
  43641c:	ldr	x9, [x2, #16]
  436420:	mov	x21, x1
  436424:	mov	x20, x2
  436428:	ldr	x1, [x8]
  43642c:	ldr	x2, [x9]
  436430:	mov	x0, x19
  436434:	bl	435d60 <ferror@plt+0x324c0>
  436438:	cbz	w0, 436478 <ferror@plt+0x32bd8>
  43643c:	ldr	x8, [x21, #16]
  436440:	ldr	x9, [x20, #16]
  436444:	ldr	x1, [x8, #8]
  436448:	ldr	x2, [x9, #8]
  43644c:	mov	x0, x19
  436450:	bl	435d60 <ferror@plt+0x324c0>
  436454:	cmp	w0, #0x0
  436458:	cset	w0, ne  // ne = any
  43645c:	b	436478 <ferror@plt+0x32bd8>
  436460:	cmp	x10, #0x0
  436464:	cset	w0, eq  // eq = none
  436468:	b	436478 <ferror@plt+0x32bd8>
  43646c:	ldur	x8, [x21, #-8]
  436470:	cbz	x8, 436484 <ferror@plt+0x32be4>
  436474:	mov	w0, wzr
  436478:	ldr	x8, [sp, #8]
  43647c:	str	x8, [x19, #88]
  436480:	b	435df8 <ferror@plt+0x32558>
  436484:	ldr	x8, [x20]
  436488:	cmp	x8, #0x0
  43648c:	cset	w0, eq  // eq = none
  436490:	b	436478 <ferror@plt+0x32bd8>
  436494:	ldr	x23, [x21], #8
  436498:	ldr	x22, [x20], #8
  43649c:	cmp	x22, #0x0
  4364a0:	cset	w8, eq  // eq = none
  4364a4:	cbz	x23, 4364fc <ferror@plt+0x32c5c>
  4364a8:	tbnz	w8, #0, 436474 <ferror@plt+0x32bd4>
  4364ac:	ldr	x0, [x23]
  4364b0:	ldr	x1, [x22]
  4364b4:	ldrb	w8, [x0]
  4364b8:	ldrb	w9, [x1]
  4364bc:	cmp	w8, w9
  4364c0:	b.ne	436474 <ferror@plt+0x32bd4>  // b.any
  4364c4:	bl	4034a0 <strcmp@plt>
  4364c8:	cbnz	w0, 436474 <ferror@plt+0x32bd4>
  4364cc:	ldr	x9, [x23, #8]
  4364d0:	ldr	x8, [x22, #8]
  4364d4:	cmp	x9, #0x0
  4364d8:	cset	w10, eq  // eq = none
  4364dc:	cmp	x8, #0x0
  4364e0:	cset	w11, eq  // eq = none
  4364e4:	eor	w10, w10, w11
  4364e8:	tbnz	w10, #0, 436474 <ferror@plt+0x32bd4>
  4364ec:	cbnz	x9, 436494 <ferror@plt+0x32bf4>
  4364f0:	ldr	x8, [x8]
  4364f4:	cbz	x8, 436494 <ferror@plt+0x32bf4>
  4364f8:	b	436474 <ferror@plt+0x32bd4>
  4364fc:	tbnz	w8, #0, 435f3c <ferror@plt+0x3269c>
  436500:	b	436474 <ferror@plt+0x32bd4>
  436504:	bl	4033f0 <abort@plt>
  436508:	stp	x29, x30, [sp, #-64]!
  43650c:	stp	x24, x23, [sp, #16]
  436510:	stp	x22, x21, [sp, #32]
  436514:	stp	x20, x19, [sp, #48]
  436518:	ldr	x23, [x0, #64]
  43651c:	mov	x20, x3
  436520:	mov	x19, x2
  436524:	mov	x22, x0
  436528:	mov	x21, x1
  43652c:	mov	x29, sp
  436530:	cbz	x23, 4365b0 <ferror@plt+0x32d10>
  436534:	ldr	x24, [x20, #24]
  436538:	ldr	w8, [x22, #72]
  43653c:	b	436554 <ferror@plt+0x32cb4>
  436540:	ldr	x23, [x23]
  436544:	mov	w8, wzr
  436548:	str	wzr, [x22, #72]
  43654c:	str	x23, [x22, #64]
  436550:	cbz	x23, 4365b0 <ferror@plt+0x32d10>
  436554:	cmp	w8, #0x9
  436558:	b.hi	436540 <ferror@plt+0x32ca0>  // b.pmore
  43655c:	add	x9, x23, w8, uxtw #3
  436560:	ldr	x2, [x9, #16]
  436564:	cmn	x2, #0x1
  436568:	b.eq	436540 <ferror@plt+0x32ca0>  // b.none
  43656c:	mov	w8, w8
  436570:	add	x8, x23, x8, lsl #3
  436574:	ldr	x3, [x8, #96]
  436578:	cmp	x3, x24
  43657c:	b.cs	4365b0 <ferror@plt+0x32d10>  // b.hs, b.nlast
  436580:	ldr	x8, [x23, #8]
  436584:	ldr	x9, [x21, #344]
  436588:	mov	x0, x19
  43658c:	ldr	x1, [x8, #8]
  436590:	blr	x9
  436594:	cbz	w0, 4366dc <ferror@plt+0x32e3c>
  436598:	ldr	w8, [x22, #72]
  43659c:	add	w8, w8, #0x1
  4365a0:	cmp	w8, #0xa
  4365a4:	str	w8, [x22, #72]
  4365a8:	b.cc	43655c <ferror@plt+0x32cbc>  // b.lo, b.ul, b.last
  4365ac:	b	436540 <ferror@plt+0x32ca0>
  4365b0:	ldr	x8, [x20, #40]
  4365b4:	cbz	x8, 436600 <ferror@plt+0x32d60>
  4365b8:	ldr	x8, [x21, #320]
  4365bc:	ldr	x1, [x20, #24]
  4365c0:	mov	x0, x19
  4365c4:	blr	x8
  4365c8:	cbz	w0, 4366dc <ferror@plt+0x32e3c>
  4365cc:	ldr	x8, [x20, #40]
  4365d0:	cbz	x8, 436608 <ferror@plt+0x32d68>
  4365d4:	ldr	x23, [x8]
  4365d8:	cbz	x23, 436608 <ferror@plt+0x32d68>
  4365dc:	mov	x0, x22
  4365e0:	mov	x1, x21
  4365e4:	mov	x2, x19
  4365e8:	mov	x3, x23
  4365ec:	bl	434e54 <ferror@plt+0x315b4>
  4365f0:	cbz	w0, 4366dc <ferror@plt+0x32e3c>
  4365f4:	ldr	x23, [x23]
  4365f8:	cbnz	x23, 4365dc <ferror@plt+0x32d3c>
  4365fc:	b	436608 <ferror@plt+0x32d68>
  436600:	ldr	x8, [x20, #8]
  436604:	cbz	x8, 4365b8 <ferror@plt+0x32d18>
  436608:	ldr	x23, [x20, #16]
  43660c:	cbz	x23, 436630 <ferror@plt+0x32d90>
  436610:	mov	x0, x22
  436614:	mov	x1, x21
  436618:	mov	x2, x19
  43661c:	mov	x3, x23
  436620:	bl	436508 <ferror@plt+0x32c68>
  436624:	cbz	w0, 4366dc <ferror@plt+0x32e3c>
  436628:	ldr	x23, [x23]
  43662c:	cbnz	x23, 436610 <ferror@plt+0x32d70>
  436630:	ldr	x23, [x22, #64]
  436634:	cbz	x23, 4366b4 <ferror@plt+0x32e14>
  436638:	ldr	x24, [x20, #32]
  43663c:	ldr	w8, [x22, #72]
  436640:	b	436658 <ferror@plt+0x32db8>
  436644:	ldr	x23, [x23]
  436648:	mov	w8, wzr
  43664c:	str	wzr, [x22, #72]
  436650:	str	x23, [x22, #64]
  436654:	cbz	x23, 4366b4 <ferror@plt+0x32e14>
  436658:	cmp	w8, #0x9
  43665c:	b.hi	436644 <ferror@plt+0x32da4>  // b.pmore
  436660:	add	x9, x23, w8, uxtw #3
  436664:	ldr	x2, [x9, #16]
  436668:	cmn	x2, #0x1
  43666c:	b.eq	436644 <ferror@plt+0x32da4>  // b.none
  436670:	mov	w8, w8
  436674:	add	x8, x23, x8, lsl #3
  436678:	ldr	x3, [x8, #96]
  43667c:	cmp	x3, x24
  436680:	b.cs	4366b4 <ferror@plt+0x32e14>  // b.hs, b.nlast
  436684:	ldr	x8, [x23, #8]
  436688:	ldr	x9, [x21, #344]
  43668c:	mov	x0, x19
  436690:	ldr	x1, [x8, #8]
  436694:	blr	x9
  436698:	cbz	w0, 4366dc <ferror@plt+0x32e3c>
  43669c:	ldr	w8, [x22, #72]
  4366a0:	add	w8, w8, #0x1
  4366a4:	cmp	w8, #0xa
  4366a8:	str	w8, [x22, #72]
  4366ac:	b.cc	436660 <ferror@plt+0x32dc0>  // b.lo, b.ul, b.last
  4366b0:	b	436644 <ferror@plt+0x32da4>
  4366b4:	ldr	x8, [x20, #40]
  4366b8:	cbnz	x8, 4366c4 <ferror@plt+0x32e24>
  4366bc:	ldr	x8, [x20, #8]
  4366c0:	cbnz	x8, 4366d8 <ferror@plt+0x32e38>
  4366c4:	ldr	x8, [x21, #328]
  4366c8:	ldr	x1, [x20, #32]
  4366cc:	mov	x0, x19
  4366d0:	blr	x8
  4366d4:	cbz	w0, 4366dc <ferror@plt+0x32e3c>
  4366d8:	mov	w0, #0x1                   	// #1
  4366dc:	ldp	x20, x19, [sp, #48]
  4366e0:	ldp	x22, x21, [sp, #32]
  4366e4:	ldp	x24, x23, [sp, #16]
  4366e8:	ldp	x29, x30, [sp], #64
  4366ec:	ret
  4366f0:	stp	x29, x30, [sp, #-64]!
  4366f4:	mov	w0, #0x1b0                 	// #432
  4366f8:	str	x23, [sp, #16]
  4366fc:	stp	x22, x21, [sp, #32]
  436700:	stp	x20, x19, [sp, #48]
  436704:	mov	x29, sp
  436708:	mov	x19, x4
  43670c:	mov	x20, x3
  436710:	mov	w21, w2
  436714:	mov	x22, x1
  436718:	bl	403290 <xmalloc@plt>
  43671c:	movi	v0.2d, #0x0
  436720:	mov	w8, #0x1                   	// #1
  436724:	mov	x23, x0
  436728:	stp	q0, q0, [x0]
  43672c:	str	x22, [x0]
  436730:	stp	q0, q0, [x0, #32]
  436734:	stp	q0, q0, [x0, #64]
  436738:	stp	q0, q0, [x0, #96]
  43673c:	stp	q0, q0, [x0, #128]
  436740:	stp	q0, q0, [x0, #160]
  436744:	stp	q0, q0, [x0, #192]
  436748:	stp	q0, q0, [x0, #224]
  43674c:	stp	q0, q0, [x0, #256]
  436750:	stp	q0, q0, [x0, #288]
  436754:	stp	q0, q0, [x0, #320]
  436758:	stp	q0, q0, [x0, #352]
  43675c:	stp	q0, q0, [x0, #384]
  436760:	str	q0, [x0, #416]
  436764:	str	w21, [x0, #8]
  436768:	stp	x20, x19, [x0, #16]
  43676c:	str	w8, [x0, #128]
  436770:	mov	w0, #0x8                   	// #8
  436774:	bl	403290 <xmalloc@plt>
  436778:	mov	x8, #0xffffffffffffffff    	// #-1
  43677c:	str	x0, [x23, #136]
  436780:	str	xzr, [x0]
  436784:	str	x8, [x23, #104]
  436788:	mov	x0, x23
  43678c:	ldp	x20, x19, [sp, #48]
  436790:	ldp	x22, x21, [sp, #32]
  436794:	ldr	x23, [sp, #16]
  436798:	ldp	x29, x30, [sp], #64
  43679c:	ret
  4367a0:	stp	x29, x30, [sp, #-48]!
  4367a4:	stp	x22, x21, [sp, #16]
  4367a8:	stp	x20, x19, [sp, #32]
  4367ac:	ldr	w8, [x1, #96]
  4367b0:	mov	x20, x1
  4367b4:	mov	x19, x0
  4367b8:	mov	x29, sp
  4367bc:	cbz	w8, 436814 <ferror@plt+0x32f74>
  4367c0:	ldr	x21, [x20, #120]
  4367c4:	cbz	x21, 4367f4 <ferror@plt+0x32f54>
  4367c8:	ldp	x1, x2, [x21, #8]
  4367cc:	ldr	w3, [x21, #24]
  4367d0:	ldr	x4, [x21, #32]
  4367d4:	mov	x0, x19
  4367d8:	bl	433914 <ferror@plt+0x30074>
  4367dc:	cbz	w0, 43684c <ferror@plt+0x32fac>
  4367e0:	ldr	x22, [x21]
  4367e4:	mov	x0, x21
  4367e8:	bl	403510 <free@plt>
  4367ec:	mov	x21, x22
  4367f0:	cbnz	x22, 4367c8 <ferror@plt+0x32f28>
  4367f4:	ldr	x1, [x20, #104]
  4367f8:	mov	x0, x19
  4367fc:	str	xzr, [x20, #120]
  436800:	bl	433194 <ferror@plt+0x2f8f4>
  436804:	cbz	w0, 43684c <ferror@plt+0x32fac>
  436808:	mov	x8, #0xffffffffffffffff    	// #-1
  43680c:	str	wzr, [x20, #96]
  436810:	str	x8, [x20, #104]
  436814:	ldr	x20, [x20, #416]
  436818:	cbz	x20, 43685c <ferror@plt+0x32fbc>
  43681c:	mov	w21, #0x7                   	// #7
  436820:	ldr	w8, [x20, #16]
  436824:	ldr	x1, [x20, #8]
  436828:	mov	x0, x19
  43682c:	cmp	w8, #0x0
  436830:	csel	w2, w21, w8, eq  // eq = none
  436834:	bl	434140 <ferror@plt+0x308a0>
  436838:	str	x0, [x20, #24]
  43683c:	cbz	x0, 43684c <ferror@plt+0x32fac>
  436840:	ldr	x20, [x20]
  436844:	cbnz	x20, 436820 <ferror@plt+0x32f80>
  436848:	mov	w0, #0x1                   	// #1
  43684c:	ldp	x20, x19, [sp, #32]
  436850:	ldp	x22, x21, [sp, #16]
  436854:	ldp	x29, x30, [sp], #48
  436858:	ret
  43685c:	mov	w0, #0x1                   	// #1
  436860:	ldp	x20, x19, [sp, #32]
  436864:	ldp	x22, x21, [sp, #16]
  436868:	ldp	x29, x30, [sp], #48
  43686c:	ret
  436870:	sub	sp, sp, #0x70
  436874:	stp	x29, x30, [sp, #16]
  436878:	stp	x28, x27, [sp, #32]
  43687c:	stp	x26, x25, [sp, #48]
  436880:	stp	x24, x23, [sp, #64]
  436884:	stp	x22, x21, [sp, #80]
  436888:	stp	x20, x19, [sp, #96]
  43688c:	mov	x20, x1
  436890:	ldr	x1, [x1, #32]
  436894:	mov	x23, x5
  436898:	mov	x21, x4
  43689c:	mov	w24, w3
  4368a0:	mov	w25, w2
  4368a4:	mov	x19, x0
  4368a8:	add	x29, sp, #0x10
  4368ac:	cbz	x1, 43690c <ferror@plt+0x3306c>
  4368b0:	cmp	w25, #0x64
  4368b4:	b.ne	4368cc <ferror@plt+0x3302c>  // b.any
  4368b8:	ldrb	w8, [x23]
  4368bc:	cbz	w8, 4368cc <ferror@plt+0x3302c>
  4368c0:	ldr	x8, [x20, #40]
  4368c4:	cmp	x8, x21
  4368c8:	b.eq	436a04 <ferror@plt+0x33164>  // b.none
  4368cc:	mov	x0, x19
  4368d0:	bl	432e1c <ferror@plt+0x2f57c>
  4368d4:	cbz	w0, 436948 <ferror@plt+0x330a8>
  4368d8:	ldr	x8, [x20, #32]
  4368dc:	ldr	w9, [x20, #8]
  4368e0:	stp	xzr, x8, [x20, #64]
  4368e4:	cbnz	w9, 4368f0 <ferror@plt+0x33050>
  4368e8:	ldr	x8, [x20, #40]
  4368ec:	str	x8, [x20, #48]
  4368f0:	mov	w8, #0x1                   	// #1
  4368f4:	mov	w0, #0x8                   	// #8
  4368f8:	str	w8, [x20, #128]
  4368fc:	bl	403290 <xmalloc@plt>
  436900:	str	x0, [x20, #136]
  436904:	str	xzr, [x0]
  436908:	str	xzr, [x20, #32]
  43690c:	mov	x0, x23
  436910:	bl	402fd0 <strlen@plt>
  436914:	cmp	w25, #0xa1
  436918:	mov	x22, x0
  43691c:	b.gt	436968 <ferror@plt+0x330c8>
  436920:	sub	w8, w25, #0x1e
  436924:	cmp	w8, #0x66
  436928:	b.hi	436aa4 <ferror@plt+0x33204>  // b.pmore
  43692c:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  436930:	add	x9, x9, #0x11c
  436934:	adr	x10, 436944 <ferror@plt+0x330a4>
  436938:	ldrh	w11, [x9, x8, lsl #1]
  43693c:	add	x10, x10, x11, lsl #2
  436940:	br	x10
  436944:	mov	w0, #0x1                   	// #1
  436948:	ldp	x20, x19, [sp, #96]
  43694c:	ldp	x22, x21, [sp, #80]
  436950:	ldp	x24, x23, [sp, #64]
  436954:	ldp	x26, x25, [sp, #48]
  436958:	ldp	x28, x27, [sp, #32]
  43695c:	ldp	x29, x30, [sp, #16]
  436960:	add	sp, sp, #0x70
  436964:	ret
  436968:	sub	w8, w25, #0xc0
  43696c:	cmp	w8, #0x24
  436970:	b.hi	436ab0 <ferror@plt+0x33210>  // b.pmore
  436974:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  436978:	add	x9, x9, #0x1ea
  43697c:	adr	x10, 43698c <ferror@plt+0x330ec>
  436980:	ldrb	w11, [x9, x8]
  436984:	add	x10, x10, x11, lsl #2
  436988:	br	x10
  43698c:	cmp	w24, #0x1
  436990:	b.ne	43699c <ferror@plt+0x330fc>  // b.any
  436994:	ldr	w8, [x20, #68]
  436998:	cbnz	w8, 436944 <ferror@plt+0x330a4>
  43699c:	ldr	w8, [x20, #96]
  4369a0:	cbz	w8, 436fbc <ferror@plt+0x3371c>
  4369a4:	ldp	x8, x9, [x20, #48]
  4369a8:	mov	x0, x19
  4369ac:	add	x8, x8, x21
  4369b0:	add	x1, x8, x9
  4369b4:	bl	433218 <ferror@plt+0x2f978>
  4369b8:	cbz	w0, 436948 <ferror@plt+0x330a8>
  4369bc:	ldr	x21, [x20, #120]
  4369c0:	cbz	x21, 4369f0 <ferror@plt+0x33150>
  4369c4:	ldp	x1, x2, [x21, #8]
  4369c8:	ldr	w3, [x21, #24]
  4369cc:	ldr	x4, [x21, #32]
  4369d0:	mov	x0, x19
  4369d4:	bl	433914 <ferror@plt+0x30074>
  4369d8:	cbz	w0, 436948 <ferror@plt+0x330a8>
  4369dc:	ldr	x22, [x21]
  4369e0:	mov	x0, x21
  4369e4:	bl	403510 <free@plt>
  4369e8:	mov	x21, x22
  4369ec:	cbnz	x22, 4369c4 <ferror@plt+0x33124>
  4369f0:	ldr	w8, [x20, #112]
  4369f4:	str	xzr, [x20, #120]
  4369f8:	add	w8, w8, #0x1
  4369fc:	str	w8, [x20, #112]
  436a00:	b	436944 <ferror@plt+0x330a4>
  436a04:	ldr	w8, [x20, #96]
  436a08:	cbz	w8, 436a80 <ferror@plt+0x331e0>
  436a0c:	ldrb	w8, [x23]
  436a10:	mov	x22, x21
  436a14:	cbz	w8, 436a2c <ferror@plt+0x3318c>
  436a18:	ldr	x8, [x20, #104]
  436a1c:	mov	x9, #0xffffffffffffffff    	// #-1
  436a20:	cmp	x8, x21
  436a24:	ccmp	x8, x9, #0x4, cc  // cc = lo, ul, last
  436a28:	csel	x22, x8, x21, ne  // ne = any
  436a2c:	ldr	x24, [x20, #120]
  436a30:	cbz	x24, 436a60 <ferror@plt+0x331c0>
  436a34:	ldp	x1, x2, [x24, #8]
  436a38:	ldr	w3, [x24, #24]
  436a3c:	ldr	x4, [x24, #32]
  436a40:	mov	x0, x19
  436a44:	bl	433914 <ferror@plt+0x30074>
  436a48:	cbz	w0, 436948 <ferror@plt+0x330a8>
  436a4c:	ldr	x25, [x24]
  436a50:	mov	x0, x24
  436a54:	bl	403510 <free@plt>
  436a58:	mov	x24, x25
  436a5c:	cbnz	x25, 436a34 <ferror@plt+0x33194>
  436a60:	mov	x0, x19
  436a64:	mov	x1, x22
  436a68:	str	xzr, [x20, #120]
  436a6c:	bl	433194 <ferror@plt+0x2f8f4>
  436a70:	cbz	w0, 436948 <ferror@plt+0x330a8>
  436a74:	mov	x8, #0xffffffffffffffff    	// #-1
  436a78:	str	wzr, [x20, #96]
  436a7c:	str	x8, [x20, #104]
  436a80:	ldrb	w8, [x23]
  436a84:	cbz	w8, 436944 <ferror@plt+0x330a4>
  436a88:	ldr	x19, [x20, #32]
  436a8c:	cbz	x19, 436e5c <ferror@plt+0x335bc>
  436a90:	cmp	w8, #0x2f
  436a94:	b.ne	436e6c <ferror@plt+0x335cc>  // b.any
  436a98:	mov	x0, x23
  436a9c:	bl	4032c0 <xstrdup@plt>
  436aa0:	b	436e7c <ferror@plt+0x335dc>
  436aa4:	cmp	w25, #0xc
  436aa8:	b.eq	436944 <ferror@plt+0x330a4>  // b.none
  436aac:	b	436c2c <ferror@plt+0x3338c>
  436ab0:	cmp	w25, #0xa2
  436ab4:	b.ne	436c2c <ferror@plt+0x3338c>  // b.any
  436ab8:	ldr	x8, [x20, #80]
  436abc:	cbz	x8, 436e44 <ferror@plt+0x335a4>
  436ac0:	ldr	x9, [x8, #8]
  436ac4:	ldr	w11, [x20, #128]
  436ac8:	str	x9, [x20, #80]
  436acc:	ldr	w10, [x8, #32]
  436ad0:	cmp	w10, w11
  436ad4:	b.cs	436e44 <ferror@plt+0x335a4>  // b.hs, b.nlast
  436ad8:	ldr	x11, [x20, #136]
  436adc:	ldr	x10, [x11, x10, lsl #3]
  436ae0:	str	x10, [x8, #40]
  436ae4:	cbz	x9, 436e44 <ferror@plt+0x335a4>
  436ae8:	add	x8, x9, #0x10
  436aec:	b	436e48 <ferror@plt+0x335a8>
  436af0:	ldr	w8, [x20, #128]
  436af4:	ldr	x0, [x20, #136]
  436af8:	add	w8, w8, #0x1
  436afc:	lsl	x1, x8, #3
  436b00:	str	w8, [x20, #128]
  436b04:	bl	4031e0 <xrealloc@plt>
  436b08:	ldr	x22, [x20, #88]
  436b0c:	str	x0, [x20, #136]
  436b10:	cbz	x22, 436de8 <ferror@plt+0x33548>
  436b14:	mov	x19, x0
  436b18:	b	436b24 <ferror@plt+0x33284>
  436b1c:	ldr	x22, [x22]
  436b20:	cbz	x22, 436de8 <ferror@plt+0x33548>
  436b24:	ldr	x8, [x22, #24]
  436b28:	cmp	x8, x21
  436b2c:	b.ne	436b1c <ferror@plt+0x3327c>  // b.any
  436b30:	ldr	x0, [x22, #16]
  436b34:	mov	x1, x23
  436b38:	bl	4034a0 <strcmp@plt>
  436b3c:	cbnz	w0, 436b1c <ferror@plt+0x3327c>
  436b40:	ldr	w8, [x20, #128]
  436b44:	ldr	x9, [x22, #40]
  436b48:	sub	w8, w8, #0x1
  436b4c:	str	x9, [x19, w8, uxtw #3]
  436b50:	b	436944 <ferror@plt+0x330a4>
  436b54:	cmp	w24, #0x1
  436b58:	b.ne	436b64 <ferror@plt+0x332c4>  // b.any
  436b5c:	ldr	w8, [x20, #68]
  436b60:	cbnz	w8, 436944 <ferror@plt+0x330a4>
  436b64:	ldr	x22, [x20, #120]
  436b68:	cbz	x22, 436b98 <ferror@plt+0x332f8>
  436b6c:	ldp	x1, x2, [x22, #8]
  436b70:	ldr	w3, [x22, #24]
  436b74:	ldr	x4, [x22, #32]
  436b78:	mov	x0, x19
  436b7c:	bl	433914 <ferror@plt+0x30074>
  436b80:	cbz	w0, 436948 <ferror@plt+0x330a8>
  436b84:	ldr	x23, [x22]
  436b88:	mov	x0, x22
  436b8c:	bl	403510 <free@plt>
  436b90:	mov	x22, x23
  436b94:	cbnz	x23, 436b6c <ferror@plt+0x332cc>
  436b98:	ldp	x8, x9, [x20, #48]
  436b9c:	mov	x0, x19
  436ba0:	str	xzr, [x20, #120]
  436ba4:	add	x8, x8, x21
  436ba8:	add	x1, x8, x9
  436bac:	bl	4332c8 <ferror@plt+0x2fa28>
  436bb0:	cbz	w0, 436948 <ferror@plt+0x330a8>
  436bb4:	ldr	w8, [x20, #112]
  436bb8:	sub	w9, w8, #0x1
  436bbc:	cmp	w8, #0x0
  436bc0:	str	w9, [x20, #112]
  436bc4:	b.gt	436944 <ferror@plt+0x330a4>
  436bc8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  436bcc:	ldr	x19, [x8, #3784]
  436bd0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  436bd4:	add	x1, x1, #0x5f2
  436bd8:	b	436fcc <ferror@plt+0x3372c>
  436bdc:	mov	x0, x19
  436be0:	mov	x1, x23
  436be4:	bl	433534 <ferror@plt+0x2fc94>
  436be8:	cbnz	w0, 436944 <ferror@plt+0x330a4>
  436bec:	b	436948 <ferror@plt+0x330a8>
  436bf0:	mov	x0, x19
  436bf4:	mov	x1, x23
  436bf8:	bl	433578 <ferror@plt+0x2fcd8>
  436bfc:	cbnz	w0, 436944 <ferror@plt+0x330a4>
  436c00:	b	436948 <ferror@plt+0x330a8>
  436c04:	ldrb	w9, [x23]
  436c08:	ldr	w8, [x20, #96]
  436c0c:	cbz	w9, 436e90 <ferror@plt+0x335f0>
  436c10:	cbz	w8, 436c2c <ferror@plt+0x3338c>
  436c14:	ldr	x8, [x20, #104]
  436c18:	cmn	x8, #0x1
  436c1c:	b.eq	436c28 <ferror@plt+0x33388>  // b.none
  436c20:	cmp	x8, x21
  436c24:	b.ls	436c2c <ferror@plt+0x3338c>  // b.plast
  436c28:	str	x21, [x20, #104]
  436c2c:	mov	w1, #0x3a                  	// #58
  436c30:	mov	x0, x23
  436c34:	bl	403560 <strchr@plt>
  436c38:	cbz	x0, 436ccc <ferror@plt+0x3342c>
  436c3c:	ldrb	w8, [x0, #1]
  436c40:	orr	w8, w8, #0x20
  436c44:	cmp	w8, #0x66
  436c48:	b.ne	436ccc <ferror@plt+0x3342c>  // b.any
  436c4c:	ldr	w8, [x20, #96]
  436c50:	cbz	w8, 436cb8 <ferror@plt+0x33418>
  436c54:	ldr	x8, [x20, #104]
  436c58:	ldr	x26, [x20, #120]
  436c5c:	mov	x9, #0xffffffffffffffff    	// #-1
  436c60:	cmp	x8, x21
  436c64:	ccmp	x8, x9, #0x4, cc  // cc = lo, ul, last
  436c68:	csel	x24, x8, x21, ne  // ne = any
  436c6c:	cbz	x26, 436c9c <ferror@plt+0x333fc>
  436c70:	ldp	x1, x2, [x26, #8]
  436c74:	ldr	w3, [x26, #24]
  436c78:	ldr	x4, [x26, #32]
  436c7c:	mov	x0, x19
  436c80:	bl	433914 <ferror@plt+0x30074>
  436c84:	cbz	w0, 436948 <ferror@plt+0x330a8>
  436c88:	ldr	x27, [x26]
  436c8c:	mov	x0, x26
  436c90:	bl	403510 <free@plt>
  436c94:	mov	x26, x27
  436c98:	cbnz	x27, 436c70 <ferror@plt+0x333d0>
  436c9c:	mov	x0, x19
  436ca0:	mov	x1, x24
  436ca4:	str	xzr, [x20, #120]
  436ca8:	bl	433194 <ferror@plt+0x2f8f4>
  436cac:	cbz	w0, 436948 <ferror@plt+0x330a8>
  436cb0:	mov	x8, #0xffffffffffffffff    	// #-1
  436cb4:	str	x8, [x20, #104]
  436cb8:	ldr	w8, [x20, #8]
  436cbc:	cbz	w8, 436cc4 <ferror@plt+0x33424>
  436cc0:	str	x21, [x20, #56]
  436cc4:	mov	w8, #0x1                   	// #1
  436cc8:	str	w8, [x20, #96]
  436ccc:	mov	w1, #0x3a                  	// #58
  436cd0:	mov	x0, x23
  436cd4:	bl	403560 <strchr@plt>
  436cd8:	str	x0, [sp, #8]
  436cdc:	cbz	x0, 436944 <ferror@plt+0x330a4>
  436ce0:	mov	x26, x0
  436ce4:	add	x24, x23, x22
  436ce8:	ldrb	w8, [x26, #1]
  436cec:	cmp	w8, #0x3a
  436cf0:	b.ne	436f14 <ferror@plt+0x33674>  // b.any
  436cf4:	add	x0, x26, #0x2
  436cf8:	mov	w1, #0x3a                  	// #58
  436cfc:	bl	403560 <strchr@plt>
  436d00:	mov	x26, x0
  436d04:	str	x0, [sp, #8]
  436d08:	cbnz	x0, 436ce8 <ferror@plt+0x33448>
  436d0c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  436d10:	ldr	x19, [x8, #3784]
  436d14:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  436d18:	add	x1, x1, #0x649
  436d1c:	mov	w2, #0x5                   	// #5
  436d20:	bl	403700 <dcgettext@plt>
  436d24:	mov	x1, x0
  436d28:	mov	x0, x19
  436d2c:	mov	x2, x23
  436d30:	bl	403880 <fprintf@plt>
  436d34:	mov	w0, wzr
  436d38:	b	436948 <ferror@plt+0x330a8>
  436d3c:	cbz	x23, 436d68 <ferror@plt+0x334c8>
  436d40:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  436d44:	add	x1, x1, #0x605
  436d48:	mov	x0, x23
  436d4c:	bl	4034a0 <strcmp@plt>
  436d50:	cbz	w0, 436f7c <ferror@plt+0x336dc>
  436d54:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  436d58:	add	x1, x1, #0x614
  436d5c:	mov	x0, x23
  436d60:	bl	4034a0 <strcmp@plt>
  436d64:	cbz	w0, 436f88 <ferror@plt+0x336e8>
  436d68:	mov	w8, #0x1                   	// #1
  436d6c:	str	w8, [x20, #68]
  436d70:	b	436944 <ferror@plt+0x330a4>
  436d74:	ldr	w8, [x20, #96]
  436d78:	sxtw	x1, w24
  436d7c:	cbz	w8, 436efc <ferror@plt+0x3365c>
  436d80:	ldr	x8, [x20, #56]
  436d84:	b	436f00 <ferror@plt+0x33660>
  436d88:	mov	w0, #0x30                  	// #48
  436d8c:	bl	403290 <xmalloc@plt>
  436d90:	ldr	q0, [x20, #80]
  436d94:	stp	x23, x21, [x0, #16]
  436d98:	mov	x22, x0
  436d9c:	ext	v0.16b, v0.16b, v0.16b, #8
  436da0:	str	q0, [x0]
  436da4:	ldr	w8, [x20, #128]
  436da8:	str	xzr, [x0, #40]
  436dac:	str	w8, [x0, #32]
  436db0:	stp	x0, x0, [x20, #80]
  436db4:	ldr	x0, [x20, #136]
  436db8:	add	w8, w8, #0x1
  436dbc:	lsl	x1, x8, #3
  436dc0:	str	w8, [x20, #128]
  436dc4:	bl	4031e0 <xrealloc@plt>
  436dc8:	str	x0, [x20, #136]
  436dcc:	ldr	w8, [x22, #32]
  436dd0:	str	xzr, [x0, x8, lsl #3]
  436dd4:	mov	x0, x19
  436dd8:	mov	x1, x23
  436ddc:	bl	432ec0 <ferror@plt+0x2f620>
  436de0:	cbnz	w0, 436944 <ferror@plt+0x330a4>
  436de4:	b	436948 <ferror@plt+0x330a8>
  436de8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  436dec:	add	x1, x1, #0xb1d
  436df0:	mov	w2, #0x5                   	// #5
  436df4:	mov	x0, xzr
  436df8:	bl	403700 <dcgettext@plt>
  436dfc:	adrp	x8, 468000 <_sch_istable+0x1c50>
  436e00:	ldr	x19, [x8, #3784]
  436e04:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  436e08:	mov	x21, x0
  436e0c:	add	x1, x1, #0x657
  436e10:	mov	w2, #0x5                   	// #5
  436e14:	mov	x0, xzr
  436e18:	bl	403700 <dcgettext@plt>
  436e1c:	mov	x1, x0
  436e20:	mov	x0, x19
  436e24:	mov	x2, x21
  436e28:	mov	x3, x23
  436e2c:	bl	403880 <fprintf@plt>
  436e30:	ldr	w8, [x20, #128]
  436e34:	ldr	x9, [x20, #136]
  436e38:	sub	w8, w8, #0x1
  436e3c:	str	xzr, [x9, w8, uxtw #3]
  436e40:	b	436944 <ferror@plt+0x330a4>
  436e44:	add	x8, x20, #0x48
  436e48:	ldr	x1, [x8]
  436e4c:	mov	x0, x19
  436e50:	bl	432ec0 <ferror@plt+0x2f620>
  436e54:	cbnz	w0, 436944 <ferror@plt+0x330a4>
  436e58:	b	436948 <ferror@plt+0x330a8>
  436e5c:	mov	x0, x23
  436e60:	bl	4032c0 <xstrdup@plt>
  436e64:	stp	x0, x21, [x20, #32]
  436e68:	b	436944 <ferror@plt+0x330a4>
  436e6c:	mov	x0, x19
  436e70:	mov	x1, x23
  436e74:	mov	x2, xzr
  436e78:	bl	403200 <concat@plt>
  436e7c:	str	x0, [x20, #32]
  436e80:	mov	x0, x19
  436e84:	bl	403510 <free@plt>
  436e88:	str	x21, [x20, #40]
  436e8c:	b	436944 <ferror@plt+0x330a4>
  436e90:	cbz	w8, 436944 <ferror@plt+0x330a4>
  436e94:	ldr	w8, [x20, #8]
  436e98:	cbz	w8, 436ea4 <ferror@plt+0x33604>
  436e9c:	ldr	x8, [x20, #56]
  436ea0:	add	x21, x8, x21
  436ea4:	ldr	x22, [x20, #120]
  436ea8:	cbz	x22, 436ed8 <ferror@plt+0x33638>
  436eac:	ldp	x1, x2, [x22, #8]
  436eb0:	ldr	w3, [x22, #24]
  436eb4:	ldr	x4, [x22, #32]
  436eb8:	mov	x0, x19
  436ebc:	bl	433914 <ferror@plt+0x30074>
  436ec0:	cbz	w0, 436948 <ferror@plt+0x330a8>
  436ec4:	ldr	x23, [x22]
  436ec8:	mov	x0, x22
  436ecc:	bl	403510 <free@plt>
  436ed0:	mov	x22, x23
  436ed4:	cbnz	x23, 436eac <ferror@plt+0x3360c>
  436ed8:	mov	x0, x19
  436edc:	mov	x1, x21
  436ee0:	str	xzr, [x20, #120]
  436ee4:	bl	433194 <ferror@plt+0x2f8f4>
  436ee8:	cbz	w0, 436948 <ferror@plt+0x330a8>
  436eec:	mov	x8, #0xffffffffffffffff    	// #-1
  436ef0:	str	wzr, [x20, #96]
  436ef4:	str	x8, [x20, #104]
  436ef8:	b	436944 <ferror@plt+0x330a4>
  436efc:	mov	x8, xzr
  436f00:	add	x2, x8, x21
  436f04:	mov	x0, x19
  436f08:	bl	433344 <ferror@plt+0x2faa4>
  436f0c:	cbnz	w0, 436944 <ferror@plt+0x330a4>
  436f10:	b	436948 <ferror@plt+0x330a8>
  436f14:	ldrb	w8, [x23]
  436f18:	add	x28, x26, #0x1
  436f1c:	cmp	w8, #0x24
  436f20:	b.ne	436f54 <ferror@plt+0x336b4>  // b.any
  436f24:	ldrb	w8, [x23, #1]
  436f28:	sub	w8, w8, #0x58
  436f2c:	cmp	w8, #0x1e
  436f30:	b.hi	4370dc <ferror@plt+0x3383c>  // b.pmore
  436f34:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  436f38:	add	x9, x9, #0x20f
  436f3c:	adr	x10, 436f54 <ferror@plt+0x336b4>
  436f40:	ldrb	w11, [x9, x8]
  436f44:	add	x10, x10, x11, lsl #2
  436f48:	adrp	x22, 451000 <warn@@Base+0x10e9c>
  436f4c:	add	x22, x22, #0x622
  436f50:	br	x10
  436f54:	subs	x27, x26, x23
  436f58:	b.eq	436f74 <ferror@plt+0x336d4>  // b.none
  436f5c:	mov	x9, x23
  436f60:	ldrb	w8, [x9], #1
  436f64:	cmp	x26, x9
  436f68:	b.ne	436f94 <ferror@plt+0x336f4>  // b.any
  436f6c:	cmp	w8, #0x20
  436f70:	b.ne	436f94 <ferror@plt+0x336f4>  // b.any
  436f74:	mov	x22, xzr
  436f78:	b	436ff4 <ferror@plt+0x33754>
  436f7c:	mov	w8, #0x2                   	// #2
  436f80:	str	w8, [x20, #64]
  436f84:	b	436944 <ferror@plt+0x330a4>
  436f88:	mov	w8, #0x1                   	// #1
  436f8c:	str	w8, [x20, #64]
  436f90:	b	436944 <ferror@plt+0x330a4>
  436f94:	add	w8, w27, #0x1
  436f98:	sxtw	x0, w8
  436f9c:	bl	403290 <xmalloc@plt>
  436fa0:	sxtw	x27, w27
  436fa4:	mov	x1, x23
  436fa8:	mov	x2, x27
  436fac:	mov	x22, x0
  436fb0:	bl	402f70 <memcpy@plt>
  436fb4:	strb	wzr, [x22, x27]
  436fb8:	b	436ff4 <ferror@plt+0x33754>
  436fbc:	adrp	x8, 468000 <_sch_istable+0x1c50>
  436fc0:	ldr	x19, [x8, #3784]
  436fc4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  436fc8:	add	x1, x1, #0x5d5
  436fcc:	mov	w2, #0x5                   	// #5
  436fd0:	mov	x0, xzr
  436fd4:	bl	403700 <dcgettext@plt>
  436fd8:	mov	x1, x0
  436fdc:	mov	x0, x19
  436fe0:	bl	403880 <fprintf@plt>
  436fe4:	mov	w0, wzr
  436fe8:	b	436948 <ferror@plt+0x330a8>
  436fec:	adrp	x22, 451000 <warn@@Base+0x10e9c>
  436ff0:	add	x22, x22, #0x627
  436ff4:	str	x28, [sp, #8]
  436ff8:	ldrb	w8, [x28]
  436ffc:	adrp	x9, 466000 <warn@@Base+0x25e9c>
  437000:	add	x9, x9, #0x3b0
  437004:	ldrh	w9, [x9, x8, lsl #1]
  437008:	tbnz	w9, #2, 437050 <ferror@plt+0x337b0>
  43700c:	cmp	w8, #0x28
  437010:	b.eq	437050 <ferror@plt+0x337b0>  // b.none
  437014:	cmp	w8, #0x2d
  437018:	b.eq	437050 <ferror@plt+0x337b0>  // b.none
  43701c:	cbz	w8, 437688 <ferror@plt+0x33de8>
  437020:	add	x8, x26, #0x2
  437024:	str	x8, [sp, #8]
  437028:	ldrb	w27, [x26, #1]
  43702c:	sub	w9, w27, #0x43
  437030:	cmp	w9, #0x33
  437034:	b.hi	437688 <ferror@plt+0x33de8>  // b.pmore
  437038:	adrp	x10, 451000 <warn@@Base+0x10e9c>
  43703c:	add	x10, x10, #0x22e
  437040:	adr	x11, 437050 <ferror@plt+0x337b0>
  437044:	ldrh	w12, [x10, x9, lsl #1]
  437048:	add	x11, x11, x12, lsl #2
  43704c:	br	x11
  437050:	add	x3, sp, #0x8
  437054:	mov	x0, x19
  437058:	mov	x1, x20
  43705c:	mov	x2, xzr
  437060:	mov	x4, xzr
  437064:	mov	x5, x24
  437068:	bl	437798 <ferror@plt+0x33ef8>
  43706c:	cbz	x0, 436d34 <ferror@plt+0x33494>
  437070:	ldr	w8, [x20, #96]
  437074:	mov	x23, x0
  437078:	cbz	w8, 4370bc <ferror@plt+0x3381c>
  43707c:	ldr	w8, [x20, #64]
  437080:	cbz	w8, 4370b4 <ferror@plt+0x33814>
  437084:	mov	w0, #0x28                  	// #40
  437088:	bl	403290 <xmalloc@plt>
  43708c:	movi	v0.2d, #0x0
  437090:	mov	w8, #0x4                   	// #4
  437094:	stp	q0, q0, [x0]
  437098:	ldr	x9, [x20, #120]
  43709c:	stp	x22, x23, [x0, #8]
  4370a0:	str	w8, [x0, #24]
  4370a4:	str	x21, [x0, #32]
  4370a8:	str	x9, [x0]
  4370ac:	str	x0, [x20, #120]
  4370b0:	b	436944 <ferror@plt+0x330a4>
  4370b4:	ldr	w8, [x20, #68]
  4370b8:	cbz	w8, 437084 <ferror@plt+0x337e4>
  4370bc:	mov	w3, #0x4                   	// #4
  4370c0:	mov	x0, x19
  4370c4:	mov	x1, x22
  4370c8:	mov	x2, x23
  4370cc:	mov	x4, x21
  4370d0:	bl	433914 <ferror@plt+0x30074>
  4370d4:	cbnz	w0, 436944 <ferror@plt+0x330a4>
  4370d8:	b	436d34 <ferror@plt+0x33494>
  4370dc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4370e0:	add	x1, x1, #0x630
  4370e4:	mov	w2, #0x5                   	// #5
  4370e8:	mov	x0, xzr
  4370ec:	bl	403700 <dcgettext@plt>
  4370f0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4370f4:	ldr	x22, [x8, #3784]
  4370f8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4370fc:	mov	x27, x0
  437100:	add	x1, x1, #0x657
  437104:	mov	w2, #0x5                   	// #5
  437108:	mov	x0, xzr
  43710c:	bl	403700 <dcgettext@plt>
  437110:	mov	x1, x0
  437114:	mov	x0, x22
  437118:	mov	x2, x27
  43711c:	mov	x3, x23
  437120:	bl	403880 <fprintf@plt>
  437124:	subs	x27, x26, x23
  437128:	b.ne	436f5c <ferror@plt+0x336bc>  // b.any
  43712c:	b	436f74 <ferror@plt+0x336d4>
  437130:	add	x3, sp, #0x8
  437134:	mov	x0, x19
  437138:	mov	x1, x20
  43713c:	mov	x2, xzr
  437140:	mov	x4, xzr
  437144:	mov	x5, x24
  437148:	bl	437798 <ferror@plt+0x33ef8>
  43714c:	cbz	x0, 436d34 <ferror@plt+0x33494>
  437150:	cmp	w27, #0x46
  437154:	mov	x2, x0
  437158:	cset	w3, eq  // eq = none
  43715c:	mov	x0, x19
  437160:	mov	x1, x22
  437164:	mov	x4, x21
  437168:	bl	432f94 <ferror@plt+0x2f6f4>
  43716c:	cbz	w0, 436d34 <ferror@plt+0x33494>
  437170:	ldr	x8, [sp, #8]
  437174:	ldrb	w9, [x8]
  437178:	cmp	w9, #0x3b
  43717c:	b.ne	436944 <ferror@plt+0x330a4>  // b.any
  437180:	add	x8, x8, #0x1
  437184:	add	x3, sp, #0x8
  437188:	mov	x0, x19
  43718c:	mov	x1, x20
  437190:	mov	x2, xzr
  437194:	mov	x4, xzr
  437198:	mov	x5, x24
  43719c:	str	x8, [sp, #8]
  4371a0:	bl	437798 <ferror@plt+0x33ef8>
  4371a4:	cbnz	x0, 437170 <ferror@plt+0x338d0>
  4371a8:	b	436d34 <ferror@plt+0x33494>
  4371ac:	add	x3, sp, #0x8
  4371b0:	mov	x0, x19
  4371b4:	mov	x1, x20
  4371b8:	mov	x2, xzr
  4371bc:	mov	x4, xzr
  4371c0:	mov	x5, x24
  4371c4:	bl	437798 <ferror@plt+0x33ef8>
  4371c8:	cbz	x0, 436d34 <ferror@plt+0x33494>
  4371cc:	mov	x2, x0
  4371d0:	mov	x0, x19
  4371d4:	mov	x1, x22
  4371d8:	mov	x3, x21
  4371dc:	bl	4338d0 <ferror@plt+0x30030>
  4371e0:	cbnz	w0, 436944 <ferror@plt+0x330a4>
  4371e4:	b	436d34 <ferror@plt+0x33494>
  4371e8:	add	x3, sp, #0x8
  4371ec:	mov	x0, x19
  4371f0:	mov	x1, x20
  4371f4:	mov	x2, xzr
  4371f8:	mov	x4, xzr
  4371fc:	mov	x5, x24
  437200:	bl	437798 <ferror@plt+0x33ef8>
  437204:	cbz	x0, 436d34 <ferror@plt+0x33494>
  437208:	mov	x23, x0
  43720c:	cbz	x22, 4376c8 <ferror@plt+0x33e28>
  437210:	ldr	x8, [x20, #24]
  437214:	cmp	x8, #0x1
  437218:	b.lt	437790 <ferror@plt+0x33ef0>  // b.tstop
  43721c:	ldr	x9, [x20]
  437220:	ldr	x20, [x20, #16]
  437224:	ldrb	w24, [x22]
  437228:	ldr	x9, [x9, #8]
  43722c:	ldrb	w26, [x9, #28]
  437230:	cbz	w26, 437748 <ferror@plt+0x33ea8>
  437234:	add	x27, x8, #0x1
  437238:	b	43724c <ferror@plt+0x339ac>
  43723c:	sub	x27, x27, #0x1
  437240:	cmp	x27, #0x1
  437244:	add	x20, x20, #0x8
  437248:	b.le	437790 <ferror@plt+0x33ef0>
  43724c:	ldr	x25, [x20]
  437250:	ldr	x8, [x25, #8]
  437254:	mov	x9, x8
  437258:	ldrb	w10, [x9], #1
  43725c:	cmp	w10, w26
  437260:	csel	x10, x8, x9, ne  // ne = any
  437264:	ldrb	w10, [x10]
  437268:	csel	x0, x9, x8, eq  // eq = none
  43726c:	cmp	w10, w24
  437270:	b.ne	43723c <ferror@plt+0x3399c>  // b.any
  437274:	mov	x1, x22
  437278:	bl	4034a0 <strcmp@plt>
  43727c:	cbnz	w0, 43723c <ferror@plt+0x3399c>
  437280:	b	437780 <ferror@plt+0x33ee0>
  437284:	cmp	w25, #0x24
  437288:	b.ne	4372d4 <ferror@plt+0x33a34>  // b.any
  43728c:	ldrb	w9, [x8]
  437290:	cmp	w9, #0x3b
  437294:	b.ne	436944 <ferror@plt+0x330a4>  // b.any
  437298:	add	x8, x8, #0x1
  43729c:	add	x3, sp, #0x8
  4372a0:	mov	x0, x19
  4372a4:	mov	x1, x20
  4372a8:	mov	x2, xzr
  4372ac:	mov	x4, xzr
  4372b0:	mov	x5, x24
  4372b4:	str	x8, [sp, #8]
  4372b8:	bl	437798 <ferror@plt+0x33ef8>
  4372bc:	cbz	x0, 436d34 <ferror@plt+0x33494>
  4372c0:	ldr	x8, [sp, #8]
  4372c4:	ldrb	w9, [x8]
  4372c8:	cmp	w9, #0x3b
  4372cc:	b.eq	437298 <ferror@plt+0x339f8>  // b.none
  4372d0:	b	436944 <ferror@plt+0x330a4>
  4372d4:	add	x3, sp, #0x8
  4372d8:	mov	x0, x19
  4372dc:	mov	x1, x20
  4372e0:	mov	x2, xzr
  4372e4:	mov	x4, xzr
  4372e8:	mov	x5, x24
  4372ec:	bl	437798 <ferror@plt+0x33ef8>
  4372f0:	cbz	x0, 436d34 <ferror@plt+0x33494>
  4372f4:	mov	x2, x0
  4372f8:	mov	w3, #0x2                   	// #2
  4372fc:	b	437614 <ferror@plt+0x33d74>
  437300:	add	x3, sp, #0x8
  437304:	mov	x0, x19
  437308:	mov	x1, x20
  43730c:	mov	x2, xzr
  437310:	mov	x4, xzr
  437314:	mov	x5, x24
  437318:	bl	437798 <ferror@plt+0x33ef8>
  43731c:	cbz	x0, 436d34 <ferror@plt+0x33494>
  437320:	mov	x2, x0
  437324:	mov	w3, #0x2                   	// #2
  437328:	mov	x0, x19
  43732c:	mov	x1, x22
  437330:	mov	x4, x21
  437334:	bl	433914 <ferror@plt+0x30074>
  437338:	cbnz	w0, 436944 <ferror@plt+0x330a4>
  43733c:	b	436d34 <ferror@plt+0x33494>
  437340:	ldrb	w8, [x8]
  437344:	cmp	w8, #0x74
  437348:	b.ne	437570 <ferror@plt+0x33cd0>  // b.any
  43734c:	add	x8, x26, #0x3
  437350:	mov	w23, #0x1                   	// #1
  437354:	str	x8, [sp, #8]
  437358:	b	437574 <ferror@plt+0x33cd4>
  43735c:	add	x3, sp, #0x8
  437360:	mov	x0, x19
  437364:	mov	x1, x20
  437368:	mov	x2, xzr
  43736c:	mov	x4, xzr
  437370:	mov	x5, x24
  437374:	bl	437798 <ferror@plt+0x33ef8>
  437378:	cbz	x0, 436d34 <ferror@plt+0x33494>
  43737c:	ldr	w8, [x20, #96]
  437380:	mov	x23, x0
  437384:	cbz	w8, 4376e0 <ferror@plt+0x33e40>
  437388:	ldr	w8, [x20, #64]
  43738c:	cbz	w8, 4376d8 <ferror@plt+0x33e38>
  437390:	mov	w0, #0x28                  	// #40
  437394:	bl	403290 <xmalloc@plt>
  437398:	movi	v0.2d, #0x0
  43739c:	mov	w8, #0x3                   	// #3
  4373a0:	b	437094 <ferror@plt+0x337f4>
  4373a4:	add	x8, x26, #0x3
  4373a8:	str	x8, [sp, #8]
  4373ac:	ldrb	w8, [x26, #3]
  4373b0:	cmp	w8, #0x6e
  4373b4:	b.ne	437688 <ferror@plt+0x33de8>  // b.any
  4373b8:	add	x8, x26, #0x4
  4373bc:	str	x8, [sp, #8]
  4373c0:	ldrb	w8, [x26, #4]
  4373c4:	cmp	w8, #0x30
  4373c8:	b.ne	437688 <ferror@plt+0x33de8>  // b.any
  4373cc:	add	x8, x26, #0x5
  4373d0:	str	x8, [sp, #8]
  4373d4:	add	x8, x26, #0x6
  4373d8:	ldurb	w9, [x8, #-1]
  4373dc:	str	x8, [sp, #8]
  4373e0:	add	x8, x8, #0x1
  4373e4:	cmp	w9, #0x3b
  4373e8:	b.ne	4373d8 <ferror@plt+0x33b38>  // b.any
  4373ec:	b	436944 <ferror@plt+0x330a4>
  4373f0:	add	x3, sp, #0x8
  4373f4:	mov	x0, x19
  4373f8:	mov	x1, x20
  4373fc:	mov	x2, xzr
  437400:	mov	x4, xzr
  437404:	mov	x5, x24
  437408:	bl	437798 <ferror@plt+0x33ef8>
  43740c:	cbz	x0, 436d34 <ferror@plt+0x33494>
  437410:	mov	x2, x0
  437414:	mov	w3, #0x4                   	// #4
  437418:	b	437614 <ferror@plt+0x33d74>
  43741c:	ldrb	w8, [x8]
  437420:	cmp	w8, #0x3d
  437424:	b.ne	437688 <ferror@plt+0x33de8>  // b.any
  437428:	add	x0, x26, #0x4
  43742c:	str	x0, [sp, #8]
  437430:	ldrb	w8, [x26, #3]
  437434:	cmp	w8, #0x65
  437438:	b.eq	43762c <ferror@plt+0x33d8c>  // b.none
  43743c:	cmp	w8, #0x69
  437440:	b.eq	4376a4 <ferror@plt+0x33e04>  // b.none
  437444:	cmp	w8, #0x72
  437448:	b.ne	437688 <ferror@plt+0x33de8>  // b.any
  43744c:	mov	x1, xzr
  437450:	bl	403030 <strtod@plt>
  437454:	mov	x0, x19
  437458:	mov	x1, x22
  43745c:	bl	4336bc <ferror@plt+0x2fe1c>
  437460:	cbnz	w0, 436944 <ferror@plt+0x330a4>
  437464:	b	436d34 <ferror@plt+0x33494>
  437468:	ldrb	w8, [x8]
  43746c:	cmp	w8, #0x46
  437470:	b.ne	4375ec <ferror@plt+0x33d4c>  // b.any
  437474:	add	x8, x26, #0x3
  437478:	add	x3, sp, #0x8
  43747c:	mov	x0, x19
  437480:	mov	x1, x20
  437484:	mov	x2, xzr
  437488:	mov	x4, xzr
  43748c:	mov	x5, x24
  437490:	str	x8, [sp, #8]
  437494:	bl	437798 <ferror@plt+0x33ef8>
  437498:	cbz	x0, 436d34 <ferror@plt+0x33494>
  43749c:	mov	x1, x0
  4374a0:	mov	x0, x19
  4374a4:	mov	x2, xzr
  4374a8:	mov	w3, wzr
  4374ac:	bl	433d80 <ferror@plt+0x304e0>
  4374b0:	mov	x1, x0
  4374b4:	mov	x0, x19
  4374b8:	bl	433d18 <ferror@plt+0x30478>
  4374bc:	b	437608 <ferror@plt+0x33d68>
  4374c0:	add	x3, sp, #0x8
  4374c4:	mov	x0, x19
  4374c8:	mov	x1, x20
  4374cc:	mov	x2, xzr
  4374d0:	mov	x4, xzr
  4374d4:	mov	x5, x24
  4374d8:	bl	437798 <ferror@plt+0x33ef8>
  4374dc:	cbz	x0, 436d34 <ferror@plt+0x33494>
  4374e0:	ldr	w8, [x20, #96]
  4374e4:	mov	x23, x0
  4374e8:	cbz	w8, 4376f0 <ferror@plt+0x33e50>
  4374ec:	ldr	w8, [x20, #64]
  4374f0:	cbz	w8, 4376e8 <ferror@plt+0x33e48>
  4374f4:	mov	w0, #0x28                  	// #40
  4374f8:	bl	403290 <xmalloc@plt>
  4374fc:	movi	v0.2d, #0x0
  437500:	mov	w8, #0x5                   	// #5
  437504:	b	437094 <ferror@plt+0x337f4>
  437508:	add	x3, sp, #0x8
  43750c:	mov	x4, sp
  437510:	mov	x0, x19
  437514:	mov	x1, x20
  437518:	mov	x2, x22
  43751c:	mov	x5, x24
  437520:	bl	437798 <ferror@plt+0x33ef8>
  437524:	cbz	x0, 436d34 <ferror@plt+0x33494>
  437528:	cbz	x22, 436944 <ferror@plt+0x330a4>
  43752c:	mov	x2, x0
  437530:	mov	x0, x19
  437534:	mov	x1, x22
  437538:	bl	434518 <ferror@plt+0x30c78>
  43753c:	cbnz	x0, 4375dc <ferror@plt+0x33d3c>
  437540:	b	436d34 <ferror@plt+0x33494>
  437544:	add	x3, sp, #0x8
  437548:	mov	x0, x19
  43754c:	mov	x1, x20
  437550:	mov	x2, xzr
  437554:	mov	x4, xzr
  437558:	mov	x5, x24
  43755c:	bl	437798 <ferror@plt+0x33ef8>
  437560:	cbz	x0, 436d34 <ferror@plt+0x33494>
  437564:	mov	x2, x0
  437568:	mov	w3, #0x3                   	// #3
  43756c:	b	437614 <ferror@plt+0x33d74>
  437570:	mov	w23, wzr
  437574:	add	x3, sp, #0x8
  437578:	mov	x4, sp
  43757c:	mov	x0, x19
  437580:	mov	x1, x20
  437584:	mov	x2, x22
  437588:	mov	x5, x24
  43758c:	bl	437798 <ferror@plt+0x33ef8>
  437590:	cbz	x0, 436d34 <ferror@plt+0x33494>
  437594:	cbz	x22, 436944 <ferror@plt+0x330a4>
  437598:	ldr	w24, [x20, #424]
  43759c:	mov	x2, x0
  4375a0:	mov	x0, x19
  4375a4:	mov	x1, x22
  4375a8:	bl	4341e0 <ferror@plt+0x30940>
  4375ac:	cbz	x0, 436d34 <ferror@plt+0x33494>
  4375b0:	ldr	x8, [sp]
  4375b4:	mov	x21, x0
  4375b8:	cbz	x8, 4375c0 <ferror@plt+0x33d20>
  4375bc:	str	x21, [x8]
  4375c0:	cbz	w24, 4376f8 <ferror@plt+0x33e58>
  4375c4:	cbz	w23, 436944 <ferror@plt+0x330a4>
  4375c8:	mov	x0, x19
  4375cc:	mov	x1, x22
  4375d0:	mov	x2, x21
  4375d4:	bl	434518 <ferror@plt+0x30c78>
  4375d8:	cbz	x0, 436d34 <ferror@plt+0x33494>
  4375dc:	ldr	x8, [sp]
  4375e0:	cbz	x8, 436944 <ferror@plt+0x330a4>
  4375e4:	str	x0, [x8]
  4375e8:	b	436944 <ferror@plt+0x330a4>
  4375ec:	add	x3, sp, #0x8
  4375f0:	mov	x0, x19
  4375f4:	mov	x1, x20
  4375f8:	mov	x2, xzr
  4375fc:	mov	x4, xzr
  437600:	mov	x5, x24
  437604:	bl	437798 <ferror@plt+0x33ef8>
  437608:	mov	x2, x0
  43760c:	cbz	x0, 436d34 <ferror@plt+0x33494>
  437610:	mov	w3, #0x1                   	// #1
  437614:	mov	x0, x19
  437618:	mov	x1, x22
  43761c:	mov	x4, x21
  437620:	bl	4330cc <ferror@plt+0x2f82c>
  437624:	cbnz	w0, 436944 <ferror@plt+0x330a4>
  437628:	b	436d34 <ferror@plt+0x33494>
  43762c:	add	x3, sp, #0x8
  437630:	mov	x0, x19
  437634:	mov	x1, x20
  437638:	mov	x2, xzr
  43763c:	mov	x4, xzr
  437640:	mov	x5, x24
  437644:	bl	437798 <ferror@plt+0x33ef8>
  437648:	cbz	x0, 436d34 <ferror@plt+0x33494>
  43764c:	mov	x20, x0
  437650:	ldr	x0, [sp, #8]
  437654:	ldrb	w8, [x0]
  437658:	cmp	w8, #0x2c
  43765c:	b.ne	437688 <ferror@plt+0x33de8>  // b.any
  437660:	mov	w2, #0xa                   	// #10
  437664:	mov	x1, xzr
  437668:	bl	4034e0 <strtol@plt>
  43766c:	sxtw	x3, w0
  437670:	mov	x0, x19
  437674:	mov	x1, x22
  437678:	mov	x2, x20
  43767c:	bl	4337b8 <ferror@plt+0x2ff18>
  437680:	cbnz	w0, 436944 <ferror@plt+0x330a4>
  437684:	b	436d34 <ferror@plt+0x33494>
  437688:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43768c:	ldr	x19, [x8, #3784]
  437690:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  437694:	add	x1, x1, #0x649
  437698:	mov	w2, #0x5                   	// #5
  43769c:	mov	x0, xzr
  4376a0:	b	436d20 <ferror@plt+0x33480>
  4376a4:	mov	w2, #0xa                   	// #10
  4376a8:	mov	x1, xzr
  4376ac:	bl	4034e0 <strtol@plt>
  4376b0:	sxtw	x2, w0
  4376b4:	mov	x0, x19
  4376b8:	mov	x1, x22
  4376bc:	bl	4335bc <ferror@plt+0x2fd1c>
  4376c0:	cbnz	w0, 436944 <ferror@plt+0x330a4>
  4376c4:	b	436d34 <ferror@plt+0x33494>
  4376c8:	mov	w3, #0x1                   	// #1
  4376cc:	mov	x0, x19
  4376d0:	mov	x1, xzr
  4376d4:	b	4370c8 <ferror@plt+0x33828>
  4376d8:	ldr	w8, [x20, #68]
  4376dc:	cbz	w8, 437390 <ferror@plt+0x33af0>
  4376e0:	mov	w3, #0x3                   	// #3
  4376e4:	b	4370c0 <ferror@plt+0x33820>
  4376e8:	ldr	w8, [x20, #68]
  4376ec:	cbz	w8, 4374f4 <ferror@plt+0x33c54>
  4376f0:	mov	w3, #0x5                   	// #5
  4376f4:	b	4370c0 <ferror@plt+0x33820>
  4376f8:	ldr	x24, [x20, #416]
  4376fc:	cbz	x24, 4375c4 <ferror@plt+0x33d24>
  437700:	ldrb	w25, [x22]
  437704:	add	x20, x20, #0x1a0
  437708:	b	437718 <ferror@plt+0x33e78>
  43770c:	mov	x20, x24
  437710:	ldr	x24, [x24]
  437714:	cbz	x24, 4375c4 <ferror@plt+0x33d24>
  437718:	ldr	x0, [x24, #8]
  43771c:	ldrb	w8, [x0]
  437720:	cmp	w8, w25
  437724:	b.ne	43770c <ferror@plt+0x33e6c>  // b.any
  437728:	mov	x1, x22
  43772c:	bl	4034a0 <strcmp@plt>
  437730:	cbnz	w0, 43770c <ferror@plt+0x33e6c>
  437734:	str	x21, [x24, #24]
  437738:	ldr	x8, [x20]
  43773c:	ldr	x8, [x8]
  437740:	str	x8, [x20]
  437744:	b	4375c4 <ferror@plt+0x33d24>
  437748:	add	x26, x8, #0x1
  43774c:	b	437760 <ferror@plt+0x33ec0>
  437750:	sub	x26, x26, #0x1
  437754:	cmp	x26, #0x1
  437758:	add	x20, x20, #0x8
  43775c:	b.le	437790 <ferror@plt+0x33ef0>
  437760:	ldr	x25, [x20]
  437764:	ldr	x0, [x25, #8]
  437768:	ldrb	w8, [x0]
  43776c:	cmp	w8, w24
  437770:	b.ne	437750 <ferror@plt+0x33eb0>  // b.any
  437774:	mov	x1, x22
  437778:	bl	4034a0 <strcmp@plt>
  43777c:	cbnz	w0, 437750 <ferror@plt+0x33eb0>
  437780:	ldr	x8, [x25, #32]
  437784:	ldr	x9, [x25, #16]
  437788:	ldr	x8, [x8, #40]
  43778c:	add	x21, x8, x9
  437790:	mov	w3, #0x1                   	// #1
  437794:	b	4370c0 <ferror@plt+0x33820>
  437798:	sub	sp, sp, #0x180
  43779c:	stp	x28, x27, [sp, #304]
  4377a0:	stp	x24, x23, [sp, #336]
  4377a4:	stp	x22, x21, [sp, #352]
  4377a8:	stp	x20, x19, [sp, #368]
  4377ac:	mov	x23, x5
  4377b0:	mov	x21, x4
  4377b4:	mov	x22, x3
  4377b8:	mov	x24, x2
  4377bc:	mov	x20, x1
  4377c0:	mov	x27, x0
  4377c4:	stp	x29, x30, [sp, #288]
  4377c8:	stp	x26, x25, [sp, #320]
  4377cc:	add	x29, sp, #0x120
  4377d0:	cbz	x4, 4377d8 <ferror@plt+0x33f38>
  4377d4:	str	xzr, [x21]
  4377d8:	ldr	x19, [x22]
  4377dc:	cmp	x19, x23
  4377e0:	b.cs	4386d0 <ferror@plt+0x34e30>  // b.hs, b.nlast
  4377e4:	str	wzr, [x20, #424]
  4377e8:	ldrb	w8, [x19]
  4377ec:	adrp	x9, 466000 <warn@@Base+0x25e9c>
  4377f0:	add	x9, x9, #0x3b0
  4377f4:	stur	x27, [x29, #-104]
  4377f8:	ldrh	w9, [x9, x8, lsl #1]
  4377fc:	tbnz	w9, #2, 437810 <ferror@plt+0x33f70>
  437800:	cmp	w8, #0x28
  437804:	b.eq	437810 <ferror@plt+0x33f70>  // b.none
  437808:	cmp	w8, #0x2d
  43780c:	b.ne	4378a8 <ferror@plt+0x34008>  // b.any
  437810:	cmp	w8, #0x28
  437814:	b.ne	437868 <ferror@plt+0x33fc8>  // b.any
  437818:	add	x25, x19, #0x1
  43781c:	cmp	x25, x23
  437820:	str	x25, [x22]
  437824:	b.cs	438414 <ferror@plt+0x34b74>  // b.hs, b.nlast
  437828:	ldrb	w8, [x25]
  43782c:	cbz	w8, 438414 <ferror@plt+0x34b74>
  437830:	bl	4037d0 <__errno_location@plt>
  437834:	mov	x27, x0
  437838:	str	wzr, [x0]
  43783c:	mov	x0, x25
  437840:	mov	x1, x22
  437844:	mov	w2, wzr
  437848:	bl	402fc0 <strtoul@plt>
  43784c:	mov	x26, x0
  437850:	cmn	x0, #0x1
  437854:	b.ne	438418 <ferror@plt+0x34b78>  // b.any
  437858:	ldr	w8, [x27]
  43785c:	cbnz	w8, 4383cc <ferror@plt+0x34b2c>
  437860:	mov	x26, #0xffffffffffffffff    	// #-1
  437864:	b	438418 <ferror@plt+0x34b78>
  437868:	stur	wzr, [x29, #-96]
  43786c:	cbz	w8, 43790c <ferror@plt+0x3406c>
  437870:	bl	4037d0 <__errno_location@plt>
  437874:	mov	x25, x0
  437878:	str	wzr, [x0]
  43787c:	mov	x0, x19
  437880:	mov	x1, x22
  437884:	mov	w2, wzr
  437888:	bl	402fc0 <strtoul@plt>
  43788c:	mov	x28, x0
  437890:	cmn	x0, #0x1
  437894:	b.ne	437910 <ferror@plt+0x34070>  // b.any
  437898:	ldr	w8, [x25]
  43789c:	cbnz	w8, 4378c4 <ferror@plt+0x34024>
  4378a0:	mov	x28, #0xffffffffffffffff    	// #-1
  4378a4:	b	437910 <ferror@plt+0x34070>
  4378a8:	movi	v0.2d, #0xffffffffffffffff
  4378ac:	mov	w21, wzr
  4378b0:	mov	w28, #0xffffffff            	// #-1
  4378b4:	mov	w26, #0xffffffff            	// #-1
  4378b8:	mov	x25, x19
  4378bc:	stur	d0, [x29, #-96]
  4378c0:	b	437a20 <ferror@plt+0x34180>
  4378c4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4378c8:	add	x1, x1, #0x68a
  4378cc:	mov	w2, #0x5                   	// #5
  4378d0:	mov	x0, xzr
  4378d4:	bl	403700 <dcgettext@plt>
  4378d8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4378dc:	ldr	x25, [x8, #3784]
  4378e0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4378e4:	mov	x26, x0
  4378e8:	add	x1, x1, #0x657
  4378ec:	mov	w2, #0x5                   	// #5
  4378f0:	mov	x0, xzr
  4378f4:	bl	403700 <dcgettext@plt>
  4378f8:	mov	x1, x0
  4378fc:	mov	x0, x25
  437900:	mov	x2, x26
  437904:	mov	x3, x19
  437908:	bl	403880 <fprintf@plt>
  43790c:	mov	x28, xzr
  437910:	stur	w28, [x29, #-92]
  437914:	ldr	x8, [x22]
  437918:	mov	w26, wzr
  43791c:	ldrb	w9, [x8]
  437920:	cmp	w9, #0x3d
  437924:	b.ne	4384f4 <ferror@plt+0x34c54>  // b.any
  437928:	adrp	x27, 466000 <warn@@Base+0x25e9c>
  43792c:	add	x27, x27, #0x3b0
  437930:	orr	w9, w26, w28
  437934:	tbnz	w9, #31, 437954 <ferror@plt+0x340b4>
  437938:	cbz	x21, 437954 <ferror@plt+0x340b4>
  43793c:	mov	x0, x20
  437940:	mov	w1, w26
  437944:	mov	w2, w28
  437948:	bl	43b600 <ferror@plt+0x37d60>
  43794c:	str	x0, [x21]
  437950:	ldr	x8, [x22]
  437954:	add	x25, x8, #0x1
  437958:	str	x25, [x22]
  43795c:	ldrb	w8, [x8, #1]
  437960:	cmp	w8, #0x40
  437964:	b.ne	437a1c <ferror@plt+0x3417c>  // b.any
  437968:	mov	w21, wzr
  43796c:	mov	w10, #0xffffffff            	// #-1
  437970:	b	4379ac <ferror@plt+0x3410c>
  437974:	add	x0, x25, #0x2
  437978:	mov	w2, #0xa                   	// #10
  43797c:	mov	x1, xzr
  437980:	bl	4034e0 <strtol@plt>
  437984:	add	w8, w0, #0x7
  437988:	cmp	w0, #0x0
  43798c:	ldr	x25, [x22]
  437990:	csel	w8, w8, w0, lt  // lt = tstop
  437994:	asr	w8, w8, #3
  437998:	cmp	w0, #0x8
  43799c:	csinv	w10, w8, wzr, ge  // ge = tcont
  4379a0:	ldrb	w8, [x25]
  4379a4:	cmp	w8, #0x40
  4379a8:	b.ne	437bc0 <ferror@plt+0x34320>  // b.any
  4379ac:	ldrb	w9, [x25, #1]
  4379b0:	ldrh	w8, [x27, x9, lsl #1]
  4379b4:	tbnz	w8, #2, 437af4 <ferror@plt+0x34254>
  4379b8:	cmp	w9, #0x28
  4379bc:	b.eq	437af4 <ferror@plt+0x34254>  // b.none
  4379c0:	cmp	w9, #0x2d
  4379c4:	b.eq	437af4 <ferror@plt+0x34254>  // b.none
  4379c8:	add	x8, x25, #0x2
  4379cc:	and	w9, w9, #0xff
  4379d0:	cmp	w9, #0x3b
  4379d4:	b.eq	4379ec <ferror@plt+0x3414c>  // b.none
  4379d8:	cbz	w9, 4386a4 <ferror@plt+0x34e04>
  4379dc:	ldrb	w9, [x8], #1
  4379e0:	and	w9, w9, #0xff
  4379e4:	cmp	w9, #0x3b
  4379e8:	b.ne	4379d8 <ferror@plt+0x34138>  // b.any
  4379ec:	str	x8, [x22]
  4379f0:	ldrb	w9, [x25, #1]
  4379f4:	cmp	w9, #0x53
  4379f8:	b.eq	437a10 <ferror@plt+0x34170>  // b.none
  4379fc:	cmp	w9, #0x73
  437a00:	b.eq	437974 <ferror@plt+0x340d4>  // b.none
  437a04:	mov	x25, x8
  437a08:	cbnz	w9, 4379a0 <ferror@plt+0x34100>
  437a0c:	b	4386a4 <ferror@plt+0x34e04>
  437a10:	mov	w21, #0x1                   	// #1
  437a14:	mov	x25, x8
  437a18:	b	4379a0 <ferror@plt+0x34100>
  437a1c:	mov	w21, wzr
  437a20:	mov	w9, #0xffffffff            	// #-1
  437a24:	stur	w9, [x29, #-108]
  437a28:	sub	w9, w8, #0x23
  437a2c:	add	x27, x25, #0x1
  437a30:	cmp	w9, #0x55
  437a34:	str	x27, [x22]
  437a38:	b.hi	4386a4 <ferror@plt+0x34e04>  // b.pmore
  437a3c:	adrp	x10, 451000 <warn@@Base+0x10e9c>
  437a40:	add	x10, x10, #0x296
  437a44:	adr	x11, 437a54 <ferror@plt+0x341b4>
  437a48:	ldrh	w12, [x10, x9, lsl #1]
  437a4c:	add	x11, x11, x12, lsl #2
  437a50:	br	x11
  437a54:	str	x25, [x22]
  437a58:	ldrb	w8, [x25]
  437a5c:	cmp	w8, #0x28
  437a60:	b.ne	437ab0 <ferror@plt+0x34210>  // b.any
  437a64:	cmp	x27, x23
  437a68:	str	x27, [x22]
  437a6c:	b.cs	438740 <ferror@plt+0x34ea0>  // b.hs, b.nlast
  437a70:	ldrb	w8, [x27]
  437a74:	cbz	w8, 438740 <ferror@plt+0x34ea0>
  437a78:	bl	4037d0 <__errno_location@plt>
  437a7c:	mov	x21, x0
  437a80:	str	wzr, [x0]
  437a84:	mov	x0, x27
  437a88:	mov	x1, x22
  437a8c:	mov	w2, wzr
  437a90:	bl	402fc0 <strtoul@plt>
  437a94:	mov	x19, x0
  437a98:	cmn	x0, #0x1
  437a9c:	b.ne	438744 <ferror@plt+0x34ea4>  // b.any
  437aa0:	ldr	w8, [x21]
  437aa4:	cbnz	w8, 4386f8 <ferror@plt+0x34e58>
  437aa8:	mov	x19, #0xffffffffffffffff    	// #-1
  437aac:	b	438744 <ferror@plt+0x34ea4>
  437ab0:	mov	w19, wzr
  437ab4:	cmp	x25, x23
  437ab8:	mov	x0, xzr
  437abc:	b.cs	437bc8 <ferror@plt+0x34328>  // b.hs, b.nlast
  437ac0:	ldur	x27, [x29, #-104]
  437ac4:	cbz	w8, 4387c4 <ferror@plt+0x34f24>
  437ac8:	bl	4037d0 <__errno_location@plt>
  437acc:	mov	x19, x0
  437ad0:	str	wzr, [x0]
  437ad4:	mov	x0, x25
  437ad8:	mov	x1, x22
  437adc:	mov	w2, wzr
  437ae0:	bl	402fc0 <strtoul@plt>
  437ae4:	cmn	x0, #0x1
  437ae8:	b.eq	437bd0 <ferror@plt+0x34330>  // b.none
  437aec:	mov	w19, wzr
  437af0:	b	4387c4 <ferror@plt+0x34f24>
  437af4:	add	x8, x25, #0x1
  437af8:	stur	w10, [x29, #-108]
  437afc:	str	x8, [x22]
  437b00:	ldur	x27, [x29, #-104]
  437b04:	mov	x1, x20
  437b08:	mov	x2, xzr
  437b0c:	mov	x3, x22
  437b10:	mov	x0, x27
  437b14:	mov	x4, xzr
  437b18:	mov	x5, x23
  437b1c:	bl	437798 <ferror@plt+0x33ef8>
  437b20:	mov	x21, x0
  437b24:	cbz	x0, 4386d4 <ferror@plt+0x34e34>
  437b28:	ldr	x8, [x22]
  437b2c:	ldrb	w9, [x8]
  437b30:	cmp	w9, #0x2c
  437b34:	b.ne	4386a4 <ferror@plt+0x34e04>  // b.any
  437b38:	add	x8, x8, #0x1
  437b3c:	mov	x0, x27
  437b40:	mov	x1, x20
  437b44:	mov	x2, xzr
  437b48:	mov	x3, x22
  437b4c:	mov	x4, xzr
  437b50:	mov	x5, x23
  437b54:	str	x8, [x22]
  437b58:	bl	437798 <ferror@plt+0x33ef8>
  437b5c:	cbz	x0, 4386d0 <ferror@plt+0x34e30>
  437b60:	mov	x2, x0
  437b64:	mov	x0, x27
  437b68:	mov	x1, x21
  437b6c:	bl	433fb0 <ferror@plt+0x30710>
  437b70:	b	43a884 <ferror@plt+0x36fe4>
  437b74:	cmp	w8, #0x73
  437b78:	cset	w21, eq  // eq = none
  437b7c:	cmp	x27, x23
  437b80:	b.cs	438a68 <ferror@plt+0x351c8>  // b.hs, b.nlast
  437b84:	ldrb	w8, [x27]
  437b88:	cbz	w8, 438a68 <ferror@plt+0x351c8>
  437b8c:	bl	4037d0 <__errno_location@plt>
  437b90:	mov	x19, x0
  437b94:	str	wzr, [x0]
  437b98:	mov	x0, x27
  437b9c:	mov	x1, x22
  437ba0:	mov	w2, wzr
  437ba4:	bl	402fc0 <strtoul@plt>
  437ba8:	cmn	x0, #0x1
  437bac:	b.ne	438a6c <ferror@plt+0x351cc>  // b.any
  437bb0:	ldr	w8, [x19]
  437bb4:	cbnz	w8, 438a18 <ferror@plt+0x35178>
  437bb8:	mov	x0, #0xffffffffffffffff    	// #-1
  437bbc:	b	438a6c <ferror@plt+0x351cc>
  437bc0:	stur	w10, [x29, #-108]
  437bc4:	b	437a28 <ferror@plt+0x34188>
  437bc8:	ldur	x27, [x29, #-104]
  437bcc:	b	4387c4 <ferror@plt+0x34f24>
  437bd0:	ldr	w8, [x19]
  437bd4:	cbnz	w8, 4385fc <ferror@plt+0x34d5c>
  437bd8:	mov	w19, wzr
  437bdc:	mov	x0, #0xffffffffffffffff    	// #-1
  437be0:	b	4387c4 <ferror@plt+0x34f24>
  437be4:	ldrb	w8, [x27]
  437be8:	cmp	w8, #0x23
  437bec:	b.ne	4380e8 <ferror@plt+0x34848>  // b.any
  437bf0:	ldur	x27, [x29, #-104]
  437bf4:	add	x8, x25, #0x2
  437bf8:	mov	x1, x20
  437bfc:	mov	x2, xzr
  437c00:	mov	x0, x27
  437c04:	mov	x3, x22
  437c08:	mov	x4, xzr
  437c0c:	mov	x5, x23
  437c10:	str	x8, [x22]
  437c14:	bl	437798 <ferror@plt+0x33ef8>
  437c18:	cbz	x0, 4386d0 <ferror@plt+0x34e30>
  437c1c:	ldr	x8, [x22]
  437c20:	ldrb	w9, [x8]
  437c24:	cmp	w9, #0x3b
  437c28:	b.ne	4386a4 <ferror@plt+0x34e04>  // b.any
  437c2c:	mov	x1, x0
  437c30:	add	x8, x8, #0x1
  437c34:	mov	x0, x27
  437c38:	mov	x2, xzr
  437c3c:	mov	x3, xzr
  437c40:	mov	w4, wzr
  437c44:	str	x8, [x22]
  437c48:	bl	434018 <ferror@plt+0x30778>
  437c4c:	b	43a884 <ferror@plt+0x36fe4>
  437c50:	ldur	x27, [x29, #-104]
  437c54:	mov	x1, x20
  437c58:	mov	x2, xzr
  437c5c:	mov	x3, x22
  437c60:	mov	x0, x27
  437c64:	mov	x4, xzr
  437c68:	mov	x5, x23
  437c6c:	bl	437798 <ferror@plt+0x33ef8>
  437c70:	mov	x1, x0
  437c74:	mov	x0, x27
  437c78:	bl	433df4 <ferror@plt+0x30554>
  437c7c:	b	43a884 <ferror@plt+0x36fe4>
  437c80:	ldur	x27, [x29, #-104]
  437c84:	mov	x1, x20
  437c88:	mov	x2, xzr
  437c8c:	mov	x3, x22
  437c90:	mov	x0, x27
  437c94:	mov	x4, xzr
  437c98:	mov	x5, x23
  437c9c:	bl	437798 <ferror@plt+0x33ef8>
  437ca0:	mov	x1, x0
  437ca4:	mov	x0, x27
  437ca8:	bl	433d18 <ferror@plt+0x30478>
  437cac:	b	43a884 <ferror@plt+0x36fe4>
  437cb0:	ldur	x27, [x29, #-104]
  437cb4:	mov	x1, x20
  437cb8:	mov	x2, xzr
  437cbc:	mov	x3, x22
  437cc0:	mov	x0, x27
  437cc4:	mov	x4, xzr
  437cc8:	mov	x5, x23
  437ccc:	bl	437798 <ferror@plt+0x33ef8>
  437cd0:	mov	x1, x0
  437cd4:	mov	x0, x27
  437cd8:	bl	4340f0 <ferror@plt+0x30850>
  437cdc:	b	43a884 <ferror@plt+0x36fe4>
  437ce0:	cmp	x27, x23
  437ce4:	b.cs	4386d0 <ferror@plt+0x34e30>  // b.hs, b.nlast
  437ce8:	ldrb	w8, [x27]
  437cec:	cbz	w8, 438b2c <ferror@plt+0x3528c>
  437cf0:	bl	4037d0 <__errno_location@plt>
  437cf4:	mov	x21, x0
  437cf8:	str	wzr, [x0]
  437cfc:	mov	x0, x27
  437d00:	mov	x1, x22
  437d04:	mov	w2, wzr
  437d08:	bl	402fc0 <strtoul@plt>
  437d0c:	mov	x19, x0
  437d10:	cmn	x0, #0x1
  437d14:	b.ne	438b30 <ferror@plt+0x35290>  // b.any
  437d18:	ldr	w8, [x21]
  437d1c:	cbnz	w8, 438ae4 <ferror@plt+0x35244>
  437d20:	mov	x19, #0xffffffffffffffff    	// #-1
  437d24:	b	438b30 <ferror@plt+0x35290>
  437d28:	ldur	x27, [x29, #-104]
  437d2c:	mov	x1, x20
  437d30:	mov	x2, xzr
  437d34:	mov	x3, x22
  437d38:	mov	x0, x27
  437d3c:	mov	x4, xzr
  437d40:	mov	x5, x23
  437d44:	bl	437798 <ferror@plt+0x33ef8>
  437d48:	mov	x1, x0
  437d4c:	mov	x0, x27
  437d50:	mov	w2, w21
  437d54:	bl	433f44 <ferror@plt+0x306a4>
  437d58:	b	43a884 <ferror@plt+0x36fe4>
  437d5c:	ldrb	w8, [x27]
  437d60:	cmp	w8, #0x72
  437d64:	b.ne	4386a4 <ferror@plt+0x34e04>  // b.any
  437d68:	add	x24, x25, #0x2
  437d6c:	cmp	x24, x23
  437d70:	str	x24, [x22]
  437d74:	b.cs	43ada4 <ferror@plt+0x37504>  // b.hs, b.nlast
  437d78:	stur	x24, [x29, #-72]
  437d7c:	ldrb	w8, [x24]
  437d80:	ldur	x27, [x29, #-104]
  437d84:	cmp	w8, #0x28
  437d88:	b.ne	438250 <ferror@plt+0x349b0>  // b.any
  437d8c:	add	x25, x25, #0x3
  437d90:	cmp	x25, x23
  437d94:	stur	x25, [x29, #-72]
  437d98:	b.cs	43a4dc <ferror@plt+0x36c3c>  // b.hs, b.nlast
  437d9c:	ldrb	w8, [x25]
  437da0:	cbz	w8, 43a4dc <ferror@plt+0x36c3c>
  437da4:	bl	4037d0 <__errno_location@plt>
  437da8:	mov	x26, x0
  437dac:	str	wzr, [x0]
  437db0:	sub	x1, x29, #0x48
  437db4:	mov	x0, x25
  437db8:	mov	w2, wzr
  437dbc:	bl	402fc0 <strtoul@plt>
  437dc0:	mov	x19, x0
  437dc4:	cmn	x0, #0x1
  437dc8:	b.ne	43a4e0 <ferror@plt+0x36c40>  // b.any
  437dcc:	ldr	w8, [x26]
  437dd0:	cbnz	w8, 43a494 <ferror@plt+0x36bf4>
  437dd4:	mov	x19, #0xffffffffffffffff    	// #-1
  437dd8:	b	43a4e0 <ferror@plt+0x36c40>
  437ddc:	cmp	x27, x23
  437de0:	b.cs	4386d0 <ferror@plt+0x34e30>  // b.hs, b.nlast
  437de4:	ldrb	w8, [x27]
  437de8:	cmp	w8, #0x73
  437dec:	b.eq	438290 <ferror@plt+0x349f0>  // b.none
  437df0:	cmp	w8, #0x75
  437df4:	b.ne	43a364 <ferror@plt+0x36ac4>  // b.any
  437df8:	mov	w19, #0x1                   	// #1
  437dfc:	b	438294 <ferror@plt+0x349f4>
  437e00:	cmp	x27, x23
  437e04:	b.cs	4386d0 <ferror@plt+0x34e30>  // b.hs, b.nlast
  437e08:	ldrb	w8, [x27]
  437e0c:	cmp	w8, #0x2d
  437e10:	b.ne	437e44 <ferror@plt+0x345a4>  // b.any
  437e14:	add	x8, x25, #0x2
  437e18:	mov	w9, #0x2d                  	// #45
  437e1c:	and	w9, w9, #0xff
  437e20:	cmp	w9, #0x3a
  437e24:	b.eq	437e40 <ferror@plt+0x345a0>  // b.none
  437e28:	cbz	w9, 43a364 <ferror@plt+0x36ac4>
  437e2c:	str	x8, [x22]
  437e30:	ldrb	w9, [x8], #1
  437e34:	and	w9, w9, #0xff
  437e38:	cmp	w9, #0x3a
  437e3c:	b.ne	437e28 <ferror@plt+0x34588>  // b.any
  437e40:	str	x8, [x22]
  437e44:	mov	w0, #0x50                  	// #80
  437e48:	bl	403290 <xmalloc@plt>
  437e4c:	mov	x25, x0
  437e50:	mov	w0, #0x50                  	// #80
  437e54:	bl	403290 <xmalloc@plt>
  437e58:	mov	x19, x0
  437e5c:	mov	w21, wzr
  437e60:	mov	w8, #0xa                   	// #10
  437e64:	stur	x8, [x29, #-128]
  437e68:	b	437eb0 <ferror@plt+0x34610>
  437e6c:	ldur	x0, [x29, #-120]
  437e70:	add	w9, w9, #0xa
  437e74:	lsl	x25, x9, #3
  437e78:	mov	x1, x25
  437e7c:	stur	x9, [x29, #-128]
  437e80:	bl	4031e0 <xrealloc@plt>
  437e84:	mov	x8, x0
  437e88:	mov	x0, x19
  437e8c:	mov	x1, x25
  437e90:	mov	x25, x8
  437e94:	bl	4031e0 <xrealloc@plt>
  437e98:	mov	x19, x0
  437e9c:	mov	w8, w21
  437ea0:	lsl	x8, x8, #3
  437ea4:	str	x26, [x25, x8]
  437ea8:	str	x24, [x19, x8]
  437eac:	mov	w21, w28
  437eb0:	ldr	x24, [x22]
  437eb4:	mov	x10, #0x1                   	// #1
  437eb8:	mov	w9, #0x1                   	// #1
  437ebc:	movk	x10, #0x1000, lsl #32
  437ec0:	ldrb	w8, [x24]
  437ec4:	movk	x10, #0x800, lsl #48
  437ec8:	lsl	x9, x9, x8
  437ecc:	cmp	w8, #0x3b
  437ed0:	and	x9, x9, x10
  437ed4:	ccmp	x9, #0x0, #0x4, ls  // ls = plast
  437ed8:	b.ne	4385bc <ferror@plt+0x34d1c>  // b.any
  437edc:	add	x28, x24, #0x1
  437ee0:	and	w8, w8, #0xff
  437ee4:	cmp	w8, #0x3a
  437ee8:	b.eq	437f00 <ferror@plt+0x34660>  // b.none
  437eec:	cbz	w8, 4381e0 <ferror@plt+0x34940>
  437ef0:	ldrb	w8, [x28], #1
  437ef4:	and	w8, w8, #0xff
  437ef8:	cmp	w8, #0x3a
  437efc:	b.ne	437eec <ferror@plt+0x3464c>  // b.any
  437f00:	mvn	x8, x24
  437f04:	stur	x25, [x29, #-120]
  437f08:	add	x25, x8, x28
  437f0c:	add	w8, w25, #0x1
  437f10:	sxtw	x0, w8
  437f14:	bl	403290 <xmalloc@plt>
  437f18:	sxtw	x25, w25
  437f1c:	mov	x1, x24
  437f20:	mov	x2, x25
  437f24:	mov	x26, x0
  437f28:	bl	402f70 <memcpy@plt>
  437f2c:	cmp	x28, x23
  437f30:	strb	wzr, [x26, x25]
  437f34:	str	x28, [x22]
  437f38:	b.cs	437fc4 <ferror@plt+0x34724>  // b.hs, b.nlast
  437f3c:	ldrb	w8, [x28]
  437f40:	cbz	w8, 437fc4 <ferror@plt+0x34724>
  437f44:	bl	4037d0 <__errno_location@plt>
  437f48:	mov	x25, x0
  437f4c:	str	wzr, [x0]
  437f50:	mov	x0, x28
  437f54:	mov	x1, x22
  437f58:	mov	w2, wzr
  437f5c:	bl	402fc0 <strtoul@plt>
  437f60:	mov	x24, x0
  437f64:	cmn	x0, #0x1
  437f68:	b.ne	437fc8 <ferror@plt+0x34728>  // b.any
  437f6c:	ldr	w8, [x25]
  437f70:	cbnz	w8, 437f7c <ferror@plt+0x346dc>
  437f74:	mov	x24, #0xffffffffffffffff    	// #-1
  437f78:	b	437fc8 <ferror@plt+0x34728>
  437f7c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  437f80:	mov	w2, #0x5                   	// #5
  437f84:	mov	x0, xzr
  437f88:	add	x1, x1, #0x68a
  437f8c:	bl	403700 <dcgettext@plt>
  437f90:	adrp	x8, 468000 <_sch_istable+0x1c50>
  437f94:	ldr	x24, [x8, #3784]
  437f98:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  437f9c:	mov	x25, x0
  437fa0:	mov	w2, #0x5                   	// #5
  437fa4:	mov	x0, xzr
  437fa8:	add	x1, x1, #0x657
  437fac:	bl	403700 <dcgettext@plt>
  437fb0:	mov	x1, x0
  437fb4:	mov	x0, x24
  437fb8:	mov	x2, x25
  437fbc:	mov	x3, x28
  437fc0:	bl	403880 <fprintf@plt>
  437fc4:	mov	x24, xzr
  437fc8:	ldr	x8, [x22]
  437fcc:	ldrb	w9, [x8]
  437fd0:	cmp	w9, #0x2c
  437fd4:	b.ne	438574 <ferror@plt+0x34cd4>  // b.any
  437fd8:	ldur	x9, [x29, #-128]
  437fdc:	add	w28, w21, #0x1
  437fe0:	add	x8, x8, #0x1
  437fe4:	str	x8, [x22]
  437fe8:	cmp	w28, w9
  437fec:	b.cs	437e6c <ferror@plt+0x345cc>  // b.hs, b.nlast
  437ff0:	ldur	x25, [x29, #-120]
  437ff4:	b	437e9c <ferror@plt+0x345fc>
  437ff8:	ldur	x27, [x29, #-104]
  437ffc:	mov	x1, x20
  438000:	mov	x2, xzr
  438004:	mov	x3, x22
  438008:	mov	x0, x27
  43800c:	mov	x4, xzr
  438010:	mov	x5, x23
  438014:	bl	437798 <ferror@plt+0x33ef8>
  438018:	mov	x1, x0
  43801c:	mov	x0, x27
  438020:	mov	x2, xzr
  438024:	mov	w3, wzr
  438028:	bl	433d80 <ferror@plt+0x304e0>
  43802c:	b	43a884 <ferror@plt+0x36fe4>
  438030:	ldur	x27, [x29, #-104]
  438034:	mov	x1, x20
  438038:	mov	x2, xzr
  43803c:	mov	x3, x22
  438040:	mov	x0, x27
  438044:	mov	x4, xzr
  438048:	mov	x5, x23
  43804c:	bl	437798 <ferror@plt+0x33ef8>
  438050:	mov	x1, x0
  438054:	mov	x0, x27
  438058:	bl	4340a0 <ferror@plt+0x30800>
  43805c:	b	43a884 <ferror@plt+0x36fe4>
  438060:	cmp	x27, x23
  438064:	b.cs	43ada4 <ferror@plt+0x37504>  // b.hs, b.nlast
  438068:	ldrb	w8, [x27]
  43806c:	cmp	w8, #0x28
  438070:	b.ne	438214 <ferror@plt+0x34974>  // b.any
  438074:	add	x21, x25, #0x2
  438078:	cmp	x21, x23
  43807c:	str	x21, [x22]
  438080:	b.cs	43a430 <ferror@plt+0x36b90>  // b.hs, b.nlast
  438084:	ldrb	w8, [x21]
  438088:	cbz	w8, 43a430 <ferror@plt+0x36b90>
  43808c:	bl	4037d0 <__errno_location@plt>
  438090:	mov	x25, x0
  438094:	str	wzr, [x0]
  438098:	mov	x0, x21
  43809c:	mov	x1, x22
  4380a0:	mov	w2, wzr
  4380a4:	bl	402fc0 <strtoul@plt>
  4380a8:	mov	x19, x0
  4380ac:	cmn	x0, #0x1
  4380b0:	b.ne	43a434 <ferror@plt+0x36b94>  // b.any
  4380b4:	ldr	w8, [x25]
  4380b8:	cbnz	w8, 43a3e8 <ferror@plt+0x36b48>
  4380bc:	mov	x19, #0xffffffffffffffff    	// #-1
  4380c0:	b	43a434 <ferror@plt+0x36b94>
  4380c4:	ldrb	w8, [x27]
  4380c8:	cmp	w8, #0x72
  4380cc:	b.le	4381d0 <ferror@plt+0x34930>
  4380d0:	cmp	w8, #0x73
  4380d4:	b.eq	4388f8 <ferror@plt+0x35058>  // b.none
  4380d8:	cmp	w8, #0x75
  4380dc:	b.ne	4388ac <ferror@plt+0x3500c>  // b.any
  4380e0:	mov	w21, #0x8                   	// #8
  4380e4:	b	4388fc <ferror@plt+0x3505c>
  4380e8:	ldur	x21, [x29, #-104]
  4380ec:	mov	x1, x20
  4380f0:	mov	x2, xzr
  4380f4:	mov	x3, x22
  4380f8:	mov	x0, x21
  4380fc:	mov	x4, xzr
  438100:	mov	x5, x23
  438104:	bl	437798 <ferror@plt+0x33ef8>
  438108:	cbz	x0, 4386d0 <ferror@plt+0x34e30>
  43810c:	ldr	x8, [x22]
  438110:	ldrb	w9, [x8]
  438114:	cmp	w9, #0x2c
  438118:	b.ne	4386a4 <ferror@plt+0x34e04>  // b.any
  43811c:	mov	x24, x0
  438120:	add	x8, x8, #0x1
  438124:	mov	x0, x21
  438128:	mov	x1, x20
  43812c:	mov	x2, xzr
  438130:	mov	x3, x22
  438134:	mov	x4, xzr
  438138:	mov	x5, x23
  43813c:	str	x8, [x22]
  438140:	bl	437798 <ferror@plt+0x33ef8>
  438144:	cbz	x0, 4386d0 <ferror@plt+0x34e30>
  438148:	mov	x25, x0
  43814c:	mov	w0, #0x50                  	// #80
  438150:	bl	403290 <xmalloc@plt>
  438154:	mov	x26, x0
  438158:	mov	w27, wzr
  43815c:	mov	w28, #0xa                   	// #10
  438160:	ldr	x8, [x22]
  438164:	ldrb	w9, [x8]
  438168:	cmp	w9, #0x2c
  43816c:	b.ne	43853c <ferror@plt+0x34c9c>  // b.any
  438170:	stur	x25, [x29, #-120]
  438174:	add	w25, w27, #0x1
  438178:	add	x8, x8, #0x1
  43817c:	cmp	w25, w28
  438180:	str	x8, [x22]
  438184:	b.cc	43819c <ferror@plt+0x348fc>  // b.lo, b.ul, b.last
  438188:	add	w28, w28, #0xa
  43818c:	lsl	x1, x28, #3
  438190:	mov	x0, x26
  438194:	bl	4031e0 <xrealloc@plt>
  438198:	mov	x26, x0
  43819c:	ldur	x0, [x29, #-104]
  4381a0:	mov	x1, x20
  4381a4:	mov	x2, xzr
  4381a8:	mov	x3, x22
  4381ac:	mov	x4, xzr
  4381b0:	mov	x5, x23
  4381b4:	bl	437798 <ferror@plt+0x33ef8>
  4381b8:	str	x0, [x26, w27, uxtw #3]
  4381bc:	mov	w27, w25
  4381c0:	ldur	x25, [x29, #-120]
  4381c4:	mov	x21, xzr
  4381c8:	cbnz	x0, 438160 <ferror@plt+0x348c0>
  4381cc:	b	4386d4 <ferror@plt+0x34e34>
  4381d0:	cmp	w8, #0x65
  4381d4:	b.ne	4386a0 <ferror@plt+0x34e00>  // b.any
  4381d8:	mov	w21, #0xb                   	// #11
  4381dc:	b	4388fc <ferror@plt+0x3505c>
  4381e0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4381e4:	ldr	x20, [x8, #3784]
  4381e8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4381ec:	add	x1, x1, #0x649
  4381f0:	mov	w2, #0x5                   	// #5
  4381f4:	mov	x0, xzr
  4381f8:	bl	403700 <dcgettext@plt>
  4381fc:	mov	x1, x0
  438200:	mov	x0, x20
  438204:	mov	x2, x27
  438208:	bl	403880 <fprintf@plt>
  43820c:	mov	x0, x25
  438210:	b	4385ac <ferror@plt+0x34d0c>
  438214:	stur	wzr, [x29, #-16]
  438218:	cbz	w8, 438c50 <ferror@plt+0x353b0>
  43821c:	bl	4037d0 <__errno_location@plt>
  438220:	mov	x19, x0
  438224:	str	wzr, [x0]
  438228:	mov	x0, x27
  43822c:	mov	x1, x22
  438230:	mov	w2, wzr
  438234:	bl	402fc0 <strtoul@plt>
  438238:	cmn	x0, #0x1
  43823c:	b.ne	438c54 <ferror@plt+0x353b4>  // b.any
  438240:	ldr	w8, [x19]
  438244:	cbnz	w8, 438c08 <ferror@plt+0x35368>
  438248:	mov	x0, #0xffffffffffffffff    	// #-1
  43824c:	b	438c54 <ferror@plt+0x353b4>
  438250:	stur	wzr, [x29, #-16]
  438254:	cbz	w8, 43a2a4 <ferror@plt+0x36a04>
  438258:	bl	4037d0 <__errno_location@plt>
  43825c:	mov	x19, x0
  438260:	str	wzr, [x0]
  438264:	sub	x1, x29, #0x48
  438268:	mov	x0, x24
  43826c:	mov	w2, wzr
  438270:	bl	402fc0 <strtoul@plt>
  438274:	cmn	x0, #0x1
  438278:	b.ne	43a2a8 <ferror@plt+0x36a08>  // b.any
  43827c:	ldr	w8, [x19]
  438280:	cbnz	w8, 43a25c <ferror@plt+0x369bc>
  438284:	mov	x0, #0xffffffffffffffff    	// #-1
  438288:	stur	w0, [x29, #-12]
  43828c:	b	43aa2c <ferror@plt+0x3718c>
  438290:	mov	w19, wzr
  438294:	add	x21, x25, #0x2
  438298:	str	x21, [x22]
  43829c:	ldrb	w8, [x25, #2]
  4382a0:	sub	w8, w8, #0x62
  4382a4:	cmp	w8, #0x14
  4382a8:	b.hi	4382cc <ferror@plt+0x34a2c>  // b.pmore
  4382ac:	mov	w9, #0x1                   	// #1
  4382b0:	lsl	w8, w9, w8
  4382b4:	mov	w9, #0x3                   	// #3
  4382b8:	movk	w9, #0x10, lsl #16
  4382bc:	tst	w8, w9
  4382c0:	b.eq	4382cc <ferror@plt+0x34a2c>  // b.none
  4382c4:	add	x21, x25, #0x3
  4382c8:	str	x21, [x22]
  4382cc:	cmp	x21, x23
  4382d0:	b.cs	438308 <ferror@plt+0x34a68>  // b.hs, b.nlast
  4382d4:	ldrb	w8, [x21]
  4382d8:	cbz	w8, 438308 <ferror@plt+0x34a68>
  4382dc:	bl	4037d0 <__errno_location@plt>
  4382e0:	mov	x24, x0
  4382e4:	str	wzr, [x0]
  4382e8:	mov	x0, x21
  4382ec:	mov	x1, x22
  4382f0:	mov	w2, wzr
  4382f4:	bl	402fc0 <strtoul@plt>
  4382f8:	cmn	x0, #0x1
  4382fc:	b.ne	438308 <ferror@plt+0x34a68>  // b.any
  438300:	ldr	w8, [x24]
  438304:	cbnz	w8, 43a2b0 <ferror@plt+0x36a10>
  438308:	ldr	x8, [x22]
  43830c:	ldrb	w9, [x8]
  438310:	cmp	w9, #0x3b
  438314:	b.ne	43a364 <ferror@plt+0x36ac4>  // b.any
  438318:	add	x21, x8, #0x1
  43831c:	cmp	x21, x23
  438320:	str	x21, [x22]
  438324:	b.cs	43835c <ferror@plt+0x34abc>  // b.hs, b.nlast
  438328:	ldrb	w8, [x21]
  43832c:	cbz	w8, 43835c <ferror@plt+0x34abc>
  438330:	bl	4037d0 <__errno_location@plt>
  438334:	mov	x24, x0
  438338:	str	wzr, [x0]
  43833c:	mov	x0, x21
  438340:	mov	x1, x22
  438344:	mov	w2, wzr
  438348:	bl	402fc0 <strtoul@plt>
  43834c:	cmn	x0, #0x1
  438350:	b.ne	43835c <ferror@plt+0x34abc>  // b.any
  438354:	ldr	w8, [x24]
  438358:	cbnz	w8, 43a30c <ferror@plt+0x36a6c>
  43835c:	ldr	x8, [x22]
  438360:	ldrb	w9, [x8]
  438364:	cmp	w9, #0x3b
  438368:	b.ne	43a364 <ferror@plt+0x36ac4>  // b.any
  43836c:	add	x21, x8, #0x1
  438370:	cmp	x21, x23
  438374:	str	x21, [x22]
  438378:	b.cs	43850c <ferror@plt+0x34c6c>  // b.hs, b.nlast
  43837c:	ldrb	w8, [x21]
  438380:	ldur	x27, [x29, #-104]
  438384:	cbz	w8, 438510 <ferror@plt+0x34c70>
  438388:	bl	4037d0 <__errno_location@plt>
  43838c:	mov	x23, x0
  438390:	str	wzr, [x0]
  438394:	mov	x0, x21
  438398:	mov	x1, x22
  43839c:	mov	w2, wzr
  4383a0:	bl	402fc0 <strtoul@plt>
  4383a4:	cmn	x0, #0x1
  4383a8:	b.eq	438680 <ferror@plt+0x34de0>  // b.none
  4383ac:	ldr	x8, [x22]
  4383b0:	ldrb	w9, [x8]
  4383b4:	cmp	w9, #0x3b
  4383b8:	b.ne	438524 <ferror@plt+0x34c84>  // b.any
  4383bc:	add	x8, x8, #0x1
  4383c0:	str	x8, [x22]
  4383c4:	cbnz	x0, 438528 <ferror@plt+0x34c88>
  4383c8:	b	43a87c <ferror@plt+0x36fdc>
  4383cc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4383d0:	add	x1, x1, #0x68a
  4383d4:	mov	w2, #0x5                   	// #5
  4383d8:	mov	x0, xzr
  4383dc:	bl	403700 <dcgettext@plt>
  4383e0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4383e4:	ldr	x26, [x8, #3784]
  4383e8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4383ec:	mov	x27, x0
  4383f0:	add	x1, x1, #0x657
  4383f4:	mov	w2, #0x5                   	// #5
  4383f8:	mov	x0, xzr
  4383fc:	bl	403700 <dcgettext@plt>
  438400:	mov	x1, x0
  438404:	mov	x0, x26
  438408:	mov	x2, x27
  43840c:	mov	x3, x25
  438410:	bl	403880 <fprintf@plt>
  438414:	mov	x26, xzr
  438418:	stur	w26, [x29, #-96]
  43841c:	ldr	x8, [x22]
  438420:	ldrb	w9, [x8]
  438424:	cmp	w9, #0x2c
  438428:	b.ne	4386a4 <ferror@plt+0x34e04>  // b.any
  43842c:	add	x25, x8, #0x1
  438430:	cmp	x25, x23
  438434:	str	x25, [x22]
  438438:	b.cs	4384c4 <ferror@plt+0x34c24>  // b.hs, b.nlast
  43843c:	ldrb	w8, [x25]
  438440:	cbz	w8, 4384c4 <ferror@plt+0x34c24>
  438444:	bl	4037d0 <__errno_location@plt>
  438448:	mov	x27, x0
  43844c:	str	wzr, [x0]
  438450:	mov	x0, x25
  438454:	mov	x1, x22
  438458:	mov	w2, wzr
  43845c:	bl	402fc0 <strtoul@plt>
  438460:	mov	x28, x0
  438464:	cmn	x0, #0x1
  438468:	b.ne	4384c8 <ferror@plt+0x34c28>  // b.any
  43846c:	ldr	w8, [x27]
  438470:	cbnz	w8, 43847c <ferror@plt+0x34bdc>
  438474:	mov	x28, #0xffffffffffffffff    	// #-1
  438478:	b	4384c8 <ferror@plt+0x34c28>
  43847c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438480:	add	x1, x1, #0x68a
  438484:	mov	w2, #0x5                   	// #5
  438488:	mov	x0, xzr
  43848c:	bl	403700 <dcgettext@plt>
  438490:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438494:	ldr	x27, [x8, #3784]
  438498:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43849c:	mov	x28, x0
  4384a0:	add	x1, x1, #0x657
  4384a4:	mov	w2, #0x5                   	// #5
  4384a8:	mov	x0, xzr
  4384ac:	bl	403700 <dcgettext@plt>
  4384b0:	mov	x1, x0
  4384b4:	mov	x0, x27
  4384b8:	mov	x2, x28
  4384bc:	mov	x3, x25
  4384c0:	bl	403880 <fprintf@plt>
  4384c4:	mov	x28, xzr
  4384c8:	stur	w28, [x29, #-92]
  4384cc:	ldr	x8, [x22]
  4384d0:	ldrb	w9, [x8]
  4384d4:	cmp	w9, #0x29
  4384d8:	b.ne	4386a4 <ferror@plt+0x34e04>  // b.any
  4384dc:	ldur	x27, [x29, #-104]
  4384e0:	add	x8, x8, #0x1
  4384e4:	str	x8, [x22]
  4384e8:	ldrb	w9, [x8]
  4384ec:	cmp	w9, #0x3d
  4384f0:	b.eq	437928 <ferror@plt+0x34088>  // b.none
  4384f4:	sub	x2, x29, #0x60
  4384f8:	mov	x0, x27
  4384fc:	mov	x1, x20
  438500:	bl	43b124 <ferror@plt+0x37884>
  438504:	mov	x21, x0
  438508:	b	4386d4 <ferror@plt+0x34e34>
  43850c:	ldur	x27, [x29, #-104]
  438510:	mov	x0, xzr
  438514:	ldr	x8, [x22]
  438518:	ldrb	w9, [x8]
  43851c:	cmp	w9, #0x3b
  438520:	b.eq	4383bc <ferror@plt+0x34b1c>  // b.none
  438524:	cbz	x0, 43a87c <ferror@plt+0x36fdc>
  438528:	lsr	x1, x0, #3
  43852c:	mov	x0, x27
  438530:	mov	w2, w19
  438534:	bl	433ae4 <ferror@plt+0x30244>
  438538:	b	43a884 <ferror@plt+0x36fe4>
  43853c:	cmp	w9, #0x3b
  438540:	b.ne	4386a4 <ferror@plt+0x34e04>  // b.any
  438544:	add	x8, x8, #0x1
  438548:	str	x8, [x22]
  43854c:	cbz	w27, 438650 <ferror@plt+0x34db0>
  438550:	sub	w19, w27, #0x1
  438554:	ldur	x22, [x29, #-104]
  438558:	ldr	x1, [x26, w19, uxtw #3]
  43855c:	mov	x0, x22
  438560:	bl	434908 <ferror@plt+0x31068>
  438564:	cmp	w0, #0x2
  438568:	cset	w4, ne  // ne = any
  43856c:	csel	w8, w19, w27, eq  // eq = none
  438570:	b	43865c <ferror@plt+0x34dbc>
  438574:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438578:	ldr	x20, [x8, #3784]
  43857c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438580:	add	x1, x1, #0x649
  438584:	mov	w2, #0x5                   	// #5
  438588:	mov	x0, xzr
  43858c:	bl	403700 <dcgettext@plt>
  438590:	mov	x1, x0
  438594:	mov	x0, x20
  438598:	mov	x2, x27
  43859c:	bl	403880 <fprintf@plt>
  4385a0:	mov	x0, x26
  4385a4:	bl	403510 <free@plt>
  4385a8:	ldur	x0, [x29, #-120]
  4385ac:	bl	403510 <free@plt>
  4385b0:	mov	x0, x19
  4385b4:	bl	403510 <free@plt>
  4385b8:	b	4386d0 <ferror@plt+0x34e30>
  4385bc:	mov	w8, w21
  4385c0:	lsl	x8, x8, #3
  4385c4:	str	xzr, [x25, x8]
  4385c8:	str	xzr, [x19, x8]
  4385cc:	ldr	x8, [x22]
  4385d0:	ldrb	w9, [x8]
  4385d4:	cmp	w9, #0x3b
  4385d8:	b.ne	4385e4 <ferror@plt+0x34d44>  // b.any
  4385dc:	add	x8, x8, #0x1
  4385e0:	str	x8, [x22]
  4385e4:	ldur	x27, [x29, #-104]
  4385e8:	mov	x1, x25
  4385ec:	mov	x2, x19
  4385f0:	mov	x0, x27
  4385f4:	bl	433cbc <ferror@plt+0x3041c>
  4385f8:	b	43a884 <ferror@plt+0x36fe4>
  4385fc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438600:	add	x1, x1, #0x68a
  438604:	mov	w2, #0x5                   	// #5
  438608:	mov	x0, xzr
  43860c:	bl	403700 <dcgettext@plt>
  438610:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438614:	ldr	x19, [x8, #3784]
  438618:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43861c:	mov	x21, x0
  438620:	add	x1, x1, #0x657
  438624:	mov	w2, #0x5                   	// #5
  438628:	mov	x0, xzr
  43862c:	bl	403700 <dcgettext@plt>
  438630:	mov	x1, x0
  438634:	mov	x0, x19
  438638:	mov	x2, x21
  43863c:	mov	x3, x25
  438640:	bl	403880 <fprintf@plt>
  438644:	mov	x0, xzr
  438648:	mov	w19, wzr
  43864c:	b	4387c4 <ferror@plt+0x34f24>
  438650:	ldur	x22, [x29, #-104]
  438654:	mov	x8, xzr
  438658:	mov	w4, #0x1                   	// #1
  43865c:	mov	x0, x22
  438660:	mov	x1, x25
  438664:	mov	x2, x24
  438668:	mov	x3, x26
  43866c:	str	xzr, [x26, x8, lsl #3]
  438670:	bl	434018 <ferror@plt+0x30778>
  438674:	mov	x21, x0
  438678:	mov	x27, x22
  43867c:	b	43adac <ferror@plt+0x3750c>
  438680:	ldr	w8, [x23]
  438684:	cbnz	w8, 43a390 <ferror@plt+0x36af0>
  438688:	mov	x0, #0xffffffffffffffff    	// #-1
  43868c:	ldr	x8, [x22]
  438690:	ldrb	w9, [x8]
  438694:	cmp	w9, #0x3b
  438698:	b.ne	438524 <ferror@plt+0x34c84>  // b.any
  43869c:	b	4383bc <ferror@plt+0x34b1c>
  4386a0:	cbnz	w8, 4388ac <ferror@plt+0x3500c>
  4386a4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4386a8:	ldr	x20, [x8, #3784]
  4386ac:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4386b0:	add	x1, x1, #0x649
  4386b4:	mov	w2, #0x5                   	// #5
  4386b8:	mov	x0, xzr
  4386bc:	bl	403700 <dcgettext@plt>
  4386c0:	mov	x1, x0
  4386c4:	mov	x0, x20
  4386c8:	mov	x2, x19
  4386cc:	bl	403880 <fprintf@plt>
  4386d0:	mov	x21, xzr
  4386d4:	mov	x0, x21
  4386d8:	ldp	x20, x19, [sp, #368]
  4386dc:	ldp	x22, x21, [sp, #352]
  4386e0:	ldp	x24, x23, [sp, #336]
  4386e4:	ldp	x26, x25, [sp, #320]
  4386e8:	ldp	x28, x27, [sp, #304]
  4386ec:	ldp	x29, x30, [sp, #288]
  4386f0:	add	sp, sp, #0x180
  4386f4:	ret
  4386f8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4386fc:	add	x1, x1, #0x68a
  438700:	mov	w2, #0x5                   	// #5
  438704:	mov	x0, xzr
  438708:	bl	403700 <dcgettext@plt>
  43870c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438710:	ldr	x19, [x8, #3784]
  438714:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438718:	mov	x21, x0
  43871c:	add	x1, x1, #0x657
  438720:	mov	w2, #0x5                   	// #5
  438724:	mov	x0, xzr
  438728:	bl	403700 <dcgettext@plt>
  43872c:	mov	x1, x0
  438730:	mov	x0, x19
  438734:	mov	x2, x21
  438738:	mov	x3, x27
  43873c:	bl	403880 <fprintf@plt>
  438740:	mov	x19, xzr
  438744:	ldr	x8, [x22]
  438748:	ldrb	w9, [x8]
  43874c:	cmp	w9, #0x2c
  438750:	b.ne	438830 <ferror@plt+0x34f90>  // b.any
  438754:	add	x21, x8, #0x1
  438758:	cmp	x21, x23
  43875c:	str	x21, [x22]
  438760:	b.cs	4387a4 <ferror@plt+0x34f04>  // b.hs, b.nlast
  438764:	ldrb	w8, [x21]
  438768:	ldur	x27, [x29, #-104]
  43876c:	cbz	w8, 4387a8 <ferror@plt+0x34f08>
  438770:	bl	4037d0 <__errno_location@plt>
  438774:	mov	x24, x0
  438778:	str	wzr, [x0]
  43877c:	mov	x0, x21
  438780:	mov	x1, x22
  438784:	mov	w2, wzr
  438788:	bl	402fc0 <strtoul@plt>
  43878c:	cmn	x0, #0x1
  438790:	b.ne	4387ac <ferror@plt+0x34f0c>  // b.any
  438794:	ldr	w8, [x24]
  438798:	cbnz	w8, 43885c <ferror@plt+0x34fbc>
  43879c:	mov	x0, #0xffffffffffffffff    	// #-1
  4387a0:	b	4387ac <ferror@plt+0x34f0c>
  4387a4:	ldur	x27, [x29, #-104]
  4387a8:	mov	x0, xzr
  4387ac:	ldr	x8, [x22]
  4387b0:	ldrb	w9, [x8]
  4387b4:	cmp	w9, #0x29
  4387b8:	b.ne	438830 <ferror@plt+0x34f90>  // b.any
  4387bc:	add	x8, x8, #0x1
  4387c0:	str	x8, [x22]
  4387c4:	cmp	w26, w19
  4387c8:	b.ne	4387e4 <ferror@plt+0x34f44>  // b.any
  4387cc:	cmp	w28, w0
  4387d0:	b.ne	4387e4 <ferror@plt+0x34f44>  // b.any
  4387d4:	mov	x0, x27
  4387d8:	bl	433abc <ferror@plt+0x3021c>
  4387dc:	mov	x21, x0
  4387e0:	b	43880c <ferror@plt+0x34f6c>
  4387e4:	mov	x0, x27
  4387e8:	mov	x1, x20
  4387ec:	mov	x2, xzr
  4387f0:	mov	x3, x22
  4387f4:	mov	x4, xzr
  4387f8:	mov	x5, x23
  4387fc:	str	x25, [x22]
  438800:	bl	437798 <ferror@plt+0x33ef8>
  438804:	mov	x21, x0
  438808:	cbz	x0, 4386d4 <ferror@plt+0x34e34>
  43880c:	cmn	w26, #0x1
  438810:	b.eq	43adac <ferror@plt+0x3750c>  // b.none
  438814:	mov	x0, x20
  438818:	mov	w1, w26
  43881c:	mov	w2, w28
  438820:	bl	43b600 <ferror@plt+0x37d60>
  438824:	cbz	x0, 4386d0 <ferror@plt+0x34e30>
  438828:	str	x21, [x0]
  43882c:	b	43adac <ferror@plt+0x3750c>
  438830:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438834:	ldr	x19, [x8, #3784]
  438838:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43883c:	add	x1, x1, #0x649
  438840:	mov	w2, #0x5                   	// #5
  438844:	mov	x0, xzr
  438848:	bl	403700 <dcgettext@plt>
  43884c:	mov	x1, x0
  438850:	mov	x0, x19
  438854:	mov	x2, x25
  438858:	b	4386cc <ferror@plt+0x34e2c>
  43885c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438860:	add	x1, x1, #0x68a
  438864:	mov	w2, #0x5                   	// #5
  438868:	mov	x0, xzr
  43886c:	bl	403700 <dcgettext@plt>
  438870:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438874:	ldr	x24, [x8, #3784]
  438878:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43887c:	mov	x27, x0
  438880:	add	x1, x1, #0x657
  438884:	mov	w2, #0x5                   	// #5
  438888:	mov	x0, xzr
  43888c:	bl	403700 <dcgettext@plt>
  438890:	mov	x2, x27
  438894:	ldur	x27, [x29, #-104]
  438898:	mov	x1, x0
  43889c:	mov	x0, x24
  4388a0:	mov	x3, x21
  4388a4:	bl	403880 <fprintf@plt>
  4388a8:	b	4387a8 <ferror@plt+0x34f08>
  4388ac:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4388b0:	add	x1, x1, #0x668
  4388b4:	mov	w2, #0x5                   	// #5
  4388b8:	mov	x0, xzr
  4388bc:	bl	403700 <dcgettext@plt>
  4388c0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4388c4:	ldr	x21, [x8, #3784]
  4388c8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4388cc:	mov	x23, x0
  4388d0:	add	x1, x1, #0x657
  4388d4:	mov	w2, #0x5                   	// #5
  4388d8:	mov	x0, xzr
  4388dc:	bl	403700 <dcgettext@plt>
  4388e0:	mov	x1, x0
  4388e4:	mov	x0, x21
  4388e8:	mov	x2, x23
  4388ec:	mov	x3, x19
  4388f0:	bl	403880 <fprintf@plt>
  4388f4:	ldr	x27, [x22]
  4388f8:	mov	w21, #0x7                   	// #7
  4388fc:	add	x23, x27, #0x1
  438900:	mov	w1, #0x3c                  	// #60
  438904:	mov	x0, x23
  438908:	str	x23, [x22]
  43890c:	bl	403560 <strchr@plt>
  438910:	mov	x25, x0
  438914:	mov	w1, #0x3a                  	// #58
  438918:	mov	x0, x23
  43891c:	bl	403560 <strchr@plt>
  438920:	cbz	x0, 4389f0 <ferror@plt+0x35150>
  438924:	mov	x26, x0
  438928:	cbz	x25, 438998 <ferror@plt+0x350f8>
  43892c:	ldur	x27, [x29, #-104]
  438930:	cmp	x26, x25
  438934:	b.ls	43899c <ferror@plt+0x350fc>  // b.plast
  438938:	ldrb	w8, [x26, #1]
  43893c:	cmp	w8, #0x3a
  438940:	b.ne	43899c <ferror@plt+0x350fc>  // b.any
  438944:	mov	w8, wzr
  438948:	ldrb	w9, [x25]
  43894c:	cmp	w9, #0x3c
  438950:	b.ne	438968 <ferror@plt+0x350c8>  // b.any
  438954:	b	438984 <ferror@plt+0x350e4>
  438958:	sub	w8, w8, #0x1
  43895c:	ldrb	w9, [x25, #1]!
  438960:	cmp	w9, #0x3c
  438964:	b.eq	438984 <ferror@plt+0x350e4>  // b.none
  438968:	cmp	w9, #0x3e
  43896c:	b.eq	438958 <ferror@plt+0x350b8>  // b.none
  438970:	cbz	w9, 4386a4 <ferror@plt+0x34e04>
  438974:	cbnz	w8, 438988 <ferror@plt+0x350e8>
  438978:	cmp	w9, #0x3a
  43897c:	b.ne	438988 <ferror@plt+0x350e8>  // b.any
  438980:	b	438a08 <ferror@plt+0x35168>
  438984:	add	w8, w8, #0x1
  438988:	ldrb	w9, [x25, #1]!
  43898c:	cmp	w9, #0x3c
  438990:	b.ne	438968 <ferror@plt+0x350c8>  // b.any
  438994:	b	438984 <ferror@plt+0x350e4>
  438998:	ldur	x27, [x29, #-104]
  43899c:	sub	x19, x26, x23
  4389a0:	cbz	x24, 4389c8 <ferror@plt+0x35128>
  4389a4:	mov	x0, x24
  4389a8:	mov	x1, x23
  4389ac:	mov	x2, x19
  4389b0:	bl	403210 <strncmp@plt>
  4389b4:	cbnz	w0, 4389c8 <ferror@plt+0x35128>
  4389b8:	ldrb	w8, [x24, x19]
  4389bc:	cbnz	w8, 4389c8 <ferror@plt+0x35128>
  4389c0:	mov	w8, #0x1                   	// #1
  4389c4:	str	w8, [x20, #424]
  4389c8:	mov	x0, x27
  4389cc:	mov	x1, x20
  4389d0:	mov	x2, x23
  4389d4:	mov	w3, w19
  4389d8:	mov	w4, w21
  4389dc:	bl	43b74c <ferror@plt+0x37eac>
  4389e0:	add	x8, x26, #0x1
  4389e4:	mov	x21, x0
  4389e8:	str	x8, [x22]
  4389ec:	b	43adac <ferror@plt+0x3750c>
  4389f0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4389f4:	ldr	x20, [x8, #3784]
  4389f8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4389fc:	add	x1, x1, #0x649
  438a00:	mov	w2, #0x5                   	// #5
  438a04:	b	4386bc <ferror@plt+0x34e1c>
  438a08:	mov	x26, x25
  438a0c:	sub	x19, x26, x23
  438a10:	cbnz	x24, 4389a4 <ferror@plt+0x35104>
  438a14:	b	4389c8 <ferror@plt+0x35128>
  438a18:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438a1c:	add	x1, x1, #0x68a
  438a20:	mov	w2, #0x5                   	// #5
  438a24:	mov	x0, xzr
  438a28:	bl	403700 <dcgettext@plt>
  438a2c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438a30:	ldr	x19, [x8, #3784]
  438a34:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438a38:	mov	w25, w21
  438a3c:	mov	x21, x0
  438a40:	add	x1, x1, #0x657
  438a44:	mov	w2, #0x5                   	// #5
  438a48:	mov	x0, xzr
  438a4c:	bl	403700 <dcgettext@plt>
  438a50:	mov	x1, x0
  438a54:	mov	x0, x19
  438a58:	mov	x2, x21
  438a5c:	mov	x3, x27
  438a60:	mov	w21, w25
  438a64:	bl	403880 <fprintf@plt>
  438a68:	mov	x0, xzr
  438a6c:	ldr	x28, [x22]
  438a70:	cmp	x28, x23
  438a74:	b.cs	43ada4 <ferror@plt+0x37504>  // b.hs, b.nlast
  438a78:	ldrb	w8, [x28]
  438a7c:	ldur	x27, [x29, #-104]
  438a80:	stur	x0, [x29, #-128]
  438a84:	cmp	w8, #0x21
  438a88:	b.ne	438adc <ferror@plt+0x3523c>  // b.any
  438a8c:	add	x25, x28, #0x1
  438a90:	cmp	x25, x23
  438a94:	str	x25, [x22]
  438a98:	stur	x28, [x29, #-136]
  438a9c:	b.cs	438cac <ferror@plt+0x3540c>  // b.hs, b.nlast
  438aa0:	ldrb	w8, [x25]
  438aa4:	cbz	w8, 438cac <ferror@plt+0x3540c>
  438aa8:	bl	4037d0 <__errno_location@plt>
  438aac:	mov	x26, x0
  438ab0:	str	wzr, [x0]
  438ab4:	mov	x0, x25
  438ab8:	mov	x1, x22
  438abc:	mov	w2, wzr
  438ac0:	bl	402fc0 <strtoul@plt>
  438ac4:	cmn	x0, #0x1
  438ac8:	b.ne	438cb0 <ferror@plt+0x35410>  // b.any
  438acc:	ldr	w8, [x26]
  438ad0:	cbnz	w8, 438c64 <ferror@plt+0x353c4>
  438ad4:	mov	x0, #0xffffffffffffffff    	// #-1
  438ad8:	b	438cb0 <ferror@plt+0x35410>
  438adc:	mov	x0, xzr
  438ae0:	b	438f2c <ferror@plt+0x3568c>
  438ae4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438ae8:	add	x1, x1, #0x68a
  438aec:	mov	w2, #0x5                   	// #5
  438af0:	mov	x0, xzr
  438af4:	bl	403700 <dcgettext@plt>
  438af8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438afc:	ldr	x19, [x8, #3784]
  438b00:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438b04:	mov	x21, x0
  438b08:	add	x1, x1, #0x657
  438b0c:	mov	w2, #0x5                   	// #5
  438b10:	mov	x0, xzr
  438b14:	bl	403700 <dcgettext@plt>
  438b18:	mov	x1, x0
  438b1c:	mov	x0, x19
  438b20:	mov	x2, x21
  438b24:	mov	x3, x27
  438b28:	bl	403880 <fprintf@plt>
  438b2c:	mov	x19, xzr
  438b30:	ldr	x21, [x22]
  438b34:	ldrb	w8, [x21]
  438b38:	cmp	w8, #0x3b
  438b3c:	b.ne	43a364 <ferror@plt+0x36ac4>  // b.any
  438b40:	cmp	x21, x23
  438b44:	b.cs	438bc8 <ferror@plt+0x35328>  // b.hs, b.nlast
  438b48:	bl	4037d0 <__errno_location@plt>
  438b4c:	mov	x23, x0
  438b50:	str	wzr, [x0]
  438b54:	mov	x0, x21
  438b58:	mov	x1, x22
  438b5c:	mov	w2, wzr
  438b60:	bl	402fc0 <strtoul@plt>
  438b64:	mov	x1, x0
  438b68:	cmn	x0, #0x1
  438b6c:	b.ne	438bcc <ferror@plt+0x3532c>  // b.any
  438b70:	ldr	w8, [x23]
  438b74:	cbnz	w8, 438b80 <ferror@plt+0x352e0>
  438b78:	mov	x1, #0xffffffffffffffff    	// #-1
  438b7c:	b	438bcc <ferror@plt+0x3532c>
  438b80:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438b84:	add	x1, x1, #0x68a
  438b88:	mov	w2, #0x5                   	// #5
  438b8c:	mov	x0, xzr
  438b90:	bl	403700 <dcgettext@plt>
  438b94:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438b98:	ldr	x23, [x8, #3784]
  438b9c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438ba0:	mov	x24, x0
  438ba4:	add	x1, x1, #0x657
  438ba8:	mov	w2, #0x5                   	// #5
  438bac:	mov	x0, xzr
  438bb0:	bl	403700 <dcgettext@plt>
  438bb4:	mov	x1, x0
  438bb8:	mov	x0, x23
  438bbc:	mov	x2, x24
  438bc0:	mov	x3, x21
  438bc4:	bl	403880 <fprintf@plt>
  438bc8:	mov	x1, xzr
  438bcc:	ldr	x8, [x22]
  438bd0:	ldrb	w8, [x8]
  438bd4:	cmp	w8, #0x3b
  438bd8:	b.ne	43a364 <ferror@plt+0x36ac4>  // b.any
  438bdc:	sub	x8, x19, #0x3
  438be0:	cmp	x8, #0x2
  438be4:	b.hi	438bf8 <ferror@plt+0x35358>  // b.pmore
  438be8:	ldur	x27, [x29, #-104]
  438bec:	mov	x0, x27
  438bf0:	bl	433b80 <ferror@plt+0x302e0>
  438bf4:	b	43a884 <ferror@plt+0x36fe4>
  438bf8:	ldur	x27, [x29, #-104]
  438bfc:	mov	x0, x27
  438c00:	bl	433b20 <ferror@plt+0x30280>
  438c04:	b	43a884 <ferror@plt+0x36fe4>
  438c08:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438c0c:	add	x1, x1, #0x68a
  438c10:	mov	w2, #0x5                   	// #5
  438c14:	mov	x0, xzr
  438c18:	bl	403700 <dcgettext@plt>
  438c1c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438c20:	ldr	x19, [x8, #3784]
  438c24:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438c28:	mov	x21, x0
  438c2c:	add	x1, x1, #0x657
  438c30:	mov	w2, #0x5                   	// #5
  438c34:	mov	x0, xzr
  438c38:	bl	403700 <dcgettext@plt>
  438c3c:	mov	x1, x0
  438c40:	mov	x0, x19
  438c44:	mov	x2, x21
  438c48:	mov	x3, x27
  438c4c:	bl	403880 <fprintf@plt>
  438c50:	mov	x0, xzr
  438c54:	stur	w0, [x29, #-12]
  438c58:	ldr	x21, [x22]
  438c5c:	mov	w19, wzr
  438c60:	b	43a5a8 <ferror@plt+0x36d08>
  438c64:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438c68:	add	x1, x1, #0x68a
  438c6c:	mov	w2, #0x5                   	// #5
  438c70:	mov	x0, xzr
  438c74:	bl	403700 <dcgettext@plt>
  438c78:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438c7c:	ldr	x19, [x8, #3784]
  438c80:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438c84:	mov	x26, x0
  438c88:	add	x1, x1, #0x657
  438c8c:	mov	w2, #0x5                   	// #5
  438c90:	mov	x0, xzr
  438c94:	bl	403700 <dcgettext@plt>
  438c98:	mov	x1, x0
  438c9c:	mov	x0, x19
  438ca0:	mov	x2, x26
  438ca4:	mov	x3, x25
  438ca8:	bl	403880 <fprintf@plt>
  438cac:	mov	x0, xzr
  438cb0:	ldr	x8, [x22]
  438cb4:	ldrb	w9, [x8]
  438cb8:	cmp	w9, #0x2c
  438cbc:	b.ne	43a06c <ferror@plt+0x367cc>  // b.any
  438cc0:	add	x8, x8, #0x1
  438cc4:	lsl	x9, x0, #3
  438cc8:	str	x8, [x22]
  438ccc:	add	x8, x9, #0x8
  438cd0:	mov	x19, x0
  438cd4:	and	x0, x8, #0x7fffffff8
  438cd8:	bl	403290 <xmalloc@plt>
  438cdc:	cbz	w19, 438f20 <ferror@plt+0x35680>
  438ce0:	stp	x19, x0, [sp, #128]
  438ce4:	ldr	x28, [x22]
  438ce8:	stur	w21, [x29, #-140]
  438cec:	and	x21, x19, #0xffffffff
  438cf0:	mov	x27, x0
  438cf4:	ldrb	w9, [x28]
  438cf8:	cmp	w9, #0x30
  438cfc:	b.eq	438d60 <ferror@plt+0x354c0>  // b.none
  438d00:	cmp	w9, #0x31
  438d04:	b.ne	438d10 <ferror@plt+0x35470>  // b.any
  438d08:	mov	w10, #0x1                   	// #1
  438d0c:	b	438d64 <ferror@plt+0x354c4>
  438d10:	cbz	w9, 439124 <ferror@plt+0x35884>
  438d14:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438d18:	mov	w2, #0x5                   	// #5
  438d1c:	mov	x0, xzr
  438d20:	add	x1, x1, #0x854
  438d24:	bl	403700 <dcgettext@plt>
  438d28:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438d2c:	ldr	x19, [x8, #3784]
  438d30:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438d34:	mov	x25, x0
  438d38:	mov	w2, #0x5                   	// #5
  438d3c:	mov	x0, xzr
  438d40:	add	x1, x1, #0x657
  438d44:	bl	403700 <dcgettext@plt>
  438d48:	ldur	x3, [x29, #-136]
  438d4c:	mov	x1, x0
  438d50:	mov	x0, x19
  438d54:	mov	x2, x25
  438d58:	bl	403880 <fprintf@plt>
  438d5c:	ldr	x28, [x22]
  438d60:	mov	w10, wzr
  438d64:	add	x9, x28, #0x1
  438d68:	str	x9, [x22]
  438d6c:	ldrb	w8, [x28, #1]
  438d70:	stur	w10, [x29, #-120]
  438d74:	cmp	w8, #0x30
  438d78:	b.le	438d94 <ferror@plt+0x354f4>
  438d7c:	cmp	w8, #0x32
  438d80:	b.eq	438df0 <ferror@plt+0x35550>  // b.none
  438d84:	cmp	w8, #0x31
  438d88:	b.ne	438da4 <ferror@plt+0x35504>  // b.any
  438d8c:	mov	w25, #0x1                   	// #1
  438d90:	b	438df4 <ferror@plt+0x35554>
  438d94:	b.ne	438da0 <ferror@plt+0x35500>  // b.any
  438d98:	mov	w25, #0x2                   	// #2
  438d9c:	b	438df4 <ferror@plt+0x35554>
  438da0:	cbz	w8, 439124 <ferror@plt+0x35884>
  438da4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438da8:	mov	w2, #0x5                   	// #5
  438dac:	mov	x0, xzr
  438db0:	add	x1, x1, #0x87c
  438db4:	bl	403700 <dcgettext@plt>
  438db8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438dbc:	ldr	x19, [x8, #3784]
  438dc0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438dc4:	mov	x25, x0
  438dc8:	mov	w2, #0x5                   	// #5
  438dcc:	mov	x0, xzr
  438dd0:	add	x1, x1, #0x657
  438dd4:	bl	403700 <dcgettext@plt>
  438dd8:	ldur	x3, [x29, #-136]
  438ddc:	mov	x1, x0
  438de0:	mov	x0, x19
  438de4:	mov	x2, x25
  438de8:	bl	403880 <fprintf@plt>
  438dec:	ldr	x9, [x22]
  438df0:	mov	w25, wzr
  438df4:	add	x28, x9, #0x1
  438df8:	cmp	x28, x23
  438dfc:	str	x28, [x22]
  438e00:	b.cs	438e8c <ferror@plt+0x355ec>  // b.hs, b.nlast
  438e04:	ldrb	w8, [x28]
  438e08:	cbz	w8, 438e8c <ferror@plt+0x355ec>
  438e0c:	bl	4037d0 <__errno_location@plt>
  438e10:	mov	x19, x0
  438e14:	str	wzr, [x0]
  438e18:	mov	x0, x28
  438e1c:	mov	x1, x22
  438e20:	mov	w2, wzr
  438e24:	bl	402fc0 <strtoul@plt>
  438e28:	mov	x26, x0
  438e2c:	cmn	x0, #0x1
  438e30:	b.ne	438e90 <ferror@plt+0x355f0>  // b.any
  438e34:	ldr	w8, [x19]
  438e38:	cbnz	w8, 438e44 <ferror@plt+0x355a4>
  438e3c:	mov	x26, #0xffffffffffffffff    	// #-1
  438e40:	b	438e90 <ferror@plt+0x355f0>
  438e44:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438e48:	mov	w2, #0x5                   	// #5
  438e4c:	mov	x0, xzr
  438e50:	add	x1, x1, #0x68a
  438e54:	bl	403700 <dcgettext@plt>
  438e58:	adrp	x8, 468000 <_sch_istable+0x1c50>
  438e5c:	ldr	x19, [x8, #3784]
  438e60:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  438e64:	mov	x26, x0
  438e68:	mov	w2, #0x5                   	// #5
  438e6c:	mov	x0, xzr
  438e70:	add	x1, x1, #0x657
  438e74:	bl	403700 <dcgettext@plt>
  438e78:	mov	x1, x0
  438e7c:	mov	x0, x19
  438e80:	mov	x2, x26
  438e84:	mov	x3, x28
  438e88:	bl	403880 <fprintf@plt>
  438e8c:	mov	x26, xzr
  438e90:	ldr	x8, [x22]
  438e94:	ldrb	w9, [x8]
  438e98:	cmp	w9, #0x2c
  438e9c:	b.ne	439124 <ferror@plt+0x35884>  // b.any
  438ea0:	ldur	x19, [x29, #-104]
  438ea4:	add	x8, x8, #0x1
  438ea8:	mov	x1, x20
  438eac:	mov	x2, xzr
  438eb0:	mov	x0, x19
  438eb4:	mov	x3, x22
  438eb8:	mov	x4, xzr
  438ebc:	mov	x5, x23
  438ec0:	str	x8, [x22]
  438ec4:	bl	437798 <ferror@plt+0x33ef8>
  438ec8:	cbz	x0, 43a058 <ferror@plt+0x367b8>
  438ecc:	ldur	w3, [x29, #-120]
  438ed0:	mov	x1, x0
  438ed4:	mov	x0, x19
  438ed8:	mov	x2, x26
  438edc:	mov	w4, w25
  438ee0:	bl	43433c <ferror@plt+0x30a9c>
  438ee4:	str	x0, [x27]
  438ee8:	cbz	x0, 43ada4 <ferror@plt+0x37504>
  438eec:	ldr	x8, [x22]
  438ef0:	ldrb	w9, [x8]
  438ef4:	cmp	w9, #0x3b
  438ef8:	b.ne	43ada4 <ferror@plt+0x37504>  // b.any
  438efc:	add	x28, x8, #0x1
  438f00:	subs	x21, x21, #0x1
  438f04:	add	x27, x27, #0x8
  438f08:	str	x28, [x22]
  438f0c:	b.ne	438cf4 <ferror@plt+0x35454>  // b.any
  438f10:	ldur	x27, [x29, #-104]
  438f14:	ldur	w21, [x29, #-140]
  438f18:	ldp	x9, x0, [sp, #128]
  438f1c:	b	438f28 <ferror@plt+0x35688>
  438f20:	ldr	x28, [x22]
  438f24:	mov	x9, xzr
  438f28:	str	xzr, [x0, w9, uxtw #3]
  438f2c:	cmp	x28, x23
  438f30:	stur	wzr, [x29, #-84]
  438f34:	b.cs	43ada8 <ferror@plt+0x37508>  // b.hs, b.nlast
  438f38:	str	x0, [sp, #136]
  438f3c:	mov	w0, #0x50                  	// #80
  438f40:	stur	w21, [x29, #-140]
  438f44:	bl	403290 <xmalloc@plt>
  438f48:	ldr	x19, [x22]
  438f4c:	mov	x27, x0
  438f50:	ldrb	w8, [x19]
  438f54:	cmp	w8, #0x3b
  438f58:	b.ne	439054 <ferror@plt+0x357b4>  // b.any
  438f5c:	mov	w25, wzr
  438f60:	str	xzr, [x27, w25, uxtw #3]
  438f64:	ldr	x19, [x22]
  438f68:	cmp	x19, x23
  438f6c:	b.cs	43ad98 <ferror@plt+0x374f8>  // b.hs, b.nlast
  438f70:	ldrb	w25, [x19]
  438f74:	cmp	w25, #0x3b
  438f78:	b.ne	439154 <ferror@plt+0x358b4>  // b.any
  438f7c:	mov	x26, xzr
  438f80:	cmp	x19, x23
  438f84:	b.cs	43ad98 <ferror@plt+0x374f8>  // b.hs, b.nlast
  438f88:	ldrb	w8, [x19]
  438f8c:	mov	x9, x19
  438f90:	cmp	w8, #0x3b
  438f94:	b.ne	438fa4 <ferror@plt+0x35704>  // b.any
  438f98:	add	x9, x19, #0x1
  438f9c:	str	x9, [x22]
  438fa0:	ldrb	w8, [x19, #1]
  438fa4:	cmp	w8, #0x7e
  438fa8:	b.ne	43a098 <ferror@plt+0x367f8>  // b.any
  438fac:	add	x8, x9, #0x1
  438fb0:	str	x8, [x22]
  438fb4:	ldrb	w10, [x9, #1]
  438fb8:	mov	x28, x19
  438fbc:	cmp	w10, #0x3d
  438fc0:	b.hi	438fe8 <ferror@plt+0x35748>  // b.pmore
  438fc4:	mov	w11, #0x1                   	// #1
  438fc8:	mov	x12, #0x280000000000        	// #43980465111040
  438fcc:	lsl	x11, x11, x10
  438fd0:	movk	x12, #0x2000, lsl #48
  438fd4:	tst	x11, x12
  438fd8:	b.eq	438fe8 <ferror@plt+0x35748>  // b.none
  438fdc:	add	x8, x9, #0x2
  438fe0:	str	x8, [x22]
  438fe4:	ldrb	w10, [x9, #2]
  438fe8:	cmp	w10, #0x25
  438fec:	b.ne	43a098 <ferror@plt+0x367f8>  // b.any
  438ff0:	add	x19, x8, #0x1
  438ff4:	str	x19, [x22]
  438ff8:	ldrb	w9, [x8, #1]
  438ffc:	cmp	w9, #0x28
  439000:	b.ne	43a1b0 <ferror@plt+0x36910>  // b.any
  439004:	add	x24, x8, #0x2
  439008:	cmp	x24, x23
  43900c:	str	x24, [x22]
  439010:	b.cs	43afb0 <ferror@plt+0x37710>  // b.hs, b.nlast
  439014:	ldrb	w8, [x24]
  439018:	cbz	w8, 43afb0 <ferror@plt+0x37710>
  43901c:	bl	4037d0 <__errno_location@plt>
  439020:	mov	x25, x0
  439024:	str	wzr, [x0]
  439028:	mov	x0, x24
  43902c:	mov	x1, x22
  439030:	mov	w2, wzr
  439034:	bl	402fc0 <strtoul@plt>
  439038:	mov	x21, x0
  43903c:	cmn	x0, #0x1
  439040:	b.ne	43afb4 <ferror@plt+0x37714>  // b.any
  439044:	ldr	w8, [x25]
  439048:	cbnz	w8, 43af68 <ferror@plt+0x376c8>
  43904c:	mov	x21, #0xffffffffffffffff    	// #-1
  439050:	b	43afb4 <ferror@plt+0x37714>
  439054:	mov	w26, wzr
  439058:	mov	w21, #0xa                   	// #10
  43905c:	b	43909c <ferror@plt+0x357fc>
  439060:	ldr	x8, [x22]
  439064:	ldur	x0, [x29, #-104]
  439068:	add	x3, x27, w26, uxtw #3
  43906c:	mov	x1, x20
  439070:	add	x8, x8, #0x1
  439074:	mov	x2, x22
  439078:	mov	x4, x23
  43907c:	str	x8, [x22]
  439080:	bl	43b864 <ferror@plt+0x37fc4>
  439084:	cbz	w0, 43ad9c <ferror@plt+0x374fc>
  439088:	ldr	x19, [x22]
  43908c:	mov	w26, w25
  439090:	ldrb	w8, [x19]
  439094:	cmp	w8, #0x3b
  439098:	b.eq	438f60 <ferror@plt+0x356c0>  // b.none
  43909c:	add	w25, w26, #0x1
  4390a0:	cmp	w25, w21
  4390a4:	b.cc	4390c0 <ferror@plt+0x35820>  // b.lo, b.ul, b.last
  4390a8:	add	w21, w21, #0xa
  4390ac:	lsl	x1, x21, #3
  4390b0:	mov	x0, x27
  4390b4:	bl	4031e0 <xrealloc@plt>
  4390b8:	ldrb	w8, [x19]
  4390bc:	mov	x27, x0
  4390c0:	and	w8, w8, #0xff
  4390c4:	cmp	w8, #0x2e
  4390c8:	b.eq	4390d4 <ferror@plt+0x35834>  // b.none
  4390cc:	cmp	w8, #0x24
  4390d0:	b.ne	4390e0 <ferror@plt+0x35840>  // b.any
  4390d4:	ldrb	w8, [x19, #1]
  4390d8:	cmp	w8, #0x5f
  4390dc:	b.ne	439060 <ferror@plt+0x357c0>  // b.any
  4390e0:	mov	w1, #0x3a                  	// #58
  4390e4:	mov	x0, x19
  4390e8:	bl	403560 <strchr@plt>
  4390ec:	cbz	x0, 43a02c <ferror@plt+0x3678c>
  4390f0:	ldrb	w8, [x0, #1]
  4390f4:	mov	x3, x0
  4390f8:	cmp	w8, #0x3a
  4390fc:	b.eq	43a064 <ferror@plt+0x367c4>  // b.none
  439100:	ldur	x0, [x29, #-104]
  439104:	add	x4, x27, w26, uxtw #3
  439108:	sub	x5, x29, #0x54
  43910c:	mov	x1, x20
  439110:	mov	x2, x22
  439114:	mov	x6, x23
  439118:	bl	43bb58 <ferror@plt+0x382b8>
  43911c:	cbnz	w0, 439088 <ferror@plt+0x357e8>
  439120:	b	43ada4 <ferror@plt+0x37504>
  439124:	adrp	x8, 468000 <_sch_istable+0x1c50>
  439128:	ldr	x19, [x8, #3784]
  43912c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439130:	add	x1, x1, #0x649
  439134:	mov	w2, #0x5                   	// #5
  439138:	mov	x0, xzr
  43913c:	bl	403700 <dcgettext@plt>
  439140:	ldur	x2, [x29, #-136]
  439144:	mov	x1, x0
  439148:	mov	x0, x19
  43914c:	bl	403880 <fprintf@plt>
  439150:	b	43ada4 <ferror@plt+0x37504>
  439154:	sub	x8, x29, #0x48
  439158:	mov	x26, xzr
  43915c:	mov	x28, xzr
  439160:	add	x9, x8, #0x10
  439164:	add	x8, x8, #0x18
  439168:	stp	xzr, xzr, [sp]
  43916c:	str	xzr, [sp, #128]
  439170:	str	wzr, [sp, #16]
  439174:	stp	x8, x9, [sp, #32]
  439178:	str	x19, [sp, #24]
  43917c:	mov	w1, #0x3a                  	// #58
  439180:	mov	x0, x19
  439184:	bl	403560 <strchr@plt>
  439188:	cbz	x0, 43a238 <ferror@plt+0x36998>
  43918c:	ldrb	w8, [x0, #1]
  439190:	mov	x21, x0
  439194:	cmp	w8, #0x3a
  439198:	b.ne	43a238 <ferror@plt+0x36998>  // b.any
  43919c:	and	w8, w25, #0xff
  4391a0:	cmp	w8, #0x6f
  4391a4:	str	x26, [sp, #120]
  4391a8:	b.ne	439220 <ferror@plt+0x35980>  // b.any
  4391ac:	ldrb	w8, [x19, #1]
  4391b0:	cmp	w8, #0x70
  4391b4:	b.ne	439220 <ferror@plt+0x35980>  // b.any
  4391b8:	ldrb	w8, [x19, #2]
  4391bc:	cmp	w8, #0x24
  4391c0:	b.ne	439220 <ferror@plt+0x35980>  // b.any
  4391c4:	add	x19, x21, #0x2
  4391c8:	mov	x25, x19
  4391cc:	str	x19, [x22]
  4391d0:	ldrb	w8, [x25]
  4391d4:	cmp	w8, #0x2e
  4391d8:	b.eq	4391ec <ferror@plt+0x3594c>  // b.none
  4391dc:	cbz	w8, 43a200 <ferror@plt+0x36960>
  4391e0:	ldrb	w8, [x25, #1]!
  4391e4:	cmp	w8, #0x2e
  4391e8:	b.ne	4391dc <ferror@plt+0x3593c>  // b.any
  4391ec:	sub	x21, x25, x19
  4391f0:	add	w8, w21, #0x1
  4391f4:	sxtw	x0, w8
  4391f8:	bl	403290 <xmalloc@plt>
  4391fc:	sxtw	x21, w21
  439200:	mov	x1, x19
  439204:	mov	x2, x21
  439208:	mov	x26, x0
  43920c:	bl	402f70 <memcpy@plt>
  439210:	add	x8, x25, #0x1
  439214:	str	x26, [sp, #128]
  439218:	strb	wzr, [x26, x21]
  43921c:	b	439250 <ferror@plt+0x359b0>
  439220:	sub	x25, x21, x19
  439224:	add	w8, w25, #0x1
  439228:	sxtw	x0, w8
  43922c:	bl	403290 <xmalloc@plt>
  439230:	sxtw	x25, w25
  439234:	mov	x1, x19
  439238:	mov	x2, x25
  43923c:	mov	x26, x0
  439240:	bl	402f70 <memcpy@plt>
  439244:	str	x26, [sp, #128]
  439248:	strb	wzr, [x26, x25]
  43924c:	add	x8, x21, #0x2
  439250:	mov	w0, #0x50                  	// #80
  439254:	str	x8, [x22]
  439258:	bl	403290 <xmalloc@plt>
  43925c:	mov	x28, x0
  439260:	mov	x21, xzr
  439264:	mov	w8, #0xa                   	// #10
  439268:	stur	wzr, [x29, #-136]
  43926c:	str	x8, [sp, #88]
  439270:	cbz	x21, 43927c <ferror@plt+0x359dc>
  439274:	ldr	x8, [x22]
  439278:	b	4392b0 <ferror@plt+0x35a10>
  43927c:	ldur	x0, [x29, #-104]
  439280:	mov	x1, x20
  439284:	mov	x2, xzr
  439288:	mov	x3, x22
  43928c:	mov	x4, xzr
  439290:	mov	x5, x23
  439294:	bl	437798 <ferror@plt+0x33ef8>
  439298:	cbz	x0, 43ad74 <ferror@plt+0x374d4>
  43929c:	ldr	x8, [x22]
  4392a0:	ldrb	w9, [x8]
  4392a4:	cmp	w9, #0x3a
  4392a8:	b.ne	43a200 <ferror@plt+0x36960>  // b.any
  4392ac:	mov	x21, x0
  4392b0:	add	x0, x8, #0x1
  4392b4:	mov	w1, #0x3b                  	// #59
  4392b8:	str	x0, [x22]
  4392bc:	bl	403560 <strchr@plt>
  4392c0:	cbz	x0, 43a110 <ferror@plt+0x36870>
  4392c4:	ldur	x25, [x29, #-104]
  4392c8:	mov	x19, x0
  4392cc:	mov	x1, x21
  4392d0:	mov	x0, x25
  4392d4:	bl	434908 <ferror@plt+0x31068>
  4392d8:	cmp	w0, #0x13
  4392dc:	stur	x28, [x29, #-120]
  4392e0:	b.ne	439304 <ferror@plt+0x35a64>  // b.any
  4392e4:	sub	x2, x29, #0x50
  4392e8:	mov	x0, x25
  4392ec:	mov	x1, x21
  4392f0:	bl	434b2c <ferror@plt+0x3128c>
  4392f4:	cmp	x0, #0x0
  4392f8:	cset	w8, eq  // eq = none
  4392fc:	str	w8, [sp, #100]
  439300:	b	439308 <ferror@plt+0x35a68>
  439304:	str	wzr, [sp, #100]
  439308:	ldr	x25, [x22]
  43930c:	sub	x28, x19, x25
  439310:	add	w8, w28, #0x1
  439314:	sxtw	x0, w8
  439318:	bl	403290 <xmalloc@plt>
  43931c:	sxtw	x28, w28
  439320:	mov	x1, x25
  439324:	mov	x2, x28
  439328:	mov	x26, x0
  43932c:	bl	402f70 <memcpy@plt>
  439330:	add	x8, x19, #0x1
  439334:	strb	wzr, [x26, x28]
  439338:	str	x8, [x22]
  43933c:	ldrb	w8, [x19, #1]
  439340:	cmp	w8, #0x30
  439344:	b.eq	439360 <ferror@plt+0x35ac0>  // b.none
  439348:	ldur	x28, [x29, #-120]
  43934c:	cmp	w8, #0x31
  439350:	b.eq	43936c <ferror@plt+0x35acc>  // b.none
  439354:	cbz	w8, 43a0f4 <ferror@plt+0x36854>
  439358:	str	wzr, [sp, #96]
  43935c:	b	439374 <ferror@plt+0x35ad4>
  439360:	ldur	x28, [x29, #-120]
  439364:	mov	w8, #0x2                   	// #2
  439368:	b	439370 <ferror@plt+0x35ad0>
  43936c:	mov	w8, #0x1                   	// #1
  439370:	str	w8, [sp, #96]
  439374:	add	x8, x19, #0x2
  439378:	str	x8, [x22]
  43937c:	ldrb	w9, [x19, #2]
  439380:	sub	w10, w9, #0x2a
  439384:	cmp	w10, #0x1a
  439388:	b.hi	439554 <ferror@plt+0x35cb4>  // b.pmore
  43938c:	adrp	x13, 451000 <warn@@Base+0x10e9c>
  439390:	add	x13, x13, #0x342
  439394:	adr	x11, 4393ac <ferror@plt+0x35b0c>
  439398:	ldrb	w12, [x13, x10]
  43939c:	add	x11, x11, x12, lsl #2
  4393a0:	mov	w14, wzr
  4393a4:	mov	w10, wzr
  4393a8:	br	x11
  4393ac:	add	x8, x19, #0x3
  4393b0:	mov	w14, wzr
  4393b4:	mov	w10, wzr
  4393b8:	str	x8, [x22]
  4393bc:	b	4393f0 <ferror@plt+0x35b50>
  4393c0:	add	x8, x19, #0x3
  4393c4:	mov	w10, wzr
  4393c8:	str	x8, [x22]
  4393cc:	mov	w14, #0x1                   	// #1
  4393d0:	b	4393f0 <ferror@plt+0x35b50>
  4393d4:	mov	w14, wzr
  4393d8:	add	x8, x19, #0x3
  4393dc:	b	4393e8 <ferror@plt+0x35b48>
  4393e0:	add	x8, x19, #0x3
  4393e4:	mov	w14, #0x1                   	// #1
  4393e8:	str	x8, [x22]
  4393ec:	mov	w10, #0x1                   	// #1
  4393f0:	ldrb	w9, [x8]
  4393f4:	cmp	w9, #0x3f
  4393f8:	str	x26, [sp, #120]
  4393fc:	stp	w10, w14, [sp, #112]
  439400:	b.eq	439468 <ferror@plt+0x35bc8>  // b.none
  439404:	cmp	w9, #0x2e
  439408:	b.eq	4394a0 <ferror@plt+0x35c00>  // b.none
  43940c:	cmp	w9, #0x2a
  439410:	b.ne	4395ac <ferror@plt+0x35d0c>  // b.any
  439414:	add	x19, x8, #0x1
  439418:	cmp	x19, x23
  43941c:	str	x19, [x22]
  439420:	b.cs	4394b8 <ferror@plt+0x35c18>  // b.hs, b.nlast
  439424:	ldrb	w8, [x19]
  439428:	cbz	w8, 4394b8 <ferror@plt+0x35c18>
  43942c:	bl	4037d0 <__errno_location@plt>
  439430:	mov	x25, x0
  439434:	str	wzr, [x0]
  439438:	mov	x0, x19
  43943c:	mov	x1, x22
  439440:	mov	w2, wzr
  439444:	bl	402fc0 <strtoul@plt>
  439448:	cmn	x0, #0x1
  43944c:	b.ne	4394bc <ferror@plt+0x35c1c>  // b.any
  439450:	ldr	w8, [x25]
  439454:	cbnz	w8, 439f40 <ferror@plt+0x366a0>
  439458:	mov	x0, #0xffffffffffffffff    	// #-1
  43945c:	ldr	x26, [sp, #120]
  439460:	ldur	x28, [x29, #-120]
  439464:	b	4394bc <ferror@plt+0x35c1c>
  439468:	ldr	x19, [sp, #128]
  43946c:	add	x8, x8, #0x1
  439470:	str	x8, [x22]
  439474:	mov	x0, x19
  439478:	bl	402fd0 <strlen@plt>
  43947c:	mov	x2, x0
  439480:	mov	x0, x26
  439484:	mov	x1, x19
  439488:	bl	403210 <strncmp@plt>
  43948c:	mov	w10, #0x1                   	// #1
  439490:	str	xzr, [sp, #104]
  439494:	stp	xzr, xzr, [sp, #64]
  439498:	cbnz	w0, 439604 <ferror@plt+0x35d64>
  43949c:	b	4395fc <ferror@plt+0x35d5c>
  4394a0:	mov	w10, wzr
  4394a4:	add	x8, x8, #0x1
  4394a8:	str	xzr, [sp, #104]
  4394ac:	stp	xzr, xzr, [sp, #64]
  4394b0:	str	x8, [x22]
  4394b4:	b	4395fc <ferror@plt+0x35d5c>
  4394b8:	mov	x0, xzr
  4394bc:	ldr	x8, [x22]
  4394c0:	ldrb	w9, [x8]
  4394c4:	cmp	w9, #0x3b
  4394c8:	b.ne	43a0f4 <ferror@plt+0x36854>  // b.any
  4394cc:	add	x9, x8, #0x1
  4394d0:	str	x9, [x22]
  4394d4:	ldrb	w8, [x8, #1]
  4394d8:	mov	w10, wzr
  4394dc:	and	x9, x0, #0x7fffffff
  4394e0:	str	xzr, [sp, #104]
  4394e4:	str	x9, [sp, #72]
  4394e8:	cbz	w8, 4394f4 <ferror@plt+0x35c54>
  4394ec:	cmp	w8, #0x3b
  4394f0:	b.ne	439500 <ferror@plt+0x35c60>  // b.any
  4394f4:	ldr	x8, [sp, #104]
  4394f8:	str	x8, [sp, #64]
  4394fc:	b	4395fc <ferror@plt+0x35d5c>
  439500:	ldur	x0, [x29, #-104]
  439504:	mov	x1, x20
  439508:	mov	x2, xzr
  43950c:	mov	x3, x22
  439510:	mov	x4, xzr
  439514:	mov	x5, x23
  439518:	bl	437798 <ferror@plt+0x33ef8>
  43951c:	ldr	x8, [x22]
  439520:	ldrb	w9, [x8]
  439524:	cmp	w9, #0x3a
  439528:	b.eq	4395f0 <ferror@plt+0x35d50>  // b.none
  43952c:	cmp	w9, #0x3b
  439530:	str	x0, [sp, #64]
  439534:	b.ne	43ae0c <ferror@plt+0x3756c>  // b.any
  439538:	ldr	x26, [sp, #120]
  43953c:	ldur	x28, [x29, #-120]
  439540:	add	x8, x8, #0x1
  439544:	str	xzr, [sp, #104]
  439548:	mov	w10, wzr
  43954c:	str	x8, [x22]
  439550:	b	4395fc <ferror@plt+0x35d5c>
  439554:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439558:	mov	w2, #0x5                   	// #5
  43955c:	mov	x0, xzr
  439560:	add	x1, x1, #0x926
  439564:	bl	403700 <dcgettext@plt>
  439568:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43956c:	ldr	x19, [x8, #3784]
  439570:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439574:	mov	x25, x0
  439578:	mov	w2, #0x5                   	// #5
  43957c:	mov	x0, xzr
  439580:	add	x1, x1, #0x657
  439584:	bl	403700 <dcgettext@plt>
  439588:	ldr	x3, [sp, #24]
  43958c:	mov	x1, x0
  439590:	mov	x0, x19
  439594:	mov	x2, x25
  439598:	bl	403880 <fprintf@plt>
  43959c:	ldr	x8, [x22]
  4395a0:	mov	w14, wzr
  4395a4:	mov	w10, wzr
  4395a8:	b	4393f0 <ferror@plt+0x35b50>
  4395ac:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4395b0:	ldr	x19, [x8, #3784]
  4395b4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4395b8:	mov	w2, #0x5                   	// #5
  4395bc:	mov	x0, xzr
  4395c0:	add	x1, x1, #0x657
  4395c4:	bl	403700 <dcgettext@plt>
  4395c8:	ldr	x3, [sp, #24]
  4395cc:	adrp	x2, 451000 <warn@@Base+0x10e9c>
  4395d0:	mov	x1, x0
  4395d4:	mov	x0, x19
  4395d8:	add	x2, x2, #0x947
  4395dc:	bl	403880 <fprintf@plt>
  4395e0:	str	xzr, [sp, #104]
  4395e4:	mov	w10, wzr
  4395e8:	stp	xzr, xzr, [sp, #64]
  4395ec:	b	4395fc <ferror@plt+0x35d5c>
  4395f0:	mov	w10, wzr
  4395f4:	str	x0, [sp, #104]
  4395f8:	str	xzr, [sp, #64]
  4395fc:	ldr	w8, [sp, #100]
  439600:	cbz	w8, 4396cc <ferror@plt+0x35e2c>
  439604:	ldur	x19, [x29, #-104]
  439608:	sub	x2, x29, #0x60
  43960c:	mov	x1, x20
  439610:	str	w10, [sp, #100]
  439614:	mov	x0, x19
  439618:	bl	43b124 <ferror@plt+0x37884>
  43961c:	str	x0, [sp, #56]
  439620:	cbz	x0, 43a3dc <ferror@plt+0x36b3c>
  439624:	mov	x0, x19
  439628:	mov	x1, x21
  43962c:	bl	434ae4 <ferror@plt+0x31244>
  439630:	cbz	x0, 43a150 <ferror@plt+0x368b0>
  439634:	ldrb	w19, [x26]
  439638:	str	x0, [sp, #48]
  43963c:	cmp	w19, #0x5f
  439640:	b.ne	439684 <ferror@plt+0x35de4>  // b.any
  439644:	ldrb	w8, [x26, #1]
  439648:	cmp	w8, #0x5f
  43964c:	b.ne	439684 <ferror@plt+0x35de4>  // b.any
  439650:	ldrb	w8, [x26, #2]
  439654:	adrp	x9, 466000 <warn@@Base+0x25e9c>
  439658:	add	x9, x9, #0x3b0
  43965c:	ldrh	w9, [x9, x8, lsl #1]
  439660:	tbnz	w9, #2, 439730 <ferror@plt+0x35e90>
  439664:	mov	w21, #0x5f                  	// #95
  439668:	cmp	w8, #0x51
  43966c:	mov	w25, #0x1                   	// #1
  439670:	b.eq	439738 <ferror@plt+0x35e98>  // b.none
  439674:	cmp	w8, #0x74
  439678:	mov	w8, #0x1                   	// #1
  43967c:	str	w8, [sp, #80]
  439680:	b.eq	439740 <ferror@plt+0x35ea0>  // b.none
  439684:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439688:	mov	w2, #0x4                   	// #4
  43968c:	mov	x0, x26
  439690:	add	x1, x1, #0x964
  439694:	bl	403210 <strncmp@plt>
  439698:	cmp	w0, #0x0
  43969c:	cset	w25, eq  // eq = none
  4396a0:	cbz	w0, 4396d8 <ferror@plt+0x35e38>
  4396a4:	str	w25, [sp, #80]
  4396a8:	cbz	x24, 4396dc <ferror@plt+0x35e3c>
  4396ac:	ldr	x0, [sp, #128]
  4396b0:	mov	x1, x24
  4396b4:	bl	4034a0 <strcmp@plt>
  4396b8:	cmp	w0, #0x0
  4396bc:	mov	w25, wzr
  4396c0:	cset	w8, eq  // eq = none
  4396c4:	str	w8, [sp, #80]
  4396c8:	b	4396dc <ferror@plt+0x35e3c>
  4396cc:	ldr	x8, [sp, #88]
  4396d0:	str	w10, [sp, #100]
  4396d4:	b	439da8 <ferror@plt+0x36508>
  4396d8:	str	w25, [sp, #80]
  4396dc:	cmp	w19, #0x5f
  4396e0:	b.ne	43970c <ferror@plt+0x35e6c>  // b.any
  4396e4:	ldrb	w21, [x26, #1]
  4396e8:	cmp	w21, #0x2e
  4396ec:	b.eq	4396f8 <ferror@plt+0x35e58>  // b.none
  4396f0:	cmp	w21, #0x24
  4396f4:	b.ne	439740 <ferror@plt+0x35ea0>  // b.any
  4396f8:	ldrb	w8, [x26, #2]
  4396fc:	cmp	w8, #0x5f
  439700:	b.ne	439740 <ferror@plt+0x35ea0>  // b.any
  439704:	mov	w9, #0x1                   	// #1
  439708:	b	43975c <ferror@plt+0x35ebc>
  43970c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439710:	mov	w2, #0x4                   	// #4
  439714:	mov	x0, x26
  439718:	add	x1, x1, #0x969
  43971c:	bl	403210 <strncmp@plt>
  439720:	cmp	w0, #0x0
  439724:	mov	w8, wzr
  439728:	cset	w9, eq  // eq = none
  43972c:	b	439764 <ferror@plt+0x35ec4>
  439730:	mov	w21, #0x5f                  	// #95
  439734:	mov	w25, #0x1                   	// #1
  439738:	mov	w8, #0x1                   	// #1
  43973c:	str	w8, [sp, #80]
  439740:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439744:	mov	w2, #0x4                   	// #4
  439748:	mov	x0, x26
  43974c:	add	x1, x1, #0x969
  439750:	bl	403210 <strncmp@plt>
  439754:	cmp	w0, #0x0
  439758:	cset	w9, eq  // eq = none
  43975c:	cmp	w21, #0x5a
  439760:	cset	w8, eq  // eq = none
  439764:	mov	w21, wzr
  439768:	tbnz	w9, #0, 439928 <ferror@plt+0x36088>
  43976c:	tbnz	w25, #0, 439928 <ferror@plt+0x36088>
  439770:	tbnz	w8, #0, 439928 <ferror@plt+0x36088>
  439774:	str	w9, [sp, #20]
  439778:	cbz	x24, 4397f0 <ferror@plt+0x35f50>
  43977c:	mov	x0, x24
  439780:	bl	402fd0 <strlen@plt>
  439784:	ldr	w8, [sp, #116]
  439788:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  43978c:	add	x9, x9, #0x830
  439790:	mov	x21, x0
  439794:	cmp	w8, #0x0
  439798:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  43979c:	add	x8, x8, #0xc7
  4397a0:	csel	x19, x9, x8, eq  // eq = none
  4397a4:	ldr	w8, [sp, #112]
  4397a8:	cmp	w8, #0x0
  4397ac:	adrp	x8, 451000 <warn@@Base+0x10e9c>
  4397b0:	add	x8, x8, #0x8fd
  4397b4:	csel	x25, x9, x8, eq  // eq = none
  4397b8:	cbz	w21, 439820 <ferror@plt+0x35f80>
  4397bc:	mov	w1, #0x3c                  	// #60
  4397c0:	mov	x0, x24
  4397c4:	bl	403560 <strchr@plt>
  4397c8:	cbz	x0, 439ae0 <ferror@plt+0x36240>
  4397cc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  4397d0:	sub	x0, x29, #0x48
  4397d4:	add	x1, x1, #0x96e
  4397d8:	mov	x2, x19
  4397dc:	mov	x3, x25
  4397e0:	bl	4030a0 <sprintf@plt>
  4397e4:	mov	x21, xzr
  4397e8:	mov	x19, xzr
  4397ec:	b	439840 <ferror@plt+0x35fa0>
  4397f0:	ldr	w8, [sp, #116]
  4397f4:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  4397f8:	add	x9, x9, #0x830
  4397fc:	cmp	w8, #0x0
  439800:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  439804:	add	x8, x8, #0xc7
  439808:	csel	x19, x9, x8, eq  // eq = none
  43980c:	ldr	w8, [sp, #112]
  439810:	cmp	w8, #0x0
  439814:	adrp	x8, 451000 <warn@@Base+0x10e9c>
  439818:	add	x8, x8, #0x8fd
  43981c:	csel	x25, x9, x8, eq  // eq = none
  439820:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439824:	sub	x0, x29, #0x48
  439828:	add	x1, x1, #0x96e
  43982c:	mov	x2, x19
  439830:	mov	x3, x25
  439834:	bl	4030a0 <sprintf@plt>
  439838:	mov	x21, xzr
  43983c:	mov	x19, x24
  439840:	ldr	w8, [sp, #80]
  439844:	tbz	w8, #0, 439854 <ferror@plt+0x35fb4>
  439848:	ldr	x28, [sp, #128]
  43984c:	mov	x25, xzr
  439850:	b	439864 <ferror@plt+0x35fc4>
  439854:	ldr	x28, [sp, #128]
  439858:	mov	x0, x28
  43985c:	bl	402fd0 <strlen@plt>
  439860:	mov	x25, x0
  439864:	sub	x0, x29, #0x48
  439868:	bl	402fd0 <strlen@plt>
  43986c:	mov	x26, x0
  439870:	ldr	x0, [sp, #120]
  439874:	bl	402fd0 <strlen@plt>
  439878:	ldrb	w8, [x28]
  43987c:	cmp	w8, #0x6f
  439880:	b.ne	4398ac <ferror@plt+0x3600c>  // b.any
  439884:	ldr	x8, [sp, #128]
  439888:	ldrb	w8, [x8, #1]
  43988c:	cmp	w8, #0x70
  439890:	b.ne	4398ac <ferror@plt+0x3600c>  // b.any
  439894:	ldr	x8, [sp, #128]
  439898:	ldrb	w8, [x8, #2]
  43989c:	cmp	w8, #0x24
  4398a0:	b.eq	43aef0 <ferror@plt+0x37650>  // b.none
  4398a4:	cmp	w8, #0x2e
  4398a8:	b.eq	43aef0 <ferror@plt+0x37650>  // b.none
  4398ac:	add	x8, x21, x25
  4398b0:	add	x8, x8, x26
  4398b4:	add	x8, x8, x0
  4398b8:	add	x8, x8, #0x1
  4398bc:	and	x0, x8, #0xffffffff
  4398c0:	bl	403290 <xmalloc@plt>
  4398c4:	ldur	x28, [x29, #-120]
  4398c8:	ldr	w8, [sp, #80]
  4398cc:	mov	x26, x0
  4398d0:	cbz	w8, 4398dc <ferror@plt+0x3603c>
  4398d4:	strb	wzr, [x26]
  4398d8:	b	4398e8 <ferror@plt+0x36048>
  4398dc:	ldr	x1, [sp, #128]
  4398e0:	mov	x0, x26
  4398e4:	bl	403620 <strcpy@plt>
  4398e8:	mov	x0, x26
  4398ec:	bl	402fd0 <strlen@plt>
  4398f0:	mov	x21, x0
  4398f4:	sub	x1, x29, #0x48
  4398f8:	mov	x0, x26
  4398fc:	bl	403260 <strcat@plt>
  439900:	cbz	x19, 439910 <ferror@plt+0x36070>
  439904:	mov	x0, x26
  439908:	mov	x1, x19
  43990c:	bl	403260 <strcat@plt>
  439910:	ldr	x19, [sp, #120]
  439914:	mov	x0, x26
  439918:	mov	x1, x19
  43991c:	bl	403260 <strcat@plt>
  439920:	ldrb	w19, [x19]
  439924:	ldr	w9, [sp, #20]
  439928:	cmp	w19, #0x0
  43992c:	cset	w8, ne  // ne = any
  439930:	bic	w8, w8, w9
  439934:	tbnz	w8, #0, 439958 <ferror@plt+0x360b8>
  439938:	mov	w0, #0x8                   	// #8
  43993c:	bl	403290 <xmalloc@plt>
  439940:	mov	x3, x0
  439944:	str	xzr, [x0]
  439948:	ldur	x0, [x29, #-104]
  43994c:	ldp	x1, x2, [sp, #48]
  439950:	mov	w4, wzr
  439954:	b	439d98 <ferror@plt+0x364f8>
  439958:	ldrb	w8, [x26]
  43995c:	stur	x26, [x29, #-24]
  439960:	cmp	w8, #0x5f
  439964:	b.ne	4399cc <ferror@plt+0x3612c>  // b.any
  439968:	ldrb	w8, [x26, #1]
  43996c:	cmp	w8, #0x5a
  439970:	b.ne	4399cc <ferror@plt+0x3612c>  // b.any
  439974:	sub	x2, x29, #0x10
  439978:	mov	w1, #0x3                   	// #3
  43997c:	mov	x0, x26
  439980:	bl	441b98 <warn@@Base+0x1a34>
  439984:	cbz	x0, 439f10 <ferror@plt+0x36670>
  439988:	ldr	w8, [x0]
  43998c:	cmp	w8, #0x3
  439990:	b.ne	439ea8 <ferror@plt+0x36608>  // b.any
  439994:	ldr	x8, [x0, #24]
  439998:	ldr	w9, [x8]
  43999c:	cmp	w9, #0x29
  4399a0:	b.ne	439ea8 <ferror@plt+0x36608>  // b.any
  4399a4:	ldr	x2, [x8, #24]
  4399a8:	ldur	x0, [x29, #-104]
  4399ac:	sub	x3, x29, #0x4c
  4399b0:	mov	x1, x20
  4399b4:	bl	43bf5c <ferror@plt+0x386bc>
  4399b8:	ldur	x8, [x29, #-16]
  4399bc:	mov	x19, x0
  4399c0:	mov	x0, x8
  4399c4:	bl	403510 <free@plt>
  4399c8:	b	439d80 <ferror@plt+0x364e0>
  4399cc:	ldur	x8, [x29, #-104]
  4399d0:	mov	w0, #0xa0                  	// #160
  4399d4:	stur	xzr, [x29, #-56]
  4399d8:	stur	wzr, [x29, #-48]
  4399dc:	stp	x8, x20, [x29, #-72]
  4399e0:	mov	w8, #0xa                   	// #10
  4399e4:	stur	w8, [x29, #-28]
  4399e8:	bl	403290 <xmalloc@plt>
  4399ec:	stur	x0, [x29, #-40]
  4399f0:	mov	x0, x26
  4399f4:	stur	wzr, [x29, #-32]
  4399f8:	cbz	w21, 439a70 <ferror@plt+0x361d0>
  4399fc:	add	x19, x26, w21, uxtw
  439a00:	cmp	x19, x26
  439a04:	b.eq	439ab0 <ferror@plt+0x36210>  // b.none
  439a08:	ldrb	w8, [x19, #2]!
  439a0c:	cbz	w8, 43adf0 <ferror@plt+0x37550>
  439a10:	sub	x8, x19, x26
  439a14:	cmp	x8, #0x5
  439a18:	stur	x19, [x29, #-24]
  439a1c:	b.lt	439a38 <ferror@plt+0x36198>  // b.tstop
  439a20:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  439a24:	mov	w2, #0x4                   	// #4
  439a28:	mov	x0, x26
  439a2c:	add	x1, x1, #0x5a6
  439a30:	bl	403210 <strncmp@plt>
  439a34:	cbz	w0, 439b00 <ferror@plt+0x36260>
  439a38:	ldrb	w8, [x26]
  439a3c:	cmp	w8, #0x5f
  439a40:	b.ne	439b30 <ferror@plt+0x36290>  // b.any
  439a44:	ldrb	w8, [x26, #1]
  439a48:	cmp	w8, #0x5f
  439a4c:	b.ne	439b30 <ferror@plt+0x36290>  // b.any
  439a50:	ldrb	w8, [x26, #2]
  439a54:	cmp	w8, #0x6f
  439a58:	b.ne	439b30 <ferror@plt+0x36290>  // b.any
  439a5c:	ldrb	w8, [x26, #3]
  439a60:	cmp	w8, #0x70
  439a64:	b.ne	439b30 <ferror@plt+0x36290>  // b.any
  439a68:	add	x8, x26, #0x4
  439a6c:	b	439b18 <ferror@plt+0x36278>
  439a70:	mov	w1, #0x5f                  	// #95
  439a74:	bl	403560 <strchr@plt>
  439a78:	cbz	x0, 43a128 <ferror@plt+0x36888>
  439a7c:	mov	x19, x0
  439a80:	ldrb	w8, [x0, #1]!
  439a84:	cmp	w8, #0x5f
  439a88:	b.ne	439a70 <ferror@plt+0x361d0>  // b.any
  439a8c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439a90:	mov	x0, x19
  439a94:	add	x1, x1, #0xae5
  439a98:	bl	403550 <strspn@plt>
  439a9c:	cmp	w0, #0x3
  439aa0:	b.cc	439a00 <ferror@plt+0x36160>  // b.lo, b.ul, b.last
  439aa4:	sub	w8, w0, #0x2
  439aa8:	add	x19, x19, x8
  439aac:	b	439a00 <ferror@plt+0x36160>
  439ab0:	mov	x8, x26
  439ab4:	ldrb	w19, [x8, #2]!
  439ab8:	adrp	x9, 466000 <warn@@Base+0x25e9c>
  439abc:	add	x9, x9, #0x3b0
  439ac0:	ldrh	w9, [x9, x19, lsl #1]
  439ac4:	tbnz	w9, #2, 439ad8 <ferror@plt+0x36238>
  439ac8:	cmp	w19, #0x51
  439acc:	b.eq	439ad8 <ferror@plt+0x36238>  // b.none
  439ad0:	cmp	w19, #0x74
  439ad4:	b.ne	439e34 <ferror@plt+0x36594>  // b.any
  439ad8:	stur	x8, [x29, #-24]
  439adc:	b	439b30 <ferror@plt+0x36290>
  439ae0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439ae4:	sub	x0, x29, #0x48
  439ae8:	add	x1, x1, #0x975
  439aec:	mov	x2, x19
  439af0:	mov	x3, x25
  439af4:	mov	w4, w21
  439af8:	bl	4030a0 <sprintf@plt>
  439afc:	b	43983c <ferror@plt+0x35f9c>
  439b00:	ldrb	w8, [x26, #4]
  439b04:	cmp	w8, #0x2e
  439b08:	b.eq	439b14 <ferror@plt+0x36274>  // b.none
  439b0c:	cmp	w8, #0x24
  439b10:	b.ne	439a38 <ferror@plt+0x36198>  // b.any
  439b14:	add	x8, x26, #0x5
  439b18:	sub	x0, x29, #0x48
  439b1c:	sub	x1, x29, #0x10
  439b20:	mov	x2, xzr
  439b24:	stur	x8, [x29, #-16]
  439b28:	bl	43c6ac <ferror@plt+0x38e0c>
  439b2c:	cbz	w0, 43ad64 <ferror@plt+0x374c4>
  439b30:	ldur	x8, [x29, #-24]
  439b34:	ldrb	w9, [x8]
  439b38:	str	x8, [sp, #80]
  439b3c:	cbz	w9, 439d64 <ferror@plt+0x364c4>
  439b40:	ldr	x21, [sp, #80]
  439b44:	mov	w28, wzr
  439b48:	mov	w8, wzr
  439b4c:	mov	x25, xzr
  439b50:	and	w10, w9, #0xff
  439b54:	cmp	w10, #0x74
  439b58:	b.hi	439d04 <ferror@plt+0x36464>  // b.pmore
  439b5c:	adrp	x13, 451000 <warn@@Base+0x10e9c>
  439b60:	and	x10, x9, #0xff
  439b64:	add	x13, x13, #0x35e
  439b68:	adr	x11, 439b78 <ferror@plt+0x362d8>
  439b6c:	ldrh	w12, [x13, x10, lsl #1]
  439b70:	add	x11, x11, x12, lsl #2
  439b74:	br	x11
  439b78:	adrp	x10, 466000 <warn@@Base+0x25e9c>
  439b7c:	and	x8, x9, #0xff
  439b80:	add	x10, x10, #0x3b0
  439b84:	ldrh	w8, [x10, x8, lsl #1]
  439b88:	cmp	x25, #0x0
  439b8c:	csel	x19, x21, x25, eq  // eq = none
  439b90:	tbnz	w8, #2, 439ba0 <ferror@plt+0x36300>
  439b94:	mov	x28, xzr
  439b98:	mov	x25, x21
  439b9c:	b	439be8 <ferror@plt+0x36348>
  439ba0:	adrp	x12, 466000 <warn@@Base+0x25e9c>
  439ba4:	mov	w10, wzr
  439ba8:	add	x8, x21, #0x1
  439bac:	add	x12, x12, #0x3b0
  439bb0:	mov	w13, #0xa                   	// #10
  439bb4:	mul	w10, w10, w13
  439bb8:	stur	x8, [x29, #-24]
  439bbc:	add	w10, w10, w9, uxtb
  439bc0:	ldrb	w9, [x8], #1
  439bc4:	sub	w10, w10, #0x30
  439bc8:	ldrh	w11, [x12, x9, lsl #1]
  439bcc:	tbnz	w11, #2, 439bb4 <ferror@plt+0x36314>
  439bd0:	sub	x25, x8, #0x1
  439bd4:	mov	x0, x25
  439bd8:	mov	w28, w10
  439bdc:	bl	402fd0 <strlen@plt>
  439be0:	cmp	x0, x28
  439be4:	b.cc	43ad38 <ferror@plt+0x37498>  // b.lo, b.ul, b.last
  439be8:	ldp	w8, w9, [x29, #-32]
  439bec:	add	x10, x25, x28
  439bf0:	sub	x28, x10, x19
  439bf4:	stur	x10, [x29, #-24]
  439bf8:	cmp	w8, w9
  439bfc:	b.cs	439ca0 <ferror@plt+0x36400>  // b.hs, b.nlast
  439c00:	ldur	x0, [x29, #-40]
  439c04:	b	439cbc <ferror@plt+0x3641c>
  439c08:	cmp	x25, #0x0
  439c0c:	add	x9, x21, #0x1
  439c10:	csel	x25, x21, x25, eq  // eq = none
  439c14:	stur	x9, [x29, #-24]
  439c18:	b	439d1c <ferror@plt+0x3647c>
  439c1c:	ldp	x3, x2, [sp, #32]
  439c20:	add	x8, x21, #0x1
  439c24:	sub	x0, x29, #0x48
  439c28:	sub	x1, x29, #0x18
  439c2c:	stur	x8, [x29, #-24]
  439c30:	bl	43cfe4 <ferror@plt+0x39744>
  439c34:	cbz	w0, 43ad64 <ferror@plt+0x374c4>
  439c38:	mov	x25, xzr
  439c3c:	b	439d18 <ferror@plt+0x36478>
  439c40:	sub	x0, x29, #0x48
  439c44:	sub	x1, x29, #0x18
  439c48:	mov	x2, xzr
  439c4c:	bl	43d424 <ferror@plt+0x39b84>
  439c50:	cbz	w0, 43ad64 <ferror@plt+0x374c4>
  439c54:	ldp	w8, w9, [x29, #-32]
  439c58:	ldur	x10, [x29, #-24]
  439c5c:	cmp	w8, w9
  439c60:	sub	x28, x10, x21
  439c64:	b.cs	439d24 <ferror@plt+0x36484>  // b.hs, b.nlast
  439c68:	ldur	x0, [x29, #-40]
  439c6c:	b	439d40 <ferror@plt+0x364a0>
  439c70:	cmp	x25, #0x0
  439c74:	sub	x0, x29, #0x48
  439c78:	sub	x1, x29, #0x18
  439c7c:	mov	x2, xzr
  439c80:	csel	x19, x21, x25, eq  // eq = none
  439c84:	bl	43d7ac <ferror@plt+0x39f0c>
  439c88:	cbz	w0, 43ad64 <ferror@plt+0x374c4>
  439c8c:	ldp	w8, w9, [x29, #-32]
  439c90:	ldur	x10, [x29, #-24]
  439c94:	cmp	w8, w9
  439c98:	sub	x28, x10, x19
  439c9c:	b.cc	439c00 <ferror@plt+0x36360>  // b.lo, b.ul, b.last
  439ca0:	ldur	x0, [x29, #-40]
  439ca4:	add	w8, w9, #0xa
  439ca8:	lsl	x1, x8, #4
  439cac:	stur	w8, [x29, #-28]
  439cb0:	bl	4031e0 <xrealloc@plt>
  439cb4:	ldur	w8, [x29, #-32]
  439cb8:	stur	x0, [x29, #-40]
  439cbc:	add	x9, x0, w8, uxtw #4
  439cc0:	str	x19, [x9], #8
  439cc4:	add	w8, w8, #0x1
  439cc8:	mov	x25, xzr
  439ccc:	str	w28, [x9]
  439cd0:	stur	w8, [x29, #-32]
  439cd4:	mov	w28, #0x1                   	// #1
  439cd8:	ldp	x3, x2, [sp, #32]
  439cdc:	sub	x0, x29, #0x48
  439ce0:	sub	x1, x29, #0x18
  439ce4:	bl	43cfe4 <ferror@plt+0x39744>
  439ce8:	cbz	w0, 43ad64 <ferror@plt+0x374c4>
  439cec:	mov	w8, #0x1                   	// #1
  439cf0:	ldur	x21, [x29, #-24]
  439cf4:	ldrb	w9, [x21]
  439cf8:	and	w10, w9, #0xff
  439cfc:	cmp	w10, #0x74
  439d00:	b.ls	439b5c <ferror@plt+0x362bc>  // b.plast
  439d04:	ldp	x3, x2, [sp, #32]
  439d08:	sub	x0, x29, #0x48
  439d0c:	sub	x1, x29, #0x18
  439d10:	bl	43cfe4 <ferror@plt+0x39744>
  439d14:	cbz	w0, 43ad64 <ferror@plt+0x374c4>
  439d18:	mov	w8, #0x1                   	// #1
  439d1c:	cbnz	w28, 439cd8 <ferror@plt+0x36438>
  439d20:	b	439cf0 <ferror@plt+0x36450>
  439d24:	ldur	x0, [x29, #-40]
  439d28:	add	w8, w9, #0xa
  439d2c:	lsl	x1, x8, #4
  439d30:	stur	w8, [x29, #-28]
  439d34:	bl	4031e0 <xrealloc@plt>
  439d38:	ldur	w8, [x29, #-32]
  439d3c:	stur	x0, [x29, #-40]
  439d40:	add	x9, x0, w8, uxtw #4
  439d44:	str	x21, [x9], #8
  439d48:	b	439cc4 <ferror@plt+0x36424>
  439d4c:	cbnz	w8, 439d64 <ferror@plt+0x364c4>
  439d50:	ldp	x3, x2, [sp, #32]
  439d54:	sub	x0, x29, #0x48
  439d58:	sub	x1, x29, #0x18
  439d5c:	bl	43cfe4 <ferror@plt+0x39744>
  439d60:	cbz	w0, 43ad64 <ferror@plt+0x374c4>
  439d64:	ldur	x0, [x29, #-40]
  439d68:	bl	403510 <free@plt>
  439d6c:	ldur	x19, [x29, #-56]
  439d70:	stur	xzr, [x29, #-40]
  439d74:	cbz	x19, 439ee0 <ferror@plt+0x36640>
  439d78:	ldur	w8, [x29, #-48]
  439d7c:	stur	w8, [x29, #-76]
  439d80:	ldur	x28, [x29, #-120]
  439d84:	cbz	x19, 43ad74 <ferror@plt+0x374d4>
  439d88:	ldur	w4, [x29, #-76]
  439d8c:	ldur	x0, [x29, #-104]
  439d90:	ldp	x1, x2, [sp, #48]
  439d94:	mov	x3, x19
  439d98:	bl	434018 <ferror@plt+0x30778>
  439d9c:	ldr	x8, [sp, #88]
  439da0:	mov	x21, x0
  439da4:	cbz	x0, 43ad74 <ferror@plt+0x374d4>
  439da8:	ldur	w9, [x29, #-136]
  439dac:	add	w19, w9, #0x1
  439db0:	cmp	w19, w8
  439db4:	b.cc	439dd0 <ferror@plt+0x36530>  // b.lo, b.ul, b.last
  439db8:	add	w8, w8, #0xa
  439dbc:	lsl	x1, x8, #3
  439dc0:	mov	x0, x28
  439dc4:	str	x8, [sp, #88]
  439dc8:	bl	4031e0 <xrealloc@plt>
  439dcc:	mov	x28, x0
  439dd0:	ldp	w3, w8, [sp, #96]
  439dd4:	cbz	w8, 439df0 <ferror@plt+0x36550>
  439dd8:	ldur	x0, [x29, #-104]
  439ddc:	ldp	w5, w4, [sp, #112]
  439de0:	mov	x1, x26
  439de4:	mov	x2, x21
  439de8:	bl	4344b4 <ferror@plt+0x30c14>
  439dec:	b	439e08 <ferror@plt+0x36568>
  439df0:	ldur	x0, [x29, #-104]
  439df4:	ldp	w5, w4, [sp, #112]
  439df8:	ldp	x7, x6, [sp, #64]
  439dfc:	mov	x1, x26
  439e00:	mov	x2, x21
  439e04:	bl	434448 <ferror@plt+0x30ba8>
  439e08:	ldur	w8, [x29, #-136]
  439e0c:	str	x0, [x28, w8, uxtw #3]
  439e10:	cbz	x0, 43ad74 <ferror@plt+0x374d4>
  439e14:	ldr	x8, [x22]
  439e18:	ldr	x21, [sp, #104]
  439e1c:	ldrb	w8, [x8]
  439e20:	cmp	w8, #0x3b
  439e24:	b.eq	439fa8 <ferror@plt+0x36708>  // b.none
  439e28:	stur	w19, [x29, #-136]
  439e2c:	cbnz	w8, 439270 <ferror@plt+0x359d0>
  439e30:	b	439fa8 <ferror@plt+0x36708>
  439e34:	sub	x0, x26, #0x1
  439e38:	ldrb	w8, [x0, #1]!
  439e3c:	cmp	w8, #0x5f
  439e40:	b.eq	439e38 <ferror@plt+0x36598>  // b.none
  439e44:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439e48:	add	x1, x1, #0xae4
  439e4c:	bl	4036d0 <strstr@plt>
  439e50:	cbz	x0, 43adf0 <ferror@plt+0x37550>
  439e54:	ldrb	w8, [x0, #2]!
  439e58:	cbz	w8, 43adf0 <ferror@plt+0x37550>
  439e5c:	sub	x8, x0, x26
  439e60:	cmp	x8, #0x5
  439e64:	stur	x0, [x29, #-24]
  439e68:	b.lt	439e84 <ferror@plt+0x365e4>  // b.tstop
  439e6c:	adrp	x1, 449000 <warn@@Base+0x8e9c>
  439e70:	mov	w2, #0x4                   	// #4
  439e74:	mov	x0, x26
  439e78:	add	x1, x1, #0x5a6
  439e7c:	bl	403210 <strncmp@plt>
  439e80:	cbz	w0, 439f90 <ferror@plt+0x366f0>
  439e84:	ldrb	w8, [x26]
  439e88:	cmp	w8, #0x5f
  439e8c:	b.ne	439b30 <ferror@plt+0x36290>  // b.any
  439e90:	cmp	w19, #0x6f
  439e94:	b.ne	439b30 <ferror@plt+0x36290>  // b.any
  439e98:	ldrb	w8, [x26, #1]
  439e9c:	cmp	w8, #0x5f
  439ea0:	b.eq	439a5c <ferror@plt+0x361bc>  // b.none
  439ea4:	b	439b30 <ferror@plt+0x36290>
  439ea8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  439eac:	ldr	x19, [x8, #3784]
  439eb0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439eb4:	mov	w2, #0x5                   	// #5
  439eb8:	mov	x0, xzr
  439ebc:	add	x1, x1, #0x9a3
  439ec0:	bl	403700 <dcgettext@plt>
  439ec4:	mov	x1, x0
  439ec8:	mov	x0, x19
  439ecc:	bl	403880 <fprintf@plt>
  439ed0:	ldur	x0, [x29, #-16]
  439ed4:	bl	403510 <free@plt>
  439ed8:	mov	x19, xzr
  439edc:	b	439d80 <ferror@plt+0x364e0>
  439ee0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  439ee4:	ldr	x19, [x8, #3784]
  439ee8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439eec:	mov	w2, #0x5                   	// #5
  439ef0:	mov	x0, xzr
  439ef4:	add	x1, x1, #0x97e
  439ef8:	bl	403700 <dcgettext@plt>
  439efc:	mov	x1, x0
  439f00:	mov	x0, x19
  439f04:	bl	403880 <fprintf@plt>
  439f08:	ldur	x19, [x29, #-56]
  439f0c:	b	439d78 <ferror@plt+0x364d8>
  439f10:	adrp	x8, 468000 <_sch_istable+0x1c50>
  439f14:	ldr	x19, [x8, #3784]
  439f18:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439f1c:	mov	w2, #0x5                   	// #5
  439f20:	add	x1, x1, #0x9c5
  439f24:	bl	403700 <dcgettext@plt>
  439f28:	mov	x1, x0
  439f2c:	mov	x0, x19
  439f30:	mov	x2, x26
  439f34:	bl	403880 <fprintf@plt>
  439f38:	mov	x19, xzr
  439f3c:	b	439d80 <ferror@plt+0x364e0>
  439f40:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439f44:	mov	w2, #0x5                   	// #5
  439f48:	mov	x0, xzr
  439f4c:	add	x1, x1, #0x68a
  439f50:	bl	403700 <dcgettext@plt>
  439f54:	adrp	x8, 468000 <_sch_istable+0x1c50>
  439f58:	ldr	x25, [x8, #3784]
  439f5c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  439f60:	mov	x26, x0
  439f64:	mov	w2, #0x5                   	// #5
  439f68:	mov	x0, xzr
  439f6c:	add	x1, x1, #0x657
  439f70:	bl	403700 <dcgettext@plt>
  439f74:	mov	x1, x0
  439f78:	mov	x0, x25
  439f7c:	mov	x2, x26
  439f80:	mov	x3, x19
  439f84:	bl	403880 <fprintf@plt>
  439f88:	mov	x0, xzr
  439f8c:	b	43945c <ferror@plt+0x35bbc>
  439f90:	ldrb	w8, [x26, #4]
  439f94:	cmp	w8, #0x2e
  439f98:	b.eq	439b14 <ferror@plt+0x36274>  // b.none
  439f9c:	cmp	w8, #0x24
  439fa0:	b.eq	439b14 <ferror@plt+0x36274>  // b.none
  439fa4:	b	439e84 <ferror@plt+0x365e4>
  439fa8:	str	xzr, [x28, w19, uxtw #3]
  439fac:	ldr	x8, [x22]
  439fb0:	mov	x25, x28
  439fb4:	ldrb	w9, [x8]
  439fb8:	cbz	w9, 439fc4 <ferror@plt+0x36724>
  439fbc:	add	x8, x8, #0x1
  439fc0:	str	x8, [x22]
  439fc4:	ldr	w8, [sp, #16]
  439fc8:	add	w21, w8, #0x1
  439fcc:	ldr	x8, [sp]
  439fd0:	cmp	w21, w8
  439fd4:	b.cc	439ff0 <ferror@plt+0x36750>  // b.lo, b.ul, b.last
  439fd8:	ldp	x8, x0, [sp]
  439fdc:	add	w8, w8, #0xa
  439fe0:	lsl	x1, x8, #3
  439fe4:	str	x8, [sp]
  439fe8:	bl	4031e0 <xrealloc@plt>
  439fec:	str	x0, [sp, #8]
  439ff0:	ldur	x0, [x29, #-104]
  439ff4:	ldr	x1, [sp, #128]
  439ff8:	mov	x2, x25
  439ffc:	mov	x28, x25
  43a000:	bl	43441c <ferror@plt+0x30b7c>
  43a004:	ldr	x8, [sp, #8]
  43a008:	ldr	w9, [sp, #16]
  43a00c:	ldr	x26, [sp, #120]
  43a010:	str	w21, [sp, #16]
  43a014:	str	x0, [x8, w9, uxtw #3]
  43a018:	ldr	x19, [x22]
  43a01c:	ldrb	w25, [x19]
  43a020:	cmp	w25, #0x3b
  43a024:	b.ne	43917c <ferror@plt+0x358dc>  // b.any
  43a028:	b	43a23c <ferror@plt+0x3699c>
  43a02c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a030:	ldr	x19, [x8, #3784]
  43a034:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a038:	add	x1, x1, #0x649
  43a03c:	mov	w2, #0x5                   	// #5
  43a040:	bl	403700 <dcgettext@plt>
  43a044:	mov	x1, x0
  43a048:	mov	x0, x19
  43a04c:	mov	x2, x28
  43a050:	bl	403880 <fprintf@plt>
  43a054:	b	43ad9c <ferror@plt+0x374fc>
  43a058:	mov	x21, xzr
  43a05c:	mov	x27, x19
  43a060:	b	43adac <ferror@plt+0x3750c>
  43a064:	mov	w25, w26
  43a068:	b	438f60 <ferror@plt+0x356c0>
  43a06c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a070:	ldr	x19, [x8, #3784]
  43a074:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a078:	add	x1, x1, #0x649
  43a07c:	mov	w2, #0x5                   	// #5
  43a080:	mov	x0, xzr
  43a084:	bl	403700 <dcgettext@plt>
  43a088:	ldur	x2, [x29, #-136]
  43a08c:	mov	x1, x0
  43a090:	mov	x0, x19
  43a094:	b	43ab64 <ferror@plt+0x372c4>
  43a098:	mov	x6, xzr
  43a09c:	mov	w7, wzr
  43a0a0:	ldur	w1, [x29, #-140]
  43a0a4:	ldr	x4, [sp, #136]
  43a0a8:	cbnz	w7, 43a0d8 <ferror@plt+0x36838>
  43a0ac:	cbnz	x6, 43a0d8 <ferror@plt+0x36838>
  43a0b0:	cbnz	x26, 43a0d8 <ferror@plt+0x36838>
  43a0b4:	cbnz	x4, 43a0d8 <ferror@plt+0x36838>
  43a0b8:	ldur	w8, [x29, #-84]
  43a0bc:	cbnz	w8, 43a0d8 <ferror@plt+0x36838>
  43a0c0:	ldur	x0, [x29, #-104]
  43a0c4:	ldur	x2, [x29, #-128]
  43a0c8:	mov	x3, x27
  43a0cc:	mov	x27, x0
  43a0d0:	bl	433bb0 <ferror@plt+0x30310>
  43a0d4:	b	43a884 <ferror@plt+0x36fe4>
  43a0d8:	ldur	x0, [x29, #-104]
  43a0dc:	ldur	x2, [x29, #-128]
  43a0e0:	mov	x3, x27
  43a0e4:	mov	x5, x26
  43a0e8:	mov	x27, x0
  43a0ec:	bl	433c1c <ferror@plt+0x3037c>
  43a0f0:	b	43a884 <ferror@plt+0x36fe4>
  43a0f4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a0f8:	ldr	x19, [x8, #3784]
  43a0fc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a100:	add	x1, x1, #0x649
  43a104:	mov	w2, #0x5                   	// #5
  43a108:	mov	x0, xzr
  43a10c:	b	43a164 <ferror@plt+0x368c4>
  43a110:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a114:	ldr	x19, [x8, #3784]
  43a118:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a11c:	add	x1, x1, #0x649
  43a120:	mov	w2, #0x5                   	// #5
  43a124:	b	43a218 <ferror@plt+0x36978>
  43a128:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a12c:	ldr	x19, [x8, #3784]
  43a130:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a134:	add	x1, x1, #0x9c5
  43a138:	mov	w2, #0x5                   	// #5
  43a13c:	bl	403700 <dcgettext@plt>
  43a140:	mov	x1, x0
  43a144:	mov	x0, x19
  43a148:	mov	x2, x26
  43a14c:	b	43ad60 <ferror@plt+0x374c0>
  43a150:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a154:	ldr	x19, [x8, #3784]
  43a158:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a15c:	add	x1, x1, #0x649
  43a160:	mov	w2, #0x5                   	// #5
  43a164:	bl	403700 <dcgettext@plt>
  43a168:	ldr	x2, [sp, #24]
  43a16c:	mov	x1, x0
  43a170:	mov	x0, x19
  43a174:	bl	403880 <fprintf@plt>
  43a178:	ldr	x0, [sp, #128]
  43a17c:	cbnz	x0, 43ad7c <ferror@plt+0x374dc>
  43a180:	b	43ad80 <ferror@plt+0x374e0>
  43a184:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a188:	ldr	x21, [x8, #3784]
  43a18c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a190:	add	x1, x1, #0x9c5
  43a194:	mov	w2, #0x5                   	// #5
  43a198:	mov	x0, xzr
  43a19c:	bl	403700 <dcgettext@plt>
  43a1a0:	ldr	x2, [sp, #80]
  43a1a4:	mov	x1, x0
  43a1a8:	mov	x0, x21
  43a1ac:	b	43ad60 <ferror@plt+0x374c0>
  43a1b0:	mov	x0, xzr
  43a1b4:	cmp	x19, x23
  43a1b8:	stur	wzr, [x29, #-16]
  43a1bc:	b.cs	43a1f4 <ferror@plt+0x36954>  // b.hs, b.nlast
  43a1c0:	cbz	w9, 43a1f4 <ferror@plt+0x36954>
  43a1c4:	bl	4037d0 <__errno_location@plt>
  43a1c8:	mov	x21, x0
  43a1cc:	str	wzr, [x0]
  43a1d0:	mov	x0, x19
  43a1d4:	mov	x1, x22
  43a1d8:	mov	w2, wzr
  43a1dc:	bl	402fc0 <strtoul@plt>
  43a1e0:	cmn	x0, #0x1
  43a1e4:	b.ne	43a1f4 <ferror@plt+0x36954>  // b.any
  43a1e8:	ldr	w8, [x21]
  43a1ec:	cbnz	w8, 43af10 <ferror@plt+0x37670>
  43a1f0:	mov	x0, #0xffffffffffffffff    	// #-1
  43a1f4:	mov	w21, wzr
  43a1f8:	stur	w0, [x29, #-12]
  43a1fc:	b	43b07c <ferror@plt+0x377dc>
  43a200:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a204:	ldr	x19, [x8, #3784]
  43a208:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a20c:	add	x1, x1, #0x649
  43a210:	mov	w2, #0x5                   	// #5
  43a214:	mov	x0, xzr
  43a218:	bl	403700 <dcgettext@plt>
  43a21c:	ldr	x2, [sp, #24]
  43a220:	mov	x1, x0
  43a224:	mov	x0, x19
  43a228:	bl	403880 <fprintf@plt>
  43a22c:	ldp	x26, x0, [sp, #120]
  43a230:	cbnz	x0, 43ad7c <ferror@plt+0x374dc>
  43a234:	b	43ad80 <ferror@plt+0x374e0>
  43a238:	ldr	w21, [sp, #16]
  43a23c:	ldr	x8, [sp, #8]
  43a240:	cbz	x8, 438f7c <ferror@plt+0x356dc>
  43a244:	ldr	x26, [sp, #8]
  43a248:	str	xzr, [x26, w21, uxtw #3]
  43a24c:	ldr	x19, [x22]
  43a250:	cmp	x19, x23
  43a254:	b.cs	43ad98 <ferror@plt+0x374f8>  // b.hs, b.nlast
  43a258:	b	438f88 <ferror@plt+0x356e8>
  43a25c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a260:	add	x1, x1, #0x68a
  43a264:	mov	w2, #0x5                   	// #5
  43a268:	mov	x0, xzr
  43a26c:	bl	403700 <dcgettext@plt>
  43a270:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a274:	ldr	x19, [x8, #3784]
  43a278:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a27c:	mov	x25, x0
  43a280:	add	x1, x1, #0x657
  43a284:	mov	w2, #0x5                   	// #5
  43a288:	mov	x0, xzr
  43a28c:	bl	403700 <dcgettext@plt>
  43a290:	mov	x1, x0
  43a294:	mov	x0, x19
  43a298:	mov	x2, x25
  43a29c:	mov	x3, x24
  43a2a0:	bl	403880 <fprintf@plt>
  43a2a4:	mov	x0, xzr
  43a2a8:	stur	w0, [x29, #-12]
  43a2ac:	b	43aa2c <ferror@plt+0x3718c>
  43a2b0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a2b4:	add	x1, x1, #0x68a
  43a2b8:	mov	w2, #0x5                   	// #5
  43a2bc:	mov	x0, xzr
  43a2c0:	bl	403700 <dcgettext@plt>
  43a2c4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a2c8:	ldr	x24, [x8, #3784]
  43a2cc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a2d0:	mov	x25, x0
  43a2d4:	add	x1, x1, #0x657
  43a2d8:	mov	w2, #0x5                   	// #5
  43a2dc:	mov	x0, xzr
  43a2e0:	bl	403700 <dcgettext@plt>
  43a2e4:	mov	x1, x0
  43a2e8:	mov	x0, x24
  43a2ec:	mov	x2, x25
  43a2f0:	mov	x3, x21
  43a2f4:	bl	403880 <fprintf@plt>
  43a2f8:	ldr	x8, [x22]
  43a2fc:	ldrb	w9, [x8]
  43a300:	cmp	w9, #0x3b
  43a304:	b.eq	438318 <ferror@plt+0x34a78>  // b.none
  43a308:	b	43a364 <ferror@plt+0x36ac4>
  43a30c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a310:	add	x1, x1, #0x68a
  43a314:	mov	w2, #0x5                   	// #5
  43a318:	mov	x0, xzr
  43a31c:	bl	403700 <dcgettext@plt>
  43a320:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a324:	ldr	x24, [x8, #3784]
  43a328:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a32c:	mov	x25, x0
  43a330:	add	x1, x1, #0x657
  43a334:	mov	w2, #0x5                   	// #5
  43a338:	mov	x0, xzr
  43a33c:	bl	403700 <dcgettext@plt>
  43a340:	mov	x1, x0
  43a344:	mov	x0, x24
  43a348:	mov	x2, x25
  43a34c:	mov	x3, x21
  43a350:	bl	403880 <fprintf@plt>
  43a354:	ldr	x8, [x22]
  43a358:	ldrb	w9, [x8]
  43a35c:	cmp	w9, #0x3b
  43a360:	b.eq	43836c <ferror@plt+0x34acc>  // b.none
  43a364:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a368:	ldr	x19, [x8, #3784]
  43a36c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a370:	add	x1, x1, #0x649
  43a374:	mov	w2, #0x5                   	// #5
  43a378:	mov	x0, xzr
  43a37c:	bl	403700 <dcgettext@plt>
  43a380:	mov	x1, x0
  43a384:	mov	x0, x19
  43a388:	mov	x2, x27
  43a38c:	b	4386cc <ferror@plt+0x34e2c>
  43a390:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a394:	add	x1, x1, #0x68a
  43a398:	mov	w2, #0x5                   	// #5
  43a39c:	mov	x0, xzr
  43a3a0:	bl	403700 <dcgettext@plt>
  43a3a4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a3a8:	ldr	x23, [x8, #3784]
  43a3ac:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a3b0:	mov	x24, x0
  43a3b4:	add	x1, x1, #0x657
  43a3b8:	mov	w2, #0x5                   	// #5
  43a3bc:	mov	x0, xzr
  43a3c0:	bl	403700 <dcgettext@plt>
  43a3c4:	mov	x1, x0
  43a3c8:	mov	x0, x23
  43a3cc:	mov	x2, x24
  43a3d0:	mov	x3, x21
  43a3d4:	bl	403880 <fprintf@plt>
  43a3d8:	b	438510 <ferror@plt+0x34c70>
  43a3dc:	ldr	x0, [sp, #128]
  43a3e0:	cbnz	x0, 43ad7c <ferror@plt+0x374dc>
  43a3e4:	b	43ad80 <ferror@plt+0x374e0>
  43a3e8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a3ec:	add	x1, x1, #0x68a
  43a3f0:	mov	w2, #0x5                   	// #5
  43a3f4:	mov	x0, xzr
  43a3f8:	bl	403700 <dcgettext@plt>
  43a3fc:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a400:	ldr	x19, [x8, #3784]
  43a404:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a408:	mov	x25, x0
  43a40c:	add	x1, x1, #0x657
  43a410:	mov	w2, #0x5                   	// #5
  43a414:	mov	x0, xzr
  43a418:	bl	403700 <dcgettext@plt>
  43a41c:	mov	x1, x0
  43a420:	mov	x0, x19
  43a424:	mov	x2, x25
  43a428:	mov	x3, x21
  43a42c:	bl	403880 <fprintf@plt>
  43a430:	mov	x19, xzr
  43a434:	stur	w19, [x29, #-16]
  43a438:	ldr	x8, [x22]
  43a43c:	ldrb	w9, [x8]
  43a440:	cmp	w9, #0x2c
  43a444:	b.ne	43a830 <ferror@plt+0x36f90>  // b.any
  43a448:	add	x21, x8, #0x1
  43a44c:	cmp	x21, x23
  43a450:	str	x21, [x22]
  43a454:	b.cs	43a588 <ferror@plt+0x36ce8>  // b.hs, b.nlast
  43a458:	ldrb	w8, [x21]
  43a45c:	cbz	w8, 43a588 <ferror@plt+0x36ce8>
  43a460:	bl	4037d0 <__errno_location@plt>
  43a464:	mov	x25, x0
  43a468:	str	wzr, [x0]
  43a46c:	mov	x0, x21
  43a470:	mov	x1, x22
  43a474:	mov	w2, wzr
  43a478:	bl	402fc0 <strtoul@plt>
  43a47c:	cmn	x0, #0x1
  43a480:	b.ne	43a58c <ferror@plt+0x36cec>  // b.any
  43a484:	ldr	w8, [x25]
  43a488:	cbnz	w8, 43a540 <ferror@plt+0x36ca0>
  43a48c:	mov	x0, #0xffffffffffffffff    	// #-1
  43a490:	b	43a58c <ferror@plt+0x36cec>
  43a494:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a498:	add	x1, x1, #0x68a
  43a49c:	mov	w2, #0x5                   	// #5
  43a4a0:	mov	x0, xzr
  43a4a4:	bl	403700 <dcgettext@plt>
  43a4a8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a4ac:	ldr	x19, [x8, #3784]
  43a4b0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a4b4:	mov	x26, x0
  43a4b8:	add	x1, x1, #0x657
  43a4bc:	mov	w2, #0x5                   	// #5
  43a4c0:	mov	x0, xzr
  43a4c4:	bl	403700 <dcgettext@plt>
  43a4c8:	mov	x1, x0
  43a4cc:	mov	x0, x19
  43a4d0:	mov	x2, x26
  43a4d4:	mov	x3, x25
  43a4d8:	bl	403880 <fprintf@plt>
  43a4dc:	mov	x19, xzr
  43a4e0:	ldur	x8, [x29, #-72]
  43a4e4:	stur	w19, [x29, #-16]
  43a4e8:	ldrb	w9, [x8]
  43a4ec:	cmp	w9, #0x2c
  43a4f0:	b.ne	43ab3c <ferror@plt+0x3729c>  // b.any
  43a4f4:	add	x25, x8, #0x1
  43a4f8:	cmp	x25, x23
  43a4fc:	stur	x25, [x29, #-72]
  43a500:	b.cs	43aa08 <ferror@plt+0x37168>  // b.hs, b.nlast
  43a504:	ldrb	w8, [x25]
  43a508:	cbz	w8, 43aa08 <ferror@plt+0x37168>
  43a50c:	bl	4037d0 <__errno_location@plt>
  43a510:	mov	x26, x0
  43a514:	str	wzr, [x0]
  43a518:	sub	x1, x29, #0x48
  43a51c:	mov	x0, x25
  43a520:	mov	w2, wzr
  43a524:	bl	402fc0 <strtoul@plt>
  43a528:	cmn	x0, #0x1
  43a52c:	b.ne	43aa0c <ferror@plt+0x3716c>  // b.any
  43a530:	ldr	w8, [x26]
  43a534:	cbnz	w8, 43a9bc <ferror@plt+0x3711c>
  43a538:	mov	x0, #0xffffffffffffffff    	// #-1
  43a53c:	b	43aa0c <ferror@plt+0x3716c>
  43a540:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a544:	add	x1, x1, #0x68a
  43a548:	mov	w2, #0x5                   	// #5
  43a54c:	mov	x0, xzr
  43a550:	bl	403700 <dcgettext@plt>
  43a554:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a558:	ldr	x25, [x8, #3784]
  43a55c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a560:	stur	x0, [x29, #-120]
  43a564:	add	x1, x1, #0x657
  43a568:	mov	w2, #0x5                   	// #5
  43a56c:	mov	x0, xzr
  43a570:	bl	403700 <dcgettext@plt>
  43a574:	ldur	x2, [x29, #-120]
  43a578:	mov	x1, x0
  43a57c:	mov	x0, x25
  43a580:	mov	x3, x21
  43a584:	bl	403880 <fprintf@plt>
  43a588:	mov	x0, xzr
  43a58c:	stur	w0, [x29, #-12]
  43a590:	ldr	x8, [x22]
  43a594:	ldrb	w9, [x8]
  43a598:	cmp	w9, #0x29
  43a59c:	b.ne	43a830 <ferror@plt+0x36f90>  // b.any
  43a5a0:	add	x21, x8, #0x1
  43a5a4:	str	x21, [x22]
  43a5a8:	ldrb	w8, [x21]
  43a5ac:	cmp	w19, w26
  43a5b0:	cset	w19, eq  // eq = none
  43a5b4:	cmp	w0, w28
  43a5b8:	cset	w26, eq  // eq = none
  43a5bc:	cmp	w8, #0x3d
  43a5c0:	b.ne	43a5f8 <ferror@plt+0x36d58>  // b.any
  43a5c4:	ldur	x0, [x29, #-104]
  43a5c8:	mov	x1, x20
  43a5cc:	mov	x2, xzr
  43a5d0:	mov	x3, x22
  43a5d4:	mov	x4, xzr
  43a5d8:	mov	x5, x23
  43a5dc:	str	x27, [x22]
  43a5e0:	bl	437798 <ferror@plt+0x33ef8>
  43a5e4:	cbz	x0, 43ada4 <ferror@plt+0x37504>
  43a5e8:	ldr	x21, [x22]
  43a5ec:	mov	x25, x0
  43a5f0:	ldrb	w8, [x21]
  43a5f4:	b	43a5fc <ferror@plt+0x36d5c>
  43a5f8:	mov	x25, xzr
  43a5fc:	cmp	w8, #0x3b
  43a600:	b.ne	43a60c <ferror@plt+0x36d6c>  // b.any
  43a604:	add	x21, x21, #0x1
  43a608:	str	x21, [x22]
  43a60c:	cmp	x21, x23
  43a610:	stur	w19, [x29, #-120]
  43a614:	stur	w26, [x29, #-128]
  43a618:	b.cs	43a664 <ferror@plt+0x36dc4>  // b.hs, b.nlast
  43a61c:	ldrb	w8, [x21]
  43a620:	cbz	w8, 43a664 <ferror@plt+0x36dc4>
  43a624:	bl	4037d0 <__errno_location@plt>
  43a628:	mov	x26, x0
  43a62c:	str	wzr, [x0]
  43a630:	mov	x0, x21
  43a634:	mov	x1, x22
  43a638:	mov	w2, wzr
  43a63c:	bl	402fc0 <strtoul@plt>
  43a640:	cmn	x0, #0x1
  43a644:	b.eq	43a6d4 <ferror@plt+0x36e34>  // b.none
  43a648:	mov	x28, x0
  43a64c:	mov	w19, wzr
  43a650:	ldr	x8, [x22]
  43a654:	ldrb	w9, [x8]
  43a658:	cmp	w9, #0x3b
  43a65c:	b.eq	43a67c <ferror@plt+0x36ddc>  // b.none
  43a660:	b	43a830 <ferror@plt+0x36f90>
  43a664:	mov	w19, wzr
  43a668:	mov	x28, xzr
  43a66c:	ldr	x8, [x22]
  43a670:	ldrb	w9, [x8]
  43a674:	cmp	w9, #0x3b
  43a678:	b.ne	43a830 <ferror@plt+0x36f90>  // b.any
  43a67c:	add	x26, x8, #0x1
  43a680:	cmp	x26, x23
  43a684:	str	x26, [x22]
  43a688:	b.cs	43a6c8 <ferror@plt+0x36e28>  // b.hs, b.nlast
  43a68c:	ldrb	w8, [x26]
  43a690:	cbz	w8, 43a6cc <ferror@plt+0x36e2c>
  43a694:	mov	x23, x28
  43a698:	bl	4037d0 <__errno_location@plt>
  43a69c:	mov	x28, x0
  43a6a0:	str	wzr, [x0]
  43a6a4:	mov	x0, x26
  43a6a8:	mov	x1, x22
  43a6ac:	mov	w2, wzr
  43a6b0:	bl	402fc0 <strtoul@plt>
  43a6b4:	cmn	x0, #0x1
  43a6b8:	b.eq	43a6f8 <ferror@plt+0x36e58>  // b.none
  43a6bc:	mov	x9, x0
  43a6c0:	mov	w8, wzr
  43a6c4:	b	43a708 <ferror@plt+0x36e68>
  43a6c8:	mov	w8, wzr
  43a6cc:	mov	x23, xzr
  43a6d0:	b	43a710 <ferror@plt+0x36e70>
  43a6d4:	ldr	w8, [x26]
  43a6d8:	cmp	w8, #0x0
  43a6dc:	cset	w19, ne  // ne = any
  43a6e0:	csetm	x28, eq  // eq = none
  43a6e4:	ldr	x8, [x22]
  43a6e8:	ldrb	w9, [x8]
  43a6ec:	cmp	w9, #0x3b
  43a6f0:	b.eq	43a67c <ferror@plt+0x36ddc>  // b.none
  43a6f4:	b	43a830 <ferror@plt+0x36f90>
  43a6f8:	ldr	w8, [x28]
  43a6fc:	cmp	w8, #0x0
  43a700:	cset	w8, ne  // ne = any
  43a704:	csetm	x9, eq  // eq = none
  43a708:	mov	x28, x23
  43a70c:	mov	x23, x9
  43a710:	ldr	x9, [x22]
  43a714:	ldrb	w10, [x9]
  43a718:	cmp	w10, #0x3b
  43a71c:	b.ne	43a830 <ferror@plt+0x36f90>  // b.any
  43a720:	add	x9, x9, #0x1
  43a724:	orr	w8, w8, w19
  43a728:	str	x9, [x22]
  43a72c:	cbz	w8, 43a7e4 <ferror@plt+0x36f44>
  43a730:	cbnz	x25, 43a79c <ferror@plt+0x36efc>
  43a734:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a738:	add	x1, x1, #0x7d2
  43a73c:	mov	w2, #0x18                  	// #24
  43a740:	mov	x0, x21
  43a744:	bl	403210 <strncmp@plt>
  43a748:	cbnz	w0, 43a764 <ferror@plt+0x36ec4>
  43a74c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a750:	add	x1, x1, #0x7eb
  43a754:	mov	w2, #0x17                  	// #23
  43a758:	mov	x0, x26
  43a75c:	bl	403210 <strncmp@plt>
  43a760:	cbz	w0, 43aed8 <ferror@plt+0x37638>
  43a764:	cbnz	w19, 43a79c <ferror@plt+0x36efc>
  43a768:	cbnz	x28, 43a79c <ferror@plt+0x36efc>
  43a76c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a770:	add	x1, x1, #0x803
  43a774:	mov	w2, #0x18                  	// #24
  43a778:	mov	x0, x26
  43a77c:	bl	403210 <strncmp@plt>
  43a780:	cbnz	w0, 43a79c <ferror@plt+0x36efc>
  43a784:	mov	w1, #0x8                   	// #8
  43a788:	ldur	x27, [x29, #-104]
  43a78c:	mov	w2, #0x1                   	// #1
  43a790:	mov	x0, x27
  43a794:	bl	433ae4 <ferror@plt+0x30244>
  43a798:	b	43a884 <ferror@plt+0x36fe4>
  43a79c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a7a0:	add	x1, x1, #0x68a
  43a7a4:	mov	w2, #0x5                   	// #5
  43a7a8:	mov	x0, xzr
  43a7ac:	bl	403700 <dcgettext@plt>
  43a7b0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a7b4:	ldr	x21, [x8, #3784]
  43a7b8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a7bc:	mov	x22, x0
  43a7c0:	add	x1, x1, #0x657
  43a7c4:	mov	w2, #0x5                   	// #5
  43a7c8:	mov	x0, xzr
  43a7cc:	bl	403700 <dcgettext@plt>
  43a7d0:	mov	x1, x0
  43a7d4:	mov	x0, x21
  43a7d8:	mov	x2, x22
  43a7dc:	mov	x3, x27
  43a7e0:	bl	403880 <fprintf@plt>
  43a7e4:	ldur	w8, [x29, #-120]
  43a7e8:	ldur	w9, [x29, #-128]
  43a7ec:	and	w8, w8, w9
  43a7f0:	cbz	x25, 43a860 <ferror@plt+0x36fc0>
  43a7f4:	cbnz	w8, 43a830 <ferror@plt+0x36f90>
  43a7f8:	ldur	x19, [x29, #-104]
  43a7fc:	sub	x2, x29, #0x10
  43a800:	mov	x1, x20
  43a804:	mov	x0, x19
  43a808:	bl	43b124 <ferror@plt+0x37884>
  43a80c:	mov	x1, x0
  43a810:	cbz	x0, 43a91c <ferror@plt+0x3707c>
  43a814:	mov	x0, x19
  43a818:	mov	x2, x28
  43a81c:	mov	x3, x23
  43a820:	bl	433e44 <ferror@plt+0x305a4>
  43a824:	mov	x21, x0
  43a828:	mov	x27, x19
  43a82c:	b	43adac <ferror@plt+0x3750c>
  43a830:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a834:	ldr	x19, [x8, #3784]
  43a838:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a83c:	add	x1, x1, #0x649
  43a840:	mov	w2, #0x5                   	// #5
  43a844:	mov	x0, xzr
  43a848:	bl	403700 <dcgettext@plt>
  43a84c:	mov	x1, x0
  43a850:	mov	x0, x19
  43a854:	mov	x2, x27
  43a858:	bl	403880 <fprintf@plt>
  43a85c:	b	43ada4 <ferror@plt+0x37504>
  43a860:	cmp	x28, #0x0
  43a864:	cset	w9, eq  // eq = none
  43a868:	and	w9, w8, w9
  43a86c:	cmp	w9, #0x1
  43a870:	b.ne	43a88c <ferror@plt+0x36fec>  // b.any
  43a874:	cbnz	x23, 43a88c <ferror@plt+0x36fec>
  43a878:	ldur	x27, [x29, #-104]
  43a87c:	mov	x0, x27
  43a880:	bl	433abc <ferror@plt+0x3021c>
  43a884:	mov	x21, x0
  43a888:	b	43adac <ferror@plt+0x3750c>
  43a88c:	cmp	x23, #0x0
  43a890:	cset	w10, eq  // eq = none
  43a894:	cmp	x28, #0x1
  43a898:	b.lt	43a8b8 <ferror@plt+0x37018>  // b.tstop
  43a89c:	and	w10, w8, w10
  43a8a0:	cbz	w10, 43a8b8 <ferror@plt+0x37018>
  43a8a4:	ldur	x27, [x29, #-104]
  43a8a8:	mov	w1, w28
  43a8ac:	mov	x0, x27
  43a8b0:	bl	433b80 <ferror@plt+0x302e0>
  43a8b4:	b	43a884 <ferror@plt+0x36fe4>
  43a8b8:	cmp	x28, #0x1
  43a8bc:	b.lt	43a8d8 <ferror@plt+0x37038>  // b.tstop
  43a8c0:	cbnz	x23, 43a8d8 <ferror@plt+0x37038>
  43a8c4:	ldur	x27, [x29, #-104]
  43a8c8:	mov	w1, w28
  43a8cc:	mov	x0, x27
  43a8d0:	bl	433b20 <ferror@plt+0x30280>
  43a8d4:	b	43a884 <ferror@plt+0x36fe4>
  43a8d8:	mov	x11, x28
  43a8dc:	cbnz	x28, 43a978 <ferror@plt+0x370d8>
  43a8e0:	cmn	x23, #0x1
  43a8e4:	b.ne	43a978 <ferror@plt+0x370d8>  // b.any
  43a8e8:	cbz	x24, 43a914 <ferror@plt+0x37074>
  43a8ec:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a8f0:	add	x1, x1, #0x81c
  43a8f4:	mov	x0, x24
  43a8f8:	bl	4034a0 <strcmp@plt>
  43a8fc:	cbz	w0, 43aed8 <ferror@plt+0x37638>
  43a900:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a904:	add	x1, x1, #0x82a
  43a908:	mov	x0, x24
  43a90c:	bl	4034a0 <strcmp@plt>
  43a910:	cbz	w0, 43a784 <ferror@plt+0x36ee4>
  43a914:	mov	w1, #0x4                   	// #4
  43a918:	b	43a788 <ferror@plt+0x36ee8>
  43a91c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a920:	add	x1, x1, #0x841
  43a924:	mov	w2, #0x5                   	// #5
  43a928:	bl	403700 <dcgettext@plt>
  43a92c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a930:	ldr	x21, [x8, #3784]
  43a934:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a938:	mov	x22, x0
  43a93c:	add	x1, x1, #0x657
  43a940:	mov	w2, #0x5                   	// #5
  43a944:	mov	x0, xzr
  43a948:	bl	403700 <dcgettext@plt>
  43a94c:	mov	x1, x0
  43a950:	mov	x0, x21
  43a954:	mov	x2, x22
  43a958:	mov	x3, x27
  43a95c:	bl	403880 <fprintf@plt>
  43a960:	mov	w1, #0x4                   	// #4
  43a964:	mov	x0, x19
  43a968:	mov	w2, wzr
  43a96c:	bl	433ae4 <ferror@plt+0x30244>
  43a970:	mov	x1, x0
  43a974:	b	43a814 <ferror@plt+0x36f74>
  43a978:	cmp	x23, #0x7f
  43a97c:	cset	w10, ne  // ne = any
  43a980:	eor	w9, w9, #0x1
  43a984:	orr	w9, w9, w10
  43a988:	tbnz	w9, #0, 43a994 <ferror@plt+0x370f4>
  43a98c:	mov	w1, #0x1                   	// #1
  43a990:	b	43aedc <ferror@plt+0x3763c>
  43a994:	mov	x12, x23
  43a998:	cbz	x11, 43ae48 <ferror@plt+0x375a8>
  43a99c:	cmn	x11, #0x8
  43a9a0:	cset	w9, ne  // ne = any
  43a9a4:	bic	w9, w9, w8
  43a9a8:	tbnz	w9, #0, 43ae7c <ferror@plt+0x375dc>
  43a9ac:	tbz	x11, #63, 43ae7c <ferror@plt+0x375dc>
  43a9b0:	cbnz	x12, 43ae7c <ferror@plt+0x375dc>
  43a9b4:	neg	w1, w11
  43a9b8:	b	43a788 <ferror@plt+0x36ee8>
  43a9bc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a9c0:	add	x1, x1, #0x68a
  43a9c4:	mov	w2, #0x5                   	// #5
  43a9c8:	mov	x0, xzr
  43a9cc:	bl	403700 <dcgettext@plt>
  43a9d0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43a9d4:	ldr	x26, [x8, #3784]
  43a9d8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43a9dc:	mov	x27, x0
  43a9e0:	add	x1, x1, #0x657
  43a9e4:	mov	w2, #0x5                   	// #5
  43a9e8:	mov	x0, xzr
  43a9ec:	bl	403700 <dcgettext@plt>
  43a9f0:	mov	x2, x27
  43a9f4:	ldur	x27, [x29, #-104]
  43a9f8:	mov	x1, x0
  43a9fc:	mov	x0, x26
  43aa00:	mov	x3, x25
  43aa04:	bl	403880 <fprintf@plt>
  43aa08:	mov	x0, xzr
  43aa0c:	ldur	x8, [x29, #-72]
  43aa10:	stur	w0, [x29, #-12]
  43aa14:	ldrb	w9, [x8]
  43aa18:	cmp	w9, #0x29
  43aa1c:	b.ne	43ab3c <ferror@plt+0x3729c>  // b.any
  43aa20:	add	x8, x8, #0x1
  43aa24:	stur	x8, [x29, #-72]
  43aa28:	cbnz	w19, 43aa40 <ferror@plt+0x371a0>
  43aa2c:	cbnz	w0, 43aa40 <ferror@plt+0x371a0>
  43aa30:	ldr	x8, [x22]
  43aa34:	ldrb	w8, [x8]
  43aa38:	cmp	w8, #0x3d
  43aa3c:	b.ne	43aaf8 <ferror@plt+0x37258>  // b.any
  43aa40:	mov	x0, x27
  43aa44:	mov	x1, x20
  43aa48:	mov	x2, xzr
  43aa4c:	mov	x3, x22
  43aa50:	mov	x4, xzr
  43aa54:	mov	x5, x23
  43aa58:	bl	437798 <ferror@plt+0x33ef8>
  43aa5c:	ldr	x8, [x22]
  43aa60:	mov	x28, x0
  43aa64:	ldrb	w9, [x8]
  43aa68:	cmp	w9, #0x3b
  43aa6c:	b.ne	43ab3c <ferror@plt+0x3729c>  // b.any
  43aa70:	add	x26, x8, #0x1
  43aa74:	str	x26, [x22]
  43aa78:	ldrb	w9, [x8, #1]
  43aa7c:	adrp	x10, 466000 <warn@@Base+0x25e9c>
  43aa80:	add	x10, x10, #0x3b0
  43aa84:	ldrh	w10, [x10, x9, lsl #1]
  43aa88:	tbnz	w10, #2, 43aaac <ferror@plt+0x3720c>
  43aa8c:	mov	w19, wzr
  43aa90:	cbz	w9, 43aab0 <ferror@plt+0x37210>
  43aa94:	cmp	w9, #0x2d
  43aa98:	b.eq	43aab0 <ferror@plt+0x37210>  // b.none
  43aa9c:	add	x26, x8, #0x2
  43aaa0:	mov	w19, #0x1                   	// #1
  43aaa4:	str	x26, [x22]
  43aaa8:	b	43aab0 <ferror@plt+0x37210>
  43aaac:	mov	w19, wzr
  43aab0:	cmp	x26, x23
  43aab4:	b.cs	43abb4 <ferror@plt+0x37314>  // b.hs, b.nlast
  43aab8:	ldrb	w8, [x26]
  43aabc:	cbz	w8, 43abb4 <ferror@plt+0x37314>
  43aac0:	bl	4037d0 <__errno_location@plt>
  43aac4:	mov	x27, x0
  43aac8:	str	wzr, [x0]
  43aacc:	mov	x0, x26
  43aad0:	mov	x1, x22
  43aad4:	mov	w2, wzr
  43aad8:	bl	402fc0 <strtoul@plt>
  43aadc:	mov	x25, x0
  43aae0:	cmn	x0, #0x1
  43aae4:	b.ne	43abb8 <ferror@plt+0x37318>  // b.any
  43aae8:	ldr	w8, [x27]
  43aaec:	cbnz	w8, 43ab6c <ferror@plt+0x372cc>
  43aaf0:	mov	x25, #0xffffffffffffffff    	// #-1
  43aaf4:	b	43abb8 <ferror@plt+0x37318>
  43aaf8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43aafc:	add	x1, x1, #0x83d
  43ab00:	mov	x0, x27
  43ab04:	bl	4346bc <ferror@plt+0x30e1c>
  43ab08:	mov	x28, x0
  43ab0c:	cbnz	x0, 43ab28 <ferror@plt+0x37288>
  43ab10:	mov	w1, #0x4                   	// #4
  43ab14:	mov	x0, x27
  43ab18:	mov	w2, wzr
  43ab1c:	bl	433ae4 <ferror@plt+0x30244>
  43ab20:	mov	x28, x0
  43ab24:	cbz	x0, 43ada8 <ferror@plt+0x37508>
  43ab28:	ldur	x8, [x29, #-72]
  43ab2c:	str	x8, [x22]
  43ab30:	ldrb	w9, [x8]
  43ab34:	cmp	w9, #0x3b
  43ab38:	b.eq	43aa70 <ferror@plt+0x371d0>  // b.none
  43ab3c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43ab40:	ldr	x19, [x8, #3784]
  43ab44:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ab48:	add	x1, x1, #0x649
  43ab4c:	mov	w2, #0x5                   	// #5
  43ab50:	mov	x0, xzr
  43ab54:	bl	403700 <dcgettext@plt>
  43ab58:	mov	x1, x0
  43ab5c:	mov	x0, x19
  43ab60:	mov	x2, x24
  43ab64:	bl	403880 <fprintf@plt>
  43ab68:	b	43ada8 <ferror@plt+0x37508>
  43ab6c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ab70:	add	x1, x1, #0x68a
  43ab74:	mov	w2, #0x5                   	// #5
  43ab78:	mov	x0, xzr
  43ab7c:	bl	403700 <dcgettext@plt>
  43ab80:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43ab84:	ldr	x25, [x8, #3784]
  43ab88:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ab8c:	mov	x27, x0
  43ab90:	add	x1, x1, #0x657
  43ab94:	mov	w2, #0x5                   	// #5
  43ab98:	mov	x0, xzr
  43ab9c:	bl	403700 <dcgettext@plt>
  43aba0:	mov	x1, x0
  43aba4:	mov	x0, x25
  43aba8:	mov	x2, x27
  43abac:	mov	x3, x26
  43abb0:	bl	403880 <fprintf@plt>
  43abb4:	mov	x25, xzr
  43abb8:	ldr	x8, [x22]
  43abbc:	ldrb	w9, [x8]
  43abc0:	cmp	w9, #0x3b
  43abc4:	b.ne	43ad08 <ferror@plt+0x37468>  // b.any
  43abc8:	add	x26, x8, #0x1
  43abcc:	str	x26, [x22]
  43abd0:	ldrb	w9, [x8, #1]
  43abd4:	adrp	x10, 466000 <warn@@Base+0x25e9c>
  43abd8:	add	x10, x10, #0x3b0
  43abdc:	stur	x28, [x29, #-120]
  43abe0:	ldrh	w10, [x10, x9, lsl #1]
  43abe4:	tbnz	w10, #2, 43ac00 <ferror@plt+0x37360>
  43abe8:	cbz	w9, 43ac00 <ferror@plt+0x37360>
  43abec:	cmp	w9, #0x2d
  43abf0:	b.eq	43ac00 <ferror@plt+0x37360>  // b.none
  43abf4:	add	x26, x8, #0x2
  43abf8:	mov	w19, #0x1                   	// #1
  43abfc:	str	x26, [x22]
  43ac00:	cmp	x26, x23
  43ac04:	b.cs	43ac90 <ferror@plt+0x373f0>  // b.hs, b.nlast
  43ac08:	ldrb	w8, [x26]
  43ac0c:	cbz	w8, 43ac90 <ferror@plt+0x373f0>
  43ac10:	bl	4037d0 <__errno_location@plt>
  43ac14:	mov	x28, x0
  43ac18:	str	wzr, [x0]
  43ac1c:	mov	x0, x26
  43ac20:	mov	x1, x22
  43ac24:	mov	w2, wzr
  43ac28:	bl	402fc0 <strtoul@plt>
  43ac2c:	mov	x27, x0
  43ac30:	cmn	x0, #0x1
  43ac34:	b.ne	43ac94 <ferror@plt+0x373f4>  // b.any
  43ac38:	ldr	w8, [x28]
  43ac3c:	cbnz	w8, 43ac48 <ferror@plt+0x373a8>
  43ac40:	mov	x27, #0xffffffffffffffff    	// #-1
  43ac44:	b	43ac94 <ferror@plt+0x373f4>
  43ac48:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ac4c:	add	x1, x1, #0x68a
  43ac50:	mov	w2, #0x5                   	// #5
  43ac54:	mov	x0, xzr
  43ac58:	bl	403700 <dcgettext@plt>
  43ac5c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43ac60:	ldr	x27, [x8, #3784]
  43ac64:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ac68:	mov	x28, x0
  43ac6c:	add	x1, x1, #0x657
  43ac70:	mov	w2, #0x5                   	// #5
  43ac74:	mov	x0, xzr
  43ac78:	bl	403700 <dcgettext@plt>
  43ac7c:	mov	x1, x0
  43ac80:	mov	x0, x27
  43ac84:	mov	x2, x28
  43ac88:	mov	x3, x26
  43ac8c:	bl	403880 <fprintf@plt>
  43ac90:	mov	x27, xzr
  43ac94:	ldr	x8, [x22]
  43ac98:	ldrb	w9, [x8]
  43ac9c:	cmp	w9, #0x3b
  43aca0:	b.ne	43ad08 <ferror@plt+0x37468>  // b.any
  43aca4:	ldur	x24, [x29, #-104]
  43aca8:	add	x8, x8, #0x1
  43acac:	mov	x1, x20
  43acb0:	mov	x2, xzr
  43acb4:	mov	x0, x24
  43acb8:	mov	x3, x22
  43acbc:	mov	x4, xzr
  43acc0:	mov	x5, x23
  43acc4:	str	x8, [x22]
  43acc8:	bl	437798 <ferror@plt+0x33ef8>
  43accc:	cbz	x0, 43acfc <ferror@plt+0x3745c>
  43acd0:	ldur	x2, [x29, #-120]
  43acd4:	cmp	w19, #0x0
  43acd8:	mov	x1, x0
  43acdc:	csel	x3, x25, xzr, eq  // eq = none
  43ace0:	csinv	x4, x27, xzr, eq  // eq = none
  43ace4:	mov	x0, x24
  43ace8:	mov	w5, w21
  43acec:	bl	433eb4 <ferror@plt+0x30614>
  43acf0:	mov	x21, x0
  43acf4:	mov	x27, x24
  43acf8:	b	43adac <ferror@plt+0x3750c>
  43acfc:	mov	x21, xzr
  43ad00:	mov	x27, x24
  43ad04:	b	43adac <ferror@plt+0x3750c>
  43ad08:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43ad0c:	ldr	x19, [x8, #3784]
  43ad10:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ad14:	add	x1, x1, #0x649
  43ad18:	mov	w2, #0x5                   	// #5
  43ad1c:	mov	x0, xzr
  43ad20:	bl	403700 <dcgettext@plt>
  43ad24:	mov	x1, x0
  43ad28:	mov	x0, x19
  43ad2c:	mov	x2, x24
  43ad30:	bl	403880 <fprintf@plt>
  43ad34:	b	43ada4 <ferror@plt+0x37504>
  43ad38:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43ad3c:	ldr	x19, [x8, #3784]
  43ad40:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ad44:	add	x1, x1, #0x9c5
  43ad48:	mov	w2, #0x5                   	// #5
  43ad4c:	mov	x0, xzr
  43ad50:	bl	403700 <dcgettext@plt>
  43ad54:	mov	x1, x0
  43ad58:	mov	x0, x19
  43ad5c:	mov	x2, x21
  43ad60:	bl	403880 <fprintf@plt>
  43ad64:	ldur	x0, [x29, #-40]
  43ad68:	cbz	x0, 43ad70 <ferror@plt+0x374d0>
  43ad6c:	bl	403510 <free@plt>
  43ad70:	ldur	x28, [x29, #-120]
  43ad74:	ldp	x26, x0, [sp, #120]
  43ad78:	cbz	x0, 43ad80 <ferror@plt+0x374e0>
  43ad7c:	bl	403510 <free@plt>
  43ad80:	cbz	x28, 43ad8c <ferror@plt+0x374ec>
  43ad84:	mov	x0, x28
  43ad88:	bl	403510 <free@plt>
  43ad8c:	cbz	x26, 43ad98 <ferror@plt+0x374f8>
  43ad90:	mov	x0, x26
  43ad94:	bl	403510 <free@plt>
  43ad98:	cbz	x27, 43ada4 <ferror@plt+0x37504>
  43ad9c:	mov	x0, x27
  43ada0:	bl	403510 <free@plt>
  43ada4:	ldur	x27, [x29, #-104]
  43ada8:	mov	x21, xzr
  43adac:	cbz	x21, 4386d4 <ferror@plt+0x34e34>
  43adb0:	ldur	w1, [x29, #-96]
  43adb4:	cmn	w1, #0x1
  43adb8:	b.eq	43add0 <ferror@plt+0x37530>  // b.none
  43adbc:	ldur	w2, [x29, #-92]
  43adc0:	mov	x0, x20
  43adc4:	bl	43b600 <ferror@plt+0x37d60>
  43adc8:	cbz	x0, 4386d0 <ferror@plt+0x34e30>
  43adcc:	str	x21, [x0]
  43add0:	ldur	w2, [x29, #-108]
  43add4:	cmn	w2, #0x1
  43add8:	b.eq	4386d4 <ferror@plt+0x34e34>  // b.none
  43addc:	mov	x0, x27
  43ade0:	mov	x1, x21
  43ade4:	bl	434648 <ferror@plt+0x30da8>
  43ade8:	cbnz	w0, 4386d4 <ferror@plt+0x34e34>
  43adec:	b	4386d0 <ferror@plt+0x34e30>
  43adf0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43adf4:	ldr	x19, [x8, #3784]
  43adf8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43adfc:	add	x1, x1, #0x9c5
  43ae00:	mov	w2, #0x5                   	// #5
  43ae04:	mov	x0, xzr
  43ae08:	b	43a13c <ferror@plt+0x3689c>
  43ae0c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43ae10:	ldr	x19, [x8, #3784]
  43ae14:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ae18:	add	x1, x1, #0x649
  43ae1c:	mov	w2, #0x5                   	// #5
  43ae20:	mov	x0, xzr
  43ae24:	bl	403700 <dcgettext@plt>
  43ae28:	ldr	x2, [sp, #24]
  43ae2c:	mov	x1, x0
  43ae30:	mov	x0, x19
  43ae34:	bl	403880 <fprintf@plt>
  43ae38:	ldp	x26, x0, [sp, #120]
  43ae3c:	ldur	x28, [x29, #-120]
  43ae40:	cbnz	x0, 43ad7c <ferror@plt+0x374dc>
  43ae44:	b	43ad80 <ferror@plt+0x374e0>
  43ae48:	tbnz	x12, #63, 43af00 <ferror@plt+0x37660>
  43ae4c:	mov	w9, #0xffffffff            	// #-1
  43ae50:	cmp	x12, x9
  43ae54:	b.eq	43a914 <ferror@plt+0x37074>  // b.none
  43ae58:	mov	w9, #0xffff                	// #65535
  43ae5c:	cmp	x12, x9
  43ae60:	b.eq	43af08 <ferror@plt+0x37668>  // b.none
  43ae64:	mov	x23, x12
  43ae68:	cmp	x12, #0xff
  43ae6c:	mov	x28, x11
  43ae70:	b.ne	43a7f4 <ferror@plt+0x36f54>  // b.any
  43ae74:	mov	w1, #0x1                   	// #1
  43ae78:	b	43a788 <ferror@plt+0x36ee8>
  43ae7c:	mvn	x9, x12
  43ae80:	mov	x23, x12
  43ae84:	cmp	x11, x9
  43ae88:	b.eq	43ae9c <ferror@plt+0x375fc>  // b.none
  43ae8c:	add	x9, x23, #0x1
  43ae90:	mov	x28, x11
  43ae94:	cmp	x11, x9
  43ae98:	b.ne	43a7f4 <ferror@plt+0x36f54>  // b.any
  43ae9c:	cmp	x23, #0x7f
  43aea0:	b.eq	43a98c <ferror@plt+0x370ec>  // b.none
  43aea4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  43aea8:	cmp	x12, x9
  43aeac:	b.eq	43aed8 <ferror@plt+0x37638>  // b.none
  43aeb0:	mov	w9, #0x7fffffff            	// #2147483647
  43aeb4:	cmp	x12, x9
  43aeb8:	b.eq	43af60 <ferror@plt+0x376c0>  // b.none
  43aebc:	mov	w9, #0x7fff                	// #32767
  43aec0:	mov	x23, x12
  43aec4:	cmp	x12, x9
  43aec8:	mov	x28, x11
  43aecc:	b.ne	43a7f4 <ferror@plt+0x36f54>  // b.any
  43aed0:	mov	w1, #0x2                   	// #2
  43aed4:	b	43aedc <ferror@plt+0x3763c>
  43aed8:	mov	w1, #0x8                   	// #8
  43aedc:	ldur	x27, [x29, #-104]
  43aee0:	mov	w2, wzr
  43aee4:	mov	x0, x27
  43aee8:	bl	433ae4 <ferror@plt+0x30244>
  43aeec:	b	43a884 <ferror@plt+0x36fe4>
  43aef0:	ldur	x28, [x29, #-120]
  43aef4:	ldp	x26, x0, [sp, #120]
  43aef8:	cbnz	x0, 43ad7c <ferror@plt+0x374dc>
  43aefc:	b	43ad80 <ferror@plt+0x374e0>
  43af00:	neg	w1, w12
  43af04:	b	43a788 <ferror@plt+0x36ee8>
  43af08:	mov	w1, #0x2                   	// #2
  43af0c:	b	43a788 <ferror@plt+0x36ee8>
  43af10:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43af14:	add	x1, x1, #0x68a
  43af18:	mov	w2, #0x5                   	// #5
  43af1c:	mov	x0, xzr
  43af20:	bl	403700 <dcgettext@plt>
  43af24:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43af28:	ldr	x21, [x8, #3784]
  43af2c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43af30:	mov	x24, x0
  43af34:	add	x1, x1, #0x657
  43af38:	mov	w2, #0x5                   	// #5
  43af3c:	mov	x0, xzr
  43af40:	bl	403700 <dcgettext@plt>
  43af44:	mov	x1, x0
  43af48:	mov	x0, x21
  43af4c:	mov	x2, x24
  43af50:	mov	x3, x19
  43af54:	bl	403880 <fprintf@plt>
  43af58:	mov	x0, xzr
  43af5c:	b	43a1f4 <ferror@plt+0x36954>
  43af60:	mov	w1, #0x4                   	// #4
  43af64:	b	43aedc <ferror@plt+0x3763c>
  43af68:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43af6c:	add	x1, x1, #0x68a
  43af70:	mov	w2, #0x5                   	// #5
  43af74:	mov	x0, xzr
  43af78:	bl	403700 <dcgettext@plt>
  43af7c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43af80:	ldr	x21, [x8, #3784]
  43af84:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43af88:	mov	x25, x0
  43af8c:	add	x1, x1, #0x657
  43af90:	mov	w2, #0x5                   	// #5
  43af94:	mov	x0, xzr
  43af98:	bl	403700 <dcgettext@plt>
  43af9c:	mov	x1, x0
  43afa0:	mov	x0, x21
  43afa4:	mov	x2, x25
  43afa8:	mov	x3, x24
  43afac:	bl	403880 <fprintf@plt>
  43afb0:	mov	x21, xzr
  43afb4:	stur	w21, [x29, #-16]
  43afb8:	ldr	x8, [x22]
  43afbc:	ldrb	w9, [x8]
  43afc0:	cmp	w9, #0x2c
  43afc4:	b.ne	43b0ec <ferror@plt+0x3784c>  // b.any
  43afc8:	add	x24, x8, #0x1
  43afcc:	cmp	x24, x23
  43afd0:	str	x24, [x22]
  43afd4:	b.cs	43b05c <ferror@plt+0x377bc>  // b.hs, b.nlast
  43afd8:	ldrb	w8, [x24]
  43afdc:	cbz	w8, 43b05c <ferror@plt+0x377bc>
  43afe0:	bl	4037d0 <__errno_location@plt>
  43afe4:	mov	x25, x0
  43afe8:	str	wzr, [x0]
  43afec:	mov	x0, x24
  43aff0:	mov	x1, x22
  43aff4:	mov	w2, wzr
  43aff8:	bl	402fc0 <strtoul@plt>
  43affc:	cmn	x0, #0x1
  43b000:	b.ne	43b060 <ferror@plt+0x377c0>  // b.any
  43b004:	ldr	w8, [x25]
  43b008:	cbnz	w8, 43b014 <ferror@plt+0x37774>
  43b00c:	mov	x0, #0xffffffffffffffff    	// #-1
  43b010:	b	43b060 <ferror@plt+0x377c0>
  43b014:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b018:	add	x1, x1, #0x68a
  43b01c:	mov	w2, #0x5                   	// #5
  43b020:	mov	x0, xzr
  43b024:	bl	403700 <dcgettext@plt>
  43b028:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43b02c:	ldr	x25, [x8, #3784]
  43b030:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b034:	stur	x0, [x29, #-120]
  43b038:	add	x1, x1, #0x657
  43b03c:	mov	w2, #0x5                   	// #5
  43b040:	mov	x0, xzr
  43b044:	bl	403700 <dcgettext@plt>
  43b048:	ldur	x2, [x29, #-120]
  43b04c:	mov	x1, x0
  43b050:	mov	x0, x25
  43b054:	mov	x3, x24
  43b058:	bl	403880 <fprintf@plt>
  43b05c:	mov	x0, xzr
  43b060:	stur	w0, [x29, #-12]
  43b064:	ldr	x8, [x22]
  43b068:	ldrb	w9, [x8]
  43b06c:	cmp	w9, #0x29
  43b070:	b.ne	43b0ec <ferror@plt+0x3784c>  // b.any
  43b074:	add	x8, x8, #0x1
  43b078:	str	x8, [x22]
  43b07c:	ldur	w8, [x29, #-96]
  43b080:	cmp	w21, w8
  43b084:	b.ne	43b0a0 <ferror@plt+0x37800>  // b.any
  43b088:	ldur	w8, [x29, #-92]
  43b08c:	cmp	w0, w8
  43b090:	b.ne	43b0a0 <ferror@plt+0x37800>  // b.any
  43b094:	mov	x6, xzr
  43b098:	mov	w7, #0x1                   	// #1
  43b09c:	b	43a0a0 <ferror@plt+0x36800>
  43b0a0:	ldur	x0, [x29, #-104]
  43b0a4:	mov	x1, x20
  43b0a8:	mov	x2, xzr
  43b0ac:	mov	x3, x22
  43b0b0:	mov	x4, xzr
  43b0b4:	mov	x5, x23
  43b0b8:	str	x19, [x22]
  43b0bc:	bl	437798 <ferror@plt+0x33ef8>
  43b0c0:	ldr	x8, [x22]
  43b0c4:	mov	x6, x0
  43b0c8:	add	x8, x8, #0x1
  43b0cc:	ldurb	w9, [x8, #-1]
  43b0d0:	cmp	w9, #0x3b
  43b0d4:	b.eq	43b0e0 <ferror@plt+0x37840>  // b.none
  43b0d8:	cbnz	w9, 43b0c8 <ferror@plt+0x37828>
  43b0dc:	b	43b0f0 <ferror@plt+0x37850>
  43b0e0:	mov	w7, wzr
  43b0e4:	str	x8, [x22]
  43b0e8:	b	43a0a0 <ferror@plt+0x36800>
  43b0ec:	mov	x28, x19
  43b0f0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43b0f4:	ldr	x19, [x8, #3784]
  43b0f8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b0fc:	add	x1, x1, #0x649
  43b100:	mov	w2, #0x5                   	// #5
  43b104:	mov	x0, xzr
  43b108:	bl	403700 <dcgettext@plt>
  43b10c:	mov	x1, x0
  43b110:	mov	x0, x19
  43b114:	mov	x2, x28
  43b118:	bl	403880 <fprintf@plt>
  43b11c:	cbnz	x27, 43ad9c <ferror@plt+0x374fc>
  43b120:	b	43ada4 <ferror@plt+0x37504>
  43b124:	stp	x29, x30, [sp, #-32]!
  43b128:	stp	x20, x19, [sp, #16]
  43b12c:	ldp	w8, w20, [x2]
  43b130:	mov	x19, x0
  43b134:	mov	x29, sp
  43b138:	cbnz	w8, 43b164 <ferror@plt+0x378c4>
  43b13c:	tbz	w20, #31, 43b164 <ferror@plt+0x378c4>
  43b140:	cmn	w20, #0x23
  43b144:	b.ls	43b1e8 <ferror@plt+0x37948>  // b.plast
  43b148:	neg	w8, w20
  43b14c:	add	x20, x1, w8, sxtw #3
  43b150:	ldr	x0, [x20, #144]!
  43b154:	cbz	x0, 43b198 <ferror@plt+0x378f8>
  43b158:	ldp	x20, x19, [sp, #16]
  43b15c:	ldp	x29, x30, [sp], #32
  43b160:	ret
  43b164:	mov	x0, x1
  43b168:	mov	w1, w8
  43b16c:	mov	w2, w20
  43b170:	bl	43b600 <ferror@plt+0x37d60>
  43b174:	cbz	x0, 43b158 <ferror@plt+0x378b8>
  43b178:	mov	x1, x0
  43b17c:	ldr	x0, [x0]
  43b180:	cbnz	x0, 43b158 <ferror@plt+0x378b8>
  43b184:	mov	x0, x19
  43b188:	ldp	x20, x19, [sp, #16]
  43b18c:	mov	x2, xzr
  43b190:	ldp	x29, x30, [sp], #32
  43b194:	b	433a60 <ferror@plt+0x301c0>
  43b198:	sub	w8, w8, #0x1
  43b19c:	cmp	w8, #0x21
  43b1a0:	b.hi	43b5fc <ferror@plt+0x37d5c>  // b.pmore
  43b1a4:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43b1a8:	add	x9, x9, #0x448
  43b1ac:	adr	x10, 43b1c8 <ferror@plt+0x37928>
  43b1b0:	ldrh	w11, [x9, x8, lsl #1]
  43b1b4:	add	x10, x10, x11, lsl #2
  43b1b8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b1bc:	mov	x2, xzr
  43b1c0:	add	x1, x1, #0x701
  43b1c4:	br	x10
  43b1c8:	mov	w1, #0x4                   	// #4
  43b1cc:	mov	x0, x19
  43b1d0:	mov	w2, wzr
  43b1d4:	bl	433ae4 <ferror@plt+0x30244>
  43b1d8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b1dc:	mov	x2, x0
  43b1e0:	add	x1, x1, #0x83d
  43b1e4:	b	43b5e4 <ferror@plt+0x37d44>
  43b1e8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43b1ec:	ldr	x19, [x8, #3784]
  43b1f0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b1f4:	add	x1, x1, #0x69b
  43b1f8:	mov	w2, #0x5                   	// #5
  43b1fc:	mov	x0, xzr
  43b200:	bl	403700 <dcgettext@plt>
  43b204:	mov	x1, x0
  43b208:	mov	x0, x19
  43b20c:	mov	w2, w20
  43b210:	bl	403880 <fprintf@plt>
  43b214:	mov	x0, xzr
  43b218:	ldp	x20, x19, [sp, #16]
  43b21c:	ldp	x29, x30, [sp], #32
  43b220:	ret
  43b224:	mov	w1, #0x2                   	// #2
  43b228:	mov	x0, x19
  43b22c:	mov	w2, wzr
  43b230:	bl	433ae4 <ferror@plt+0x30244>
  43b234:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b238:	mov	x2, x0
  43b23c:	add	x1, x1, #0x74c
  43b240:	b	43b5e4 <ferror@plt+0x37d44>
  43b244:	mov	w1, #0x8                   	// #8
  43b248:	mov	x0, x19
  43b24c:	bl	433b20 <ferror@plt+0x30280>
  43b250:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b254:	mov	x2, x0
  43b258:	add	x1, x1, #0x6e2
  43b25c:	b	43b5e4 <ferror@plt+0x37d44>
  43b260:	mov	w1, #0x4                   	// #4
  43b264:	mov	x0, x19
  43b268:	bl	433b50 <ferror@plt+0x302b0>
  43b26c:	adrp	x1, 455000 <warn@@Base+0x14e9c>
  43b270:	mov	x2, x0
  43b274:	add	x1, x1, #0xda
  43b278:	b	43b5e4 <ferror@plt+0x37d44>
  43b27c:	mov	w1, #0x8                   	// #8
  43b280:	mov	x0, x19
  43b284:	mov	w2, wzr
  43b288:	bl	433ae4 <ferror@plt+0x30244>
  43b28c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b290:	mov	x2, x0
  43b294:	add	x1, x1, #0x783
  43b298:	b	43b5e4 <ferror@plt+0x37d44>
  43b29c:	mov	w1, #0x4                   	// #4
  43b2a0:	mov	x0, x19
  43b2a4:	mov	w2, wzr
  43b2a8:	bl	433ae4 <ferror@plt+0x30244>
  43b2ac:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b2b0:	mov	x2, x0
  43b2b4:	add	x1, x1, #0x6dd
  43b2b8:	b	43b5e4 <ferror@plt+0x37d44>
  43b2bc:	mov	w1, #0x4                   	// #4
  43b2c0:	mov	w2, #0x1                   	// #1
  43b2c4:	mov	x0, x19
  43b2c8:	bl	433ae4 <ferror@plt+0x30244>
  43b2cc:	adrp	x1, 455000 <warn@@Base+0x14e9c>
  43b2d0:	mov	x2, x0
  43b2d4:	add	x1, x1, #0x12c
  43b2d8:	b	43b5e4 <ferror@plt+0x37d44>
  43b2dc:	mov	x0, x19
  43b2e0:	bl	433abc <ferror@plt+0x3021c>
  43b2e4:	adrp	x1, 455000 <warn@@Base+0x14e9c>
  43b2e8:	mov	x2, x0
  43b2ec:	add	x1, x1, #0xbf
  43b2f0:	b	43b5e4 <ferror@plt+0x37d44>
  43b2f4:	mov	w1, #0x4                   	// #4
  43b2f8:	mov	x0, x19
  43b2fc:	bl	433b20 <ferror@plt+0x30280>
  43b300:	adrp	x1, 455000 <warn@@Base+0x14e9c>
  43b304:	mov	x2, x0
  43b308:	add	x1, x1, #0xfe
  43b30c:	b	43b5e4 <ferror@plt+0x37d44>
  43b310:	mov	w1, #0x10                  	// #16
  43b314:	mov	x0, x19
  43b318:	bl	433b80 <ferror@plt+0x302e0>
  43b31c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b320:	mov	x2, x0
  43b324:	add	x1, x1, #0x733
  43b328:	b	43b5e4 <ferror@plt+0x37d44>
  43b32c:	mov	w1, #0x1                   	// #1
  43b330:	mov	x0, x19
  43b334:	mov	w2, wzr
  43b338:	bl	433ae4 <ferror@plt+0x30244>
  43b33c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b340:	mov	x2, x0
  43b344:	add	x1, x1, #0x6c0
  43b348:	b	43b5e4 <ferror@plt+0x37d44>
  43b34c:	mov	w1, #0x2                   	// #2
  43b350:	mov	x0, x19
  43b354:	mov	w2, wzr
  43b358:	bl	433ae4 <ferror@plt+0x30244>
  43b35c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b360:	mov	x2, x0
  43b364:	add	x1, x1, #0x6ce
  43b368:	b	43b5e4 <ferror@plt+0x37d44>
  43b36c:	mov	w1, #0x1                   	// #1
  43b370:	mov	w2, #0x1                   	// #1
  43b374:	mov	x0, x19
  43b378:	bl	433ae4 <ferror@plt+0x30244>
  43b37c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b380:	mov	x2, x0
  43b384:	add	x1, x1, #0x6b7
  43b388:	b	43b5e4 <ferror@plt+0x37d44>
  43b38c:	mov	w1, #0x1                   	// #1
  43b390:	mov	x0, x19
  43b394:	mov	w2, wzr
  43b398:	bl	433ae4 <ferror@plt+0x30244>
  43b39c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b3a0:	mov	x2, x0
  43b3a4:	add	x1, x1, #0x6b9
  43b3a8:	b	43b5e4 <ferror@plt+0x37d44>
  43b3ac:	mov	w1, #0x2                   	// #2
  43b3b0:	mov	w2, #0x1                   	// #1
  43b3b4:	mov	x0, x19
  43b3b8:	bl	433ae4 <ferror@plt+0x30244>
  43b3bc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b3c0:	mov	x2, x0
  43b3c4:	add	x1, x1, #0x6c5
  43b3c8:	b	43b5e4 <ferror@plt+0x37d44>
  43b3cc:	mov	w1, #0x4                   	// #4
  43b3d0:	mov	w2, #0x1                   	// #1
  43b3d4:	mov	x0, x19
  43b3d8:	bl	433ae4 <ferror@plt+0x30244>
  43b3dc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b3e0:	mov	x2, x0
  43b3e4:	add	x1, x1, #0x834
  43b3e8:	b	43b5e4 <ferror@plt+0x37d44>
  43b3ec:	mov	w1, #0x4                   	// #4
  43b3f0:	mov	w2, #0x1                   	// #1
  43b3f4:	mov	x0, x19
  43b3f8:	bl	433ae4 <ferror@plt+0x30244>
  43b3fc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b400:	mov	x2, x0
  43b404:	add	x1, x1, #0x6d4
  43b408:	b	43b5e4 <ferror@plt+0x37d44>
  43b40c:	mov	w1, #0x8                   	// #8
  43b410:	mov	x0, x19
  43b414:	bl	433b20 <ferror@plt+0x30280>
  43b418:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b41c:	mov	x2, x0
  43b420:	add	x1, x1, #0x6e7
  43b424:	b	43b5e4 <ferror@plt+0x37d44>
  43b428:	mov	w1, #0x4                   	// #4
  43b42c:	mov	x0, x19
  43b430:	mov	w2, wzr
  43b434:	bl	433ae4 <ferror@plt+0x30244>
  43b438:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b43c:	mov	x2, x0
  43b440:	add	x1, x1, #0x6ee
  43b444:	b	43b5e4 <ferror@plt+0x37d44>
  43b448:	mov	w1, #0x4                   	// #4
  43b44c:	mov	x0, x19
  43b450:	bl	433b20 <ferror@plt+0x30280>
  43b454:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b458:	mov	x2, x0
  43b45c:	add	x1, x1, #0x6f6
  43b460:	b	43b5e4 <ferror@plt+0x37d44>
  43b464:	mov	w1, #0x8                   	// #8
  43b468:	mov	x0, x19
  43b46c:	bl	433b20 <ferror@plt+0x30280>
  43b470:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b474:	mov	x2, x0
  43b478:	add	x1, x1, #0x6fc
  43b47c:	b	43b5e4 <ferror@plt+0x37d44>
  43b480:	mov	w1, #0x1                   	// #1
  43b484:	mov	x0, x19
  43b488:	bl	433b50 <ferror@plt+0x302b0>
  43b48c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b490:	mov	x2, x0
  43b494:	add	x1, x1, #0x715
  43b498:	b	43b5e4 <ferror@plt+0x37d44>
  43b49c:	mov	w1, #0x2                   	// #2
  43b4a0:	mov	x0, x19
  43b4a4:	bl	433b50 <ferror@plt+0x302b0>
  43b4a8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b4ac:	mov	x2, x0
  43b4b0:	add	x1, x1, #0x71f
  43b4b4:	b	43b5e4 <ferror@plt+0x37d44>
  43b4b8:	mov	w1, #0x8                   	// #8
  43b4bc:	mov	x0, x19
  43b4c0:	bl	433b80 <ferror@plt+0x302e0>
  43b4c4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b4c8:	mov	x2, x0
  43b4cc:	add	x1, x1, #0x73a
  43b4d0:	b	43b5e4 <ferror@plt+0x37d44>
  43b4d4:	mov	w1, #0x8                   	// #8
  43b4d8:	mov	w2, #0x1                   	// #1
  43b4dc:	mov	x0, x19
  43b4e0:	bl	433ae4 <ferror@plt+0x30244>
  43b4e4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b4e8:	mov	x2, x0
  43b4ec:	add	x1, x1, #0x766
  43b4f0:	b	43b5e4 <ferror@plt+0x37d44>
  43b4f4:	mov	w1, #0x4                   	// #4
  43b4f8:	mov	x0, x19
  43b4fc:	bl	433b50 <ferror@plt+0x302b0>
  43b500:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b504:	mov	x2, x0
  43b508:	add	x1, x1, #0x729
  43b50c:	b	43b5e4 <ferror@plt+0x37d44>
  43b510:	mov	w1, #0x8                   	// #8
  43b514:	mov	x0, x19
  43b518:	mov	w2, wzr
  43b51c:	bl	433ae4 <ferror@plt+0x30244>
  43b520:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b524:	mov	x2, x0
  43b528:	add	x1, x1, #0x76f
  43b52c:	b	43b5e4 <ferror@plt+0x37d44>
  43b530:	mov	w1, #0x8                   	// #8
  43b534:	mov	x0, x19
  43b538:	bl	433b50 <ferror@plt+0x302b0>
  43b53c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b540:	mov	x2, x0
  43b544:	add	x1, x1, #0x779
  43b548:	b	43b5e4 <ferror@plt+0x37d44>
  43b54c:	mov	w1, #0x1                   	// #1
  43b550:	mov	w2, #0x1                   	// #1
  43b554:	mov	x0, x19
  43b558:	bl	433ae4 <ferror@plt+0x30244>
  43b55c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b560:	mov	x2, x0
  43b564:	add	x1, x1, #0x70b
  43b568:	b	43b5e4 <ferror@plt+0x37d44>
  43b56c:	mov	w1, #0x4                   	// #4
  43b570:	mov	x0, x19
  43b574:	bl	433b50 <ferror@plt+0x302b0>
  43b578:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  43b57c:	mov	x2, x0
  43b580:	add	x1, x1, #0x80a
  43b584:	b	43b5e4 <ferror@plt+0x37d44>
  43b588:	mov	w1, #0x4                   	// #4
  43b58c:	mov	x0, x19
  43b590:	mov	w2, wzr
  43b594:	bl	433ae4 <ferror@plt+0x30244>
  43b598:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b59c:	mov	x2, x0
  43b5a0:	add	x1, x1, #0x756
  43b5a4:	b	43b5e4 <ferror@plt+0x37d44>
  43b5a8:	mov	w1, #0x2                   	// #2
  43b5ac:	mov	x0, x19
  43b5b0:	mov	w2, wzr
  43b5b4:	bl	433ae4 <ferror@plt+0x30244>
  43b5b8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b5bc:	mov	x2, x0
  43b5c0:	add	x1, x1, #0x760
  43b5c4:	b	43b5e4 <ferror@plt+0x37d44>
  43b5c8:	mov	w1, #0x1                   	// #1
  43b5cc:	mov	x0, x19
  43b5d0:	mov	w2, wzr
  43b5d4:	bl	433ae4 <ferror@plt+0x30244>
  43b5d8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b5dc:	mov	x2, x0
  43b5e0:	add	x1, x1, #0x742
  43b5e4:	mov	x0, x19
  43b5e8:	bl	434518 <ferror@plt+0x30c78>
  43b5ec:	str	x0, [x20]
  43b5f0:	ldp	x20, x19, [sp, #16]
  43b5f4:	ldp	x29, x30, [sp], #32
  43b5f8:	ret
  43b5fc:	bl	4033f0 <abort@plt>
  43b600:	stp	x29, x30, [sp, #-48]!
  43b604:	stp	x20, x19, [sp, #32]
  43b608:	mov	w20, w1
  43b60c:	str	x21, [sp, #16]
  43b610:	mov	x29, sp
  43b614:	tbnz	w1, #31, 43b6e0 <ferror@plt+0x37e40>
  43b618:	ldr	w8, [x0, #128]
  43b61c:	cmp	w8, w20
  43b620:	b.ls	43b6e0 <ferror@plt+0x37e40>  // b.plast
  43b624:	mov	w19, w2
  43b628:	tbnz	w2, #31, 43b70c <ferror@plt+0x37e6c>
  43b62c:	ldr	x8, [x0, #136]
  43b630:	add	x20, x8, w20, uxtw #3
  43b634:	ldr	x8, [x20]
  43b638:	cmp	x8, #0x0
  43b63c:	cset	w9, eq  // eq = none
  43b640:	cmp	w19, #0x10
  43b644:	b.ge	43b6b0 <ferror@plt+0x37e10>  // b.tcont
  43b648:	mov	w21, w19
  43b64c:	cbz	w9, 43b678 <ferror@plt+0x37dd8>
  43b650:	mov	w0, #0x88                  	// #136
  43b654:	bl	403290 <xmalloc@plt>
  43b658:	movi	v0.2d, #0x0
  43b65c:	str	x0, [x20]
  43b660:	stp	q0, q0, [x0]
  43b664:	stp	q0, q0, [x0, #32]
  43b668:	stp	q0, q0, [x0, #64]
  43b66c:	stp	q0, q0, [x0, #96]
  43b670:	str	xzr, [x0, #128]
  43b674:	ldr	x8, [x20]
  43b678:	add	x8, x8, w21, sxtw #3
  43b67c:	add	x0, x8, #0x8
  43b680:	ldp	x20, x19, [sp, #32]
  43b684:	ldr	x21, [sp, #16]
  43b688:	ldp	x29, x30, [sp], #48
  43b68c:	ret
  43b690:	mov	x20, x8
  43b694:	ldr	x8, [x8]
  43b698:	sub	w21, w19, #0x10
  43b69c:	cmp	x8, #0x0
  43b6a0:	cset	w9, eq  // eq = none
  43b6a4:	cmp	w19, #0x1f
  43b6a8:	mov	w19, w21
  43b6ac:	b.le	43b64c <ferror@plt+0x37dac>
  43b6b0:	tbz	w9, #0, 43b690 <ferror@plt+0x37df0>
  43b6b4:	mov	w0, #0x88                  	// #136
  43b6b8:	bl	403290 <xmalloc@plt>
  43b6bc:	movi	v0.2d, #0x0
  43b6c0:	str	x0, [x20]
  43b6c4:	stp	q0, q0, [x0]
  43b6c8:	stp	q0, q0, [x0, #32]
  43b6cc:	stp	q0, q0, [x0, #64]
  43b6d0:	stp	q0, q0, [x0, #96]
  43b6d4:	str	xzr, [x0, #128]
  43b6d8:	ldr	x8, [x20]
  43b6dc:	b	43b690 <ferror@plt+0x37df0>
  43b6e0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43b6e4:	ldr	x19, [x8, #3784]
  43b6e8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b6ec:	add	x1, x1, #0x78d
  43b6f0:	mov	w2, #0x5                   	// #5
  43b6f4:	mov	x0, xzr
  43b6f8:	bl	403700 <dcgettext@plt>
  43b6fc:	mov	x1, x0
  43b700:	mov	x0, x19
  43b704:	mov	w2, w20
  43b708:	b	43b734 <ferror@plt+0x37e94>
  43b70c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43b710:	ldr	x20, [x8, #3784]
  43b714:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b718:	add	x1, x1, #0x7af
  43b71c:	mov	w2, #0x5                   	// #5
  43b720:	mov	x0, xzr
  43b724:	bl	403700 <dcgettext@plt>
  43b728:	mov	x1, x0
  43b72c:	mov	x0, x20
  43b730:	mov	w2, w19
  43b734:	bl	403880 <fprintf@plt>
  43b738:	mov	x0, xzr
  43b73c:	ldp	x20, x19, [sp, #32]
  43b740:	ldr	x21, [sp, #16]
  43b744:	ldp	x29, x30, [sp], #48
  43b748:	ret
  43b74c:	stp	x29, x30, [sp, #-64]!
  43b750:	add	w8, w3, #0x1
  43b754:	stp	x22, x21, [sp, #32]
  43b758:	mov	x22, x0
  43b75c:	sxtw	x0, w8
  43b760:	stp	x24, x23, [sp, #16]
  43b764:	stp	x20, x19, [sp, #48]
  43b768:	mov	x29, sp
  43b76c:	mov	w20, w4
  43b770:	mov	w23, w3
  43b774:	mov	x24, x2
  43b778:	mov	x19, x1
  43b77c:	bl	403290 <xmalloc@plt>
  43b780:	sxtw	x23, w23
  43b784:	mov	x1, x24
  43b788:	mov	x2, x23
  43b78c:	mov	x21, x0
  43b790:	bl	402f70 <memcpy@plt>
  43b794:	mov	x0, x22
  43b798:	mov	x1, x21
  43b79c:	mov	w2, wzr
  43b7a0:	strb	wzr, [x21, x23]
  43b7a4:	bl	4347f0 <ferror@plt+0x30f50>
  43b7a8:	cbz	x0, 43b7bc <ferror@plt+0x37f1c>
  43b7ac:	mov	x23, x0
  43b7b0:	mov	x0, x21
  43b7b4:	bl	403510 <free@plt>
  43b7b8:	b	43b84c <ferror@plt+0x37fac>
  43b7bc:	ldr	x23, [x19, #416]
  43b7c0:	cbz	x23, 43b808 <ferror@plt+0x37f68>
  43b7c4:	ldrb	w24, [x21]
  43b7c8:	b	43b7d4 <ferror@plt+0x37f34>
  43b7cc:	ldr	x23, [x23]
  43b7d0:	cbz	x23, 43b808 <ferror@plt+0x37f68>
  43b7d4:	ldr	x0, [x23, #8]
  43b7d8:	ldrb	w8, [x0]
  43b7dc:	cmp	w8, w24
  43b7e0:	b.ne	43b7cc <ferror@plt+0x37f2c>  // b.any
  43b7e4:	mov	x1, x21
  43b7e8:	bl	4034a0 <strcmp@plt>
  43b7ec:	cbnz	w0, 43b7cc <ferror@plt+0x37f2c>
  43b7f0:	ldr	w8, [x23, #16]
  43b7f4:	cbnz	w8, 43b7fc <ferror@plt+0x37f5c>
  43b7f8:	str	w20, [x23, #16]
  43b7fc:	mov	x0, x21
  43b800:	bl	403510 <free@plt>
  43b804:	b	43b848 <ferror@plt+0x37fa8>
  43b808:	mov	w0, #0x28                  	// #40
  43b80c:	bl	403290 <xmalloc@plt>
  43b810:	movi	v0.2d, #0x0
  43b814:	str	xzr, [x0, #32]
  43b818:	stp	q0, q0, [x0]
  43b81c:	ldr	x8, [x19, #416]
  43b820:	mov	x1, x0
  43b824:	mov	x23, x0
  43b828:	str	w20, [x0, #16]
  43b82c:	stp	x8, x21, [x0]
  43b830:	str	xzr, [x1, #24]!
  43b834:	mov	x0, x22
  43b838:	mov	x2, x21
  43b83c:	bl	433a60 <ferror@plt+0x301c0>
  43b840:	str	x0, [x23, #32]
  43b844:	str	x23, [x19, #416]
  43b848:	ldr	x23, [x23, #32]
  43b84c:	mov	x0, x23
  43b850:	ldp	x20, x19, [sp, #48]
  43b854:	ldp	x22, x21, [sp, #32]
  43b858:	ldp	x24, x23, [sp, #16]
  43b85c:	ldp	x29, x30, [sp], #64
  43b860:	ret
  43b864:	stp	x29, x30, [sp, #-96]!
  43b868:	stp	x26, x25, [sp, #32]
  43b86c:	stp	x24, x23, [sp, #48]
  43b870:	stp	x22, x21, [sp, #64]
  43b874:	stp	x20, x19, [sp, #80]
  43b878:	str	xzr, [x3]
  43b87c:	ldr	x19, [x2]
  43b880:	str	x27, [sp, #16]
  43b884:	mov	x29, sp
  43b888:	cmp	x19, x4
  43b88c:	b.cs	43bb38 <ferror@plt+0x38298>  // b.hs, b.nlast
  43b890:	ldrb	w8, [x19]
  43b894:	cmp	w8, #0x76
  43b898:	b.ne	43bb0c <ferror@plt+0x3826c>  // b.any
  43b89c:	add	x8, x19, #0x1
  43b8a0:	str	x8, [x2]
  43b8a4:	ldrb	w25, [x19, #1]
  43b8a8:	mov	x22, x2
  43b8ac:	cbz	w25, 43bb0c <ferror@plt+0x3826c>
  43b8b0:	mov	x23, x4
  43b8b4:	mov	x20, x3
  43b8b8:	add	x8, x19, #0x2
  43b8bc:	mov	x2, xzr
  43b8c0:	mov	x3, x22
  43b8c4:	mov	x4, xzr
  43b8c8:	mov	x5, x23
  43b8cc:	mov	x24, x1
  43b8d0:	mov	x21, x0
  43b8d4:	str	x8, [x22]
  43b8d8:	bl	437798 <ferror@plt+0x33ef8>
  43b8dc:	cbz	x0, 43bb3c <ferror@plt+0x3829c>
  43b8e0:	cmp	w25, #0x66
  43b8e4:	b.eq	43b92c <ferror@plt+0x3808c>  // b.none
  43b8e8:	cmp	w25, #0x62
  43b8ec:	b.ne	43b9cc <ferror@plt+0x3812c>  // b.any
  43b8f0:	mov	x1, x0
  43b8f4:	mov	x0, x21
  43b8f8:	bl	434a50 <ferror@plt+0x311b0>
  43b8fc:	mov	x1, x0
  43b900:	cbz	x0, 43ba30 <ferror@plt+0x38190>
  43b904:	adrp	x0, 451000 <warn@@Base+0x10e9c>
  43b908:	add	x0, x0, #0x8c3
  43b90c:	mov	x2, xzr
  43b910:	bl	403200 <concat@plt>
  43b914:	mov	x25, x0
  43b918:	ldr	x8, [x22]
  43b91c:	ldrb	w9, [x8]
  43b920:	cmp	w9, #0x3a
  43b924:	b.eq	43b944 <ferror@plt+0x380a4>  // b.none
  43b928:	b	43bb0c <ferror@plt+0x3826c>
  43b92c:	adrp	x25, 451000 <warn@@Base+0x10e9c>
  43b930:	add	x25, x25, #0x8a7
  43b934:	ldr	x8, [x22]
  43b938:	ldrb	w9, [x8]
  43b93c:	cmp	w9, #0x3a
  43b940:	b.ne	43bb0c <ferror@plt+0x3826c>  // b.any
  43b944:	add	x8, x8, #0x1
  43b948:	mov	x0, x21
  43b94c:	mov	x1, x24
  43b950:	mov	x2, xzr
  43b954:	mov	x3, x22
  43b958:	mov	x4, xzr
  43b95c:	mov	x5, x23
  43b960:	str	x8, [x22]
  43b964:	bl	437798 <ferror@plt+0x33ef8>
  43b968:	ldr	x8, [x22]
  43b96c:	ldrb	w9, [x8]
  43b970:	cmp	w9, #0x2c
  43b974:	b.ne	43bb0c <ferror@plt+0x3826c>  // b.any
  43b978:	add	x26, x8, #0x1
  43b97c:	mov	x24, x0
  43b980:	cmp	x26, x23
  43b984:	str	x26, [x22]
  43b988:	b.cs	43bac8 <ferror@plt+0x38228>  // b.hs, b.nlast
  43b98c:	ldrb	w8, [x26]
  43b990:	cbz	w8, 43bac8 <ferror@plt+0x38228>
  43b994:	bl	4037d0 <__errno_location@plt>
  43b998:	mov	x23, x0
  43b99c:	str	wzr, [x0]
  43b9a0:	mov	x0, x26
  43b9a4:	mov	x1, x22
  43b9a8:	mov	w2, wzr
  43b9ac:	bl	402fc0 <strtoul@plt>
  43b9b0:	mov	x3, x0
  43b9b4:	cmn	x0, #0x1
  43b9b8:	b.ne	43bacc <ferror@plt+0x3822c>  // b.any
  43b9bc:	ldr	w8, [x23]
  43b9c0:	cbnz	w8, 43ba80 <ferror@plt+0x381e0>
  43b9c4:	mov	x3, #0xffffffffffffffff    	// #-1
  43b9c8:	b	43bacc <ferror@plt+0x3822c>
  43b9cc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b9d0:	add	x1, x1, #0x8c8
  43b9d4:	mov	w2, #0x5                   	// #5
  43b9d8:	mov	x0, xzr
  43b9dc:	bl	403700 <dcgettext@plt>
  43b9e0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43b9e4:	ldr	x25, [x8, #3784]
  43b9e8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43b9ec:	mov	x26, x0
  43b9f0:	add	x1, x1, #0x657
  43b9f4:	mov	w2, #0x5                   	// #5
  43b9f8:	mov	x0, xzr
  43b9fc:	bl	403700 <dcgettext@plt>
  43ba00:	mov	x1, x0
  43ba04:	mov	x0, x25
  43ba08:	mov	x2, x26
  43ba0c:	mov	x3, x19
  43ba10:	bl	403880 <fprintf@plt>
  43ba14:	adrp	x25, 451000 <warn@@Base+0x10e9c>
  43ba18:	add	x25, x25, #0x8e6
  43ba1c:	ldr	x8, [x22]
  43ba20:	ldrb	w9, [x8]
  43ba24:	cmp	w9, #0x3a
  43ba28:	b.eq	43b944 <ferror@plt+0x380a4>  // b.none
  43ba2c:	b	43bb0c <ferror@plt+0x3826c>
  43ba30:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ba34:	add	x1, x1, #0x8ae
  43ba38:	mov	w2, #0x5                   	// #5
  43ba3c:	bl	403700 <dcgettext@plt>
  43ba40:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43ba44:	ldr	x25, [x8, #3784]
  43ba48:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ba4c:	mov	x26, x0
  43ba50:	add	x1, x1, #0x657
  43ba54:	mov	w2, #0x5                   	// #5
  43ba58:	mov	x0, xzr
  43ba5c:	bl	403700 <dcgettext@plt>
  43ba60:	mov	x1, x0
  43ba64:	mov	x0, x25
  43ba68:	mov	x2, x26
  43ba6c:	mov	x3, x19
  43ba70:	bl	403880 <fprintf@plt>
  43ba74:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ba78:	add	x1, x1, #0x8bf
  43ba7c:	b	43b904 <ferror@plt+0x38064>
  43ba80:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ba84:	add	x1, x1, #0x68a
  43ba88:	mov	w2, #0x5                   	// #5
  43ba8c:	mov	x0, xzr
  43ba90:	bl	403700 <dcgettext@plt>
  43ba94:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43ba98:	ldr	x23, [x8, #3784]
  43ba9c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43baa0:	mov	x27, x0
  43baa4:	add	x1, x1, #0x657
  43baa8:	mov	w2, #0x5                   	// #5
  43baac:	mov	x0, xzr
  43bab0:	bl	403700 <dcgettext@plt>
  43bab4:	mov	x1, x0
  43bab8:	mov	x0, x23
  43babc:	mov	x2, x27
  43bac0:	mov	x3, x26
  43bac4:	bl	403880 <fprintf@plt>
  43bac8:	mov	x3, xzr
  43bacc:	ldr	x8, [x22]
  43bad0:	ldrb	w9, [x8]
  43bad4:	cmp	w9, #0x3b
  43bad8:	b.ne	43bb0c <ferror@plt+0x3826c>  // b.any
  43badc:	add	x8, x8, #0x1
  43bae0:	mov	w5, #0x2                   	// #2
  43bae4:	mov	x0, x21
  43bae8:	mov	x1, x25
  43baec:	mov	x2, x24
  43baf0:	mov	x4, xzr
  43baf4:	str	x8, [x22]
  43baf8:	bl	434384 <ferror@plt+0x30ae4>
  43bafc:	cmp	x0, #0x0
  43bb00:	str	x0, [x20]
  43bb04:	cset	w0, ne  // ne = any
  43bb08:	b	43bb3c <ferror@plt+0x3829c>
  43bb0c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43bb10:	ldr	x20, [x8, #3784]
  43bb14:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43bb18:	add	x1, x1, #0x649
  43bb1c:	mov	w2, #0x5                   	// #5
  43bb20:	mov	x0, xzr
  43bb24:	bl	403700 <dcgettext@plt>
  43bb28:	mov	x1, x0
  43bb2c:	mov	x0, x20
  43bb30:	mov	x2, x19
  43bb34:	bl	403880 <fprintf@plt>
  43bb38:	mov	w0, wzr
  43bb3c:	ldp	x20, x19, [sp, #80]
  43bb40:	ldp	x22, x21, [sp, #64]
  43bb44:	ldp	x24, x23, [sp, #48]
  43bb48:	ldp	x26, x25, [sp, #32]
  43bb4c:	ldr	x27, [sp, #16]
  43bb50:	ldp	x29, x30, [sp], #96
  43bb54:	ret
  43bb58:	sub	sp, sp, #0x70
  43bb5c:	stp	x29, x30, [sp, #16]
  43bb60:	stp	x28, x27, [sp, #32]
  43bb64:	stp	x26, x25, [sp, #48]
  43bb68:	stp	x24, x23, [sp, #64]
  43bb6c:	stp	x22, x21, [sp, #80]
  43bb70:	stp	x20, x19, [sp, #96]
  43bb74:	ldr	x20, [x2]
  43bb78:	add	x29, sp, #0x10
  43bb7c:	cmp	x20, x6
  43bb80:	b.cs	43bf38 <ferror@plt+0x38698>  // b.hs, b.nlast
  43bb84:	sub	x21, x3, x20
  43bb88:	add	w8, w21, #0x1
  43bb8c:	mov	x22, x0
  43bb90:	sxtw	x0, w8
  43bb94:	mov	x26, x6
  43bb98:	mov	x27, x5
  43bb9c:	mov	x28, x3
  43bba0:	mov	x23, x2
  43bba4:	mov	x25, x1
  43bba8:	str	x4, [sp, #8]
  43bbac:	bl	403290 <xmalloc@plt>
  43bbb0:	sxtw	x24, w21
  43bbb4:	mov	x1, x20
  43bbb8:	mov	x2, x24
  43bbbc:	mov	x19, x0
  43bbc0:	bl	402f70 <memcpy@plt>
  43bbc4:	add	x8, x28, #0x1
  43bbc8:	strb	wzr, [x19, x24]
  43bbcc:	str	x8, [x23]
  43bbd0:	ldrb	w8, [x28, #1]
  43bbd4:	mov	w24, wzr
  43bbd8:	cmp	w8, #0x2f
  43bbdc:	b.ne	43bca4 <ferror@plt+0x38404>  // b.any
  43bbe0:	add	x8, x28, #0x2
  43bbe4:	str	x8, [x23]
  43bbe8:	ldrb	w9, [x28, #2]
  43bbec:	cmp	w9, #0x30
  43bbf0:	b.le	43bc0c <ferror@plt+0x3836c>
  43bbf4:	cmp	w9, #0x32
  43bbf8:	b.eq	43bc98 <ferror@plt+0x383f8>  // b.none
  43bbfc:	cmp	w9, #0x31
  43bc00:	b.ne	43bc4c <ferror@plt+0x383ac>  // b.any
  43bc04:	mov	w24, #0x1                   	// #1
  43bc08:	b	43bc9c <ferror@plt+0x383fc>
  43bc0c:	b.ne	43bc18 <ferror@plt+0x38378>  // b.any
  43bc10:	mov	w24, #0x2                   	// #2
  43bc14:	b	43bc9c <ferror@plt+0x383fc>
  43bc18:	cbnz	w9, 43bc4c <ferror@plt+0x383ac>
  43bc1c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43bc20:	ldr	x19, [x8, #3784]
  43bc24:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43bc28:	add	x1, x1, #0x649
  43bc2c:	mov	w2, #0x5                   	// #5
  43bc30:	mov	x0, xzr
  43bc34:	bl	403700 <dcgettext@plt>
  43bc38:	mov	x1, x0
  43bc3c:	mov	x0, x19
  43bc40:	mov	x2, x20
  43bc44:	bl	403880 <fprintf@plt>
  43bc48:	b	43bf38 <ferror@plt+0x38698>
  43bc4c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43bc50:	add	x1, x1, #0x8ff
  43bc54:	mov	w2, #0x5                   	// #5
  43bc58:	mov	x0, xzr
  43bc5c:	bl	403700 <dcgettext@plt>
  43bc60:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43bc64:	ldr	x24, [x8, #3784]
  43bc68:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43bc6c:	mov	x28, x0
  43bc70:	add	x1, x1, #0x657
  43bc74:	mov	w2, #0x5                   	// #5
  43bc78:	mov	x0, xzr
  43bc7c:	bl	403700 <dcgettext@plt>
  43bc80:	mov	x1, x0
  43bc84:	mov	x0, x24
  43bc88:	mov	x2, x28
  43bc8c:	mov	x3, x20
  43bc90:	bl	403880 <fprintf@plt>
  43bc94:	ldr	x8, [x23]
  43bc98:	mov	w24, wzr
  43bc9c:	add	x8, x8, #0x1
  43bca0:	str	x8, [x23]
  43bca4:	mov	x0, x22
  43bca8:	mov	x1, x25
  43bcac:	mov	x2, xzr
  43bcb0:	mov	x3, x23
  43bcb4:	mov	x4, xzr
  43bcb8:	mov	x5, x26
  43bcbc:	bl	437798 <ferror@plt+0x33ef8>
  43bcc0:	cbz	x0, 43bf30 <ferror@plt+0x38690>
  43bcc4:	ldr	x8, [x23]
  43bcc8:	mov	x25, x0
  43bccc:	ldrb	w9, [x8]
  43bcd0:	cmp	w9, #0x2c
  43bcd4:	b.eq	43bd58 <ferror@plt+0x384b8>  // b.none
  43bcd8:	cmp	w9, #0x3a
  43bcdc:	b.ne	43bf04 <ferror@plt+0x38664>  // b.any
  43bce0:	add	x26, x8, #0x1
  43bce4:	mov	w1, #0x3b                  	// #59
  43bce8:	mov	x0, x26
  43bcec:	str	x26, [x23]
  43bcf0:	bl	403560 <strchr@plt>
  43bcf4:	cbz	x0, 43bda8 <ferror@plt+0x38508>
  43bcf8:	sub	x21, x0, x26
  43bcfc:	add	w8, w21, #0x1
  43bd00:	mov	x28, x0
  43bd04:	sxtw	x0, w8
  43bd08:	bl	403290 <xmalloc@plt>
  43bd0c:	sxtw	x21, w21
  43bd10:	mov	x1, x26
  43bd14:	mov	x2, x21
  43bd18:	mov	x20, x0
  43bd1c:	bl	402f70 <memcpy@plt>
  43bd20:	add	x8, x28, #0x1
  43bd24:	mov	x0, x22
  43bd28:	mov	x1, x19
  43bd2c:	mov	x2, x25
  43bd30:	mov	x3, x20
  43bd34:	mov	w4, w24
  43bd38:	strb	wzr, [x20, x21]
  43bd3c:	str	x8, [x23]
  43bd40:	bl	4343d4 <ferror@plt+0x30b34>
  43bd44:	ldr	x8, [sp, #8]
  43bd48:	str	x0, [x8]
  43bd4c:	mov	w0, #0x1                   	// #1
  43bd50:	str	w0, [x27]
  43bd54:	b	43bf3c <ferror@plt+0x3869c>
  43bd58:	add	x28, x8, #0x1
  43bd5c:	cmp	x28, x26
  43bd60:	str	x28, [x23]
  43bd64:	b.cs	43be08 <ferror@plt+0x38568>  // b.hs, b.nlast
  43bd68:	ldrb	w8, [x28]
  43bd6c:	cbz	w8, 43be08 <ferror@plt+0x38568>
  43bd70:	bl	4037d0 <__errno_location@plt>
  43bd74:	mov	x21, x0
  43bd78:	str	wzr, [x0]
  43bd7c:	mov	x0, x28
  43bd80:	mov	x1, x23
  43bd84:	mov	w2, wzr
  43bd88:	bl	402fc0 <strtoul@plt>
  43bd8c:	mov	x27, x0
  43bd90:	cmn	x0, #0x1
  43bd94:	b.ne	43be0c <ferror@plt+0x3856c>  // b.any
  43bd98:	ldr	w8, [x21]
  43bd9c:	cbnz	w8, 43bdc0 <ferror@plt+0x38520>
  43bda0:	mov	x27, #0xffffffffffffffff    	// #-1
  43bda4:	b	43be0c <ferror@plt+0x3856c>
  43bda8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43bdac:	ldr	x21, [x8, #3784]
  43bdb0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43bdb4:	add	x1, x1, #0x649
  43bdb8:	mov	w2, #0x5                   	// #5
  43bdbc:	b	43bf1c <ferror@plt+0x3867c>
  43bdc0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43bdc4:	add	x1, x1, #0x68a
  43bdc8:	mov	w2, #0x5                   	// #5
  43bdcc:	mov	x0, xzr
  43bdd0:	bl	403700 <dcgettext@plt>
  43bdd4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43bdd8:	ldr	x21, [x8, #3784]
  43bddc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43bde0:	mov	x27, x0
  43bde4:	add	x1, x1, #0x657
  43bde8:	mov	w2, #0x5                   	// #5
  43bdec:	mov	x0, xzr
  43bdf0:	bl	403700 <dcgettext@plt>
  43bdf4:	mov	x1, x0
  43bdf8:	mov	x0, x21
  43bdfc:	mov	x2, x27
  43be00:	mov	x3, x28
  43be04:	bl	403880 <fprintf@plt>
  43be08:	mov	x27, xzr
  43be0c:	ldr	x8, [x23]
  43be10:	ldrb	w9, [x8]
  43be14:	cmp	w9, #0x2c
  43be18:	b.ne	43bf04 <ferror@plt+0x38664>  // b.any
  43be1c:	add	x28, x8, #0x1
  43be20:	cmp	x28, x26
  43be24:	str	x28, [x23]
  43be28:	b.cs	43beb4 <ferror@plt+0x38614>  // b.hs, b.nlast
  43be2c:	ldrb	w8, [x28]
  43be30:	cbz	w8, 43beb4 <ferror@plt+0x38614>
  43be34:	bl	4037d0 <__errno_location@plt>
  43be38:	mov	x26, x0
  43be3c:	str	wzr, [x0]
  43be40:	mov	x0, x28
  43be44:	mov	x1, x23
  43be48:	mov	w2, wzr
  43be4c:	bl	402fc0 <strtoul@plt>
  43be50:	mov	x4, x0
  43be54:	cmn	x0, #0x1
  43be58:	b.ne	43beb8 <ferror@plt+0x38618>  // b.any
  43be5c:	ldr	w8, [x26]
  43be60:	cbnz	w8, 43be6c <ferror@plt+0x385cc>
  43be64:	mov	x4, #0xffffffffffffffff    	// #-1
  43be68:	b	43beb8 <ferror@plt+0x38618>
  43be6c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43be70:	add	x1, x1, #0x68a
  43be74:	mov	w2, #0x5                   	// #5
  43be78:	mov	x0, xzr
  43be7c:	bl	403700 <dcgettext@plt>
  43be80:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43be84:	ldr	x21, [x8, #3784]
  43be88:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43be8c:	mov	x26, x0
  43be90:	add	x1, x1, #0x657
  43be94:	mov	w2, #0x5                   	// #5
  43be98:	mov	x0, xzr
  43be9c:	bl	403700 <dcgettext@plt>
  43bea0:	mov	x1, x0
  43bea4:	mov	x0, x21
  43bea8:	mov	x2, x26
  43beac:	mov	x3, x28
  43beb0:	bl	403880 <fprintf@plt>
  43beb4:	mov	x4, xzr
  43beb8:	ldr	x8, [x23]
  43bebc:	ldrb	w9, [x8]
  43bec0:	cmp	w9, #0x3b
  43bec4:	b.ne	43bf04 <ferror@plt+0x38664>  // b.any
  43bec8:	add	x8, x8, #0x1
  43becc:	orr	x9, x4, x27
  43bed0:	str	x8, [x23]
  43bed4:	cmp	x9, #0x0
  43bed8:	mov	w8, #0x3                   	// #3
  43bedc:	csel	w5, w8, w24, eq  // eq = none
  43bee0:	mov	x0, x22
  43bee4:	mov	x1, x19
  43bee8:	mov	x2, x25
  43beec:	mov	x3, x27
  43bef0:	bl	434384 <ferror@plt+0x30ae4>
  43bef4:	ldr	x8, [sp, #8]
  43bef8:	str	x0, [x8]
  43befc:	mov	w0, #0x1                   	// #1
  43bf00:	b	43bf3c <ferror@plt+0x3869c>
  43bf04:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43bf08:	ldr	x21, [x8, #3784]
  43bf0c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43bf10:	add	x1, x1, #0x649
  43bf14:	mov	w2, #0x5                   	// #5
  43bf18:	mov	x0, xzr
  43bf1c:	bl	403700 <dcgettext@plt>
  43bf20:	mov	x1, x0
  43bf24:	mov	x0, x21
  43bf28:	mov	x2, x20
  43bf2c:	bl	403880 <fprintf@plt>
  43bf30:	mov	x0, x19
  43bf34:	bl	403510 <free@plt>
  43bf38:	mov	w0, wzr
  43bf3c:	ldp	x20, x19, [sp, #96]
  43bf40:	ldp	x22, x21, [sp, #80]
  43bf44:	ldp	x24, x23, [sp, #64]
  43bf48:	ldp	x26, x25, [sp, #48]
  43bf4c:	ldp	x28, x27, [sp, #32]
  43bf50:	ldp	x29, x30, [sp, #16]
  43bf54:	add	sp, sp, #0x70
  43bf58:	ret
  43bf5c:	sub	sp, sp, #0x70
  43bf60:	stp	x24, x23, [sp, #64]
  43bf64:	mov	x23, x0
  43bf68:	mov	w0, #0x50                  	// #80
  43bf6c:	stp	x29, x30, [sp, #16]
  43bf70:	stp	x28, x27, [sp, #32]
  43bf74:	stp	x26, x25, [sp, #48]
  43bf78:	stp	x22, x21, [sp, #80]
  43bf7c:	stp	x20, x19, [sp, #96]
  43bf80:	add	x29, sp, #0x10
  43bf84:	mov	x20, x3
  43bf88:	mov	x21, x2
  43bf8c:	mov	x22, x1
  43bf90:	bl	403290 <xmalloc@plt>
  43bf94:	mov	x19, x0
  43bf98:	mov	w25, wzr
  43bf9c:	str	wzr, [x20]
  43bfa0:	cbz	x21, 43c028 <ferror@plt+0x38788>
  43bfa4:	mov	w26, #0xa                   	// #10
  43bfa8:	mov	w27, #0x1                   	// #1
  43bfac:	b	43bfc0 <ferror@plt+0x38720>
  43bfb0:	str	x24, [x19, w25, uxtw #3]
  43bfb4:	mov	w25, w28
  43bfb8:	ldr	x21, [x21, #24]
  43bfbc:	cbz	x21, 43c028 <ferror@plt+0x38788>
  43bfc0:	ldr	w8, [x21]
  43bfc4:	cmp	w8, #0x2e
  43bfc8:	b.ne	43c030 <ferror@plt+0x38790>  // b.any
  43bfcc:	ldr	x2, [x21, #16]
  43bfd0:	cbz	x2, 43c028 <ferror@plt+0x38788>
  43bfd4:	sub	x4, x29, #0x4
  43bfd8:	mov	x0, x23
  43bfdc:	mov	x1, x22
  43bfe0:	mov	x3, xzr
  43bfe4:	bl	43c088 <ferror@plt+0x387e8>
  43bfe8:	cbz	x0, 43c014 <ferror@plt+0x38774>
  43bfec:	add	w28, w25, #0x1
  43bff0:	mov	x24, x0
  43bff4:	cmp	w28, w26
  43bff8:	b.cc	43bfb0 <ferror@plt+0x38710>  // b.lo, b.ul, b.last
  43bffc:	add	w26, w26, #0xa
  43c000:	lsl	x1, x26, #3
  43c004:	mov	x0, x19
  43c008:	bl	4031e0 <xrealloc@plt>
  43c00c:	mov	x19, x0
  43c010:	b	43bfb0 <ferror@plt+0x38710>
  43c014:	ldur	w8, [x29, #-4]
  43c018:	cbz	w8, 43c058 <ferror@plt+0x387b8>
  43c01c:	str	w27, [x20]
  43c020:	ldr	x21, [x21, #24]
  43c024:	cbnz	x21, 43bfc0 <ferror@plt+0x38720>
  43c028:	str	xzr, [x19, w25, uxtw #3]
  43c02c:	b	43c064 <ferror@plt+0x387c4>
  43c030:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43c034:	ldr	x20, [x8, #3784]
  43c038:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c03c:	add	x1, x1, #0x9dc
  43c040:	mov	w2, #0x5                   	// #5
  43c044:	mov	x0, xzr
  43c048:	bl	403700 <dcgettext@plt>
  43c04c:	mov	x1, x0
  43c050:	mov	x0, x20
  43c054:	bl	403880 <fprintf@plt>
  43c058:	mov	x0, x19
  43c05c:	bl	403510 <free@plt>
  43c060:	mov	x19, xzr
  43c064:	mov	x0, x19
  43c068:	ldp	x20, x19, [sp, #96]
  43c06c:	ldp	x22, x21, [sp, #80]
  43c070:	ldp	x24, x23, [sp, #64]
  43c074:	ldp	x26, x25, [sp, #48]
  43c078:	ldp	x28, x27, [sp, #32]
  43c07c:	ldp	x29, x30, [sp, #16]
  43c080:	add	sp, sp, #0x70
  43c084:	ret
  43c088:	sub	sp, sp, #0x50
  43c08c:	stp	x22, x21, [sp, #48]
  43c090:	stp	x20, x19, [sp, #64]
  43c094:	mov	x21, x4
  43c098:	mov	x22, x2
  43c09c:	mov	x20, x1
  43c0a0:	mov	x19, x0
  43c0a4:	stp	x29, x30, [sp, #16]
  43c0a8:	stp	x24, x23, [sp, #32]
  43c0ac:	add	x29, sp, #0x10
  43c0b0:	cbz	x4, 43c0b8 <ferror@plt+0x38818>
  43c0b4:	str	wzr, [x21]
  43c0b8:	ldr	w8, [x22]
  43c0bc:	cmp	w8, #0x29
  43c0c0:	b.hi	43c46c <ferror@plt+0x38bcc>  // b.pmore
  43c0c4:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43c0c8:	add	x9, x9, #0x48c
  43c0cc:	adr	x10, 43c0dc <ferror@plt+0x3883c>
  43c0d0:	ldrb	w11, [x9, x8]
  43c0d4:	add	x10, x10, x11, lsl #2
  43c0d8:	br	x10
  43c0dc:	ldr	x2, [x22, #16]
  43c0e0:	mov	x0, x19
  43c0e4:	mov	x1, x20
  43c0e8:	mov	x3, xzr
  43c0ec:	mov	x4, xzr
  43c0f0:	bl	43c088 <ferror@plt+0x387e8>
  43c0f4:	mov	x21, x0
  43c0f8:	cbz	x0, 43c588 <ferror@plt+0x38ce8>
  43c0fc:	ldr	w8, [x22]
  43c100:	sub	w8, w8, #0x19
  43c104:	cmp	w8, #0xa
  43c108:	b.hi	43c6a8 <ferror@plt+0x38e08>  // b.pmore
  43c10c:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43c110:	add	x9, x9, #0x4b6
  43c114:	adr	x10, 43c124 <ferror@plt+0x38884>
  43c118:	ldrh	w11, [x9, x8, lsl #1]
  43c11c:	add	x10, x10, x11, lsl #2
  43c120:	br	x10
  43c124:	mov	x0, x19
  43c128:	mov	x1, x21
  43c12c:	ldp	x20, x19, [sp, #64]
  43c130:	ldp	x22, x21, [sp, #48]
  43c134:	ldp	x24, x23, [sp, #32]
  43c138:	ldp	x29, x30, [sp, #16]
  43c13c:	add	sp, sp, #0x50
  43c140:	b	4340f0 <ferror@plt+0x30850>
  43c144:	add	x3, sp, #0x8
  43c148:	mov	w0, #0x3                   	// #3
  43c14c:	mov	w2, #0x14                  	// #20
  43c150:	mov	x1, x22
  43c154:	bl	402f90 <cplus_demangle_print@plt>
  43c158:	cbz	x0, 43c5a4 <ferror@plt+0x38d04>
  43c15c:	mov	x22, x0
  43c160:	bl	402fd0 <strlen@plt>
  43c164:	mov	x3, x0
  43c168:	mov	w4, #0x9                   	// #9
  43c16c:	mov	x0, x19
  43c170:	mov	x1, x20
  43c174:	mov	x2, x22
  43c178:	bl	43b74c <ferror@plt+0x37eac>
  43c17c:	mov	x21, x0
  43c180:	mov	x0, x22
  43c184:	b	43c584 <ferror@plt+0x38ce4>
  43c188:	cbz	x3, 43c200 <ferror@plt+0x38960>
  43c18c:	mov	x0, x19
  43c190:	mov	x1, x3
  43c194:	bl	434c10 <ferror@plt+0x31370>
  43c198:	cbz	x0, 43c200 <ferror@plt+0x38960>
  43c19c:	ldr	x1, [x0]
  43c1a0:	cbz	x1, 43c200 <ferror@plt+0x38960>
  43c1a4:	add	x24, x0, #0x8
  43c1a8:	b	43c1b4 <ferror@plt+0x38914>
  43c1ac:	ldr	x1, [x24], #8
  43c1b0:	cbz	x1, 43c200 <ferror@plt+0x38960>
  43c1b4:	mov	x0, x19
  43c1b8:	bl	434c54 <ferror@plt+0x313b4>
  43c1bc:	mov	x21, x0
  43c1c0:	cbz	x0, 43c588 <ferror@plt+0x38ce8>
  43c1c4:	mov	x0, x19
  43c1c8:	mov	x1, x21
  43c1cc:	bl	434a50 <ferror@plt+0x311b0>
  43c1d0:	cbz	x0, 43c1ac <ferror@plt+0x3890c>
  43c1d4:	mov	x23, x0
  43c1d8:	bl	402fd0 <strlen@plt>
  43c1dc:	ldr	w8, [x22, #24]
  43c1e0:	cmp	w8, w0
  43c1e4:	b.ne	43c1ac <ferror@plt+0x3890c>  // b.any
  43c1e8:	ldr	x1, [x22, #16]
  43c1ec:	sxtw	x2, w0
  43c1f0:	mov	x0, x23
  43c1f4:	bl	403210 <strncmp@plt>
  43c1f8:	cbnz	w0, 43c1ac <ferror@plt+0x3890c>
  43c1fc:	b	43c588 <ferror@plt+0x38ce8>
  43c200:	ldr	x2, [x22, #16]
  43c204:	ldr	w3, [x22, #24]
  43c208:	mov	x0, x19
  43c20c:	mov	x1, x20
  43c210:	ldp	x20, x19, [sp, #64]
  43c214:	ldp	x22, x21, [sp, #48]
  43c218:	ldp	x24, x23, [sp, #32]
  43c21c:	ldp	x29, x30, [sp, #16]
  43c220:	mov	w4, wzr
  43c224:	add	sp, sp, #0x50
  43c228:	b	43b74c <ferror@plt+0x37eac>
  43c22c:	ldr	x2, [x22, #16]
  43c230:	mov	x0, x19
  43c234:	mov	x1, x20
  43c238:	mov	x4, xzr
  43c23c:	bl	43c088 <ferror@plt+0x387e8>
  43c240:	cbz	x0, 43c558 <ferror@plt+0x38cb8>
  43c244:	mov	x3, x0
  43c248:	ldr	x2, [x22, #24]
  43c24c:	mov	x0, x19
  43c250:	mov	x1, x20
  43c254:	ldp	x20, x19, [sp, #64]
  43c258:	ldp	x22, x21, [sp, #48]
  43c25c:	ldp	x24, x23, [sp, #32]
  43c260:	ldp	x29, x30, [sp, #16]
  43c264:	mov	x4, xzr
  43c268:	add	sp, sp, #0x50
  43c26c:	b	43c088 <ferror@plt+0x387e8>
  43c270:	add	x3, sp, #0x8
  43c274:	mov	w0, #0x3                   	// #3
  43c278:	mov	w2, #0x14                  	// #20
  43c27c:	mov	x1, x22
  43c280:	bl	402f90 <cplus_demangle_print@plt>
  43c284:	cbz	x0, 43c5b8 <ferror@plt+0x38d18>
  43c288:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c28c:	add	x1, x1, #0x6b9
  43c290:	mov	x20, x0
  43c294:	bl	4034a0 <strcmp@plt>
  43c298:	cbz	w0, 43c500 <ferror@plt+0x38c60>
  43c29c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c2a0:	add	x1, x1, #0xa73
  43c2a4:	mov	x0, x20
  43c2a8:	bl	4034a0 <strcmp@plt>
  43c2ac:	cbz	w0, 43c560 <ferror@plt+0x38cc0>
  43c2b0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c2b4:	add	x1, x1, #0x6c0
  43c2b8:	mov	x0, x20
  43c2bc:	bl	4034a0 <strcmp@plt>
  43c2c0:	cbz	w0, 43c500 <ferror@plt+0x38c60>
  43c2c4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c2c8:	add	x1, x1, #0x6e7
  43c2cc:	mov	x0, x20
  43c2d0:	bl	4034a0 <strcmp@plt>
  43c2d4:	cbz	w0, 43c570 <ferror@plt+0x38cd0>
  43c2d8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c2dc:	add	x1, x1, #0x6e2
  43c2e0:	mov	x0, x20
  43c2e4:	bl	4034a0 <strcmp@plt>
  43c2e8:	cbz	w0, 43c570 <ferror@plt+0x38cd0>
  43c2ec:	adrp	x1, 455000 <warn@@Base+0x14e9c>
  43c2f0:	add	x1, x1, #0xfe
  43c2f4:	mov	x0, x20
  43c2f8:	bl	4034a0 <strcmp@plt>
  43c2fc:	cbz	w0, 43c5e4 <ferror@plt+0x38d44>
  43c300:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c304:	add	x1, x1, #0xa78
  43c308:	mov	x0, x20
  43c30c:	bl	4034a0 <strcmp@plt>
  43c310:	cbz	w0, 43c5ec <ferror@plt+0x38d4c>
  43c314:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c318:	add	x1, x1, #0x6b7
  43c31c:	mov	x0, x20
  43c320:	bl	4034a0 <strcmp@plt>
  43c324:	cbz	w0, 43c5f4 <ferror@plt+0x38d54>
  43c328:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c32c:	add	x1, x1, #0x83d
  43c330:	mov	x0, x20
  43c334:	bl	4034a0 <strcmp@plt>
  43c338:	cbz	w0, 43c5fc <ferror@plt+0x38d5c>
  43c33c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c340:	add	x1, x1, #0x834
  43c344:	mov	x0, x20
  43c348:	bl	4034a0 <strcmp@plt>
  43c34c:	cbz	w0, 43c604 <ferror@plt+0x38d64>
  43c350:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c354:	add	x1, x1, #0x6dd
  43c358:	mov	x0, x20
  43c35c:	bl	4034a0 <strcmp@plt>
  43c360:	cbz	w0, 43c5fc <ferror@plt+0x38d5c>
  43c364:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c368:	add	x1, x1, #0x6d4
  43c36c:	mov	x0, x20
  43c370:	bl	4034a0 <strcmp@plt>
  43c374:	cbz	w0, 43c604 <ferror@plt+0x38d64>
  43c378:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c37c:	add	x1, x1, #0xa8c
  43c380:	mov	x0, x20
  43c384:	bl	4034a0 <strcmp@plt>
  43c388:	cbz	w0, 43c614 <ferror@plt+0x38d74>
  43c38c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c390:	add	x1, x1, #0xa83
  43c394:	mov	x0, x20
  43c398:	bl	4034a0 <strcmp@plt>
  43c39c:	cbz	w0, 43c61c <ferror@plt+0x38d7c>
  43c3a0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c3a4:	add	x1, x1, #0x6ce
  43c3a8:	mov	x0, x20
  43c3ac:	bl	4034a0 <strcmp@plt>
  43c3b0:	cbz	w0, 43c624 <ferror@plt+0x38d84>
  43c3b4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c3b8:	add	x1, x1, #0x6c5
  43c3bc:	mov	x0, x20
  43c3c0:	bl	4034a0 <strcmp@plt>
  43c3c4:	cbz	w0, 43c62c <ferror@plt+0x38d8c>
  43c3c8:	adrp	x1, 455000 <warn@@Base+0x14e9c>
  43c3cc:	add	x1, x1, #0xbf
  43c3d0:	mov	x0, x20
  43c3d4:	bl	4034a0 <strcmp@plt>
  43c3d8:	cbz	w0, 43c634 <ferror@plt+0x38d94>
  43c3dc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c3e0:	add	x1, x1, #0xb15
  43c3e4:	mov	x0, x20
  43c3e8:	bl	4034a0 <strcmp@plt>
  43c3ec:	cbz	w0, 43c604 <ferror@plt+0x38d64>
  43c3f0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c3f4:	add	x1, x1, #0x76f
  43c3f8:	mov	x0, x20
  43c3fc:	bl	4034a0 <strcmp@plt>
  43c400:	cbz	w0, 43c640 <ferror@plt+0x38da0>
  43c404:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c408:	add	x1, x1, #0x766
  43c40c:	mov	x0, x20
  43c410:	bl	4034a0 <strcmp@plt>
  43c414:	cbz	w0, 43c648 <ferror@plt+0x38da8>
  43c418:	adrp	x1, 445000 <warn@@Base+0x4e9c>
  43c41c:	add	x1, x1, #0x928
  43c420:	mov	x0, x20
  43c424:	bl	4034a0 <strcmp@plt>
  43c428:	cbnz	w0, 43c650 <ferror@plt+0x38db0>
  43c42c:	cbz	x21, 43c67c <ferror@plt+0x38ddc>
  43c430:	mov	w9, #0x1                   	// #1
  43c434:	mov	x8, xzr
  43c438:	str	w9, [x21]
  43c43c:	mov	x21, xzr
  43c440:	b	43c580 <ferror@plt+0x38ce0>
  43c444:	ldr	x2, [x22, #16]
  43c448:	cbz	x2, 43c514 <ferror@plt+0x38c74>
  43c44c:	mov	x0, x19
  43c450:	mov	x1, x20
  43c454:	mov	x3, xzr
  43c458:	mov	x4, xzr
  43c45c:	bl	43c088 <ferror@plt+0x387e8>
  43c460:	mov	x21, x0
  43c464:	cbnz	x0, 43c524 <ferror@plt+0x38c84>
  43c468:	b	43c588 <ferror@plt+0x38ce8>
  43c46c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43c470:	ldr	x19, [x8, #3784]
  43c474:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c478:	add	x1, x1, #0xa06
  43c47c:	mov	w2, #0x5                   	// #5
  43c480:	mov	x0, xzr
  43c484:	bl	403700 <dcgettext@plt>
  43c488:	ldr	w2, [x22]
  43c48c:	mov	x1, x0
  43c490:	mov	x0, x19
  43c494:	bl	403880 <fprintf@plt>
  43c498:	mov	x21, xzr
  43c49c:	b	43c588 <ferror@plt+0x38ce8>
  43c4a0:	mov	x0, x19
  43c4a4:	mov	x1, x21
  43c4a8:	ldp	x20, x19, [sp, #64]
  43c4ac:	ldp	x22, x21, [sp, #48]
  43c4b0:	ldp	x24, x23, [sp, #32]
  43c4b4:	ldp	x29, x30, [sp, #16]
  43c4b8:	add	sp, sp, #0x50
  43c4bc:	b	433d18 <ferror@plt+0x30478>
  43c4c0:	mov	x0, x19
  43c4c4:	mov	x1, x21
  43c4c8:	ldp	x20, x19, [sp, #64]
  43c4cc:	ldp	x22, x21, [sp, #48]
  43c4d0:	ldp	x24, x23, [sp, #32]
  43c4d4:	ldp	x29, x30, [sp, #16]
  43c4d8:	add	sp, sp, #0x50
  43c4dc:	b	4340a0 <ferror@plt+0x30800>
  43c4e0:	mov	x0, x19
  43c4e4:	mov	x1, x21
  43c4e8:	ldp	x20, x19, [sp, #64]
  43c4ec:	ldp	x22, x21, [sp, #48]
  43c4f0:	ldp	x24, x23, [sp, #32]
  43c4f4:	ldp	x29, x30, [sp, #16]
  43c4f8:	add	sp, sp, #0x50
  43c4fc:	b	433df4 <ferror@plt+0x30554>
  43c500:	mov	w1, #0x1                   	// #1
  43c504:	mov	x0, x19
  43c508:	mov	w2, wzr
  43c50c:	bl	433ae4 <ferror@plt+0x30244>
  43c510:	b	43c57c <ferror@plt+0x38cdc>
  43c514:	mov	x0, x19
  43c518:	bl	433abc <ferror@plt+0x3021c>
  43c51c:	mov	x21, x0
  43c520:	cbz	x0, 43c588 <ferror@plt+0x38ce8>
  43c524:	ldr	x2, [x22, #24]
  43c528:	add	x3, sp, #0x8
  43c52c:	mov	x0, x19
  43c530:	mov	x1, x20
  43c534:	bl	43bf5c <ferror@plt+0x386bc>
  43c538:	cbz	x0, 43c558 <ferror@plt+0x38cb8>
  43c53c:	ldr	w3, [sp, #8]
  43c540:	mov	x2, x0
  43c544:	mov	x0, x19
  43c548:	mov	x1, x21
  43c54c:	bl	433d80 <ferror@plt+0x304e0>
  43c550:	mov	x21, x0
  43c554:	b	43c588 <ferror@plt+0x38ce8>
  43c558:	mov	x21, xzr
  43c55c:	b	43c588 <ferror@plt+0x38ce8>
  43c560:	mov	w1, #0x1                   	// #1
  43c564:	mov	x0, x19
  43c568:	bl	433b50 <ferror@plt+0x302b0>
  43c56c:	b	43c57c <ferror@plt+0x38cdc>
  43c570:	mov	w1, #0x8                   	// #8
  43c574:	mov	x0, x19
  43c578:	bl	433b20 <ferror@plt+0x30280>
  43c57c:	mov	x21, x0
  43c580:	mov	x0, x20
  43c584:	bl	403510 <free@plt>
  43c588:	mov	x0, x21
  43c58c:	ldp	x20, x19, [sp, #64]
  43c590:	ldp	x22, x21, [sp, #48]
  43c594:	ldp	x24, x23, [sp, #32]
  43c598:	ldp	x29, x30, [sp, #16]
  43c59c:	add	sp, sp, #0x50
  43c5a0:	ret
  43c5a4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43c5a8:	ldr	x19, [x8, #3784]
  43c5ac:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c5b0:	add	x1, x1, #0xa2a
  43c5b4:	b	43c5c8 <ferror@plt+0x38d28>
  43c5b8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43c5bc:	ldr	x19, [x8, #3784]
  43c5c0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c5c4:	add	x1, x1, #0xa4e
  43c5c8:	mov	w2, #0x5                   	// #5
  43c5cc:	bl	403700 <dcgettext@plt>
  43c5d0:	mov	x1, x0
  43c5d4:	mov	x0, x19
  43c5d8:	bl	403880 <fprintf@plt>
  43c5dc:	mov	x21, xzr
  43c5e0:	b	43c588 <ferror@plt+0x38ce8>
  43c5e4:	mov	w1, #0x4                   	// #4
  43c5e8:	b	43c574 <ferror@plt+0x38cd4>
  43c5ec:	mov	w1, #0x10                  	// #16
  43c5f0:	b	43c574 <ferror@plt+0x38cd4>
  43c5f4:	mov	w1, #0x1                   	// #1
  43c5f8:	b	43c608 <ferror@plt+0x38d68>
  43c5fc:	mov	w1, #0x4                   	// #4
  43c600:	b	43c504 <ferror@plt+0x38c64>
  43c604:	mov	w1, #0x4                   	// #4
  43c608:	mov	w2, #0x1                   	// #1
  43c60c:	mov	x0, x19
  43c610:	b	43c50c <ferror@plt+0x38c6c>
  43c614:	mov	w1, #0x10                  	// #16
  43c618:	b	43c504 <ferror@plt+0x38c64>
  43c61c:	mov	w1, #0x10                  	// #16
  43c620:	b	43c608 <ferror@plt+0x38d68>
  43c624:	mov	w1, #0x2                   	// #2
  43c628:	b	43c504 <ferror@plt+0x38c64>
  43c62c:	mov	w1, #0x2                   	// #2
  43c630:	b	43c608 <ferror@plt+0x38d68>
  43c634:	mov	x0, x19
  43c638:	bl	433abc <ferror@plt+0x3021c>
  43c63c:	b	43c57c <ferror@plt+0x38cdc>
  43c640:	mov	w1, #0x8                   	// #8
  43c644:	b	43c504 <ferror@plt+0x38c64>
  43c648:	mov	w1, #0x8                   	// #8
  43c64c:	b	43c608 <ferror@plt+0x38d68>
  43c650:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43c654:	ldr	x19, [x8, #3784]
  43c658:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c65c:	add	x1, x1, #0xab3
  43c660:	mov	w2, #0x5                   	// #5
  43c664:	mov	x0, xzr
  43c668:	bl	403700 <dcgettext@plt>
  43c66c:	mov	x1, x0
  43c670:	mov	x0, x19
  43c674:	bl	403880 <fprintf@plt>
  43c678:	b	43c43c <ferror@plt+0x38b9c>
  43c67c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43c680:	ldr	x19, [x8, #3784]
  43c684:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c688:	add	x1, x1, #0xa95
  43c68c:	mov	w2, #0x5                   	// #5
  43c690:	mov	x0, xzr
  43c694:	bl	403700 <dcgettext@plt>
  43c698:	mov	x1, x0
  43c69c:	mov	x0, x19
  43c6a0:	bl	403880 <fprintf@plt>
  43c6a4:	b	43c580 <ferror@plt+0x38ce0>
  43c6a8:	bl	4033f0 <abort@plt>
  43c6ac:	sub	sp, sp, #0x70
  43c6b0:	stp	x29, x30, [sp, #16]
  43c6b4:	stp	x26, x25, [sp, #48]
  43c6b8:	stp	x24, x23, [sp, #64]
  43c6bc:	stp	x22, x21, [sp, #80]
  43c6c0:	stp	x20, x19, [sp, #96]
  43c6c4:	ldr	x22, [x1]
  43c6c8:	mov	x19, x2
  43c6cc:	mov	x21, x1
  43c6d0:	mov	x20, x0
  43c6d4:	ldrb	w10, [x22]
  43c6d8:	str	x27, [sp, #32]
  43c6dc:	add	x29, sp, #0x10
  43c6e0:	sub	w8, w10, #0x41
  43c6e4:	cmp	w8, #0x2f
  43c6e8:	b.hi	43c838 <ferror@plt+0x38f98>  // b.pmore
  43c6ec:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43c6f0:	add	x9, x9, #0x4cc
  43c6f4:	adr	x11, 43c704 <ferror@plt+0x38e64>
  43c6f8:	ldrb	w12, [x9, x8]
  43c6fc:	add	x11, x11, x12, lsl #2
  43c700:	br	x11
  43c704:	str	xzr, [x29, #24]
  43c708:	mov	x23, x22
  43c70c:	ldrb	w25, [x23], #1
  43c710:	str	xzr, [sp, #8]
  43c714:	str	wzr, [sp, #4]
  43c718:	adrp	x9, 466000 <warn@@Base+0x25e9c>
  43c71c:	str	x23, [x21]
  43c720:	ldrb	w8, [x23]
  43c724:	add	x9, x9, #0x3b0
  43c728:	ldrh	w10, [x9, x8, lsl #1]
  43c72c:	tbnz	w10, #2, 43ca4c <ferror@plt+0x391ac>
  43c730:	cmp	w8, #0x51
  43c734:	b.ne	43cc90 <ferror@plt+0x393f0>  // b.any
  43c738:	cmp	x19, #0x0
  43c73c:	add	x8, x29, #0x18
  43c740:	csel	x2, xzr, x8, eq  // eq = none
  43c744:	mov	x0, x20
  43c748:	mov	x1, x21
  43c74c:	bl	43d424 <ferror@plt+0x39b84>
  43c750:	cbnz	w0, 43cab4 <ferror@plt+0x39214>
  43c754:	b	43cf64 <ferror@plt+0x396c4>
  43c758:	add	x8, x22, #0x1
  43c75c:	mov	x0, x20
  43c760:	mov	x1, x21
  43c764:	mov	x2, x19
  43c768:	str	x8, [x21]
  43c76c:	bl	43c6ac <ferror@plt+0x38e0c>
  43c770:	cbz	w0, 43cf64 <ferror@plt+0x396c4>
  43c774:	cbz	x19, 43cf60 <ferror@plt+0x396c0>
  43c778:	ldr	x0, [x20]
  43c77c:	ldr	x1, [x19]
  43c780:	bl	433d18 <ferror@plt+0x30478>
  43c784:	b	43cf5c <ferror@plt+0x396bc>
  43c788:	adrp	x9, 466000 <warn@@Base+0x25e9c>
  43c78c:	mov	x23, xzr
  43c790:	add	x8, x22, #0x1
  43c794:	add	x9, x9, #0x3b0
  43c798:	mov	w10, #0xa                   	// #10
  43c79c:	str	x8, [x21]
  43c7a0:	ldrb	w11, [x8]
  43c7a4:	cmp	w11, #0x5f
  43c7a8:	b.eq	43c7d4 <ferror@plt+0x38f34>  // b.none
  43c7ac:	cbz	w11, 43cc90 <ferror@plt+0x393f0>
  43c7b0:	ldrh	w12, [x9, x11, lsl #1]
  43c7b4:	tbz	w12, #2, 43cc90 <ferror@plt+0x393f0>
  43c7b8:	madd	x11, x23, x10, x11
  43c7bc:	sub	x23, x11, #0x30
  43c7c0:	add	x8, x8, #0x1
  43c7c4:	str	x8, [x21]
  43c7c8:	ldrb	w11, [x8]
  43c7cc:	cmp	w11, #0x5f
  43c7d0:	b.ne	43c7ac <ferror@plt+0x38f0c>  // b.any
  43c7d4:	add	x8, x8, #0x1
  43c7d8:	mov	x0, x20
  43c7dc:	mov	x1, x21
  43c7e0:	mov	x2, x19
  43c7e4:	str	x8, [x21]
  43c7e8:	bl	43c6ac <ferror@plt+0x38e0c>
  43c7ec:	cbz	w0, 43cf64 <ferror@plt+0x396c4>
  43c7f0:	cbz	x19, 43cf60 <ferror@plt+0x396c0>
  43c7f4:	ldr	x0, [x20]
  43c7f8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43c7fc:	add	x1, x1, #0x83d
  43c800:	bl	4346bc <ferror@plt+0x30e1c>
  43c804:	mov	x2, x0
  43c808:	cbnz	x0, 43c81c <ferror@plt+0x38f7c>
  43c80c:	ldr	x0, [x20]
  43c810:	mov	w1, #0x4                   	// #4
  43c814:	bl	433ae4 <ferror@plt+0x30244>
  43c818:	mov	x2, x0
  43c81c:	ldr	x0, [x20]
  43c820:	ldr	x1, [x19]
  43c824:	mov	x3, xzr
  43c828:	mov	x4, x23
  43c82c:	mov	w5, wzr
  43c830:	bl	433eb4 <ferror@plt+0x30614>
  43c834:	b	43cf5c <ferror@plt+0x396bc>
  43c838:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43c83c:	mov	w8, wzr
  43c840:	mov	w23, wzr
  43c844:	mov	w25, wzr
  43c848:	mov	w26, wzr
  43c84c:	add	x24, x22, #0x1
  43c850:	add	x9, x9, #0x4fc
  43c854:	b	43c86c <ferror@plt+0x38fcc>
  43c858:	mov	w25, #0x1                   	// #1
  43c85c:	mov	w11, w26
  43c860:	str	x24, [x21]
  43c864:	ldrb	w10, [x24], #1
  43c868:	mov	w26, w11
  43c86c:	and	w10, w10, #0xff
  43c870:	sub	w10, w10, #0x43
  43c874:	cmp	w10, #0x13
  43c878:	b.hi	43cb6c <ferror@plt+0x392cc>  // b.pmore
  43c87c:	adr	x12, 43c858 <ferror@plt+0x38fb8>
  43c880:	ldrb	w11, [x9, x10]
  43c884:	add	x12, x12, x11, lsl #2
  43c888:	mov	w11, #0x1                   	// #1
  43c88c:	br	x12
  43c890:	mov	w8, #0x1                   	// #1
  43c894:	b	43c85c <ferror@plt+0x38fbc>
  43c898:	mov	w23, #0x1                   	// #1
  43c89c:	b	43c85c <ferror@plt+0x38fbc>
  43c8a0:	add	x8, x22, #0x1
  43c8a4:	mov	x0, x20
  43c8a8:	mov	x1, x21
  43c8ac:	mov	x2, x19
  43c8b0:	str	x8, [x21]
  43c8b4:	bl	43c6ac <ferror@plt+0x38e0c>
  43c8b8:	cbz	w0, 43cf64 <ferror@plt+0x396c4>
  43c8bc:	cbz	x19, 43cf60 <ferror@plt+0x396c0>
  43c8c0:	ldr	x0, [x20]
  43c8c4:	ldr	x1, [x19]
  43c8c8:	bl	4340a0 <ferror@plt+0x30800>
  43c8cc:	b	43cf5c <ferror@plt+0x396bc>
  43c8d0:	cmp	x19, #0x0
  43c8d4:	add	x9, x29, #0x18
  43c8d8:	add	x10, sp, #0x8
  43c8dc:	add	x8, x22, #0x1
  43c8e0:	csel	x2, xzr, x9, eq  // eq = none
  43c8e4:	csel	x3, xzr, x10, eq  // eq = none
  43c8e8:	mov	x0, x20
  43c8ec:	mov	x1, x21
  43c8f0:	str	x8, [x21]
  43c8f4:	bl	43cfe4 <ferror@plt+0x39744>
  43c8f8:	cbz	w0, 43cf64 <ferror@plt+0x396c4>
  43c8fc:	ldr	x8, [x21]
  43c900:	ldrb	w9, [x8]
  43c904:	cmp	w9, #0x5f
  43c908:	b.ne	43cc90 <ferror@plt+0x393f0>  // b.any
  43c90c:	add	x8, x8, #0x1
  43c910:	mov	x0, x20
  43c914:	mov	x1, x21
  43c918:	mov	x2, x19
  43c91c:	str	x8, [x21]
  43c920:	bl	43c6ac <ferror@plt+0x38e0c>
  43c924:	cbz	w0, 43cf64 <ferror@plt+0x396c4>
  43c928:	cbz	x19, 43cf60 <ferror@plt+0x396c0>
  43c92c:	ldr	x0, [x20]
  43c930:	ldr	x1, [x19]
  43c934:	ldr	x2, [x29, #24]
  43c938:	ldr	w3, [sp, #8]
  43c93c:	bl	433d80 <ferror@plt+0x304e0>
  43c940:	b	43cf5c <ferror@plt+0x396bc>
  43c944:	add	x8, x22, #0x1
  43c948:	mov	x0, x20
  43c94c:	mov	x1, x21
  43c950:	str	x8, [x21]
  43c954:	mov	x2, x19
  43c958:	bl	43c6ac <ferror@plt+0x38e0c>
  43c95c:	cbnz	w0, 43cf60 <ferror@plt+0x396c0>
  43c960:	b	43cf64 <ferror@plt+0x396c4>
  43c964:	mov	x0, x20
  43c968:	mov	x1, x21
  43c96c:	mov	x2, x19
  43c970:	bl	43d424 <ferror@plt+0x39b84>
  43c974:	cbnz	w0, 43cf60 <ferror@plt+0x396c0>
  43c978:	b	43cf64 <ferror@plt+0x396c4>
  43c97c:	add	x8, x22, #0x1
  43c980:	mov	x0, x20
  43c984:	mov	x1, x21
  43c988:	mov	x2, x19
  43c98c:	str	x8, [x21]
  43c990:	bl	43c6ac <ferror@plt+0x38e0c>
  43c994:	cbz	w0, 43cf64 <ferror@plt+0x396c4>
  43c998:	cbz	x19, 43cf60 <ferror@plt+0x396c0>
  43c99c:	ldr	x0, [x20]
  43c9a0:	ldr	x1, [x19]
  43c9a4:	bl	433df4 <ferror@plt+0x30554>
  43c9a8:	b	43cf5c <ferror@plt+0x396bc>
  43c9ac:	add	x8, x22, #0x1
  43c9b0:	str	x8, [x21]
  43c9b4:	ldrb	w8, [x22, #1]
  43c9b8:	adrp	x9, 466000 <warn@@Base+0x25e9c>
  43c9bc:	add	x9, x9, #0x3b0
  43c9c0:	ldrh	w10, [x9, x8, lsl #1]
  43c9c4:	tbz	w10, #2, 43cc90 <ferror@plt+0x393f0>
  43c9c8:	add	x10, x22, #0x2
  43c9cc:	str	x10, [x21]
  43c9d0:	ldrb	w11, [x22, #2]
  43c9d4:	sub	w8, w8, #0x30
  43c9d8:	ldrh	w10, [x9, x11, lsl #1]
  43c9dc:	tbz	w10, #2, 43ca14 <ferror@plt+0x39174>
  43c9e0:	add	x10, x22, #0x3
  43c9e4:	mov	w12, #0xa                   	// #10
  43c9e8:	mov	w13, w8
  43c9ec:	mul	w13, w13, w12
  43c9f0:	add	w13, w13, w11, uxtb
  43c9f4:	ldrb	w11, [x10], #1
  43c9f8:	sub	w13, w13, #0x30
  43c9fc:	ldrh	w14, [x9, x11, lsl #1]
  43ca00:	tbnz	w14, #2, 43c9ec <ferror@plt+0x3914c>
  43ca04:	cmp	w11, #0x5f
  43ca08:	b.ne	43ca14 <ferror@plt+0x39174>  // b.any
  43ca0c:	mov	w8, w13
  43ca10:	str	x10, [x21]
  43ca14:	ldr	w9, [x20, #40]
  43ca18:	cmp	w8, w9
  43ca1c:	b.cs	43cc90 <ferror@plt+0x393f0>  // b.hs, b.nlast
  43ca20:	ldr	x9, [x20, #32]
  43ca24:	mov	w8, w8
  43ca28:	lsl	x8, x8, #4
  43ca2c:	add	x1, x29, #0x18
  43ca30:	ldr	x8, [x9, x8]
  43ca34:	mov	x0, x20
  43ca38:	str	x8, [x29, #24]
  43ca3c:	mov	x2, x19
  43ca40:	bl	43c6ac <ferror@plt+0x38e0c>
  43ca44:	cbnz	w0, 43cf60 <ferror@plt+0x396c0>
  43ca48:	b	43cf64 <ferror@plt+0x396c4>
  43ca4c:	mov	w24, wzr
  43ca50:	mov	w10, #0xa                   	// #10
  43ca54:	mov	x11, x23
  43ca58:	add	x23, x23, #0x1
  43ca5c:	mul	w12, w24, w10
  43ca60:	str	x23, [x21]
  43ca64:	add	w12, w12, w8, uxtb
  43ca68:	ldrb	w8, [x11, #1]
  43ca6c:	sub	w24, w12, #0x30
  43ca70:	ldrh	w11, [x9, x8, lsl #1]
  43ca74:	tbnz	w11, #2, 43ca54 <ferror@plt+0x391b4>
  43ca78:	mov	x0, x23
  43ca7c:	bl	402fd0 <strlen@plt>
  43ca80:	mov	w8, w24
  43ca84:	cmp	x0, x8
  43ca88:	b.cc	43cc90 <ferror@plt+0x393f0>  // b.lo, b.ul, b.last
  43ca8c:	add	x8, x23, x8
  43ca90:	str	x8, [x21]
  43ca94:	cbz	x19, 43cab4 <ferror@plt+0x39214>
  43ca98:	ldp	x0, x1, [x20]
  43ca9c:	mov	w4, #0x9                   	// #9
  43caa0:	mov	x2, x23
  43caa4:	mov	w3, w24
  43caa8:	bl	43b74c <ferror@plt+0x37eac>
  43caac:	str	x0, [x29, #24]
  43cab0:	cbz	x0, 43cf64 <ferror@plt+0x396c4>
  43cab4:	cmp	w25, #0x4d
  43cab8:	b.ne	43cb18 <ferror@plt+0x39278>  // b.any
  43cabc:	ldr	x8, [x21]
  43cac0:	ldrb	w9, [x8]
  43cac4:	cmp	w9, #0x56
  43cac8:	b.eq	43cad4 <ferror@plt+0x39234>  // b.none
  43cacc:	cmp	w9, #0x43
  43cad0:	b.ne	43cae4 <ferror@plt+0x39244>  // b.any
  43cad4:	add	x10, x8, #0x1
  43cad8:	str	x10, [x21]
  43cadc:	ldrb	w9, [x8, #1]
  43cae0:	mov	x8, x10
  43cae4:	cmp	w9, #0x46
  43cae8:	b.ne	43cc90 <ferror@plt+0x393f0>  // b.any
  43caec:	cmp	x19, #0x0
  43caf0:	add	x9, sp, #0x8
  43caf4:	add	x10, sp, #0x4
  43caf8:	add	x8, x8, #0x1
  43cafc:	csel	x2, xzr, x9, eq  // eq = none
  43cb00:	csel	x3, xzr, x10, eq  // eq = none
  43cb04:	mov	x0, x20
  43cb08:	mov	x1, x21
  43cb0c:	str	x8, [x21]
  43cb10:	bl	43cfe4 <ferror@plt+0x39744>
  43cb14:	cbz	w0, 43cf64 <ferror@plt+0x396c4>
  43cb18:	ldr	x8, [x21]
  43cb1c:	ldrb	w9, [x8]
  43cb20:	cmp	w9, #0x5f
  43cb24:	b.ne	43cc90 <ferror@plt+0x393f0>  // b.any
  43cb28:	add	x8, x8, #0x1
  43cb2c:	mov	x0, x20
  43cb30:	mov	x1, x21
  43cb34:	mov	x2, x19
  43cb38:	str	x8, [x21]
  43cb3c:	bl	43c6ac <ferror@plt+0x38e0c>
  43cb40:	cbz	w0, 43cf64 <ferror@plt+0x396c4>
  43cb44:	cbz	x19, 43cf60 <ferror@plt+0x396c0>
  43cb48:	ldr	x0, [x20]
  43cb4c:	cmp	w25, #0x4d
  43cb50:	b.ne	43cc68 <ferror@plt+0x393c8>  // b.any
  43cb54:	ldr	x1, [x19]
  43cb58:	ldr	x2, [x29, #24]
  43cb5c:	ldr	x3, [sp, #8]
  43cb60:	ldr	w4, [sp, #4]
  43cb64:	bl	434018 <ferror@plt+0x30778>
  43cb68:	b	43cf5c <ferror@plt+0x396bc>
  43cb6c:	mov	x10, x24
  43cb70:	ldrb	w9, [x10, #-1]!
  43cb74:	cmp	w9, #0x78
  43cb78:	b.hi	43cc90 <ferror@plt+0x393f0>  // b.pmore
  43cb7c:	adrp	x11, 451000 <warn@@Base+0x10e9c>
  43cb80:	add	x11, x11, #0x510
  43cb84:	adr	x12, 43cb94 <ferror@plt+0x392f4>
  43cb88:	ldrb	w13, [x11, x9]
  43cb8c:	add	x12, x12, x13, lsl #2
  43cb90:	br	x12
  43cb94:	mov	x24, x10
  43cb98:	adrp	x8, 466000 <warn@@Base+0x25e9c>
  43cb9c:	add	x8, x8, #0x3b0
  43cba0:	ldrh	w10, [x8, w9, uxtw #1]
  43cba4:	tbnz	w10, #2, 43cbb4 <ferror@plt+0x39314>
  43cba8:	mov	x27, xzr
  43cbac:	mov	x22, x24
  43cbb0:	b	43cbf4 <ferror@plt+0x39354>
  43cbb4:	mov	w12, wzr
  43cbb8:	add	x10, x24, #0x1
  43cbbc:	mov	w11, #0xa                   	// #10
  43cbc0:	mul	w12, w12, w11
  43cbc4:	str	x10, [x21]
  43cbc8:	add	w12, w12, w9, uxtb
  43cbcc:	ldrb	w9, [x10], #1
  43cbd0:	sub	w12, w12, #0x30
  43cbd4:	ldrh	w13, [x8, x9, lsl #1]
  43cbd8:	tbnz	w13, #2, 43cbc0 <ferror@plt+0x39320>
  43cbdc:	sub	x22, x10, #0x1
  43cbe0:	mov	x0, x22
  43cbe4:	mov	w27, w12
  43cbe8:	bl	402fd0 <strlen@plt>
  43cbec:	cmp	x0, x27
  43cbf0:	b.cc	43cfb8 <ferror@plt+0x39718>  // b.lo, b.ul, b.last
  43cbf4:	add	x8, x22, x27
  43cbf8:	str	x8, [x21]
  43cbfc:	cbz	x19, 43cf60 <ferror@plt+0x396c0>
  43cc00:	add	w8, w27, #0x1
  43cc04:	sxtw	x0, w8
  43cc08:	bl	403290 <xmalloc@plt>
  43cc0c:	sxtw	x24, w27
  43cc10:	mov	x1, x22
  43cc14:	mov	x2, x24
  43cc18:	mov	x23, x0
  43cc1c:	bl	402f70 <memcpy@plt>
  43cc20:	strb	wzr, [x23, x24]
  43cc24:	ldr	x0, [x20]
  43cc28:	mov	x1, x23
  43cc2c:	bl	4346bc <ferror@plt+0x30e1c>
  43cc30:	str	x0, [x19]
  43cc34:	mov	x0, x23
  43cc38:	bl	403510 <free@plt>
  43cc3c:	ldr	x8, [x19]
  43cc40:	cbnz	x8, 43cf38 <ferror@plt+0x39698>
  43cc44:	ldr	w8, [x21]
  43cc48:	ldp	x0, x1, [x20]
  43cc4c:	mov	x2, x22
  43cc50:	mov	w4, wzr
  43cc54:	sub	w3, w8, w22
  43cc58:	bl	43b74c <ferror@plt+0x37eac>
  43cc5c:	str	x0, [x19]
  43cc60:	cbnz	x0, 43cf38 <ferror@plt+0x39698>
  43cc64:	b	43cf64 <ferror@plt+0x396c4>
  43cc68:	ldr	x1, [x29, #24]
  43cc6c:	ldr	x2, [x19]
  43cc70:	bl	433fb0 <ferror@plt+0x30710>
  43cc74:	b	43cf5c <ferror@plt+0x396bc>
  43cc78:	str	x24, [x21]
  43cc7c:	ldrb	w9, [x24]
  43cc80:	adrp	x8, 466000 <warn@@Base+0x25e9c>
  43cc84:	add	x8, x8, #0x3b0
  43cc88:	ldrh	w8, [x8, x9, lsl #1]
  43cc8c:	tbnz	w8, #2, 43cb98 <ferror@plt+0x392f8>
  43cc90:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43cc94:	ldr	x19, [x8, #3784]
  43cc98:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43cc9c:	add	x1, x1, #0x9c5
  43cca0:	mov	w2, #0x5                   	// #5
  43cca4:	mov	x0, xzr
  43cca8:	bl	403700 <dcgettext@plt>
  43ccac:	mov	x1, x0
  43ccb0:	mov	x0, x19
  43ccb4:	mov	x2, x22
  43ccb8:	bl	403880 <fprintf@plt>
  43ccbc:	mov	w0, wzr
  43ccc0:	b	43cf64 <ferror@plt+0x396c4>
  43ccc4:	cbz	x19, 43cf28 <ferror@plt+0x39688>
  43ccc8:	ldr	x0, [x20]
  43cccc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ccd0:	add	x1, x1, #0xa73
  43ccd4:	bl	4346bc <ferror@plt+0x30e1c>
  43ccd8:	str	x0, [x19]
  43ccdc:	cbnz	x0, 43cf28 <ferror@plt+0x39688>
  43cce0:	ldr	x0, [x20]
  43cce4:	mov	w1, #0x4                   	// #4
  43cce8:	bl	433b50 <ferror@plt+0x302b0>
  43ccec:	b	43cf24 <ferror@plt+0x39684>
  43ccf0:	cbz	x19, 43cf28 <ferror@plt+0x39688>
  43ccf4:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43ccf8:	adrp	x10, 451000 <warn@@Base+0x10e9c>
  43ccfc:	ldr	x0, [x20]
  43cd00:	add	x9, x9, #0x6b9
  43cd04:	add	x10, x10, #0x6c0
  43cd08:	cmp	w8, #0x0
  43cd0c:	csel	x8, x10, x9, eq  // eq = none
  43cd10:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43cd14:	add	x9, x9, #0x6b7
  43cd18:	cmp	w23, #0x0
  43cd1c:	csel	x1, x8, x9, eq  // eq = none
  43cd20:	bl	4346bc <ferror@plt+0x30e1c>
  43cd24:	str	x0, [x19]
  43cd28:	cbnz	x0, 43cf28 <ferror@plt+0x39688>
  43cd2c:	ldr	x0, [x20]
  43cd30:	mov	w1, #0x1                   	// #1
  43cd34:	b	43cf1c <ferror@plt+0x3967c>
  43cd38:	cbz	x19, 43cf28 <ferror@plt+0x39688>
  43cd3c:	ldr	x0, [x20]
  43cd40:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43cd44:	add	x1, x1, #0x6e7
  43cd48:	b	43cddc <ferror@plt+0x3953c>
  43cd4c:	cbz	x19, 43cf28 <ferror@plt+0x39688>
  43cd50:	ldr	x0, [x20]
  43cd54:	adrp	x1, 455000 <warn@@Base+0x14e9c>
  43cd58:	add	x1, x1, #0xfe
  43cd5c:	bl	4346bc <ferror@plt+0x30e1c>
  43cd60:	str	x0, [x19]
  43cd64:	cbnz	x0, 43cf28 <ferror@plt+0x39688>
  43cd68:	ldr	x0, [x20]
  43cd6c:	mov	w1, #0x4                   	// #4
  43cd70:	bl	433b20 <ferror@plt+0x30280>
  43cd74:	b	43cf24 <ferror@plt+0x39684>
  43cd78:	cbz	x19, 43cf28 <ferror@plt+0x39688>
  43cd7c:	ldr	x0, [x20]
  43cd80:	adrp	x8, 451000 <warn@@Base+0x10e9c>
  43cd84:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43cd88:	add	x8, x8, #0x834
  43cd8c:	add	x9, x9, #0x83d
  43cd90:	b	43cdac <ferror@plt+0x3950c>
  43cd94:	cbz	x19, 43cf28 <ferror@plt+0x39688>
  43cd98:	ldr	x0, [x20]
  43cd9c:	adrp	x8, 451000 <warn@@Base+0x10e9c>
  43cda0:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43cda4:	add	x8, x8, #0x82f
  43cda8:	add	x9, x9, #0x821
  43cdac:	cmp	w23, #0x0
  43cdb0:	csel	x1, x9, x8, eq  // eq = none
  43cdb4:	bl	4346bc <ferror@plt+0x30e1c>
  43cdb8:	str	x0, [x19]
  43cdbc:	cbnz	x0, 43cf28 <ferror@plt+0x39688>
  43cdc0:	ldr	x0, [x20]
  43cdc4:	mov	w1, #0x4                   	// #4
  43cdc8:	b	43cf1c <ferror@plt+0x3967c>
  43cdcc:	cbz	x19, 43cf28 <ferror@plt+0x39688>
  43cdd0:	ldr	x0, [x20]
  43cdd4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43cdd8:	add	x1, x1, #0x6e2
  43cddc:	bl	4346bc <ferror@plt+0x30e1c>
  43cde0:	str	x0, [x19]
  43cde4:	cbnz	x0, 43cf28 <ferror@plt+0x39688>
  43cde8:	ldr	x0, [x20]
  43cdec:	mov	w1, #0x8                   	// #8
  43cdf0:	bl	433b20 <ferror@plt+0x30280>
  43cdf4:	b	43cf24 <ferror@plt+0x39684>
  43cdf8:	cbz	x19, 43cf28 <ferror@plt+0x39688>
  43cdfc:	ldr	x0, [x20]
  43ce00:	adrp	x8, 451000 <warn@@Base+0x10e9c>
  43ce04:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43ce08:	add	x8, x8, #0xaf6
  43ce0c:	add	x9, x9, #0xb09
  43ce10:	cmp	w23, #0x0
  43ce14:	csel	x1, x9, x8, eq  // eq = none
  43ce18:	bl	4346bc <ferror@plt+0x30e1c>
  43ce1c:	str	x0, [x19]
  43ce20:	cbnz	x0, 43cf28 <ferror@plt+0x39688>
  43ce24:	ldr	x0, [x20]
  43ce28:	mov	w1, #0x2                   	// #2
  43ce2c:	b	43cf1c <ferror@plt+0x3967c>
  43ce30:	cmp	x19, #0x0
  43ce34:	add	x8, x29, #0x18
  43ce38:	csel	x2, x8, xzr, ne  // ne = any
  43ce3c:	mov	x0, x20
  43ce40:	mov	x1, x21
  43ce44:	bl	43d7ac <ferror@plt+0x39f0c>
  43ce48:	cbz	w0, 43ce8c <ferror@plt+0x395ec>
  43ce4c:	cbz	x19, 43cf34 <ferror@plt+0x39694>
  43ce50:	ldr	x23, [x29, #24]
  43ce54:	ldp	x21, x22, [x20]
  43ce58:	mov	x0, x23
  43ce5c:	bl	402fd0 <strlen@plt>
  43ce60:	mov	x3, x0
  43ce64:	mov	w4, #0x9                   	// #9
  43ce68:	mov	x0, x21
  43ce6c:	mov	x1, x22
  43ce70:	mov	x2, x23
  43ce74:	bl	43b74c <ferror@plt+0x37eac>
  43ce78:	str	x0, [x19]
  43ce7c:	ldr	x0, [x29, #24]
  43ce80:	bl	403510 <free@plt>
  43ce84:	ldr	x8, [x19]
  43ce88:	cbnz	x8, 43cf34 <ferror@plt+0x39694>
  43ce8c:	mov	w0, wzr
  43ce90:	b	43cf64 <ferror@plt+0x396c4>
  43ce94:	cbz	x19, 43cf28 <ferror@plt+0x39688>
  43ce98:	ldr	x0, [x20]
  43ce9c:	adrp	x1, 455000 <warn@@Base+0x14e9c>
  43cea0:	add	x1, x1, #0xbf
  43cea4:	bl	4346bc <ferror@plt+0x30e1c>
  43cea8:	str	x0, [x19]
  43ceac:	cbnz	x0, 43cf28 <ferror@plt+0x39688>
  43ceb0:	ldr	x0, [x20]
  43ceb4:	bl	433abc <ferror@plt+0x3021c>
  43ceb8:	b	43cf24 <ferror@plt+0x39684>
  43cebc:	cbz	x19, 43cf28 <ferror@plt+0x39688>
  43cec0:	ldr	x0, [x20]
  43cec4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43cec8:	add	x1, x1, #0xb13
  43cecc:	bl	4346bc <ferror@plt+0x30e1c>
  43ced0:	str	x0, [x19]
  43ced4:	cbnz	x0, 43cf28 <ferror@plt+0x39688>
  43ced8:	ldr	x0, [x20]
  43cedc:	mov	w1, #0x2                   	// #2
  43cee0:	mov	w2, #0x1                   	// #1
  43cee4:	b	43cf20 <ferror@plt+0x39680>
  43cee8:	cbz	x19, 43cf28 <ferror@plt+0x39688>
  43ceec:	ldr	x0, [x20]
  43cef0:	adrp	x8, 451000 <warn@@Base+0x10e9c>
  43cef4:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43cef8:	add	x8, x8, #0x82a
  43cefc:	add	x9, x9, #0x81c
  43cf00:	cmp	w23, #0x0
  43cf04:	csel	x1, x9, x8, eq  // eq = none
  43cf08:	bl	4346bc <ferror@plt+0x30e1c>
  43cf0c:	str	x0, [x19]
  43cf10:	cbnz	x0, 43cf28 <ferror@plt+0x39688>
  43cf14:	ldr	x0, [x20]
  43cf18:	mov	w1, #0x8                   	// #8
  43cf1c:	mov	w2, w23
  43cf20:	bl	433ae4 <ferror@plt+0x30244>
  43cf24:	str	x0, [x19]
  43cf28:	ldr	x8, [x21]
  43cf2c:	add	x8, x8, #0x1
  43cf30:	str	x8, [x21]
  43cf34:	cbz	x19, 43cf60 <ferror@plt+0x396c0>
  43cf38:	cbz	w26, 43cf4c <ferror@plt+0x396ac>
  43cf3c:	ldr	x0, [x20]
  43cf40:	ldr	x1, [x19]
  43cf44:	bl	4340a0 <ferror@plt+0x30800>
  43cf48:	str	x0, [x19]
  43cf4c:	cbz	w25, 43cf60 <ferror@plt+0x396c0>
  43cf50:	ldr	x0, [x20]
  43cf54:	ldr	x1, [x19]
  43cf58:	bl	4340f0 <ferror@plt+0x30850>
  43cf5c:	str	x0, [x19]
  43cf60:	mov	w0, #0x1                   	// #1
  43cf64:	ldp	x20, x19, [sp, #96]
  43cf68:	ldp	x22, x21, [sp, #80]
  43cf6c:	ldp	x24, x23, [sp, #64]
  43cf70:	ldp	x26, x25, [sp, #48]
  43cf74:	ldr	x27, [sp, #32]
  43cf78:	ldp	x29, x30, [sp, #16]
  43cf7c:	add	sp, sp, #0x70
  43cf80:	ret
  43cf84:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43cf88:	ldr	x21, [x8, #3784]
  43cf8c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43cf90:	add	x1, x1, #0x9c5
  43cf94:	mov	w2, #0x5                   	// #5
  43cf98:	mov	x0, xzr
  43cf9c:	bl	403700 <dcgettext@plt>
  43cfa0:	mov	x1, x0
  43cfa4:	mov	x0, x21
  43cfa8:	mov	x2, x22
  43cfac:	bl	403880 <fprintf@plt>
  43cfb0:	cbnz	x19, 43cf38 <ferror@plt+0x39698>
  43cfb4:	b	43cf60 <ferror@plt+0x396c0>
  43cfb8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43cfbc:	ldr	x19, [x8, #3784]
  43cfc0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43cfc4:	add	x1, x1, #0x9c5
  43cfc8:	mov	w2, #0x5                   	// #5
  43cfcc:	mov	x0, xzr
  43cfd0:	bl	403700 <dcgettext@plt>
  43cfd4:	mov	x1, x0
  43cfd8:	mov	x0, x19
  43cfdc:	mov	x2, x24
  43cfe0:	b	43ccb8 <ferror@plt+0x39418>
  43cfe4:	sub	sp, sp, #0xa0
  43cfe8:	stp	x29, x30, [sp, #64]
  43cfec:	stp	x28, x27, [sp, #80]
  43cff0:	stp	x26, x25, [sp, #96]
  43cff4:	stp	x24, x23, [sp, #112]
  43cff8:	stp	x22, x21, [sp, #128]
  43cffc:	stp	x20, x19, [sp, #144]
  43d000:	ldr	x8, [x1]
  43d004:	mov	x21, x2
  43d008:	mov	x20, x1
  43d00c:	mov	x23, x0
  43d010:	add	x29, sp, #0x40
  43d014:	str	x8, [sp, #24]
  43d018:	str	x3, [sp, #8]
  43d01c:	cbz	x2, 43d034 <ferror@plt+0x39794>
  43d020:	mov	w0, #0x50                  	// #80
  43d024:	mov	x19, x3
  43d028:	bl	403290 <xmalloc@plt>
  43d02c:	str	x0, [x21]
  43d030:	str	wzr, [x19]
  43d034:	cmp	x21, #0x0
  43d038:	sub	x8, x29, #0x8
  43d03c:	adrp	x27, 466000 <warn@@Base+0x25e9c>
  43d040:	mov	w22, wzr
  43d044:	mov	w25, #0xa                   	// #10
  43d048:	add	x27, x27, #0x3b0
  43d04c:	csel	x24, xzr, x8, eq  // eq = none
  43d050:	mov	w8, #0xa                   	// #10
  43d054:	stur	x21, [x29, #-24]
  43d058:	str	x8, [sp, #32]
  43d05c:	str	w22, [sp, #20]
  43d060:	ldr	x26, [x20]
  43d064:	ldrb	w9, [x26]
  43d068:	sub	w8, w9, #0x4e
  43d06c:	cmp	w8, #0x17
  43d070:	b.hi	43d2c4 <ferror@plt+0x39a24>  // b.pmore
  43d074:	adrp	x12, 451000 <warn@@Base+0x10e9c>
  43d078:	add	x12, x12, #0x589
  43d07c:	adr	x10, 43d08c <ferror@plt+0x397ec>
  43d080:	ldrb	w11, [x12, x8]
  43d084:	add	x10, x10, x11, lsl #2
  43d088:	br	x10
  43d08c:	add	x8, x26, #0x1
  43d090:	cmp	w9, #0x54
  43d094:	str	x8, [x20]
  43d098:	b.ne	43d0a4 <ferror@plt+0x39804>  // b.any
  43d09c:	mov	w21, #0x1                   	// #1
  43d0a0:	b	43d0fc <ferror@plt+0x3985c>
  43d0a4:	ldrb	w9, [x8]
  43d0a8:	ldrh	w8, [x27, x9, lsl #1]
  43d0ac:	tbz	w8, #2, 43d390 <ferror@plt+0x39af0>
  43d0b0:	add	x8, x26, #0x2
  43d0b4:	str	x8, [x20]
  43d0b8:	ldrb	w10, [x26, #2]
  43d0bc:	sub	w21, w9, #0x30
  43d0c0:	ldrh	w11, [x27, x10, lsl #1]
  43d0c4:	tbz	w11, #2, 43d0fc <ferror@plt+0x3985c>
  43d0c8:	add	x9, x26, #0x3
  43d0cc:	mov	w11, w21
  43d0d0:	mul	w11, w11, w25
  43d0d4:	add	w11, w11, w10, uxtb
  43d0d8:	ldrb	w10, [x9], #1
  43d0dc:	sub	w11, w11, #0x30
  43d0e0:	ldrh	w12, [x27, x10, lsl #1]
  43d0e4:	tbnz	w12, #2, 43d0d0 <ferror@plt+0x39830>
  43d0e8:	cmp	w10, #0x5f
  43d0ec:	b.ne	43d0fc <ferror@plt+0x3985c>  // b.any
  43d0f0:	mov	x8, x9
  43d0f4:	mov	w21, w11
  43d0f8:	str	x9, [x20]
  43d0fc:	ldrb	w9, [x8]
  43d100:	ldrh	w10, [x27, x9, lsl #1]
  43d104:	tbz	w10, #2, 43d390 <ferror@plt+0x39af0>
  43d108:	add	x10, x8, #0x1
  43d10c:	str	x10, [x20]
  43d110:	ldrb	w10, [x8, #1]
  43d114:	sub	w9, w9, #0x30
  43d118:	ldrh	w11, [x27, x10, lsl #1]
  43d11c:	tbz	w11, #2, 43d150 <ferror@plt+0x398b0>
  43d120:	add	x8, x8, #0x2
  43d124:	mov	w11, w9
  43d128:	mul	w11, w11, w25
  43d12c:	add	w11, w11, w10, uxtb
  43d130:	ldrb	w10, [x8], #1
  43d134:	sub	w11, w11, #0x30
  43d138:	ldrh	w12, [x27, x10, lsl #1]
  43d13c:	tbnz	w12, #2, 43d128 <ferror@plt+0x39888>
  43d140:	cmp	w10, #0x5f
  43d144:	b.ne	43d150 <ferror@plt+0x398b0>  // b.any
  43d148:	mov	w9, w11
  43d14c:	str	x8, [x20]
  43d150:	ldr	w8, [x23, #40]
  43d154:	cmp	w9, w8
  43d158:	b.cs	43d390 <ferror@plt+0x39af0>  // b.hs, b.nlast
  43d15c:	cbz	w21, 43d060 <ferror@plt+0x397c0>
  43d160:	ldur	x8, [x29, #-24]
  43d164:	mov	w26, w9
  43d168:	cbnz	x8, 43d1e8 <ferror@plt+0x39948>
  43d16c:	ldr	x0, [x23, #32]
  43d170:	b	43d194 <ferror@plt+0x398f4>
  43d174:	ldr	x0, [x23, #32]
  43d178:	add	x9, x0, w8, uxtw #4
  43d17c:	add	w8, w8, #0x1
  43d180:	subs	w21, w21, #0x1
  43d184:	str	x19, [x9]
  43d188:	str	w28, [x9, #8]
  43d18c:	str	w8, [x23, #40]
  43d190:	b.eq	43d060 <ferror@plt+0x397c0>  // b.none
  43d194:	lsl	x8, x26, #4
  43d198:	ldr	x19, [x0, x8]
  43d19c:	sub	x1, x29, #0x10
  43d1a0:	mov	x0, x23
  43d1a4:	mov	x2, x24
  43d1a8:	stur	x19, [x29, #-16]
  43d1ac:	bl	43c6ac <ferror@plt+0x38e0c>
  43d1b0:	cbz	w0, 43d3bc <ferror@plt+0x39b1c>
  43d1b4:	ldp	w8, w9, [x23, #40]
  43d1b8:	ldur	w10, [x29, #-16]
  43d1bc:	cmp	w8, w9
  43d1c0:	sub	w28, w10, w19
  43d1c4:	b.cc	43d174 <ferror@plt+0x398d4>  // b.lo, b.ul, b.last
  43d1c8:	ldr	x0, [x23, #32]
  43d1cc:	add	w8, w9, #0xa
  43d1d0:	lsl	x1, x8, #4
  43d1d4:	str	w8, [x23, #44]
  43d1d8:	bl	4031e0 <xrealloc@plt>
  43d1dc:	ldr	w8, [x23, #40]
  43d1e0:	str	x0, [x23, #32]
  43d1e4:	b	43d178 <ferror@plt+0x398d8>
  43d1e8:	ldr	w19, [sp, #20]
  43d1ec:	b	43d220 <ferror@plt+0x39980>
  43d1f0:	ldur	x28, [x29, #-24]
  43d1f4:	add	w9, w9, #0xa
  43d1f8:	lsl	x1, x9, #3
  43d1fc:	str	x9, [sp, #32]
  43d200:	ldr	x0, [x28]
  43d204:	bl	4031e0 <xrealloc@plt>
  43d208:	str	x0, [x28]
  43d20c:	ldur	x8, [x29, #-8]
  43d210:	subs	w21, w21, #0x1
  43d214:	str	x8, [x0, w19, uxtw #3]
  43d218:	mov	w19, w22
  43d21c:	b.eq	43d05c <ferror@plt+0x397bc>  // b.none
  43d220:	ldr	x8, [x23, #32]
  43d224:	lsl	x9, x26, #4
  43d228:	sub	x1, x29, #0x10
  43d22c:	mov	x0, x23
  43d230:	ldr	x28, [x8, x9]
  43d234:	mov	x2, x24
  43d238:	stur	x28, [x29, #-16]
  43d23c:	bl	43c6ac <ferror@plt+0x38e0c>
  43d240:	cbz	w0, 43d3bc <ferror@plt+0x39b1c>
  43d244:	ldp	w8, w9, [x23, #40]
  43d248:	ldur	w10, [x29, #-16]
  43d24c:	cmp	w8, w9
  43d250:	sub	w22, w10, w28
  43d254:	b.cs	43d260 <ferror@plt+0x399c0>  // b.hs, b.nlast
  43d258:	ldr	x0, [x23, #32]
  43d25c:	b	43d27c <ferror@plt+0x399dc>
  43d260:	ldr	x0, [x23, #32]
  43d264:	add	w8, w9, #0xa
  43d268:	lsl	x1, x8, #4
  43d26c:	str	w8, [x23, #44]
  43d270:	bl	4031e0 <xrealloc@plt>
  43d274:	ldr	w8, [x23, #40]
  43d278:	str	x0, [x23, #32]
  43d27c:	add	x9, x0, w8, uxtw #4
  43d280:	add	w8, w8, #0x1
  43d284:	str	x28, [x9]
  43d288:	str	w22, [x9, #8]
  43d28c:	str	w8, [x23, #40]
  43d290:	ldur	x8, [x29, #-8]
  43d294:	cbz	x8, 43d3bc <ferror@plt+0x39b1c>
  43d298:	ldr	x9, [sp, #32]
  43d29c:	add	w22, w19, #0x1
  43d2a0:	cmp	w22, w9
  43d2a4:	b.cs	43d1f0 <ferror@plt+0x39950>  // b.hs, b.nlast
  43d2a8:	ldur	x9, [x29, #-24]
  43d2ac:	ldr	x0, [x9]
  43d2b0:	subs	w21, w21, #0x1
  43d2b4:	str	x8, [x0, w19, uxtw #3]
  43d2b8:	mov	w19, w22
  43d2bc:	b.ne	43d220 <ferror@plt+0x39980>  // b.any
  43d2c0:	b	43d05c <ferror@plt+0x397bc>
  43d2c4:	cbz	w9, 43d3e0 <ferror@plt+0x39b40>
  43d2c8:	mov	x0, x23
  43d2cc:	mov	x1, x20
  43d2d0:	mov	x2, x24
  43d2d4:	bl	43c6ac <ferror@plt+0x38e0c>
  43d2d8:	ldur	x21, [x29, #-24]
  43d2dc:	cbz	w0, 43d3bc <ferror@plt+0x39b1c>
  43d2e0:	ldp	w8, w9, [x23, #40]
  43d2e4:	ldr	w10, [x20]
  43d2e8:	cmp	w8, w9
  43d2ec:	sub	w19, w10, w26
  43d2f0:	b.cs	43d2fc <ferror@plt+0x39a5c>  // b.hs, b.nlast
  43d2f4:	ldr	x0, [x23, #32]
  43d2f8:	b	43d318 <ferror@plt+0x39a78>
  43d2fc:	ldr	x0, [x23, #32]
  43d300:	add	w8, w9, #0xa
  43d304:	lsl	x1, x8, #4
  43d308:	str	w8, [x23, #44]
  43d30c:	bl	4031e0 <xrealloc@plt>
  43d310:	ldr	w8, [x23, #40]
  43d314:	str	x0, [x23, #32]
  43d318:	add	x9, x0, w8, uxtw #4
  43d31c:	add	w8, w8, #0x1
  43d320:	str	x26, [x9]
  43d324:	str	w19, [x9, #8]
  43d328:	str	w8, [x23, #40]
  43d32c:	cbz	x21, 43d35c <ferror@plt+0x39abc>
  43d330:	ldur	x8, [x29, #-8]
  43d334:	cbz	x8, 43d3bc <ferror@plt+0x39b1c>
  43d338:	ldr	w10, [sp, #20]
  43d33c:	ldr	x9, [sp, #32]
  43d340:	add	w19, w10, #0x1
  43d344:	cmp	w19, w9
  43d348:	b.cs	43d364 <ferror@plt+0x39ac4>  // b.hs, b.nlast
  43d34c:	ldr	x9, [x21]
  43d350:	mov	w22, w19
  43d354:	str	x8, [x9, w10, uxtw #3]
  43d358:	b	43d05c <ferror@plt+0x397bc>
  43d35c:	ldr	w22, [sp, #20]
  43d360:	b	43d05c <ferror@plt+0x397bc>
  43d364:	ldr	x0, [x21]
  43d368:	add	w9, w9, #0xa
  43d36c:	lsl	x1, x9, #3
  43d370:	mov	w22, w10
  43d374:	str	x9, [sp, #32]
  43d378:	bl	4031e0 <xrealloc@plt>
  43d37c:	str	x0, [x21]
  43d380:	ldur	x8, [x29, #-8]
  43d384:	str	x8, [x0, w22, uxtw #3]
  43d388:	mov	w22, w19
  43d38c:	b	43d05c <ferror@plt+0x397bc>
  43d390:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43d394:	ldr	x20, [x8, #3784]
  43d398:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43d39c:	add	x1, x1, #0x9c5
  43d3a0:	mov	w2, #0x5                   	// #5
  43d3a4:	mov	x0, xzr
  43d3a8:	bl	403700 <dcgettext@plt>
  43d3ac:	ldr	x2, [sp, #24]
  43d3b0:	mov	x1, x0
  43d3b4:	mov	x0, x20
  43d3b8:	bl	403880 <fprintf@plt>
  43d3bc:	mov	w0, wzr
  43d3c0:	ldp	x20, x19, [sp, #144]
  43d3c4:	ldp	x22, x21, [sp, #128]
  43d3c8:	ldp	x24, x23, [sp, #112]
  43d3cc:	ldp	x26, x25, [sp, #96]
  43d3d0:	ldp	x28, x27, [sp, #80]
  43d3d4:	ldp	x29, x30, [sp, #64]
  43d3d8:	add	sp, sp, #0xa0
  43d3dc:	ret
  43d3e0:	ldur	x10, [x29, #-24]
  43d3e4:	cbz	x10, 43d3fc <ferror@plt+0x39b5c>
  43d3e8:	ldr	x8, [x10]
  43d3ec:	ldr	w9, [sp, #20]
  43d3f0:	str	xzr, [x8, w9, uxtw #3]
  43d3f4:	ldr	x26, [x20]
  43d3f8:	ldrb	w9, [x26]
  43d3fc:	cmp	w9, #0x65
  43d400:	b.ne	43d41c <ferror@plt+0x39b7c>  // b.any
  43d404:	cbz	x10, 43d414 <ferror@plt+0x39b74>
  43d408:	ldr	x9, [sp, #8]
  43d40c:	mov	w8, #0x1                   	// #1
  43d410:	str	w8, [x9]
  43d414:	add	x8, x26, #0x1
  43d418:	str	x8, [x20]
  43d41c:	mov	w0, #0x1                   	// #1
  43d420:	b	43d3c0 <ferror@plt+0x39b20>
  43d424:	sub	sp, sp, #0x80
  43d428:	stp	x29, x30, [sp, #32]
  43d42c:	stp	x28, x27, [sp, #48]
  43d430:	stp	x26, x25, [sp, #64]
  43d434:	stp	x24, x23, [sp, #80]
  43d438:	stp	x22, x21, [sp, #96]
  43d43c:	stp	x20, x19, [sp, #112]
  43d440:	ldr	x24, [x1]
  43d444:	mov	x28, x2
  43d448:	mov	x21, x1
  43d44c:	mov	x22, x0
  43d450:	mov	x8, x24
  43d454:	ldrb	w9, [x8, #1]!
  43d458:	add	x29, sp, #0x20
  43d45c:	sub	w10, w9, #0x31
  43d460:	cmp	w10, #0x9
  43d464:	b.cs	43d6f0 <ferror@plt+0x39e50>  // b.hs, b.nlast
  43d468:	ldrb	w10, [x24, #2]
  43d46c:	sub	w23, w9, #0x30
  43d470:	mov	x9, x24
  43d474:	cmp	w10, #0x5f
  43d478:	b.ne	43d484 <ferror@plt+0x39be4>  // b.any
  43d47c:	mov	x9, x8
  43d480:	str	x8, [x21]
  43d484:	add	x26, x9, #0x2
  43d488:	str	x26, [x21]
  43d48c:	str	x24, [sp]
  43d490:	cmp	x28, #0x0
  43d494:	sub	x8, x29, #0x8
  43d498:	adrp	x24, 466000 <warn@@Base+0x25e9c>
  43d49c:	mov	x25, xzr
  43d4a0:	add	x24, x24, #0x3b0
  43d4a4:	csel	x8, x8, xzr, ne  // ne = any
  43d4a8:	mov	w20, #0xa                   	// #10
  43d4ac:	str	x8, [sp, #16]
  43d4b0:	ldrb	w8, [x26]
  43d4b4:	sub	w23, w23, #0x1
  43d4b8:	cmp	w8, #0x5f
  43d4bc:	b.ne	43d4d0 <ferror@plt+0x39c30>  // b.any
  43d4c0:	add	x9, x26, #0x1
  43d4c4:	str	x9, [x21]
  43d4c8:	ldrb	w8, [x26, #1]
  43d4cc:	mov	x26, x9
  43d4d0:	cmp	w8, #0x74
  43d4d4:	b.ne	43d530 <ferror@plt+0x39c90>  // b.any
  43d4d8:	ldr	x2, [sp, #16]
  43d4dc:	mov	x0, x22
  43d4e0:	mov	x1, x21
  43d4e4:	bl	43d7ac <ferror@plt+0x39f0c>
  43d4e8:	cbz	w0, 43d788 <ferror@plt+0x39ee8>
  43d4ec:	cbz	x28, 43d69c <ferror@plt+0x39dfc>
  43d4f0:	ldur	x27, [x29, #-8]
  43d4f4:	ldp	x25, x26, [x22]
  43d4f8:	mov	x0, x27
  43d4fc:	bl	402fd0 <strlen@plt>
  43d500:	mov	x3, x0
  43d504:	mov	w4, #0x9                   	// #9
  43d508:	mov	x0, x25
  43d50c:	mov	x1, x26
  43d510:	mov	x2, x27
  43d514:	bl	43b74c <ferror@plt+0x37eac>
  43d518:	ldur	x8, [x29, #-8]
  43d51c:	mov	x25, x0
  43d520:	mov	x0, x8
  43d524:	bl	403510 <free@plt>
  43d528:	cbnz	x25, 43d69c <ferror@plt+0x39dfc>
  43d52c:	b	43d788 <ferror@plt+0x39ee8>
  43d530:	ldrh	w9, [x24, w8, uxtw #1]
  43d534:	tbnz	w9, #2, 43d540 <ferror@plt+0x39ca0>
  43d538:	mov	w19, wzr
  43d53c:	b	43d568 <ferror@plt+0x39cc8>
  43d540:	mov	w19, wzr
  43d544:	add	x9, x26, #0x1
  43d548:	mul	w10, w19, w20
  43d54c:	str	x9, [x21]
  43d550:	add	w10, w10, w8, uxtb
  43d554:	ldrb	w8, [x9], #1
  43d558:	sub	w19, w10, #0x30
  43d55c:	ldrh	w11, [x24, x8, lsl #1]
  43d560:	tbnz	w11, #2, 43d548 <ferror@plt+0x39ca8>
  43d564:	sub	x26, x9, #0x1
  43d568:	mov	x0, x26
  43d56c:	bl	402fd0 <strlen@plt>
  43d570:	mov	w26, w19
  43d574:	cmp	x0, x26
  43d578:	b.cc	43d6b8 <ferror@plt+0x39e18>  // b.lo, b.ul, b.last
  43d57c:	cbz	x28, 43d690 <ferror@plt+0x39df0>
  43d580:	cbz	x25, 43d620 <ferror@plt+0x39d80>
  43d584:	ldr	x0, [x22]
  43d588:	mov	x1, x25
  43d58c:	bl	434c10 <ferror@plt+0x31370>
  43d590:	cbz	x0, 43d620 <ferror@plt+0x39d80>
  43d594:	str	x28, [sp, #8]
  43d598:	ldr	x28, [x21]
  43d59c:	add	w8, w26, #0x1
  43d5a0:	mov	x25, x0
  43d5a4:	sxtw	x0, w8
  43d5a8:	bl	403290 <xmalloc@plt>
  43d5ac:	mov	x1, x28
  43d5b0:	ldr	x28, [sp, #8]
  43d5b4:	sxtw	x19, w26
  43d5b8:	mov	x2, x19
  43d5bc:	mov	x27, x0
  43d5c0:	bl	402f70 <memcpy@plt>
  43d5c4:	strb	wzr, [x27, x19]
  43d5c8:	ldr	x1, [x25]
  43d5cc:	cbz	x1, 43d618 <ferror@plt+0x39d78>
  43d5d0:	add	x19, x25, #0x8
  43d5d4:	b	43d5e0 <ferror@plt+0x39d40>
  43d5d8:	ldr	x1, [x19], #8
  43d5dc:	cbz	x1, 43d618 <ferror@plt+0x39d78>
  43d5e0:	ldr	x0, [x22]
  43d5e4:	bl	434c54 <ferror@plt+0x313b4>
  43d5e8:	cbz	x0, 43d6e4 <ferror@plt+0x39e44>
  43d5ec:	mov	x25, x0
  43d5f0:	ldr	x0, [x22]
  43d5f4:	mov	x1, x25
  43d5f8:	bl	434a50 <ferror@plt+0x311b0>
  43d5fc:	cbz	x0, 43d5d8 <ferror@plt+0x39d38>
  43d600:	mov	x1, x27
  43d604:	bl	4034a0 <strcmp@plt>
  43d608:	cbnz	w0, 43d5d8 <ferror@plt+0x39d38>
  43d60c:	mov	x0, x27
  43d610:	bl	403510 <free@plt>
  43d614:	b	43d690 <ferror@plt+0x39df0>
  43d618:	mov	x0, x27
  43d61c:	bl	403510 <free@plt>
  43d620:	cbz	w23, 43d64c <ferror@plt+0x39dac>
  43d624:	ldp	x0, x1, [x22]
  43d628:	ldr	x2, [x21]
  43d62c:	cmp	w23, #0x0
  43d630:	mov	w8, #0x9                   	// #9
  43d634:	csel	w4, wzr, w8, eq  // eq = none
  43d638:	mov	w3, w26
  43d63c:	bl	43b74c <ferror@plt+0x37eac>
  43d640:	mov	x25, x0
  43d644:	cbnz	x0, 43d690 <ferror@plt+0x39df0>
  43d648:	b	43d78c <ferror@plt+0x39eec>
  43d64c:	ldr	x19, [x21]
  43d650:	add	w8, w26, #0x1
  43d654:	sxtw	x0, w8
  43d658:	bl	403290 <xmalloc@plt>
  43d65c:	sxtw	x25, w26
  43d660:	mov	x1, x19
  43d664:	mov	x2, x25
  43d668:	mov	x27, x0
  43d66c:	bl	402f70 <memcpy@plt>
  43d670:	strb	wzr, [x27, x25]
  43d674:	ldr	x0, [x22]
  43d678:	mov	x1, x27
  43d67c:	bl	4346bc <ferror@plt+0x30e1c>
  43d680:	mov	x25, x0
  43d684:	mov	x0, x27
  43d688:	bl	403510 <free@plt>
  43d68c:	cbz	x25, 43d624 <ferror@plt+0x39d84>
  43d690:	ldr	x8, [x21]
  43d694:	add	x8, x8, x26
  43d698:	str	x8, [x21]
  43d69c:	cbz	w23, 43d74c <ferror@plt+0x39eac>
  43d6a0:	ldr	x26, [x21]
  43d6a4:	ldrb	w8, [x26]
  43d6a8:	sub	w23, w23, #0x1
  43d6ac:	cmp	w8, #0x5f
  43d6b0:	b.eq	43d4c0 <ferror@plt+0x39c20>  // b.none
  43d6b4:	b	43d4d0 <ferror@plt+0x39c30>
  43d6b8:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43d6bc:	ldr	x20, [x8, #3784]
  43d6c0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43d6c4:	add	x1, x1, #0x9c5
  43d6c8:	mov	w2, #0x5                   	// #5
  43d6cc:	mov	x0, xzr
  43d6d0:	bl	403700 <dcgettext@plt>
  43d6d4:	ldr	x2, [sp]
  43d6d8:	mov	x1, x0
  43d6dc:	mov	x0, x20
  43d6e0:	b	43d784 <ferror@plt+0x39ee4>
  43d6e4:	mov	x0, x27
  43d6e8:	bl	403510 <free@plt>
  43d6ec:	b	43d788 <ferror@plt+0x39ee8>
  43d6f0:	cmp	w9, #0x5f
  43d6f4:	b.ne	43d75c <ferror@plt+0x39ebc>  // b.any
  43d6f8:	mov	x26, x24
  43d6fc:	ldrb	w8, [x26, #2]!
  43d700:	cmp	x8, #0x30
  43d704:	b.eq	43d75c <ferror@plt+0x39ebc>  // b.none
  43d708:	adrp	x19, 466000 <warn@@Base+0x25e9c>
  43d70c:	add	x19, x19, #0x3b0
  43d710:	ldrh	w8, [x19, x8, lsl #1]
  43d714:	tbz	w8, #2, 43d75c <ferror@plt+0x39ebc>
  43d718:	mov	w2, #0xa                   	// #10
  43d71c:	mov	x0, x26
  43d720:	mov	x1, xzr
  43d724:	bl	4034e0 <strtol@plt>
  43d728:	mov	x23, x0
  43d72c:	ldrb	w8, [x26], #1
  43d730:	ldrh	w9, [x19, x8, lsl #1]
  43d734:	tbnz	w9, #2, 43d72c <ferror@plt+0x39e8c>
  43d738:	cmp	w8, #0x5f
  43d73c:	b.ne	43d75c <ferror@plt+0x39ebc>  // b.any
  43d740:	str	x26, [x21]
  43d744:	cbnz	w23, 43d48c <ferror@plt+0x39bec>
  43d748:	mov	x25, xzr
  43d74c:	cbz	x28, 43d754 <ferror@plt+0x39eb4>
  43d750:	str	x25, [x28]
  43d754:	mov	w0, #0x1                   	// #1
  43d758:	b	43d78c <ferror@plt+0x39eec>
  43d75c:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43d760:	ldr	x20, [x8, #3784]
  43d764:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43d768:	add	x1, x1, #0x9c5
  43d76c:	mov	w2, #0x5                   	// #5
  43d770:	mov	x0, xzr
  43d774:	bl	403700 <dcgettext@plt>
  43d778:	mov	x1, x0
  43d77c:	mov	x0, x20
  43d780:	mov	x2, x24
  43d784:	bl	403880 <fprintf@plt>
  43d788:	mov	w0, wzr
  43d78c:	ldp	x20, x19, [sp, #112]
  43d790:	ldp	x22, x21, [sp, #96]
  43d794:	ldp	x24, x23, [sp, #80]
  43d798:	ldp	x26, x25, [sp, #64]
  43d79c:	ldp	x28, x27, [sp, #48]
  43d7a0:	ldp	x29, x30, [sp, #32]
  43d7a4:	add	sp, sp, #0x80
  43d7a8:	ret
  43d7ac:	stp	x29, x30, [sp, #-96]!
  43d7b0:	stp	x28, x27, [sp, #16]
  43d7b4:	stp	x26, x25, [sp, #32]
  43d7b8:	stp	x24, x23, [sp, #48]
  43d7bc:	stp	x22, x21, [sp, #64]
  43d7c0:	stp	x20, x19, [sp, #80]
  43d7c4:	ldr	x19, [x1]
  43d7c8:	adrp	x23, 466000 <warn@@Base+0x25e9c>
  43d7cc:	add	x23, x23, #0x3b0
  43d7d0:	mov	x29, sp
  43d7d4:	add	x8, x19, #0x1
  43d7d8:	str	x8, [x1]
  43d7dc:	ldrb	w8, [x19, #1]
  43d7e0:	ldrh	w9, [x23, x8, lsl #1]
  43d7e4:	tbz	w9, #2, 43dbf0 <ferror@plt+0x3a350>
  43d7e8:	mov	x20, x2
  43d7ec:	mov	x21, x1
  43d7f0:	mov	x22, x0
  43d7f4:	mov	x25, xzr
  43d7f8:	mov	w24, wzr
  43d7fc:	mov	w9, #0xa                   	// #10
  43d800:	mul	w10, w24, w9
  43d804:	add	x11, x19, x25
  43d808:	add	w10, w10, w8, uxtb
  43d80c:	add	x8, x11, #0x2
  43d810:	str	x8, [x21]
  43d814:	ldrb	w8, [x11, #2]
  43d818:	sub	w24, w10, #0x30
  43d81c:	add	x25, x25, #0x1
  43d820:	ldrh	w11, [x23, x8, lsl #1]
  43d824:	tbnz	w11, #2, 43d800 <ferror@plt+0x39f60>
  43d828:	cbz	w24, 43dbf0 <ferror@plt+0x3a350>
  43d82c:	add	x8, x19, x25
  43d830:	add	x0, x8, #0x1
  43d834:	bl	402fd0 <strlen@plt>
  43d838:	mov	w8, w24
  43d83c:	cmp	x0, x8
  43d840:	b.cc	43dbf0 <ferror@plt+0x3a350>  // b.lo, b.ul, b.last
  43d844:	add	x9, x19, x8
  43d848:	add	x9, x9, x25
  43d84c:	add	x10, x9, #0x1
  43d850:	str	x10, [x21]
  43d854:	ldrb	w10, [x9, #1]
  43d858:	ldrh	w11, [x23, x10, lsl #1]
  43d85c:	tbz	w11, #2, 43dbf0 <ferror@plt+0x3a350>
  43d860:	add	x28, x9, #0x2
  43d864:	str	x28, [x21]
  43d868:	ldrb	w9, [x9, #2]
  43d86c:	sub	w24, w10, #0x30
  43d870:	ldrh	w11, [x23, x9, lsl #1]
  43d874:	tbz	w11, #2, 43d8b8 <ferror@plt+0x3a018>
  43d878:	add	x8, x19, x8
  43d87c:	add	x8, x8, x25
  43d880:	add	x8, x8, #0x3
  43d884:	mov	w10, #0xa                   	// #10
  43d888:	mov	w11, w24
  43d88c:	mul	w11, w11, w10
  43d890:	add	w11, w11, w9, uxtb
  43d894:	ldrb	w9, [x8], #1
  43d898:	sub	w11, w11, #0x30
  43d89c:	ldrh	w12, [x23, x9, lsl #1]
  43d8a0:	tbnz	w12, #2, 43d88c <ferror@plt+0x39fec>
  43d8a4:	cmp	w9, #0x5f
  43d8a8:	b.ne	43d8b8 <ferror@plt+0x3a018>  // b.any
  43d8ac:	mov	x28, x8
  43d8b0:	mov	w24, w11
  43d8b4:	str	x8, [x21]
  43d8b8:	cbz	w24, 43db18 <ferror@plt+0x3a278>
  43d8bc:	adrp	x26, 451000 <warn@@Base+0x10e9c>
  43d8c0:	mov	w25, wzr
  43d8c4:	add	x26, x26, #0x5a1
  43d8c8:	mov	w27, #0xa                   	// #10
  43d8cc:	ldrb	w8, [x28]
  43d8d0:	cmp	w8, #0x5a
  43d8d4:	b.ne	43d8f8 <ferror@plt+0x3a058>  // b.any
  43d8d8:	add	x8, x28, #0x1
  43d8dc:	mov	x0, x22
  43d8e0:	mov	x1, x21
  43d8e4:	mov	x2, xzr
  43d8e8:	str	x8, [x21]
  43d8ec:	bl	43c6ac <ferror@plt+0x38e0c>
  43d8f0:	cbnz	w0, 43daf8 <ferror@plt+0x3a258>
  43d8f4:	b	43dc5c <ferror@plt+0x3a3bc>
  43d8f8:	mov	x0, x22
  43d8fc:	mov	x1, x21
  43d900:	mov	x2, xzr
  43d904:	bl	43c6ac <ferror@plt+0x38e0c>
  43d908:	cbz	w0, 43dc5c <ferror@plt+0x3a3bc>
  43d90c:	ldrb	w9, [x28]
  43d910:	cbz	w9, 43daf8 <ferror@plt+0x3a258>
  43d914:	add	x8, x28, #0x1
  43d918:	and	w9, w9, #0xff
  43d91c:	sub	w9, w9, #0x43
  43d920:	cmp	w9, #0x33
  43d924:	b.hi	43dabc <ferror@plt+0x3a21c>  // b.pmore
  43d928:	adr	x10, 43d938 <ferror@plt+0x3a098>
  43d92c:	ldrb	w11, [x26, x9]
  43d930:	add	x10, x10, x11, lsl #2
  43d934:	br	x10
  43d938:	ldrb	w9, [x8], #1
  43d93c:	cbnz	w9, 43d918 <ferror@plt+0x3a078>
  43d940:	b	43daf8 <ferror@plt+0x3a258>
  43d944:	ldr	x9, [x21]
  43d948:	ldrb	w8, [x9]
  43d94c:	ldrh	w10, [x23, x8, lsl #1]
  43d950:	tbz	w10, #2, 43dbf0 <ferror@plt+0x3a350>
  43d954:	mov	w10, wzr
  43d958:	add	x9, x9, #0x1
  43d95c:	mul	w10, w10, w27
  43d960:	str	x9, [x21]
  43d964:	add	w10, w10, w8, uxtb
  43d968:	ldrb	w8, [x9], #1
  43d96c:	sub	w10, w10, #0x30
  43d970:	ldrh	w11, [x23, x8, lsl #1]
  43d974:	tbnz	w11, #2, 43d95c <ferror@plt+0x3a0bc>
  43d978:	cbz	w10, 43dbf0 <ferror@plt+0x3a350>
  43d97c:	add	x8, x9, w10, uxtw
  43d980:	sub	x8, x8, #0x1
  43d984:	str	x8, [x21]
  43d988:	b	43daf8 <ferror@plt+0x3a258>
  43d98c:	ldr	x9, [x21]
  43d990:	ldrb	w8, [x9]
  43d994:	cmp	w8, #0x6d
  43d998:	b.eq	43d9b8 <ferror@plt+0x3a118>  // b.none
  43d99c:	ldrh	w10, [x23, w8, uxtw #1]
  43d9a0:	tbnz	w10, #2, 43d9d0 <ferror@plt+0x3a130>
  43d9a4:	cmp	w8, #0x2e
  43d9a8:	b.eq	43d9f0 <ferror@plt+0x3a150>  // b.none
  43d9ac:	cmp	w8, #0x65
  43d9b0:	b.eq	43da10 <ferror@plt+0x3a170>  // b.none
  43d9b4:	b	43daf8 <ferror@plt+0x3a258>
  43d9b8:	add	x10, x9, #0x1
  43d9bc:	str	x10, [x21]
  43d9c0:	ldrb	w8, [x9, #1]
  43d9c4:	mov	x9, x10
  43d9c8:	ldrh	w10, [x23, w8, uxtw #1]
  43d9cc:	tbz	w10, #2, 43d9a4 <ferror@plt+0x3a104>
  43d9d0:	add	x9, x9, #0x1
  43d9d4:	str	x9, [x21]
  43d9d8:	ldrb	w8, [x9], #1
  43d9dc:	ldrh	w10, [x23, x8, lsl #1]
  43d9e0:	tbnz	w10, #2, 43d9d4 <ferror@plt+0x3a134>
  43d9e4:	sub	x9, x9, #0x1
  43d9e8:	cmp	w8, #0x2e
  43d9ec:	b.ne	43d9ac <ferror@plt+0x3a10c>  // b.any
  43d9f0:	add	x9, x9, #0x1
  43d9f4:	str	x9, [x21]
  43d9f8:	ldrb	w8, [x9], #1
  43d9fc:	ldrh	w10, [x23, x8, lsl #1]
  43da00:	tbnz	w10, #2, 43d9f4 <ferror@plt+0x3a154>
  43da04:	sub	x9, x9, #0x1
  43da08:	cmp	w8, #0x65
  43da0c:	b.ne	43daf8 <ferror@plt+0x3a258>  // b.any
  43da10:	add	x8, x9, #0x1
  43da14:	str	x8, [x21]
  43da18:	ldrb	w9, [x8], #1
  43da1c:	ldrh	w9, [x23, x9, lsl #1]
  43da20:	tbnz	w9, #2, 43da14 <ferror@plt+0x3a174>
  43da24:	b	43daf8 <ferror@plt+0x3a258>
  43da28:	ldr	x9, [x21]
  43da2c:	ldrb	w8, [x9]
  43da30:	ldrh	w10, [x23, x8, lsl #1]
  43da34:	tbz	w10, #2, 43daf8 <ferror@plt+0x3a258>
  43da38:	mov	w10, wzr
  43da3c:	add	x9, x9, #0x1
  43da40:	mul	w10, w10, w27
  43da44:	str	x9, [x21]
  43da48:	add	w10, w10, w8, uxtb
  43da4c:	ldrb	w8, [x9], #1
  43da50:	sub	w10, w10, #0x30
  43da54:	ldrh	w11, [x23, x8, lsl #1]
  43da58:	tbnz	w11, #2, 43da40 <ferror@plt+0x3a1a0>
  43da5c:	cmp	w10, #0x2
  43da60:	b.cc	43daf8 <ferror@plt+0x3a258>  // b.lo, b.ul, b.last
  43da64:	b	43dbf0 <ferror@plt+0x3a350>
  43da68:	ldr	x9, [x21]
  43da6c:	ldrb	w8, [x9]
  43da70:	cmp	w8, #0x6d
  43da74:	b.ne	43da88 <ferror@plt+0x3a1e8>  // b.any
  43da78:	add	x10, x9, #0x1
  43da7c:	str	x10, [x21]
  43da80:	ldrb	w8, [x9, #1]
  43da84:	mov	x9, x10
  43da88:	ldrh	w10, [x23, w8, uxtw #1]
  43da8c:	tbz	w10, #2, 43dbf0 <ferror@plt+0x3a350>
  43da90:	mov	w10, wzr
  43da94:	add	x9, x9, #0x1
  43da98:	mul	w10, w10, w27
  43da9c:	str	x9, [x21]
  43daa0:	add	w10, w10, w8, uxtb
  43daa4:	ldrb	w8, [x9], #1
  43daa8:	sub	w10, w10, #0x30
  43daac:	ldrh	w11, [x23, x8, lsl #1]
  43dab0:	tbnz	w11, #2, 43da98 <ferror@plt+0x3a1f8>
  43dab4:	cbnz	w10, 43daf8 <ferror@plt+0x3a258>
  43dab8:	b	43dbf0 <ferror@plt+0x3a350>
  43dabc:	ldr	x8, [x21]
  43dac0:	ldrb	w9, [x8]
  43dac4:	cmp	w9, #0x6d
  43dac8:	b.ne	43dadc <ferror@plt+0x3a23c>  // b.any
  43dacc:	add	x10, x8, #0x1
  43dad0:	str	x10, [x21]
  43dad4:	ldrb	w9, [x8, #1]
  43dad8:	mov	x8, x10
  43dadc:	ldrh	w9, [x23, w9, uxtw #1]
  43dae0:	tbz	w9, #2, 43daf8 <ferror@plt+0x3a258>
  43dae4:	add	x8, x8, #0x1
  43dae8:	str	x8, [x21]
  43daec:	ldrb	w9, [x8], #1
  43daf0:	ldrh	w9, [x23, x9, lsl #1]
  43daf4:	tbnz	w9, #2, 43dae8 <ferror@plt+0x3a248>
  43daf8:	add	w25, w25, #0x1
  43dafc:	cmp	w25, w24
  43db00:	b.eq	43db18 <ferror@plt+0x3a278>  // b.none
  43db04:	ldr	x28, [x21]
  43db08:	ldrb	w8, [x28]
  43db0c:	cmp	w8, #0x5a
  43db10:	b.ne	43d8f8 <ferror@plt+0x3a058>  // b.any
  43db14:	b	43d8d8 <ferror@plt+0x3a038>
  43db18:	cbz	x20, 43dc58 <ferror@plt+0x3a3b8>
  43db1c:	ldr	x8, [x21]
  43db20:	sub	x22, x8, x19
  43db24:	add	w8, w22, #0x1
  43db28:	sxtw	x0, w8
  43db2c:	bl	403290 <xmalloc@plt>
  43db30:	sxtw	x22, w22
  43db34:	mov	x1, x19
  43db38:	mov	x2, x22
  43db3c:	mov	x21, x0
  43db40:	bl	402f70 <memcpy@plt>
  43db44:	adrp	x0, 451000 <warn@@Base+0x10e9c>
  43db48:	add	x0, x0, #0xad8
  43db4c:	mov	x1, x21
  43db50:	mov	x2, xzr
  43db54:	strb	wzr, [x21, x22]
  43db58:	bl	403200 <concat@plt>
  43db5c:	mov	x22, x0
  43db60:	mov	x0, x21
  43db64:	bl	403510 <free@plt>
  43db68:	mov	w1, #0x2                   	// #2
  43db6c:	mov	x0, x22
  43db70:	bl	403590 <cplus_demangle@plt>
  43db74:	mov	x21, x0
  43db78:	mov	x0, x22
  43db7c:	bl	403510 <free@plt>
  43db80:	cbz	x21, 43dbf0 <ferror@plt+0x3a350>
  43db84:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43db88:	add	x1, x1, #0xae7
  43db8c:	mov	x0, x21
  43db90:	bl	4036d0 <strstr@plt>
  43db94:	cbz	x0, 43dc78 <ferror@plt+0x3a3d8>
  43db98:	cmp	x21, x0
  43db9c:	mov	x8, x21
  43dba0:	b.eq	43dc24 <ferror@plt+0x3a384>  // b.none
  43dba4:	mov	x8, x21
  43dba8:	mov	x9, x21
  43dbac:	b	43dbc0 <ferror@plt+0x3a320>
  43dbb0:	strb	w10, [x8], #1
  43dbb4:	add	x9, x9, #0x1
  43dbb8:	cmp	x0, x9
  43dbbc:	b.eq	43dc24 <ferror@plt+0x3a384>  // b.none
  43dbc0:	ldrb	w10, [x9]
  43dbc4:	cmp	w10, #0x20
  43dbc8:	b.ne	43dbb0 <ferror@plt+0x3a310>  // b.any
  43dbcc:	cmp	x9, x21
  43dbd0:	b.ls	43dbb4 <ferror@plt+0x3a314>  // b.plast
  43dbd4:	ldrb	w11, [x9, #1]
  43dbd8:	cmp	w11, #0x3e
  43dbdc:	b.ne	43dbb4 <ferror@plt+0x3a314>  // b.any
  43dbe0:	ldurb	w11, [x9, #-1]
  43dbe4:	cmp	w11, #0x3e
  43dbe8:	b.eq	43dbb0 <ferror@plt+0x3a310>  // b.none
  43dbec:	b	43dbb4 <ferror@plt+0x3a314>
  43dbf0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43dbf4:	ldr	x20, [x8, #3784]
  43dbf8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43dbfc:	add	x1, x1, #0x9c5
  43dc00:	mov	w2, #0x5                   	// #5
  43dc04:	mov	x0, xzr
  43dc08:	bl	403700 <dcgettext@plt>
  43dc0c:	mov	x1, x0
  43dc10:	mov	x0, x20
  43dc14:	mov	x2, x19
  43dc18:	bl	403880 <fprintf@plt>
  43dc1c:	mov	w0, wzr
  43dc20:	b	43dc5c <ferror@plt+0x3a3bc>
  43dc24:	sub	x22, x8, x21
  43dc28:	add	w8, w22, #0x1
  43dc2c:	sxtw	x0, w8
  43dc30:	bl	403290 <xmalloc@plt>
  43dc34:	sxtw	x22, w22
  43dc38:	mov	x1, x21
  43dc3c:	mov	x2, x22
  43dc40:	mov	x19, x0
  43dc44:	bl	402f70 <memcpy@plt>
  43dc48:	mov	x0, x21
  43dc4c:	strb	wzr, [x19, x22]
  43dc50:	str	x19, [x20]
  43dc54:	bl	403510 <free@plt>
  43dc58:	mov	w0, #0x1                   	// #1
  43dc5c:	ldp	x20, x19, [sp, #80]
  43dc60:	ldp	x22, x21, [sp, #64]
  43dc64:	ldp	x24, x23, [sp, #48]
  43dc68:	ldp	x26, x25, [sp, #32]
  43dc6c:	ldp	x28, x27, [sp, #16]
  43dc70:	ldp	x29, x30, [sp], #96
  43dc74:	ret
  43dc78:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43dc7c:	ldr	x20, [x8, #3784]
  43dc80:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43dc84:	add	x1, x1, #0x9c5
  43dc88:	mov	w2, #0x5                   	// #5
  43dc8c:	bl	403700 <dcgettext@plt>
  43dc90:	mov	x1, x0
  43dc94:	mov	x0, x20
  43dc98:	mov	x2, x19
  43dc9c:	bl	403880 <fprintf@plt>
  43dca0:	mov	x0, x21
  43dca4:	bl	403510 <free@plt>
  43dca8:	mov	w0, wzr
  43dcac:	b	43dc5c <ferror@plt+0x3a3bc>
  43dcb0:	bl	4033f0 <abort@plt>
  43dcb4:	sub	sp, sp, #0x1a0
  43dcb8:	stp	x29, x30, [sp, #320]
  43dcbc:	add	x29, sp, #0x140
  43dcc0:	movi	v0.2d, #0x0
  43dcc4:	cmp	x2, #0x1
  43dcc8:	stp	x28, x27, [sp, #336]
  43dccc:	stp	x26, x25, [sp, #352]
  43dcd0:	stp	x24, x23, [sp, #368]
  43dcd4:	stp	x22, x21, [sp, #384]
  43dcd8:	stp	x20, x19, [sp, #400]
  43dcdc:	stp	x1, x2, [x29, #-40]
  43dce0:	stp	xzr, xzr, [x29, #-24]
  43dce4:	stp	q0, q0, [sp, #128]
  43dce8:	stp	q0, q0, [sp, #160]
  43dcec:	stp	q0, q0, [sp, #192]
  43dcf0:	stp	q0, q0, [sp, #224]
  43dcf4:	str	q0, [sp, #256]
  43dcf8:	b.lt	43e0e8 <ferror@plt+0x3a848>  // b.tstop
  43dcfc:	mov	x19, x3
  43dd00:	mov	x20, x2
  43dd04:	mov	x21, x1
  43dd08:	mov	x22, x0
  43dd0c:	mov	x26, xzr
  43dd10:	mov	x28, #0xffffffffffffffff    	// #-1
  43dd14:	stp	xzr, xzr, [sp, #16]
  43dd18:	str	wzr, [sp, #44]
  43dd1c:	stp	xzr, xzr, [sp]
  43dd20:	str	x2, [sp, #32]
  43dd24:	b	43dd8c <ferror@plt+0x3a4ec>
  43dd28:	sub	x1, x29, #0x28
  43dd2c:	add	x2, sp, #0x80
  43dd30:	mov	w6, #0x1                   	// #1
  43dd34:	mov	x0, x22
  43dd38:	mov	x3, x25
  43dd3c:	mov	w4, w28
  43dd40:	mov	x5, x27
  43dd44:	mov	x7, x19
  43dd48:	bl	43e174 <ferror@plt+0x3a8d4>
  43dd4c:	mov	x28, x21
  43dd50:	mov	x21, x20
  43dd54:	ldr	x20, [sp, #32]
  43dd58:	cbz	x0, 43e128 <ferror@plt+0x3a888>
  43dd5c:	ldrb	w3, [sp, #120]
  43dd60:	ldr	w6, [sp, #44]
  43dd64:	mov	x5, x0
  43dd68:	add	x0, sp, #0x80
  43dd6c:	mov	x1, x23
  43dd70:	mov	x2, x25
  43dd74:	mov	x4, x19
  43dd78:	bl	43ea5c <ferror@plt+0x3b1bc>
  43dd7c:	cbz	w0, 43e128 <ferror@plt+0x3a888>
  43dd80:	ldur	x26, [x29, #-24]
  43dd84:	cmp	x26, x20
  43dd88:	b.ge	43e0e8 <ferror@plt+0x3a848>  // b.tcont
  43dd8c:	ldr	x23, [x21, x26, lsl #3]
  43dd90:	add	x2, sp, #0x58
  43dd94:	mov	x0, x22
  43dd98:	mov	x1, x23
  43dd9c:	bl	403580 <bfd_coff_get_syment@plt>
  43dda0:	cbz	w0, 43e0f0 <ferror@plt+0x3a850>
  43dda4:	ldur	x25, [x29, #-16]
  43dda8:	ldrb	w8, [sp, #121]
  43ddac:	ldr	x24, [x23, #8]
  43ddb0:	add	x9, x26, #0x1
  43ddb4:	stur	x9, [x29, #-24]
  43ddb8:	add	x9, x25, x8
  43ddbc:	add	x9, x9, #0x1
  43ddc0:	stur	x9, [x29, #-16]
  43ddc4:	cbz	x8, 43ddf4 <ferror@plt+0x3a554>
  43ddc8:	add	x3, sp, #0x30
  43ddcc:	mov	x0, x22
  43ddd0:	mov	x1, x23
  43ddd4:	mov	w2, wzr
  43ddd8:	add	x27, sp, #0x30
  43dddc:	bl	4034c0 <bfd_coff_get_auxent@plt>
  43dde0:	cbz	w0, 43e0fc <ferror@plt+0x3a85c>
  43dde4:	ldrb	w26, [sp, #120]
  43dde8:	cmp	x25, x28
  43ddec:	b.eq	43de04 <ferror@plt+0x3a564>  // b.none
  43ddf0:	b	43de24 <ferror@plt+0x3a584>
  43ddf4:	mov	x27, xzr
  43ddf8:	ldrb	w26, [sp, #120]
  43ddfc:	cmp	x25, x28
  43de00:	b.ne	43de24 <ferror@plt+0x3a584>  // b.any
  43de04:	cmp	w26, #0x67
  43de08:	b.eq	43de24 <ferror@plt+0x3a584>  // b.none
  43de0c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43de10:	mov	x0, x19
  43de14:	add	x1, x1, #0xbf7
  43de18:	bl	432e1c <ferror@plt+0x2f57c>
  43de1c:	cbz	w0, 43e128 <ferror@plt+0x3a888>
  43de20:	ldrb	w26, [sp, #120]
  43de24:	sub	w8, w26, #0x2
  43de28:	cmp	w8, #0x68
  43de2c:	b.hi	43de54 <ferror@plt+0x3a5b4>  // b.pmore
  43de30:	adrp	x11, 451000 <warn@@Base+0x10e9c>
  43de34:	add	x11, x11, #0xb2e
  43de38:	adr	x9, 43dd80 <ferror@plt+0x3a4e0>
  43de3c:	ldrb	w10, [x11, x8]
  43de40:	add	x9, x9, x10, lsl #2
  43de44:	br	x9
  43de48:	ldrh	w8, [sp, #118]
  43de4c:	cbnz	w8, 43de90 <ferror@plt+0x3a5f0>
  43de50:	b	43dd80 <ferror@plt+0x3a4e0>
  43de54:	cmp	w26, #0x7f
  43de58:	b.eq	43de90 <ferror@plt+0x3a5f0>  // b.none
  43de5c:	cmp	w26, #0xff
  43de60:	b.eq	43dd80 <ferror@plt+0x3a4e0>  // b.none
  43de64:	ldrh	w4, [sp, #118]
  43de68:	sub	x1, x29, #0x28
  43de6c:	add	x2, sp, #0x80
  43de70:	mov	w6, #0x1                   	// #1
  43de74:	mov	x0, x22
  43de78:	mov	x3, x25
  43de7c:	mov	x5, x27
  43de80:	mov	x7, x19
  43de84:	bl	43e174 <ferror@plt+0x3a8d4>
  43de88:	cbnz	x0, 43dd5c <ferror@plt+0x3a4bc>
  43de8c:	b	43e128 <ferror@plt+0x3a888>
  43de90:	ldr	x8, [x22, #248]
  43de94:	mov	x20, x21
  43de98:	mov	x21, x28
  43de9c:	ldrh	w28, [sp, #118]
  43dea0:	ldp	w8, w9, [x8, #60]
  43dea4:	mov	w10, #0x2                   	// #2
  43dea8:	and	x9, x9, x28
  43deac:	lsl	x8, x10, x8
  43deb0:	cmp	x9, x8
  43deb4:	b.ne	43dd28 <ferror@plt+0x3a488>  // b.any
  43deb8:	ldrb	w8, [sp, #121]
  43debc:	cbz	w8, 43dfa4 <ferror@plt+0x3a704>
  43dec0:	ldr	x8, [x23, #32]
  43dec4:	ldr	x9, [x23, #16]
  43dec8:	ldr	x10, [sp, #56]
  43decc:	ldr	x8, [x8, #40]
  43ded0:	add	x8, x8, x9
  43ded4:	add	x8, x8, x10
  43ded8:	str	x8, [sp]
  43dedc:	b	43dfa8 <ferror@plt+0x3a708>
  43dee0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43dee4:	mov	x0, x24
  43dee8:	add	x1, x1, #0xc42
  43deec:	bl	4034a0 <strcmp@plt>
  43def0:	cbz	w0, 43dfdc <ferror@plt+0x3a73c>
  43def4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43def8:	mov	x0, x24
  43defc:	add	x1, x1, #0xc46
  43df00:	bl	4034a0 <strcmp@plt>
  43df04:	cbnz	w0, 43dd80 <ferror@plt+0x3a4e0>
  43df08:	ldr	x8, [x23, #32]
  43df0c:	ldr	x9, [x23, #16]
  43df10:	mov	x0, x19
  43df14:	ldr	x8, [x8, #40]
  43df18:	add	x1, x8, x9
  43df1c:	bl	4332c8 <ferror@plt+0x2fa28>
  43df20:	cbnz	w0, 43dd80 <ferror@plt+0x3a4e0>
  43df24:	b	43e128 <ferror@plt+0x3a888>
  43df28:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43df2c:	mov	x0, x24
  43df30:	add	x1, x1, #0xc01
  43df34:	bl	4034a0 <strcmp@plt>
  43df38:	cbz	w0, 43dffc <ferror@plt+0x3a75c>
  43df3c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43df40:	mov	x0, x24
  43df44:	add	x1, x1, #0xc29
  43df48:	bl	4034a0 <strcmp@plt>
  43df4c:	cbnz	w0, 43dd80 <ferror@plt+0x3a4e0>
  43df50:	ldr	w8, [sp, #44]
  43df54:	cbz	w8, 43e14c <ferror@plt+0x3a8ac>
  43df58:	ldr	x8, [x23, #32]
  43df5c:	ldr	x9, [x23, #16]
  43df60:	mov	x0, x19
  43df64:	ldr	x8, [x8, #40]
  43df68:	add	x8, x8, x9
  43df6c:	ldr	x9, [sp]
  43df70:	cmp	x8, x9
  43df74:	csel	x1, x8, x9, hi  // hi = pmore
  43df78:	bl	433194 <ferror@plt+0x2f8f4>
  43df7c:	cbz	w0, 43e128 <ferror@plt+0x3a888>
  43df80:	str	xzr, [sp]
  43df84:	str	wzr, [sp, #44]
  43df88:	b	43dd80 <ferror@plt+0x3a4e0>
  43df8c:	ldr	x28, [sp, #104]
  43df90:	mov	x0, x19
  43df94:	mov	x1, x24
  43df98:	bl	432e1c <ferror@plt+0x2f57c>
  43df9c:	cbnz	w0, 43dd80 <ferror@plt+0x3a4e0>
  43dfa0:	b	43e128 <ferror@plt+0x3a888>
  43dfa4:	str	xzr, [sp]
  43dfa8:	ldr	x8, [x22, #8]
  43dfac:	mov	x0, x22
  43dfb0:	mov	x1, x23
  43dfb4:	ldr	x8, [x8, #560]
  43dfb8:	blr	x8
  43dfbc:	stp	w26, w28, [sp, #16]
  43dfc0:	mov	w8, w28
  43dfc4:	mov	x28, x21
  43dfc8:	mov	x21, x20
  43dfcc:	ldr	x20, [sp, #32]
  43dfd0:	str	x0, [sp, #8]
  43dfd4:	str	x24, [sp, #24]
  43dfd8:	b	43dd80 <ferror@plt+0x3a4e0>
  43dfdc:	ldr	x8, [x23, #32]
  43dfe0:	ldr	x9, [x23, #16]
  43dfe4:	mov	x0, x19
  43dfe8:	ldr	x8, [x8, #40]
  43dfec:	add	x1, x8, x9
  43dff0:	bl	433218 <ferror@plt+0x2f978>
  43dff4:	cbnz	w0, 43dd80 <ferror@plt+0x3a4e0>
  43dff8:	b	43e128 <ferror@plt+0x3a888>
  43dffc:	ldr	x8, [sp, #24]
  43e000:	cbz	x8, 43e158 <ferror@plt+0x3a8b8>
  43e004:	ldr	x8, [x22, #248]
  43e008:	ldr	w10, [sp, #20]
  43e00c:	sub	x1, x29, #0x28
  43e010:	add	x2, sp, #0x80
  43e014:	ldr	w9, [x8, #68]
  43e018:	ldr	w8, [x8, #56]
  43e01c:	mov	x0, x22
  43e020:	mov	x3, x25
  43e024:	asr	w9, w10, w9
  43e028:	bic	w9, w9, w8
  43e02c:	and	w8, w8, w10
  43e030:	orr	w4, w9, w8
  43e034:	mov	x5, x27
  43e038:	mov	w6, wzr
  43e03c:	mov	x7, x19
  43e040:	bl	43e174 <ferror@plt+0x3a8d4>
  43e044:	cbz	x0, 43e128 <ferror@plt+0x3a888>
  43e048:	ldr	w8, [sp, #16]
  43e04c:	mov	x2, x0
  43e050:	mov	w3, #0x1                   	// #1
  43e054:	cmp	w8, #0x2
  43e058:	b.eq	43e068 <ferror@plt+0x3a7c8>  // b.none
  43e05c:	cmp	w8, #0x7f
  43e060:	b.eq	43e068 <ferror@plt+0x3a7c8>  // b.none
  43e064:	mov	w3, wzr
  43e068:	ldr	x8, [x23, #32]
  43e06c:	ldr	x9, [x23, #16]
  43e070:	ldr	x1, [sp, #24]
  43e074:	mov	x0, x19
  43e078:	ldr	x8, [x8, #40]
  43e07c:	add	x4, x8, x9
  43e080:	bl	432f94 <ferror@plt+0x2f6f4>
  43e084:	cbz	w0, 43e128 <ferror@plt+0x3a888>
  43e088:	ldr	x11, [sp, #8]
  43e08c:	cbz	x11, 43e0d4 <ferror@plt+0x3a834>
  43e090:	ldr	x9, [x23, #32]
  43e094:	ldrh	w8, [sp, #56]
  43e098:	ldrb	w10, [sp, #121]
  43e09c:	add	x25, x11, #0x18
  43e0a0:	ldr	x23, [x9, #40]
  43e0a4:	sub	w8, w8, #0x1
  43e0a8:	cmp	w10, #0x0
  43e0ac:	csel	w24, wzr, w8, eq  // eq = none
  43e0b0:	ldur	w8, [x25, #-8]
  43e0b4:	cbz	w8, 43e0d4 <ferror@plt+0x3a834>
  43e0b8:	ldr	x9, [x25], #16
  43e0bc:	add	w1, w8, w24
  43e0c0:	mov	x0, x19
  43e0c4:	add	x2, x9, x23
  43e0c8:	bl	433344 <ferror@plt+0x2faa4>
  43e0cc:	cbnz	w0, 43e0b0 <ferror@plt+0x3a810>
  43e0d0:	b	43e128 <ferror@plt+0x3a888>
  43e0d4:	mov	w8, #0x1                   	// #1
  43e0d8:	stp	xzr, xzr, [sp, #8]
  43e0dc:	str	xzr, [sp, #24]
  43e0e0:	str	w8, [sp, #44]
  43e0e4:	b	43dd80 <ferror@plt+0x3a4e0>
  43e0e8:	mov	w0, #0x1                   	// #1
  43e0ec:	b	43e12c <ferror@plt+0x3a88c>
  43e0f0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e0f4:	add	x1, x1, #0xbb9
  43e0f8:	b	43e104 <ferror@plt+0x3a864>
  43e0fc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e100:	add	x1, x1, #0xbd8
  43e104:	mov	w2, #0x5                   	// #5
  43e108:	mov	x0, xzr
  43e10c:	bl	403700 <dcgettext@plt>
  43e110:	mov	x19, x0
  43e114:	bl	403250 <bfd_get_error@plt>
  43e118:	bl	4036e0 <bfd_errmsg@plt>
  43e11c:	mov	x1, x0
  43e120:	mov	x0, x19
  43e124:	bl	43f2a8 <ferror@plt+0x3ba08>
  43e128:	mov	w0, wzr
  43e12c:	ldp	x20, x19, [sp, #400]
  43e130:	ldp	x22, x21, [sp, #384]
  43e134:	ldp	x24, x23, [sp, #368]
  43e138:	ldp	x26, x25, [sp, #352]
  43e13c:	ldp	x28, x27, [sp, #336]
  43e140:	ldp	x29, x30, [sp, #320]
  43e144:	add	sp, sp, #0x1a0
  43e148:	ret
  43e14c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e150:	add	x1, x1, #0xc2d
  43e154:	b	43e160 <ferror@plt+0x3a8c0>
  43e158:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e15c:	add	x1, x1, #0xc05
  43e160:	mov	w2, #0x5                   	// #5
  43e164:	mov	x0, xzr
  43e168:	bl	403700 <dcgettext@plt>
  43e16c:	mov	x1, x25
  43e170:	b	43e124 <ferror@plt+0x3a884>
  43e174:	sub	sp, sp, #0xa0
  43e178:	stp	x29, x30, [sp, #64]
  43e17c:	stp	x28, x27, [sp, #80]
  43e180:	stp	x26, x25, [sp, #96]
  43e184:	stp	x24, x23, [sp, #112]
  43e188:	stp	x22, x21, [sp, #128]
  43e18c:	stp	x20, x19, [sp, #144]
  43e190:	ldr	x8, [x0, #248]
  43e194:	mov	x20, x7
  43e198:	mov	w24, w4
  43e19c:	mov	x21, x3
  43e1a0:	ldr	w9, [x8, #56]
  43e1a4:	mov	x19, x2
  43e1a8:	mov	x25, x0
  43e1ac:	mov	x23, x1
  43e1b0:	bics	wzr, w4, w9
  43e1b4:	add	x29, sp, #0x40
  43e1b8:	b.eq	43e22c <ferror@plt+0x3a98c>  // b.none
  43e1bc:	mvn	w10, w9
  43e1c0:	and	w12, w9, w24
  43e1c4:	ldp	w9, w11, [x8, #64]
  43e1c8:	ldr	w8, [x8, #60]
  43e1cc:	mov	w13, #0x1                   	// #1
  43e1d0:	asr	w11, w24, w11
  43e1d4:	and	w9, w9, w24
  43e1d8:	lsl	x13, x13, x8
  43e1dc:	and	w10, w11, w10
  43e1e0:	cmp	x13, x9
  43e1e4:	orr	w4, w10, w12
  43e1e8:	b.ne	43e310 <ferror@plt+0x3aa70>  // b.any
  43e1ec:	mov	x0, x25
  43e1f0:	mov	x1, x23
  43e1f4:	mov	x2, x19
  43e1f8:	mov	x3, x21
  43e1fc:	mov	x7, x20
  43e200:	bl	43e174 <ferror@plt+0x3a8d4>
  43e204:	mov	x1, x0
  43e208:	mov	x0, x20
  43e20c:	ldp	x20, x19, [sp, #144]
  43e210:	ldp	x22, x21, [sp, #128]
  43e214:	ldp	x24, x23, [sp, #112]
  43e218:	ldp	x26, x25, [sp, #96]
  43e21c:	ldp	x28, x27, [sp, #80]
  43e220:	ldp	x29, x30, [sp, #64]
  43e224:	add	sp, sp, #0xa0
  43e228:	b	433d18 <ferror@plt+0x30478>
  43e22c:	cbz	x5, 43e368 <ferror@plt+0x3aac8>
  43e230:	ldr	x22, [x5]
  43e234:	cmp	x22, #0x1
  43e238:	b.lt	43e368 <ferror@plt+0x3aac8>  // b.tstop
  43e23c:	mov	w8, #0x3e8f                	// #16015
  43e240:	cmp	x22, x8
  43e244:	b.gt	43ea40 <ferror@plt+0x3b1a0>
  43e248:	ldr	x8, [x19]
  43e24c:	cmp	x8, #0x0
  43e250:	cset	w9, eq  // eq = none
  43e254:	cmp	x22, #0x10
  43e258:	b.ge	43e2e0 <ferror@plt+0x3aa40>  // b.tcont
  43e25c:	mov	x21, x22
  43e260:	cbz	w9, 43e28c <ferror@plt+0x3a9ec>
  43e264:	mov	w0, #0x88                  	// #136
  43e268:	bl	403290 <xmalloc@plt>
  43e26c:	movi	v0.2d, #0x0
  43e270:	str	x0, [x19]
  43e274:	stp	q0, q0, [x0]
  43e278:	stp	q0, q0, [x0, #32]
  43e27c:	stp	q0, q0, [x0, #64]
  43e280:	stp	q0, q0, [x0, #96]
  43e284:	str	xzr, [x0, #128]
  43e288:	ldr	x8, [x19]
  43e28c:	add	x1, x8, x21, lsl #3
  43e290:	ldr	x22, [x1, #8]!
  43e294:	cbnz	x22, 43e8c8 <ferror@plt+0x3b028>
  43e298:	mov	x0, x20
  43e29c:	ldp	x20, x19, [sp, #144]
  43e2a0:	ldp	x22, x21, [sp, #128]
  43e2a4:	ldp	x24, x23, [sp, #112]
  43e2a8:	ldp	x26, x25, [sp, #96]
  43e2ac:	ldp	x28, x27, [sp, #80]
  43e2b0:	ldp	x29, x30, [sp, #64]
  43e2b4:	mov	x2, xzr
  43e2b8:	add	sp, sp, #0xa0
  43e2bc:	b	433a60 <ferror@plt+0x301c0>
  43e2c0:	mov	x19, x8
  43e2c4:	ldr	x8, [x8]
  43e2c8:	sub	x21, x22, #0x10
  43e2cc:	cmp	x8, #0x0
  43e2d0:	cset	w9, eq  // eq = none
  43e2d4:	cmp	x22, #0x1f
  43e2d8:	mov	x22, x21
  43e2dc:	b.le	43e260 <ferror@plt+0x3a9c0>
  43e2e0:	tbz	w9, #0, 43e2c0 <ferror@plt+0x3aa20>
  43e2e4:	mov	w0, #0x88                  	// #136
  43e2e8:	bl	403290 <xmalloc@plt>
  43e2ec:	movi	v0.2d, #0x0
  43e2f0:	str	x0, [x19]
  43e2f4:	stp	q0, q0, [x0]
  43e2f8:	stp	q0, q0, [x0, #32]
  43e2fc:	stp	q0, q0, [x0, #64]
  43e300:	stp	q0, q0, [x0, #96]
  43e304:	str	xzr, [x0, #128]
  43e308:	ldr	x8, [x19]
  43e30c:	b	43e2c0 <ferror@plt+0x3aa20>
  43e310:	mov	w10, #0x2                   	// #2
  43e314:	lsl	x10, x10, x8
  43e318:	cmp	x10, x9
  43e31c:	b.ne	43e3c0 <ferror@plt+0x3ab20>  // b.any
  43e320:	mov	x0, x25
  43e324:	mov	x1, x23
  43e328:	mov	x2, x19
  43e32c:	mov	x3, x21
  43e330:	mov	x7, x20
  43e334:	bl	43e174 <ferror@plt+0x3a8d4>
  43e338:	mov	x1, x0
  43e33c:	mov	x0, x20
  43e340:	ldp	x20, x19, [sp, #144]
  43e344:	ldp	x22, x21, [sp, #128]
  43e348:	ldp	x24, x23, [sp, #112]
  43e34c:	ldp	x26, x25, [sp, #96]
  43e350:	ldp	x28, x27, [sp, #80]
  43e354:	ldp	x29, x30, [sp, #64]
  43e358:	mov	x2, xzr
  43e35c:	mov	w3, wzr
  43e360:	add	sp, sp, #0xa0
  43e364:	b	433d80 <ferror@plt+0x304e0>
  43e368:	cmp	w6, #0x0
  43e36c:	csel	x4, xzr, x5, eq  // eq = none
  43e370:	cmp	w24, #0x10
  43e374:	b.hi	43e384 <ferror@plt+0x3aae4>  // b.pmore
  43e378:	add	x8, x19, w24, uxtw #3
  43e37c:	ldr	x22, [x8, #8]
  43e380:	cbnz	x22, 43e8c8 <ferror@plt+0x3b028>
  43e384:	cmp	w24, #0x10
  43e388:	b.hi	43e7a4 <ferror@plt+0x3af04>  // b.pmore
  43e38c:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43e390:	mov	w8, w24
  43e394:	add	x9, x9, #0xb97
  43e398:	adr	x10, 43e3a8 <ferror@plt+0x3ab08>
  43e39c:	ldrb	w11, [x9, x8]
  43e3a0:	add	x10, x10, x11, lsl #2
  43e3a4:	br	x10
  43e3a8:	mov	x0, x20
  43e3ac:	bl	433abc <ferror@plt+0x3021c>
  43e3b0:	adrp	x1, 455000 <warn@@Base+0x14e9c>
  43e3b4:	mov	x2, x0
  43e3b8:	add	x1, x1, #0xbf
  43e3bc:	b	43e748 <ferror@plt+0x3aea8>
  43e3c0:	mov	w10, #0x3                   	// #3
  43e3c4:	lsl	x8, x10, x8
  43e3c8:	cmp	x8, x9
  43e3cc:	b.ne	43e48c <ferror@plt+0x3abec>  // b.any
  43e3d0:	cbz	x5, 43e4b0 <ferror@plt+0x3ac10>
  43e3d4:	mov	x8, x5
  43e3d8:	ldrh	w22, [x8, #16]!
  43e3dc:	cbz	x22, 43e400 <ferror@plt+0x3ab60>
  43e3e0:	mov	w9, wzr
  43e3e4:	mov	x11, x8
  43e3e8:	ldrh	w10, [x8, #2]!
  43e3ec:	cmp	w9, #0x1
  43e3f0:	strh	w10, [x11]
  43e3f4:	b.hi	43e400 <ferror@plt+0x3ab60>  // b.pmore
  43e3f8:	add	w9, w9, #0x1
  43e3fc:	cbnz	w10, 43e3e4 <ferror@plt+0x3ab44>
  43e400:	mov	x0, x25
  43e404:	mov	x1, x23
  43e408:	mov	x2, x19
  43e40c:	mov	x3, x21
  43e410:	mov	w6, wzr
  43e414:	mov	x7, x20
  43e418:	strh	wzr, [x8]
  43e41c:	bl	43e174 <ferror@plt+0x3a8d4>
  43e420:	mov	x21, x0
  43e424:	sub	x22, x22, #0x1
  43e428:	ldr	x2, [x19, #40]
  43e42c:	cbnz	x2, 43e458 <ferror@plt+0x3abb8>
  43e430:	mov	w1, #0x4                   	// #4
  43e434:	mov	x0, x20
  43e438:	bl	433ae4 <ferror@plt+0x30244>
  43e43c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e440:	mov	x2, x0
  43e444:	add	x1, x1, #0x83d
  43e448:	mov	x0, x20
  43e44c:	bl	434518 <ferror@plt+0x30c78>
  43e450:	mov	x2, x0
  43e454:	str	x0, [x19, #40]
  43e458:	mov	x0, x20
  43e45c:	mov	x1, x21
  43e460:	mov	x4, x22
  43e464:	ldp	x20, x19, [sp, #144]
  43e468:	ldp	x22, x21, [sp, #128]
  43e46c:	ldp	x24, x23, [sp, #112]
  43e470:	ldp	x26, x25, [sp, #96]
  43e474:	ldp	x28, x27, [sp, #80]
  43e478:	ldp	x29, x30, [sp, #64]
  43e47c:	mov	x3, xzr
  43e480:	mov	w5, wzr
  43e484:	add	sp, sp, #0xa0
  43e488:	b	433eb4 <ferror@plt+0x30614>
  43e48c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e490:	add	x1, x1, #0xc4a
  43e494:	mov	w2, #0x5                   	// #5
  43e498:	mov	x0, xzr
  43e49c:	bl	403700 <dcgettext@plt>
  43e4a0:	mov	w1, w24
  43e4a4:	bl	43f2a8 <ferror@plt+0x3ba08>
  43e4a8:	mov	x22, xzr
  43e4ac:	b	43e8c8 <ferror@plt+0x3b028>
  43e4b0:	mov	x0, x25
  43e4b4:	mov	x1, x23
  43e4b8:	mov	x2, x19
  43e4bc:	mov	x3, x21
  43e4c0:	mov	w6, wzr
  43e4c4:	mov	x7, x20
  43e4c8:	bl	43e174 <ferror@plt+0x3a8d4>
  43e4cc:	mov	x21, x0
  43e4d0:	mov	x22, #0xffffffffffffffff    	// #-1
  43e4d4:	ldr	x2, [x19, #40]
  43e4d8:	cbnz	x2, 43e458 <ferror@plt+0x3abb8>
  43e4dc:	b	43e430 <ferror@plt+0x3ab90>
  43e4e0:	mov	w1, #0x4                   	// #4
  43e4e4:	mov	w2, #0x1                   	// #1
  43e4e8:	mov	x0, x20
  43e4ec:	bl	433ae4 <ferror@plt+0x30244>
  43e4f0:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e4f4:	mov	x2, x0
  43e4f8:	add	x1, x1, #0x834
  43e4fc:	b	43e748 <ferror@plt+0x3aea8>
  43e500:	cbz	x4, 43e7bc <ferror@plt+0x3af1c>
  43e504:	ldr	x24, [x4, #24]
  43e508:	mov	w0, #0x50                  	// #80
  43e50c:	bl	403290 <xmalloc@plt>
  43e510:	mov	x27, x0
  43e514:	mov	w0, #0x50                  	// #80
  43e518:	bl	403290 <xmalloc@plt>
  43e51c:	ldr	x8, [x23, #24]
  43e520:	mov	x22, x0
  43e524:	cmp	x8, x24
  43e528:	b.ge	43e93c <ferror@plt+0x3b09c>  // b.tcont
  43e52c:	mov	w8, #0xa                   	// #10
  43e530:	stp	x8, xzr, [sp, #8]
  43e534:	b	43e548 <ferror@plt+0x3aca8>
  43e538:	cmp	w9, #0x66
  43e53c:	b.eq	43e940 <ferror@plt+0x3b0a0>  // b.none
  43e540:	cmp	x8, x24
  43e544:	b.ge	43e940 <ferror@plt+0x3b0a0>  // b.tcont
  43e548:	ldp	x9, x8, [x23, #8]
  43e54c:	cmp	x8, x9
  43e550:	b.ge	43e940 <ferror@plt+0x3b0a0>  // b.tcont
  43e554:	ldr	x9, [x23]
  43e558:	add	x2, sp, #0x18
  43e55c:	mov	x0, x25
  43e560:	ldr	x26, [x9, x8, lsl #3]
  43e564:	mov	x1, x26
  43e568:	bl	403580 <bfd_coff_get_syment@plt>
  43e56c:	cbz	w0, 43e9d8 <ferror@plt+0x3b138>
  43e570:	ldp	x8, x9, [x23, #16]
  43e574:	add	x8, x8, #0x1
  43e578:	str	x8, [x23, #16]
  43e57c:	ldrb	w8, [sp, #57]
  43e580:	add	x8, x8, x9
  43e584:	add	x8, x8, #0x1
  43e588:	str	x8, [x23, #24]
  43e58c:	ldrb	w9, [sp, #56]
  43e590:	cmp	w9, #0x10
  43e594:	b.ne	43e538 <ferror@plt+0x3ac98>  // b.any
  43e598:	ldr	x8, [sp, #16]
  43e59c:	add	w28, w8, #0x1
  43e5a0:	ldr	x8, [sp, #8]
  43e5a4:	cmp	w28, w8
  43e5a8:	b.lt	43e5dc <ferror@plt+0x3ad3c>  // b.tstop
  43e5ac:	add	w8, w8, #0xa
  43e5b0:	mov	x0, x27
  43e5b4:	sbfiz	x27, x8, #3, #32
  43e5b8:	mov	x1, x27
  43e5bc:	str	x8, [sp, #8]
  43e5c0:	bl	4031e0 <xrealloc@plt>
  43e5c4:	mov	x8, x0
  43e5c8:	mov	x0, x22
  43e5cc:	mov	x1, x27
  43e5d0:	mov	x27, x8
  43e5d4:	bl	4031e0 <xrealloc@plt>
  43e5d8:	mov	x22, x0
  43e5dc:	ldr	x9, [sp, #16]
  43e5e0:	ldr	x8, [x26, #8]
  43e5e4:	sbfiz	x9, x9, #3, #32
  43e5e8:	str	x8, [x27, x9]
  43e5ec:	ldr	x8, [x26, #32]
  43e5f0:	ldr	x10, [x26, #16]
  43e5f4:	ldr	x8, [x8, #40]
  43e5f8:	add	x8, x8, x10
  43e5fc:	str	x8, [x22, x9]
  43e600:	ldr	x8, [x23, #24]
  43e604:	mov	w9, w28
  43e608:	str	x9, [sp, #16]
  43e60c:	cmp	x8, x24
  43e610:	b.lt	43e548 <ferror@plt+0x3aca8>  // b.tstop
  43e614:	b	43e940 <ferror@plt+0x3b0a0>
  43e618:	mov	w1, #0x1                   	// #1
  43e61c:	mov	x0, x20
  43e620:	mov	w2, wzr
  43e624:	bl	433ae4 <ferror@plt+0x30244>
  43e628:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e62c:	mov	x2, x0
  43e630:	add	x1, x1, #0x6c0
  43e634:	b	43e748 <ferror@plt+0x3aea8>
  43e638:	mov	w1, #0x4                   	// #4
  43e63c:	mov	x0, x20
  43e640:	mov	w2, wzr
  43e644:	bl	433ae4 <ferror@plt+0x30244>
  43e648:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e64c:	mov	x2, x0
  43e650:	add	x1, x1, #0x83d
  43e654:	b	43e748 <ferror@plt+0x3aea8>
  43e658:	mov	w1, #0x2                   	// #2
  43e65c:	mov	w2, #0x1                   	// #1
  43e660:	mov	x0, x20
  43e664:	bl	433ae4 <ferror@plt+0x30244>
  43e668:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e66c:	mov	x2, x0
  43e670:	add	x1, x1, #0x6c5
  43e674:	b	43e748 <ferror@plt+0x3aea8>
  43e678:	mov	w1, #0x4                   	// #4
  43e67c:	mov	x0, x20
  43e680:	mov	w2, wzr
  43e684:	bl	433ae4 <ferror@plt+0x30244>
  43e688:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e68c:	mov	x2, x0
  43e690:	add	x1, x1, #0x6dd
  43e694:	b	43e748 <ferror@plt+0x3aea8>
  43e698:	mov	w1, #0x1                   	// #1
  43e69c:	mov	w2, #0x1                   	// #1
  43e6a0:	mov	x0, x20
  43e6a4:	bl	433ae4 <ferror@plt+0x30244>
  43e6a8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e6ac:	mov	x2, x0
  43e6b0:	add	x1, x1, #0x6b7
  43e6b4:	b	43e748 <ferror@plt+0x3aea8>
  43e6b8:	mov	w1, #0x2                   	// #2
  43e6bc:	mov	x0, x20
  43e6c0:	mov	w2, wzr
  43e6c4:	bl	433ae4 <ferror@plt+0x30244>
  43e6c8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e6cc:	mov	x2, x0
  43e6d0:	add	x1, x1, #0x6ce
  43e6d4:	b	43e748 <ferror@plt+0x3aea8>
  43e6d8:	mov	w1, #0x4                   	// #4
  43e6dc:	mov	x0, x20
  43e6e0:	bl	433b20 <ferror@plt+0x30280>
  43e6e4:	adrp	x1, 455000 <warn@@Base+0x14e9c>
  43e6e8:	mov	x2, x0
  43e6ec:	add	x1, x1, #0xfe
  43e6f0:	b	43e748 <ferror@plt+0x3aea8>
  43e6f4:	mov	w1, #0x8                   	// #8
  43e6f8:	mov	x0, x20
  43e6fc:	bl	433b20 <ferror@plt+0x30280>
  43e700:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e704:	mov	x2, x0
  43e708:	add	x1, x1, #0x6e7
  43e70c:	b	43e748 <ferror@plt+0x3aea8>
  43e710:	mov	w1, #0x4                   	// #4
  43e714:	mov	w2, #0x1                   	// #1
  43e718:	mov	x0, x20
  43e71c:	bl	433ae4 <ferror@plt+0x30244>
  43e720:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e724:	mov	x2, x0
  43e728:	add	x1, x1, #0x6d4
  43e72c:	b	43e748 <ferror@plt+0x3aea8>
  43e730:	mov	w1, #0xc                   	// #12
  43e734:	mov	x0, x20
  43e738:	bl	433b20 <ferror@plt+0x30280>
  43e73c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e740:	mov	x2, x0
  43e744:	add	x1, x1, #0x6e2
  43e748:	mov	x0, x20
  43e74c:	bl	434518 <ferror@plt+0x30c78>
  43e750:	mov	x22, x0
  43e754:	cmp	w24, #0x10
  43e758:	b.hi	43e8c8 <ferror@plt+0x3b028>  // b.pmore
  43e75c:	add	x8, x19, w24, uxtw #3
  43e760:	b	43e8c4 <ferror@plt+0x3b024>
  43e764:	cbz	x4, 43e7cc <ferror@plt+0x3af2c>
  43e768:	mov	w3, #0x9                   	// #9
  43e76c:	mov	x0, x25
  43e770:	mov	x1, x23
  43e774:	mov	x2, x19
  43e778:	mov	x5, x20
  43e77c:	bl	43ec6c <ferror@plt+0x3b3cc>
  43e780:	b	43e7e0 <ferror@plt+0x3af40>
  43e784:	cbz	x4, 43e858 <ferror@plt+0x3afb8>
  43e788:	mov	w3, #0x8                   	// #8
  43e78c:	mov	x0, x25
  43e790:	mov	x1, x23
  43e794:	mov	x2, x19
  43e798:	mov	x5, x20
  43e79c:	bl	43ec6c <ferror@plt+0x3b3cc>
  43e7a0:	b	43e86c <ferror@plt+0x3afcc>
  43e7a4:	mov	x0, x20
  43e7a8:	bl	433abc <ferror@plt+0x3021c>
  43e7ac:	mov	x22, x0
  43e7b0:	cmp	w24, #0x10
  43e7b4:	b.ls	43e75c <ferror@plt+0x3aebc>  // b.plast
  43e7b8:	b	43e8c8 <ferror@plt+0x3b028>
  43e7bc:	mov	x0, x20
  43e7c0:	mov	x1, xzr
  43e7c4:	mov	x2, xzr
  43e7c8:	b	43e954 <ferror@plt+0x3b0b4>
  43e7cc:	mov	x0, x20
  43e7d0:	mov	w1, wzr
  43e7d4:	mov	x2, xzr
  43e7d8:	mov	x3, xzr
  43e7dc:	bl	433bb0 <ferror@plt+0x30310>
  43e7e0:	mov	w8, #0x3e8f                	// #16015
  43e7e4:	mov	x22, x0
  43e7e8:	cmp	x21, x8
  43e7ec:	b.gt	43ea24 <ferror@plt+0x3b184>
  43e7f0:	ldr	x8, [x19]
  43e7f4:	cmp	x8, #0x0
  43e7f8:	cset	w9, eq  // eq = none
  43e7fc:	cmp	x21, #0x10
  43e800:	b.ge	43e828 <ferror@plt+0x3af88>  // b.tcont
  43e804:	b	43e97c <ferror@plt+0x3b0dc>
  43e808:	mov	x19, x8
  43e80c:	ldr	x8, [x8]
  43e810:	sub	x20, x21, #0x10
  43e814:	cmp	x8, #0x0
  43e818:	cset	w9, eq  // eq = none
  43e81c:	cmp	x21, #0x1f
  43e820:	mov	x21, x20
  43e824:	b.le	43e894 <ferror@plt+0x3aff4>
  43e828:	tbz	w9, #0, 43e808 <ferror@plt+0x3af68>
  43e82c:	mov	w0, #0x88                  	// #136
  43e830:	bl	403290 <xmalloc@plt>
  43e834:	movi	v0.2d, #0x0
  43e838:	str	x0, [x19]
  43e83c:	stp	q0, q0, [x0]
  43e840:	stp	q0, q0, [x0, #32]
  43e844:	stp	q0, q0, [x0, #64]
  43e848:	stp	q0, q0, [x0, #96]
  43e84c:	str	xzr, [x0, #128]
  43e850:	ldr	x8, [x19]
  43e854:	b	43e808 <ferror@plt+0x3af68>
  43e858:	mov	w1, #0x1                   	// #1
  43e85c:	mov	x0, x20
  43e860:	mov	x2, xzr
  43e864:	mov	x3, xzr
  43e868:	bl	433bb0 <ferror@plt+0x30310>
  43e86c:	mov	w8, #0x3e8f                	// #16015
  43e870:	mov	x22, x0
  43e874:	cmp	x21, x8
  43e878:	b.gt	43ea24 <ferror@plt+0x3b184>
  43e87c:	ldr	x8, [x19]
  43e880:	cmp	x8, #0x0
  43e884:	cset	w9, eq  // eq = none
  43e888:	cmp	x21, #0x10
  43e88c:	b.ge	43e90c <ferror@plt+0x3b06c>  // b.tcont
  43e890:	mov	x20, x21
  43e894:	cbz	w9, 43e8c0 <ferror@plt+0x3b020>
  43e898:	mov	w0, #0x88                  	// #136
  43e89c:	bl	403290 <xmalloc@plt>
  43e8a0:	movi	v0.2d, #0x0
  43e8a4:	str	x0, [x19]
  43e8a8:	stp	q0, q0, [x0]
  43e8ac:	stp	q0, q0, [x0, #32]
  43e8b0:	stp	q0, q0, [x0, #64]
  43e8b4:	stp	q0, q0, [x0, #96]
  43e8b8:	str	xzr, [x0, #128]
  43e8bc:	ldr	x8, [x19]
  43e8c0:	add	x8, x8, x20, lsl #3
  43e8c4:	str	x22, [x8, #8]
  43e8c8:	mov	x0, x22
  43e8cc:	ldp	x20, x19, [sp, #144]
  43e8d0:	ldp	x22, x21, [sp, #128]
  43e8d4:	ldp	x24, x23, [sp, #112]
  43e8d8:	ldp	x26, x25, [sp, #96]
  43e8dc:	ldp	x28, x27, [sp, #80]
  43e8e0:	ldp	x29, x30, [sp, #64]
  43e8e4:	add	sp, sp, #0xa0
  43e8e8:	ret
  43e8ec:	mov	x19, x8
  43e8f0:	ldr	x8, [x8]
  43e8f4:	sub	x20, x21, #0x10
  43e8f8:	cmp	x8, #0x0
  43e8fc:	cset	w9, eq  // eq = none
  43e900:	cmp	x21, #0x1f
  43e904:	mov	x21, x20
  43e908:	b.le	43e894 <ferror@plt+0x3aff4>
  43e90c:	tbz	w9, #0, 43e8ec <ferror@plt+0x3b04c>
  43e910:	mov	w0, #0x88                  	// #136
  43e914:	bl	403290 <xmalloc@plt>
  43e918:	movi	v0.2d, #0x0
  43e91c:	str	x0, [x19]
  43e920:	stp	q0, q0, [x0]
  43e924:	stp	q0, q0, [x0, #32]
  43e928:	stp	q0, q0, [x0, #64]
  43e92c:	stp	q0, q0, [x0, #96]
  43e930:	str	xzr, [x0, #128]
  43e934:	ldr	x8, [x19]
  43e938:	b	43e8ec <ferror@plt+0x3b04c>
  43e93c:	str	xzr, [sp, #16]
  43e940:	ldr	x8, [sp, #16]
  43e944:	mov	x0, x20
  43e948:	mov	x1, x27
  43e94c:	mov	x2, x22
  43e950:	str	xzr, [x27, w8, sxtw #3]
  43e954:	bl	433cbc <ferror@plt+0x3041c>
  43e958:	mov	x22, x0
  43e95c:	mov	w8, #0x3e8f                	// #16015
  43e960:	cmp	x21, x8
  43e964:	b.gt	43ea24 <ferror@plt+0x3b184>
  43e968:	ldr	x8, [x19]
  43e96c:	cmp	x8, #0x0
  43e970:	cset	w9, eq  // eq = none
  43e974:	cmp	x21, #0x10
  43e978:	b.ge	43e9a8 <ferror@plt+0x3b108>  // b.tcont
  43e97c:	mov	x20, x21
  43e980:	cbnz	w9, 43e898 <ferror@plt+0x3aff8>
  43e984:	b	43e8c0 <ferror@plt+0x3b020>
  43e988:	mov	x19, x8
  43e98c:	ldr	x8, [x8]
  43e990:	sub	x20, x21, #0x10
  43e994:	cmp	x8, #0x0
  43e998:	cset	w9, eq  // eq = none
  43e99c:	cmp	x21, #0x1f
  43e9a0:	mov	x21, x20
  43e9a4:	b.le	43e894 <ferror@plt+0x3aff4>
  43e9a8:	tbz	w9, #0, 43e988 <ferror@plt+0x3b0e8>
  43e9ac:	mov	w0, #0x88                  	// #136
  43e9b0:	bl	403290 <xmalloc@plt>
  43e9b4:	movi	v0.2d, #0x0
  43e9b8:	str	x0, [x19]
  43e9bc:	stp	q0, q0, [x0]
  43e9c0:	stp	q0, q0, [x0, #32]
  43e9c4:	stp	q0, q0, [x0, #64]
  43e9c8:	stp	q0, q0, [x0, #96]
  43e9cc:	str	xzr, [x0, #128]
  43e9d0:	ldr	x8, [x19]
  43e9d4:	b	43e988 <ferror@plt+0x3b0e8>
  43e9d8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43e9dc:	add	x1, x1, #0xbb9
  43e9e0:	mov	w2, #0x5                   	// #5
  43e9e4:	mov	x0, xzr
  43e9e8:	bl	403700 <dcgettext@plt>
  43e9ec:	mov	x20, x0
  43e9f0:	bl	403250 <bfd_get_error@plt>
  43e9f4:	bl	4036e0 <bfd_errmsg@plt>
  43e9f8:	mov	x1, x0
  43e9fc:	mov	x0, x20
  43ea00:	bl	43f2a8 <ferror@plt+0x3ba08>
  43ea04:	mov	x0, x27
  43ea08:	bl	403510 <free@plt>
  43ea0c:	mov	x0, x22
  43ea10:	bl	403510 <free@plt>
  43ea14:	mov	x22, xzr
  43ea18:	mov	w8, #0x3e8f                	// #16015
  43ea1c:	cmp	x21, x8
  43ea20:	b.le	43e968 <ferror@plt+0x3b0c8>
  43ea24:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ea28:	add	x1, x1, #0xc6e
  43ea2c:	mov	w2, #0x5                   	// #5
  43ea30:	mov	x0, xzr
  43ea34:	bl	403700 <dcgettext@plt>
  43ea38:	mov	x1, x21
  43ea3c:	bl	43f23c <ferror@plt+0x3b99c>
  43ea40:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ea44:	add	x1, x1, #0xc6e
  43ea48:	mov	w2, #0x5                   	// #5
  43ea4c:	mov	x0, xzr
  43ea50:	bl	403700 <dcgettext@plt>
  43ea54:	mov	x1, x22
  43ea58:	bl	43f23c <ferror@plt+0x3b99c>
  43ea5c:	stp	x29, x30, [sp, #-48]!
  43ea60:	and	w9, w3, #0xff
  43ea64:	sub	w8, w9, #0x1
  43ea68:	cmp	w8, #0x10
  43ea6c:	stp	x22, x21, [sp, #16]
  43ea70:	stp	x20, x19, [sp, #32]
  43ea74:	mov	x29, sp
  43ea78:	b.hi	43eb60 <ferror@plt+0x3b2c0>  // b.pmore
  43ea7c:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43ea80:	add	x9, x9, #0xba8
  43ea84:	adr	x10, 43ea94 <ferror@plt+0x3b1f4>
  43ea88:	ldrb	w11, [x9, x8]
  43ea8c:	add	x10, x10, x11, lsl #2
  43ea90:	br	x10
  43ea94:	ldr	x1, [x1, #8]
  43ea98:	mov	x21, x2
  43ea9c:	mov	x19, x0
  43eaa0:	mov	x0, x4
  43eaa4:	mov	x2, x5
  43eaa8:	bl	4341e0 <ferror@plt+0x30940>
  43eaac:	cbz	x0, 43ec28 <ferror@plt+0x3b388>
  43eab0:	mov	w8, #0x3e8f                	// #16015
  43eab4:	cmp	x21, x8
  43eab8:	b.gt	43ec50 <ferror@plt+0x3b3b0>
  43eabc:	ldr	x8, [x19]
  43eac0:	mov	x20, x0
  43eac4:	cmp	x8, #0x0
  43eac8:	cset	w9, eq  // eq = none
  43eacc:	cmp	x21, #0x10
  43ead0:	b.ge	43eb30 <ferror@plt+0x3b290>  // b.tcont
  43ead4:	mov	x22, x21
  43ead8:	cbz	w9, 43eb04 <ferror@plt+0x3b264>
  43eadc:	mov	w0, #0x88                  	// #136
  43eae0:	bl	403290 <xmalloc@plt>
  43eae4:	movi	v0.2d, #0x0
  43eae8:	str	x0, [x19]
  43eaec:	stp	q0, q0, [x0]
  43eaf0:	stp	q0, q0, [x0, #32]
  43eaf4:	stp	q0, q0, [x0, #64]
  43eaf8:	stp	q0, q0, [x0, #96]
  43eafc:	str	xzr, [x0, #128]
  43eb00:	ldr	x8, [x19]
  43eb04:	add	x8, x8, x22, lsl #3
  43eb08:	str	x20, [x8, #8]
  43eb0c:	b	43ec24 <ferror@plt+0x3b384>
  43eb10:	mov	x19, x8
  43eb14:	ldr	x8, [x8]
  43eb18:	sub	x22, x21, #0x10
  43eb1c:	cmp	x8, #0x0
  43eb20:	cset	w9, eq  // eq = none
  43eb24:	cmp	x21, #0x1f
  43eb28:	mov	x21, x22
  43eb2c:	b.le	43ead8 <ferror@plt+0x3b238>
  43eb30:	tbz	w9, #0, 43eb10 <ferror@plt+0x3b270>
  43eb34:	mov	w0, #0x88                  	// #136
  43eb38:	bl	403290 <xmalloc@plt>
  43eb3c:	movi	v0.2d, #0x0
  43eb40:	str	x0, [x19]
  43eb44:	stp	q0, q0, [x0]
  43eb48:	stp	q0, q0, [x0, #32]
  43eb4c:	stp	q0, q0, [x0, #64]
  43eb50:	stp	q0, q0, [x0, #96]
  43eb54:	str	xzr, [x0, #128]
  43eb58:	ldr	x8, [x19]
  43eb5c:	b	43eb10 <ferror@plt+0x3b270>
  43eb60:	cmp	w9, #0x7f
  43eb64:	b.ne	43ec24 <ferror@plt+0x3b384>  // b.any
  43eb68:	ldr	x8, [x1, #32]
  43eb6c:	ldp	x1, x9, [x1, #8]
  43eb70:	mov	w3, #0x1                   	// #1
  43eb74:	b	43ec08 <ferror@plt+0x3b368>
  43eb78:	ldr	x8, [x1, #32]
  43eb7c:	ldp	x1, x9, [x1, #8]
  43eb80:	mov	w3, #0x4                   	// #4
  43eb84:	b	43ec08 <ferror@plt+0x3b368>
  43eb88:	ldr	x8, [x1, #32]
  43eb8c:	ldp	x1, x9, [x1, #8]
  43eb90:	mov	w3, #0x1                   	// #1
  43eb94:	b	43eba4 <ferror@plt+0x3b304>
  43eb98:	ldr	x8, [x1, #32]
  43eb9c:	ldp	x1, x9, [x1, #8]
  43eba0:	mov	w3, #0x2                   	// #2
  43eba4:	ldr	x8, [x8, #40]
  43eba8:	add	x8, x8, x9
  43ebac:	mov	x0, x4
  43ebb0:	mov	x2, x5
  43ebb4:	mov	x4, x8
  43ebb8:	bl	4330cc <ferror@plt+0x2f82c>
  43ebbc:	cbnz	w0, 43ec24 <ferror@plt+0x3b384>
  43ebc0:	b	43ec28 <ferror@plt+0x3b388>
  43ebc4:	ldr	x9, [x1, #32]
  43ebc8:	ldp	x8, x10, [x1, #8]
  43ebcc:	cmp	w6, #0x0
  43ebd0:	mov	w11, #0x2                   	// #2
  43ebd4:	ldr	x9, [x9, #40]
  43ebd8:	cinc	w3, w11, ne  // ne = any
  43ebdc:	mov	x0, x4
  43ebe0:	mov	x1, x8
  43ebe4:	add	x9, x9, x10
  43ebe8:	mov	x2, x5
  43ebec:	mov	x4, x9
  43ebf0:	bl	433914 <ferror@plt+0x30074>
  43ebf4:	cbnz	w0, 43ec24 <ferror@plt+0x3b384>
  43ebf8:	b	43ec28 <ferror@plt+0x3b388>
  43ebfc:	ldr	x8, [x1, #32]
  43ec00:	ldp	x1, x9, [x1, #8]
  43ec04:	mov	w3, #0x5                   	// #5
  43ec08:	ldr	x8, [x8, #40]
  43ec0c:	add	x8, x8, x9
  43ec10:	mov	x0, x4
  43ec14:	mov	x2, x5
  43ec18:	mov	x4, x8
  43ec1c:	bl	433914 <ferror@plt+0x30074>
  43ec20:	cbz	w0, 43ec28 <ferror@plt+0x3b388>
  43ec24:	mov	w0, #0x1                   	// #1
  43ec28:	ldp	x20, x19, [sp, #32]
  43ec2c:	ldp	x22, x21, [sp, #16]
  43ec30:	ldp	x29, x30, [sp], #48
  43ec34:	ret
  43ec38:	ldr	x1, [x1, #8]
  43ec3c:	mov	x0, x4
  43ec40:	mov	x2, x5
  43ec44:	bl	434518 <ferror@plt+0x30c78>
  43ec48:	cbnz	x0, 43ec24 <ferror@plt+0x3b384>
  43ec4c:	b	43ec28 <ferror@plt+0x3b388>
  43ec50:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ec54:	add	x1, x1, #0xc6e
  43ec58:	mov	w2, #0x5                   	// #5
  43ec5c:	mov	x0, xzr
  43ec60:	bl	403700 <dcgettext@plt>
  43ec64:	mov	x1, x21
  43ec68:	bl	43f23c <ferror@plt+0x3b99c>
  43ec6c:	sub	sp, sp, #0xe0
  43ec70:	stp	x29, x30, [sp, #128]
  43ec74:	stp	x28, x27, [sp, #144]
  43ec78:	stp	x26, x25, [sp, #160]
  43ec7c:	stp	x24, x23, [sp, #176]
  43ec80:	stp	x22, x21, [sp, #192]
  43ec84:	stp	x20, x19, [sp, #208]
  43ec88:	stp	x2, x5, [sp, #32]
  43ec8c:	ldr	x19, [x4, #24]
  43ec90:	mov	x25, x0
  43ec94:	mov	w0, #0x50                  	// #80
  43ec98:	add	x29, sp, #0x80
  43ec9c:	mov	x20, x4
  43eca0:	str	w3, [sp, #20]
  43eca4:	mov	x24, x1
  43eca8:	bl	403290 <xmalloc@plt>
  43ecac:	ldr	x8, [x24, #24]
  43ecb0:	str	x19, [sp, #24]
  43ecb4:	cmp	x8, x19
  43ecb8:	mov	x19, x0
  43ecbc:	b.ge	43ee38 <ferror@plt+0x3b598>  // b.tcont
  43ecc0:	str	x20, [sp, #8]
  43ecc4:	mov	x23, xzr
  43ecc8:	mov	w20, #0xa                   	// #10
  43eccc:	b	43ece8 <ferror@plt+0x3b448>
  43ecd0:	str	x21, [x19, x23, lsl #3]
  43ecd4:	ldr	x8, [x24, #24]
  43ecd8:	ldr	x9, [sp, #24]
  43ecdc:	add	x23, x23, #0x1
  43ece0:	cmp	x8, x9
  43ece4:	b.ge	43ee40 <ferror@plt+0x3b5a0>  // b.tcont
  43ece8:	ldp	x9, x8, [x24, #8]
  43ecec:	cmp	x8, x9
  43ecf0:	b.ge	43ee40 <ferror@plt+0x3b5a0>  // b.tcont
  43ecf4:	ldr	x9, [x24]
  43ecf8:	sub	x2, x29, #0x28
  43ecfc:	mov	x0, x25
  43ed00:	ldr	x27, [x9, x8, lsl #3]
  43ed04:	mov	x1, x27
  43ed08:	bl	403580 <bfd_coff_get_syment@plt>
  43ed0c:	cbz	w0, 43ee68 <ferror@plt+0x3b5c8>
  43ed10:	ldp	x8, x28, [x24, #16]
  43ed14:	add	x8, x8, #0x1
  43ed18:	str	x8, [x24, #16]
  43ed1c:	ldurb	w8, [x29, #-7]
  43ed20:	add	x9, x28, x8
  43ed24:	add	x9, x9, #0x1
  43ed28:	str	x9, [x24, #24]
  43ed2c:	cbz	x8, 43ed8c <ferror@plt+0x3b4ec>
  43ed30:	add	x3, sp, #0x30
  43ed34:	mov	x0, x25
  43ed38:	mov	x1, x27
  43ed3c:	mov	w2, wzr
  43ed40:	add	x26, sp, #0x30
  43ed44:	bl	4034c0 <bfd_coff_get_auxent@plt>
  43ed48:	cbz	w0, 43ee74 <ferror@plt+0x3b5d4>
  43ed4c:	ldurb	w8, [x29, #-8]
  43ed50:	mov	x22, xzr
  43ed54:	cmp	w8, #0x11
  43ed58:	b.gt	43eda0 <ferror@plt+0x3b500>
  43ed5c:	cmp	w8, #0x8
  43ed60:	b.eq	43ed70 <ferror@plt+0x3b4d0>  // b.none
  43ed64:	cmp	w8, #0xb
  43ed68:	mov	x21, x22
  43ed6c:	b.ne	43edcc <ferror@plt+0x3b52c>  // b.any
  43ed70:	ldr	x8, [x27, #32]
  43ed74:	ldr	x9, [x27, #16]
  43ed78:	mov	x21, xzr
  43ed7c:	ldr	x8, [x8, #40]
  43ed80:	add	x8, x8, x9
  43ed84:	lsl	x22, x8, #3
  43ed88:	b	43edcc <ferror@plt+0x3b52c>
  43ed8c:	mov	x26, xzr
  43ed90:	ldurb	w8, [x29, #-8]
  43ed94:	mov	x22, xzr
  43ed98:	cmp	w8, #0x11
  43ed9c:	b.le	43ed5c <ferror@plt+0x3b4bc>
  43eda0:	cmp	w8, #0x12
  43eda4:	b.ne	43edc0 <ferror@plt+0x3b520>  // b.any
  43eda8:	ldr	x8, [x27, #32]
  43edac:	ldr	x9, [x27, #16]
  43edb0:	ldrh	w21, [sp, #58]
  43edb4:	ldr	x8, [x8, #40]
  43edb8:	add	x22, x8, x9
  43edbc:	b	43edcc <ferror@plt+0x3b52c>
  43edc0:	cmp	w8, #0x66
  43edc4:	mov	x21, x22
  43edc8:	b.eq	43ee40 <ferror@plt+0x3b5a0>  // b.none
  43edcc:	mov	x5, x26
  43edd0:	ldp	x2, x26, [sp, #32]
  43edd4:	ldurh	w4, [x29, #-10]
  43edd8:	mov	w6, #0x1                   	// #1
  43eddc:	mov	x0, x25
  43ede0:	mov	x1, x24
  43ede4:	mov	x3, x28
  43ede8:	mov	x7, x26
  43edec:	bl	43e174 <ferror@plt+0x3a8d4>
  43edf0:	ldr	x1, [x27, #8]
  43edf4:	mov	x2, x0
  43edf8:	mov	x0, x26
  43edfc:	mov	x3, x22
  43ee00:	mov	x4, x21
  43ee04:	mov	w5, wzr
  43ee08:	bl	434384 <ferror@plt+0x30ae4>
  43ee0c:	cbz	x0, 43eea8 <ferror@plt+0x3b608>
  43ee10:	add	w8, w23, #0x1
  43ee14:	mov	x21, x0
  43ee18:	cmp	w8, w20
  43ee1c:	b.lt	43ecd0 <ferror@plt+0x3b430>  // b.tstop
  43ee20:	add	w20, w20, #0xa
  43ee24:	sbfiz	x1, x20, #3, #32
  43ee28:	mov	x0, x19
  43ee2c:	bl	4031e0 <xrealloc@plt>
  43ee30:	mov	x19, x0
  43ee34:	b	43ecd0 <ferror@plt+0x3b430>
  43ee38:	mov	w23, wzr
  43ee3c:	b	43ee44 <ferror@plt+0x3b5a4>
  43ee40:	ldr	x20, [sp, #8]
  43ee44:	ldr	w8, [sp, #20]
  43ee48:	str	xzr, [x19, w23, uxtw #3]
  43ee4c:	ldrh	w2, [x20, #10]
  43ee50:	ldr	x0, [sp, #40]
  43ee54:	cmp	w8, #0x8
  43ee58:	cset	w1, eq  // eq = none
  43ee5c:	mov	x3, x19
  43ee60:	bl	433bb0 <ferror@plt+0x30310>
  43ee64:	b	43eeac <ferror@plt+0x3b60c>
  43ee68:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ee6c:	add	x1, x1, #0xbb9
  43ee70:	b	43ee7c <ferror@plt+0x3b5dc>
  43ee74:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ee78:	add	x1, x1, #0xbd8
  43ee7c:	mov	w2, #0x5                   	// #5
  43ee80:	mov	x0, xzr
  43ee84:	bl	403700 <dcgettext@plt>
  43ee88:	mov	x20, x0
  43ee8c:	bl	403250 <bfd_get_error@plt>
  43ee90:	bl	4036e0 <bfd_errmsg@plt>
  43ee94:	mov	x1, x0
  43ee98:	mov	x0, x20
  43ee9c:	bl	43f2a8 <ferror@plt+0x3ba08>
  43eea0:	mov	x0, x19
  43eea4:	bl	403510 <free@plt>
  43eea8:	mov	x0, xzr
  43eeac:	ldp	x20, x19, [sp, #208]
  43eeb0:	ldp	x22, x21, [sp, #192]
  43eeb4:	ldp	x24, x23, [sp, #176]
  43eeb8:	ldp	x26, x25, [sp, #160]
  43eebc:	ldp	x28, x27, [sp, #144]
  43eec0:	ldp	x29, x30, [sp, #128]
  43eec4:	add	sp, sp, #0xe0
  43eec8:	ret
  43eecc:	stp	x29, x30, [sp, #-32]!
  43eed0:	stp	x20, x19, [sp, #16]
  43eed4:	mov	x29, sp
  43eed8:	mov	x19, x0
  43eedc:	bl	403250 <bfd_get_error@plt>
  43eee0:	cbnz	w0, 43eefc <ferror@plt+0x3b65c>
  43eee4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43eee8:	add	x1, x1, #0xc90
  43eeec:	mov	w2, #0x5                   	// #5
  43eef0:	mov	x0, xzr
  43eef4:	bl	403700 <dcgettext@plt>
  43eef8:	b	43ef00 <ferror@plt+0x3b660>
  43eefc:	bl	4036e0 <bfd_errmsg@plt>
  43ef00:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43ef04:	mov	x20, x0
  43ef08:	ldr	x0, [x8, #3808]
  43ef0c:	bl	4035f0 <fflush@plt>
  43ef10:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43ef14:	adrp	x9, 46c000 <_bfd_std_section+0x3118>
  43ef18:	ldr	x0, [x8, #3784]
  43ef1c:	ldr	x2, [x9, #640]
  43ef20:	cbnz	x19, 43ef3c <ferror@plt+0x3b69c>
  43ef24:	mov	x3, x20
  43ef28:	ldp	x20, x19, [sp, #16]
  43ef2c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ef30:	add	x1, x1, #0x660
  43ef34:	ldp	x29, x30, [sp], #32
  43ef38:	b	403880 <fprintf@plt>
  43ef3c:	mov	x3, x19
  43ef40:	mov	x4, x20
  43ef44:	ldp	x20, x19, [sp, #16]
  43ef48:	adrp	x1, 450000 <warn@@Base+0xfe9c>
  43ef4c:	add	x1, x1, #0x8c8
  43ef50:	ldp	x29, x30, [sp], #32
  43ef54:	b	403880 <fprintf@plt>
  43ef58:	sub	sp, sp, #0x130
  43ef5c:	stp	x29, x30, [sp, #224]
  43ef60:	add	x29, sp, #0xe0
  43ef64:	str	x28, [sp, #240]
  43ef68:	stp	x24, x23, [sp, #256]
  43ef6c:	stp	x22, x21, [sp, #272]
  43ef70:	stp	x20, x19, [sp, #288]
  43ef74:	mov	x19, x3
  43ef78:	mov	x22, x2
  43ef7c:	mov	x23, x1
  43ef80:	mov	x21, x0
  43ef84:	stp	x4, x5, [x29, #-96]
  43ef88:	stp	x6, x7, [x29, #-80]
  43ef8c:	stp	q0, q1, [sp]
  43ef90:	stp	q2, q3, [sp, #32]
  43ef94:	stp	q4, q5, [sp, #64]
  43ef98:	stp	q6, q7, [sp, #96]
  43ef9c:	bl	403250 <bfd_get_error@plt>
  43efa0:	cbnz	w0, 43efbc <ferror@plt+0x3b71c>
  43efa4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43efa8:	add	x1, x1, #0xc90
  43efac:	mov	w2, #0x5                   	// #5
  43efb0:	mov	x0, xzr
  43efb4:	bl	403700 <dcgettext@plt>
  43efb8:	b	43efc0 <ferror@plt+0x3b720>
  43efbc:	bl	4036e0 <bfd_errmsg@plt>
  43efc0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43efc4:	mov	x20, x0
  43efc8:	ldr	x0, [x8, #3808]
  43efcc:	bl	4035f0 <fflush@plt>
  43efd0:	adrp	x24, 468000 <_sch_istable+0x1c50>
  43efd4:	adrp	x11, 46c000 <_bfd_std_section+0x3118>
  43efd8:	sub	x9, x29, #0x60
  43efdc:	ldr	x1, [x24, #3784]
  43efe0:	ldr	x0, [x11, #640]
  43efe4:	add	x8, x29, #0x50
  43efe8:	add	x9, x9, #0x20
  43efec:	mov	x10, sp
  43eff0:	stp	x8, x9, [x29, #-32]
  43eff4:	mov	x8, #0xffffffffffffffe0    	// #-32
  43eff8:	add	x10, x10, #0x80
  43effc:	movk	x8, #0xff80, lsl #32
  43f000:	stp	x10, x8, [x29, #-16]
  43f004:	bl	402fe0 <fputs@plt>
  43f008:	cbz	x23, 43f020 <ferror@plt+0x3b780>
  43f00c:	cbnz	x21, 43f01c <ferror@plt+0x3b77c>
  43f010:	mov	x0, x23
  43f014:	bl	43f0bc <ferror@plt+0x3b81c>
  43f018:	mov	x21, x0
  43f01c:	cbnz	x22, 43f098 <ferror@plt+0x3b7f8>
  43f020:	ldr	x0, [x24, #3784]
  43f024:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f028:	add	x1, x1, #0xcf3
  43f02c:	mov	x2, x21
  43f030:	bl	403880 <fprintf@plt>
  43f034:	cbz	x19, 43f068 <ferror@plt+0x3b7c8>
  43f038:	ldr	x3, [x24, #3784]
  43f03c:	adrp	x0, 450000 <warn@@Base+0xfe9c>
  43f040:	add	x0, x0, #0x3cb
  43f044:	mov	w1, #0x2                   	// #2
  43f048:	mov	w2, #0x1                   	// #1
  43f04c:	bl	4035b0 <fwrite@plt>
  43f050:	ldp	q0, q1, [x29, #-32]
  43f054:	ldr	x0, [x24, #3784]
  43f058:	sub	x2, x29, #0x40
  43f05c:	mov	x1, x19
  43f060:	stp	q0, q1, [x29, #-64]
  43f064:	bl	403790 <vfprintf@plt>
  43f068:	ldr	x0, [x24, #3784]
  43f06c:	adrp	x1, 44e000 <warn@@Base+0xde9c>
  43f070:	add	x1, x1, #0x205
  43f074:	mov	x2, x20
  43f078:	bl	403880 <fprintf@plt>
  43f07c:	ldp	x20, x19, [sp, #288]
  43f080:	ldp	x22, x21, [sp, #272]
  43f084:	ldp	x24, x23, [sp, #256]
  43f088:	ldr	x28, [sp, #240]
  43f08c:	ldp	x29, x30, [sp, #224]
  43f090:	add	sp, sp, #0x130
  43f094:	ret
  43f098:	ldr	x3, [x22]
  43f09c:	ldr	x0, [x24, #3784]
  43f0a0:	cbz	x3, 43f024 <ferror@plt+0x3b784>
  43f0a4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f0a8:	add	x1, x1, #0xca7
  43f0ac:	mov	x2, x21
  43f0b0:	bl	403880 <fprintf@plt>
  43f0b4:	cbnz	x19, 43f038 <ferror@plt+0x3b798>
  43f0b8:	b	43f068 <ferror@plt+0x3b7c8>
  43f0bc:	stp	x29, x30, [sp, #-48]!
  43f0c0:	stp	x22, x21, [sp, #16]
  43f0c4:	stp	x20, x19, [sp, #32]
  43f0c8:	mov	x29, sp
  43f0cc:	cbz	x0, 43f188 <ferror@plt+0x3b8e8>
  43f0d0:	ldr	x8, [x0, #208]
  43f0d4:	mov	x19, x0
  43f0d8:	cbz	x8, 43f174 <ferror@plt+0x3b8d4>
  43f0dc:	ldrb	w9, [x8, #76]
  43f0e0:	tbnz	w9, #7, 43f174 <ferror@plt+0x3b8d4>
  43f0e4:	ldr	x20, [x8]
  43f0e8:	mov	x0, x20
  43f0ec:	bl	402fd0 <strlen@plt>
  43f0f0:	ldr	x21, [x19]
  43f0f4:	mov	x22, x0
  43f0f8:	mov	x0, x21
  43f0fc:	bl	402fd0 <strlen@plt>
  43f100:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  43f104:	ldr	x8, [x8, #520]
  43f108:	add	x9, x22, x0
  43f10c:	add	x22, x9, #0x3
  43f110:	cmp	x22, x8
  43f114:	b.ls	43f150 <ferror@plt+0x3b8b0>  // b.plast
  43f118:	cbz	x8, 43f128 <ferror@plt+0x3b888>
  43f11c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  43f120:	ldr	x0, [x8, #528]
  43f124:	bl	403510 <free@plt>
  43f128:	adrp	x20, 46c000 <_bfd_std_section+0x3118>
  43f12c:	add	x0, x22, x22, lsr #1
  43f130:	add	x20, x20, #0x208
  43f134:	str	x0, [x20]
  43f138:	bl	403290 <xmalloc@plt>
  43f13c:	str	x0, [x20, #8]
  43f140:	ldr	x8, [x19, #208]
  43f144:	ldr	x21, [x19]
  43f148:	ldr	x20, [x8]
  43f14c:	b	43f158 <ferror@plt+0x3b8b8>
  43f150:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  43f154:	ldr	x0, [x8, #528]
  43f158:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f15c:	add	x1, x1, #0xefe
  43f160:	mov	x2, x20
  43f164:	mov	x3, x21
  43f168:	bl	4030a0 <sprintf@plt>
  43f16c:	adrp	x19, 46c000 <_bfd_std_section+0x3118>
  43f170:	add	x19, x19, #0x210
  43f174:	ldr	x0, [x19]
  43f178:	ldp	x20, x19, [sp, #32]
  43f17c:	ldp	x22, x21, [sp, #16]
  43f180:	ldp	x29, x30, [sp], #48
  43f184:	ret
  43f188:	adrp	x0, 451000 <warn@@Base+0x10e9c>
  43f18c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f190:	adrp	x3, 451000 <warn@@Base+0x10e9c>
  43f194:	add	x0, x0, #0xea7
  43f198:	add	x1, x1, #0xeb4
  43f19c:	add	x3, x3, #0xecc
  43f1a0:	mov	w2, #0x281                 	// #641
  43f1a4:	bl	4037c0 <__assert_fail@plt>
  43f1a8:	stp	x29, x30, [sp, #-16]!
  43f1ac:	mov	x29, sp
  43f1b0:	bl	43eecc <ferror@plt+0x3b62c>
  43f1b4:	mov	w0, #0x1                   	// #1
  43f1b8:	bl	403670 <xexit@plt>
  43f1bc:	sub	sp, sp, #0x50
  43f1c0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43f1c4:	ldr	x8, [x8, #3808]
  43f1c8:	stp	x20, x19, [sp, #64]
  43f1cc:	mov	x20, x0
  43f1d0:	stp	x29, x30, [sp, #32]
  43f1d4:	mov	x0, x8
  43f1d8:	str	x21, [sp, #48]
  43f1dc:	add	x29, sp, #0x20
  43f1e0:	mov	x19, x1
  43f1e4:	bl	4035f0 <fflush@plt>
  43f1e8:	adrp	x21, 468000 <_sch_istable+0x1c50>
  43f1ec:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  43f1f0:	ldr	x0, [x21, #3784]
  43f1f4:	ldr	x2, [x8, #640]
  43f1f8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f1fc:	add	x1, x1, #0xcb0
  43f200:	bl	403880 <fprintf@plt>
  43f204:	ldp	q1, q0, [x19]
  43f208:	ldr	x0, [x21, #3784]
  43f20c:	mov	x2, sp
  43f210:	mov	x1, x20
  43f214:	stp	q1, q0, [sp]
  43f218:	bl	403790 <vfprintf@plt>
  43f21c:	ldr	x1, [x21, #3784]
  43f220:	mov	w0, #0xa                   	// #10
  43f224:	bl	4030b0 <putc@plt>
  43f228:	ldp	x20, x19, [sp, #64]
  43f22c:	ldr	x21, [sp, #48]
  43f230:	ldp	x29, x30, [sp, #32]
  43f234:	add	sp, sp, #0x50
  43f238:	ret
  43f23c:	sub	sp, sp, #0x120
  43f240:	stp	x29, x30, [sp, #256]
  43f244:	add	x29, sp, #0x100
  43f248:	mov	x8, #0xffffffffffffffc8    	// #-56
  43f24c:	mov	x9, sp
  43f250:	sub	x10, x29, #0x78
  43f254:	movk	x8, #0xff80, lsl #32
  43f258:	add	x11, x29, #0x20
  43f25c:	add	x9, x9, #0x80
  43f260:	add	x10, x10, #0x38
  43f264:	stp	x9, x8, [x29, #-16]
  43f268:	stp	x11, x10, [x29, #-32]
  43f26c:	stp	x1, x2, [x29, #-120]
  43f270:	stp	x3, x4, [x29, #-104]
  43f274:	stp	x5, x6, [x29, #-88]
  43f278:	stur	x7, [x29, #-72]
  43f27c:	stp	q0, q1, [sp]
  43f280:	ldp	q0, q1, [x29, #-32]
  43f284:	sub	x1, x29, #0x40
  43f288:	str	x28, [sp, #272]
  43f28c:	stp	q2, q3, [sp, #32]
  43f290:	stp	q4, q5, [sp, #64]
  43f294:	stp	q6, q7, [sp, #96]
  43f298:	stp	q0, q1, [x29, #-64]
  43f29c:	bl	43f1bc <ferror@plt+0x3b91c>
  43f2a0:	mov	w0, #0x1                   	// #1
  43f2a4:	bl	403670 <xexit@plt>
  43f2a8:	sub	sp, sp, #0x150
  43f2ac:	stp	x29, x30, [sp, #288]
  43f2b0:	add	x29, sp, #0x120
  43f2b4:	mov	x8, #0xffffffffffffffc8    	// #-56
  43f2b8:	mov	x9, sp
  43f2bc:	add	x10, sp, #0x88
  43f2c0:	movk	x8, #0xff80, lsl #32
  43f2c4:	add	x11, x29, #0x30
  43f2c8:	add	x9, x9, #0x80
  43f2cc:	add	x10, x10, #0x38
  43f2d0:	adrp	x12, 468000 <_sch_istable+0x1c50>
  43f2d4:	stp	x9, x8, [x29, #-48]
  43f2d8:	stp	x11, x10, [x29, #-64]
  43f2dc:	stp	x20, x19, [sp, #320]
  43f2e0:	mov	x19, x0
  43f2e4:	stp	q0, q1, [sp]
  43f2e8:	ldr	x0, [x12, #3808]
  43f2ec:	ldp	q0, q1, [x29, #-64]
  43f2f0:	str	x28, [sp, #304]
  43f2f4:	stp	x1, x2, [sp, #136]
  43f2f8:	stp	x3, x4, [sp, #152]
  43f2fc:	stp	x5, x6, [sp, #168]
  43f300:	str	x7, [sp, #184]
  43f304:	stp	q2, q3, [sp, #32]
  43f308:	stp	q4, q5, [sp, #64]
  43f30c:	stp	q6, q7, [sp, #96]
  43f310:	stp	q0, q1, [x29, #-96]
  43f314:	bl	4035f0 <fflush@plt>
  43f318:	adrp	x20, 468000 <_sch_istable+0x1c50>
  43f31c:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  43f320:	ldr	x0, [x20, #3784]
  43f324:	ldr	x2, [x8, #640]
  43f328:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f32c:	add	x1, x1, #0xcb0
  43f330:	bl	403880 <fprintf@plt>
  43f334:	ldp	q0, q1, [x29, #-96]
  43f338:	ldr	x0, [x20, #3784]
  43f33c:	sub	x2, x29, #0x20
  43f340:	mov	x1, x19
  43f344:	stp	q0, q1, [x29, #-32]
  43f348:	bl	403790 <vfprintf@plt>
  43f34c:	ldr	x1, [x20, #3784]
  43f350:	mov	w0, #0xa                   	// #10
  43f354:	bl	4030b0 <putc@plt>
  43f358:	ldp	x20, x19, [sp, #320]
  43f35c:	ldr	x28, [sp, #304]
  43f360:	ldp	x29, x30, [sp, #288]
  43f364:	add	sp, sp, #0x150
  43f368:	ret
  43f36c:	stp	x29, x30, [sp, #-32]!
  43f370:	adrp	x0, 451000 <warn@@Base+0x10e9c>
  43f374:	add	x0, x0, #0xcb5
  43f378:	str	x19, [sp, #16]
  43f37c:	mov	x29, sp
  43f380:	bl	403070 <bfd_set_default_target@plt>
  43f384:	cbz	w0, 43f394 <ferror@plt+0x3baf4>
  43f388:	ldr	x19, [sp, #16]
  43f38c:	ldp	x29, x30, [sp], #32
  43f390:	ret
  43f394:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f398:	add	x1, x1, #0xccf
  43f39c:	mov	w2, #0x5                   	// #5
  43f3a0:	mov	x0, xzr
  43f3a4:	bl	403700 <dcgettext@plt>
  43f3a8:	mov	x19, x0
  43f3ac:	bl	403250 <bfd_get_error@plt>
  43f3b0:	bl	4036e0 <bfd_errmsg@plt>
  43f3b4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f3b8:	mov	x2, x0
  43f3bc:	add	x1, x1, #0xcb5
  43f3c0:	mov	x0, x19
  43f3c4:	bl	43f23c <ferror@plt+0x3b99c>
  43f3c8:	stp	x29, x30, [sp, #-48]!
  43f3cc:	stp	x20, x19, [sp, #32]
  43f3d0:	adrp	x8, 468000 <_sch_istable+0x1c50>
  43f3d4:	ldr	x8, [x8, #3808]
  43f3d8:	mov	x19, x0
  43f3dc:	str	x21, [sp, #16]
  43f3e0:	mov	x29, sp
  43f3e4:	mov	x0, x8
  43f3e8:	bl	4035f0 <fflush@plt>
  43f3ec:	adrp	x21, 468000 <_sch_istable+0x1c50>
  43f3f0:	ldr	x20, [x21, #3784]
  43f3f4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f3f8:	add	x1, x1, #0xcf8
  43f3fc:	mov	w2, #0x5                   	// #5
  43f400:	mov	x0, xzr
  43f404:	bl	403700 <dcgettext@plt>
  43f408:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  43f40c:	ldr	x2, [x8, #640]
  43f410:	mov	x1, x0
  43f414:	mov	x0, x20
  43f418:	bl	403880 <fprintf@plt>
  43f41c:	ldr	x2, [x19]
  43f420:	ldr	x1, [x21, #3784]
  43f424:	cbz	x2, 43f44c <ferror@plt+0x3bbac>
  43f428:	add	x20, x19, #0x8
  43f42c:	adrp	x19, 44c000 <warn@@Base+0xbe9c>
  43f430:	add	x19, x19, #0x279
  43f434:	mov	x0, x1
  43f438:	mov	x1, x19
  43f43c:	bl	403880 <fprintf@plt>
  43f440:	ldr	x2, [x20], #8
  43f444:	ldr	x1, [x21, #3784]
  43f448:	cbnz	x2, 43f434 <ferror@plt+0x3bb94>
  43f44c:	ldp	x20, x19, [sp, #32]
  43f450:	ldr	x21, [sp, #16]
  43f454:	mov	w0, #0xa                   	// #10
  43f458:	ldp	x29, x30, [sp], #48
  43f45c:	b	4030c0 <fputc@plt>
  43f460:	stp	x29, x30, [sp, #-48]!
  43f464:	stp	x20, x19, [sp, #32]
  43f468:	mov	x19, x1
  43f46c:	stp	x22, x21, [sp, #16]
  43f470:	mov	x29, sp
  43f474:	cbz	x0, 43f4b4 <ferror@plt+0x3bc14>
  43f478:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f47c:	mov	x20, x0
  43f480:	add	x1, x1, #0xd21
  43f484:	mov	w2, #0x5                   	// #5
  43f488:	mov	x0, xzr
  43f48c:	bl	403700 <dcgettext@plt>
  43f490:	mov	x1, x0
  43f494:	mov	x0, x19
  43f498:	mov	x2, x20
  43f49c:	bl	403880 <fprintf@plt>
  43f4a0:	bl	403230 <bfd_target_list@plt>
  43f4a4:	ldr	x2, [x0]
  43f4a8:	mov	x20, x0
  43f4ac:	cbnz	x2, 43f4e0 <ferror@plt+0x3bc40>
  43f4b0:	b	43f500 <ferror@plt+0x3bc60>
  43f4b4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f4b8:	add	x1, x1, #0xd0e
  43f4bc:	mov	w2, #0x5                   	// #5
  43f4c0:	bl	403700 <dcgettext@plt>
  43f4c4:	mov	x1, x0
  43f4c8:	mov	x0, x19
  43f4cc:	bl	403880 <fprintf@plt>
  43f4d0:	bl	403230 <bfd_target_list@plt>
  43f4d4:	ldr	x2, [x0]
  43f4d8:	mov	x20, x0
  43f4dc:	cbz	x2, 43f500 <ferror@plt+0x3bc60>
  43f4e0:	adrp	x21, 44c000 <warn@@Base+0xbe9c>
  43f4e4:	add	x22, x20, #0x8
  43f4e8:	add	x21, x21, #0x279
  43f4ec:	mov	x0, x19
  43f4f0:	mov	x1, x21
  43f4f4:	bl	403880 <fprintf@plt>
  43f4f8:	ldr	x2, [x22], #8
  43f4fc:	cbnz	x2, 43f4ec <ferror@plt+0x3bc4c>
  43f500:	mov	w0, #0xa                   	// #10
  43f504:	mov	x1, x19
  43f508:	bl	4030c0 <fputc@plt>
  43f50c:	mov	x0, x20
  43f510:	ldp	x20, x19, [sp, #32]
  43f514:	ldp	x22, x21, [sp, #16]
  43f518:	ldp	x29, x30, [sp], #48
  43f51c:	b	403510 <free@plt>
  43f520:	stp	x29, x30, [sp, #-48]!
  43f524:	stp	x20, x19, [sp, #32]
  43f528:	mov	x19, x1
  43f52c:	stp	x22, x21, [sp, #16]
  43f530:	mov	x29, sp
  43f534:	cbz	x0, 43f574 <ferror@plt+0x3bcd4>
  43f538:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f53c:	mov	x20, x0
  43f540:	add	x1, x1, #0xd51
  43f544:	mov	w2, #0x5                   	// #5
  43f548:	mov	x0, xzr
  43f54c:	bl	403700 <dcgettext@plt>
  43f550:	mov	x1, x0
  43f554:	mov	x0, x19
  43f558:	mov	x2, x20
  43f55c:	bl	403880 <fprintf@plt>
  43f560:	bl	403060 <bfd_arch_list@plt>
  43f564:	ldr	x2, [x0]
  43f568:	mov	x20, x0
  43f56c:	cbnz	x2, 43f5a0 <ferror@plt+0x3bd00>
  43f570:	b	43f5c0 <ferror@plt+0x3bd20>
  43f574:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f578:	add	x1, x1, #0xd38
  43f57c:	mov	w2, #0x5                   	// #5
  43f580:	bl	403700 <dcgettext@plt>
  43f584:	mov	x1, x0
  43f588:	mov	x0, x19
  43f58c:	bl	403880 <fprintf@plt>
  43f590:	bl	403060 <bfd_arch_list@plt>
  43f594:	ldr	x2, [x0]
  43f598:	mov	x20, x0
  43f59c:	cbz	x2, 43f5c0 <ferror@plt+0x3bd20>
  43f5a0:	adrp	x21, 44c000 <warn@@Base+0xbe9c>
  43f5a4:	add	x22, x20, #0x8
  43f5a8:	add	x21, x21, #0x279
  43f5ac:	mov	x0, x19
  43f5b0:	mov	x1, x21
  43f5b4:	bl	403880 <fprintf@plt>
  43f5b8:	ldr	x2, [x22], #8
  43f5bc:	cbnz	x2, 43f5ac <ferror@plt+0x3bd0c>
  43f5c0:	mov	w0, #0xa                   	// #10
  43f5c4:	mov	x1, x19
  43f5c8:	bl	4030c0 <fputc@plt>
  43f5cc:	mov	x0, x20
  43f5d0:	ldp	x20, x19, [sp, #32]
  43f5d4:	ldp	x22, x21, [sp, #16]
  43f5d8:	ldp	x29, x30, [sp], #48
  43f5dc:	b	403510 <free@plt>
  43f5e0:	sub	sp, sp, #0x90
  43f5e4:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f5e8:	add	x1, x1, #0xd6e
  43f5ec:	mov	w2, #0x5                   	// #5
  43f5f0:	mov	x0, xzr
  43f5f4:	stp	x29, x30, [sp, #48]
  43f5f8:	stp	x28, x27, [sp, #64]
  43f5fc:	stp	x26, x25, [sp, #80]
  43f600:	stp	x24, x23, [sp, #96]
  43f604:	stp	x22, x21, [sp, #112]
  43f608:	stp	x20, x19, [sp, #128]
  43f60c:	add	x29, sp, #0x30
  43f610:	bl	403700 <dcgettext@plt>
  43f614:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f618:	add	x1, x1, #0xd8a
  43f61c:	bl	4037a0 <printf@plt>
  43f620:	mov	x0, xzr
  43f624:	bl	443588 <warn@@Base+0x3424>
  43f628:	stp	x0, xzr, [sp, #16]
  43f62c:	adrp	x0, 43f000 <ferror@plt+0x3b760>
  43f630:	add	x0, x0, #0xd10
  43f634:	add	x1, sp, #0x10
  43f638:	stp	xzr, xzr, [sp, #32]
  43f63c:	bl	403500 <bfd_iterate_over_targets@plt>
  43f640:	ldr	x0, [sp, #16]
  43f644:	bl	403850 <unlink@plt>
  43f648:	ldr	x0, [sp, #16]
  43f64c:	bl	403510 <free@plt>
  43f650:	ldr	w8, [sp, #24]
  43f654:	cbz	w8, 43f67c <ferror@plt+0x3bddc>
  43f658:	ldr	w0, [sp, #24]
  43f65c:	ldp	x20, x19, [sp, #128]
  43f660:	ldp	x22, x21, [sp, #112]
  43f664:	ldp	x24, x23, [sp, #96]
  43f668:	ldp	x26, x25, [sp, #80]
  43f66c:	ldp	x28, x27, [sp, #64]
  43f670:	ldp	x29, x30, [sp, #48]
  43f674:	add	sp, sp, #0x90
  43f678:	ret
  43f67c:	mov	w19, wzr
  43f680:	mov	w20, #0x2                   	// #2
  43f684:	mov	w0, w20
  43f688:	mov	x1, xzr
  43f68c:	bl	4034b0 <bfd_printable_arch_mach@plt>
  43f690:	bl	402fd0 <strlen@plt>
  43f694:	cmp	w19, w0
  43f698:	add	w20, w20, #0x1
  43f69c:	csel	w19, w0, w19, lt  // lt = tstop
  43f6a0:	cmp	w20, #0x59
  43f6a4:	b.ne	43f684 <ferror@plt+0x3bde4>  // b.any
  43f6a8:	adrp	x0, 451000 <warn@@Base+0x10e9c>
  43f6ac:	add	x0, x0, #0xf4b
  43f6b0:	bl	4037f0 <getenv@plt>
  43f6b4:	cbz	x0, 43f6c8 <ferror@plt+0x3be28>
  43f6b8:	mov	w2, #0xa                   	// #10
  43f6bc:	mov	x1, xzr
  43f6c0:	bl	4034e0 <strtol@plt>
  43f6c4:	cbnz	w0, 43f6cc <ferror@plt+0x3be2c>
  43f6c8:	mov	w0, #0x50                  	// #80
  43f6cc:	ldr	w8, [sp, #28]
  43f6d0:	cmp	w8, #0x1
  43f6d4:	b.lt	43f658 <ferror@plt+0x3bdb8>  // b.tstop
  43f6d8:	mvn	w9, w19
  43f6dc:	add	w10, w19, #0x1
  43f6e0:	adrp	x23, 451000 <warn@@Base+0x10e9c>
  43f6e4:	add	w9, w0, w9
  43f6e8:	mov	w21, wzr
  43f6ec:	mov	w28, #0x60                  	// #96
  43f6f0:	adrp	x22, 468000 <_sch_istable+0x1c50>
  43f6f4:	add	x23, x23, #0xf58
  43f6f8:	stp	w9, w10, [sp, #8]
  43f6fc:	b	43f70c <ferror@plt+0x3be6c>
  43f700:	ldr	w8, [sp, #28]
  43f704:	cmp	w21, w8
  43f708:	b.ge	43f658 <ferror@plt+0x3bdb8>  // b.tcont
  43f70c:	ldr	x9, [sp, #40]
  43f710:	ldr	w27, [sp, #8]
  43f714:	mov	w26, w21
  43f718:	sxtw	x24, w26
  43f71c:	sxtw	x20, w8
  43f720:	smaddl	x25, w21, w28, x9
  43f724:	mov	x21, x24
  43f728:	ldr	x0, [x25]
  43f72c:	bl	402fd0 <strlen@plt>
  43f730:	mvn	w8, w0
  43f734:	adds	w27, w27, w8
  43f738:	b.mi	43f74c <ferror@plt+0x3beac>  // b.first
  43f73c:	add	x21, x21, #0x1
  43f740:	cmp	x21, x20
  43f744:	add	x25, x25, #0x60
  43f748:	b.lt	43f728 <ferror@plt+0x3be88>  // b.tstop
  43f74c:	ldr	w1, [sp, #12]
  43f750:	adrp	x0, 451000 <warn@@Base+0x10e9c>
  43f754:	adrp	x2, 445000 <warn@@Base+0x4e9c>
  43f758:	add	x0, x0, #0xf53
  43f75c:	add	x2, x2, #0x23e
  43f760:	bl	4037a0 <printf@plt>
  43f764:	adrp	x25, 44c000 <warn@@Base+0xbe9c>
  43f768:	cmp	w26, w21
  43f76c:	add	x25, x25, #0x380
  43f770:	b.ne	43f7dc <ferror@plt+0x3bf3c>  // b.any
  43f774:	ldr	x1, [x22, #3808]
  43f778:	mov	w0, #0xa                   	// #10
  43f77c:	bl	4030b0 <putc@plt>
  43f780:	mov	w26, #0x2                   	// #2
  43f784:	b	43f794 <ferror@plt+0x3bef4>
  43f788:	add	w26, w26, #0x1
  43f78c:	cmp	w26, #0x59
  43f790:	b.eq	43f700 <ferror@plt+0x3be60>  // b.none
  43f794:	mov	w0, w26
  43f798:	mov	x1, xzr
  43f79c:	bl	4034b0 <bfd_printable_arch_mach@plt>
  43f7a0:	mov	x1, x23
  43f7a4:	bl	4034a0 <strcmp@plt>
  43f7a8:	cbz	w0, 43f788 <ferror@plt+0x3bee8>
  43f7ac:	mov	w0, w26
  43f7b0:	mov	x1, xzr
  43f7b4:	bl	4034b0 <bfd_printable_arch_mach@plt>
  43f7b8:	mov	x2, x0
  43f7bc:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  43f7c0:	add	x0, x0, #0xa1c
  43f7c4:	mov	w1, w19
  43f7c8:	bl	4037a0 <printf@plt>
  43f7cc:	ldr	x1, [x22, #3808]
  43f7d0:	mov	w0, #0xa                   	// #10
  43f7d4:	bl	4030b0 <putc@plt>
  43f7d8:	b	43f788 <ferror@plt+0x3bee8>
  43f7dc:	add	x8, x24, x24, lsl #1
  43f7e0:	lsl	x20, x8, #5
  43f7e4:	ldr	x8, [sp, #40]
  43f7e8:	mov	x0, x25
  43f7ec:	ldr	x1, [x8, x20]
  43f7f0:	bl	4037a0 <printf@plt>
  43f7f4:	add	w26, w26, #0x1
  43f7f8:	cmp	w21, w26
  43f7fc:	add	x20, x20, #0x60
  43f800:	b.ne	43f7e4 <ferror@plt+0x3bf44>  // b.any
  43f804:	ldr	x1, [x22, #3808]
  43f808:	mov	w0, #0xa                   	// #10
  43f80c:	bl	4030b0 <putc@plt>
  43f810:	mov	w26, #0x2                   	// #2
  43f814:	b	43f82c <ferror@plt+0x3bf8c>
  43f818:	mov	w0, #0xa                   	// #10
  43f81c:	bl	4030b0 <putc@plt>
  43f820:	add	x26, x26, #0x1
  43f824:	cmp	x26, #0x59
  43f828:	b.eq	43f700 <ferror@plt+0x3be60>  // b.none
  43f82c:	mov	w0, w26
  43f830:	mov	x1, xzr
  43f834:	bl	4034b0 <bfd_printable_arch_mach@plt>
  43f838:	mov	x1, x23
  43f83c:	bl	4034a0 <strcmp@plt>
  43f840:	cbz	w0, 43f820 <ferror@plt+0x3bf80>
  43f844:	mov	w0, w26
  43f848:	mov	x1, xzr
  43f84c:	bl	4034b0 <bfd_printable_arch_mach@plt>
  43f850:	mov	x2, x0
  43f854:	adrp	x0, 44e000 <warn@@Base+0xde9c>
  43f858:	add	x0, x0, #0xa1c
  43f85c:	mov	w1, w19
  43f860:	bl	4037a0 <printf@plt>
  43f864:	sub	x25, x26, #0x2
  43f868:	mov	x20, x24
  43f86c:	ldr	x8, [sp, #40]
  43f870:	madd	x8, x20, x28, x8
  43f874:	add	x9, x8, x25
  43f878:	ldrb	w9, [x9, #8]
  43f87c:	ldr	x0, [x8]
  43f880:	cbz	w9, 43f890 <ferror@plt+0x3bff0>
  43f884:	ldr	x1, [x22, #3808]
  43f888:	bl	402fe0 <fputs@plt>
  43f88c:	b	43f8b0 <ferror@plt+0x3c010>
  43f890:	bl	402fd0 <strlen@plt>
  43f894:	mov	x27, x0
  43f898:	cbz	w27, 43f8b0 <ferror@plt+0x3c010>
  43f89c:	ldr	x1, [x22, #3808]
  43f8a0:	mov	w0, #0x2d                  	// #45
  43f8a4:	sub	w27, w27, #0x1
  43f8a8:	bl	4030b0 <putc@plt>
  43f8ac:	cbnz	w27, 43f89c <ferror@plt+0x3bffc>
  43f8b0:	ldr	x1, [x22, #3808]
  43f8b4:	add	x20, x20, #0x1
  43f8b8:	cmp	w21, w20
  43f8bc:	b.eq	43f818 <ferror@plt+0x3bf78>  // b.none
  43f8c0:	mov	w0, #0x20                  	// #32
  43f8c4:	bl	4030b0 <putc@plt>
  43f8c8:	b	43f86c <ferror@plt+0x3bfcc>
  43f8cc:	sub	sp, sp, #0xf0
  43f8d0:	stp	x22, x21, [sp, #208]
  43f8d4:	stp	x20, x19, [sp, #224]
  43f8d8:	mov	w21, w3
  43f8dc:	mov	x20, x1
  43f8e0:	mov	x19, x0
  43f8e4:	stp	x29, x30, [sp, #192]
  43f8e8:	add	x29, sp, #0xc0
  43f8ec:	cbz	w2, 43f988 <ferror@plt+0x3c0e8>
  43f8f0:	ldr	x8, [x20, #8]
  43f8f4:	add	x1, sp, #0x40
  43f8f8:	mov	x0, x20
  43f8fc:	ldr	x8, [x8, #480]
  43f900:	blr	x8
  43f904:	cbnz	w0, 43f988 <ferror@plt+0x3c0e8>
  43f908:	ldr	x8, [sp, #152]
  43f90c:	mov	x0, sp
  43f910:	str	x8, [sp]
  43f914:	bl	403100 <ctime@plt>
  43f918:	cbz	x0, 43f938 <ferror@plt+0x3c098>
  43f91c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f920:	add	x2, x0, #0x4
  43f924:	add	x3, x0, #0x14
  43f928:	add	x1, x1, #0xdb2
  43f92c:	add	x0, sp, #0xc
  43f930:	bl	4030a0 <sprintf@plt>
  43f934:	b	43f954 <ferror@plt+0x3c0b4>
  43f938:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f93c:	add	x1, x1, #0xd9e
  43f940:	mov	w2, #0x5                   	// #5
  43f944:	bl	403700 <dcgettext@plt>
  43f948:	mov	x1, x0
  43f94c:	add	x0, sp, #0xc
  43f950:	bl	4030a0 <sprintf@plt>
  43f954:	ldr	w0, [sp, #80]
  43f958:	add	x1, sp, #0x34
  43f95c:	add	x22, sp, #0x34
  43f960:	bl	43ff6c <ferror@plt+0x3c6cc>
  43f964:	ldr	x5, [sp, #112]
  43f968:	ldp	w3, w4, [sp, #88]
  43f96c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f970:	orr	x2, x22, #0x1
  43f974:	add	x1, x1, #0xdbd
  43f978:	add	x6, sp, #0xc
  43f97c:	mov	x0, x19
  43f980:	strb	wzr, [sp, #62]
  43f984:	bl	403880 <fprintf@plt>
  43f988:	ldr	x0, [x20]
  43f98c:	mov	x1, x19
  43f990:	bl	402fe0 <fputs@plt>
  43f994:	cbz	w21, 43f9b8 <ferror@plt+0x3c118>
  43f998:	ldrb	w8, [x20, #76]
  43f99c:	tbnz	w8, #7, 43f9d8 <ferror@plt+0x3c138>
  43f9a0:	ldr	x2, [x20, #88]
  43f9a4:	cbz	x2, 43f9b8 <ferror@plt+0x3c118>
  43f9a8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43f9ac:	add	x1, x1, #0xdd1
  43f9b0:	mov	x0, x19
  43f9b4:	bl	403880 <fprintf@plt>
  43f9b8:	mov	w0, #0xa                   	// #10
  43f9bc:	mov	x1, x19
  43f9c0:	bl	4030c0 <fputc@plt>
  43f9c4:	ldp	x20, x19, [sp, #224]
  43f9c8:	ldp	x22, x21, [sp, #208]
  43f9cc:	ldp	x29, x30, [sp, #192]
  43f9d0:	add	sp, sp, #0xf0
  43f9d4:	ret
  43f9d8:	ldr	x2, [x20, #96]
  43f9dc:	cbnz	x2, 43f9a8 <ferror@plt+0x3c108>
  43f9e0:	b	43f9b8 <ferror@plt+0x3c118>
  43f9e4:	stp	x29, x30, [sp, #-48]!
  43f9e8:	mov	w1, #0x2f                  	// #47
  43f9ec:	stp	x22, x21, [sp, #16]
  43f9f0:	stp	x20, x19, [sp, #32]
  43f9f4:	mov	x29, sp
  43f9f8:	mov	x20, x0
  43f9fc:	mov	w22, #0x2f                  	// #47
  43fa00:	bl	403390 <strrchr@plt>
  43fa04:	cbz	x0, 43fa30 <ferror@plt+0x3c190>
  43fa08:	sub	x21, x0, x20
  43fa0c:	add	x0, x21, #0xb
  43fa10:	bl	403290 <xmalloc@plt>
  43fa14:	mov	x1, x20
  43fa18:	mov	x2, x21
  43fa1c:	mov	x19, x0
  43fa20:	bl	402f70 <memcpy@plt>
  43fa24:	add	x8, x21, #0x1
  43fa28:	strb	w22, [x19, x21]
  43fa2c:	b	43fa40 <ferror@plt+0x3c1a0>
  43fa30:	mov	w0, #0x9                   	// #9
  43fa34:	bl	403290 <xmalloc@plt>
  43fa38:	mov	x19, x0
  43fa3c:	mov	x8, xzr
  43fa40:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43fa44:	add	x9, x9, #0xf61
  43fa48:	ldr	x9, [x9]
  43fa4c:	add	x8, x19, x8
  43fa50:	mov	x0, x19
  43fa54:	strb	wzr, [x8, #8]
  43fa58:	str	x9, [x8]
  43fa5c:	bl	403660 <mkstemp@plt>
  43fa60:	cmn	w0, #0x1
  43fa64:	b.eq	43fa70 <ferror@plt+0x3c1d0>  // b.none
  43fa68:	bl	403380 <close@plt>
  43fa6c:	b	43fa7c <ferror@plt+0x3c1dc>
  43fa70:	mov	x0, x19
  43fa74:	bl	403510 <free@plt>
  43fa78:	mov	x19, xzr
  43fa7c:	mov	x0, x19
  43fa80:	ldp	x20, x19, [sp, #32]
  43fa84:	ldp	x22, x21, [sp, #16]
  43fa88:	ldp	x29, x30, [sp], #48
  43fa8c:	ret
  43fa90:	stp	x29, x30, [sp, #-48]!
  43fa94:	mov	w1, #0x2f                  	// #47
  43fa98:	stp	x22, x21, [sp, #16]
  43fa9c:	stp	x20, x19, [sp, #32]
  43faa0:	mov	x29, sp
  43faa4:	mov	x20, x0
  43faa8:	mov	w22, #0x2f                  	// #47
  43faac:	bl	403390 <strrchr@plt>
  43fab0:	cbz	x0, 43fadc <ferror@plt+0x3c23c>
  43fab4:	sub	x21, x0, x20
  43fab8:	add	x0, x21, #0xb
  43fabc:	bl	403290 <xmalloc@plt>
  43fac0:	mov	x1, x20
  43fac4:	mov	x2, x21
  43fac8:	mov	x19, x0
  43facc:	bl	402f70 <memcpy@plt>
  43fad0:	add	x8, x21, #0x1
  43fad4:	strb	w22, [x19, x21]
  43fad8:	b	43faec <ferror@plt+0x3c24c>
  43fadc:	mov	w0, #0x9                   	// #9
  43fae0:	bl	403290 <xmalloc@plt>
  43fae4:	mov	x19, x0
  43fae8:	mov	x8, xzr
  43faec:	adrp	x9, 451000 <warn@@Base+0x10e9c>
  43faf0:	add	x9, x9, #0xf61
  43faf4:	ldr	x9, [x9]
  43faf8:	add	x8, x19, x8
  43fafc:	strb	wzr, [x8, #8]
  43fb00:	mov	x0, x19
  43fb04:	str	x9, [x8]
  43fb08:	ldp	x20, x19, [sp, #32]
  43fb0c:	ldp	x22, x21, [sp, #16]
  43fb10:	ldp	x29, x30, [sp], #48
  43fb14:	b	4033c0 <mkdtemp@plt>
  43fb18:	sub	sp, sp, #0x30
  43fb1c:	stp	x20, x19, [sp, #32]
  43fb20:	mov	x20, x1
  43fb24:	add	x1, sp, #0x8
  43fb28:	mov	w2, wzr
  43fb2c:	stp	x29, x30, [sp, #16]
  43fb30:	add	x29, sp, #0x10
  43fb34:	mov	x19, x0
  43fb38:	bl	402ff0 <bfd_scan_vma@plt>
  43fb3c:	ldr	x8, [sp, #8]
  43fb40:	ldrb	w8, [x8]
  43fb44:	cbnz	w8, 43fb58 <ferror@plt+0x3c2b8>
  43fb48:	ldp	x20, x19, [sp, #32]
  43fb4c:	ldp	x29, x30, [sp, #16]
  43fb50:	add	sp, sp, #0x30
  43fb54:	ret
  43fb58:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43fb5c:	add	x1, x1, #0xdd8
  43fb60:	mov	w2, #0x5                   	// #5
  43fb64:	mov	x0, xzr
  43fb68:	bl	403700 <dcgettext@plt>
  43fb6c:	mov	x1, x20
  43fb70:	mov	x2, x19
  43fb74:	bl	43f23c <ferror@plt+0x3b99c>
  43fb78:	sub	sp, sp, #0xa0
  43fb7c:	stp	x29, x30, [sp, #128]
  43fb80:	stp	x20, x19, [sp, #144]
  43fb84:	add	x29, sp, #0x80
  43fb88:	cbz	x0, 43fc60 <ferror@plt+0x3c3c0>
  43fb8c:	mov	x19, x0
  43fb90:	mov	x2, sp
  43fb94:	mov	w0, wzr
  43fb98:	mov	x1, x19
  43fb9c:	bl	403810 <__xstat@plt>
  43fba0:	tbnz	w0, #31, 43fbc8 <ferror@plt+0x3c328>
  43fba4:	ldr	w8, [sp, #16]
  43fba8:	and	w8, w8, #0xf000
  43fbac:	cmp	w8, #0x8, lsl #12
  43fbb0:	b.eq	43fbe4 <ferror@plt+0x3c344>  // b.none
  43fbb4:	cmp	w8, #0x4, lsl #12
  43fbb8:	b.ne	43fbfc <ferror@plt+0x3c35c>  // b.any
  43fbbc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43fbc0:	add	x1, x1, #0xe2a
  43fbc4:	b	43fc4c <ferror@plt+0x3c3ac>
  43fbc8:	bl	4037d0 <__errno_location@plt>
  43fbcc:	ldr	w8, [x0]
  43fbd0:	cmp	w8, #0x2
  43fbd4:	b.ne	43fc08 <ferror@plt+0x3c368>  // b.any
  43fbd8:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43fbdc:	add	x1, x1, #0xdeb
  43fbe0:	b	43fc4c <ferror@plt+0x3c3ac>
  43fbe4:	ldr	x0, [sp, #48]
  43fbe8:	tbnz	x0, #63, 43fc44 <ferror@plt+0x3c3a4>
  43fbec:	ldp	x20, x19, [sp, #144]
  43fbf0:	ldp	x29, x30, [sp, #128]
  43fbf4:	add	sp, sp, #0xa0
  43fbf8:	ret
  43fbfc:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43fc00:	add	x1, x1, #0xe47
  43fc04:	b	43fc4c <ferror@plt+0x3c3ac>
  43fc08:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43fc0c:	mov	x20, x0
  43fc10:	add	x1, x1, #0xdfe
  43fc14:	mov	w2, #0x5                   	// #5
  43fc18:	mov	x0, xzr
  43fc1c:	bl	403700 <dcgettext@plt>
  43fc20:	ldr	w8, [x20]
  43fc24:	mov	x20, x0
  43fc28:	mov	w0, w8
  43fc2c:	bl	403370 <strerror@plt>
  43fc30:	mov	x2, x0
  43fc34:	mov	x0, x20
  43fc38:	mov	x1, x19
  43fc3c:	bl	43f2a8 <ferror@plt+0x3ba08>
  43fc40:	b	43fc60 <ferror@plt+0x3c3c0>
  43fc44:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43fc48:	add	x1, x1, #0xe6d
  43fc4c:	mov	w2, #0x5                   	// #5
  43fc50:	mov	x0, xzr
  43fc54:	bl	403700 <dcgettext@plt>
  43fc58:	mov	x1, x19
  43fc5c:	bl	43f2a8 <ferror@plt+0x3ba08>
  43fc60:	mov	x0, #0xffffffffffffffff    	// #-1
  43fc64:	ldp	x20, x19, [sp, #144]
  43fc68:	ldp	x29, x30, [sp, #128]
  43fc6c:	add	sp, sp, #0xa0
  43fc70:	ret
  43fc74:	ldrb	w9, [x0]
  43fc78:	cmp	w9, #0x2f
  43fc7c:	b.ne	43fc8c <ferror@plt+0x3c3ec>  // b.any
  43fc80:	mov	w8, wzr
  43fc84:	mov	w0, w8
  43fc88:	ret
  43fc8c:	and	w8, w9, #0xff
  43fc90:	cmp	w8, #0x2e
  43fc94:	b.eq	43fca0 <ferror@plt+0x3c400>  // b.none
  43fc98:	cbnz	w8, 43fccc <ferror@plt+0x3c42c>
  43fc9c:	b	43fd08 <ferror@plt+0x3c468>
  43fca0:	mov	x8, x0
  43fca4:	ldrb	w9, [x8, #1]!
  43fca8:	cmp	w9, #0x2e
  43fcac:	b.ne	43fcc8 <ferror@plt+0x3c428>  // b.any
  43fcb0:	ldrb	w9, [x0, #2]!
  43fcb4:	mov	w8, wzr
  43fcb8:	cbz	w9, 43fc84 <ferror@plt+0x3c3e4>
  43fcbc:	cmp	w9, #0x2f
  43fcc0:	b.ne	43fccc <ferror@plt+0x3c42c>  // b.any
  43fcc4:	b	43fc84 <ferror@plt+0x3c3e4>
  43fcc8:	mov	x0, x8
  43fccc:	mov	x8, x0
  43fcd0:	sub	x0, x0, #0x1
  43fcd4:	and	w9, w9, #0xff
  43fcd8:	cmp	w9, #0x2f
  43fcdc:	b.eq	43fcf8 <ferror@plt+0x3c458>  // b.none
  43fce0:	cbz	w9, 43fcf8 <ferror@plt+0x3c458>
  43fce4:	ldrb	w9, [x8, #1]!
  43fce8:	add	x0, x0, #0x1
  43fcec:	and	w9, w9, #0xff
  43fcf0:	cmp	w9, #0x2f
  43fcf4:	b.ne	43fce0 <ferror@plt+0x3c440>  // b.any
  43fcf8:	ldrb	w9, [x0, #1]!
  43fcfc:	cmp	w9, #0x2f
  43fd00:	b.eq	43fcf8 <ferror@plt+0x3c458>  // b.none
  43fd04:	b	43fc8c <ferror@plt+0x3c3ec>
  43fd08:	mov	w0, #0x1                   	// #1
  43fd0c:	ret
  43fd10:	stp	x29, x30, [sp, #-80]!
  43fd14:	stp	x26, x25, [sp, #16]
  43fd18:	stp	x24, x23, [sp, #32]
  43fd1c:	stp	x22, x21, [sp, #48]
  43fd20:	stp	x20, x19, [sp, #64]
  43fd24:	ldrsw	x8, [x1, #12]
  43fd28:	ldr	x11, [x1, #16]
  43fd2c:	mov	x19, x1
  43fd30:	mov	x20, x0
  43fd34:	add	x9, x8, #0x1
  43fd38:	add	x10, x9, x9, lsl #1
  43fd3c:	cmp	x11, x10, lsl #5
  43fd40:	mov	x29, sp
  43fd44:	str	w9, [x1, #12]
  43fd48:	b.cs	43fd88 <ferror@plt+0x3c4e8>  // b.hs, b.nlast
  43fd4c:	ldr	x0, [x19, #24]
  43fd50:	lsl	x9, x10, #6
  43fd54:	cmp	w8, #0x3f
  43fd58:	mov	w8, #0x3000                	// #12288
  43fd5c:	csel	x21, x8, x9, lt  // lt = tstop
  43fd60:	mov	x1, x21
  43fd64:	bl	4031e0 <xrealloc@plt>
  43fd68:	ldr	x8, [x19, #16]
  43fd6c:	str	x0, [x19, #24]
  43fd70:	mov	w1, wzr
  43fd74:	add	x0, x0, x8
  43fd78:	sub	x2, x21, x8
  43fd7c:	bl	403280 <memset@plt>
  43fd80:	ldr	w9, [x19, #12]
  43fd84:	str	x21, [x19, #16]
  43fd88:	ldr	x8, [x20]
  43fd8c:	ldr	x10, [x19, #24]
  43fd90:	sub	w9, w9, #0x1
  43fd94:	mov	w11, #0x60                  	// #96
  43fd98:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43fd9c:	smull	x9, w9, w11
  43fda0:	add	x1, x1, #0xf05
  43fda4:	mov	w2, #0x5                   	// #5
  43fda8:	mov	x0, xzr
  43fdac:	str	x8, [x10, x9]
  43fdb0:	bl	403700 <dcgettext@plt>
  43fdb4:	ldr	w8, [x20, #16]
  43fdb8:	adrp	x24, 451000 <warn@@Base+0x10e9c>
  43fdbc:	adrp	x25, 451000 <warn@@Base+0x10e9c>
  43fdc0:	ldr	x22, [x20]
  43fdc4:	add	x24, x24, #0xf38
  43fdc8:	add	x25, x25, #0xf2a
  43fdcc:	adrp	x26, 451000 <warn@@Base+0x10e9c>
  43fdd0:	cmp	w8, #0x1
  43fdd4:	add	x26, x26, #0xf1f
  43fdd8:	csel	x9, x25, x24, eq  // eq = none
  43fddc:	cmp	w8, #0x0
  43fde0:	mov	x21, x0
  43fde4:	csel	x1, x26, x9, eq  // eq = none
  43fde8:	mov	w2, #0x5                   	// #5
  43fdec:	mov	x0, xzr
  43fdf0:	bl	403700 <dcgettext@plt>
  43fdf4:	ldr	w8, [x20, #12]
  43fdf8:	mov	x23, x0
  43fdfc:	mov	w2, #0x5                   	// #5
  43fe00:	mov	x0, xzr
  43fe04:	cmp	w8, #0x1
  43fe08:	csel	x9, x25, x24, eq  // eq = none
  43fe0c:	cmp	w8, #0x0
  43fe10:	csel	x1, x26, x9, eq  // eq = none
  43fe14:	bl	403700 <dcgettext@plt>
  43fe18:	mov	x3, x0
  43fe1c:	mov	x0, x21
  43fe20:	mov	x1, x22
  43fe24:	mov	x2, x23
  43fe28:	bl	4037a0 <printf@plt>
  43fe2c:	ldr	x0, [x19]
  43fe30:	ldr	x1, [x20]
  43fe34:	bl	403570 <bfd_openw@plt>
  43fe38:	cbz	x0, 43fec0 <ferror@plt+0x3c620>
  43fe3c:	mov	w1, #0x1                   	// #1
  43fe40:	mov	x21, x0
  43fe44:	mov	w23, #0x1                   	// #1
  43fe48:	bl	4033b0 <bfd_set_format@plt>
  43fe4c:	cbz	w0, 43fed4 <ferror@plt+0x3c634>
  43fe50:	adrp	x20, 449000 <warn@@Base+0x8e9c>
  43fe54:	mov	w24, #0x8                   	// #8
  43fe58:	add	x20, x20, #0x551
  43fe5c:	mov	w25, #0x60                  	// #96
  43fe60:	b	43fe70 <ferror@plt+0x3c5d0>
  43fe64:	add	x24, x24, #0x1
  43fe68:	cmp	x24, #0x5f
  43fe6c:	b.eq	43fef0 <ferror@plt+0x3c650>  // b.none
  43fe70:	ldr	x8, [x21, #8]
  43fe74:	sub	x22, x24, #0x6
  43fe78:	mov	x0, x21
  43fe7c:	mov	w1, w22
  43fe80:	ldr	x8, [x8, #656]
  43fe84:	mov	x2, xzr
  43fe88:	blr	x8
  43fe8c:	cbz	w0, 43fe64 <ferror@plt+0x3c5c4>
  43fe90:	mov	w0, w22
  43fe94:	mov	x1, xzr
  43fe98:	bl	4034b0 <bfd_printable_arch_mach@plt>
  43fe9c:	mov	x1, x0
  43fea0:	mov	x0, x20
  43fea4:	bl	4037a0 <printf@plt>
  43fea8:	ldr	x8, [x19, #24]
  43feac:	ldrsw	x9, [x19, #12]
  43feb0:	madd	x8, x9, x25, x8
  43feb4:	add	x8, x8, x24
  43feb8:	sturb	w23, [x8, #-96]
  43febc:	b	43fe64 <ferror@plt+0x3c5c4>
  43fec0:	ldr	x0, [x19]
  43fec4:	bl	43eecc <ferror@plt+0x3b62c>
  43fec8:	mov	w0, #0x1                   	// #1
  43fecc:	str	w0, [x19, #8]
  43fed0:	b	43fefc <ferror@plt+0x3c65c>
  43fed4:	bl	403250 <bfd_get_error@plt>
  43fed8:	cmp	w0, #0x5
  43fedc:	b.eq	43fef0 <ferror@plt+0x3c650>  // b.none
  43fee0:	ldr	x0, [x20]
  43fee4:	bl	43eecc <ferror@plt+0x3b62c>
  43fee8:	mov	w8, #0x1                   	// #1
  43feec:	str	w8, [x19, #8]
  43fef0:	mov	x0, x21
  43fef4:	bl	403420 <bfd_close_all_done@plt>
  43fef8:	ldr	w0, [x19, #8]
  43fefc:	ldp	x20, x19, [sp, #64]
  43ff00:	ldp	x22, x21, [sp, #48]
  43ff04:	ldp	x24, x23, [sp, #32]
  43ff08:	ldp	x26, x25, [sp, #16]
  43ff0c:	ldp	x29, x30, [sp], #80
  43ff10:	ret
  43ff14:	stp	x29, x30, [sp, #-16]!
  43ff18:	mov	x1, x0
  43ff1c:	adrp	x0, 451000 <warn@@Base+0x10e9c>
  43ff20:	adrp	x2, 451000 <warn@@Base+0x10e9c>
  43ff24:	add	x0, x0, #0xf6a
  43ff28:	add	x2, x2, #0xd8a
  43ff2c:	mov	x29, sp
  43ff30:	bl	4037a0 <printf@plt>
  43ff34:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ff38:	add	x1, x1, #0xf75
  43ff3c:	mov	w2, #0x5                   	// #5
  43ff40:	mov	x0, xzr
  43ff44:	bl	403700 <dcgettext@plt>
  43ff48:	bl	4037a0 <printf@plt>
  43ff4c:	adrp	x1, 451000 <warn@@Base+0x10e9c>
  43ff50:	add	x1, x1, #0xfa8
  43ff54:	mov	w2, #0x5                   	// #5
  43ff58:	mov	x0, xzr
  43ff5c:	bl	403700 <dcgettext@plt>
  43ff60:	bl	4037a0 <printf@plt>
  43ff64:	mov	w0, wzr
  43ff68:	bl	403000 <exit@plt>
  43ff6c:	and	x8, x0, #0xf000
  43ff70:	sub	x8, x8, #0x1, lsl #12
  43ff74:	lsr	x8, x8, #12
  43ff78:	cmp	x8, #0xb
  43ff7c:	b.hi	43ffac <ferror@plt+0x3c70c>  // b.pmore
  43ff80:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  43ff84:	add	x9, x9, #0x6c
  43ff88:	adr	x10, 43ff9c <ferror@plt+0x3c6fc>
  43ff8c:	ldrb	w11, [x9, x8]
  43ff90:	add	x10, x10, x11, lsl #2
  43ff94:	mov	w8, #0x64                  	// #100
  43ff98:	br	x10
  43ff9c:	mov	w8, #0x70                  	// #112
  43ffa0:	b	43ffc8 <ferror@plt+0x3c728>
  43ffa4:	mov	w8, #0x63                  	// #99
  43ffa8:	b	43ffc8 <ferror@plt+0x3c728>
  43ffac:	mov	w8, #0x2d                  	// #45
  43ffb0:	b	43ffc8 <ferror@plt+0x3c728>
  43ffb4:	mov	w8, #0x62                  	// #98
  43ffb8:	b	43ffc8 <ferror@plt+0x3c728>
  43ffbc:	mov	w8, #0x6c                  	// #108
  43ffc0:	b	43ffc8 <ferror@plt+0x3c728>
  43ffc4:	mov	w8, #0x73                  	// #115
  43ffc8:	strb	w8, [x1]
  43ffcc:	tst	x0, #0x100
  43ffd0:	mov	w8, #0x72                  	// #114
  43ffd4:	mov	w9, #0x2d                  	// #45
  43ffd8:	mov	w10, #0x77                  	// #119
  43ffdc:	csel	w12, w9, w8, eq  // eq = none
  43ffe0:	tst	x0, #0x80
  43ffe4:	mov	w11, #0x78                  	// #120
  43ffe8:	strb	w12, [x1, #1]
  43ffec:	csel	w12, w9, w10, eq  // eq = none
  43fff0:	tst	x0, #0x40
  43fff4:	strb	w12, [x1, #2]
  43fff8:	csel	w12, w9, w11, eq  // eq = none
  43fffc:	tst	x0, #0x20
  440000:	strb	w12, [x1, #3]
  440004:	csel	w12, w9, w8, eq  // eq = none
  440008:	tst	x0, #0x10
  44000c:	strb	w12, [x1, #4]
  440010:	csel	w12, w9, w10, eq  // eq = none
  440014:	tst	x0, #0x8
  440018:	strb	w12, [x1, #5]
  44001c:	csel	w12, w9, w11, eq  // eq = none
  440020:	tst	x0, #0x4
  440024:	csel	w8, w9, w8, eq  // eq = none
  440028:	tst	x0, #0x2
  44002c:	strb	w8, [x1, #7]
  440030:	csel	w8, w9, w10, eq  // eq = none
  440034:	tst	x0, #0x1
  440038:	strb	w8, [x1, #8]
  44003c:	csel	w8, w9, w11, eq  // eq = none
  440040:	strb	w12, [x1, #6]
  440044:	strb	w8, [x1, #9]
  440048:	tbnz	w0, #11, 440058 <ferror@plt+0x3c7b8>
  44004c:	tbnz	w0, #10, 440070 <ferror@plt+0x3c7d0>
  440050:	tbnz	w0, #9, 440088 <ferror@plt+0x3c7e8>
  440054:	ret
  440058:	tst	x0, #0x40
  44005c:	mov	w8, #0x73                  	// #115
  440060:	mov	w9, #0x53                  	// #83
  440064:	csel	w8, w9, w8, eq  // eq = none
  440068:	strb	w8, [x1, #3]
  44006c:	tbz	w0, #10, 440050 <ferror@plt+0x3c7b0>
  440070:	tst	x0, #0x8
  440074:	mov	w8, #0x73                  	// #115
  440078:	mov	w9, #0x53                  	// #83
  44007c:	csel	w8, w9, w8, eq  // eq = none
  440080:	strb	w8, [x1, #6]
  440084:	tbz	w0, #9, 440054 <ferror@plt+0x3c7b4>
  440088:	tst	x0, #0x1
  44008c:	mov	w8, #0x74                  	// #116
  440090:	mov	w9, #0x54                  	// #84
  440094:	csel	w8, w9, w8, eq  // eq = none
  440098:	strb	w8, [x1, #9]
  44009c:	ret

00000000004400a0 <error@@Base>:
  4400a0:	sub	sp, sp, #0x130
  4400a4:	adrp	x8, 468000 <_sch_istable+0x1c50>
  4400a8:	stp	x20, x19, [sp, #288]
  4400ac:	mov	x19, x0
  4400b0:	ldr	x0, [x8, #3808]
  4400b4:	stp	x29, x30, [sp, #256]
  4400b8:	add	x29, sp, #0x100
  4400bc:	stp	x28, x21, [sp, #272]
  4400c0:	stp	x1, x2, [x29, #-120]
  4400c4:	stp	x3, x4, [x29, #-104]
  4400c8:	stp	x5, x6, [x29, #-88]
  4400cc:	stur	x7, [x29, #-72]
  4400d0:	stp	q0, q1, [sp]
  4400d4:	stp	q2, q3, [sp, #32]
  4400d8:	stp	q4, q5, [sp, #64]
  4400dc:	stp	q6, q7, [sp, #96]
  4400e0:	bl	4035f0 <fflush@plt>
  4400e4:	sub	x9, x29, #0x78
  4400e8:	adrp	x21, 468000 <_sch_istable+0x1c50>
  4400ec:	add	x8, x29, #0x30
  4400f0:	add	x9, x9, #0x38
  4400f4:	ldr	x20, [x21, #3784]
  4400f8:	mov	x10, sp
  4400fc:	stp	x8, x9, [x29, #-32]
  440100:	mov	x8, #0xffffffffffffffc8    	// #-56
  440104:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440108:	add	x10, x10, #0x80
  44010c:	movk	x8, #0xff80, lsl #32
  440110:	add	x1, x1, #0xa0
  440114:	mov	w2, #0x5                   	// #5
  440118:	mov	x0, xzr
  44011c:	stp	x10, x8, [x29, #-16]
  440120:	bl	403700 <dcgettext@plt>
  440124:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  440128:	ldr	x2, [x8, #640]
  44012c:	mov	x1, x0
  440130:	mov	x0, x20
  440134:	bl	403880 <fprintf@plt>
  440138:	ldp	q0, q1, [x29, #-32]
  44013c:	ldr	x0, [x21, #3784]
  440140:	sub	x2, x29, #0x40
  440144:	mov	x1, x19
  440148:	stp	q0, q1, [x29, #-64]
  44014c:	bl	403790 <vfprintf@plt>
  440150:	ldp	x20, x19, [sp, #288]
  440154:	ldp	x28, x21, [sp, #272]
  440158:	ldp	x29, x30, [sp, #256]
  44015c:	add	sp, sp, #0x130
  440160:	ret

0000000000440164 <warn@@Base>:
  440164:	sub	sp, sp, #0x130
  440168:	adrp	x8, 468000 <_sch_istable+0x1c50>
  44016c:	stp	x20, x19, [sp, #288]
  440170:	mov	x19, x0
  440174:	ldr	x0, [x8, #3808]
  440178:	stp	x29, x30, [sp, #256]
  44017c:	add	x29, sp, #0x100
  440180:	stp	x28, x21, [sp, #272]
  440184:	stp	x1, x2, [x29, #-120]
  440188:	stp	x3, x4, [x29, #-104]
  44018c:	stp	x5, x6, [x29, #-88]
  440190:	stur	x7, [x29, #-72]
  440194:	stp	q0, q1, [sp]
  440198:	stp	q2, q3, [sp, #32]
  44019c:	stp	q4, q5, [sp, #64]
  4401a0:	stp	q6, q7, [sp, #96]
  4401a4:	bl	4035f0 <fflush@plt>
  4401a8:	sub	x9, x29, #0x78
  4401ac:	adrp	x21, 468000 <_sch_istable+0x1c50>
  4401b0:	add	x8, x29, #0x30
  4401b4:	add	x9, x9, #0x38
  4401b8:	ldr	x20, [x21, #3784]
  4401bc:	mov	x10, sp
  4401c0:	stp	x8, x9, [x29, #-32]
  4401c4:	mov	x8, #0xffffffffffffffc8    	// #-56
  4401c8:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  4401cc:	add	x10, x10, #0x80
  4401d0:	movk	x8, #0xff80, lsl #32
  4401d4:	add	x1, x1, #0xac
  4401d8:	mov	w2, #0x5                   	// #5
  4401dc:	mov	x0, xzr
  4401e0:	stp	x10, x8, [x29, #-16]
  4401e4:	bl	403700 <dcgettext@plt>
  4401e8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4401ec:	ldr	x2, [x8, #640]
  4401f0:	mov	x1, x0
  4401f4:	mov	x0, x20
  4401f8:	bl	403880 <fprintf@plt>
  4401fc:	ldp	q0, q1, [x29, #-32]
  440200:	ldr	x0, [x21, #3784]
  440204:	sub	x2, x29, #0x40
  440208:	mov	x1, x19
  44020c:	stp	q0, q1, [x29, #-64]
  440210:	bl	403790 <vfprintf@plt>
  440214:	ldp	x20, x19, [sp, #288]
  440218:	ldp	x28, x21, [sp, #272]
  44021c:	ldp	x29, x30, [sp, #256]
  440220:	add	sp, sp, #0x130
  440224:	ret
  440228:	stp	x29, x30, [sp, #-32]!
  44022c:	sub	w8, w2, #0x1
  440230:	cmp	w8, #0x7
  440234:	str	x19, [sp, #16]
  440238:	mov	x29, sp
  44023c:	b.hi	4402a0 <warn@@Base+0x13c>  // b.pmore
  440240:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  440244:	add	x9, x9, #0x78
  440248:	adr	x10, 440258 <warn@@Base+0xf4>
  44024c:	ldrb	w11, [x9, x8]
  440250:	add	x10, x10, x11, lsl #2
  440254:	br	x10
  440258:	lsr	x8, x1, #32
  44025c:	lsr	x9, x1, #48
  440260:	lsr	x10, x1, #56
  440264:	lsr	x11, x1, #40
  440268:	strb	w10, [x0, #7]
  44026c:	strb	w9, [x0, #6]
  440270:	strb	w11, [x0, #5]
  440274:	strb	w8, [x0, #4]
  440278:	lsr	x8, x1, #24
  44027c:	strb	w8, [x0, #3]
  440280:	lsr	x8, x1, #16
  440284:	strb	w8, [x0, #2]
  440288:	lsr	x8, x1, #8
  44028c:	strb	w8, [x0, #1]
  440290:	ldr	x19, [sp, #16]
  440294:	strb	w1, [x0]
  440298:	ldp	x29, x30, [sp], #32
  44029c:	ret
  4402a0:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  4402a4:	add	x1, x1, #0xba
  4402a8:	mov	w19, w2
  4402ac:	mov	w2, #0x5                   	// #5
  4402b0:	mov	x0, xzr
  4402b4:	bl	403700 <dcgettext@plt>
  4402b8:	mov	w1, w19
  4402bc:	bl	4400a0 <error@@Base>
  4402c0:	bl	4033f0 <abort@plt>
  4402c4:	stp	x29, x30, [sp, #-32]!
  4402c8:	sub	w8, w2, #0x1
  4402cc:	cmp	w8, #0x7
  4402d0:	str	x19, [sp, #16]
  4402d4:	mov	x29, sp
  4402d8:	b.hi	440328 <warn@@Base+0x1c4>  // b.pmore
  4402dc:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  4402e0:	add	x9, x9, #0x80
  4402e4:	adr	x10, 4402f4 <warn@@Base+0x190>
  4402e8:	ldrb	w11, [x9, x8]
  4402ec:	add	x10, x10, x11, lsl #2
  4402f0:	br	x10
  4402f4:	rev	w8, w1
  4402f8:	lsr	x1, x1, #32
  4402fc:	str	w8, [x0, #4]
  440300:	strb	w1, [x0, #3]
  440304:	lsr	x1, x1, #8
  440308:	strb	w1, [x0, #2]
  44030c:	lsr	x1, x1, #8
  440310:	strb	w1, [x0, #1]
  440314:	lsr	x1, x1, #8
  440318:	ldr	x19, [sp, #16]
  44031c:	strb	w1, [x0]
  440320:	ldp	x29, x30, [sp], #32
  440324:	ret
  440328:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  44032c:	add	x1, x1, #0xba
  440330:	mov	w19, w2
  440334:	mov	w2, #0x5                   	// #5
  440338:	mov	x0, xzr
  44033c:	bl	403700 <dcgettext@plt>
  440340:	mov	w1, w19
  440344:	bl	4400a0 <error@@Base>
  440348:	bl	4033f0 <abort@plt>
  44034c:	stp	x29, x30, [sp, #-32]!
  440350:	sub	w9, w1, #0x1
  440354:	cmp	w9, #0x7
  440358:	str	x19, [sp, #16]
  44035c:	mov	x29, sp
  440360:	b.hi	440438 <warn@@Base+0x2d4>  // b.pmore
  440364:	adrp	x10, 452000 <warn@@Base+0x11e9c>
  440368:	add	x10, x10, #0x88
  44036c:	adr	x11, 440380 <warn@@Base+0x21c>
  440370:	ldrb	w12, [x10, x9]
  440374:	add	x11, x11, x12, lsl #2
  440378:	mov	x8, x0
  44037c:	br	x11
  440380:	ldrb	w0, [x8]
  440384:	ldr	x19, [sp, #16]
  440388:	ldp	x29, x30, [sp], #32
  44038c:	ret
  440390:	ldr	w0, [x8]
  440394:	ldrb	w8, [x8, #4]
  440398:	bfi	x0, x8, #32, #8
  44039c:	ldr	x19, [sp, #16]
  4403a0:	ldp	x29, x30, [sp], #32
  4403a4:	ret
  4403a8:	ldrh	w0, [x8]
  4403ac:	ldrb	w8, [x8, #2]
  4403b0:	bfi	x0, x8, #16, #8
  4403b4:	ldr	x19, [sp, #16]
  4403b8:	ldp	x29, x30, [sp], #32
  4403bc:	ret
  4403c0:	ldrh	w0, [x8]
  4403c4:	ldr	x19, [sp, #16]
  4403c8:	ldp	x29, x30, [sp], #32
  4403cc:	ret
  4403d0:	ldr	w0, [x8]
  4403d4:	ldr	x19, [sp, #16]
  4403d8:	ldp	x29, x30, [sp], #32
  4403dc:	ret
  4403e0:	ldr	x0, [x8]
  4403e4:	ldr	x19, [sp, #16]
  4403e8:	ldp	x29, x30, [sp], #32
  4403ec:	ret
  4403f0:	ldr	w0, [x8]
  4403f4:	ldrb	w9, [x8, #4]
  4403f8:	ldrb	w8, [x8, #5]
  4403fc:	bfi	x0, x9, #32, #8
  440400:	bfi	x0, x8, #40, #8
  440404:	ldr	x19, [sp, #16]
  440408:	ldp	x29, x30, [sp], #32
  44040c:	ret
  440410:	ldr	w0, [x8]
  440414:	ldrb	w9, [x8, #4]
  440418:	ldrb	w10, [x8, #5]
  44041c:	ldrb	w8, [x8, #6]
  440420:	bfi	x0, x9, #32, #8
  440424:	bfi	x0, x10, #40, #8
  440428:	bfi	x0, x8, #48, #8
  44042c:	ldr	x19, [sp, #16]
  440430:	ldp	x29, x30, [sp], #32
  440434:	ret
  440438:	adrp	x8, 452000 <warn@@Base+0x11e9c>
  44043c:	add	x8, x8, #0xba
  440440:	mov	w2, #0x5                   	// #5
  440444:	mov	x0, xzr
  440448:	mov	w19, w1
  44044c:	mov	x1, x8
  440450:	bl	403700 <dcgettext@plt>
  440454:	mov	w1, w19
  440458:	bl	4400a0 <error@@Base>
  44045c:	bl	4033f0 <abort@plt>
  440460:	stp	x29, x30, [sp, #-32]!
  440464:	sub	w8, w1, #0x1
  440468:	cmp	w8, #0x7
  44046c:	str	x19, [sp, #16]
  440470:	mov	x29, sp
  440474:	b.hi	44057c <warn@@Base+0x418>  // b.pmore
  440478:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  44047c:	add	x9, x9, #0x90
  440480:	adr	x10, 440490 <warn@@Base+0x32c>
  440484:	ldrb	w11, [x9, x8]
  440488:	add	x10, x10, x11, lsl #2
  44048c:	br	x10
  440490:	ldrb	w0, [x0]
  440494:	ldr	x19, [sp, #16]
  440498:	ldp	x29, x30, [sp], #32
  44049c:	ret
  4404a0:	ldur	w8, [x0, #1]
  4404a4:	ldrb	w9, [x0]
  4404a8:	lsl	x8, x8, #32
  4404ac:	rev	x0, x8
  4404b0:	bfi	x0, x9, #32, #8
  4404b4:	ldr	x19, [sp, #16]
  4404b8:	ldp	x29, x30, [sp], #32
  4404bc:	ret
  4404c0:	ldurh	w8, [x0, #1]
  4404c4:	ldrb	w9, [x0]
  4404c8:	lsl	x8, x8, #48
  4404cc:	rev	x0, x8
  4404d0:	bfi	x0, x9, #16, #8
  4404d4:	ldr	x19, [sp, #16]
  4404d8:	ldp	x29, x30, [sp], #32
  4404dc:	ret
  4404e0:	ldrh	w8, [x0]
  4404e4:	lsl	x8, x8, #48
  4404e8:	rev	x0, x8
  4404ec:	ldr	x19, [sp, #16]
  4404f0:	ldp	x29, x30, [sp], #32
  4404f4:	ret
  4404f8:	ldr	w8, [x0]
  4404fc:	lsl	x8, x8, #32
  440500:	rev	x0, x8
  440504:	ldr	x19, [sp, #16]
  440508:	ldp	x29, x30, [sp], #32
  44050c:	ret
  440510:	ldr	x8, [x0]
  440514:	rev	x0, x8
  440518:	ldr	x19, [sp, #16]
  44051c:	ldp	x29, x30, [sp], #32
  440520:	ret
  440524:	ldur	w8, [x0, #2]
  440528:	ldrb	w9, [x0, #1]
  44052c:	ldrb	w10, [x0]
  440530:	lsl	x8, x8, #32
  440534:	rev	x0, x8
  440538:	bfi	x0, x9, #32, #8
  44053c:	bfi	x0, x10, #40, #8
  440540:	ldr	x19, [sp, #16]
  440544:	ldp	x29, x30, [sp], #32
  440548:	ret
  44054c:	ldur	w8, [x0, #3]
  440550:	ldrb	w9, [x0, #2]
  440554:	ldrb	w10, [x0, #1]
  440558:	ldrb	w11, [x0]
  44055c:	lsl	x8, x8, #32
  440560:	rev	x0, x8
  440564:	bfi	x0, x9, #32, #8
  440568:	bfi	x0, x10, #40, #8
  44056c:	bfi	x0, x11, #48, #8
  440570:	ldr	x19, [sp, #16]
  440574:	ldp	x29, x30, [sp], #32
  440578:	ret
  44057c:	adrp	x8, 452000 <warn@@Base+0x11e9c>
  440580:	add	x8, x8, #0xba
  440584:	mov	w2, #0x5                   	// #5
  440588:	mov	x0, xzr
  44058c:	mov	w19, w1
  440590:	mov	x1, x8
  440594:	bl	403700 <dcgettext@plt>
  440598:	mov	w1, w19
  44059c:	bl	4400a0 <error@@Base>
  4405a0:	bl	4033f0 <abort@plt>
  4405a4:	stp	x29, x30, [sp, #-32]!
  4405a8:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  4405ac:	ldr	x8, [x8, #648]
  4405b0:	str	x19, [sp, #16]
  4405b4:	mov	x29, sp
  4405b8:	mov	w19, w1
  4405bc:	blr	x8
  4405c0:	sub	w8, w19, #0x1
  4405c4:	cmp	w8, #0x7
  4405c8:	b.hi	440644 <warn@@Base+0x4e0>  // b.pmore
  4405cc:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  4405d0:	add	x9, x9, #0x98
  4405d4:	adr	x10, 4405e4 <warn@@Base+0x480>
  4405d8:	ldrb	w11, [x9, x8]
  4405dc:	add	x10, x10, x11, lsl #2
  4405e0:	br	x10
  4405e4:	ldr	x19, [sp, #16]
  4405e8:	ldp	x29, x30, [sp], #32
  4405ec:	ret
  4405f0:	eor	x8, x0, #0x80
  4405f4:	sub	x0, x8, #0x80
  4405f8:	ldr	x19, [sp, #16]
  4405fc:	ldp	x29, x30, [sp], #32
  440600:	ret
  440604:	eor	x8, x0, #0x80000000
  440608:	mov	x9, #0xffffffff80000000    	// #-2147483648
  44060c:	add	x0, x8, x9
  440610:	ldr	x19, [sp, #16]
  440614:	ldp	x29, x30, [sp], #32
  440618:	ret
  44061c:	eor	x8, x0, #0x8000
  440620:	sub	x0, x8, #0x8, lsl #12
  440624:	ldr	x19, [sp, #16]
  440628:	ldp	x29, x30, [sp], #32
  44062c:	ret
  440630:	eor	x8, x0, #0x800000
  440634:	sub	x0, x8, #0x800, lsl #12
  440638:	ldr	x19, [sp, #16]
  44063c:	ldp	x29, x30, [sp], #32
  440640:	ret
  440644:	bl	4033f0 <abort@plt>
  440648:	adrp	x8, 46c000 <_bfd_std_section+0x3118>
  44064c:	ldr	x8, [x8, #648]
  440650:	adrp	x9, 440000 <ferror@plt+0x3c760>
  440654:	add	x9, x9, #0x460
  440658:	cmp	x8, x9
  44065c:	b.eq	440688 <warn@@Base+0x524>  // b.none
  440660:	ldr	w8, [x0, #4]
  440664:	str	x8, [x1]
  440668:	ldrh	w8, [x0]
  44066c:	ldrb	w9, [x0, #2]
  440670:	bfi	x8, x9, #16, #8
  440674:	add	x9, x0, #0x3
  440678:	ldrb	w9, [x9]
  44067c:	bfi	x8, x9, #24, #8
  440680:	str	x8, [x2]
  440684:	ret
  440688:	ldr	w8, [x0]
  44068c:	add	x9, x0, #0x4
  440690:	lsl	x8, x8, #32
  440694:	rev	x8, x8
  440698:	str	x8, [x1]
  44069c:	ldrh	w8, [x0, #6]
  4406a0:	ldrb	w10, [x0, #5]
  4406a4:	lsl	x8, x8, #48
  4406a8:	rev	x8, x8
  4406ac:	bfi	x8, x10, #16, #8
  4406b0:	ldrb	w9, [x9]
  4406b4:	bfi	x8, x9, #24, #8
  4406b8:	str	x8, [x2]
  4406bc:	ret
  4406c0:	stp	x29, x30, [sp, #-64]!
  4406c4:	stp	x24, x23, [sp, #16]
  4406c8:	stp	x22, x21, [sp, #32]
  4406cc:	stp	x20, x19, [sp, #48]
  4406d0:	mov	x29, sp
  4406d4:	mov	x19, x2
  4406d8:	mov	x20, x1
  4406dc:	mov	x22, x0
  4406e0:	bl	403320 <lbasename@plt>
  4406e4:	subs	x23, x0, x22
  4406e8:	b.eq	440744 <warn@@Base+0x5e0>  // b.none
  4406ec:	ldrb	w8, [x20]
  4406f0:	cmp	w8, #0x2f
  4406f4:	b.eq	440744 <warn@@Base+0x5e0>  // b.none
  4406f8:	add	x24, x23, x19
  4406fc:	add	x0, x24, #0x1
  440700:	cmp	x0, x23
  440704:	b.cc	440754 <warn@@Base+0x5f0>  // b.lo, b.ul, b.last
  440708:	cmp	x0, x19
  44070c:	b.cc	440754 <warn@@Base+0x5f0>  // b.lo, b.ul, b.last
  440710:	bl	4031c0 <malloc@plt>
  440714:	mov	x21, x0
  440718:	cbz	x0, 44079c <warn@@Base+0x638>
  44071c:	mov	x0, x21
  440720:	mov	x1, x22
  440724:	mov	x2, x23
  440728:	bl	402f70 <memcpy@plt>
  44072c:	add	x0, x21, x23
  440730:	mov	x1, x20
  440734:	mov	x2, x19
  440738:	bl	402f70 <memcpy@plt>
  44073c:	strb	wzr, [x21, x24]
  440740:	b	4407b0 <warn@@Base+0x64c>
  440744:	adds	x0, x19, #0x1
  440748:	b.cc	440778 <warn@@Base+0x614>  // b.lo, b.ul, b.last
  44074c:	mov	x21, xzr
  440750:	b	4407b0 <warn@@Base+0x64c>
  440754:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440758:	add	x1, x1, #0xe4
  44075c:	mov	w2, #0x5                   	// #5
  440760:	mov	x0, xzr
  440764:	bl	403700 <dcgettext@plt>
  440768:	mov	x1, x19
  44076c:	bl	4400a0 <error@@Base>
  440770:	mov	x21, xzr
  440774:	b	4407b0 <warn@@Base+0x64c>
  440778:	bl	4031c0 <malloc@plt>
  44077c:	mov	x21, x0
  440780:	cbz	x0, 44079c <warn@@Base+0x638>
  440784:	mov	x0, x21
  440788:	mov	x1, x20
  44078c:	mov	x2, x19
  440790:	bl	402f70 <memcpy@plt>
  440794:	strb	wzr, [x21, x19]
  440798:	b	4407b0 <warn@@Base+0x64c>
  44079c:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  4407a0:	add	x1, x1, #0xd5
  4407a4:	mov	w2, #0x5                   	// #5
  4407a8:	bl	403700 <dcgettext@plt>
  4407ac:	bl	4400a0 <error@@Base>
  4407b0:	mov	x0, x21
  4407b4:	ldp	x20, x19, [sp, #48]
  4407b8:	ldp	x22, x21, [sp, #32]
  4407bc:	ldp	x24, x23, [sp, #16]
  4407c0:	ldp	x29, x30, [sp], #64
  4407c4:	ret
  4407c8:	stp	x29, x30, [sp, #-64]!
  4407cc:	stp	x20, x19, [sp, #48]
  4407d0:	mov	x20, x0
  4407d4:	mov	x0, x1
  4407d8:	stp	x24, x23, [sp, #16]
  4407dc:	stp	x22, x21, [sp, #32]
  4407e0:	mov	x29, sp
  4407e4:	mov	w23, w4
  4407e8:	mov	w22, w3
  4407ec:	mov	x21, x2
  4407f0:	mov	x19, x1
  4407f4:	bl	403360 <strdup@plt>
  4407f8:	stp	x0, x21, [x20]
  4407fc:	movi	v0.2d, #0x0
  440800:	mov	w8, #0x8                   	// #8
  440804:	mov	w1, #0x8                   	// #8
  440808:	mov	x0, x21
  44080c:	mov	w2, wzr
  440810:	stp	w22, wzr, [x20, #80]
  440814:	stp	q0, q0, [x20, #16]
  440818:	str	q0, [x20, #48]
  44081c:	stp	xzr, x8, [x20, #64]
  440820:	bl	4033e0 <fseek@plt>
  440824:	cbz	w0, 440860 <warn@@Base+0x6fc>
  440828:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  44082c:	add	x1, x1, #0x116
  440830:	mov	w2, #0x5                   	// #5
  440834:	mov	x0, xzr
  440838:	bl	403700 <dcgettext@plt>
  44083c:	mov	x1, x19
  440840:	bl	4400a0 <error@@Base>
  440844:	mov	w24, #0x1                   	// #1
  440848:	mov	w0, w24
  44084c:	ldp	x20, x19, [sp, #48]
  440850:	ldp	x22, x21, [sp, #32]
  440854:	ldp	x24, x23, [sp, #16]
  440858:	ldp	x29, x30, [sp], #64
  44085c:	ret
  440860:	add	x22, x20, #0x58
  440864:	mov	w1, #0x1                   	// #1
  440868:	mov	w2, #0x3c                  	// #60
  44086c:	mov	x0, x22
  440870:	mov	x3, x21
  440874:	bl	4034f0 <fread@plt>
  440878:	cbz	x0, 440930 <warn@@Base+0x7cc>
  44087c:	cmp	x0, #0x3c
  440880:	b.ne	4408d8 <warn@@Base+0x774>  // b.any
  440884:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440888:	add	x1, x1, #0x165
  44088c:	mov	w2, #0x10                  	// #16
  440890:	mov	x0, x22
  440894:	bl	403210 <strncmp@plt>
  440898:	cbz	w0, 4408e4 <warn@@Base+0x780>
  44089c:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  4408a0:	add	x1, x1, #0x176
  4408a4:	mov	w2, #0x10                  	// #16
  4408a8:	mov	x0, x22
  4408ac:	bl	403210 <strncmp@plt>
  4408b0:	cbz	w0, 4408fc <warn@@Base+0x798>
  4408b4:	cbz	w23, 440918 <warn@@Base+0x7b4>
  4408b8:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  4408bc:	add	x1, x1, #0x187
  4408c0:	mov	w2, #0x5                   	// #5
  4408c4:	mov	x0, xzr
  4408c8:	bl	403700 <dcgettext@plt>
  4408cc:	mov	x1, x19
  4408d0:	bl	4037a0 <printf@plt>
  4408d4:	b	440918 <warn@@Base+0x7b4>
  4408d8:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  4408dc:	add	x1, x1, #0x142
  4408e0:	b	440830 <warn@@Base+0x6cc>
  4408e4:	mov	w1, #0x4                   	// #4
  4408e8:	mov	x0, x20
  4408ec:	mov	w2, w23
  4408f0:	bl	440a24 <warn@@Base+0x8c0>
  4408f4:	cbnz	w0, 440918 <warn@@Base+0x7b4>
  4408f8:	b	440844 <warn@@Base+0x6e0>
  4408fc:	mov	w24, #0x1                   	// #1
  440900:	mov	w1, #0x8                   	// #8
  440904:	mov	x0, x20
  440908:	mov	w2, w23
  44090c:	str	w24, [x20, #84]
  440910:	bl	440a24 <warn@@Base+0x8c0>
  440914:	cbz	w0, 440848 <warn@@Base+0x6e4>
  440918:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  44091c:	add	x1, x1, #0x1a0
  440920:	mov	w2, #0x10                  	// #16
  440924:	mov	x0, x22
  440928:	bl	403210 <strncmp@plt>
  44092c:	cbz	w0, 440938 <warn@@Base+0x7d4>
  440930:	mov	w24, wzr
  440934:	b	440848 <warn@@Base+0x6e4>
  440938:	ldrb	w23, [x20, #146]
  44093c:	add	x0, x20, #0x88
  440940:	mov	w2, #0xa                   	// #10
  440944:	mov	x1, xzr
  440948:	strb	wzr, [x20, #146]
  44094c:	bl	402fc0 <strtoul@plt>
  440950:	cmp	x0, #0x7
  440954:	str	x0, [x20, #56]
  440958:	strb	w23, [x20, #146]
  44095c:	b.hi	44096c <warn@@Base+0x808>  // b.pmore
  440960:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440964:	add	x1, x1, #0x1b1
  440968:	b	4409d8 <warn@@Base+0x874>
  44096c:	mov	x22, x0
  440970:	tbnz	x0, #63, 4409d0 <warn@@Base+0x86c>
  440974:	ldr	x8, [x20, #72]
  440978:	add	x0, x22, #0x1
  44097c:	add	x8, x22, x8
  440980:	add	x8, x8, #0x3c
  440984:	str	x8, [x20, #72]
  440988:	bl	4031c0 <malloc@plt>
  44098c:	str	x0, [x20, #48]
  440990:	cbz	x0, 4409f4 <warn@@Base+0x890>
  440994:	mov	w2, #0x1                   	// #1
  440998:	mov	x1, x22
  44099c:	mov	x3, x21
  4409a0:	bl	4034f0 <fread@plt>
  4409a4:	cmp	x0, #0x1
  4409a8:	b.ne	440a0c <warn@@Base+0x8a8>  // b.any
  4409ac:	ldr	x8, [x20, #56]
  4409b0:	tbz	w8, #0, 4409c0 <warn@@Base+0x85c>
  4409b4:	mov	x0, x21
  4409b8:	bl	403350 <getc@plt>
  4409bc:	ldr	x8, [x20, #56]
  4409c0:	ldr	x9, [x20, #48]
  4409c4:	mov	w24, wzr
  4409c8:	strb	wzr, [x9, x8]
  4409cc:	b	440848 <warn@@Base+0x6e4>
  4409d0:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  4409d4:	add	x1, x1, #0x1e1
  4409d8:	mov	w2, #0x5                   	// #5
  4409dc:	mov	x0, xzr
  4409e0:	bl	403700 <dcgettext@plt>
  4409e4:	ldr	x2, [x20, #56]
  4409e8:	mov	x1, x19
  4409ec:	bl	4400a0 <error@@Base>
  4409f0:	b	440844 <warn@@Base+0x6e0>
  4409f4:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  4409f8:	add	x1, x1, #0x211
  4409fc:	mov	w2, #0x5                   	// #5
  440a00:	bl	403700 <dcgettext@plt>
  440a04:	bl	4400a0 <error@@Base>
  440a08:	b	440844 <warn@@Base+0x6e0>
  440a0c:	ldr	x0, [x20, #48]
  440a10:	bl	403510 <free@plt>
  440a14:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440a18:	str	xzr, [x20, #48]
  440a1c:	add	x1, x1, #0x245
  440a20:	b	440830 <warn@@Base+0x6cc>
  440a24:	stp	x29, x30, [sp, #-80]!
  440a28:	stp	x24, x23, [sp, #32]
  440a2c:	stp	x22, x21, [sp, #48]
  440a30:	stp	x20, x19, [sp, #64]
  440a34:	ldrb	w23, [x0, #146]
  440a38:	mov	w21, w2
  440a3c:	mov	w20, w1
  440a40:	mov	x19, x0
  440a44:	strb	wzr, [x0, #146]
  440a48:	add	x0, x0, #0x88
  440a4c:	mov	w2, #0xa                   	// #10
  440a50:	mov	x1, xzr
  440a54:	str	x25, [sp, #16]
  440a58:	mov	x29, sp
  440a5c:	bl	402fc0 <strtoul@plt>
  440a60:	mov	x22, x0
  440a64:	strb	w23, [x19, #146]
  440a68:	tbnz	x0, #63, 440aa8 <warn@@Base+0x944>
  440a6c:	ldr	x8, [x19, #72]
  440a70:	and	x9, x22, #0x1
  440a74:	add	x1, x9, x22
  440a78:	add	x8, x1, x8
  440a7c:	add	x8, x8, #0x3c
  440a80:	str	x8, [x19, #72]
  440a84:	cbz	w21, 440acc <warn@@Base+0x968>
  440a88:	cmp	w20, #0x9
  440a8c:	b.cs	440cd0 <warn@@Base+0xb6c>  // b.hs, b.nlast
  440a90:	mov	w21, w20
  440a94:	subs	x22, x1, x21
  440a98:	b.cs	440ae8 <warn@@Base+0x984>  // b.hs, b.nlast
  440a9c:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440aa0:	add	x1, x1, #0x45f
  440aa4:	b	440c54 <warn@@Base+0xaf0>
  440aa8:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440aac:	add	x1, x1, #0x36e
  440ab0:	mov	w2, #0x5                   	// #5
  440ab4:	mov	x0, xzr
  440ab8:	bl	403700 <dcgettext@plt>
  440abc:	ldr	x1, [x19]
  440ac0:	mov	x2, x22
  440ac4:	bl	4400a0 <error@@Base>
  440ac8:	b	440c68 <warn@@Base+0xb04>
  440acc:	ldr	x0, [x19, #8]
  440ad0:	mov	w2, #0x1                   	// #1
  440ad4:	bl	4033e0 <fseek@plt>
  440ad8:	cbz	w0, 440bd8 <warn@@Base+0xa74>
  440adc:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440ae0:	add	x1, x1, #0x394
  440ae4:	b	440c54 <warn@@Base+0xaf0>
  440ae8:	ldr	x3, [x19, #8]
  440aec:	add	x0, x29, #0x18
  440af0:	mov	w1, #0x1                   	// #1
  440af4:	mov	x2, x21
  440af8:	bl	4034f0 <fread@plt>
  440afc:	cmp	x0, x21
  440b00:	b.ne	440c4c <warn@@Base+0xae8>  // b.any
  440b04:	add	x0, x29, #0x18
  440b08:	mov	w1, w20
  440b0c:	bl	440460 <warn@@Base+0x2fc>
  440b10:	cmp	x22, x0
  440b14:	str	x0, [x19, #16]
  440b18:	b.cc	440c08 <warn@@Base+0xaa4>  // b.lo, b.ul, b.last
  440b1c:	mov	x24, x0
  440b20:	mul	x0, x0, x21
  440b24:	cmp	x22, x0
  440b28:	b.cc	440c08 <warn@@Base+0xaa4>  // b.lo, b.ul, b.last
  440b2c:	bl	4031c0 <malloc@plt>
  440b30:	cbz	x0, 440c34 <warn@@Base+0xad0>
  440b34:	ldr	x3, [x19, #8]
  440b38:	mov	x1, x21
  440b3c:	mov	x2, x24
  440b40:	mov	x23, x0
  440b44:	bl	4034f0 <fread@plt>
  440b48:	ldr	x8, [x19, #16]
  440b4c:	cmp	x0, x8
  440b50:	b.ne	440c44 <warn@@Base+0xae0>  // b.any
  440b54:	mov	x24, x0
  440b58:	lsl	x0, x0, #3
  440b5c:	bl	4031c0 <malloc@plt>
  440b60:	str	x0, [x19, #24]
  440b64:	cbz	x0, 440c88 <warn@@Base+0xb24>
  440b68:	msub	x22, x24, x21, x22
  440b6c:	cbz	x24, 440ba0 <warn@@Base+0xa3c>
  440b70:	mov	x25, xzr
  440b74:	mov	x24, x23
  440b78:	mov	x0, x24
  440b7c:	mov	w1, w20
  440b80:	bl	440460 <warn@@Base+0x2fc>
  440b84:	ldr	x8, [x19, #24]
  440b88:	add	x24, x24, x21
  440b8c:	str	x0, [x8, x25, lsl #3]
  440b90:	ldr	x8, [x19, #16]
  440b94:	add	x25, x25, #0x1
  440b98:	cmp	x25, x8
  440b9c:	b.cc	440b78 <warn@@Base+0xa14>  // b.lo, b.ul, b.last
  440ba0:	mov	x0, x23
  440ba4:	bl	403510 <free@plt>
  440ba8:	cbz	x22, 440cac <warn@@Base+0xb48>
  440bac:	mov	x0, x22
  440bb0:	bl	4031c0 <malloc@plt>
  440bb4:	str	x0, [x19, #32]
  440bb8:	cbz	x0, 440cb8 <warn@@Base+0xb54>
  440bbc:	ldr	x3, [x19, #8]
  440bc0:	mov	w1, #0x1                   	// #1
  440bc4:	mov	x2, x22
  440bc8:	str	x22, [x19, #40]
  440bcc:	bl	4034f0 <fread@plt>
  440bd0:	cmp	x0, x22
  440bd4:	b.ne	440cc4 <warn@@Base+0xb60>  // b.any
  440bd8:	ldr	x3, [x19, #8]
  440bdc:	add	x0, x19, #0x58
  440be0:	mov	w1, #0x1                   	// #1
  440be4:	mov	w2, #0x3c                  	// #60
  440be8:	mov	w20, #0x1                   	// #1
  440bec:	bl	4034f0 <fread@plt>
  440bf0:	cbz	x0, 440c6c <warn@@Base+0xb08>
  440bf4:	cmp	x0, #0x3c
  440bf8:	b.eq	440c6c <warn@@Base+0xb08>  // b.none
  440bfc:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440c00:	add	x1, x1, #0x619
  440c04:	b	440c54 <warn@@Base+0xaf0>
  440c08:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440c0c:	add	x1, x1, #0x4a1
  440c10:	mov	w2, #0x5                   	// #5
  440c14:	mov	x0, xzr
  440c18:	bl	403700 <dcgettext@plt>
  440c1c:	ldr	x1, [x19]
  440c20:	ldr	x2, [x19, #16]
  440c24:	mov	w3, w20
  440c28:	mov	x4, x22
  440c2c:	bl	4400a0 <error@@Base>
  440c30:	b	440c68 <warn@@Base+0xb04>
  440c34:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440c38:	add	x1, x1, #0x502
  440c3c:	mov	w2, #0x5                   	// #5
  440c40:	b	440ca0 <warn@@Base+0xb3c>
  440c44:	mov	x0, x23
  440c48:	bl	403510 <free@plt>
  440c4c:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440c50:	add	x1, x1, #0x47f
  440c54:	mov	w2, #0x5                   	// #5
  440c58:	mov	x0, xzr
  440c5c:	bl	403700 <dcgettext@plt>
  440c60:	ldr	x1, [x19]
  440c64:	bl	4400a0 <error@@Base>
  440c68:	mov	w20, wzr
  440c6c:	mov	w0, w20
  440c70:	ldp	x20, x19, [sp, #64]
  440c74:	ldp	x22, x21, [sp, #48]
  440c78:	ldp	x24, x23, [sp, #32]
  440c7c:	ldr	x25, [sp, #16]
  440c80:	ldp	x29, x30, [sp], #80
  440c84:	ret
  440c88:	mov	x0, x23
  440c8c:	bl	403510 <free@plt>
  440c90:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440c94:	add	x1, x1, #0x53c
  440c98:	mov	w2, #0x5                   	// #5
  440c9c:	mov	x0, xzr
  440ca0:	bl	403700 <dcgettext@plt>
  440ca4:	bl	4400a0 <error@@Base>
  440ca8:	b	440c68 <warn@@Base+0xb04>
  440cac:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440cb0:	add	x1, x1, #0x57d
  440cb4:	b	440c54 <warn@@Base+0xaf0>
  440cb8:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440cbc:	add	x1, x1, #0x5aa
  440cc0:	b	440c3c <warn@@Base+0xad8>
  440cc4:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440cc8:	add	x1, x1, #0x5ea
  440ccc:	b	440c54 <warn@@Base+0xaf0>
  440cd0:	adrp	x0, 452000 <warn@@Base+0x11e9c>
  440cd4:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440cd8:	adrp	x3, 452000 <warn@@Base+0x11e9c>
  440cdc:	add	x0, x0, #0x3bd
  440ce0:	add	x1, x1, #0x3e6
  440ce4:	add	x3, x3, #0x3ff
  440ce8:	mov	w2, #0x1f9                 	// #505
  440cec:	bl	4037c0 <__assert_fail@plt>
  440cf0:	stp	x29, x30, [sp, #-48]!
  440cf4:	stp	x20, x19, [sp, #32]
  440cf8:	str	x21, [sp, #16]
  440cfc:	ldr	x21, [x0]
  440d00:	mov	x19, x0
  440d04:	mov	x20, x1
  440d08:	mov	x29, sp
  440d0c:	cbz	x21, 440d20 <warn@@Base+0xbbc>
  440d10:	mov	x0, x21
  440d14:	mov	x1, x20
  440d18:	bl	4034a0 <strcmp@plt>
  440d1c:	cbz	w0, 440d9c <warn@@Base+0xc38>
  440d20:	ldr	x0, [x19, #8]
  440d24:	cbz	x0, 440d30 <warn@@Base+0xbcc>
  440d28:	bl	4031a0 <fclose@plt>
  440d2c:	ldr	x21, [x19]
  440d30:	cbz	x21, 440d3c <warn@@Base+0xbd8>
  440d34:	mov	x0, x21
  440d38:	bl	403510 <free@plt>
  440d3c:	ldr	x0, [x19, #24]
  440d40:	cbz	x0, 440d48 <warn@@Base+0xbe4>
  440d44:	bl	403510 <free@plt>
  440d48:	ldr	x0, [x19, #32]
  440d4c:	cbz	x0, 440d54 <warn@@Base+0xbf0>
  440d50:	bl	403510 <free@plt>
  440d54:	ldr	x0, [x19, #48]
  440d58:	cbz	x0, 440d60 <warn@@Base+0xbfc>
  440d5c:	bl	403510 <free@plt>
  440d60:	adrp	x1, 44c000 <warn@@Base+0xbe9c>
  440d64:	add	x1, x1, #0x8cf
  440d68:	mov	x0, x20
  440d6c:	bl	4031b0 <fopen@plt>
  440d70:	cbz	x0, 440d98 <warn@@Base+0xc34>
  440d74:	mov	x2, x0
  440d78:	mov	x0, x19
  440d7c:	mov	x1, x20
  440d80:	ldp	x20, x19, [sp, #32]
  440d84:	ldr	x21, [sp, #16]
  440d88:	mov	w3, wzr
  440d8c:	mov	w4, wzr
  440d90:	ldp	x29, x30, [sp], #48
  440d94:	b	4407c8 <warn@@Base+0x664>
  440d98:	mov	w0, #0x1                   	// #1
  440d9c:	ldp	x20, x19, [sp, #32]
  440da0:	ldr	x21, [sp, #16]
  440da4:	ldp	x29, x30, [sp], #48
  440da8:	ret
  440dac:	stp	x29, x30, [sp, #-32]!
  440db0:	str	x19, [sp, #16]
  440db4:	mov	x19, x0
  440db8:	ldr	x0, [x0]
  440dbc:	mov	x29, sp
  440dc0:	cbz	x0, 440dc8 <warn@@Base+0xc64>
  440dc4:	bl	403510 <free@plt>
  440dc8:	ldr	x0, [x19, #24]
  440dcc:	cbz	x0, 440dd4 <warn@@Base+0xc70>
  440dd0:	bl	403510 <free@plt>
  440dd4:	ldr	x0, [x19, #32]
  440dd8:	cbz	x0, 440de0 <warn@@Base+0xc7c>
  440ddc:	bl	403510 <free@plt>
  440de0:	ldr	x0, [x19, #48]
  440de4:	cbz	x0, 440df4 <warn@@Base+0xc90>
  440de8:	ldr	x19, [sp, #16]
  440dec:	ldp	x29, x30, [sp], #32
  440df0:	b	403510 <free@plt>
  440df4:	ldr	x19, [sp, #16]
  440df8:	ldp	x29, x30, [sp], #32
  440dfc:	ret
  440e00:	stp	x29, x30, [sp, #-64]!
  440e04:	str	x23, [sp, #16]
  440e08:	stp	x22, x21, [sp, #32]
  440e0c:	stp	x20, x19, [sp, #48]
  440e10:	mov	x20, x0
  440e14:	ldrb	w8, [x20, #88]!
  440e18:	mov	x19, x0
  440e1c:	mov	x29, sp
  440e20:	cmp	w8, #0x2f
  440e24:	b.ne	440ebc <warn@@Base+0xd58>  // b.any
  440e28:	ldr	x8, [x19, #48]
  440e2c:	cbz	x8, 440fb4 <warn@@Base+0xe50>
  440e30:	ldr	x8, [x19, #56]
  440e34:	cbz	x8, 440fb4 <warn@@Base+0xe50>
  440e38:	ldrb	w20, [x19, #146]
  440e3c:	mov	x22, x1
  440e40:	add	x0, x19, #0x59
  440e44:	add	x1, x29, #0x18
  440e48:	mov	w2, #0xa                   	// #10
  440e4c:	str	xzr, [x19, #64]
  440e50:	strb	wzr, [x19, #146]
  440e54:	bl	402fc0 <strtoul@plt>
  440e58:	ldr	w8, [x19, #80]
  440e5c:	mov	x21, x0
  440e60:	cbz	w8, 440e8c <warn@@Base+0xd28>
  440e64:	ldr	x8, [x29, #24]
  440e68:	cbz	x8, 440e8c <warn@@Base+0xd28>
  440e6c:	ldrb	w9, [x8]
  440e70:	cmp	w9, #0x3a
  440e74:	b.ne	440e8c <warn@@Base+0xd28>  // b.any
  440e78:	add	x0, x8, #0x1
  440e7c:	mov	w2, #0xa                   	// #10
  440e80:	mov	x1, xzr
  440e84:	bl	402fc0 <strtoul@plt>
  440e88:	str	x0, [x19, #64]
  440e8c:	ldr	x8, [x19, #56]
  440e90:	strb	w20, [x19, #146]
  440e94:	cmp	x21, x8
  440e98:	b.ls	440fe8 <warn@@Base+0xe84>  // b.plast
  440e9c:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440ea0:	add	x1, x1, #0x2b4
  440ea4:	mov	w2, #0x5                   	// #5
  440ea8:	mov	x0, xzr
  440eac:	bl	403700 <dcgettext@plt>
  440eb0:	mov	x1, x21
  440eb4:	bl	4400a0 <error@@Base>
  440eb8:	b	440fcc <warn@@Base+0xe68>
  440ebc:	mov	x8, x19
  440ec0:	ldrb	w9, [x8, #89]!
  440ec4:	cmp	w9, #0x2f
  440ec8:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440ecc:	mov	x8, x19
  440ed0:	ldrb	w9, [x8, #90]!
  440ed4:	cmp	w9, #0x2f
  440ed8:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440edc:	mov	x8, x19
  440ee0:	ldrb	w9, [x8, #91]!
  440ee4:	cmp	w9, #0x2f
  440ee8:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440eec:	mov	x8, x19
  440ef0:	ldrb	w9, [x8, #92]!
  440ef4:	cmp	w9, #0x2f
  440ef8:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440efc:	mov	x8, x19
  440f00:	ldrb	w9, [x8, #93]!
  440f04:	cmp	w9, #0x2f
  440f08:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440f0c:	mov	x8, x19
  440f10:	ldrb	w9, [x8, #94]!
  440f14:	cmp	w9, #0x2f
  440f18:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440f1c:	mov	x8, x19
  440f20:	ldrb	w9, [x8, #95]!
  440f24:	cmp	w9, #0x2f
  440f28:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440f2c:	mov	x8, x19
  440f30:	ldrb	w9, [x8, #96]!
  440f34:	cmp	w9, #0x2f
  440f38:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440f3c:	mov	x8, x19
  440f40:	ldrb	w9, [x8, #97]!
  440f44:	cmp	w9, #0x2f
  440f48:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440f4c:	mov	x8, x19
  440f50:	ldrb	w9, [x8, #98]!
  440f54:	cmp	w9, #0x2f
  440f58:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440f5c:	mov	x8, x19
  440f60:	ldrb	w9, [x8, #99]!
  440f64:	cmp	w9, #0x2f
  440f68:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440f6c:	mov	x8, x19
  440f70:	ldrb	w9, [x8, #100]!
  440f74:	cmp	w9, #0x2f
  440f78:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440f7c:	mov	x8, x19
  440f80:	ldrb	w9, [x8, #101]!
  440f84:	cmp	w9, #0x2f
  440f88:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440f8c:	mov	x8, x19
  440f90:	ldrb	w9, [x8, #102]!
  440f94:	cmp	w9, #0x2f
  440f98:	b.eq	440fac <warn@@Base+0xe48>  // b.none
  440f9c:	ldrb	w8, [x19, #103]!
  440fa0:	cmp	w8, #0x2f
  440fa4:	b.ne	4410c4 <warn@@Base+0xf60>  // b.any
  440fa8:	mov	x8, x19
  440fac:	strb	wzr, [x8]
  440fb0:	b	440fd0 <warn@@Base+0xe6c>
  440fb4:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  440fb8:	add	x1, x1, #0x277
  440fbc:	mov	w2, #0x5                   	// #5
  440fc0:	mov	x0, xzr
  440fc4:	bl	403700 <dcgettext@plt>
  440fc8:	bl	4400a0 <error@@Base>
  440fcc:	mov	x20, xzr
  440fd0:	mov	x0, x20
  440fd4:	ldp	x20, x19, [sp, #48]
  440fd8:	ldp	x22, x21, [sp, #32]
  440fdc:	ldr	x23, [sp, #16]
  440fe0:	ldp	x29, x30, [sp], #64
  440fe4:	ret
  440fe8:	b.cs	441018 <warn@@Base+0xeb4>  // b.hs, b.nlast
  440fec:	ldr	x10, [x19, #48]
  440ff0:	mov	x9, x21
  440ff4:	ldrb	w11, [x10, x9]
  440ff8:	cbz	w11, 44101c <warn@@Base+0xeb8>
  440ffc:	cmp	w11, #0xa
  441000:	b.eq	44101c <warn@@Base+0xeb8>  // b.none
  441004:	add	x9, x9, #0x1
  441008:	cmp	x8, x9
  44100c:	b.ne	440ff4 <warn@@Base+0xe90>  // b.any
  441010:	mov	x9, x8
  441014:	b	44101c <warn@@Base+0xeb8>
  441018:	mov	x9, x21
  44101c:	ldr	x10, [x19, #48]
  441020:	cbz	x9, 441034 <warn@@Base+0xed0>
  441024:	sub	x11, x9, #0x1
  441028:	ldrb	w12, [x10, x11]
  44102c:	cmp	w12, #0x2f
  441030:	csel	x9, x11, x9, eq  // eq = none
  441034:	cmp	x9, x8
  441038:	csel	x8, x8, x9, hi  // hi = pmore
  44103c:	strb	wzr, [x10, x8]
  441040:	ldr	w9, [x19, #80]
  441044:	cbz	w9, 441088 <warn@@Base+0xf24>
  441048:	ldr	x9, [x19, #64]
  44104c:	cbz	x9, 441088 <warn@@Base+0xf24>
  441050:	subs	x2, x8, x21
  441054:	b.ls	441094 <warn@@Base+0xf30>  // b.plast
  441058:	ldr	x8, [x19, #48]
  44105c:	ldr	x0, [x19]
  441060:	add	x1, x8, x21
  441064:	bl	4406c0 <warn@@Base+0x55c>
  441068:	mov	x23, x0
  44106c:	cbz	x0, 441080 <warn@@Base+0xf1c>
  441070:	mov	x0, x22
  441074:	mov	x1, x23
  441078:	bl	440cf0 <warn@@Base+0xb8c>
  44107c:	cbz	w0, 4410a0 <warn@@Base+0xf3c>
  441080:	mov	x0, x23
  441084:	bl	403510 <free@plt>
  441088:	ldr	x8, [x19, #48]
  44108c:	add	x20, x8, x21
  441090:	b	440fd0 <warn@@Base+0xe6c>
  441094:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  441098:	add	x1, x1, #0x2ef
  44109c:	b	440fbc <warn@@Base+0xe58>
  4410a0:	ldr	x1, [x19, #64]
  4410a4:	mov	x0, x22
  4410a8:	mov	x2, xzr
  4410ac:	bl	4410e0 <warn@@Base+0xf7c>
  4410b0:	cbz	x0, 441080 <warn@@Base+0xf1c>
  4410b4:	mov	x20, x0
  4410b8:	mov	x0, x23
  4410bc:	bl	403510 <free@plt>
  4410c0:	b	440fd0 <warn@@Base+0xe6c>
  4410c4:	mov	w0, #0x11                  	// #17
  4410c8:	bl	403290 <xmalloc@plt>
  4410cc:	ldr	q0, [x20]
  4410d0:	strb	wzr, [x0, #16]
  4410d4:	mov	x20, x0
  4410d8:	str	q0, [x0]
  4410dc:	b	440fd0 <warn@@Base+0xe6c>
  4410e0:	stp	x29, x30, [sp, #-32]!
  4410e4:	stp	x20, x19, [sp, #16]
  4410e8:	mov	x19, x0
  4410ec:	ldr	x0, [x0, #8]
  4410f0:	mov	x20, x2
  4410f4:	mov	w2, wzr
  4410f8:	mov	x29, sp
  4410fc:	bl	4033e0 <fseek@plt>
  441100:	cbz	w0, 441110 <warn@@Base+0xfac>
  441104:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  441108:	add	x1, x1, #0x311
  44110c:	b	44114c <warn@@Base+0xfe8>
  441110:	ldr	x3, [x19, #8]
  441114:	add	x0, x19, #0x58
  441118:	mov	w1, #0x1                   	// #1
  44111c:	mov	w2, #0x3c                  	// #60
  441120:	bl	4034f0 <fread@plt>
  441124:	cmp	x0, #0x3c
  441128:	b.ne	441144 <warn@@Base+0xfe0>  // b.any
  44112c:	ldrh	w8, [x19, #146]
  441130:	cmp	w8, #0xa60
  441134:	b.eq	441170 <warn@@Base+0x100c>  // b.none
  441138:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  44113c:	add	x1, x1, #0x33a
  441140:	b	44114c <warn@@Base+0xfe8>
  441144:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  441148:	add	x1, x1, #0x142
  44114c:	mov	w2, #0x5                   	// #5
  441150:	mov	x0, xzr
  441154:	bl	403700 <dcgettext@plt>
  441158:	ldr	x1, [x19]
  44115c:	bl	4400a0 <error@@Base>
  441160:	ldp	x20, x19, [sp, #16]
  441164:	mov	x0, xzr
  441168:	ldp	x29, x30, [sp], #32
  44116c:	ret
  441170:	mov	x0, x19
  441174:	mov	x1, x20
  441178:	ldp	x20, x19, [sp, #16]
  44117c:	ldp	x29, x30, [sp], #32
  441180:	b	440e00 <warn@@Base+0xc9c>
  441184:	stp	x29, x30, [sp, #-80]!
  441188:	stp	x22, x21, [sp, #48]
  44118c:	mov	x21, x1
  441190:	adrp	x1, 44f000 <warn@@Base+0xee9c>
  441194:	stp	x24, x23, [sp, #32]
  441198:	stp	x20, x19, [sp, #64]
  44119c:	mov	x19, x2
  4411a0:	mov	x24, x0
  4411a4:	add	x1, x1, #0x792
  4411a8:	mov	w2, #0x5                   	// #5
  4411ac:	mov	x0, xzr
  4411b0:	stp	x26, x25, [sp, #16]
  4411b4:	mov	x29, sp
  4411b8:	bl	403700 <dcgettext@plt>
  4411bc:	ldr	x20, [x24]
  4411c0:	mov	x23, x0
  4411c4:	mov	x0, x20
  4411c8:	bl	402fd0 <strlen@plt>
  4411cc:	mov	x22, x0
  4411d0:	mov	x0, x19
  4411d4:	bl	402fd0 <strlen@plt>
  4411d8:	ldr	w26, [x24, #80]
  4411dc:	add	x8, x22, x0
  4411e0:	add	x25, x8, #0x3
  4411e4:	cbz	w26, 441208 <warn@@Base+0x10a4>
  4411e8:	ldr	x8, [x24, #64]
  4411ec:	cbz	x8, 441208 <warn@@Base+0x10a4>
  4411f0:	ldr	x0, [x21]
  4411f4:	cbnz	x0, 4411fc <warn@@Base+0x1098>
  4411f8:	mov	x0, x23
  4411fc:	bl	402fd0 <strlen@plt>
  441200:	add	x8, x25, x0
  441204:	add	x25, x8, #0x2
  441208:	mov	x0, x25
  44120c:	bl	4031c0 <malloc@plt>
  441210:	mov	x22, x0
  441214:	cbz	x0, 441244 <warn@@Base+0x10e0>
  441218:	cbz	w26, 44125c <warn@@Base+0x10f8>
  44121c:	ldr	x8, [x24, #64]
  441220:	cbz	x8, 441268 <warn@@Base+0x1104>
  441224:	ldr	x4, [x21]
  441228:	cbz	x4, 441288 <warn@@Base+0x1124>
  44122c:	adrp	x2, 452000 <warn@@Base+0x11e9c>
  441230:	add	x2, x2, #0x363
  441234:	mov	x0, x22
  441238:	mov	x1, x25
  44123c:	mov	x3, x20
  441240:	b	4412a0 <warn@@Base+0x113c>
  441244:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  441248:	add	x1, x1, #0xd5
  44124c:	mov	w2, #0x5                   	// #5
  441250:	bl	403700 <dcgettext@plt>
  441254:	bl	4400a0 <error@@Base>
  441258:	b	4412a8 <warn@@Base+0x1144>
  44125c:	adrp	x2, 451000 <warn@@Base+0x10e9c>
  441260:	add	x2, x2, #0xefe
  441264:	b	441270 <warn@@Base+0x110c>
  441268:	adrp	x2, 451000 <warn@@Base+0x10e9c>
  44126c:	add	x2, x2, #0xca9
  441270:	mov	x0, x22
  441274:	mov	x1, x25
  441278:	mov	x3, x20
  44127c:	mov	x4, x19
  441280:	bl	403160 <snprintf@plt>
  441284:	b	4412a8 <warn@@Base+0x1144>
  441288:	adrp	x2, 452000 <warn@@Base+0x11e9c>
  44128c:	add	x2, x2, #0x363
  441290:	mov	x0, x22
  441294:	mov	x1, x25
  441298:	mov	x3, x20
  44129c:	mov	x4, x23
  4412a0:	mov	x5, x19
  4412a4:	bl	403160 <snprintf@plt>
  4412a8:	mov	x0, x22
  4412ac:	ldp	x20, x19, [sp, #64]
  4412b0:	ldp	x22, x21, [sp, #48]
  4412b4:	ldp	x24, x23, [sp, #32]
  4412b8:	ldp	x26, x25, [sp, #16]
  4412bc:	ldp	x29, x30, [sp], #80
  4412c0:	ret
  4412c4:	stp	x29, x30, [sp, #-48]!
  4412c8:	str	x21, [sp, #16]
  4412cc:	stp	x20, x19, [sp, #32]
  4412d0:	mov	x29, sp
  4412d4:	cbz	x0, 441330 <warn@@Base+0x11cc>
  4412d8:	mov	x20, x0
  4412dc:	mov	x8, xzr
  4412e0:	ldr	x9, [x20, x8]
  4412e4:	add	x8, x8, #0x8
  4412e8:	cbnz	x9, 4412e0 <warn@@Base+0x117c>
  4412ec:	and	x0, x8, #0x7fffffff8
  4412f0:	bl	403290 <xmalloc@plt>
  4412f4:	ldr	x8, [x20]
  4412f8:	mov	x19, x0
  4412fc:	cbz	x8, 441328 <warn@@Base+0x11c4>
  441300:	mov	x21, xzr
  441304:	add	x20, x20, #0x8
  441308:	mov	x0, x8
  44130c:	bl	4032c0 <xstrdup@plt>
  441310:	lsl	x8, x21, #3
  441314:	str	x0, [x19, x8]
  441318:	ldr	x8, [x20, x8]
  44131c:	add	x21, x21, #0x1
  441320:	cbnz	x8, 441308 <warn@@Base+0x11a4>
  441324:	and	x8, x21, #0xffffffff
  441328:	str	xzr, [x19, x8, lsl #3]
  44132c:	b	441334 <warn@@Base+0x11d0>
  441330:	mov	x19, xzr
  441334:	mov	x0, x19
  441338:	ldp	x20, x19, [sp, #32]
  44133c:	ldr	x21, [sp, #16]
  441340:	ldp	x29, x30, [sp], #48
  441344:	ret
  441348:	cbz	x0, 441384 <warn@@Base+0x1220>
  44134c:	stp	x29, x30, [sp, #-32]!
  441350:	stp	x20, x19, [sp, #16]
  441354:	mov	x19, x0
  441358:	ldr	x0, [x0]
  44135c:	mov	x29, sp
  441360:	cbz	x0, 441374 <warn@@Base+0x1210>
  441364:	add	x20, x19, #0x8
  441368:	bl	403510 <free@plt>
  44136c:	ldr	x0, [x20], #8
  441370:	cbnz	x0, 441368 <warn@@Base+0x1204>
  441374:	mov	x0, x19
  441378:	ldp	x20, x19, [sp, #16]
  44137c:	ldp	x29, x30, [sp], #32
  441380:	b	403510 <free@plt>
  441384:	ret
  441388:	stp	x29, x30, [sp, #-96]!
  44138c:	str	x27, [sp, #16]
  441390:	stp	x26, x25, [sp, #32]
  441394:	stp	x24, x23, [sp, #48]
  441398:	stp	x22, x21, [sp, #64]
  44139c:	stp	x20, x19, [sp, #80]
  4413a0:	mov	x29, sp
  4413a4:	cbz	x0, 44154c <warn@@Base+0x13e8>
  4413a8:	mov	x19, x0
  4413ac:	bl	402fd0 <strlen@plt>
  4413b0:	add	x0, x0, #0x1
  4413b4:	bl	403290 <xmalloc@plt>
  4413b8:	adrp	x23, 466000 <warn@@Base+0x25e9c>
  4413bc:	ldrb	w8, [x19]
  4413c0:	ldr	x23, [x23, #4040]
  4413c4:	mov	x20, x0
  4413c8:	mov	x22, xzr
  4413cc:	mov	w26, wzr
  4413d0:	mov	w25, wzr
  4413d4:	mov	w27, wzr
  4413d8:	mov	w24, wzr
  4413dc:	mov	x21, xzr
  4413e0:	b	4413e8 <warn@@Base+0x1284>
  4413e4:	cbz	w8, 441540 <warn@@Base+0x13dc>
  4413e8:	and	x9, x8, #0xff
  4413ec:	ldrh	w9, [x23, x9, lsl #1]
  4413f0:	tbz	w9, #6, 441400 <warn@@Base+0x129c>
  4413f4:	ldrb	w8, [x19, #1]!
  4413f8:	ldrh	w9, [x23, x8, lsl #1]
  4413fc:	tbnz	w9, #6, 4413f4 <warn@@Base+0x1290>
  441400:	subs	w9, w24, #0x1
  441404:	b.cc	441414 <warn@@Base+0x12b0>  // b.lo, b.ul, b.last
  441408:	sxtw	x9, w9
  44140c:	cmp	x22, x9
  441410:	b.lt	441448 <warn@@Base+0x12e4>  // b.tstop
  441414:	cbz	x21, 441430 <warn@@Base+0x12cc>
  441418:	lsl	w24, w24, #1
  44141c:	sbfiz	x1, x24, #3, #32
  441420:	mov	x0, x21
  441424:	bl	4031e0 <xrealloc@plt>
  441428:	mov	x21, x0
  44142c:	b	441440 <warn@@Base+0x12dc>
  441430:	mov	w0, #0x40                  	// #64
  441434:	bl	403290 <xmalloc@plt>
  441438:	mov	x21, x0
  44143c:	mov	w24, #0x8                   	// #8
  441440:	str	xzr, [x21, x22, lsl #3]
  441444:	ldrb	w8, [x19]
  441448:	mov	x9, x20
  44144c:	tst	w8, #0xff
  441450:	b.ne	4414a0 <warn@@Base+0x133c>  // b.any
  441454:	mov	x0, x20
  441458:	strb	wzr, [x9]
  44145c:	bl	4032c0 <xstrdup@plt>
  441460:	str	x0, [x21, x22, lsl #3]
  441464:	add	x22, x22, #0x1
  441468:	str	xzr, [x21, x22, lsl #3]
  44146c:	ldrb	w8, [x19]
  441470:	ldrh	w9, [x23, x8, lsl #1]
  441474:	tbz	w9, #6, 4413e4 <warn@@Base+0x1280>
  441478:	ldrb	w8, [x19, #1]!
  44147c:	ldrh	w9, [x23, x8, lsl #1]
  441480:	tbnz	w9, #6, 441478 <warn@@Base+0x1314>
  441484:	b	4413e4 <warn@@Base+0x1280>
  441488:	mov	w26, wzr
  44148c:	mov	w25, wzr
  441490:	mov	w27, wzr
  441494:	strb	w8, [x9], #1
  441498:	ldrb	w8, [x19, #1]!
  44149c:	cbz	w8, 441454 <warn@@Base+0x12f0>
  4414a0:	orr	w10, w25, w26
  4414a4:	orr	w10, w10, w27
  4414a8:	cbnz	w10, 4414b8 <warn@@Base+0x1354>
  4414ac:	and	x10, x8, #0xff
  4414b0:	ldrh	w10, [x23, x10, lsl #1]
  4414b4:	tbnz	w10, #6, 441454 <warn@@Base+0x12f0>
  4414b8:	cbnz	w27, 441490 <warn@@Base+0x132c>
  4414bc:	and	w10, w8, #0xff
  4414c0:	cmp	w10, #0x5c
  4414c4:	b.ne	4414d0 <warn@@Base+0x136c>  // b.any
  4414c8:	mov	w27, #0x1                   	// #1
  4414cc:	b	441498 <warn@@Base+0x1334>
  4414d0:	and	w10, w8, #0xff
  4414d4:	cbnz	w26, 4414fc <warn@@Base+0x1398>
  4414d8:	cbnz	w25, 441510 <warn@@Base+0x13ac>
  4414dc:	cmp	w10, #0x27
  4414e0:	b.eq	441528 <warn@@Base+0x13c4>  // b.none
  4414e4:	cmp	w10, #0x22
  4414e8:	b.ne	441488 <warn@@Base+0x1324>  // b.any
  4414ec:	mov	w26, wzr
  4414f0:	mov	w27, wzr
  4414f4:	mov	w25, #0x1                   	// #1
  4414f8:	b	441498 <warn@@Base+0x1334>
  4414fc:	cmp	w10, #0x27
  441500:	b.ne	441490 <warn@@Base+0x132c>  // b.any
  441504:	mov	w26, wzr
  441508:	mov	w27, wzr
  44150c:	b	441498 <warn@@Base+0x1334>
  441510:	cmp	w10, #0x22
  441514:	b.ne	441538 <warn@@Base+0x13d4>  // b.any
  441518:	mov	w26, wzr
  44151c:	mov	w25, wzr
  441520:	mov	w27, wzr
  441524:	b	441498 <warn@@Base+0x1334>
  441528:	mov	w25, wzr
  44152c:	mov	w27, wzr
  441530:	mov	w26, #0x1                   	// #1
  441534:	b	441498 <warn@@Base+0x1334>
  441538:	mov	w26, wzr
  44153c:	b	441490 <warn@@Base+0x132c>
  441540:	mov	x0, x20
  441544:	bl	403510 <free@plt>
  441548:	b	441550 <warn@@Base+0x13ec>
  44154c:	mov	x21, xzr
  441550:	mov	x0, x21
  441554:	ldp	x20, x19, [sp, #80]
  441558:	ldp	x22, x21, [sp, #64]
  44155c:	ldp	x24, x23, [sp, #48]
  441560:	ldp	x26, x25, [sp, #32]
  441564:	ldr	x27, [sp, #16]
  441568:	ldp	x29, x30, [sp], #96
  44156c:	ret
  441570:	stp	x29, x30, [sp, #-80]!
  441574:	str	x25, [sp, #16]
  441578:	stp	x24, x23, [sp, #32]
  44157c:	stp	x22, x21, [sp, #48]
  441580:	stp	x20, x19, [sp, #64]
  441584:	mov	x29, sp
  441588:	cbz	x1, 441628 <warn@@Base+0x14c4>
  44158c:	adrp	x22, 466000 <warn@@Base+0x25e9c>
  441590:	ldr	x22, [x22, #4040]
  441594:	mov	x24, #0x21                  	// #33
  441598:	mov	x19, x1
  44159c:	mov	x20, x0
  4415a0:	mov	w23, #0x1                   	// #1
  4415a4:	movk	x24, #0x400, lsl #48
  4415a8:	ldr	x25, [x20]
  4415ac:	cbz	x25, 441644 <warn@@Base+0x14e0>
  4415b0:	ldrb	w21, [x25]
  4415b4:	cbz	w21, 441608 <warn@@Base+0x14a4>
  4415b8:	ldrh	w8, [x22, x21, lsl #1]
  4415bc:	tbnz	w8, #6, 4415d8 <warn@@Base+0x1474>
  4415c0:	sub	w8, w21, #0x22
  4415c4:	cmp	w8, #0x3a
  4415c8:	b.hi	4415ec <warn@@Base+0x1488>  // b.pmore
  4415cc:	lsl	x8, x23, x8
  4415d0:	tst	x8, x24
  4415d4:	b.eq	4415ec <warn@@Base+0x1488>  // b.none
  4415d8:	mov	w0, #0x5c                  	// #92
  4415dc:	mov	x1, x19
  4415e0:	bl	4030c0 <fputc@plt>
  4415e4:	cmn	w0, #0x1
  4415e8:	b.eq	441628 <warn@@Base+0x14c4>  // b.none
  4415ec:	mov	w0, w21
  4415f0:	mov	x1, x19
  4415f4:	bl	4030c0 <fputc@plt>
  4415f8:	cmn	w0, #0x1
  4415fc:	add	x25, x25, #0x1
  441600:	b.ne	4415b0 <warn@@Base+0x144c>  // b.any
  441604:	b	441628 <warn@@Base+0x14c4>
  441608:	mov	w0, #0xa                   	// #10
  44160c:	mov	x1, x19
  441610:	bl	4030c0 <fputc@plt>
  441614:	add	x20, x20, #0x8
  441618:	cmn	w0, #0x1
  44161c:	mov	w0, #0x1                   	// #1
  441620:	b.ne	4415a8 <warn@@Base+0x1444>  // b.any
  441624:	b	44162c <warn@@Base+0x14c8>
  441628:	mov	w0, #0x1                   	// #1
  44162c:	ldp	x20, x19, [sp, #64]
  441630:	ldp	x22, x21, [sp, #48]
  441634:	ldp	x24, x23, [sp, #32]
  441638:	ldr	x25, [sp, #16]
  44163c:	ldp	x29, x30, [sp], #80
  441640:	ret
  441644:	mov	w0, wzr
  441648:	b	44162c <warn@@Base+0x14c8>
  44164c:	sub	sp, sp, #0x100
  441650:	stp	x29, x30, [sp, #160]
  441654:	stp	x28, x27, [sp, #176]
  441658:	stp	x26, x25, [sp, #192]
  44165c:	stp	x24, x23, [sp, #208]
  441660:	stp	x22, x21, [sp, #224]
  441664:	stp	x20, x19, [sp, #240]
  441668:	ldr	w8, [x0]
  44166c:	add	x29, sp, #0xa0
  441670:	cmp	w8, #0x2
  441674:	b.lt	441928 <warn@@Base+0x17c4>  // b.tstop
  441678:	ldr	x8, [x1]
  44167c:	adrp	x23, 466000 <warn@@Base+0x25e9c>
  441680:	ldr	x23, [x23, #4040]
  441684:	adrp	x26, 451000 <warn@@Base+0x10e9c>
  441688:	mov	x20, x0
  44168c:	mov	x19, x1
  441690:	mov	w28, wzr
  441694:	mov	w27, #0x7d0                 	// #2000
  441698:	mov	w21, #0x1                   	// #1
  44169c:	add	x26, x26, #0x6c3
  4416a0:	add	x25, x8, #0x8
  4416a4:	stp	x25, x8, [sp, #8]
  4416a8:	ldr	x9, [x8, w21, sxtw #3]
  4416ac:	ldrb	w10, [x9]
  4416b0:	cmp	w10, #0x40
  4416b4:	b.eq	4416e0 <warn@@Base+0x157c>  // b.none
  4416b8:	mov	w28, w21
  4416bc:	ldr	w8, [x20]
  4416c0:	add	w21, w28, #0x1
  4416c4:	cmp	w21, w8
  4416c8:	b.ge	441928 <warn@@Base+0x17c4>  // b.tcont
  4416cc:	ldr	x8, [x19]
  4416d0:	ldr	x9, [x8, w21, sxtw #3]
  4416d4:	ldrb	w10, [x9]
  4416d8:	cmp	w10, #0x40
  4416dc:	b.ne	4416b8 <warn@@Base+0x1554>  // b.any
  4416e0:	subs	w27, w27, #0x1
  4416e4:	b.eq	441948 <warn@@Base+0x17e4>  // b.none
  4416e8:	add	x22, x9, #0x1
  4416ec:	add	x2, sp, #0x20
  4416f0:	mov	w0, wzr
  4416f4:	mov	x1, x22
  4416f8:	bl	403810 <__xstat@plt>
  4416fc:	tbnz	w0, #31, 4416b8 <warn@@Base+0x1554>
  441700:	ldr	w8, [sp, #48]
  441704:	and	w8, w8, #0xf000
  441708:	cmp	w8, #0x4, lsl #12
  44170c:	b.eq	441960 <warn@@Base+0x17fc>  // b.none
  441710:	mov	x0, x22
  441714:	mov	x1, x26
  441718:	bl	4031b0 <fopen@plt>
  44171c:	cbz	x0, 4416b8 <warn@@Base+0x1554>
  441720:	mov	w2, #0x2                   	// #2
  441724:	mov	x1, xzr
  441728:	mov	x22, x0
  44172c:	bl	4033e0 <fseek@plt>
  441730:	cmn	w0, #0x1
  441734:	b.eq	441798 <warn@@Base+0x1634>  // b.none
  441738:	mov	x0, x22
  44173c:	bl	403090 <ftell@plt>
  441740:	cmn	x0, #0x1
  441744:	b.eq	441798 <warn@@Base+0x1634>  // b.none
  441748:	mov	x24, x0
  44174c:	mov	x0, x22
  441750:	mov	x1, xzr
  441754:	mov	w2, wzr
  441758:	bl	4033e0 <fseek@plt>
  44175c:	cmn	w0, #0x1
  441760:	b.eq	441798 <warn@@Base+0x1634>  // b.none
  441764:	add	x0, x24, #0x1
  441768:	bl	403290 <xmalloc@plt>
  44176c:	mov	w1, #0x1                   	// #1
  441770:	mov	x2, x24
  441774:	mov	x3, x22
  441778:	str	x0, [sp, #24]
  44177c:	bl	403460 <fread_unlocked@plt>
  441780:	mov	x25, x0
  441784:	cmp	x0, x24
  441788:	b.eq	4417b8 <warn@@Base+0x1654>  // b.none
  44178c:	mov	x0, x22
  441790:	bl	4038a0 <ferror@plt>
  441794:	cbz	w0, 4417b8 <warn@@Base+0x1654>
  441798:	mov	w28, w21
  44179c:	mov	x0, x22
  4417a0:	bl	4031a0 <fclose@plt>
  4417a4:	ldr	w8, [x20]
  4417a8:	add	w21, w28, #0x1
  4417ac:	cmp	w21, w8
  4417b0:	b.lt	4416cc <warn@@Base+0x1568>  // b.tstop
  4417b4:	b	441928 <warn@@Base+0x17c4>
  4417b8:	ldr	x0, [sp, #24]
  4417bc:	strb	wzr, [x0, x25]
  4417c0:	ldrb	w8, [x0]
  4417c4:	cbz	w8, 4417e4 <warn@@Base+0x1680>
  4417c8:	mov	w9, #0x1                   	// #1
  4417cc:	and	x8, x8, #0xff
  4417d0:	ldrh	w8, [x23, x8, lsl #1]
  4417d4:	tbz	w8, #6, 441808 <warn@@Base+0x16a4>
  4417d8:	ldrb	w8, [x0, x9]
  4417dc:	add	x9, x9, #0x1
  4417e0:	cbnz	w8, 4417cc <warn@@Base+0x1668>
  4417e4:	mov	w0, #0x8                   	// #8
  4417e8:	bl	403290 <xmalloc@plt>
  4417ec:	mov	x24, x0
  4417f0:	str	xzr, [x0]
  4417f4:	ldr	x25, [x19]
  4417f8:	ldr	x23, [sp, #16]
  4417fc:	cmp	x25, x23
  441800:	b.ne	441880 <warn@@Base+0x171c>  // b.any
  441804:	b	441820 <warn@@Base+0x16bc>
  441808:	bl	441388 <warn@@Base+0x1224>
  44180c:	mov	x24, x0
  441810:	ldr	x25, [x19]
  441814:	ldr	x23, [sp, #16]
  441818:	cmp	x25, x23
  44181c:	b.ne	441880 <warn@@Base+0x171c>  // b.any
  441820:	cbz	x23, 441878 <warn@@Base+0x1714>
  441824:	mov	x8, xzr
  441828:	ldr	x9, [x23, x8]
  44182c:	add	x8, x8, #0x8
  441830:	cbnz	x9, 441828 <warn@@Base+0x16c4>
  441834:	and	x0, x8, #0x7fffffff8
  441838:	bl	403290 <xmalloc@plt>
  44183c:	ldr	x8, [x23]
  441840:	mov	x25, x0
  441844:	cbz	x8, 441870 <warn@@Base+0x170c>
  441848:	ldr	x23, [sp, #8]
  44184c:	mov	x26, xzr
  441850:	mov	x0, x8
  441854:	bl	4032c0 <xstrdup@plt>
  441858:	lsl	x8, x26, #3
  44185c:	str	x0, [x25, x8]
  441860:	ldr	x8, [x23, x8]
  441864:	add	x26, x26, #0x1
  441868:	cbnz	x8, 441850 <warn@@Base+0x16ec>
  44186c:	and	x8, x26, #0xffffffff
  441870:	str	xzr, [x25, x8, lsl #3]
  441874:	b	44187c <warn@@Base+0x1718>
  441878:	mov	x25, xzr
  44187c:	str	x25, [x19]
  441880:	mov	x9, xzr
  441884:	sxtw	x8, w21
  441888:	ldr	x10, [x24, x9, lsl #3]
  44188c:	mov	x26, x9
  441890:	add	x9, x9, #0x1
  441894:	cbnz	x10, 441888 <warn@@Base+0x1724>
  441898:	lsl	x23, x8, #3
  44189c:	ldr	x0, [x25, x23]
  4418a0:	bl	403510 <free@plt>
  4418a4:	ldrsw	x8, [x20]
  4418a8:	ldr	x0, [x19]
  4418ac:	add	x8, x26, x8
  4418b0:	lsl	x8, x8, #3
  4418b4:	add	x1, x8, #0x8
  4418b8:	bl	4031e0 <xrealloc@plt>
  4418bc:	str	x0, [x19]
  4418c0:	ldr	w9, [x20]
  4418c4:	add	x8, x0, x23
  4418c8:	lsl	x25, x26, #3
  4418cc:	add	x0, x8, x25
  4418d0:	add	x1, x8, #0x8
  4418d4:	sub	w8, w9, w21
  4418d8:	sbfiz	x2, x8, #3, #32
  4418dc:	bl	402f80 <memmove@plt>
  4418e0:	ldr	x8, [x19]
  4418e4:	mov	x1, x24
  4418e8:	mov	x2, x25
  4418ec:	add	x0, x8, x23
  4418f0:	bl	402f70 <memcpy@plt>
  4418f4:	ldr	w8, [x20]
  4418f8:	mov	x0, x24
  4418fc:	add	w8, w26, w8
  441900:	sub	w8, w8, #0x1
  441904:	str	w8, [x20]
  441908:	bl	403510 <free@plt>
  44190c:	ldr	x0, [sp, #24]
  441910:	bl	403510 <free@plt>
  441914:	adrp	x23, 466000 <warn@@Base+0x25e9c>
  441918:	ldr	x23, [x23, #4040]
  44191c:	adrp	x26, 451000 <warn@@Base+0x10e9c>
  441920:	add	x26, x26, #0x6c3
  441924:	b	44179c <warn@@Base+0x1638>
  441928:	ldp	x20, x19, [sp, #240]
  44192c:	ldp	x22, x21, [sp, #224]
  441930:	ldp	x24, x23, [sp, #208]
  441934:	ldp	x26, x25, [sp, #192]
  441938:	ldp	x28, x27, [sp, #176]
  44193c:	ldp	x29, x30, [sp, #160]
  441940:	add	sp, sp, #0x100
  441944:	ret
  441948:	adrp	x9, 466000 <warn@@Base+0x25e9c>
  44194c:	ldr	x9, [x9, #4032]
  441950:	ldr	x2, [x8]
  441954:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  441958:	add	x1, x1, #0x654
  44195c:	b	441978 <warn@@Base+0x1814>
  441960:	adrp	x9, 466000 <warn@@Base+0x25e9c>
  441964:	ldr	x8, [x19]
  441968:	ldr	x9, [x9, #4032]
  44196c:	adrp	x1, 452000 <warn@@Base+0x11e9c>
  441970:	add	x1, x1, #0x67d
  441974:	ldr	x2, [x8]
  441978:	ldr	x0, [x9]
  44197c:	bl	403880 <fprintf@plt>
  441980:	mov	w0, #0x1                   	// #1
  441984:	bl	403670 <xexit@plt>
  441988:	cbz	x0, 4419a0 <warn@@Base+0x183c>
  44198c:	mov	x8, x0
  441990:	mov	w0, #0xffffffff            	// #-1
  441994:	ldr	x9, [x8], #8
  441998:	add	w0, w0, #0x1
  44199c:	cbnz	x9, 441994 <warn@@Base+0x1830>
  4419a0:	ret
  4419a4:	cbz	x0, 4419dc <warn@@Base+0x1878>
  4419a8:	cmp	w1, #0x3e
  4419ac:	mov	w8, wzr
  4419b0:	b.hi	4419e0 <warn@@Base+0x187c>  // b.pmore
  4419b4:	mov	x11, #0xf600                	// #62976
  4419b8:	movk	x11, #0x7e4f, lsl #16
  4419bc:	mov	w9, w1
  4419c0:	mov	w10, #0x1                   	// #1
  4419c4:	movk	x11, #0x17c, lsl #32
  4419c8:	lsl	x10, x10, x9
  4419cc:	movk	x11, #0x30, lsl #48
  4419d0:	tst	x10, x11
  4419d4:	b.eq	4419e8 <warn@@Base+0x1884>  // b.none
  4419d8:	cbz	x3, 441a04 <warn@@Base+0x18a0>
  4419dc:	mov	w8, wzr
  4419e0:	mov	w0, w8
  4419e4:	ret
  4419e8:	mov	w10, #0x1                   	// #1
  4419ec:	lsl	x9, x10, x9
  4419f0:	mov	x10, #0x81e                 	// #2078
  4419f4:	movk	x10, #0xce02, lsl #32
  4419f8:	movk	x10, #0x7f80, lsl #48
  4419fc:	tst	x9, x10
  441a00:	b.eq	4419e0 <warn@@Base+0x187c>  // b.none
  441a04:	stp	x2, x3, [x0, #16]
  441a08:	stp	wzr, wzr, [x0, #4]
  441a0c:	str	w1, [x0]
  441a10:	mov	w0, #0x1                   	// #1
  441a14:	ret
  441a18:	stp	x29, x30, [sp, #-64]!
  441a1c:	stp	x20, x19, [sp, #48]
  441a20:	mov	x19, x0
  441a24:	mov	w0, wzr
  441a28:	str	x23, [sp, #16]
  441a2c:	stp	x22, x21, [sp, #32]
  441a30:	mov	x29, sp
  441a34:	cbz	x19, 441aac <warn@@Base+0x1948>
  441a38:	mov	x20, x1
  441a3c:	cbz	x1, 441aac <warn@@Base+0x1948>
  441a40:	mov	x0, x20
  441a44:	bl	402fd0 <strlen@plt>
  441a48:	adrp	x23, 466000 <warn@@Base+0x25e9c>
  441a4c:	ldr	x23, [x23, #4064]
  441a50:	mov	x21, x0
  441a54:	mov	x22, xzr
  441a58:	b	441a68 <warn@@Base+0x1904>
  441a5c:	add	x22, x22, #0x20
  441a60:	cmp	x22, #0x440
  441a64:	b.eq	441aa8 <warn@@Base+0x1944>  // b.none
  441a68:	add	x8, x23, x22
  441a6c:	ldr	w8, [x8, #8]
  441a70:	cmp	w8, w21
  441a74:	b.ne	441a5c <warn@@Base+0x18f8>  // b.any
  441a78:	ldr	x1, [x23, x22]
  441a7c:	mov	x0, x20
  441a80:	bl	4034a0 <strcmp@plt>
  441a84:	cbnz	w0, 441a5c <warn@@Base+0x18f8>
  441a88:	adrp	x8, 452000 <warn@@Base+0x11e9c>
  441a8c:	ldr	d0, [x8, #1704]
  441a90:	add	x8, x23, x22
  441a94:	str	wzr, [x19, #8]
  441a98:	str	x8, [x19, #16]
  441a9c:	str	d0, [x19]
  441aa0:	mov	w0, #0x1                   	// #1
  441aa4:	b	441aac <warn@@Base+0x1948>
  441aa8:	mov	w0, wzr
  441aac:	ldp	x20, x19, [sp, #48]
  441ab0:	ldp	x22, x21, [sp, #32]
  441ab4:	ldr	x23, [sp, #16]
  441ab8:	ldp	x29, x30, [sp], #64
  441abc:	ret
  441ac0:	stp	x29, x30, [sp, #-80]!
  441ac4:	stp	x20, x19, [sp, #64]
  441ac8:	mov	x19, x0
  441acc:	mov	w0, wzr
  441ad0:	stp	x26, x25, [sp, #16]
  441ad4:	stp	x24, x23, [sp, #32]
  441ad8:	stp	x22, x21, [sp, #48]
  441adc:	mov	x29, sp
  441ae0:	cbz	x19, 441b80 <warn@@Base+0x1a1c>
  441ae4:	mov	x21, x1
  441ae8:	cbz	x1, 441b80 <warn@@Base+0x1a1c>
  441aec:	mov	x0, x21
  441af0:	mov	w20, w2
  441af4:	bl	402fd0 <strlen@plt>
  441af8:	adrp	x23, 466000 <warn@@Base+0x25e9c>
  441afc:	ldr	x23, [x23, #4056]
  441b00:	ldr	x1, [x23, #8]
  441b04:	cbz	x1, 441b7c <warn@@Base+0x1a18>
  441b08:	mov	x22, x0
  441b0c:	mov	x8, xzr
  441b10:	mov	w24, #0x1                   	// #1
  441b14:	mov	w25, #0x18                  	// #24
  441b18:	mov	x26, x23
  441b1c:	b	441b34 <warn@@Base+0x19d0>
  441b20:	umaddl	x26, w24, w25, x23
  441b24:	ldr	x1, [x26, #8]
  441b28:	mov	w8, w24
  441b2c:	add	w24, w24, #0x1
  441b30:	cbz	x1, 441b7c <warn@@Base+0x1a18>
  441b34:	madd	x9, x8, x25, x23
  441b38:	ldr	w9, [x9, #16]
  441b3c:	cmp	w9, w22
  441b40:	b.ne	441b20 <warn@@Base+0x19bc>  // b.any
  441b44:	madd	x8, x8, x25, x23
  441b48:	ldr	w8, [x8, #20]
  441b4c:	cmp	w8, w20
  441b50:	b.ne	441b20 <warn@@Base+0x19bc>  // b.any
  441b54:	mov	x0, x21
  441b58:	bl	4034a0 <strcmp@plt>
  441b5c:	cbnz	w0, 441b20 <warn@@Base+0x19bc>
  441b60:	adrp	x8, 452000 <warn@@Base+0x11e9c>
  441b64:	ldr	d0, [x8, #1712]
  441b68:	str	x26, [x19, #16]
  441b6c:	str	wzr, [x19, #8]
  441b70:	mov	w0, #0x1                   	// #1
  441b74:	str	d0, [x19]
  441b78:	b	441b80 <warn@@Base+0x1a1c>
  441b7c:	mov	w0, wzr
  441b80:	ldp	x20, x19, [sp, #64]
  441b84:	ldp	x22, x21, [sp, #48]
  441b88:	ldp	x24, x23, [sp, #32]
  441b8c:	ldp	x26, x25, [sp, #16]
  441b90:	ldp	x29, x30, [sp], #80
  441b94:	ret
  441b98:	sub	sp, sp, #0x90
  441b9c:	stp	x29, x30, [sp, #96]
  441ba0:	stp	x22, x21, [sp, #112]
  441ba4:	stp	x20, x19, [sp, #128]
  441ba8:	add	x29, sp, #0x60
  441bac:	mov	x19, x2
  441bb0:	mov	w20, w1
  441bb4:	mov	x21, x0
  441bb8:	bl	402fd0 <strlen@plt>
  441bbc:	ldrb	w8, [x21]
  441bc0:	mov	x2, x0
  441bc4:	cmp	w8, #0x5f
  441bc8:	b.ne	441be0 <warn@@Base+0x1a7c>  // b.any
  441bcc:	ldrb	w8, [x21, #1]
  441bd0:	cmp	w8, #0x5a
  441bd4:	b.ne	441be0 <warn@@Base+0x1a7c>  // b.any
  441bd8:	mov	w22, wzr
  441bdc:	b	441bf0 <warn@@Base+0x1a8c>
  441be0:	tbnz	w20, #4, 441bec <warn@@Base+0x1a88>
  441be4:	mov	x21, xzr
  441be8:	b	441c98 <warn@@Base+0x1b34>
  441bec:	mov	w22, #0x1                   	// #1
  441bf0:	add	x3, sp, #0x8
  441bf4:	mov	x0, x21
  441bf8:	mov	w1, w20
  441bfc:	bl	403400 <cplus_demangle_init_info@plt>
  441c00:	ldrsw	x8, [sp, #52]
  441c04:	lsl	x0, x8, #5
  441c08:	bl	4031c0 <malloc@plt>
  441c0c:	ldrsw	x8, [sp, #68]
  441c10:	mov	x21, x0
  441c14:	str	x0, [sp, #40]
  441c18:	lsl	x0, x8, #3
  441c1c:	bl	4031c0 <malloc@plt>
  441c20:	str	x0, [sp, #56]
  441c24:	cbz	x0, 441c68 <warn@@Base+0x1b04>
  441c28:	cbz	x21, 441c68 <warn@@Base+0x1b04>
  441c2c:	add	x0, sp, #0x8
  441c30:	cbz	w22, 441c80 <warn@@Base+0x1b1c>
  441c34:	bl	4035a0 <cplus_demangle_type@plt>
  441c38:	mov	x21, x0
  441c3c:	tbz	w20, #0, 441c50 <warn@@Base+0x1aec>
  441c40:	ldr	x8, [sp, #32]
  441c44:	ldrb	w8, [x8]
  441c48:	cmp	w8, #0x0
  441c4c:	csel	x21, x21, xzr, eq  // eq = none
  441c50:	ldr	x0, [sp, #56]
  441c54:	bl	403510 <free@plt>
  441c58:	ldr	x0, [sp, #40]
  441c5c:	cbz	x21, 441c94 <warn@@Base+0x1b30>
  441c60:	str	x0, [x19]
  441c64:	b	441c98 <warn@@Base+0x1b34>
  441c68:	mov	x0, x21
  441c6c:	bl	403510 <free@plt>
  441c70:	ldr	x0, [sp, #56]
  441c74:	bl	403510 <free@plt>
  441c78:	mov	x21, xzr
  441c7c:	b	441c98 <warn@@Base+0x1b34>
  441c80:	mov	w1, #0x1                   	// #1
  441c84:	bl	403600 <cplus_demangle_mangled_name@plt>
  441c88:	mov	x21, x0
  441c8c:	tbnz	w20, #0, 441c40 <warn@@Base+0x1adc>
  441c90:	b	441c50 <warn@@Base+0x1aec>
  441c94:	bl	403510 <free@plt>
  441c98:	mov	x0, x21
  441c9c:	ldp	x20, x19, [sp, #128]
  441ca0:	ldp	x22, x21, [sp, #112]
  441ca4:	ldp	x29, x30, [sp, #96]
  441ca8:	add	sp, sp, #0x90
  441cac:	ret
  441cb0:	mov	w8, #0x4080                	// #16512
  441cb4:	cmp	w0, w8
  441cb8:	b.gt	441cf4 <warn@@Base+0x1b90>
  441cbc:	cmp	w0, #0x4b
  441cc0:	b.hi	442174 <warn@@Base+0x2010>  // b.pmore
  441cc4:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  441cc8:	mov	w8, w0
  441ccc:	add	x9, x9, #0x6b8
  441cd0:	adr	x10, 441ce8 <warn@@Base+0x1b84>
  441cd4:	ldrh	w11, [x9, x8, lsl #1]
  441cd8:	add	x10, x10, x11, lsl #2
  441cdc:	adrp	x0, 452000 <warn@@Base+0x11e9c>
  441ce0:	add	x0, x0, #0xf3c
  441ce4:	br	x10
  441ce8:	adrp	x0, 452000 <warn@@Base+0x11e9c>
  441cec:	add	x0, x0, #0xf4b
  441cf0:	ret
  441cf4:	mov	w8, #0x8764                	// #34660
  441cf8:	cmp	w0, w8
  441cfc:	b.gt	441d34 <warn@@Base+0x1bd0>
  441d00:	mov	w8, #0xffffbf7f            	// #-16513
  441d04:	add	w8, w0, w8
  441d08:	cmp	w8, #0x89
  441d0c:	b.hi	442174 <warn@@Base+0x2010>  // b.pmore
  441d10:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  441d14:	add	x9, x9, #0x750
  441d18:	adr	x10, 441d28 <warn@@Base+0x1bc4>
  441d1c:	ldrh	w11, [x9, x8, lsl #1]
  441d20:	add	x10, x10, x11, lsl #2
  441d24:	br	x10
  441d28:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441d2c:	add	x0, x0, #0x4ad
  441d30:	ret
  441d34:	mov	w8, #0x8766                	// #34662
  441d38:	cmp	w0, w8
  441d3c:	b.le	441d6c <warn@@Base+0x1c08>
  441d40:	mov	w8, #0x8767                	// #34663
  441d44:	cmp	w0, w8
  441d48:	b.eq	442150 <warn@@Base+0x1fec>  // b.none
  441d4c:	cmp	w0, #0xa, lsl #12
  441d50:	b.eq	44215c <warn@@Base+0x1ff8>  // b.none
  441d54:	mov	w8, #0xa020                	// #40992
  441d58:	cmp	w0, w8
  441d5c:	b.ne	442174 <warn@@Base+0x2010>  // b.any
  441d60:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441d64:	add	x0, x0, #0x665
  441d68:	ret
  441d6c:	mov	w8, #0x8765                	// #34661
  441d70:	cmp	w0, w8
  441d74:	b.eq	442168 <warn@@Base+0x2004>  // b.none
  441d78:	mov	w8, #0x8766                	// #34662
  441d7c:	cmp	w0, w8
  441d80:	b.ne	442174 <warn@@Base+0x2010>  // b.any
  441d84:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441d88:	add	x0, x0, #0x620
  441d8c:	ret
  441d90:	adrp	x0, 452000 <warn@@Base+0x11e9c>
  441d94:	add	x0, x0, #0xf5d
  441d98:	ret
  441d9c:	adrp	x0, 452000 <warn@@Base+0x11e9c>
  441da0:	add	x0, x0, #0xf6f
  441da4:	ret
  441da8:	adrp	x0, 452000 <warn@@Base+0x11e9c>
  441dac:	add	x0, x0, #0xf82
  441db0:	ret
  441db4:	adrp	x0, 452000 <warn@@Base+0x11e9c>
  441db8:	add	x0, x0, #0xf9a
  441dbc:	ret
  441dc0:	adrp	x0, 452000 <warn@@Base+0x11e9c>
  441dc4:	add	x0, x0, #0xfb2
  441dc8:	ret
  441dcc:	adrp	x0, 452000 <warn@@Base+0x11e9c>
  441dd0:	add	x0, x0, #0xfce
  441dd4:	ret
  441dd8:	adrp	x0, 452000 <warn@@Base+0x11e9c>
  441ddc:	add	x0, x0, #0xfdb
  441de0:	ret
  441de4:	adrp	x0, 452000 <warn@@Base+0x11e9c>
  441de8:	add	x0, x0, #0xff0
  441dec:	ret
  441df0:	adrp	x0, 452000 <warn@@Base+0x11e9c>
  441df4:	add	x0, x0, #0xffe
  441df8:	ret
  441dfc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e00:	add	x0, x0, #0x12
  441e04:	ret
  441e08:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e0c:	add	x0, x0, #0x28
  441e10:	ret
  441e14:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e18:	add	x0, x0, #0x3c
  441e1c:	ret
  441e20:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e24:	add	x0, x0, #0x4f
  441e28:	ret
  441e2c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e30:	add	x0, x0, #0x65
  441e34:	ret
  441e38:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e3c:	add	x0, x0, #0x7c
  441e40:	ret
  441e44:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e48:	add	x0, x0, #0x8b
  441e4c:	ret
  441e50:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e54:	add	x0, x0, #0x9d
  441e58:	ret
  441e5c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e60:	add	x0, x0, #0xbb
  441e64:	ret
  441e68:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e6c:	add	x0, x0, #0xca
  441e70:	ret
  441e74:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e78:	add	x0, x0, #0xde
  441e7c:	ret
  441e80:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e84:	add	x0, x0, #0xf6
  441e88:	ret
  441e8c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e90:	add	x0, x0, #0x109
  441e94:	ret
  441e98:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441e9c:	add	x0, x0, #0x123
  441ea0:	ret
  441ea4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441ea8:	add	x0, x0, #0x131
  441eac:	ret
  441eb0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441eb4:	add	x0, x0, #0x14b
  441eb8:	ret
  441ebc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441ec0:	add	x0, x0, #0x15b
  441ec4:	ret
  441ec8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441ecc:	add	x0, x0, #0x170
  441ed0:	ret
  441ed4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441ed8:	add	x0, x0, #0x181
  441edc:	ret
  441ee0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441ee4:	add	x0, x0, #0x19b
  441ee8:	ret
  441eec:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441ef0:	add	x0, x0, #0x1ac
  441ef4:	ret
  441ef8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441efc:	add	x0, x0, #0x1bf
  441f00:	ret
  441f04:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441f08:	add	x0, x0, #0x1d1
  441f0c:	ret
  441f10:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441f14:	add	x0, x0, #0x1e1
  441f18:	ret
  441f1c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441f20:	add	x0, x0, #0x1f3
  441f24:	ret
  441f28:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441f2c:	add	x0, x0, #0x204
  441f30:	ret
  441f34:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441f38:	add	x0, x0, #0x212
  441f3c:	ret
  441f40:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441f44:	add	x0, x0, #0x222
  441f48:	ret
  441f4c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441f50:	add	x0, x0, #0x237
  441f54:	ret
  441f58:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441f5c:	add	x0, x0, #0x24a
  441f60:	ret
  441f64:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441f68:	add	x0, x0, #0x25c
  441f6c:	ret
  441f70:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441f74:	add	x0, x0, #0x277
  441f78:	ret
  441f7c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441f80:	add	x0, x0, #0x293
  441f84:	ret
  441f88:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441f8c:	add	x0, x0, #0x2a6
  441f90:	ret
  441f94:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441f98:	add	x0, x0, #0x2b7
  441f9c:	ret
  441fa0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441fa4:	add	x0, x0, #0x2cb
  441fa8:	ret
  441fac:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441fb0:	add	x0, x0, #0x2db
  441fb4:	ret
  441fb8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441fbc:	add	x0, x0, #0x2f0
  441fc0:	ret
  441fc4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441fc8:	add	x0, x0, #0x307
  441fcc:	ret
  441fd0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441fd4:	add	x0, x0, #0x31c
  441fd8:	ret
  441fdc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441fe0:	add	x0, x0, #0x332
  441fe4:	ret
  441fe8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441fec:	add	x0, x0, #0x343
  441ff0:	ret
  441ff4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  441ff8:	add	x0, x0, #0x35a
  441ffc:	ret
  442000:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442004:	add	x0, x0, #0x372
  442008:	ret
  44200c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442010:	add	x0, x0, #0x386
  442014:	ret
  442018:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44201c:	add	x0, x0, #0x39b
  442020:	ret
  442024:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442028:	add	x0, x0, #0x3ac
  44202c:	ret
  442030:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442034:	add	x0, x0, #0x3bf
  442038:	ret
  44203c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442040:	add	x0, x0, #0x3d0
  442044:	ret
  442048:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44204c:	add	x0, x0, #0x3ed
  442050:	ret
  442054:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442058:	add	x0, x0, #0x403
  44205c:	ret
  442060:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442064:	add	x0, x0, #0x417
  442068:	ret
  44206c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442070:	add	x0, x0, #0x42f
  442074:	ret
  442078:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44207c:	add	x0, x0, #0x443
  442080:	ret
  442084:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442088:	add	x0, x0, #0x456
  44208c:	ret
  442090:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442094:	add	x0, x0, #0x467
  442098:	ret
  44209c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4420a0:	add	x0, x0, #0x482
  4420a4:	ret
  4420a8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4420ac:	add	x0, x0, #0x497
  4420b0:	ret
  4420b4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4420b8:	add	x0, x0, #0x4be
  4420bc:	ret
  4420c0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4420c4:	add	x0, x0, #0x4d9
  4420c8:	ret
  4420cc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4420d0:	add	x0, x0, #0x4ef
  4420d4:	ret
  4420d8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4420dc:	add	x0, x0, #0x509
  4420e0:	ret
  4420e4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4420e8:	add	x0, x0, #0x51d
  4420ec:	ret
  4420f0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4420f4:	add	x0, x0, #0x536
  4420f8:	ret
  4420fc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442100:	add	x0, x0, #0x54c
  442104:	ret
  442108:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44210c:	add	x0, x0, #0x55d
  442110:	ret
  442114:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442118:	add	x0, x0, #0x56e
  44211c:	ret
  442120:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442124:	add	x0, x0, #0x591
  442128:	ret
  44212c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442130:	add	x0, x0, #0x5b4
  442134:	ret
  442138:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44213c:	add	x0, x0, #0x5d5
  442140:	ret
  442144:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442148:	add	x0, x0, #0x5ea
  44214c:	ret
  442150:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442154:	add	x0, x0, #0x637
  442158:	ret
  44215c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442160:	add	x0, x0, #0x64f
  442164:	ret
  442168:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44216c:	add	x0, x0, #0x609
  442170:	ret
  442174:	mov	x0, xzr
  442178:	ret
  44217c:	sub	w8, w0, #0x1
  442180:	cmp	w8, #0x2b
  442184:	b.hi	4421b4 <warn@@Base+0x2050>  // b.pmore
  442188:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  44218c:	add	x9, x9, #0x864
  442190:	adr	x10, 4421a8 <warn@@Base+0x2044>
  442194:	ldrb	w11, [x9, x8]
  442198:	add	x10, x10, x11, lsl #2
  44219c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4421a0:	add	x0, x0, #0x680
  4421a4:	br	x10
  4421a8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4421ac:	add	x0, x0, #0x68d
  4421b0:	ret
  4421b4:	mov	w8, #0xffffe0ff            	// #-7937
  4421b8:	add	w8, w0, w8
  4421bc:	cmp	w8, #0x20
  4421c0:	b.hi	4423f8 <warn@@Base+0x2294>  // b.pmore
  4421c4:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  4421c8:	add	x9, x9, #0x890
  4421cc:	adr	x10, 4421dc <warn@@Base+0x2078>
  4421d0:	ldrb	w11, [x9, x8]
  4421d4:	add	x10, x10, x11, lsl #2
  4421d8:	br	x10
  4421dc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4421e0:	add	x0, x0, #0x912
  4421e4:	ret
  4421e8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4421ec:	add	x0, x0, #0x69c
  4421f0:	ret
  4421f4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4421f8:	add	x0, x0, #0x6ab
  4421fc:	ret
  442200:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442204:	add	x0, x0, #0x6b9
  442208:	ret
  44220c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442210:	add	x0, x0, #0x6c7
  442214:	ret
  442218:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44221c:	add	x0, x0, #0x6d5
  442220:	ret
  442224:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442228:	add	x0, x0, #0x6e4
  44222c:	ret
  442230:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442234:	add	x0, x0, #0x6f2
  442238:	ret
  44223c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442240:	add	x0, x0, #0x701
  442244:	ret
  442248:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44224c:	add	x0, x0, #0x70f
  442250:	ret
  442254:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442258:	add	x0, x0, #0x71c
  44225c:	ret
  442260:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442264:	add	x0, x0, #0x72a
  442268:	ret
  44226c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442270:	add	x0, x0, #0x737
  442274:	ret
  442278:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44227c:	add	x0, x0, #0x745
  442280:	ret
  442284:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442288:	add	x0, x0, #0x756
  44228c:	ret
  442290:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442294:	add	x0, x0, #0x763
  442298:	ret
  44229c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4422a0:	add	x0, x0, #0x770
  4422a4:	ret
  4422a8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4422ac:	add	x0, x0, #0x77d
  4422b0:	ret
  4422b4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4422b8:	add	x0, x0, #0x78a
  4422bc:	ret
  4422c0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4422c4:	add	x0, x0, #0x79c
  4422c8:	ret
  4422cc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4422d0:	add	x0, x0, #0x7ad
  4422d4:	ret
  4422d8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4422dc:	add	x0, x0, #0x7c0
  4422e0:	ret
  4422e4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4422e8:	add	x0, x0, #0x7d0
  4422ec:	ret
  4422f0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4422f4:	add	x0, x0, #0x7f6
  4422f8:	ret
  4422fc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442300:	add	x0, x0, #0x803
  442304:	ret
  442308:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44230c:	add	x0, x0, #0x811
  442310:	ret
  442314:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442318:	add	x0, x0, #0x822
  44231c:	ret
  442320:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442324:	add	x0, x0, #0x833
  442328:	ret
  44232c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442330:	add	x0, x0, #0x842
  442334:	ret
  442338:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44233c:	add	x0, x0, #0x7e5
  442340:	ret
  442344:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442348:	add	x0, x0, #0x854
  44234c:	ret
  442350:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442354:	add	x0, x0, #0x86b
  442358:	ret
  44235c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442360:	add	x0, x0, #0x87c
  442364:	ret
  442368:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44236c:	add	x0, x0, #0x88d
  442370:	ret
  442374:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442378:	add	x0, x0, #0x89e
  44237c:	ret
  442380:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442384:	add	x0, x0, #0x8ac
  442388:	ret
  44238c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442390:	add	x0, x0, #0x8ba
  442394:	ret
  442398:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44239c:	add	x0, x0, #0x8c8
  4423a0:	ret
  4423a4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4423a8:	add	x0, x0, #0x8d6
  4423ac:	ret
  4423b0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4423b4:	add	x0, x0, #0x8e5
  4423b8:	ret
  4423bc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4423c0:	add	x0, x0, #0x8f4
  4423c4:	ret
  4423c8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4423cc:	add	x0, x0, #0x903
  4423d0:	ret
  4423d4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4423d8:	add	x0, x0, #0x929
  4423dc:	ret
  4423e0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4423e4:	add	x0, x0, #0x93f
  4423e8:	ret
  4423ec:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4423f0:	add	x0, x0, #0x953
  4423f4:	ret
  4423f8:	mov	x0, xzr
  4423fc:	ret
  442400:	subs	w8, w0, #0x2, lsl #12
  442404:	b.ge	442440 <warn@@Base+0x22dc>  // b.tcont
  442408:	sub	w8, w0, #0x1
  44240c:	cmp	w8, #0x8b
  442410:	b.hi	4425dc <warn@@Base+0x2478>  // b.pmore
  442414:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  442418:	add	x9, x9, #0x8b2
  44241c:	adr	x10, 442434 <warn@@Base+0x22d0>
  442420:	ldrh	w11, [x9, x8, lsl #1]
  442424:	add	x10, x10, x11, lsl #2
  442428:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44242c:	add	x0, x0, #0x968
  442430:	br	x10
  442434:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442438:	add	x0, x0, #0x976
  44243c:	ret
  442440:	mov	w9, #0x320f                	// #12815
  442444:	cmp	w0, w9
  442448:	b.gt	442478 <warn@@Base+0x2314>
  44244c:	cmp	w8, #0x201
  442450:	b.hi	4424e8 <warn@@Base+0x2384>  // b.pmore
  442454:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  442458:	add	x9, x9, #0x9ca
  44245c:	adr	x10, 44246c <warn@@Base+0x2308>
  442460:	ldrh	w11, [x9, x8, lsl #1]
  442464:	add	x10, x10, x11, lsl #2
  442468:	br	x10
  44246c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442470:	add	x0, x0, #0x31c
  442474:	ret
  442478:	mov	w8, #0x3a01                	// #14849
  44247c:	cmp	w0, w8
  442480:	b.le	4424b8 <warn@@Base+0x2354>
  442484:	mov	w8, #0xffffc01f            	// #-16353
  442488:	add	w8, w0, w8
  44248c:	cmp	w8, #0xc
  442490:	b.hi	442534 <warn@@Base+0x23d0>  // b.pmore
  442494:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  442498:	add	x9, x9, #0xdd8
  44249c:	adr	x10, 4424ac <warn@@Base+0x2348>
  4424a0:	ldrb	w11, [x9, x8]
  4424a4:	add	x10, x10, x11, lsl #2
  4424a8:	br	x10
  4424ac:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  4424b0:	add	x0, x0, #0x8d2
  4424b4:	ret
  4424b8:	mov	w8, #0x3210                	// #12816
  4424bc:	cmp	w0, w8
  4424c0:	b.eq	44251c <warn@@Base+0x23b8>  // b.none
  4424c4:	mov	w8, #0x3a00                	// #14848
  4424c8:	cmp	w0, w8
  4424cc:	b.eq	442528 <warn@@Base+0x23c4>  // b.none
  4424d0:	mov	w8, #0x3a01                	// #14849
  4424d4:	cmp	w0, w8
  4424d8:	b.ne	4425dc <warn@@Base+0x2478>  // b.any
  4424dc:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  4424e0:	add	x0, x0, #0x8ae
  4424e4:	ret
  4424e8:	mov	w8, #0xffffdcff            	// #-8961
  4424ec:	add	w8, w0, w8
  4424f0:	cmp	w8, #0x4
  4424f4:	b.hi	4425dc <warn@@Base+0x2478>  // b.pmore
  4424f8:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  4424fc:	add	x9, x9, #0xdce
  442500:	adr	x10, 442510 <warn@@Base+0x23ac>
  442504:	ldrh	w11, [x9, x8, lsl #1]
  442508:	add	x10, x10, x11, lsl #2
  44250c:	br	x10
  442510:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442514:	add	x0, x0, #0x810
  442518:	ret
  44251c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442520:	add	x0, x0, #0x885
  442524:	ret
  442528:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  44252c:	add	x0, x0, #0x89e
  442530:	ret
  442534:	mov	w8, #0x3a02                	// #14850
  442538:	cmp	w0, w8
  44253c:	b.ne	4425dc <warn@@Base+0x2478>  // b.any
  442540:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442544:	add	x0, x0, #0x8c0
  442548:	ret
  44254c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442550:	add	x0, x0, #0x8e8
  442554:	ret
  442558:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  44255c:	add	x0, x0, #0x8fa
  442560:	ret
  442564:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442568:	add	x0, x0, #0x90a
  44256c:	ret
  442570:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442574:	add	x0, x0, #0x91c
  442578:	ret
  44257c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442580:	add	x0, x0, #0x93b
  442584:	ret
  442588:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  44258c:	add	x0, x0, #0x955
  442590:	ret
  442594:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442598:	add	x0, x0, #0x970
  44259c:	ret
  4425a0:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  4425a4:	add	x0, x0, #0x98a
  4425a8:	ret
  4425ac:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  4425b0:	add	x0, x0, #0x9a6
  4425b4:	ret
  4425b8:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  4425bc:	add	x0, x0, #0x9c2
  4425c0:	ret
  4425c4:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  4425c8:	add	x0, x0, #0x9e1
  4425cc:	ret
  4425d0:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  4425d4:	add	x0, x0, #0xa00
  4425d8:	ret
  4425dc:	mov	x0, xzr
  4425e0:	ret
  4425e4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4425e8:	add	x0, x0, #0x985
  4425ec:	ret
  4425f0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4425f4:	add	x0, x0, #0x990
  4425f8:	ret
  4425fc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442600:	add	x0, x0, #0x99f
  442604:	ret
  442608:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44260c:	add	x0, x0, #0x9b1
  442610:	ret
  442614:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442618:	add	x0, x0, #0x9c1
  44261c:	ret
  442620:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442624:	add	x0, x0, #0x9d2
  442628:	ret
  44262c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442630:	add	x0, x0, #0x9e1
  442634:	ret
  442638:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44263c:	add	x0, x0, #0x9f4
  442640:	ret
  442644:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442648:	add	x0, x0, #0xa04
  44264c:	ret
  442650:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442654:	add	x0, x0, #0xa11
  442658:	ret
  44265c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442660:	add	x0, x0, #0xa1f
  442664:	ret
  442668:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44266c:	add	x0, x0, #0xa2e
  442670:	ret
  442674:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442678:	add	x0, x0, #0xa3b
  44267c:	ret
  442680:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442684:	add	x0, x0, #0xa47
  442688:	ret
  44268c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442690:	add	x0, x0, #0xa59
  442694:	ret
  442698:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44269c:	add	x0, x0, #0xa6a
  4426a0:	ret
  4426a4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4426a8:	add	x0, x0, #0xa77
  4426ac:	ret
  4426b0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4426b4:	add	x0, x0, #0xa8b
  4426b8:	ret
  4426bc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4426c0:	add	x0, x0, #0xaa2
  4426c4:	ret
  4426c8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4426cc:	add	x0, x0, #0xab1
  4426d0:	ret
  4426d4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4426d8:	add	x0, x0, #0xac3
  4426dc:	ret
  4426e0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4426e4:	add	x0, x0, #0xad9
  4426e8:	ret
  4426ec:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4426f0:	add	x0, x0, #0xaed
  4426f4:	ret
  4426f8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4426fc:	add	x0, x0, #0xafa
  442700:	ret
  442704:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442708:	add	x0, x0, #0xb0c
  44270c:	ret
  442710:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442714:	add	x0, x0, #0xb1e
  442718:	ret
  44271c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442720:	add	x0, x0, #0xb2d
  442724:	ret
  442728:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44272c:	add	x0, x0, #0xb3e
  442730:	ret
  442734:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442738:	add	x0, x0, #0xb50
  44273c:	ret
  442740:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442744:	add	x0, x0, #0xb62
  442748:	ret
  44274c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442750:	add	x0, x0, #0xb73
  442754:	ret
  442758:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44275c:	add	x0, x0, #0xb85
  442760:	ret
  442764:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442768:	add	x0, x0, #0xb9b
  44276c:	ret
  442770:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442774:	add	x0, x0, #0xbaf
  442778:	ret
  44277c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442780:	add	x0, x0, #0xbc3
  442784:	ret
  442788:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44278c:	add	x0, x0, #0xbd4
  442790:	ret
  442794:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442798:	add	x0, x0, #0xbe5
  44279c:	ret
  4427a0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4427a4:	add	x0, x0, #0xbfe
  4427a8:	ret
  4427ac:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4427b0:	add	x0, x0, #0xc0a
  4427b4:	ret
  4427b8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4427bc:	add	x0, x0, #0xc25
  4427c0:	ret
  4427c4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4427c8:	add	x0, x0, #0xc37
  4427cc:	ret
  4427d0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4427d4:	add	x0, x0, #0xc47
  4427d8:	ret
  4427dc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4427e0:	add	x0, x0, #0xc57
  4427e4:	ret
  4427e8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4427ec:	add	x0, x0, #0xc69
  4427f0:	ret
  4427f4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4427f8:	add	x0, x0, #0xc7a
  4427fc:	ret
  442800:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442804:	add	x0, x0, #0xc89
  442808:	ret
  44280c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442810:	add	x0, x0, #0xc98
  442814:	ret
  442818:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44281c:	add	x0, x0, #0xca9
  442820:	ret
  442824:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442828:	add	x0, x0, #0xcb6
  44282c:	ret
  442830:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442834:	add	x0, x0, #0xccc
  442838:	ret
  44283c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442840:	add	x0, x0, #0xcdd
  442844:	ret
  442848:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44284c:	add	x0, x0, #0xcf2
  442850:	ret
  442854:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442858:	add	x0, x0, #0xd01
  44285c:	ret
  442860:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442864:	add	x0, x0, #0xd0f
  442868:	ret
  44286c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442870:	add	x0, x0, #0xd23
  442874:	ret
  442878:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44287c:	add	x0, x0, #0xd35
  442880:	ret
  442884:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442888:	add	x0, x0, #0xd40
  44288c:	ret
  442890:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442894:	add	x0, x0, #0xd53
  442898:	ret
  44289c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4428a0:	add	x0, x0, #0xd6c
  4428a4:	ret
  4428a8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4428ac:	add	x0, x0, #0xd7d
  4428b0:	ret
  4428b4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4428b8:	add	x0, x0, #0xd98
  4428bc:	ret
  4428c0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4428c4:	add	x0, x0, #0xda8
  4428c8:	ret
  4428cc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4428d0:	add	x0, x0, #0xdb9
  4428d4:	ret
  4428d8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4428dc:	add	x0, x0, #0xdcd
  4428e0:	ret
  4428e4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4428e8:	add	x0, x0, #0xddf
  4428ec:	ret
  4428f0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4428f4:	add	x0, x0, #0xdee
  4428f8:	ret
  4428fc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442900:	add	x0, x0, #0xdfd
  442904:	ret
  442908:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44290c:	add	x0, x0, #0xe0d
  442910:	ret
  442914:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442918:	add	x0, x0, #0xe1a
  44291c:	ret
  442920:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442924:	add	x0, x0, #0xe2b
  442928:	ret
  44292c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442930:	add	x0, x0, #0xe3d
  442934:	ret
  442938:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44293c:	add	x0, x0, #0xe4d
  442940:	ret
  442944:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442948:	add	x0, x0, #0xe5d
  44294c:	ret
  442950:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442954:	add	x0, x0, #0xe6f
  442958:	ret
  44295c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442960:	add	x0, x0, #0xe82
  442964:	ret
  442968:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44296c:	add	x0, x0, #0xe96
  442970:	ret
  442974:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442978:	add	x0, x0, #0xea2
  44297c:	ret
  442980:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442984:	add	x0, x0, #0xeb5
  442988:	ret
  44298c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442990:	add	x0, x0, #0xec7
  442994:	ret
  442998:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  44299c:	add	x0, x0, #0xedc
  4429a0:	ret
  4429a4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4429a8:	add	x0, x0, #0xeea
  4429ac:	ret
  4429b0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4429b4:	add	x0, x0, #0xeff
  4429b8:	ret
  4429bc:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4429c0:	add	x0, x0, #0xf0e
  4429c4:	ret
  4429c8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4429cc:	add	x0, x0, #0xf23
  4429d0:	ret
  4429d4:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4429d8:	add	x0, x0, #0xf33
  4429dc:	ret
  4429e0:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4429e4:	add	x0, x0, #0xf43
  4429e8:	ret
  4429ec:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4429f0:	add	x0, x0, #0xf4e
  4429f4:	ret
  4429f8:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  4429fc:	add	x0, x0, #0xf5e
  442a00:	ret
  442a04:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442a08:	add	x0, x0, #0xf6e
  442a0c:	ret
  442a10:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442a14:	add	x0, x0, #0xf84
  442a18:	ret
  442a1c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442a20:	add	x0, x0, #0xf9a
  442a24:	ret
  442a28:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442a2c:	add	x0, x0, #0xfab
  442a30:	ret
  442a34:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442a38:	add	x0, x0, #0xfbc
  442a3c:	ret
  442a40:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442a44:	add	x0, x0, #0xfcf
  442a48:	ret
  442a4c:	adrp	x0, 453000 <warn@@Base+0x12e9c>
  442a50:	add	x0, x0, #0xfec
  442a54:	ret
  442a58:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442a5c:	add	x0, x0, #0xa
  442a60:	ret
  442a64:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442a68:	add	x0, x0, #0x15
  442a6c:	ret
  442a70:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442a74:	add	x0, x0, #0x2c
  442a78:	ret
  442a7c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442a80:	add	x0, x0, #0x3c
  442a84:	ret
  442a88:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442a8c:	add	x0, x0, #0x50
  442a90:	ret
  442a94:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442a98:	add	x0, x0, #0x5f
  442a9c:	ret
  442aa0:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442aa4:	add	x0, x0, #0x6f
  442aa8:	ret
  442aac:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442ab0:	add	x0, x0, #0x86
  442ab4:	ret
  442ab8:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442abc:	add	x0, x0, #0x93
  442ac0:	ret
  442ac4:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442ac8:	add	x0, x0, #0xa8
  442acc:	ret
  442ad0:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442ad4:	add	x0, x0, #0xc4
  442ad8:	ret
  442adc:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442ae0:	add	x0, x0, #0xde
  442ae4:	ret
  442ae8:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442aec:	add	x0, x0, #0xf3
  442af0:	ret
  442af4:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442af8:	add	x0, x0, #0x104
  442afc:	ret
  442b00:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442b04:	add	x0, x0, #0x116
  442b08:	ret
  442b0c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442b10:	add	x0, x0, #0x12b
  442b14:	ret
  442b18:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442b1c:	add	x0, x0, #0x139
  442b20:	ret
  442b24:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442b28:	add	x0, x0, #0x14e
  442b2c:	ret
  442b30:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442b34:	add	x0, x0, #0x160
  442b38:	ret
  442b3c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442b40:	add	x0, x0, #0x17c
  442b44:	ret
  442b48:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442b4c:	add	x0, x0, #0x195
  442b50:	ret
  442b54:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442b58:	add	x0, x0, #0x1ab
  442b5c:	ret
  442b60:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442b64:	add	x0, x0, #0x1ba
  442b68:	ret
  442b6c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442b70:	add	x0, x0, #0x1ca
  442b74:	ret
  442b78:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442b7c:	add	x0, x0, #0x1df
  442b80:	ret
  442b84:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442b88:	add	x0, x0, #0x1ed
  442b8c:	ret
  442b90:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442b94:	add	x0, x0, #0x1fd
  442b98:	ret
  442b9c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442ba0:	add	x0, x0, #0x211
  442ba4:	ret
  442ba8:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442bac:	add	x0, x0, #0x220
  442bb0:	ret
  442bb4:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442bb8:	add	x0, x0, #0x236
  442bbc:	ret
  442bc0:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442bc4:	add	x0, x0, #0x251
  442bc8:	ret
  442bcc:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442bd0:	add	x0, x0, #0x269
  442bd4:	ret
  442bd8:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442bdc:	add	x0, x0, #0x287
  442be0:	ret
  442be4:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442be8:	add	x0, x0, #0x2aa
  442bec:	ret
  442bf0:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442bf4:	add	x0, x0, #0x2c2
  442bf8:	ret
  442bfc:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c00:	add	x0, x0, #0x2d4
  442c04:	ret
  442c08:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c0c:	add	x0, x0, #0x2ed
  442c10:	ret
  442c14:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c18:	add	x0, x0, #0x305
  442c1c:	ret
  442c20:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c24:	add	x0, x0, #0x331
  442c28:	ret
  442c2c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c30:	add	x0, x0, #0x34c
  442c34:	ret
  442c38:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c3c:	add	x0, x0, #0x366
  442c40:	ret
  442c44:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c48:	add	x0, x0, #0x37c
  442c4c:	ret
  442c50:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c54:	add	x0, x0, #0x397
  442c58:	ret
  442c5c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c60:	add	x0, x0, #0x3aa
  442c64:	ret
  442c68:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c6c:	add	x0, x0, #0x3c3
  442c70:	ret
  442c74:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c78:	add	x0, x0, #0x3d6
  442c7c:	ret
  442c80:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c84:	add	x0, x0, #0x3f2
  442c88:	ret
  442c8c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c90:	add	x0, x0, #0x40f
  442c94:	ret
  442c98:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442c9c:	add	x0, x0, #0x431
  442ca0:	ret
  442ca4:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442ca8:	add	x0, x0, #0x447
  442cac:	ret
  442cb0:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442cb4:	add	x0, x0, #0x45b
  442cb8:	ret
  442cbc:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442cc0:	add	x0, x0, #0x46e
  442cc4:	ret
  442cc8:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442ccc:	add	x0, x0, #0x481
  442cd0:	ret
  442cd4:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442cd8:	add	x0, x0, #0x49c
  442cdc:	ret
  442ce0:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442ce4:	add	x0, x0, #0x4b7
  442ce8:	ret
  442cec:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442cf0:	add	x0, x0, #0x4d1
  442cf4:	ret
  442cf8:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442cfc:	add	x0, x0, #0x4ea
  442d00:	ret
  442d04:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442d08:	add	x0, x0, #0x4f9
  442d0c:	ret
  442d10:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442d14:	add	x0, x0, #0x508
  442d18:	ret
  442d1c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442d20:	add	x0, x0, #0x517
  442d24:	ret
  442d28:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442d2c:	add	x0, x0, #0x528
  442d30:	ret
  442d34:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442d38:	add	x0, x0, #0x539
  442d3c:	ret
  442d40:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442d44:	add	x0, x0, #0x548
  442d48:	ret
  442d4c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442d50:	add	x0, x0, #0x559
  442d54:	ret
  442d58:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442d5c:	add	x0, x0, #0x56e
  442d60:	ret
  442d64:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442d68:	add	x0, x0, #0x586
  442d6c:	ret
  442d70:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442d74:	add	x0, x0, #0x598
  442d78:	ret
  442d7c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442d80:	add	x0, x0, #0x5ad
  442d84:	ret
  442d88:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442d8c:	add	x0, x0, #0x5c6
  442d90:	ret
  442d94:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442d98:	add	x0, x0, #0x5e9
  442d9c:	ret
  442da0:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442da4:	add	x0, x0, #0x609
  442da8:	ret
  442dac:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442db0:	add	x0, x0, #0x621
  442db4:	ret
  442db8:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442dbc:	add	x0, x0, #0x639
  442dc0:	ret
  442dc4:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442dc8:	add	x0, x0, #0x653
  442dcc:	ret
  442dd0:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442dd4:	add	x0, x0, #0x672
  442dd8:	ret
  442ddc:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442de0:	add	x0, x0, #0x68d
  442de4:	ret
  442de8:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442dec:	add	x0, x0, #0x6b2
  442df0:	ret
  442df4:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442df8:	add	x0, x0, #0x6c6
  442dfc:	ret
  442e00:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442e04:	add	x0, x0, #0x6e4
  442e08:	ret
  442e0c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442e10:	add	x0, x0, #0x6fd
  442e14:	ret
  442e18:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442e1c:	add	x0, x0, #0x71d
  442e20:	ret
  442e24:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442e28:	add	x0, x0, #0x72e
  442e2c:	ret
  442e30:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442e34:	add	x0, x0, #0x740
  442e38:	ret
  442e3c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442e40:	add	x0, x0, #0x753
  442e44:	ret
  442e48:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442e4c:	add	x0, x0, #0x764
  442e50:	ret
  442e54:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442e58:	add	x0, x0, #0x77a
  442e5c:	ret
  442e60:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442e64:	add	x0, x0, #0x78e
  442e68:	ret
  442e6c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442e70:	add	x0, x0, #0x7a1
  442e74:	ret
  442e78:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442e7c:	add	x0, x0, #0x7b4
  442e80:	ret
  442e84:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442e88:	add	x0, x0, #0x7cc
  442e8c:	ret
  442e90:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442e94:	add	x0, x0, #0x7df
  442e98:	ret
  442e9c:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442ea0:	add	x0, x0, #0x7f4
  442ea4:	ret
  442ea8:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442eac:	add	x0, x0, #0x830
  442eb0:	ret
  442eb4:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442eb8:	add	x0, x0, #0x84c
  442ebc:	ret
  442ec0:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442ec4:	add	x0, x0, #0x860
  442ec8:	ret
  442ecc:	adrp	x0, 454000 <warn@@Base+0x13e9c>
  442ed0:	add	x0, x0, #0x876
  442ed4:	ret
  442ed8:	sub	w8, w0, #0x3
  442edc:	cmp	w8, #0xfa
  442ee0:	b.hi	442ef4 <warn@@Base+0x2d90>  // b.pmore
  442ee4:	adrp	x9, 466000 <warn@@Base+0x25e9c>
  442ee8:	add	x9, x9, #0x5b0
  442eec:	ldr	x0, [x9, w8, sxtw #3]
  442ef0:	ret
  442ef4:	mov	x0, xzr
  442ef8:	ret
  442efc:	cmp	w0, #0x90
  442f00:	b.hi	443000 <warn@@Base+0x2e9c>  // b.pmore
  442f04:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  442f08:	mov	w8, w0
  442f0c:	add	x9, x9, #0xde5
  442f10:	adr	x10, 442f28 <warn@@Base+0x2dc4>
  442f14:	ldrb	w11, [x9, x8]
  442f18:	add	x10, x10, x11, lsl #2
  442f1c:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442f20:	add	x0, x0, #0xb8
  442f24:	br	x10
  442f28:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442f2c:	add	x0, x0, #0xc4
  442f30:	ret
  442f34:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442f38:	add	x0, x0, #0xd3
  442f3c:	ret
  442f40:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442f44:	add	x0, x0, #0xe2
  442f48:	ret
  442f4c:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442f50:	add	x0, x0, #0xf7
  442f54:	ret
  442f58:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442f5c:	add	x0, x0, #0x104
  442f60:	ret
  442f64:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442f68:	add	x0, x0, #0x112
  442f6c:	ret
  442f70:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442f74:	add	x0, x0, #0x125
  442f78:	ret
  442f7c:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442f80:	add	x0, x0, #0x135
  442f84:	ret
  442f88:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442f8c:	add	x0, x0, #0x14a
  442f90:	ret
  442f94:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442f98:	add	x0, x0, #0x161
  442f9c:	ret
  442fa0:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442fa4:	add	x0, x0, #0x177
  442fa8:	ret
  442fac:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442fb0:	add	x0, x0, #0x18d
  442fb4:	ret
  442fb8:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442fbc:	add	x0, x0, #0x19b
  442fc0:	ret
  442fc4:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442fc8:	add	x0, x0, #0x1af
  442fcc:	ret
  442fd0:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442fd4:	add	x0, x0, #0x1c5
  442fd8:	ret
  442fdc:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442fe0:	add	x0, x0, #0x1da
  442fe4:	ret
  442fe8:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442fec:	add	x0, x0, #0x1e5
  442ff0:	ret
  442ff4:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  442ff8:	add	x0, x0, #0x1f0
  442ffc:	ret
  443000:	mov	x0, xzr
  443004:	ret
  443008:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  44300c:	add	x0, x0, #0x1fd
  443010:	ret
  443014:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443018:	add	x0, x0, #0x20f
  44301c:	ret
  443020:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443024:	add	x0, x0, #0x229
  443028:	ret
  44302c:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443030:	add	x0, x0, #0x23c
  443034:	ret
  443038:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  44303c:	add	x0, x0, #0x257
  443040:	ret
  443044:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443048:	add	x0, x0, #0x26e
  44304c:	ret
  443050:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443054:	add	x0, x0, #0x28a
  443058:	ret
  44305c:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443060:	add	x0, x0, #0x2a7
  443064:	ret
  443068:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  44306c:	add	x0, x0, #0x2bb
  443070:	ret
  443074:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443078:	add	x0, x0, #0x2d1
  44307c:	ret
  443080:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443084:	add	x0, x0, #0x2ea
  443088:	ret
  44308c:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443090:	add	x0, x0, #0x302
  443094:	ret
  443098:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  44309c:	add	x0, x0, #0x313
  4430a0:	ret
  4430a4:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4430a8:	add	x0, x0, #0x32a
  4430ac:	ret
  4430b0:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4430b4:	add	x0, x0, #0x343
  4430b8:	ret
  4430bc:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4430c0:	add	x0, x0, #0x35f
  4430c4:	ret
  4430c8:	cmp	w0, #0xc0
  4430cc:	b.hi	443208 <warn@@Base+0x30a4>  // b.pmore
  4430d0:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  4430d4:	mov	w8, w0
  4430d8:	add	x9, x9, #0xe76
  4430dc:	adr	x10, 4430f4 <warn@@Base+0x2f90>
  4430e0:	ldrb	w11, [x9, x8]
  4430e4:	add	x10, x10, x11, lsl #2
  4430e8:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4430ec:	add	x0, x0, #0x37d
  4430f0:	br	x10
  4430f4:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  4430f8:	add	x0, x0, #0x734
  4430fc:	ret
  443100:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443104:	add	x0, x0, #0x3ad
  443108:	ret
  44310c:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443110:	add	x0, x0, #0x3bc
  443114:	ret
  443118:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  44311c:	add	x0, x0, #0x3d0
  443120:	ret
  443124:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443128:	add	x0, x0, #0x3e4
  44312c:	ret
  443130:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443134:	add	x0, x0, #0x3f8
  443138:	ret
  44313c:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443140:	add	x0, x0, #0x40f
  443144:	ret
  443148:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  44314c:	add	x0, x0, #0x427
  443150:	ret
  443154:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443158:	add	x0, x0, #0x438
  44315c:	ret
  443160:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443164:	add	x0, x0, #0x44a
  443168:	ret
  44316c:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  443170:	add	x0, x0, #0x778
  443174:	ret
  443178:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  44317c:	add	x0, x0, #0x741
  443180:	ret
  443184:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443188:	add	x0, x0, #0x45a
  44318c:	ret
  443190:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443194:	add	x0, x0, #0x469
  443198:	ret
  44319c:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4431a0:	add	x0, x0, #0x481
  4431a4:	ret
  4431a8:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4431ac:	add	x0, x0, #0x497
  4431b0:	ret
  4431b4:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4431b8:	add	x0, x0, #0x4b1
  4431bc:	ret
  4431c0:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4431c4:	add	x0, x0, #0x4c3
  4431c8:	ret
  4431cc:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4431d0:	add	x0, x0, #0x4dd
  4431d4:	ret
  4431d8:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4431dc:	add	x0, x0, #0x4ef
  4431e0:	ret
  4431e4:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4431e8:	add	x0, x0, #0x508
  4431ec:	ret
  4431f0:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4431f4:	add	x0, x0, #0x51a
  4431f8:	ret
  4431fc:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443200:	add	x0, x0, #0x52f
  443204:	ret
  443208:	mov	x0, xzr
  44320c:	ret
  443210:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443214:	add	x0, x0, #0x545
  443218:	ret
  44321c:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443220:	add	x0, x0, #0x563
  443224:	ret
  443228:	adrp	x0, 44f000 <warn@@Base+0xee9c>
  44322c:	add	x0, x0, #0x71b
  443230:	ret
  443234:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443238:	add	x0, x0, #0x57c
  44323c:	ret
  443240:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443244:	add	x0, x0, #0x591
  443248:	ret
  44324c:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443250:	add	x0, x0, #0x554
  443254:	ret
  443258:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  44325c:	add	x0, x0, #0x390
  443260:	ret
  443264:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443268:	add	x0, x0, #0x39e
  44326c:	ret
  443270:	cmp	w0, #0x2, lsl #12
  443274:	b.ge	4432b0 <warn@@Base+0x314c>  // b.tcont
  443278:	sub	w8, w0, #0x1
  44327c:	cmp	w8, #0x4
  443280:	b.hi	443314 <warn@@Base+0x31b0>  // b.pmore
  443284:	adrp	x9, 452000 <warn@@Base+0x11e9c>
  443288:	add	x9, x9, #0xf37
  44328c:	adr	x10, 4432a4 <warn@@Base+0x3140>
  443290:	ldrb	w11, [x9, x8]
  443294:	add	x10, x10, x11, lsl #2
  443298:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  44329c:	add	x0, x0, #0x5b5
  4432a0:	br	x10
  4432a4:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4432a8:	add	x0, x0, #0x5c9
  4432ac:	ret
  4432b0:	b.eq	4432fc <warn@@Base+0x3198>  // b.none
  4432b4:	mov	w8, #0x2001                	// #8193
  4432b8:	cmp	w0, w8
  4432bc:	b.eq	443308 <warn@@Base+0x31a4>  // b.none
  4432c0:	mov	w8, #0x3fff                	// #16383
  4432c4:	cmp	w0, w8
  4432c8:	b.ne	443314 <warn@@Base+0x31b0>  // b.any
  4432cc:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4432d0:	add	x0, x0, #0x60b
  4432d4:	ret
  4432d8:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4432dc:	add	x0, x0, #0x5da
  4432e0:	ret
  4432e4:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4432e8:	add	x0, x0, #0x5ec
  4432ec:	ret
  4432f0:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  4432f4:	add	x0, x0, #0x5fa
  4432f8:	ret
  4432fc:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  443300:	add	x0, x0, #0x61a
  443304:	ret
  443308:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  44330c:	add	x0, x0, #0x62e
  443310:	ret
  443314:	mov	x0, xzr
  443318:	ret
  44331c:	stp	x29, x30, [sp, #-48]!
  443320:	str	x21, [sp, #16]
  443324:	adrp	x21, 46c000 <_bfd_std_section+0x3118>
  443328:	ldr	x0, [x21, #536]
  44332c:	stp	x20, x19, [sp, #32]
  443330:	mov	x29, sp
  443334:	cbz	x0, 443348 <warn@@Base+0x31e4>
  443338:	ldp	x20, x19, [sp, #32]
  44333c:	ldr	x21, [sp, #16]
  443340:	ldp	x29, x30, [sp], #48
  443344:	ret
  443348:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  44334c:	add	x0, x0, #0x642
  443350:	bl	4037f0 <getenv@plt>
  443354:	cbz	x0, 443368 <warn@@Base+0x3204>
  443358:	mov	w1, #0x7                   	// #7
  44335c:	mov	x19, x0
  443360:	bl	403410 <access@plt>
  443364:	cbz	w0, 44340c <warn@@Base+0x32a8>
  443368:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  44336c:	add	x0, x0, #0x649
  443370:	bl	4037f0 <getenv@plt>
  443374:	cbz	x0, 443388 <warn@@Base+0x3224>
  443378:	mov	w1, #0x7                   	// #7
  44337c:	mov	x19, x0
  443380:	bl	403410 <access@plt>
  443384:	cbz	w0, 44340c <warn@@Base+0x32a8>
  443388:	adrp	x0, 455000 <warn@@Base+0x14e9c>
  44338c:	add	x0, x0, #0x64d
  443390:	bl	4037f0 <getenv@plt>
  443394:	cbz	x0, 4433a8 <warn@@Base+0x3244>
  443398:	mov	w1, #0x7                   	// #7
  44339c:	mov	x19, x0
  4433a0:	bl	403410 <access@plt>
  4433a4:	cbz	w0, 44340c <warn@@Base+0x32a8>
  4433a8:	adrp	x19, 455000 <warn@@Base+0x14e9c>
  4433ac:	add	x19, x19, #0x67d
  4433b0:	mov	w1, #0x7                   	// #7
  4433b4:	mov	x0, x19
  4433b8:	bl	403410 <access@plt>
  4433bc:	cbz	w0, 44340c <warn@@Base+0x32a8>
  4433c0:	adrp	x20, 455000 <warn@@Base+0x14e9c>
  4433c4:	add	x20, x20, #0x682
  4433c8:	mov	w1, #0x7                   	// #7
  4433cc:	mov	x0, x20
  4433d0:	bl	403410 <access@plt>
  4433d4:	cbz	w0, 443408 <warn@@Base+0x32a4>
  4433d8:	adrp	x20, 455000 <warn@@Base+0x14e9c>
  4433dc:	add	x20, x20, #0x68b
  4433e0:	mov	w1, #0x7                   	// #7
  4433e4:	mov	x0, x20
  4433e8:	bl	403410 <access@plt>
  4433ec:	cbz	w0, 443408 <warn@@Base+0x32a4>
  4433f0:	mov	w1, #0x7                   	// #7
  4433f4:	mov	x0, x19
  4433f8:	bl	403410 <access@plt>
  4433fc:	cmp	w0, #0x0
  443400:	csel	x19, x19, xzr, eq  // eq = none
  443404:	b	44340c <warn@@Base+0x32a8>
  443408:	mov	x19, x20
  44340c:	adrp	x8, 445000 <warn@@Base+0x4e9c>
  443410:	add	x8, x8, #0x92a
  443414:	cmp	x19, #0x0
  443418:	csel	x19, x8, x19, eq  // eq = none
  44341c:	mov	x0, x19
  443420:	bl	402fd0 <strlen@plt>
  443424:	mov	x20, x0
  443428:	add	w0, w20, #0x2
  44342c:	bl	403290 <xmalloc@plt>
  443430:	mov	x1, x19
  443434:	bl	403620 <strcpy@plt>
  443438:	mov	w8, #0x2f                  	// #47
  44343c:	add	w9, w20, #0x1
  443440:	strb	w8, [x0, w20, uxtw]
  443444:	strb	wzr, [x0, w9, uxtw]
  443448:	str	x0, [x21, #536]
  44344c:	ldp	x20, x19, [sp, #32]
  443450:	ldr	x21, [sp, #16]
  443454:	ldp	x29, x30, [sp], #48
  443458:	ret
  44345c:	stp	x29, x30, [sp, #-80]!
  443460:	str	x25, [sp, #16]
  443464:	stp	x24, x23, [sp, #32]
  443468:	stp	x22, x21, [sp, #48]
  44346c:	stp	x20, x19, [sp, #64]
  443470:	mov	x29, sp
  443474:	mov	x20, x1
  443478:	mov	x21, x0
  44347c:	bl	44331c <warn@@Base+0x31b8>
  443480:	adrp	x8, 455000 <warn@@Base+0x14e9c>
  443484:	add	x8, x8, #0x652
  443488:	cmp	x21, #0x0
  44348c:	adrp	x9, 445000 <warn@@Base+0x4e9c>
  443490:	add	x9, x9, #0x830
  443494:	csel	x21, x8, x21, eq  // eq = none
  443498:	cmp	x20, #0x0
  44349c:	mov	x19, x0
  4434a0:	csel	x22, x9, x20, eq  // eq = none
  4434a4:	bl	402fd0 <strlen@plt>
  4434a8:	mov	x20, x0
  4434ac:	mov	x0, x21
  4434b0:	bl	402fd0 <strlen@plt>
  4434b4:	mov	x23, x0
  4434b8:	mov	x0, x22
  4434bc:	bl	402fd0 <strlen@plt>
  4434c0:	sxtw	x25, w20
  4434c4:	sxtw	x23, w23
  4434c8:	mov	x24, x0
  4434cc:	add	x8, x25, x23
  4434d0:	add	x8, x8, w24, sxtw
  4434d4:	add	x0, x8, #0x7
  4434d8:	bl	403290 <xmalloc@plt>
  4434dc:	mov	x1, x19
  4434e0:	mov	x20, x0
  4434e4:	bl	403620 <strcpy@plt>
  4434e8:	add	x0, x20, x25
  4434ec:	mov	x1, x21
  4434f0:	bl	403620 <strcpy@plt>
  4434f4:	add	x8, x0, x23
  4434f8:	mov	w9, #0x5858                	// #22616
  4434fc:	mov	w10, #0x5858                	// #22616
  443500:	movk	w9, #0x58, lsl #16
  443504:	movk	w10, #0x5858, lsl #16
  443508:	add	x0, x8, #0x6
  44350c:	mov	x1, x22
  443510:	stur	w9, [x8, #3]
  443514:	str	w10, [x8]
  443518:	bl	403620 <strcpy@plt>
  44351c:	mov	x0, x20
  443520:	mov	w1, w24
  443524:	bl	402fa0 <mkstemps@plt>
  443528:	cmn	w0, #0x1
  44352c:	b.eq	443554 <warn@@Base+0x33f0>  // b.none
  443530:	bl	403380 <close@plt>
  443534:	cbnz	w0, 443584 <warn@@Base+0x3420>
  443538:	mov	x0, x20
  44353c:	ldp	x20, x19, [sp, #64]
  443540:	ldp	x22, x21, [sp, #48]
  443544:	ldp	x24, x23, [sp, #32]
  443548:	ldr	x25, [sp, #16]
  44354c:	ldp	x29, x30, [sp], #80
  443550:	ret
  443554:	adrp	x8, 466000 <warn@@Base+0x25e9c>
  443558:	ldr	x8, [x8, #4032]
  44355c:	ldr	x20, [x8]
  443560:	bl	4037d0 <__errno_location@plt>
  443564:	ldr	w0, [x0]
  443568:	bl	403370 <strerror@plt>
  44356c:	adrp	x1, 455000 <warn@@Base+0x14e9c>
  443570:	mov	x3, x0
  443574:	add	x1, x1, #0x655
  443578:	mov	x0, x20
  44357c:	mov	x2, x19
  443580:	bl	403880 <fprintf@plt>
  443584:	bl	4033f0 <abort@plt>
  443588:	mov	x1, x0
  44358c:	mov	x0, xzr
  443590:	b	44345c <warn@@Base+0x32f8>
  443594:	nop
  443598:	stp	x29, x30, [sp, #-64]!
  44359c:	mov	x29, sp
  4435a0:	stp	x19, x20, [sp, #16]
  4435a4:	adrp	x20, 466000 <warn@@Base+0x25e9c>
  4435a8:	add	x20, x20, #0x3a8
  4435ac:	stp	x21, x22, [sp, #32]
  4435b0:	adrp	x21, 466000 <warn@@Base+0x25e9c>
  4435b4:	add	x21, x21, #0x3a0
  4435b8:	sub	x20, x20, x21
  4435bc:	mov	w22, w0
  4435c0:	stp	x23, x24, [sp, #48]
  4435c4:	mov	x23, x1
  4435c8:	mov	x24, x2
  4435cc:	bl	402f38 <memcpy@plt-0x38>
  4435d0:	cmp	xzr, x20, asr #3
  4435d4:	b.eq	443600 <warn@@Base+0x349c>  // b.none
  4435d8:	asr	x20, x20, #3
  4435dc:	mov	x19, #0x0                   	// #0
  4435e0:	ldr	x3, [x21, x19, lsl #3]
  4435e4:	mov	x2, x24
  4435e8:	add	x19, x19, #0x1
  4435ec:	mov	x1, x23
  4435f0:	mov	w0, w22
  4435f4:	blr	x3
  4435f8:	cmp	x20, x19
  4435fc:	b.ne	4435e0 <warn@@Base+0x347c>  // b.any
  443600:	ldp	x19, x20, [sp, #16]
  443604:	ldp	x21, x22, [sp, #32]
  443608:	ldp	x23, x24, [sp, #48]
  44360c:	ldp	x29, x30, [sp], #64
  443610:	ret
  443614:	nop
  443618:	ret

Disassembly of section .fini:

000000000044361c <.fini>:
  44361c:	stp	x29, x30, [sp, #-16]!
  443620:	mov	x29, sp
  443624:	ldp	x29, x30, [sp], #16
  443628:	ret
