|--------------------------------------------|
|- ispLEVER Fitter Report File              -|
|- Version 1.5.00.05.39.l1                       -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|




Project_Summary
~~~~~~~~~~~~~~~

Project Name :          protein_1_set_3_68k_14mhz
Project Path :          C:\Users\Bot2\Documents\Protein I_new_set\Set_3_68K_14MHz
Project Fitted on :     Sat Jun 15 13:55:08 2013

Device :                M4A5-64/32
Package :               44PLCC
Speed :                 -10
Partnumber :            M4A5-64/32-10JC
Source Format :         ABEL_Schematic


// Project 'protein_1_set_3_68k_14mhz' was Fitted Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Reading/DRC                                   0 sec
Partition                                     0 sec
Place                                         0 sec
Route                                         0 sec
Jedec/Report generation                       0 sec
                                         --------
Fitter                                   00:00:00


Design_Summary
~~~~~~~~~~~~~~
  Total Input Pins :                  8
  Total Output Pins :                 5
  Total Bidir I/O Pins :              0
  Total Flip-Flops :                  4
  Total Product Terms :              18
  Total Reserved Pins :               0
  Total Reserved Blocks :             0


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                ..       ..     ..    -->    ..
  Clock/Input Pins                2        2      0    -->   100%
I/O Pins                         32       11     21    -->    34%
Logic Macrocells                 64       10     54    -->    15%
  Input Registers                32        0     32    -->     0%
  Unusable Macrocells            ..        0     ..

CSM Outputs/Total Block Inputs  132       22    110    -->    16%
Logical Product Terms           320       18    302    -->     5%
Product Term Clusters            64        8     56    -->    12%


Blocks_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                                                  # of PT  
                   I/O    Inp    Macrocells   Macrocells   logic  clusters 
          Fanin    Pins   Reg   Used Unusable  available    PTs   available  Pwr
---------------------------------------------------------------------------------
Maximum     33      8      8     --     --         16       80       16       -
---------------------------------------------------------------------------------
Block  A     6      6      0      3      0         13        6       13       Hi 
Block  B     5      1      0      2      0         14        2       16       Hi 
Block  C     6      4      0      3      0         13        7       13       Hi 
Block  D     5      0      0      2      0         14        3       15       Hi 
---------------------------------------------------------------------------------

<Note> Four rightmost columns above reflect last status of the placement process.
<Note> Pwr (Power) : Hi = High
                     Lo = Low.


Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No (1)
Block Reservation :                    No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes

@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Yes
  D/T Synthesis :                      Yes
  Clock Optimization :                 No
  Input Register Optimization :        Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          16
  Max. Equation Fanin :                32
  Keep Xor :                           Yes

@Utilization_options
  Max. % of macrocells used :          100
  Max. % of block inputs used :        100
  Max. % of segment lines used :       ---
  Max. % of macrocells used :          ---


@Import_Source_Constraint_Option       No

@Zero_Hold_Time                        No

@Pull_up                               Yes

@User_Signature                        #H0

@Output_Slew_Rate                      Default = Fast(2)

@Power                                 Default = High(2)


Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output, 
           Bidir and Burried Signal Lists.




Pinout_Listing
~~~~~~~~~~~~~~
      | Pin  |Blk |Assigned|
Pin No| Type |Pad |Pin     | Signal name
---------------------------------------------------------------
    1 |  GND |    |        |
    2 |  I_O | A7 |        |
3     |  I_O | A6 |   *    |VMA_CPU
4     |  I_O | A5 |        |
5     |  I_O | A4 |   *    |VMA_
6     |  I_O | A3 |   *    |VPA_
7     |  I_O | A2 |   *    |VPA_Out
8     |  I_O | A1 |   *    |E
9     |  I_O | A0 |   *    |E_14MHz
10    | JTAG |    |        |
11    | CkIn |    |   *    |Clock_7_MHz
12    |  GND |    |        |
13    | JTAG |    |        |
14    |  I_O | B0 |        |
15    |  I_O | B1 |        |
16    |  I_O | B2 |        |
17    |  I_O | B3 |        |
18    |  I_O | B4 |   *    |DTACKin_
19    |  I_O | B5 |        |
20    |  I_O | B6 |        |
21    |  I_O | B7 |        |
22    |  Vcc |    |        |
23    |  GND |    |        |
24    |  I_O | C7 |        |
25    |  I_O | C6 |        |
26    |  I_O | C5 |        |
27    |  I_O | C4 |        |
28    |  I_O | C3 |   *    |DTACKout_
29    |  I_O | C2 |   *    |AS_
30    |  I_O | C1 |   *    |Turbo_Switch
31    |  I_O | C0 |   *    |Clock_7_14_MHz
32    | JTAG |    |        |
33    | CkIn |    |   *    |CDAC
34    |  GND |    |        |
35    | JTAG |    |        |
36    |  I_O | D0 |        |
37    |  I_O | D1 |        |
38    |  I_O | D2 |        |
39    |  I_O | D3 |        |
40    |  I_O | D4 |        |
41    |  I_O | D5 |        |
42    |  I_O | D6 |        |
43    |  I_O | D7 |        |
44    |  Vcc |    |        |

---------------------------------------------------------------------------

<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
           CkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Input 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 29  C   .  I/O          -B-D    Hi Fast      AS_   
 18  B   .  I/O          -BC-    Hi Fast      DTACKin_   
  9  A   .  I/O          AB-D    Hi Fast      E_14MHz   
 30  C   .  I/O          A-C-    Hi Fast      Turbo_Switch   
  3  A   .  I/O          A---    Hi Fast      VMA_CPU   
  6  A   .  I/O          A--D    Hi Fast      VPA_   
 11  .   . Ck/I          -B-D    -  Fast      Clock_7_MHz   
 33  .   . Ck/I          --C-    -  Fast      CDAC   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Output_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Output 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 31  C   3  COM          ----    Hi Slow      Clock_7_14_MHz   
 28  C   2  COM          ----    Hi Slow      DTACKout_   
  8  A   2  COM          ----    Hi Slow      E   
  5  A   2  COM          ----    Hi Slow      VMA_   
  7  A   2  COM          ----    Hi Slow      VPA_Out   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Bidir 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Node 
#Mc Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 D0  D   2  DFF  * *     A--D    Hi Fast      N_16   
 C4  C   2  COM          --C-    Hi Fast      N_17   
 D4  D   1  DFF  * *     -B--    Hi Fast      N_21   
 B0  B   1  DFF  * *     AB-D    Hi Fast      N_34   
 B4  B   1  DFF  * *     --C-    Hi Fast      N_7   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low




Signals_Fanout_List
~~~~~~~~~~~~~~~~~~~
Signal Source  :    Fanout List
-----------------------------------------------------------------------------
Turbo_Switch{ D}:           VMA_{ A}        VPA_Out{ A}              E{ A}
               :      DTACKout_{ C} Clock_7_14_MHz{ C}           N_17{ C}
    VMA_CPU{ B}:           VMA_{ A}
       VPA_{ B}:        VPA_Out{ A}           N_16{ D}
    E_14MHz{ B}:              E{ A}           N_34{ B}           N_16{ D}
   DTACKin_{ C}:      DTACKout_{ C}            N_7{ B}           N_17{ C}
        AS_{ D}:           N_21{ D}            N_7{ B}           N_16{ D}
Clock_7_MHz{. }: Clock_7_14_MHz{ C}
       CDAC{. }: Clock_7_14_MHz{ C}
       N_34{ C}:              E{ A}           N_34{ B}           N_16{ D}
       N_21{ E}:            N_7{ B}
        N_7{ C}:      DTACKout_{ C}           N_17{ C}
       N_16{ E}:           VMA_{ A}        VPA_Out{ A}           N_16{ D}
       N_17{ D}:      DTACKout_{ C}
-----------------------------------------------------------------------------

<Note> {.} : Indicates block location of signal


Set_Reset_Summary
~~~~~~~~~~~~~~~~~

Block  A
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | E
|     |     |     |     | VPA_Out
|     |     |     |     | VMA_
|     |     |     |     | E_14MHz
|     |     |     |     | VPA_
|     |     |     |     | VMA_CPU


Block  B
block level set pt   : GND
block level reset pt : AS_
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  A  |     |     | N_34
|  *  |  S  | BS  | BR  | N_7
|     |     |     |     | DTACKin_


Block  C
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | Clock_7_14_MHz
|     |     |     |     | DTACKout_
|     |     |     |     | N_17
|     |     |     |     | Turbo_Switch
|     |     |     |     | AS_


Block  D
block level set pt   : AS_
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  A  |     |     | N_16
|  *  |  S  | BS  | BR  | N_21


<Note> (S) means the macrocell is configured in synchronous mode
       i.e. it uses the block-level set and reset pt.
       (A) means the macrocell is configured in asynchronous mode
       i.e. it can have its independant set or reset pt.
       (BS) means the block-level set pt is selected.
       (BR) means the block-level reset pt is selected.




BLOCK_A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx A0             ...           ...     mx A17         E_14MHz         pin 9
mx A1         VMA_CPU         pin 3     mx A18             ...           ...
mx A2             ...           ...     mx A19             ...           ...
mx A3            VPA_         pin 6     mx A20             ...           ...
mx A4             ...           ...     mx A21             ...           ...
mx A5            N_34     mcell  B0     mx A22             ...           ...
mx A6            N_16     mcell  D0     mx A23             ...           ...
mx A7             ...           ...     mx A24             ...           ...
mx A8             ...           ...     mx A25             ...           ...
mx A9    Turbo_Switch        pin 30     mx A26             ...           ...
mx A10             ...           ...     mx A27             ...           ...
mx A11             ...           ...     mx A28             ...           ...
mx A12             ...           ...     mx A29             ...           ...
mx A13             ...           ...     mx A30             ...           ...
mx A14             ...           ...     mx A31             ...           ...
mx A15             ...           ...     mx A32             ...           ...
mx A16             ...           ...
----------------------------------------------------------------------------


BLOCK_B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx B0             ...           ...     mx B17         E_14MHz         pin 9
mx B1             ...           ...     mx B18             ...           ...
mx B2             ...           ...     mx B19             ...           ...
mx B3             AS_        pin 29     mx B20             ...           ...
mx B4             ...           ...     mx B21             ...           ...
mx B5            N_34     mcell  B0     mx B22             ...           ...
mx B6             ...           ...     mx B23             ...           ...
mx B7             ...           ...     mx B24             ...           ...
mx B8            N_21     mcell  D4     mx B25             ...           ...
mx B9        DTACKin_        pin 18     mx B26             ...           ...
mx B10             ...           ...     mx B27             ...           ...
mx B11             ...           ...     mx B28             ...           ...
mx B12             ...           ...     mx B29             ...           ...
mx B13             ...           ...     mx B30             ...           ...
mx B14             ...           ...     mx B31             ...           ...
mx B15             ...           ...     mx B32             ...           ...
mx B16             ...           ...
----------------------------------------------------------------------------


BLOCK_C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx C0             ...           ...     mx C17             ...           ...
mx C1            N_17     mcell  C4     mx C18             ...           ...
mx C2     Clock_7_MHz        pin 11     mx C19             ...           ...
mx C3             ...           ...     mx C20             ...           ...
mx C4             ...           ...     mx C21             ...           ...
mx C5             ...           ...     mx C22             ...           ...
mx C6            CDAC        pin 33     mx C23             ...           ...
mx C7             ...           ...     mx C24             ...           ...
mx C8             ...           ...     mx C25             ...           ...
mx C9        DTACKin_        pin 18     mx C26             ...           ...
mx C10    Turbo_Switch        pin 30     mx C27             ...           ...
mx C11             N_7     mcell  B4     mx C28             ...           ...
mx C12             ...           ...     mx C29             ...           ...
mx C13             ...           ...     mx C30             ...           ...
mx C14             ...           ...     mx C31             ...           ...
mx C15             ...           ...     mx C32             ...           ...
mx C16             ...           ...
----------------------------------------------------------------------------


BLOCK_D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx D0             ...           ...     mx D17         E_14MHz         pin 9
mx D1             ...           ...     mx D18             ...           ...
mx D2             ...           ...     mx D19             ...           ...
mx D3            VPA_         pin 6     mx D20             ...           ...
mx D4             ...           ...     mx D21             ...           ...
mx D5            N_34     mcell  B0     mx D22             ...           ...
mx D6            N_16     mcell  D0     mx D23             ...           ...
mx D7             ...           ...     mx D24             ...           ...
mx D8             ...           ...     mx D25             ...           ...
mx D9             ...           ...     mx D26             ...           ...
mx D10             ...           ...     mx D27             ...           ...
mx D11             AS_        pin 29     mx D28             ...           ...
mx D12             ...           ...     mx D29             ...           ...
mx D13             ...           ...     mx D30             ...           ...
mx D14             ...           ...     mx D31             ...           ...
mx D15             ...           ...     mx D32             ...           ...
mx D16             ...           ...
----------------------------------------------------------------------------

<Note> CSM indicates the mux inputs from the Central Switch Matrix.
<Note> Source indicates where the signal comes from (pin or macrocell). 




PostFit_Equations
~~~~~~~~~~~~~~~~~

Title:  set_3_68k_14mhz.bls 

 P-Terms   Fan-in  Fan-out  Type  Name (attributes)
---------  ------  -------  ----  -----------------
   2          3        1    Pin   VMA_ 
   2          3        1    Pin   VPA_Out 
   2          3        1    Pin   E 
   2          3        1    Pin   DTACKout_ 
   1          1        1    Pin   DTACKout_.OE 
   3          3        1    Pin   Clock_7_14_MHz 
   1          1        1    Node  N_34.D 
   1          1        1    Node  N_34.C 
   1          1        1    Node  N_21.D 
   1          1        1    Node  N_21.AP 
   1          1        1    Node  N_21.C 
   1          1        1    Node  N_7.AR 
   1          3        1    Node  N_7.D 
   1          1        1    Node  N_7.C 
   1          1        1    Node  N_16.AR 
   2          3        1    Node  N_16.D 
   1          1        1    Node  N_16.C 
   2          3        1    Node  N_17 
=========
  26                 P-Term Total: 26
                       Total Pins: 13
                      Total Nodes: 5
            Average P-Term/Output: 1


Equations:

VMA_ = (VMA_CPU & Turbo_Switch
     # !Turbo_Switch & !N_16.Q);

VPA_Out = (Turbo_Switch & VPA_
     # !Turbo_Switch & !N_16.Q);

E = (E_14MHz & Turbo_Switch
     # N_34.Q & !Turbo_Switch);

DTACKout_ = (Turbo_Switch & DTACKin_
     # !Turbo_Switch & !N_7.Q);

DTACKout_.OE = (!N_17);

Clock_7_14_MHz = (!CDAC & Clock_7_MHz
     # Clock_7_MHz & Turbo_Switch
     # CDAC & !Clock_7_MHz & !Turbo_Switch);

N_34.D = (!N_34.Q);

N_34.C = (E_14MHz);

N_21.D = (AS_);

N_21.AP = (AS_);

N_21.C = (!Clock_7_MHz);

N_7.AR = (AS_);

N_7.D = (!N_21.Q & !AS_ & !DTACKin_);

N_7.C = (!Clock_7_MHz);

N_16.AR = (AS_);

N_16.D = (N_16.Q
     # !N_34.Q & !VPA_);

N_16.C = (E_14MHz);

N_17 = (Turbo_Switch & DTACKin_
     # !Turbo_Switch & !N_7.Q);


Reverse-Polarity Equations:

